
---------- Begin Simulation Statistics ----------
final_tick                               100658610853001                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 728044                       # Simulator instruction rate (inst/s)
host_mem_usage                                1785360                       # Number of bytes of host memory used
host_op_rate                                   877700                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9257.58                       # Real time elapsed on the host
host_tick_rate                              133357675                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  6739927668                       # Number of instructions simulated
sim_ops                                    8125375831                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.234569                       # Number of seconds simulated
sim_ticks                                1234569425501                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numExitSignal                           0                       # exits due to signal delivery
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu0.numHypercalls                           0                       # number of hypercalls
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu0.numInterrupts                           0                       # number of interrupts delivered
system.cpu0.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu0.numVMExits                              0                       # total number of KVM exits
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numExitSignal                           0                       # exits due to signal delivery
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu1.numHypercalls                           0                       # number of hypercalls
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu1.numInterrupts                           0                       # number of interrupts delivered
system.cpu1.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu1.numVMExits                              0                       # total number of KVM exits
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numExitSignal                           0                       # exits due to signal delivery
system.cpu2.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu2.numHypercalls                           0                       # number of hypercalls
system.cpu2.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu2.numInterrupts                           0                       # number of interrupts delivered
system.cpu2.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu2.numVMExits                              0                       # total number of KVM exits
system.cpu2.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numExitSignal                           0                       # exits due to signal delivery
system.cpu3.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu3.numHypercalls                           0                       # number of hypercalls
system.cpu3.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu3.numInterrupts                           0                       # number of interrupts delivered
system.cpu3.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu3.numVMExits                              0                       # total number of KVM exits
system.cpu3.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.pc.south_bridge.ide.disks.dma_read_bytes       270336                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages           66                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs           66                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes       425984                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages          104                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs          104                       # Number of DMA write transactions.
system.ruby.DMA_Controller.I.allocI_load |        4245    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_load::total         4245                      
system.ruby.DMA_Controller.I.allocI_store |        6656    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_store::total         6656                      
system.ruby.DMA_Controller.I.deallocnet0from_in |        6499    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.deallocnet0from_in::total         6499                      
system.ruby.DMA_Controller.I.deallocnet2from_in |        3384    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.deallocnet2from_in::total         3384                      
system.ruby.DMA_Controller.M.allocTBE    |        6656    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.allocTBE::total         6656                      
system.ruby.DMA_Controller.M.externalstoreMnet1from_in |        6656    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.externalstoreMnet1from_in::total         6656                      
system.ruby.DMA_Controller.M_evict.Stallmandatory_in |       95507    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M_evict.Stallmandatory_in::total        95507                      
system.ruby.DMA_Controller.S.SloadSEvent |          92    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.SloadSEvent::total           92                      
system.ruby.DMA_Controller.S.allocTBE    |        3385    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.allocTBE::total         3385                      
system.ruby.DMA_Controller.S.deallocTBE  |         157    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.deallocTBE::total          157                      
system.ruby.DMA_Controller.S.externalloadSnet0from_in |        4215    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.externalloadSnet0from_in::total         4215                      
system.ruby.DMA_Controller.S.externalloadSrespfrom_in |          30    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.externalloadSrespfrom_in::total           30                      
system.ruby.DMA_Controller.S_evict.Stallmandatory_in |       10768    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S_evict.Stallmandatory_in::total        10768                      
system.ruby.DMA_Controller.SloadSEvent   |          92    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.SloadSEvent::total           92                      
system.ruby.DMA_Controller.Stallmandatory_in |      106275    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Stallmandatory_in::total       106275                      
system.ruby.DMA_Controller.allocI_load   |        4245    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_load::total         4245                      
system.ruby.DMA_Controller.allocI_store  |        6656    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_store::total         6656                      
system.ruby.DMA_Controller.allocTBE      |       10041    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocTBE::total        10041                      
system.ruby.DMA_Controller.deallocTBE    |         157    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocTBE::total          157                      
system.ruby.DMA_Controller.deallocnet0from_in |        6499    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocnet0from_in::total         6499                      
system.ruby.DMA_Controller.deallocnet2from_in |        3384    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocnet2from_in::total         3384                      
system.ruby.DMA_Controller.externalloadSnet0from_in |        4215    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalloadSnet0from_in::total         4215                      
system.ruby.DMA_Controller.externalloadSrespfrom_in |          30    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalloadSrespfrom_in::total           30                      
system.ruby.DMA_Controller.externalstoreMnet1from_in |        6656    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalstoreMnet1from_in::total         6656                      
system.ruby.Directory_Controller.I.allocTBE |     2951116     25.01%     25.01% |     2951875     25.01%     50.02% |     2965624     25.13%     75.15% |     2932011     24.85%    100.00%
system.ruby.Directory_Controller.I.allocTBE::total     11800626                      
system.ruby.Directory_Controller.I.deallocTBE |     2950163     25.01%     25.01% |     2950923     25.01%     50.02% |     2964702     25.13%     75.15% |     2931029     24.85%    100.00%
system.ruby.Directory_Controller.I.deallocTBE::total     11796817                      
system.ruby.Directory_Controller.I_GetSL1C1_0.Stallreqto_in |         931     51.13%     51.13% |         201     11.04%     62.16% |         632     34.71%     96.87% |          57      3.13%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1_0.Stallreqto_in::total         1821                      
system.ruby.Directory_Controller.M.allocTBE |     1686616     24.76%     24.76% |     1705907     25.04%     49.79% |     1708248     25.07%     74.87% |     1712383     25.13%    100.00%
system.ruby.Directory_Controller.M.allocTBE::total      6813154                      
system.ruby.Directory_Controller.M.deallocTBE |     1686752     24.76%     24.76% |     1706027     25.04%     49.79% |     1708381     25.07%     74.87% |     1712533     25.13%    100.00%
system.ruby.Directory_Controller.M.deallocTBE::total      6813693                      
system.ruby.Directory_Controller.M_GetS.Progress |        3767     33.10%     33.10% |        2319     20.38%     53.48% |        2571     22.59%     76.08% |        2722     23.92%    100.00%
system.ruby.Directory_Controller.M_GetS.Progress::total        11379                      
system.ruby.Directory_Controller.M_GetS.Stallreqto_in |           2     15.38%     15.38% |           0      0.00%     15.38% |           9     69.23%     84.62% |           2     15.38%    100.00%
system.ruby.Directory_Controller.M_GetS.Stallreqto_in::total           13                      
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Stallreqto_in |         127     22.68%     22.68% |         174     31.07%     53.75% |         152     27.14%     80.89% |         107     19.11%    100.00%
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Stallreqto_in::total          560                      
system.ruby.Directory_Controller.M_PutML1C1_0.Stallreqto_in |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.M_PutML1C1_0.Stallreqto_in::total            2                      
system.ruby.Directory_Controller.Progress |        3767     33.10%     33.10% |        2319     20.38%     53.48% |        2571     22.59%     76.08% |        2722     23.92%    100.00%
system.ruby.Directory_Controller.Progress::total        11379                      
system.ruby.Directory_Controller.S.allocTBE |     2461636     25.77%     25.77% |     2320468     24.29%     50.06% |     2472784     25.89%     75.95% |     2297023     24.05%    100.00%
system.ruby.Directory_Controller.S.allocTBE::total      9551911                      
system.ruby.Directory_Controller.S.deallocTBE |     2462453     25.77%     25.77% |     2321300     24.29%     50.06% |     2473573     25.89%     75.95% |     2297855     24.05%    100.00%
system.ruby.Directory_Controller.S.deallocTBE::total      9555181                      
system.ruby.Directory_Controller.S_GetML1C1_1.Stallreqto_in |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_1.Stallreqto_in::total            2                      
system.ruby.Directory_Controller.S_GetSL1C1_0.Stallreqto_in |        1559     46.44%     46.44% |         245      7.30%     53.74% |        1375     40.96%     94.70% |         178      5.30%    100.00%
system.ruby.Directory_Controller.S_GetSL1C1_0.Stallreqto_in::total         3357                      
system.ruby.Directory_Controller.Stallreqto_in |        2623     45.58%     45.58% |         620     10.77%     56.35% |        2168     37.67%     94.02% |         344      5.98%    100.00%
system.ruby.Directory_Controller.Stallreqto_in::total         5755                      
system.ruby.Directory_Controller.allocTBE |     7099368     25.21%     25.21% |     6978250     24.78%     49.98% |     7146656     25.37%     75.36% |     6941417     24.64%    100.00%
system.ruby.Directory_Controller.allocTBE::total     28165691                      
system.ruby.Directory_Controller.deallocTBE |     7099368     25.21%     25.21% |     6978250     24.78%     49.98% |     7146656     25.37%     75.36% |     6941417     24.64%    100.00%
system.ruby.Directory_Controller.deallocTBE::total     28165691                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples   2624048281                      
system.ruby.IFETCH.hit_latency_hist_seqr |  2624048281    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total   2624048281                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples   2626271647                      
system.ruby.IFETCH.latency_hist_seqr     |  2626271647    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total   2626271647                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples      2223366                      
system.ruby.IFETCH.miss_latency_hist_seqr |     2223366    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total      2223366                      
system.ruby.L1Cache_Controller.I.allocI_load |     1899388     24.24%     24.24% |     1957705     24.99%     49.23% |     2135159     27.25%     76.48% |     1843047     23.52%    100.00%
system.ruby.L1Cache_Controller.I.allocI_load::total      7835299                      
system.ruby.L1Cache_Controller.I.allocI_store |     1219271     21.42%     21.42% |     1381074     24.27%     45.69% |     1350902     23.74%     69.43% |     1739801     30.57%    100.00%
system.ruby.L1Cache_Controller.I.allocI_store::total      5691048                      
system.ruby.L1Cache_Controller.I.deallocnet0from_in |     1503803     22.13%     22.13% |     1614322     23.76%     45.89% |     1643197     24.18%     70.07% |     2033954     29.93%    100.00%
system.ruby.L1Cache_Controller.I.deallocnet0from_in::total      6795276                      
system.ruby.L1Cache_Controller.I.deallocnet2from_in |     1613838     23.99%     23.99% |     1723495     25.62%     49.61% |     1841870     27.38%     76.99% |     1547870     23.01%    100.00%
system.ruby.L1Cache_Controller.I.deallocnet2from_in::total      6727073                      
system.ruby.L1Cache_Controller.I_store.Progress |           1     25.00%     25.00% |           0      0.00%     25.00% |           3     75.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I_store.Progress::total            4                      
system.ruby.L1Cache_Controller.I_store.Stallnet0from_in |           1     14.29%     14.29% |           3     42.86%     57.14% |           1     14.29%     71.43% |           2     28.57%    100.00%
system.ruby.L1Cache_Controller.I_store.Stallnet0from_in::total            7                      
system.ruby.L1Cache_Controller.I_store_GetM_Ack_AD.Progress |        4018     90.45%     90.45% |         154      3.47%     93.92% |         137      3.08%     97.01% |         133      2.99%    100.00%
system.ruby.L1Cache_Controller.I_store_GetM_Ack_AD.Progress::total         4442                      
system.ruby.L1Cache_Controller.M.MloadMEvent |    92785707     25.36%     25.36% |    86395089     23.61%     48.98% |    87790014     24.00%     72.97% |    98889782     27.03%    100.00%
system.ruby.L1Cache_Controller.M.MloadMEvent::total    365860592                      
system.ruby.L1Cache_Controller.M.MstoreMEvent |    27399630     23.33%     23.33% |    28697740     24.44%     47.77% |    28283310     24.09%     71.86% |    33047060     28.14%    100.00%
system.ruby.L1Cache_Controller.M.MstoreMEvent::total    117427740                      
system.ruby.L1Cache_Controller.M.allocTBE |     1509909     22.18%     22.18% |     1615864     23.74%     45.92% |     1644923     24.17%     70.09% |     2035802     29.91%    100.00%
system.ruby.L1Cache_Controller.M.allocTBE::total      6806498                      
system.ruby.L1Cache_Controller.M.externalstoreMnet1from_in |     1501708     22.11%     22.11% |     1613903     23.76%     45.86% |     1642949     24.19%     70.05% |     2034520     29.95%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMnet1from_in::total      6793080                      
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in |        8340     59.75%     59.75% |        2067     14.81%     74.56% |        2094     15.00%     89.57% |        1456     10.43%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in::total        13957                      
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in |         410     22.14%     22.14% |         442     23.87%     46.00% |         461     24.89%     70.90% |         539     29.10%    100.00%
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in::total         1852                      
system.ruby.L1Cache_Controller.MloadMEvent |    92785707     25.36%     25.36% |    86395089     23.61%     48.98% |    87790014     24.00%     72.97% |    98889782     27.03%    100.00%
system.ruby.L1Cache_Controller.MloadMEvent::total    365860592                      
system.ruby.L1Cache_Controller.MstoreMEvent |    27399630     23.33%     23.33% |    28697740     24.44%     47.77% |    28283310     24.09%     71.86% |    33047060     28.14%    100.00%
system.ruby.L1Cache_Controller.MstoreMEvent::total    117427740                      
system.ruby.L1Cache_Controller.Progress  |      304089     26.82%     26.82% |      236601     20.87%     47.68% |      295876     26.09%     73.78% |      297354     26.22%    100.00%
system.ruby.L1Cache_Controller.Progress::total      1133920                      
system.ruby.L1Cache_Controller.S.SloadSEvent |   673567613     24.06%     24.06% |   626382615     22.37%     46.43% |   682061862     24.36%     70.79% |   817973287     29.21%    100.00%
system.ruby.L1Cache_Controller.S.SloadSEvent::total   2799985377                      
system.ruby.L1Cache_Controller.S.allocTBE |     1904615     24.28%     24.28% |     1958390     24.97%     49.25% |     2136011     27.23%     76.49% |     1844045     23.51%    100.00%
system.ruby.L1Cache_Controller.S.allocTBE::total      7843061                      
system.ruby.L1Cache_Controller.S.deallocTBE |        6106     54.42%     54.42% |        1541     13.73%     68.15% |        1726     15.38%     83.53% |        1848     16.47%    100.00%
system.ruby.L1Cache_Controller.S.deallocTBE::total        11221                      
system.ruby.L1Cache_Controller.S.externalloadSnet0from_in |     1897445     24.25%     24.25% |     1955708     25.00%     49.25% |     2133067     27.26%     76.51% |     1837730     23.49%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSnet0from_in::total      7823950                      
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in |        1943     17.12%     17.12% |        1997     17.60%     34.72% |        2092     18.43%     53.15% |        5317     46.85%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in::total        11349                      
system.ruby.L1Cache_Controller.S_evict.Progress |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S_evict.Progress::total            1                      
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in |         239     21.65%     21.65% |         252     22.83%     44.47% |         333     30.16%     74.64% |         280     25.36%    100.00%
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in::total         1104                      
system.ruby.L1Cache_Controller.S_store.Progress |      290782     26.06%     26.06% |      234896     21.05%     47.10% |      294141     26.36%     73.46% |      296176     26.54%    100.00%
system.ruby.L1Cache_Controller.S_store.Progress::total      1115995                      
system.ruby.L1Cache_Controller.S_store.Stallnet0from_in |           6    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S_store.Stallnet0from_in::total            6                      
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Progress |        9288     68.91%     68.91% |        1550     11.50%     80.41% |        1595     11.83%     92.25% |        1045      7.75%    100.00%
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Progress::total        13478                      
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Stallnet0from_in |          78     34.51%     34.51% |          75     33.19%     67.70% |          57     25.22%     92.92% |          16      7.08%    100.00%
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Stallnet0from_in::total          226                      
system.ruby.L1Cache_Controller.SloadSEvent |   673567613     24.06%     24.06% |   626382615     22.37%     46.43% |   682061862     24.36%     70.79% |   817973287     29.21%    100.00%
system.ruby.L1Cache_Controller.SloadSEvent::total   2799985377                      
system.ruby.L1Cache_Controller.Stallmandatory_in |         649     21.96%     21.96% |         694     23.48%     45.43% |         794     26.86%     72.29% |         819     27.71%    100.00%
system.ruby.L1Cache_Controller.Stallmandatory_in::total         2956                      
system.ruby.L1Cache_Controller.Stallnet0from_in |          85     35.56%     35.56% |          78     32.64%     68.20% |          58     24.27%     92.47% |          18      7.53%    100.00%
system.ruby.L1Cache_Controller.Stallnet0from_in::total          239                      
system.ruby.L1Cache_Controller.allocI_load |     1899388     24.24%     24.24% |     1957705     24.99%     49.23% |     2135159     27.25%     76.48% |     1843047     23.52%    100.00%
system.ruby.L1Cache_Controller.allocI_load::total      7835299                      
system.ruby.L1Cache_Controller.allocI_store |     1219271     21.42%     21.42% |     1381074     24.27%     45.69% |     1350902     23.74%     69.43% |     1739801     30.57%    100.00%
system.ruby.L1Cache_Controller.allocI_store::total      5691048                      
system.ruby.L1Cache_Controller.allocTBE  |     3414524     23.31%     23.31% |     3574254     24.40%     47.71% |     3780934     25.81%     73.52% |     3879847     26.48%    100.00%
system.ruby.L1Cache_Controller.allocTBE::total     14649559                      
system.ruby.L1Cache_Controller.deallocTBE |        6106     54.42%     54.42% |        1541     13.73%     68.15% |        1726     15.38%     83.53% |        1848     16.47%    100.00%
system.ruby.L1Cache_Controller.deallocTBE::total        11221                      
system.ruby.L1Cache_Controller.deallocnet0from_in |     1503803     22.13%     22.13% |     1614322     23.76%     45.89% |     1643197     24.18%     70.07% |     2033954     29.93%    100.00%
system.ruby.L1Cache_Controller.deallocnet0from_in::total      6795276                      
system.ruby.L1Cache_Controller.deallocnet2from_in |     1613838     23.99%     23.99% |     1723495     25.62%     49.61% |     1841870     27.38%     76.99% |     1547870     23.01%    100.00%
system.ruby.L1Cache_Controller.deallocnet2from_in::total      6727073                      
system.ruby.L1Cache_Controller.externalloadSnet0from_in |     1897445     24.25%     24.25% |     1955708     25.00%     49.25% |     2133067     27.26%     76.51% |     1837730     23.49%    100.00%
system.ruby.L1Cache_Controller.externalloadSnet0from_in::total      7823950                      
system.ruby.L1Cache_Controller.externalloadSrespfrom_in |        1943     17.12%     17.12% |        1997     17.60%     34.72% |        2092     18.43%     53.15% |        5317     46.85%    100.00%
system.ruby.L1Cache_Controller.externalloadSrespfrom_in::total        11349                      
system.ruby.L1Cache_Controller.externalstoreMnet1from_in |     1501708     22.11%     22.11% |     1613903     23.76%     45.86% |     1642949     24.19%     70.05% |     2034520     29.95%    100.00%
system.ruby.L1Cache_Controller.externalstoreMnet1from_in::total      6793080                      
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in |        8340     59.75%     59.75% |        2067     14.81%     74.56% |        2094     15.00%     89.57% |        1456     10.43%    100.00%
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in::total        13957                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples    541797688                      
system.ruby.LD.hit_latency_hist_seqr     |   541797688    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total    541797688                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples    547409621                      
system.ruby.LD.latency_hist_seqr         |   547409621    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total     547409621                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples      5611933                      
system.ruby.LD.miss_latency_hist_seqr    |     5611933    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total      5611933                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples        87612                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |       87612    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total        87612                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples       119726                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |      119726    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total       119726                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples        32114                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |       32114    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total        32114                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples       119726                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |      119726    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total       119726                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples       119726                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |      119726    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total       119726                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples      2721821                      
system.ruby.RMW_Read.hit_latency_hist_seqr |     2721821    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total      2721821                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples      2782567                      
system.ruby.RMW_Read.latency_hist_seqr   |     2782567    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total      2782567                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples        60746                      
system.ruby.RMW_Read.miss_latency_hist_seqr |       60746    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total        60746                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples    114498581                      
system.ruby.ST.hit_latency_hist_seqr     |   114498581    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total    114498581                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples    121212758                      
system.ruby.ST.latency_hist_seqr         |   121212758    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total     121212758                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples      6714177                      
system.ruby.ST.miss_latency_hist_seqr    |     6714177    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total      6714177                      
system.ruby.dir_cntrl0.net0From.avg_buf_msgs     0.008972                       # Average number of messages in buffer
system.ruby.dir_cntrl0.net0From.avg_stall_time  3000.722446                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.net1From.avg_buf_msgs     0.004106                       # Average number of messages in buffer
system.ruby.dir_cntrl0.net1From.avg_stall_time  3001.088865                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.net2From.avg_buf_msgs     0.004207                       # Average number of messages in buffer
system.ruby.dir_cntrl0.net2From.avg_stall_time  2999.976462                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.reqTo.avg_buf_msgs     0.002886                       # Average number of messages in buffer
system.ruby.dir_cntrl0.reqTo.avg_stall_time  5135.478272                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.002175                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time   499.999998                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respTo.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respTo.avg_stall_time 13784.070866                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.002179                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.999964                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.net0From.avg_buf_msgs     0.008836                       # Average number of messages in buffer
system.ruby.dir_cntrl1.net0From.avg_stall_time  3000.726812                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.net1From.avg_buf_msgs     0.004154                       # Average number of messages in buffer
system.ruby.dir_cntrl1.net1From.avg_stall_time  3001.326862                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.net2From.avg_buf_msgs     0.003999                       # Average number of messages in buffer
system.ruby.dir_cntrl1.net2From.avg_stall_time  2999.963648                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.reqTo.avg_buf_msgs     0.002829                       # Average number of messages in buffer
system.ruby.dir_cntrl1.reqTo.avg_stall_time  4976.938439                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.requestToMemory.avg_buf_msgs     0.002161                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToMemory.avg_stall_time   499.999955                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respTo.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respTo.avg_stall_time 14540.733699                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.002164                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.999921                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.net0From.avg_buf_msgs     0.009063                       # Average number of messages in buffer
system.ruby.dir_cntrl2.net0From.avg_stall_time  3001.373617                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.net1From.avg_buf_msgs     0.004178                       # Average number of messages in buffer
system.ruby.dir_cntrl2.net1From.avg_stall_time  3002.910638                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.net2From.avg_buf_msgs     0.004199                       # Average number of messages in buffer
system.ruby.dir_cntrl2.net2From.avg_stall_time  2999.945377                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.reqTo.avg_buf_msgs     0.002903                       # Average number of messages in buffer
system.ruby.dir_cntrl2.reqTo.avg_stall_time  4838.033639                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.requestToMemory.avg_buf_msgs     0.002196                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToMemory.avg_stall_time   499.999955                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respTo.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respTo.avg_stall_time 14498.416711                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.002199                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.999921                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.net0From.avg_buf_msgs     0.008818                       # Average number of messages in buffer
system.ruby.dir_cntrl3.net0From.avg_stall_time  3001.210104                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.net1From.avg_buf_msgs     0.004193                       # Average number of messages in buffer
system.ruby.dir_cntrl3.net1From.avg_stall_time  3003.603596                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.net2From.avg_buf_msgs     0.003937                       # Average number of messages in buffer
system.ruby.dir_cntrl3.net2From.avg_stall_time  2999.944588                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.reqTo.avg_buf_msgs     0.002813                       # Average number of messages in buffer
system.ruby.dir_cntrl3.reqTo.avg_stall_time  4879.295114                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.requestToMemory.avg_buf_msgs     0.002156                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToMemory.avg_stall_time   499.999998                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respTo.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respTo.avg_stall_time 15203.778398                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.002159                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.999964                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dma_cntrl0.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.dma_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.dma_cntrl0.fully_busy_cycles        20979                       # cycles for which number of transistions == max transitions
system.ruby.dma_cntrl0.mandatoryQueue.avg_buf_msgs     0.000530                       # Average number of messages in buffer
system.ruby.dma_cntrl0.mandatoryQueue.avg_stall_time 131118.434921                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.net0From.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.dma_cntrl0.net0From.avg_stall_time 35846.709807                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.net1From.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.dma_cntrl0.net1From.avg_stall_time 99481.036208                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.net2From.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dma_cntrl0.net2From.avg_stall_time  6326.152480                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.reqTo.avg_buf_msgs     0.000787                       # Average number of messages in buffer
system.ruby.dma_cntrl0.reqTo.avg_stall_time  7423.611122                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respFrom.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respFrom.avg_stall_time 14260.056671                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respTo.avg_stall_time   862.596734                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples   3283273709                      
system.ruby.hit_latency_hist_seqr        |  3283273709    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total   3283273709                      
system.ruby.io_controller.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.io_controller.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.io_controller.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl0.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles             5                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.361973                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time  2250.682389                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.net0From.avg_buf_msgs     3.620091                       # Average number of messages in buffer
system.ruby.l1_cntrl0.net0From.avg_stall_time 13538.795109                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.net1From.avg_buf_msgs     0.000611                       # Average number of messages in buffer
system.ruby.l1_cntrl0.net1From.avg_stall_time 16574.883396                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.net2From.avg_buf_msgs     0.000654                       # Average number of messages in buffer
system.ruby.l1_cntrl0.net2From.avg_stall_time  6414.503671                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.reqTo.avg_buf_msgs     0.002644                       # Average number of messages in buffer
system.ruby.l1_cntrl0.reqTo.avg_stall_time   500.025302                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respFrom.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respFrom.avg_stall_time 14237.142878                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respTo.avg_buf_msgs     0.000008                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respTo.avg_stall_time   933.433518                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl1.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.343597                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time  2368.457485                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.net0From.avg_buf_msgs     0.001447                       # Average number of messages in buffer
system.ruby.l1_cntrl1.net0From.avg_stall_time 14683.766147                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.net1From.avg_buf_msgs     0.000654                       # Average number of messages in buffer
system.ruby.l1_cntrl1.net1From.avg_stall_time 16485.268331                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.net2From.avg_buf_msgs     0.000698                       # Average number of messages in buffer
system.ruby.l1_cntrl1.net2From.avg_stall_time  6589.088741                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.reqTo.avg_buf_msgs     0.002798                       # Average number of messages in buffer
system.ruby.l1_cntrl1.reqTo.avg_stall_time   499.988476                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respFrom.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respFrom.avg_stall_time 14283.201724                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respTo.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respTo.avg_stall_time   525.501401                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl2.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles             3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.368112                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time  2433.725263                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.net0From.avg_buf_msgs     0.001530                       # Average number of messages in buffer
system.ruby.l1_cntrl2.net0From.avg_stall_time 14406.168431                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.net1From.avg_buf_msgs     0.000666                       # Average number of messages in buffer
system.ruby.l1_cntrl2.net1From.avg_stall_time 16589.426435                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.net2From.avg_buf_msgs     0.000746                       # Average number of messages in buffer
system.ruby.l1_cntrl2.net2From.avg_stall_time  6495.412018                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.reqTo.avg_buf_msgs     0.002940                       # Average number of messages in buffer
system.ruby.l1_cntrl2.reqTo.avg_stall_time   499.861789                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respFrom.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respFrom.avg_stall_time 14188.558564                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respTo.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respTo.avg_stall_time   536.354814                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl3.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles             2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.433567                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time  2593.004747                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.net0From.avg_buf_msgs     0.001569                       # Average number of messages in buffer
system.ruby.l1_cntrl3.net0From.avg_stall_time 14122.959475                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.net1From.avg_buf_msgs     0.000824                       # Average number of messages in buffer
system.ruby.l1_cntrl3.net1From.avg_stall_time 16537.175684                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.net2From.avg_buf_msgs     0.000627                       # Average number of messages in buffer
system.ruby.l1_cntrl3.net2From.avg_stall_time  6540.016401                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.reqTo.avg_buf_msgs     0.003021                       # Average number of messages in buffer
system.ruby.l1_cntrl3.reqTo.avg_stall_time   500.016325                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respFrom.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respFrom.avg_stall_time 14920.439488                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respTo.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respTo.avg_stall_time   570.431405                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples     3297916045                      
system.ruby.latency_hist_seqr            |  3297916045    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total       3297916045                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples     14642336                      
system.ruby.miss_latency_hist_seqr       |    14642336    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total     14642336                      
system.ruby.network.average_flit_latency    16.668163                      
system.ruby.network.average_flit_network_latency    12.566839                      
system.ruby.network.average_flit_queueing_latency     4.101324                      
system.ruby.network.average_flit_vnet_latency |   13.539792                       |   15.047430                       |    4.990795                       |   15.575053                       |   11.142708                      
system.ruby.network.average_flit_vqueue_latency |    6.029110                       |    6.028436                       |    6.000000                       |    1.269259                       |    1.095800                      
system.ruby.network.average_hops             0.997879                      
system.ruby.network.average_packet_latency    16.170655                      
system.ruby.network.average_packet_network_latency    12.628916                      
system.ruby.network.average_packet_queueing_latency     3.541740                      
system.ruby.network.average_packet_vnet_latency |   15.711999                       |   25.055144                       |    4.990795                       |   25.607066                       |    9.826574                      
system.ruby.network.average_packet_vqueue_latency |    6.018679                       |    6.028436                       |    6.000000                       |    1.269259                       |    1.068760                      
system.ruby.network.avg_link_utilization     0.172798                      
system.ruby.network.avg_vc_load          |    0.041708     24.14%     24.14% |    0.004729      2.74%     26.87% |    0.004656      2.69%     29.57% |    0.004656      2.69%     32.26% |    0.030987     17.93%     50.19% |    0.003485      2.02%     52.21% |    0.003454      2.00%     54.21% |    0.003454      2.00%     56.21% |    0.006112      3.54%     59.75% |    0.000683      0.40%     60.14% |    0.000682      0.39%     60.54% |    0.000682      0.39%     60.93% |    0.000188      0.11%     61.04% |    0.000047      0.03%     61.07% |    0.000024      0.01%     61.08% |    0.000022      0.01%     61.09% |    0.049912     28.88%     89.98% |    0.006106      3.53%     93.51% |    0.005615      3.25%     96.76% |    0.005599      3.24%    100.00%
system.ruby.network.avg_vc_load::total       0.172798                      
system.ruby.network.ext_in_link_utilization    142321708                      
system.ruby.network.ext_out_link_utilization    142321708                      
system.ruby.network.flit_network_latency |   622207339                       |   512503353                       |    33590347                       |     3312736                       |   616920256                      
system.ruby.network.flit_queueing_latency |   277061605                       |   205323680                       |    40382762                       |      269965                       |    60669407                      
system.ruby.network.flits_injected       |    45953979     32.29%     32.29% |    34059195     23.93%     56.22% |     6730460      4.73%     60.95% |      212695      0.15%     61.10% |    55365379     38.90%    100.00%
system.ruby.network.flits_injected::total    142321708                      
system.ruby.network.flits_received       |    45953979     32.29%     32.29% |    34059195     23.93%     56.22% |     6730460      4.73%     60.95% |      212695      0.15%     61.10% |    55365379     38.90%    100.00%
system.ruby.network.flits_received::total    142321708                      
system.ruby.network.int_link_utilization    142019783                      
system.ruby.network.packet_network_latency |   230044386                       |   170671609                       |    33590347                       |     1089299                       |   276772247                      
system.ruby.network.packet_queueing_latency |    88121393                       |    41064736                       |    40382762                       |       53993                       |    30102367                      
system.ruby.network.packets_injected     |    14641319     25.96%     25.96% |     6811839     12.08%     38.04% |     6730460     11.94%     49.98% |       42539      0.08%     50.05% |    28165691     49.95%    100.00%
system.ruby.network.packets_injected::total     56391848                      
system.ruby.network.packets_received     |    14641319     25.96%     25.96% |     6811839     12.08%     38.04% |     6730460     11.94%     49.98% |       42539      0.08%     50.05% |    28165691     49.95%    100.00%
system.ruby.network.packets_received::total     56391848                      
system.ruby.network.routers0.buffer_reads     69337234                      
system.ruby.network.routers0.buffer_writes     69337234                      
system.ruby.network.routers0.crossbar_activity     69337234                      
system.ruby.network.routers0.sw_input_arbiter_activity     69445573                      
system.ruby.network.routers0.sw_output_arbiter_activity     69337234                      
system.ruby.network.routers1.buffer_reads     70349135                      
system.ruby.network.routers1.buffer_writes     70349135                      
system.ruby.network.routers1.crossbar_activity     70349135                      
system.ruby.network.routers1.sw_input_arbiter_activity     70424484                      
system.ruby.network.routers1.sw_output_arbiter_activity     70349135                      
system.ruby.network.routers2.buffer_reads     71755742                      
system.ruby.network.routers2.buffer_writes     71755742                      
system.ruby.network.routers2.crossbar_activity     71755742                      
system.ruby.network.routers2.sw_input_arbiter_activity     71839142                      
system.ruby.network.routers2.sw_output_arbiter_activity     71755742                      
system.ruby.network.routers3.buffer_reads     72899380                      
system.ruby.network.routers3.buffer_writes     72899380                      
system.ruby.network.routers3.crossbar_activity     72899380                      
system.ruby.network.routers3.sw_input_arbiter_activity     72972307                      
system.ruby.network.routers3.sw_output_arbiter_activity     72899380                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples   3297916045                      
system.ruby.outstanding_req_hist_seqr::mean     1.001171                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000812                      
system.ruby.outstanding_req_hist_seqr::stdev     0.034193                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |  3294055816     99.88%     99.88% |     3860229      0.12%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total   3297916045                      
system.switch_cpus0.Branches                 79400863                       # Number of branches fetched
system.switch_cpus0.committedInsts          445411254                       # Number of instructions committed
system.switch_cpus0.committedOps            780722154                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses          136911268                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses               175371                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses           28122227                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                34188                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.195892                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses          631481542                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                12530                       # TLB misses on write requests
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.not_idle_fraction        0.804108                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              2468357398                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      1984826999.049598                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads    406782271                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes    227198489                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts     67356491                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses     195332187                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts            195332187                       # number of float instructions
system.switch_cpus0.num_fp_register_reads    275346312                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes    165557147                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls            2120238                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      483530398.950402                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses    650541015                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts           650541015                       # number of integer instructions
system.switch_cpus0.num_int_register_reads   1340510517                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    491351088                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts          135824254                       # Number of load instructions
system.switch_cpus0.num_mem_refs            163889460                       # number of memory refs
system.switch_cpus0.num_store_insts          28065206                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass       828881      0.11%      0.11% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        494789569     63.38%     63.48% # Class of executed instruction
system.switch_cpus0.op_class::IntMult          170391      0.02%     63.50% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv            69810      0.01%     63.51% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       20621862      2.64%     66.15% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     66.15% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt           2864      0.00%     66.15% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     66.15% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     66.15% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     66.15% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     66.15% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     66.15% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd            7788      0.00%     66.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     66.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu        27091614      3.47%     69.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     69.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt             544      0.00%     69.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc        2996360      0.38%     70.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult           7056      0.00%     70.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     70.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift         11196      0.00%     70.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     70.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     70.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     70.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd     33103611      4.24%     74.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     74.25% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp        69970      0.01%     74.26% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt     27292238      3.50%     77.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv       599987      0.08%     77.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     77.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult      8730104      1.12%     78.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     78.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt       441587      0.06%     79.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     79.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        85337486     10.93%     89.94% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       15250606      1.95%     91.89% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead     50486768      6.47%     98.36% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite     12814600      1.64%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         780724892                       # Class of executed instruction
system.switch_cpus1.Branches                 74280142                       # Number of branches fetched
system.switch_cpus1.committedInsts          415095883                       # Number of instructions committed
system.switch_cpus1.committedOps            729157976                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses          127695040                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses               196867                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses           29348433                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                33355                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.229645                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses          587294484                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                12271                       # TLB misses on write requests
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.not_idle_fraction        0.770355                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              2467890952                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      1901152638.499837                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads    379987497                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes    214357989                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts     63482185                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses     184921096                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts            184921096                       # number of float instructions
system.switch_cpus1.num_fp_register_reads    253541702                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes    153436489                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls            2208515                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      566738313.500163                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses    609873576                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts           609873576                       # number of integer instructions
system.switch_cpus1.num_int_register_reads   1257227674                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    457179646                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts          126500723                       # Number of load instructions
system.switch_cpus1.num_mem_refs            155799842                       # number of memory refs
system.switch_cpus1.num_store_insts          29299119                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass       597558      0.08%      0.08% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        459581831     63.03%     63.11% # Class of executed instruction
system.switch_cpus1.op_class::IntMult          284473      0.04%     63.15% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv            71761      0.01%     63.16% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       20736325      2.84%     66.00% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     66.00% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt           2336      0.00%     66.00% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     66.00% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     66.00% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     66.00% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     66.00% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     66.00% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd           13156      0.00%     66.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     66.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu        24282604      3.33%     69.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     69.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt             642      0.00%     69.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc        2595090      0.36%     69.69% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult          13888      0.00%     69.69% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     69.69% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift         20956      0.00%     69.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     69.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     69.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     69.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd     30674637      4.21%     73.90% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     73.90% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp        64053      0.01%     73.91% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt     25358066      3.48%     77.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv       426343      0.06%     77.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     77.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult      8208728      1.13%     78.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     78.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt       427645      0.06%     78.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     78.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     78.63% # Class of executed instruction
system.switch_cpus1.op_class::MemRead        78626510     10.78%     89.42% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       13169120      1.81%     91.22% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead     47874213      6.57%     97.79% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite     16129999      2.21%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         729159934                       # Class of executed instruction
system.switch_cpus2.Branches                 77850631                       # Number of branches fetched
system.switch_cpus2.committedInsts          449365189                       # Number of instructions committed
system.switch_cpus2.committedOps            783973930                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.rdAccesses          133523172                       # TLB accesses on read requests
system.switch_cpus2.dtb.rdMisses               202256                       # TLB misses on read requests
system.switch_cpus2.dtb.wrAccesses           29257222                       # TLB accesses on write requests
system.switch_cpus2.dtb.wrMisses                32950                       # TLB misses on write requests
system.switch_cpus2.idle_fraction            0.175077                       # Percentage of idle cycles
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrAccesses          638405116                       # TLB accesses on write requests
system.switch_cpus2.itb.wrMisses                14569                       # TLB misses on write requests
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.not_idle_fraction        0.824923                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              2468095768                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      2035990009.397796                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads    402931171                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes    228901897                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts     66482146                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses     205313445                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts            205313445                       # number of float instructions
system.switch_cpus2.num_fp_register_reads    296086729                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes    174030718                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            2075037                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      432105758.602204                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses    645954792                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts           645954792                       # number of integer instructions
system.switch_cpus2.num_int_register_reads   1330095738                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    487820087                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts          132369844                       # Number of load instructions
system.switch_cpus2.num_mem_refs            161573883                       # number of memory refs
system.switch_cpus2.num_store_insts          29204039                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass       710497      0.09%      0.09% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        489929028     62.49%     62.58% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          530664      0.07%     62.65% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv           463344      0.06%     62.71% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       21278630      2.71%     65.42% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     65.42% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt           2048      0.00%     65.42% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     65.42% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     65.42% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     65.42% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     65.42% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     65.42% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd            8234      0.00%     65.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     65.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu        29924669      3.82%     69.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     69.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt            4530      0.00%     69.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc        4682878      0.60%     69.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult           7056      0.00%     69.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     69.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift         11232      0.00%     69.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     69.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     69.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     69.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd     34485425      4.40%     74.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     74.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp        71359      0.01%     74.25% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt     28980476      3.70%     77.95% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv       551790      0.07%     78.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     78.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult     10340045      1.32%     79.34% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     79.34% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt       420784      0.05%     79.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     79.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     79.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     79.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     79.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     79.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     79.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     79.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     79.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     79.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     79.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     79.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     79.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     79.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     79.39% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        83048434     10.59%     89.98% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       14851803      1.89%     91.88% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead     49321410      6.29%     98.17% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite     14352236      1.83%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         783976572                       # Class of executed instruction
system.switch_cpus3.Branches                 87974053                       # Number of branches fetched
system.switch_cpus3.committedInsts          540270803                       # Number of instructions committed
system.switch_cpus3.committedOps            941737232                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.rdAccesses          149359801                       # TLB accesses on read requests
system.switch_cpus3.dtb.rdMisses               138997                       # TLB misses on read requests
system.switch_cpus3.dtb.wrAccesses           34743190                       # TLB accesses on write requests
system.switch_cpus3.dtb.wrMisses                31794                       # TLB misses on write requests
system.switch_cpus3.idle_fraction            0.045874                       # Percentage of idle cycles
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrAccesses          769145533                       # TLB accesses on write requests
system.switch_cpus3.itb.wrMisses                15658                       # TLB misses on write requests
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.not_idle_fraction        0.954126                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles              2469138616                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      2355869400.780569                       # Number of busy cycles
system.switch_cpus3.num_cc_register_reads    469428043                       # number of times the CC registers were read
system.switch_cpus3.num_cc_register_writes    272201727                       # number of times the CC registers were written
system.switch_cpus3.num_conditional_control_insts     76306348                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses     272568876                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts            272568876                       # number of float instructions
system.switch_cpus3.num_fp_register_reads    419505608                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes    234440384                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls            1853499                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      113269215.219431                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses    750361318                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts           750361318                       # number of integer instructions
system.switch_cpus3.num_int_register_reads   1527770098                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    570124931                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts          148312081                       # Number of load instructions
system.switch_cpus3.num_mem_refs            183001431                       # number of memory refs
system.switch_cpus3.num_store_insts          34689350                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass      1010106      0.11%      0.11% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        568079955     60.32%     60.43% # Class of executed instruction
system.switch_cpus3.op_class::IntMult         1510502      0.16%     60.59% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv          1755522      0.19%     60.78% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd       26513009      2.82%     63.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     63.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt           1152      0.00%     63.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     63.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     63.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     63.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     63.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     63.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd            2008      0.00%     63.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     63.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu        45218731      4.80%     68.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     68.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt             766      0.00%     68.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc       10763834      1.14%     69.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     69.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     69.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift           227      0.00%     69.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     69.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     69.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     69.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd     45585665      4.84%     74.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     74.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp        83880      0.01%     74.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt     39584342      4.20%     78.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv       669117      0.07%     78.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     78.66% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult     17525801      1.86%     80.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     80.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt       432639      0.05%     80.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     80.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     80.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     80.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     80.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     80.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     80.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     80.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     80.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     80.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     80.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     80.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     80.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     80.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     80.57% # Class of executed instruction
system.switch_cpus3.op_class::MemRead        94156412     10.00%     90.57% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite       17017093      1.81%     92.37% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead     54155669      5.75%     98.12% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite     17672257      1.88%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         941738687                       # Class of executed instruction
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.numTransitions          455                       # Number of power state transitions
system.switch_cpus2.power_state.ticksClkGated::samples          227                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::mean 950495462.559471                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::stdev 184377351.815943                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10          227    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::min_value      4965000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::max_value    996840500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::total          227                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON 1018425236500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED 215762470001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 99424423146500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.numTransitions          115                       # Number of power state transitions
system.switch_cpus3.power_state.ticksClkGated::samples           57                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::mean 993589701.754386                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::stdev 13112588.575857                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10           57    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::min_value    900553500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::max_value    996930500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::total           57                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON 1173713489501                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED  56634613000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 99428262750500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.numTransitions          530                       # Number of power state transitions
system.switch_cpus0.power_state.ticksClkGated::samples          265                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::mean 912610337.739623                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::stdev 228633501.238812                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10          265    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::min_value      1104500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::max_value    995075500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::total          265                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON 992480037500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED 241841739501                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 99424289076000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.numTransitions          601                       # Number of power state transitions
system.switch_cpus1.power_state.ticksClkGated::samples          300                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::mean 944754751.683333                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::stdev 182734407.266941                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10          300    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::min_value      5567000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::max_value    996908500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::total          300                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON 951056981996                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED 283426425505                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 99424127445500                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 1234569425501                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 1234569425501                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 1234569425501                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 1234569425501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2      3792192                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total           3792192                       # Number of bytes read from this memory
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2        59253                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total              59253                       # Number of read requests responded to by this memory
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2      3071672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total              3071672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2      3071672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total             3071672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples     59253.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.priorityMaxLatency     0.000000594250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.numStayReadState             435541                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.readReqs                      59253                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.readBursts                    59253                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0             3899                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             3738                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             3694                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             3725                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             3952                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             3805                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             3719                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             3492                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             3442                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             3412                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10            3587                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11            3716                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12            3706                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13            3825                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14            3726                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            3815                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.totQLat                   529522245                       # Total ticks spent queuing
system.mem_ctrls2.totBusLat                 296265000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totMemAccLat             1640515995                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.avgQLat                     8936.63                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               27686.63                       # Average memory access latency per DRAM burst
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.readRowHits                   40048                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                67.59                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                59253                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  57765                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                    350                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                    112                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                    116                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                    110                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                    119                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                    167                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                    190                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                    229                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     61                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                    10                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     9                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     7                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples        19203                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   197.472478                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   119.898571                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   238.418720                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127        11643     60.63%     60.63% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255         2889     15.04%     75.68% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         1227      6.39%     82.07% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511          787      4.10%     86.16% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639          699      3.64%     89.80% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767          648      3.37%     93.18% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          628      3.27%     96.45% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023          579      3.02%     99.46% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151          103      0.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total        19203                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM               3792192                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                3792192                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.avgRdBW                        3.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                     3.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.02                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.totGap                 1234567831000                       # Total gap between requests
system.mem_ctrls2.avgGap                  20835532.90                       # Average gap between requests
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2      3792192                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 3071671.727542655077                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2        59253                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2   1640515995                       # Per-master read total memory access latency
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     27686.63                       # Per-master read average memory access latency
system.mem_ctrls2.pageHitRate                   67.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.llc.demand_hits::.ruby.dir_cntrl2      5362203                       # number of demand (read+write) hits
system.mem_ctrls2.llc.demand_hits::total      5362203                       # number of demand (read+write) hits
system.mem_ctrls2.llc.overall_hits::.ruby.dir_cntrl2      5362203                       # number of overall hits
system.mem_ctrls2.llc.overall_hits::total      5362203                       # number of overall hits
system.mem_ctrls2.llc.demand_misses::.ruby.dir_cntrl2        59253                       # number of demand (read+write) misses
system.mem_ctrls2.llc.demand_misses::total        59253                       # number of demand (read+write) misses
system.mem_ctrls2.llc.overall_misses::.ruby.dir_cntrl2        59253                       # number of overall misses
system.mem_ctrls2.llc.overall_misses::total        59253                       # number of overall misses
system.mem_ctrls2.llc.demand_miss_latency::.ruby.dir_cntrl2   4678119247                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.demand_miss_latency::total   4678119247                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.overall_miss_latency::.ruby.dir_cntrl2   4678119247                       # number of overall miss cycles
system.mem_ctrls2.llc.overall_miss_latency::total   4678119247                       # number of overall miss cycles
system.mem_ctrls2.llc.demand_accesses::.ruby.dir_cntrl2      5421456                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.demand_accesses::total      5421456                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::.ruby.dir_cntrl2      5421456                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::total      5421456                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.demand_miss_rate::.ruby.dir_cntrl2     0.010929                       # miss rate for demand accesses
system.mem_ctrls2.llc.demand_miss_rate::total     0.010929                       # miss rate for demand accesses
system.mem_ctrls2.llc.overall_miss_rate::.ruby.dir_cntrl2     0.010929                       # miss rate for overall accesses
system.mem_ctrls2.llc.overall_miss_rate::total     0.010929                       # miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_miss_latency::.ruby.dir_cntrl2 78951.601556                       # average overall miss latency
system.mem_ctrls2.llc.demand_avg_miss_latency::total 78951.601556                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::.ruby.dir_cntrl2 78951.601556                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::total 78951.601556                       # average overall miss latency
system.mem_ctrls2.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.demand_mshr_misses::.ruby.dir_cntrl2        59253                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.demand_mshr_misses::total        59253                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::.ruby.dir_cntrl2        59253                       # number of overall MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::total        59253                       # number of overall MSHR misses
system.mem_ctrls2.llc.demand_mshr_miss_latency::.ruby.dir_cntrl2   3473339247                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_latency::total   3473339247                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::.ruby.dir_cntrl2   3473339247                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::total   3473339247                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_rate::.ruby.dir_cntrl2     0.010929                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.demand_mshr_miss_rate::total     0.010929                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::.ruby.dir_cntrl2     0.010929                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::total     0.010929                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl2 58618.791403                       # average overall mshr miss latency
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::total 58618.791403                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl2 58618.791403                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::total 58618.791403                       # average overall mshr miss latency
system.mem_ctrls2.llc.replacements                  0                       # number of replacements
system.mem_ctrls2.llc.ReadReq_hits::.ruby.dir_cntrl2      3654203                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_hits::total      3654203                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_misses::.ruby.dir_cntrl2        59253                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_misses::total        59253                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_miss_latency::.ruby.dir_cntrl2   4678119247                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_miss_latency::total   4678119247                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_accesses::.ruby.dir_cntrl2      3713456                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_accesses::total      3713456                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_miss_rate::.ruby.dir_cntrl2     0.015956                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_miss_rate::total     0.015956                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl2 78951.601556                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::total 78951.601556                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_mshr_misses::.ruby.dir_cntrl2        59253                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_misses::total        59253                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl2   3473339247                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::total   3473339247                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl2     0.015956                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::total     0.015956                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl2 58618.791403                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::total 58618.791403                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.WriteReq_hits::.ruby.dir_cntrl2      1708000                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_hits::total      1708000                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_accesses::.ruby.dir_cntrl2      1708000                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.WriteReq_accesses::total      1708000                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.llc.tags.tagsinuse     53154.061632                       # Cycle average of tags in use
system.mem_ctrls2.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls2.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls2.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls2.llc.tags.warmup_cycle  99424041600500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls2.llc.tags.occ_blocks::.ruby.dir_cntrl2 53154.061632                       # Average occupied blocks per requestor
system.mem_ctrls2.llc.tags.occ_percent::.ruby.dir_cntrl2     0.202767                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_percent::total     0.202767                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_task_id_blocks::1024        59253                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::4        59228                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.occ_task_id_percent::1024     0.226032                       # Percentage of cache occupancy per task id
system.mem_ctrls2.llc.tags.tag_accesses      86802549                       # Number of tag accesses
system.mem_ctrls2.llc.tags.data_accesses      5421456                       # Number of data accesses
system.mem_ctrls2.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rank1.actEnergy            65887920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank1.preEnergy            35016465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank1.readEnergy          208695060                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank1.refreshEnergy    97455474480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank1.actBackEnergy     32955472260                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank1.preBackEnergy    446322636480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank1.totalEnergy      577043182665                       # Total energy per rank (pJ)
system.mem_ctrls2.rank1.averagePower       467.404401                       # Core power per rank (mW)
system.mem_ctrls2.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank1.memoryStateTime::IDLE 1160023068750                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::REF  41224820000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT  33321536751                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.actEnergy            71235780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank0.preEnergy            37858920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank0.readEnergy          214371360                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank0.refreshEnergy    97455474480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank0.actBackEnergy     33861902220                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank0.preBackEnergy    445558762080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank0.totalEnergy      577199604840                       # Total energy per rank (pJ)
system.mem_ctrls2.rank0.averagePower       467.531103                       # Core power per rank (mW)
system.mem_ctrls2.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank0.memoryStateTime::IDLE 1158030607750                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::REF  41224820000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT  35313997751                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3      3797696                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total           3797696                       # Number of bytes read from this memory
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3        59339                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total              59339                       # Number of read requests responded to by this memory
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3      3076130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total              3076130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3      3076130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total             3076130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples     59339.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.priorityMaxLatency     0.000000590250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.numStayReadState             435718                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.readReqs                      59339                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.readBursts                    59339                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0             3916                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             3763                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             3716                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             3719                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             3962                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             3802                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             3719                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             3494                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             3439                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             3417                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10            3586                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11            3708                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12            3711                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13            3848                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14            3728                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            3811                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.totQLat                   530864999                       # Total ticks spent queuing
system.mem_ctrls3.totBusLat                 296695000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totMemAccLat             1643471249                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.avgQLat                     8946.31                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               27696.31                       # Average memory access latency per DRAM burst
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.readRowHits                   40038                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                67.47                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                59339                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  57825                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                    342                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                    117                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                    107                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                    115                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                    150                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                    162                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                    194                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                    232                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     66                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     5                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     7                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     9                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     3                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     3                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples        19299                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   196.775377                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   119.295406                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   238.342454                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127        11801     61.15%     61.15% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255         2831     14.67%     75.82% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         1198      6.21%     82.02% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511          816      4.23%     86.25% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639          694      3.60%     89.85% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767          634      3.29%     93.13% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895          641      3.32%     96.46% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023          581      3.01%     99.47% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151          103      0.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total        19299                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM               3797696                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                3797696                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.avgRdBW                        3.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                     3.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.02                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.totGap                 1234565069000                       # Total gap between requests
system.mem_ctrls3.avgGap                  20805289.42                       # Average gap between requests
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3      3797696                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 3076129.962038270198                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3        59339                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3   1643471249                       # Per-master read total memory access latency
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     27696.31                       # Per-master read average memory access latency
system.mem_ctrls3.pageHitRate                   67.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.llc.demand_hits::.ruby.dir_cntrl3      5264465                       # number of demand (read+write) hits
system.mem_ctrls3.llc.demand_hits::total      5264465                       # number of demand (read+write) hits
system.mem_ctrls3.llc.overall_hits::.ruby.dir_cntrl3      5264465                       # number of overall hits
system.mem_ctrls3.llc.overall_hits::total      5264465                       # number of overall hits
system.mem_ctrls3.llc.demand_misses::.ruby.dir_cntrl3        59339                       # number of demand (read+write) misses
system.mem_ctrls3.llc.demand_misses::total        59339                       # number of demand (read+write) misses
system.mem_ctrls3.llc.overall_misses::.ruby.dir_cntrl3        59339                       # number of overall misses
system.mem_ctrls3.llc.overall_misses::total        59339                       # number of overall misses
system.mem_ctrls3.llc.demand_miss_latency::.ruby.dir_cntrl3   4685491161                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.demand_miss_latency::total   4685491161                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.overall_miss_latency::.ruby.dir_cntrl3   4685491161                       # number of overall miss cycles
system.mem_ctrls3.llc.overall_miss_latency::total   4685491161                       # number of overall miss cycles
system.mem_ctrls3.llc.demand_accesses::.ruby.dir_cntrl3      5323804                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.demand_accesses::total      5323804                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::.ruby.dir_cntrl3      5323804                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::total      5323804                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.demand_miss_rate::.ruby.dir_cntrl3     0.011146                       # miss rate for demand accesses
system.mem_ctrls3.llc.demand_miss_rate::total     0.011146                       # miss rate for demand accesses
system.mem_ctrls3.llc.overall_miss_rate::.ruby.dir_cntrl3     0.011146                       # miss rate for overall accesses
system.mem_ctrls3.llc.overall_miss_rate::total     0.011146                       # miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_miss_latency::.ruby.dir_cntrl3 78961.410893                       # average overall miss latency
system.mem_ctrls3.llc.demand_avg_miss_latency::total 78961.410893                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::.ruby.dir_cntrl3 78961.410893                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::total 78961.410893                       # average overall miss latency
system.mem_ctrls3.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.demand_mshr_misses::.ruby.dir_cntrl3        59339                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.demand_mshr_misses::total        59339                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::.ruby.dir_cntrl3        59339                       # number of overall MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::total        59339                       # number of overall MSHR misses
system.mem_ctrls3.llc.demand_mshr_miss_latency::.ruby.dir_cntrl3   3478938411                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_latency::total   3478938411                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::.ruby.dir_cntrl3   3478938411                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::total   3478938411                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_rate::.ruby.dir_cntrl3     0.011146                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.demand_mshr_miss_rate::total     0.011146                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::.ruby.dir_cntrl3     0.011146                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::total     0.011146                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl3 58628.194122                       # average overall mshr miss latency
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::total 58628.194122                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl3 58628.194122                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::total 58628.194122                       # average overall mshr miss latency
system.mem_ctrls3.llc.replacements                  0                       # number of replacements
system.mem_ctrls3.llc.ReadReq_hits::.ruby.dir_cntrl3      3552312                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_hits::total      3552312                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_misses::.ruby.dir_cntrl3        59339                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_misses::total        59339                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_miss_latency::.ruby.dir_cntrl3   4685491161                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_miss_latency::total   4685491161                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_accesses::.ruby.dir_cntrl3      3611651                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_accesses::total      3611651                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_miss_rate::.ruby.dir_cntrl3     0.016430                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_miss_rate::total     0.016430                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl3 78961.410893                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::total 78961.410893                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_mshr_misses::.ruby.dir_cntrl3        59339                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_misses::total        59339                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl3   3478938411                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::total   3478938411                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl3     0.016430                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::total     0.016430                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl3 58628.194122                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::total 58628.194122                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.WriteReq_hits::.ruby.dir_cntrl3      1712153                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_hits::total      1712153                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_accesses::.ruby.dir_cntrl3      1712153                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.WriteReq_accesses::total      1712153                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.llc.tags.tagsinuse     53220.149116                       # Cycle average of tags in use
system.mem_ctrls3.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls3.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls3.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls3.llc.tags.warmup_cycle  99424041495500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls3.llc.tags.occ_blocks::.ruby.dir_cntrl3 53220.149116                       # Average occupied blocks per requestor
system.mem_ctrls3.llc.tags.occ_percent::.ruby.dir_cntrl3     0.203019                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_percent::total     0.203019                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_task_id_blocks::1024        59339                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::4        59317                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.occ_task_id_percent::1024     0.226360                       # Percentage of cache occupancy per task id
system.mem_ctrls3.llc.tags.tag_accesses      85240203                       # Number of tag accesses
system.mem_ctrls3.llc.tags.data_accesses      5323804                       # Number of data accesses
system.mem_ctrls3.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rank1.actEnergy            65987880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank1.preEnergy            35069595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank1.readEnergy          208830720                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank1.refreshEnergy    97455474480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank1.actBackEnergy     32970073950                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank1.preBackEnergy    446309339520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank1.totalEnergy      577044776145                       # Total energy per rank (pJ)
system.mem_ctrls3.rank1.averagePower       467.405692                       # Core power per rank (mW)
system.mem_ctrls3.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank1.memoryStateTime::IDLE 1159991075750                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::REF  41224820000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT  33353529751                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.actEnergy            71821260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank0.preEnergy            38170110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank0.readEnergy          214849740                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank0.refreshEnergy    97455474480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank0.actBackEnergy     33927184320                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank0.preBackEnergy    445504392960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank0.totalEnergy      577211892870                       # Total energy per rank (pJ)
system.mem_ctrls3.rank0.averagePower       467.541056                       # Core power per rank (mW)
system.mem_ctrls3.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank0.memoryStateTime::IDLE 1157886683250                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::REF  41224820000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT  35457922251                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0      3792512                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           3792512                       # Number of bytes read from this memory
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0        59258                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              59258                       # Number of read requests responded to by this memory
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0      3071931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total              3071931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0      3071931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total             3071931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples     59258.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000000654250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             435572                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                      59258                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                    59258                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             3889                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             3767                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             3735                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             3720                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             3915                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             3790                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             3714                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             3481                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             3441                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             3425                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            3572                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            3726                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            3685                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            3831                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            3740                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            3827                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                   532852990                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                 296290000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat             1643940490                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                     8992.09                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               27742.09                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                   40037                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                67.56                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                59258                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  57792                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                    330                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                    111                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                    112                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                    112                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                    125                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    169                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    192                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                    224                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     65                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     9                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     7                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples        19219                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   197.324731                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   119.883068                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   237.943706                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        11643     60.58%     60.58% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255         2893     15.05%     75.63% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         1217      6.33%     81.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511          818      4.26%     86.22% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639          689      3.58%     89.81% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767          657      3.42%     93.23% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          625      3.25%     96.48% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          574      2.99%     99.46% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          103      0.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total        19219                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM               3792512                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                3792512                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        3.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     3.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.02                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1234568550000                       # Total gap between requests
system.mem_ctrls0.avgGap                  20833787.00                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0      3792512                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 3071930.927222632803                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0        59258                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0   1643940490                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     27742.09                       # Per-master read average memory access latency
system.mem_ctrls0.pageHitRate                   67.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.llc.demand_hits::.ruby.dir_cntrl0      5312141                       # number of demand (read+write) hits
system.mem_ctrls0.llc.demand_hits::total      5312141                       # number of demand (read+write) hits
system.mem_ctrls0.llc.overall_hits::.ruby.dir_cntrl0      5312141                       # number of overall hits
system.mem_ctrls0.llc.overall_hits::total      5312141                       # number of overall hits
system.mem_ctrls0.llc.demand_misses::.ruby.dir_cntrl0        59258                       # number of demand (read+write) misses
system.mem_ctrls0.llc.demand_misses::total        59258                       # number of demand (read+write) misses
system.mem_ctrls0.llc.overall_misses::.ruby.dir_cntrl0        59258                       # number of overall misses
system.mem_ctrls0.llc.overall_misses::total        59258                       # number of overall misses
system.mem_ctrls0.llc.demand_miss_latency::.ruby.dir_cntrl0   4681776242                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.demand_miss_latency::total   4681776242                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.overall_miss_latency::.ruby.dir_cntrl0   4681776242                       # number of overall miss cycles
system.mem_ctrls0.llc.overall_miss_latency::total   4681776242                       # number of overall miss cycles
system.mem_ctrls0.llc.demand_accesses::.ruby.dir_cntrl0      5371399                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.demand_accesses::total      5371399                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::.ruby.dir_cntrl0      5371399                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::total      5371399                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.demand_miss_rate::.ruby.dir_cntrl0     0.011032                       # miss rate for demand accesses
system.mem_ctrls0.llc.demand_miss_rate::total     0.011032                       # miss rate for demand accesses
system.mem_ctrls0.llc.overall_miss_rate::.ruby.dir_cntrl0     0.011032                       # miss rate for overall accesses
system.mem_ctrls0.llc.overall_miss_rate::total     0.011032                       # miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_miss_latency::.ruby.dir_cntrl0 79006.652975                       # average overall miss latency
system.mem_ctrls0.llc.demand_avg_miss_latency::total 79006.652975                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::.ruby.dir_cntrl0 79006.652975                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::total 79006.652975                       # average overall miss latency
system.mem_ctrls0.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.demand_mshr_misses::.ruby.dir_cntrl0        59258                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.demand_mshr_misses::total        59258                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::.ruby.dir_cntrl0        59258                       # number of overall MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::total        59258                       # number of overall MSHR misses
system.mem_ctrls0.llc.demand_mshr_miss_latency::.ruby.dir_cntrl0   3476906744                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_latency::total   3476906744                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::.ruby.dir_cntrl0   3476906744                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::total   3476906744                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_rate::.ruby.dir_cntrl0     0.011032                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.demand_mshr_miss_rate::total     0.011032                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::.ruby.dir_cntrl0     0.011032                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::total     0.011032                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl0 58674.048129                       # average overall mshr miss latency
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::total 58674.048129                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl0 58674.048129                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::total 58674.048129                       # average overall mshr miss latency
system.mem_ctrls0.llc.replacements                  0                       # number of replacements
system.mem_ctrls0.llc.ReadReq_hits::.ruby.dir_cntrl0      3626373                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_hits::total      3626373                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_misses::.ruby.dir_cntrl0        59258                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_misses::total        59258                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_miss_latency::.ruby.dir_cntrl0   4681776242                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_miss_latency::total   4681776242                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_accesses::.ruby.dir_cntrl0      3685631                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_accesses::total      3685631                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_miss_rate::.ruby.dir_cntrl0     0.016078                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_miss_rate::total     0.016078                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl0 79006.652975                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::total 79006.652975                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_mshr_misses::.ruby.dir_cntrl0        59258                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_misses::total        59258                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl0   3476906744                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::total   3476906744                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl0     0.016078                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::total     0.016078                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl0 58674.048129                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::total 58674.048129                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.WriteReq_hits::.ruby.dir_cntrl0      1685768                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_hits::total      1685768                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_accesses::.ruby.dir_cntrl0      1685768                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.WriteReq_accesses::total      1685768                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.llc.tags.tagsinuse     53190.808657                       # Cycle average of tags in use
system.mem_ctrls0.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls0.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls0.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls0.llc.tags.warmup_cycle  99424041495500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls0.llc.tags.occ_blocks::.ruby.dir_cntrl0 53190.808657                       # Average occupied blocks per requestor
system.mem_ctrls0.llc.tags.occ_percent::.ruby.dir_cntrl0     0.202907                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_percent::total     0.202907                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_task_id_blocks::1024        59258                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::4        59243                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.occ_task_id_percent::1024     0.226051                       # Percentage of cache occupancy per task id
system.mem_ctrls0.llc.tags.tag_accesses      86001642                       # Number of tag accesses
system.mem_ctrls0.llc.tags.data_accesses      5371399                       # Number of data accesses
system.mem_ctrls0.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rank1.actEnergy            65923620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy            35035440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy          208823580                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    97455474480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     32907120870                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    446363393760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      577035771750                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       467.398398                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 1160129337251                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  41224820000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT  33215268250                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy            71314320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy            37900665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy          214278540                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    97455474480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     33915896040                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    445513693920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      577208557965                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       467.538355                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 1157912470750                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  41224820000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT  35432134751                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1      3789376                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           3789376                       # Number of bytes read from this memory
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1        59209                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              59209                       # Number of read requests responded to by this memory
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1      3069391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total              3069391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1      3069391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total             3069391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples     59209.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000000656250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             435451                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                      59209                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                    59209                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             3922                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             3737                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             3714                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             3711                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             3936                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             3776                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             3700                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             3474                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             3446                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             3405                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10            3580                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11            3721                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12            3699                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            3836                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            3744                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            3808                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                   531207244                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                 296045000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat             1641375994                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                     8971.73                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               27721.73                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                   40098                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                67.72                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                59209                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  57725                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                    351                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                    114                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                    110                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                    110                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                    121                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    167                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                    189                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                    228                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     61                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                    10                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     9                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     7                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples        19108                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   198.303538                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   120.276180                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   239.021026                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        11562     60.51%     60.51% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255         2883     15.09%     75.60% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         1205      6.31%     81.90% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511          793      4.15%     86.05% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639          694      3.63%     89.68% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767          673      3.52%     93.21% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          611      3.20%     96.40% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          585      3.06%     99.47% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          102      0.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total        19108                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM               3789376                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                3789376                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        3.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     3.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.02                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1234569215000                       # Total gap between requests
system.mem_ctrls1.avgGap                  20851039.79                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1      3789376                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 3069390.770358852111                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1        59209                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1   1641375994                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     27721.73                       # Per-master read average memory access latency
system.mem_ctrls1.pageHitRate                   67.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.llc.demand_hits::.ruby.dir_cntrl1      5275436                       # number of demand (read+write) hits
system.mem_ctrls1.llc.demand_hits::total      5275436                       # number of demand (read+write) hits
system.mem_ctrls1.llc.overall_hits::.ruby.dir_cntrl1      5275436                       # number of overall hits
system.mem_ctrls1.llc.overall_hits::total      5275436                       # number of overall hits
system.mem_ctrls1.llc.demand_misses::.ruby.dir_cntrl1        59209                       # number of demand (read+write) misses
system.mem_ctrls1.llc.demand_misses::total        59209                       # number of demand (read+write) misses
system.mem_ctrls1.llc.overall_misses::.ruby.dir_cntrl1        59209                       # number of overall misses
system.mem_ctrls1.llc.overall_misses::total        59209                       # number of overall misses
system.mem_ctrls1.llc.demand_miss_latency::.ruby.dir_cntrl1   4676572791                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.demand_miss_latency::total   4676572791                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.overall_miss_latency::.ruby.dir_cntrl1   4676572791                       # number of overall miss cycles
system.mem_ctrls1.llc.overall_miss_latency::total   4676572791                       # number of overall miss cycles
system.mem_ctrls1.llc.demand_accesses::.ruby.dir_cntrl1      5334645                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.demand_accesses::total      5334645                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::.ruby.dir_cntrl1      5334645                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::total      5334645                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.demand_miss_rate::.ruby.dir_cntrl1     0.011099                       # miss rate for demand accesses
system.mem_ctrls1.llc.demand_miss_rate::total     0.011099                       # miss rate for demand accesses
system.mem_ctrls1.llc.overall_miss_rate::.ruby.dir_cntrl1     0.011099                       # miss rate for overall accesses
system.mem_ctrls1.llc.overall_miss_rate::total     0.011099                       # miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_miss_latency::.ruby.dir_cntrl1 78984.154284                       # average overall miss latency
system.mem_ctrls1.llc.demand_avg_miss_latency::total 78984.154284                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::.ruby.dir_cntrl1 78984.154284                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::total 78984.154284                       # average overall miss latency
system.mem_ctrls1.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.demand_mshr_misses::.ruby.dir_cntrl1        59209                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.demand_mshr_misses::total        59209                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::.ruby.dir_cntrl1        59209                       # number of overall MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::total        59209                       # number of overall MSHR misses
system.mem_ctrls1.llc.demand_mshr_miss_latency::.ruby.dir_cntrl1   3472708791                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_latency::total   3472708791                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::.ruby.dir_cntrl1   3472708791                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::total   3472708791                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_rate::.ruby.dir_cntrl1     0.011099                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.demand_mshr_miss_rate::total     0.011099                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::.ruby.dir_cntrl1     0.011099                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::total     0.011099                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl1 58651.704825                       # average overall mshr miss latency
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::total 58651.704825                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl1 58651.704825                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::total 58651.704825                       # average overall mshr miss latency
system.mem_ctrls1.llc.replacements                  0                       # number of replacements
system.mem_ctrls1.llc.ReadReq_hits::.ruby.dir_cntrl1      3570057                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_hits::total      3570057                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_misses::.ruby.dir_cntrl1        59209                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_misses::total        59209                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_miss_latency::.ruby.dir_cntrl1   4676572791                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_miss_latency::total   4676572791                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_accesses::.ruby.dir_cntrl1      3629266                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_accesses::total      3629266                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_miss_rate::.ruby.dir_cntrl1     0.016314                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_miss_rate::total     0.016314                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl1 78984.154284                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::total 78984.154284                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_mshr_misses::.ruby.dir_cntrl1        59209                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_misses::total        59209                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl1   3472708791                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::total   3472708791                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl1     0.016314                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::total     0.016314                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl1 58651.704825                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::total 58651.704825                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.WriteReq_hits::.ruby.dir_cntrl1      1705379                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_hits::total      1705379                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_accesses::.ruby.dir_cntrl1      1705379                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.WriteReq_accesses::total      1705379                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.llc.tags.tagsinuse     53117.581039                       # Cycle average of tags in use
system.mem_ctrls1.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls1.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls1.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls1.llc.tags.warmup_cycle  99424041600500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls1.llc.tags.occ_blocks::.ruby.dir_cntrl1 53117.581039                       # Average occupied blocks per requestor
system.mem_ctrls1.llc.tags.occ_percent::.ruby.dir_cntrl1     0.202627                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_percent::total     0.202627                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_task_id_blocks::1024        59209                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::4        59181                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.occ_task_id_percent::1024     0.225864                       # Percentage of cache occupancy per task id
system.mem_ctrls1.llc.tags.tag_accesses      85413529                       # Number of tag accesses
system.mem_ctrls1.llc.tags.data_accesses      5334645                       # Number of data accesses
system.mem_ctrls1.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rank1.actEnergy            65737980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy            34932975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy          208766460                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    97455474480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     32872146240                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    446392681440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      577029739575                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       467.393512                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 1160206096750                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  41224820000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT  33138508751                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy            70714560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy            37581885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy          213985800                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    97455474480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     33751521720                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    445652279040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      577181557485                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       467.516484                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 1158273870250                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  41224820000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT  35070735251                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq                 1030                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1030                       # Transaction distribution
system.iobus.trans_dist::WriteReq                7375                       # Transaction distribution
system.iobus.trans_dist::WriteResp               7375                       # Transaction distribution
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          434                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          434                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         3342                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          138                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           78                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         3678                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio          108                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio         1732                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          114                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         3296                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          102                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         5404                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.south_bridge.ide.pio          170                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          162                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           88                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         3290                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           84                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         3794                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio          136                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          114                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           30                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           40                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         3180                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         3500                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   16810                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          868                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          868                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         6684                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          276                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          240                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          156                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         7356                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           54                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          866                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          228                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         6592                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          204                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         8048                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.south_bridge.ide.pio          100                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          324                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         6580                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          168                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         7348                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          228                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           60                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         6360                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         6808                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    30428                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer2.occupancy               345000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 100658610853001                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer19.occupancy             4131209                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy             4374745                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy             1131000                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy             4561822                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy             2644000                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy             4230000                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy             2828500                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              326991                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy             2750500                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy             4035494                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
