[{"DBLP title": "Validation of SoC Firmware-Hardware Flows: Challenges and Solution Directions.", "DBLP authors": ["Yael Abarbanel", "Eli Singerman", "Moshe Y. Vardi"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2596692", "OA papers": [{"PaperId": "https://openalex.org/W2168415383", "PaperTitle": "Validation of SoC Firmware-Hardware Flows", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Intel (United Kingdom)": 2.0, "Rice University": 1.0}, "Authors": ["Yael Abarbanel", "Eli Singerman", "Moshe Y. Vardi"]}]}, {"DBLP title": "On Enhancing Power Benefits in 3D ICs: Block Folding and Bonding Styles Perspective.", "DBLP authors": ["Moongon Jung", "Taigon Song", "Yang Wan", "Yarui Peng", "Sung Kyu Lim"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593167", "OA papers": [{"PaperId": "https://openalex.org/W2108361819", "PaperTitle": "On Enhancing Power Benefits in 3D ICs", "Year": 2014, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Georgia Institute of Technology": 5.0}, "Authors": ["Moongon Jung", "Taigon Song", "Yang Wan", "Yarui Peng", "Sung Kyu Lim"]}]}, {"DBLP title": "Floorplanning and Signal Assignment for Silicon Interposer-based 3D ICs.", "DBLP authors": ["Wen-Hao Liu", "Min-Sheng Chang", "Ting-Chi Wang"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593142", "OA papers": [{"PaperId": "https://openalex.org/W2137955810", "PaperTitle": "Floorplanning and Signal Assignment for Silicon Interposer-based 3D ICs", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"National Tsing Hua University": 3.0}, "Authors": ["Wen-Hao Liu", "Min-Sheng Chang", "Ting-Chi Wang"]}]}, {"DBLP title": "On Timing Closure: Buffer Insertion for Hold-Violation Removal.", "DBLP authors": ["Pei-Ci Wu", "Martin D. F. Wong", "Ivailo Nedelchev", "Sarvesh Bhardwaj", "Vidyamani Parkhe"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593171", "OA papers": [{"PaperId": "https://openalex.org/W2100015970", "PaperTitle": "On Timing Closure", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0, "Mentor Technologies": 3.0}, "Authors": ["Pei-Ci Wu", "Martin C.S. Wong", "Ivailo Nedelchev", "Sarvesh Bhardwaj", "Vidyamani Parkhe"]}]}, {"DBLP title": "Post-Routing Latch Optimization for Timing Closure.", "DBLP authors": ["Stephan Held", "Ulrike Schorr"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593182", "OA papers": [{"PaperId": "https://openalex.org/W2119088584", "PaperTitle": "Post-Routing Latch Optimization for Timing Closure", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Research Institute for Discrete Mathematics, Lenn\u00e9str. 2 53113 Bonn, Germany": 2.0}, "Authors": ["Stephan Held", "Ulrike Schorr"]}]}, {"DBLP title": "Contactless Stacked-die Testing for Pre-bond Interposers.", "DBLP authors": ["Jui-Hung Chien", "Ruei-Siang Hsu", "Hsueh-Ju Lin", "Ka-Yi Yeh", "Shih-Chieh Chang"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593111", "OA papers": [{"PaperId": "https://openalex.org/W2158494172", "PaperTitle": "Contactless Stacked-die Testing for Pre-bond Interposers", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Department of Computer Science, National Tsing Hua University, HsinChu 30013, Taiwan and Information and Communications Research Laboratories, Industrial Technology Research Institute, HsinChu 31040, Taiwan": 1.0, "National Tsing Hua University": 3.0, "Industrial Technology Research Institute": 1.0}, "Authors": ["Jui-Hung Chien", "Ruei-Siang Hsu", "Hsueh-Ju Lin", "Ka-Yi Yeh", "Shih-Chieh Chang"]}]}, {"DBLP title": "Leveraging pre-silicon data to diagnose out-of-specification failures in mixed-signal circuits.", "DBLP authors": ["Parijat Mukherjee", "Peng Li"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593154", "OA papers": [{"PaperId": "https://openalex.org/W2006738984", "PaperTitle": "Leveraging pre-silicon data to diagnose out-of-specification failures in mixed-signal circuits", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Texas A&M University": 2.0}, "Authors": ["Parijat Mukherjee", "Peng Li"]}]}, {"DBLP title": "On Using Implied Values in EDT-based Test Compression.", "DBLP authors": ["Marcin Gebala", "Grzegorz Mrugalski", "Nilanjan Mukherjee", "Janusz Rajski", "Jerzy Tyszer"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593173", "OA papers": [{"PaperId": "https://openalex.org/W2125317684", "PaperTitle": "On Using Implied Values in EDT-based Test Compression", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Pozna\u0144 University of Technology": 2.0, "Mentor Technologies": 3.0}, "Authors": ["Magdalena Gebala", "Grzegorz Mrugalski", "Nilanjan Mukherjee", "Janusz Rajski", "Jerzy Tyszer"]}]}, {"DBLP title": "ASER: Adaptive Soft Error Resilience for Reliability-Heterogeneous Processors in the Dark Silicon Era.", "DBLP authors": ["Florian Kriebel", "Semeen Rehman", "Duo Sun", "Muhammad Shafique", "J\u00f6rg Henkel"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593094", "OA papers": [{"PaperId": "https://openalex.org/W2098495359", "PaperTitle": "ASER", "Year": 2014, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"Karlsruhe Institute of Technology": 5.0}, "Authors": ["Florian Kriebel", "Semeen Rehman", "Duo Sun", "Muhammad Shafique", "Jorg Henkel"]}]}, {"DBLP title": "Quantitative Analysis of Control Flow Checking Mechanisms for Soft Errors.", "DBLP authors": ["Aviral Shrivastava", "Abhishek Rhisheekesan", "Reiley Jeyapaul", "Carole-Jean Wu"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593195", "OA papers": [{"PaperId": "https://openalex.org/W2152757758", "PaperTitle": "Quantitative Analysis of Control Flow Checking Mechanisms for Soft Errors", "Year": 2014, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"School of Computing, Informatics, and Decision Systems Engineering, Arizona State University#TAB#": 4.0}, "Authors": ["Aviral Shrivastava", "Abhishek Rhisheekesan", "Reiley Jeyapaul", "Carole-Jean Wu"]}]}, {"DBLP title": "An Efficient Real Time Fault Detection and Tolerance Framework Validated on the Intel SCC Processor.", "DBLP authors": ["Devendra Rai", "Pengcheng Huang", "Nikolay Stoimenov", "Lothar Thiele"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593085", "OA papers": [{"PaperId": "https://openalex.org/W2133590912", "PaperTitle": "An Efficient Real Time Fault Detection and Tolerance Framework Validated on the Intel SCC Processor", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ETH Zurich": 4.0}, "Authors": ["Devendra Rai", "Pengcheng Huang", "Nikolay Stoimenov", "Lothar Thiele"]}]}, {"DBLP title": "Multi-Objective Local-Search Optimization using Reliability Importance Measuring.", "DBLP authors": ["Faramarz Khosravi", "Felix Reimann", "Michael Gla\u00df", "J\u00fcrgen Teich"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593164", "OA papers": [{"PaperId": "https://openalex.org/W2040754088", "PaperTitle": "Multi-Objective Local-Search Optimization using Reliability Importance Measuring", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Erlangen-Nuremberg": 4.0}, "Authors": ["Faramarz Khosravi", "Felix Reimann", "Michael Gla\u00df", "J\u00fcrgen Teich"]}]}, {"DBLP title": "eButton: A Wearable Computer for Health Monitoring and Personal Assistance.", "DBLP authors": ["Mingui Sun", "Lora E. Burke", "Zhi-Hong Mao", "Yiran Chen", "Hsin-Chen Chen", "Yicheng Bai", "Yuecheng Li", "Chengliu Li", "Wenyan Jia"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2596678", "OA papers": [{"PaperId": "https://openalex.org/W2116790911", "PaperTitle": "eButton", "Year": 2014, "CitationCount": 92, "EstimatedCitation": 92, "Affiliations": {"Departments of Neurosurgery, and Electrical & Computer Engineering": 1.0, "University of Pittsburgh": 8.0}, "Authors": ["Mingui Sun", "Lora E. Burke", "Zhi-Hong Mao", "Yi Chen", "Hsin-Chen Chen", "Yicheng Bai", "Yuecheng Li", "Chengliu Li", "Wenyan Jia"]}]}, {"DBLP title": "Ultra-Low Power Design of Wearable Cardiac Monitoring Systems.", "DBLP authors": ["Rub\u00e9n Braojos", "Hossein Mamaghanian", "Alair Dias Junior", "Giovanni Ansaloni", "David Atienza", "Francisco J. Rinc\u00f3n", "Srinivasan Murali"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2596691", "OA papers": [{"PaperId": "https://openalex.org/W2102995594", "PaperTitle": "Ultra-Low Power Design of Wearable Cardiac Monitoring Systems", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Embedded Systems Laboratory, EPFL, Switzerland#TAB#": 5.0, "SmartCardia, Switzerland": 2.0}, "Authors": ["Ruben Braojos", "Hossein Mamaghanian", "Alair Dias Junior", "Giovanni Ansaloni", "David Atienza", "F. G. R\u00edos-Rinc\u00f3n", "Srinivasan Murali"]}]}, {"DBLP title": "Exploiting Shaper Context to Improve Performance Bounds of Ethernet AVB Networks.", "DBLP authors": ["Philip Axer", "Daniel Thiele", "Rolf Ernst", "Jonas Diemer"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593136", "OA papers": [{"PaperId": "https://openalex.org/W2105835814", "PaperTitle": "Exploiting Shaper Context to Improve Performance Bounds of Ethernet AVB Networks", "Year": 2014, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Technische Universit\u00e4t Braunschweig": 3.0, "Symtavision (Germany)": 1.0}, "Authors": ["Philip Axer", "Daniel Thiele", "Rolf Ernst", "Jonas Diemer"]}]}, {"DBLP title": "An Efficient Wire Routing and Wire Sizing Algorithm for Weight Minimization of Automotive Systems.", "DBLP authors": ["Chung-Wei Lin", "Lei Rao", "Paolo Giusto", "Joseph D'Ambrosio", "Alberto L. Sangiovanni-Vincentelli"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593088", "OA papers": [{"PaperId": "https://openalex.org/W2099655409", "PaperTitle": "An Efficient Wire Routing and Wire Sizing Algorithm for Weight Minimization of Automotive Systems", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of California, Berkeley": 2.0, "General Motors (United States)": 3.0}, "Authors": ["Chung-Wei Lin", "Lei Rao", "Paolo Giusto", "Joseph G. D'Ambrosio", "Alberto Sangiovanni-Vincentelli"]}]}, {"DBLP title": "Schedule Integration Framework for Time-Triggered Automotive Architectures.", "DBLP authors": ["Florian Sagstetter", "Sidharta Andalam", "Peter Waszecki", "Martin Lukasiewycz", "Hauke St\u00e4hle", "Samarjit Chakraborty", "Alois C. Knoll"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593211", "OA papers": [{"PaperId": "https://openalex.org/W2117189409", "PaperTitle": "Schedule Integration Framework for Time-Triggered Automotive Architectures", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"TUM CREATE, Singapore": 4.0, "Technical University of Munich": 3.0}, "Authors": ["Florian Sagstetter", "Sidharta Andalam", "Peter Waszecki", "Martin Lukasiewycz", "Hauke Stahle", "Samarjit Chakraborty", "Alois Knoll"]}]}, {"DBLP title": "Aspect-oriented Modeling of Attacks in Automotive Cyber-Physical Systems.", "DBLP authors": ["Armin Wasicek", "Patricia Derler", "Edward A. Lee"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593095", "OA papers": [{"PaperId": "https://openalex.org/W2042529046", "PaperTitle": "Aspect-oriented Modeling of Attacks in Automotive Cyber-Physical Systems", "Year": 2014, "CitationCount": 51, "EstimatedCitation": 51, "Affiliations": {"University of California, Berkeley": 3.0}, "Authors": ["Armin Wasicek", "Patricia Derler", "Edward A. Lee"]}]}, {"DBLP title": "Containing Timing-Related Certification Cost in Automotive Systems Deploying Complex Hardware.", "DBLP authors": ["Leonidas Kosmidis", "Eduardo Qui\u00f1ones", "Jaume Abella", "Glenn Farrall", "Franck Wartel", "Francisco J. Cazorla"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593112", "OA papers": [{"PaperId": "https://openalex.org/W2135716575", "PaperTitle": "Containing Timing-Related Certification Cost in Automotive Systems Deploying Complex Hardware", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Barcelona Supercomputing Center": 3.0, "Universitat Polit\u00e8cnica de Catalunya": 0.5, "Infineon Technologies (United Kingdom)": 1.0, "Airbus (France)": 1.0, "Spanish National Research Council": 0.5}, "Authors": ["Leonidas Kosmidis", "Eduardo Quinones", "Jaume Abella", "Glenn Ashley Farrall", "Franck Wartel", "Francisco J. Cazorla"]}]}, {"DBLP title": "Translation Validation for Stateflow to C.", "DBLP authors": ["Prahladavaradan Sampath", "A. C. Rajeev", "S. Ramesh"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593237", "OA papers": [{"PaperId": "https://openalex.org/W2112107645", "PaperTitle": "Translation Validation for Stateflow to C", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Prahladavaradan Sampath", "A.C. Rajeev", "K. P. Ramesh"]}]}, {"DBLP title": "Advanced Soft-Error-Rate (SER) Estimation with Striking-Time and Multi-Cycle Effects.", "DBLP authors": ["Ryan H.-M. Huang", "Charles H.-P. Wen"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593081", "OA papers": [{"PaperId": "https://openalex.org/W2132676960", "PaperTitle": "Advanced Soft-Error-Rate (SER) Estimation with Striking-Time and Multi-Cycle Effects", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0}, "Authors": ["Ryan Huang", "Charles H.-P. Wen"]}]}, {"DBLP title": "LiVe: Timely Error Detection in Light-Lockstep Safety Critical Systems.", "DBLP authors": ["Carles Hern\u00e1ndez", "Jaume Abella"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593155", "OA papers": [{"PaperId": "https://openalex.org/W2136568261", "PaperTitle": "LiVe", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Barcelona Supercomputing Center": 2.0}, "Authors": ["Carles Hernandez", "Jaume Abella"]}]}, {"DBLP title": "BEOL Scaling Limits and Next Generation Technology Prospects.", "DBLP authors": ["Azad Naeemi", "Ahmet Ceyhan", "Vachan Kumar", "Chenyun Pan", "Rouhollah M. Iraei", "Shaloo Rakheja"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2596672", "OA papers": [{"PaperId": "https://openalex.org/W2164374443", "PaperTitle": "BEOL Scaling Limits and Next Generation Technology Prospects", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Georgia Institute of Technology": 5.0, "Massachusetts Institute of Technology": 1.0}, "Authors": ["Azad Naeemi", "Ahmet Ceyhan", "Vachan Kumar", "Chenyun Pan", "Rouhollah Mousavi Iraei", "Shaloo Rakheja"]}]}, {"DBLP title": "On the Design of Reliable 3D-ICs Considering Charged Device Model ESD Events During Die Stacking.", "DBLP authors": ["Duckhwan Kim", "Saibal Mukhopadhyay"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593168", "OA papers": [{"PaperId": "https://openalex.org/W2123790183", "PaperTitle": "On the Design of Reliable 3D-ICs Considering Charged Device Model ESD Events During Die Stacking", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["Duck-Hwan Kim", "Saibal Mukhopadhyay"]}]}, {"DBLP title": "Fast and Accurate Full-chip Extraction and Optimization of TSV-to-Wire Coupling.", "DBLP authors": ["Yarui Peng", "Dusan Petranovic", "Sung Kyu Lim"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593139", "OA papers": [{"PaperId": "https://openalex.org/W2098596098", "PaperTitle": "Fast and Accurate Full-chip Extraction and Optimization of TSV-to-Wire Coupling", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Georgia Institute of Technology": 2.0, "Mentor Graphics, Fremont, CA, USA#TAB#": 1.0}, "Authors": ["Yarui Peng", "Dusan Petranovic", "Sung Kyu Lim"]}]}, {"DBLP title": "BMF-BD: Bayesian Model Fusion on Bernoulli Distribution for Efficient Yield Estimation of Integrated Circuits.", "DBLP authors": ["Chenlei Fang", "Fan Yang", "Xuan Zeng", "Xin Li"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593099", "OA papers": [{"PaperId": "https://openalex.org/W2103489832", "PaperTitle": "BMF-BD", "Year": 2014, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Fudan University": 2.0, "Shanghai Fudan Microelectronics (China)": 1.5, "Carnegie Mellon University": 0.5}, "Authors": ["Chenlei Fang", "Fan Yang", "Xuan Zeng", "Xin Li"]}]}, {"DBLP title": "Remembrance of Transistors Past: Compact Model Parameter Extraction Using Bayesian Inference and Incomplete New Measurements.", "DBLP authors": ["Li Yu", "Sharad Saxena", "Christopher Hess", "Ibrahim Abe M. Elfadel", "Dimitri A. Antoniadis", "Duane S. Boning"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593201", "OA papers": [{"PaperId": "https://openalex.org/W2140735333", "PaperTitle": "Remembrance of Transistors Past", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Massachusetts Institute of Technology": 3.0, "PDF Solutions (United States)": 2.0, "Sadjad University of Technology": 1.0}, "Authors": ["Li Yu", "Sharad Saxena", "Christopher P. Hess", "Abe Elfadel", "Dimitri A. Antoniadis", "Duane S. Boning"]}]}, {"DBLP title": "Static Mapping of Mixed-Critical Applications for Fault-Tolerant MPSoCs.", "DBLP authors": ["Shin-Haeng Kang", "Hoeseok Yang", "Sungchan Kim", "Iuliana Bacivarov", "Soonhoi Ha", "Lothar Thiele"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593221", "OA papers": [{"PaperId": "https://openalex.org/W2105447827", "PaperTitle": "Static Mapping of Mixed-Critical Applications for Fault-Tolerant MPSoCs", "Year": 2014, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Seoul National University": 2.0, "Ajou University": 1.0, "Jeonbuk National University": 1.0, "ETH Zurich": 2.0}, "Authors": ["Shin-haeng Kang", "Hoeseok Yang", "Sungchan Kim", "Iuliana Bacivarov", "Soonhoi Ha", "Lothar Thiele"]}]}, {"DBLP title": "GUARD: GUAranteed Reliability in Dynamically Reconfigurable Systems.", "DBLP authors": ["Hongyan Zhang", "Michael A. Kochte", "Michael E. Imhof", "Lars Bauer", "Hans-Joachim Wunderlich", "J\u00f6rg Henkel"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593146", "OA papers": [{"PaperId": "https://openalex.org/W2138228917", "PaperTitle": "GUARD", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Karlsruhe Institute of Technology": 3.0, "University of Stuttgart": 3.0}, "Authors": ["Hongyan Zhang", "Michael A. Kochte", "Michael A. Imhof", "Lars Bauer", "Heiko Wunderlich", "Jorg Henkel"]}]}, {"DBLP title": "FALCON: A Framework for HierarchicAL Computation of Metrics for CompONent-Based Parameterized SoCs.", "DBLP authors": ["Haris Javaid", "Yusuke Yachide", "Su Myat Min Shwe", "Haseeb Bokhari", "Sri Parameswaran"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593138", "OA papers": [{"PaperId": "https://openalex.org/W2010221448", "PaperTitle": "FALCON", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"UNSW Sydney": 4.0, "Canon Information Systems Research, Australia": 1.0}, "Authors": ["Haris Javaid", "Yusuke Yachide", "Su Myat Min Shwe", "Haseeb Bokhari", "Sri Parameswaran"]}]}, {"DBLP title": "Ontology-guided Conceptual Analysis of Design Specifications.", "DBLP authors": ["Arunprasath Shankar", "Bhanu Pratap Singh", "Francis G. Wolff", "Christos A. Papachristou"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593175", "OA papers": [{"PaperId": "https://openalex.org/W2119575536", "PaperTitle": "Ontology-guided Conceptual Analysis of Design Specifications", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Case Western Reserve University": 4.0}, "Authors": ["Arunprasath Shankar", "Bhanu Pratap Singh", "Francis Wolff", "Christos A. Papachristou"]}]}, {"DBLP title": "State-Restrict MLC STT-RAM Designs for High-Reliable High-Performance Memory System.", "DBLP authors": ["Wujie Wen", "Yaojun Zhang", "Mengjie Mao", "Yiran Chen"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593220", "OA papers": [{"PaperId": "https://openalex.org/W2140443663", "PaperTitle": "State-Restrict MLC STT-RAM Designs for High-Reliable High-Performance Memory System", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Pittsburgh": 4.0}, "Authors": ["Wujie Wen", "Shao-Liang Chen", "Mengjie Mao", "Yi Chen"]}]}, {"DBLP title": "SLC-enabled Wear Leveling for MLC PCM Considering Process Variation.", "DBLP authors": ["Mengying Zhao", "Lei Jiang", "Youtao Zhang", "Chun Jason Xue"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593217", "OA papers": [{"PaperId": "https://openalex.org/W2150245818", "PaperTitle": "SLC-enabled Wear Leveling for MLC PCM Considering Process Variation", "Year": 2014, "CitationCount": 45, "EstimatedCitation": 45, "Affiliations": {"City University of Hong Kong": 2.0, "University of Pittsburgh": 2.0}, "Authors": ["Mengying Zhao", "Lei Jiang", "Youtao Zhang", "Chun Jason Xue"]}]}, {"DBLP title": "Reducing Latency in an SRAM/DRAM Cache Hierarchy via a Novel Tag-Cache Architecture.", "DBLP authors": ["Fazal Hameed", "Lars Bauer", "J\u00f6rg Henkel"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593197", "OA papers": [{"PaperId": "https://openalex.org/W2106754364", "PaperTitle": "Reducing Latency in an SRAM/DRAM Cache Hierarchy via a Novel Tag-Cache Architecture", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Karlsruhe Institute of Technology": 3.0}, "Authors": ["Fazal Hameed", "Lars Bauer", "Jorg Henkel"]}]}, {"DBLP title": "Leveraging Data Lifetime for Energy-Aware Last Level Non-Volatile SRAM Caches using Redundant Store Elimination.", "DBLP authors": ["Hsiang-Jen Tsai", "Chien-Chih Chen", "Keng-Hao Yang", "Ting-Chin Yang", "Li-Yue Huang", "Ching-Hao Chuang", "Meng-Fan Chang", "Tien-Fu Chen"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593153", "OA papers": [{"PaperId": "https://openalex.org/W2150631020", "PaperTitle": "Leveraging Data Lifetime for Energy-Aware Last Level Non-Volatile SRAM Caches using Redundant Store Elimination", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"National Yang Ming Chiao Tung University": 4.0, "National Tsing Hua University": 4.0}, "Authors": ["Hsiang-Jen Tsai", "Chien Chih Chen", "Keng-Hao Yang", "Ting-Chin Yang", "Liyue Huang", "Ching-Hao Chung", "Meng-Fan Chang", "Tien-Fu Chen"]}]}, {"DBLP title": "Computation Offloading by Using Timing Unreliable Components in Real-Time Systems.", "DBLP authors": ["Wei Liu", "Jian-Jia Chen", "Anas Toma", "Tei-Wei Kuo", "Qingxu Deng"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593109", "OA papers": [{"PaperId": "https://openalex.org/W2162201097", "PaperTitle": "Computation Offloading by Using Timing Unreliable Components in Real-Time Systems", "Year": 2014, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Karlsruhe Institute of Technology": 1.5, "Northeastern University": 1.5, "TU Dortmund University": 1.0, "National Taiwan University": 1.0}, "Authors": ["Wei Liu", "Jian-Jia Chen", "Anas Toma", "Tei-Wei Kuo", "Qingxu Deng"]}]}, {"DBLP title": "Integrated CPU-GPU Power Management for 3D Mobile Games.", "DBLP authors": ["Anuj Pathania", "Qing Jiao", "Alok Prakash", "Tulika Mitra"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593151", "OA papers": [{"PaperId": "https://openalex.org/W2082581695", "PaperTitle": "Integrated CPU-GPU Power Management for 3D Mobile Games", "Year": 2014, "CitationCount": 114, "EstimatedCitation": 114, "Affiliations": {"National University of Singapore": 4.0}, "Authors": ["Anuj Pathania", "Qing Jiao", "Alok Prakash", "Tulika Mitra"]}]}, {"DBLP title": "Content-centric Display Energy Management for Mobile Devices.", "DBLP authors": ["Dongwon Kim", "Nohyun Jung", "Hojung Cha"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593113", "OA papers": [{"PaperId": "https://openalex.org/W2169684012", "PaperTitle": "Content-centric Display Energy Management for Mobile Devices", "Year": 2014, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Yonsei University": 3.0}, "Authors": ["Dong-Won Kim", "Nohyun Jung", "Hojung Cha"]}]}, {"DBLP title": "Catch Your Attention: Quality-retaining Power Saving on Mobile OLED Displays.", "DBLP authors": ["Chun-Han Lin", "Chih-Kai Kang", "Pi-Cheng Hsiu"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593104", "OA papers": [{"PaperId": "https://openalex.org/W2168513178", "PaperTitle": "Catch Your Attention", "Year": 2014, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Research Center for Information Technology Innovation, Academia Sinica": 3.0}, "Authors": ["Chun-Han Lin", "Chih-Kai Kang", "Pi-Cheng Hsiu"]}]}, {"DBLP title": "A Secure but still Safe and Low Cost Automotive Communication Technique.", "DBLP authors": ["Rafael Zalman", "Albrecht Mayer"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2603850", "OA papers": [{"PaperId": "https://openalex.org/W2126783795", "PaperTitle": "A Secure but still Safe and Low Cost Automotive Communication Technique", "Year": 2014, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Infineon Technologies (Germany)": 2.0}, "Authors": ["Rafael Zalman", "Albrecht Mayer"]}]}, {"DBLP title": "Typical Worst Case Response-Time Analysis and its Use in Automotive Network Design.", "DBLP authors": ["Sophie Quinton", "Torsten T. Bone", "Julien Hennig", "Moritz Neukirchner", "Mircea Negrean", "Rolf Ernst"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2602977", "OA papers": [{"PaperId": "https://openalex.org/W2136343147", "PaperTitle": "Typical Worst Case Response-Time Analysis and its Use in Automotive Network Design", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Inria Grenoble - Rh\u00f4ne-Alpes research centre": 0.5, "French Institute for Research in Computer Science and Automation": 0.5, "Daimler (Germany)": 2.0, "Technische Universit\u00e4t Braunschweig": 3.0}, "Authors": ["Sophie Quinton", "Torsten T. Bone", "Julien Hennig", "Moritz Neukirchner", "Mircea Negrean", "Rolf Ernst"]}]}, {"DBLP title": "Powertrain Co-Simulation using AUTOSAR and the Functional Mockup Interface standard.", "DBLP authors": ["Christoph Stoermer", "Ghizlane Tibba"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2602975", "OA papers": [{"PaperId": "https://openalex.org/W2119027221", "PaperTitle": "Powertrain Co-Simulation using AUTOSAR and the Functional Mockup Interface standard", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Etas (Germany)": 2.0}, "Authors": ["Christoph Stoermer", "Ghizlane Tibba"]}]}, {"DBLP title": "Monitoring Reliability in Embedded Processors - A Multi-layer View.", "DBLP authors": ["Vikas Chandra"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2596682", "OA papers": [{"PaperId": "https://openalex.org/W2021389045", "PaperTitle": "Monitoring Reliability in Embedded Processors - A Multi-layer View", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"ARM R&D San Jose, CA, USA": 1.0}, "Authors": ["Vikas Chandra"]}]}, {"DBLP title": "Multi-Layer Dependability: From Microarchitecture to Application Level.", "DBLP authors": ["J\u00f6rg Henkel", "Lars Bauer", "Hongyan Zhang", "Semeen Rehman", "Muhammad Shafique"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2596683", "OA papers": [{"PaperId": "https://openalex.org/W2165027640", "PaperTitle": "Multi-Layer Dependability", "Year": 2014, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {"Karlsruhe Institute of Technology": 5.0}, "Authors": ["Jorg Henkel", "Lars Bauer", "Hongyan Zhang", "Semeen Rehman", "Muhammad Shafique"]}]}, {"DBLP title": "Multi-Layer Memory Resiliency.", "DBLP authors": ["Nikil D. Dutt", "Puneet Gupta", "Alex Nicolau", "Abbas BanaiyanMofrad", "Mark Gottscho", "Majid Shoushtari"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2596684", "OA papers": [{"PaperId": "https://openalex.org/W2121012321", "PaperTitle": "Multi-Layer Memory Resiliency", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of California, Irvine": 4.0, "University of California, Los Angeles": 2.0}, "Authors": ["Nikil Dutt", "Puneet Gupta", "Alexandru Nicolau", "Abbas BanaiyanMofrad", "Mark Gottscho", "Majid Shoushtari"]}]}, {"DBLP title": "Workload- and Instruction-Aware Timing Analysis: The missing Link between Technology and System-level Resilience.", "DBLP authors": ["Veit Kleeberger", "Petra R. Maier", "Ulf Schlichtmann"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2596694", "OA papers": [{"PaperId": "https://openalex.org/W2075787867", "PaperTitle": "Workload- and Instruction-Aware Timing Analysis", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Technical University of Munich": 3.0}, "Authors": ["Veit B. Kleeberger", "Petra Maier", "Ulf Schlichtmann"]}]}, {"DBLP title": "Overlay-Aware Detailed Routing for Self-Aligned Double Patterning Lithography Using the Cut Process.", "DBLP authors": ["Iou-Jen Liu", "Shao-Yun Fang", "Yao-Wen Chang"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593176", "OA papers": [{"PaperId": "https://openalex.org/W2122848041", "PaperTitle": "Overlay-Aware Detailed Routing for Self-Aligned Double Patterning Lithography Using the Cut Process", "Year": 2014, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"National Taiwan University": 2.0, "National Taiwan University of Science and Technology": 1.0}, "Authors": ["Iou-Jen Liu", "Shao-Yun Fang", "Yao-Wen Chang"]}]}, {"DBLP title": "Throughput Optimization for SADP and E-beam based Manufacturing of 1D Layout.", "DBLP authors": ["Yixiao Ding", "Chris Chu", "Wai-Kei Mak"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593233", "OA papers": [{"PaperId": "https://openalex.org/W2118752641", "PaperTitle": "Throughput Optimization for SADP and E-beam based Manufacturing of 1D Layout", "Year": 2014, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Iowa State University": 2.0, "National Tsing Hua University": 1.0}, "Authors": ["Yixiao Ding", "Chris Chu", "Wai-Kei Mak"]}]}, {"DBLP title": "MOSAIC: Mask Optimizing Solution With Process Window Aware Inverse Correction.", "DBLP authors": ["Jhih-Rong Gao", "Xiaoqing Xu", "Bei Yu", "David Z. Pan"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593163", "OA papers": [{"PaperId": "https://openalex.org/W2149602086", "PaperTitle": "MOSAIC", "Year": 2014, "CitationCount": 47, "EstimatedCitation": 47, "Affiliations": {"The University of Texas at Austin": 4.0}, "Authors": ["Jhih-Rong Gao", "Xiaoqing Xu", "Bei Yu", "David Z. Pan"]}]}, {"DBLP title": "Layout Decomposition for Quadruple Patterning Lithography and Beyond.", "DBLP authors": ["Bei Yu", "David Z. Pan"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593152", "OA papers": [{"PaperId": "https://openalex.org/W2116621052", "PaperTitle": "Layout Decomposition for Quadruple Patterning Lithography and Beyond", "Year": 2014, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"The University of Texas at Austin": 2.0}, "Authors": ["Bei Yu", "David Z. Pan"]}]}, {"DBLP title": "Simultaneous EUV Flare Variation Minimization and CMP Control with Coupling-Aware Dummification.", "DBLP authors": ["Chi-Yuan Liu", "Hui-Ju Katherine Chiang", "Yao-Wen Chang", "Jie-Hong R. Jiang"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593215", "OA papers": [{"PaperId": "https://openalex.org/W2164314737", "PaperTitle": "Simultaneous EUV Flare Variation Minimization and CMP Control with Coupling-Aware Dummification", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Taiwan University": 4.0}, "Authors": ["Chi-Yuan Liu", "Hui-Ju Katherine Chiang", "Yao-Wen Chang", "Jie-Hong R. Jiang"]}]}, {"DBLP title": "Directed Self-Assembly (DSA) Template Pattern Verification.", "DBLP authors": ["Zigang Xiao", "Yuelin Du", "Haitong Tian", "Martin D. F. Wong", "He Yi", "H.-S. Philip Wong", "Hongbo Zhang"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593125", "OA papers": [{"PaperId": "https://openalex.org/W1976143853", "PaperTitle": "Directed Self-Assembly (DSA) Template Pattern Verification", "Year": 2014, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"University of Illinois Urbana-Champaign": 4.0, "Stanford University": 2.0, "Synopsys (United States)": 1.0}, "Authors": ["Zigang Xiao", "Yuelin Du", "Haitong Tian", "Martin C.S. Wong", "He Yi", "H.-S. Philip Wong", "Hongbo Zhang"]}]}, {"DBLP title": "Post-Silicon Validation of the IBM POWER8 Processor.", "DBLP authors": ["Amir Nahir", "Manoj Dusanapudi", "Shakti Kapoor", "Kevin Reick", "Wolfgang Roesner", "Klaus-Dieter Schubert", "Keith Sharp", "Greg Wetli"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593183", "OA papers": [{"PaperId": "https://openalex.org/W1976197109", "PaperTitle": "Post-Silicon Validation of the IBM POWER8 Processor", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"IBM research": 1.0, "IBM SYSTEMS AND TECHNOLOGY GROUP#TAB#": 7.0}, "Authors": ["Amir Nahir", "Manoj Dusanapudi", "Shakti Kapoor", "Kevin F. Reick", "Wolfgang Roesner", "Klaus-Dieter Schubert", "Keith Sharp", "Greg Wetli"]}]}, {"DBLP title": "Coverage Learned Targeted Validation for Incremental HW Changes.", "DBLP authors": ["Monica Farkash", "Bryan G. Hickerson", "Michael L. Behm"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593114", "OA papers": [{"PaperId": "https://openalex.org/W2055109626", "PaperTitle": "Coverage Learned Targeted Validation for Incremental HW Changes", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Monica Farkash", "Hickerson Bryan G", "Michael Behm"]}]}, {"DBLP title": "Verification of Transactional Memory in POWER8.", "DBLP authors": ["Allon Adir", "Dave Goodman", "Daniel Hershcovich", "Oz Hershkovitz", "Bryan G. Hickerson", "Karen Holtz", "Wisam Kadry", "Anatoly Koyfman", "John M. Ludden", "Charles Meissner", "Amir Nahir", "Randall R. Pratt", "Mike Schiffli", "Brett St. Onge", "Brian W. Thompto", "Elena Tsanko", "Avi Ziv"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593241", "OA papers": [{"PaperId": "https://openalex.org/W2075626884", "PaperTitle": "Verification of Transactional Memory in POWER8", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"IBM research": 7.0, "IBM System and Technology Group": 10.0}, "Authors": ["Allon Adir", "Dave Goodman", "Daniel Hershcovich", "Oz Hershkovitz", "Hickerson Bryan G", "K. Holtz", "Wisam Kadry", "Anatoly Koyfman", "John Ludden", "Charles R. Meissner", "Amir Nahir", "Randall R. Pratt", "M. Schiffli", "Brett Adam St. Onge", "Thompto Brian W", "Elena Tsanko", "Avi Ziv"]}]}, {"DBLP title": "A SystemC Virtual Prototyping based Methodology for Multi-Standard SoC Functional Verification.", "DBLP authors": ["Zhimiao Chen", "Yifan Wang", "Lei Liao", "Ye Zhang", "Aytac Atac", "Jan Henning M\u00fcller", "Ralf Wunderlich", "Stefan Heinen"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593079", "OA papers": [{"PaperId": "https://openalex.org/W2119751241", "PaperTitle": "A SystemC Virtual Prototyping based Methodology for Multi-Standard SoC Functional Verification", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Chair of Integrated Analog Circuits and RF Systems, Templergraben 55, Aachen, Germany": 8.0}, "Authors": ["Zhimiao Chen", "Yifan Wang", "Lei Liao", "Ye Zhang", "Atac Aytac", "Jan M\u00fcller", "Ralf Wunderlich", "Stefan Heinen"]}]}, {"DBLP title": "Balancing Scalability and Uniformity in SAT Witness Generator.", "DBLP authors": ["Supratik Chakraborty", "Kuldeep S. Meel", "Moshe Y. Vardi"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593097", "OA papers": [{"PaperId": "https://openalex.org/W2149902097", "PaperTitle": "Balancing Scalability and Uniformity in SAT Witness Generator", "Year": 2014, "CitationCount": 55, "EstimatedCitation": 55, "Affiliations": {"Indian Institute of Technology Bombay": 1.0, "Rice University": 2.0}, "Authors": ["Supratik Chakraborty", "Kuldeep S. Meel", "Moshe Y. Vardi"]}]}, {"DBLP title": "Code Coverage of Assertions Using RTL Source Code Analysis.", "DBLP authors": ["Viraj Athavale", "Sai Ma", "Samuel Hertz", "Shobha Vasudevan"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593108", "OA papers": [{"PaperId": "https://openalex.org/W2153174871", "PaperTitle": "Code Coverage of Assertions Using RTL Source Code Analysis", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Illinois Urbana-Champaign": 4.0}, "Authors": ["Viraj Athavale", "Sai Ma", "Samuel Hertz", "Shobha Vasudevan"]}]}, {"DBLP title": "Power-Performance Study of Block-Level Monolithic 3D-ICs Considering Inter-Tier Performance Variations.", "DBLP authors": ["Shreepad Panth", "Kambiz Samadi", "Yang Du", "Sung Kyu Lim"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593188", "OA papers": [{"PaperId": "https://openalex.org/W2157629140", "PaperTitle": "Power-Performance Study of Block-Level Monolithic 3D-ICs Considering Inter-Tier Performance Variations", "Year": 2014, "CitationCount": 55, "EstimatedCitation": 55, "Affiliations": {"Georgia Institute of Technology": 1.0, "Qualcomm (United States)": 3.0}, "Authors": ["Shreepad Panth", "Kambiz Samadi", "Yang Du", "Sung Kyu Lim"]}]}, {"DBLP title": "A New Field-assisted Access Scheme of STT-RAM with Self-reference Capability.", "DBLP authors": ["Enes Eken", "Yaojun Zhang", "Wujie Wen", "Rajiv V. Joshi", "Hai Li", "Yiran Chen"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593075", "OA papers": [{"PaperId": "https://openalex.org/W2130236523", "PaperTitle": "A New Field-assisted Access Scheme of STT-RAM with Self-reference Capability", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Pittsburgh": 5.0, "IBM (United States)": 1.0}, "Authors": ["Enes Eken", "Shao-Liang Chen", "Wujie Wen", "Rajiv V. Joshi", "Hai Li", "Yi Chen"]}]}, {"DBLP title": "OD3P: On-Demand Page Paired PCM.", "DBLP authors": ["Marjan Asadinia", "Mohammad Arjomand", "Hamid Sarbazi-Azad"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593166", "OA papers": [{"PaperId": "https://openalex.org/W2145508446", "PaperTitle": "OD3P", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Sharif University of Technology": 2.5, "Institute for Research in Fundamental Sciences": 0.5}, "Authors": ["Marjan Asadinia", "Mohammad Arjomand", "Hamid Sarbazi-Azad"]}]}, {"DBLP title": "Modeling and Analysis of Domain Wall Dynamics for Robust and Low-Power Embedded Memory.", "DBLP authors": ["Anirudh Iyengar", "Swaroop Ghosh"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593161", "OA papers": [{"PaperId": "https://openalex.org/W2138137717", "PaperTitle": "Modeling and Analysis of Domain Wall Dynamics for Robust and Low-Power Embedded Memory", "Year": 2014, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"University of South Florida": 2.0}, "Authors": ["Anirudh Iyengar", "Swaroop Ghosh"]}]}, {"DBLP title": "Computer-Aided Design of Machine Learning Algorithm: Training Fixed-Point Classifier for On-Chip Low-Power Implementation.", "DBLP authors": ["Hassan Albalawi", "Yuanning Li", "Xin Li"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593110", "OA papers": [{"PaperId": "https://openalex.org/W2171806366", "PaperTitle": "Computer-Aided Design of Machine Learning Algorithm", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Carnegie Mellon University": 3.0}, "Authors": ["Hassan Albalawi", "Yuanning Li", "Xin Li"]}]}, {"DBLP title": "Sense-making from Distributed and Mobile Sensing Data: A Middleware Perspective.", "DBLP authors": ["Santanu Sarma", "Nalini Venkatasubramanian", "Nikil D. Dutt"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2596688", "OA papers": [{"PaperId": "https://openalex.org/W2059485511", "PaperTitle": "Sense-making from Distributed and Mobile Sensing Data", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of California, Irvine": 3.0}, "Authors": ["Santanu Sarma", "Nalini Venkatasubramanian", "Nikil Dutt"]}]}, {"DBLP title": "Resource Efficient Mobile Communications for Crowd-Sensing.", "DBLP authors": ["Christian Wietfeld", "Christoph Ide", "Bjoern Dusza"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2596686", "OA papers": [{"PaperId": "https://openalex.org/W2037712072", "PaperTitle": "Resource Efficient Mobile Communications for Crowd-Sensing", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"TU Dortmund University": 3.0}, "Authors": ["Christian Wietfeld", "Christoph Ide", "Bjoern Dusza"]}]}, {"DBLP title": "Demystifying Energy Usage in Smartphones.", "DBLP authors": ["Xiang Chen", "Yiran Chen", "Mian Dong", "Jianzhong (Charlie) Zhang"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2596676", "OA papers": [{"PaperId": "https://openalex.org/W2110432303", "PaperTitle": "Demystifying Energy Usage in Smartphones", "Year": 2014, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"University of Pittsburgh": 2.0, "Samsung (United States)": 2.0}, "Authors": ["Xiang Chen", "Yi Chen", "Mian Dong", "Charlie Zhang"]}]}, {"DBLP title": "Metasynthesis for Designing Automotive SoCs.", "DBLP authors": ["Wolfgang Ecker", "Michael Velten", "Leily Zafari", "Ajay Goyal"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2602974", "OA papers": [{"PaperId": "https://openalex.org/W2115277511", "PaperTitle": "Metasynthesis for Designing Automotive SoCs", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Infineon Technologies (Germany)": 3.0, "System-Level and Verification, Infineon Technologies India Bangalore, India": 1.0}, "Authors": ["Wolfgang Ecker", "Michael Velten", "Leily Zafari", "Ajay Goyal"]}]}, {"DBLP title": "Design Methods for Augmented Reality In-Vehicle Infotainment Systems.", "DBLP authors": ["Qing Rao", "Christian Gr\u00fcnler", "Markus Hammori", "Samarjit Chakraborty"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2602973", "OA papers": [{"PaperId": "https://openalex.org/W2103294799", "PaperTitle": "Design Methods for Augmented Reality In-Vehicle Infotainment Systems", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Daimler (Germany)": 3.0, "Technical University of Munich": 1.0}, "Authors": ["Qing Rao", "Christian Gr\u00fcnler", "Markus Hammori", "Samarjit Chakraborty"]}]}, {"DBLP title": "Computing with Hybrid CMOS/STO Circuits.", "DBLP authors": ["Mehdi Kabir", "Mircea R. Stan"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2596673", "OA papers": [{"PaperId": "https://openalex.org/W2112903230", "PaperTitle": "Computing with Hybrid CMOS/STO Circuits", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Virginia": 2.0}, "Authors": ["Mehdi Kabir", "Mircea R. Stan"]}]}, {"DBLP title": "Neuro Inspired Computing with Coupled Relaxation Oscillators.", "DBLP authors": ["Suman Datta", "Nikhil Shukla", "Matthew Cotter", "Abhinav Parihar", "Arijit Raychowdhury"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2596685", "OA papers": [{"PaperId": "https://openalex.org/W2112909495", "PaperTitle": "Neuro Inspired Computing with Coupled Relaxation Oscillators", "Year": 2014, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"Pennsylvania State University": 1.5, "Millennium Engineering and Integration (United States)": 1.5, "Georgia Institute of Technology": 2.0}, "Authors": ["Suman Datta", "Nikhil Shukla", "Matthew J. Cotter", "Abhinav Parihar", "Arijit Raychowdhury"]}]}, {"DBLP title": "Reliability-aware Register Binding for Control-Flow Intensive Designs.", "DBLP authors": ["Liang Chen", "Mehdi Baradaran Tahoori"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593200", "OA papers": [{"PaperId": "https://openalex.org/W2119119936", "PaperTitle": "Reliability-aware Register Binding for Control-Flow Intensive Designs", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Karlsruhe Institute of Technology": 2.0}, "Authors": ["Liang Chen", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Flushing-Enabled Loop Pipelining for High-Level Synthesis.", "DBLP authors": ["Steve Dai", "Mingxing Tan", "Kecheng Hao", "Zhiru Zhang"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593143", "OA papers": [{"PaperId": "https://openalex.org/W2122078405", "PaperTitle": "Flushing-Enabled Loop Pipelining for High-Level Synthesis", "Year": 2014, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Cornell University": 3.0, "Xilinx (United States)": 1.0}, "Authors": ["Steve Dai", "Mingxing Tan", "Kecheng Hao", "Zhiru Zhang"]}]}, {"DBLP title": "An Optimal Microarchitecture for Stencil Computation Acceleration Based on Non-Uniform Partitioning of Data Reuse Buffers.", "DBLP authors": ["Jason Cong", "Peng Li", "Bingjun Xiao", "Peng Zhang"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593090", "OA papers": [{"PaperId": "https://openalex.org/W2105042925", "PaperTitle": "An Optimal Microarchitecture for Stencil Computation Acceleration Based on Non-Uniform Partitioning of Data Reuse Buffers", "Year": 2014, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"University of California, Los Angeles": 4.0}, "Authors": ["Jason Cong", "Peng Li", "Bingjun Xiao", "Peng Zhang"]}]}, {"DBLP title": "CGPA: Coarse-Grained Pipelined Accelerators.", "DBLP authors": ["Feng Liu", "Soumyadeep Ghosh", "Nick P. Johnson", "David I. August"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593105", "OA papers": [{"PaperId": "https://openalex.org/W2152944133", "PaperTitle": "CGPA", "Year": 2014, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Princeton University": 4.0}, "Authors": ["Feng Liu", "Soumyadeep Ghosh", "Nick A Johnson", "David A. August"]}]}, {"DBLP title": "Early-Stage Power Grid Design: Extraction, Modeling and Optimization.", "DBLP authors": ["Cheng Zhuo", "Houle Gan", "Wei-Kai Shih"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593129", "OA papers": [{"PaperId": "https://openalex.org/W2124429966", "PaperTitle": "Early-Stage Power Grid Design", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Intel (United States)": 3.0}, "Authors": ["Cheng Zhuo", "Houle Gan", "Wei-Kai Shih"]}]}, {"DBLP title": "Physics-based Electromigration Assessment for Power Grid Networks.", "DBLP authors": ["Xin Huang", "Tan Yu", "Valeriy Sukharev", "Sheldon X.-D. Tan"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593180", "OA papers": [{"PaperId": "https://openalex.org/W2150608324", "PaperTitle": "Physics-based Electromigration Assessment for Power Grid Networks", "Year": 2014, "CitationCount": 86, "EstimatedCitation": 86, "Affiliations": {"University of California, Riverside": 3.0, "Mentor Graphics Corporation, Fremont, CA 94538, USA.": 1.0}, "Authors": ["Xin Huang", "Tan Yu", "Valeriy Sukharev", "Sheldon X.-D. Tan"]}]}, {"DBLP title": "MATEX: A Distributed Framework for Transient Simulation of Power Distribution Networks.", "DBLP authors": ["Hao Zhuang", "Shih-Hung Weng", "Jeng-Hau Lin", "Chung-Kuan Cheng"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593160", "OA papers": [{"PaperId": "https://openalex.org/W2150848828", "PaperTitle": "MATEX", "Year": 2014, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"University of California, San Diego": 3.0, "Meta (United States)": 0.5, "Menlo School": 0.5}, "Authors": ["Hao Zhuang", "Shih-Hung Weng", "Jun Lin", "Chung-Kuan Cheng"]}]}, {"DBLP title": "REscope: High-dimensional Statistical Circuit Simulation towards Full Failure Region Coverage.", "DBLP authors": ["Wei Wu", "Wenyao Xu", "Rahul Krishnan", "Yen-Lung Chen", "Lei He"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593202", "OA papers": [{"PaperId": "https://openalex.org/W2153628901", "PaperTitle": "REscope", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of California, Los Angeles": 3.5, "University at Buffalo, State University of New York": 1.0, "National Central University": 0.5}, "Authors": ["Wei Wu", "Wenyao Xu", "Rahul Krishnan", "Yen-Lung Chen", "Lei He"]}]}, {"DBLP title": "On Trading Wear-leveling with Heal-leveling.", "DBLP authors": ["Yu-Ming Chang", "Yuan-Hao Chang", "Jian-Jia Chen", "Tei-Wei Kuo", "Hsiang-Pang Li", "Hang-Ting Lue"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593172", "OA papers": [{"PaperId": "https://openalex.org/W2106474655", "PaperTitle": "On Trading Wear-leveling with Heal-leveling", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Macronix International (Taiwan)": 2.5, "National Taiwan University": 1.0, "Institute of Information Science, Academia Sinica": 1.0, "TU Dortmund University": 1.0, "Research Center for Information Technology Innovation, Academia Sinica": 0.5}, "Authors": ["Yu-Ming Chang", "Yuan-Hao Chang", "Jian-Jia Chen", "Tei-Wei Kuo", "Hsiang-Pang Li", "Hang-Ting Lue"]}]}, {"DBLP title": "dTune: Leveraging Reliable Code Generation for Adaptive Dependability Tuning under Process Variation and Aging-Induced Effects.", "DBLP authors": ["Semeen Rehman", "Florian Kriebel", "Duo Sun", "Muhammad Shafique", "J\u00f6rg Henkel"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593127", "OA papers": [{"PaperId": "https://openalex.org/W2036656837", "PaperTitle": "dTune", "Year": 2014, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"Karlsruhe Institute of Technology": 5.0}, "Authors": ["Semeen Rehman", "Florian Kriebel", "Duo Sun", "Muhammad Shafique", "Jorg Henkel"]}]}, {"DBLP title": "User-Centric Energy-Efficient Scheduling on Multi-Core Mobile Devices.", "DBLP authors": ["Po-Hsien Tseng", "Pi-Cheng Hsiu", "Chin-Chiang Pan", "Tei-Wei Kuo"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593239", "OA papers": [{"PaperId": "https://openalex.org/W2103490867", "PaperTitle": "User-Centric Energy-Efficient Scheduling on Multi-Core Mobile Devices", "Year": 2014, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"National Taiwan University": 2.0, "Research Center for Information Technology Innovation, Academia Sinica": 0.5, "Institute of Information Science, Academia Sinica": 0.5, "Center for Information Technology": 1.0}, "Authors": ["Po-Hsien Tseng", "Pi-Cheng Hsiu", "Chin-Chiang Pan", "Tei-Wei Kuo"]}]}, {"DBLP title": "Sufficient Temporal Independence and Improved Interrupt Latencies in a Real-Time Hypervisor.", "DBLP authors": ["Matthias Beckert", "Moritz Neukirchner", "Rolf Ernst", "Stefan M. Petters"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593222", "OA papers": [{"PaperId": "https://openalex.org/W2124566326", "PaperTitle": "Sufficient Temporal Independence and Improved Interrupt Latencies in a Real-Time Hypervisor", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Technische Universit\u00e4t Braunschweig": 3.0, "Polytechnic Institute of Porto": 1.0}, "Authors": ["Matthias Beckert", "Moritz Neukirchner", "Rolf Ernst", "Stefan M. Petters"]}]}, {"DBLP title": "Low-cost On-Chip Structures for Combating Die and IC Recycling.", "DBLP authors": ["Ujjwal Guin", "Xuehui Zhang", "Domenic Forte", "Mohammad Tehranipoor"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593157", "OA papers": [{"PaperId": "https://openalex.org/W2158902938", "PaperTitle": "Low-cost On-Chip Structures for Combating Die and IC Recycling", "Year": 2014, "CitationCount": 53, "EstimatedCitation": 53, "Affiliations": {"University of Connecticut": 4.0}, "Authors": ["Ujjwal Guin", "Xuehui Zhang", "Domenic Forte", "Mohammad Tehranipoor"]}]}, {"DBLP title": "CACI: Dynamic Current Analysis Towards Robust Recycled Chip Identification.", "DBLP authors": ["Yu Zheng", "Abhishek Basak", "Swarup Bhunia"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593102", "OA papers": [{"PaperId": "https://openalex.org/W2112787602", "PaperTitle": "CACI", "Year": 2014, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Case Western Reserve University": 3.0}, "Authors": ["Yu Zheng", "Abhishek Basak", "Swarup Bhunia"]}]}, {"DBLP title": "A Highly Flexible Ring Oscillator PUF.", "DBLP authors": ["Mingze Gao", "Khai Lai", "Gang Qu"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593072", "OA papers": [{"PaperId": "https://openalex.org/W2128735154", "PaperTitle": "A Highly Flexible Ring Oscillator PUF", "Year": 2014, "CitationCount": 77, "EstimatedCitation": 77, "Affiliations": {"University of Maryland, College Park": 3.0}, "Authors": ["Mingze Gao", "Khai Lai", "Gang Qu"]}]}, {"DBLP title": "Reverse Engineering and Prevention Techniques for Physical Unclonable Functions Using Side Channels.", "DBLP authors": ["Sheng Wei", "James B. Wendt", "Ani Nahapetian", "Miodrag Potkonjak"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593204", "OA papers": [{"PaperId": "https://openalex.org/W2126602129", "PaperTitle": "Reverse Engineering and Prevention Techniques for Physical Unclonable Functions Using Side Channels", "Year": 2014, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"University of California, Los Angeles": 3.5, "California State University, Northridge": 0.5}, "Authors": ["Qingyi Wei", "James B. Wendt", "Ani Nahapetian", "Miodrag Potkonjak"]}]}, {"DBLP title": "An Automobile Detection Algorithm Development for Automated Emergency Braking System.", "DBLP authors": ["Likun Xia", "Tran Duc Chung", "Khairil Anwar Abu Kassim"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593083", "OA papers": [{"PaperId": "https://openalex.org/W2040677184", "PaperTitle": "An Automobile Detection Algorithm Development for Automated Emergency Braking System", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Universiti Teknologi Petronas": 2.0, "Malaysian Institute of Road Safety Research Selangor, Malaysia": 1.0}, "Authors": ["Likun Xia", "Tran Duc Chung", "Khairil Anwar Abu Kassim"]}]}, {"DBLP title": "A Cost Efficient Online Algorithm for Automotive Idling Reduction.", "DBLP authors": ["Chuansheng Dong", "Haibo Zeng", "Minghua Chen"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593070", "OA papers": [{"PaperId": "https://openalex.org/W2166825200", "PaperTitle": "A Cost Efficient Online Algorithm for Automotive Idling Reduction", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"McGill University": 2.0, "Chinese University of Hong Kong": 1.0}, "Authors": ["Chuansheng Dong", "Haibo Zeng", "Minghua Chen"]}]}, {"DBLP title": "Scalable Co-Simulation of Functional Models With Accurate Event Exchange.", "DBLP authors": ["Asim Munawar", "Shuichi Shimizu"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593210", "OA papers": [{"PaperId": "https://openalex.org/W2154361799", "PaperTitle": "Scalable Co-Simulation of Functional Models With Accurate Event Exchange", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"IBM Research - Tokyo": 2.0}, "Authors": ["Asim Munawar", "Shuichi Shimizu"]}]}, {"DBLP title": "Design and Implementation of a Dynamic Component Model for Federated AUTOSAR Systems.", "DBLP authors": ["Ze Ni", "Avenir Kobetski", "Jakob Axelsson"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593121", "OA papers": [{"PaperId": "https://openalex.org/W2094757424", "PaperTitle": "Design and Implementation of a Dynamic Component Model for Federated AUTOSAR Systems", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Software (Spain)": 3.0}, "Authors": ["Ze Ni", "Avenir Kobetski", "Jakob Axelsson"]}]}, {"DBLP title": "Automated Specification and Verification of Functional Safety in Heavy-Vehicles: the VeriSpec Approach.", "DBLP authors": ["Guillermo Rodr\u00edguez-Navas", "Cristina Cerschi Seceleanu", "Hans Hansson", "Mattias Nyberg", "Oscar Ljungkrantz", "Henrik L\u00f6nn"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2602972", "OA papers": [{"PaperId": "https://openalex.org/W2074746165", "PaperTitle": "Automated Specification and Verification of Functional Safety in Heavy-Vehicles", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"M\u00e4lardalen University": 2.5, "Scania (Sweden)": 1.5, "Volvo (Sweden)": 2.0}, "Authors": ["Guillermo Rodriguez-Navas", "Cristina Seceleanu", "Hans Hansson", "Mattias Nyberg", "Oscar Ljungkrantz", "Henrik L\u00f6nn"]}]}, {"DBLP title": "Advanced Diagnosis: SBST and BIST Integration in Automotive E/E Architectures.", "DBLP authors": ["Felix Reimann", "Michael Gla\u00df", "J\u00fcrgen Teich", "Alejandro Cook", "Laura Rodr\u00edguez G\u00f3mez", "Dominik Ull", "Hans-Joachim Wunderlich", "Piet Engelke", "Ulrich Abelein"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2602971", "OA papers": [{"PaperId": "https://openalex.org/W2010119725", "PaperTitle": "Advanced Diagnosis", "Year": 2014, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of Erlangen-Nuremberg": 3.0, "University of Stuttgart": 4.0, "Infineon Technologies (Germany)": 1.0, "AUDI AG, Ingolstadt, Germany;": 1.0}, "Authors": ["Felix Reimann", "Michael Gla\u00df", "J\u00fcrgen Teich", "Alejandro Cook", "Laura E. G\u00f3mez", "Dominik Ull", "Hans-Joachim Wunderlich", "P. Engelke", "U. Abelein"]}]}, {"DBLP title": "ApproxIt: An Approximate Computing Framework for Iterative Methods.", "DBLP authors": ["Qian Zhang", "Feng Yuan", "Rong Ye", "Qiang Xu"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593092", "OA papers": [{"PaperId": "https://openalex.org/W2169505706", "PaperTitle": "ApproxIt", "Year": 2014, "CitationCount": 49, "EstimatedCitation": 49, "Affiliations": {"Chinese University of Hong Kong": 4.0}, "Authors": ["Qian Zhang", "Feng Yuan", "Rong Ye", "Qiang Xu"]}]}, {"DBLP title": "Critical Path Monitor Enabled Dynamic Voltage Scaling for Graceful Degradation in Sub-Threshold Designs.", "DBLP authors": ["Yu-Guang Chen", "Tao Wang", "Kuan-Yu Lai", "Wan-Yu Wen", "Yiyu Shi", "Shih-Chieh Chang"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593115", "OA papers": [{"PaperId": "https://openalex.org/W1963902051", "PaperTitle": "Critical Path Monitor Enabled Dynamic Voltage Scaling for Graceful Degradation in Sub-Threshold Designs", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"National Tsing Hua University": 4.0, "Missouri University of Science and Technology": 2.0}, "Authors": ["Yuguang Chen", "Tao Wang", "Kuan-Yu Lai", "Wanyu Wen", "Yiyu Shi", "Shih-Chieh Chang"]}]}, {"DBLP title": "Low Power GPGPU Computation with Imprecise Hardware.", "DBLP authors": ["Hang Zhang", "Mateja Putic", "John C. Lach"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593156", "OA papers": [{"PaperId": "https://openalex.org/W2131028454", "PaperTitle": "Low Power GPGPU Computation with Imprecise Hardware", "Year": 2014, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of Virginia": 3.0}, "Authors": ["Hang Zhang", "Mateja Putic", "John Lach"]}]}, {"DBLP title": "Power / Capacity Scaling: Energy Savings With Simple Fault-Tolerant Caches.", "DBLP authors": ["Mark Gottscho", "Abbas BanaiyanMofrad", "Nikil D. Dutt", "Alex Nicolau", "Puneet Gupta"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593184", "OA papers": [{"PaperId": "https://openalex.org/W2134119442", "PaperTitle": "Power / Capacity Scaling", "Year": 2014, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"UCLA Health": 2.0, "UC Irvine Health": 3.0}, "Authors": ["Mark Gottscho", "Abbas BanaiyanMofrad", "Nikil Dutt", "Alexandru Nicolau", "Puneet Gupta"]}]}, {"DBLP title": "SHiFA: System-Level Hierarchy in Run-Time Fault-Aware Management of Many-Core Systems.", "DBLP authors": ["Mohammad Fattah", "Maurizio Palesi", "Pasi Liljeberg", "Juha Plosila", "Hannu Tenhunen"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593214", "OA papers": [{"PaperId": "https://openalex.org/W2146040860", "PaperTitle": "SHiFA", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Turku": 4.0, "Universit\u00e0 degli Studi di Enna Kore": 1.0}, "Authors": ["Sheik Mohammad Mostakim Fattah", "Maurizio Palesi", "Pasi Liljeberg", "Juha Plosila", "Hannu Tenhunen"]}]}, {"DBLP title": "Fault-tolerant Routing for On-chip Network Without Using Virtual Channels.", "DBLP authors": ["Pengju Ren", "Qingxin Meng", "Xiaowei Ren", "Nanning Zheng"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593141", "OA papers": [{"PaperId": "https://openalex.org/W2160952650", "PaperTitle": "Fault-tolerant Routing for On-chip Network Without Using Virtual Channels", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Xi'an Jiaotong University": 4.0}, "Authors": ["Pengju Ren", "Qingxin Meng", "Xiaowei Ren", "Nanning Zheng"]}]}, {"DBLP title": "VIX: Virtual Input Crossbar for Efficient Switch Allocation.", "DBLP authors": ["Supriya Rao", "Supreet Jeloka", "Reetuparna Das", "David T. Blaauw", "Ronald G. Dreslinski", "Trevor N. Mudge"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593242", "OA papers": [{"PaperId": "https://openalex.org/W2129978977", "PaperTitle": "VIX", "Year": 2014, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"University of Michigan\u2013Ann Arbor": 6.0}, "Authors": ["Supriya Rao", "Supreet Jeloka", "Reetuparna Das", "David Blaauw", "Ronald G. Dreslinski", "Trevor Mudge"]}]}, {"DBLP title": "Disease Diagnosis-on-a-Chip: Large Scale Networks-on-Chip based Multicore Platform for Protein Folding Analysis.", "DBLP authors": ["Yuankun Xue", "Zhiliang Qian", "Paul Bogdan", "Fan Ye", "Chi-Ying Tsui"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593126", "OA papers": [{"PaperId": "https://openalex.org/W2149315251", "PaperTitle": "Disease Diagnosis-on-a-Chip", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Fudan University": 2.0, "Hong Kong University of Science and Technology": 2.0, "University of Southern California": 1.0}, "Authors": ["Yuankun Xue", "Zhiliang Qian", "Paul Bogdan", "Fan Ye", "Chi-Ying Tsui"]}]}, {"DBLP title": "CAP: Communication Aware Programming.", "DBLP authors": ["Jan Heisswolf", "Aurang Zaib", "Andreas Zwinkau", "Sebastian Kobbe", "Andreas Weichslgartner", "J\u00fcrgen Teich", "J\u00f6rg Henkel", "Gregor Snelting", "Andreas Herkersdorf", "J\u00fcrgen Becker"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593103", "OA papers": [{"PaperId": "https://openalex.org/W2104917160", "PaperTitle": "CAP", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Karlsruhe Institute of Technology": 6.0, "Technical University of Munich": 2.0, "University of Erlangen-Nuremberg": 2.0}, "Authors": ["Jan Heisswolf", "Aurang Zaib", "Andreas Zwinkau", "Sebastian Kobbe", "Andreas Weichslgartner", "J\u00fcrgen Teich", "Jorg Henkel", "Gregor Snelting", "Andreas Herkersdorf", "J\u00fcrgen C. Becker"]}]}, {"DBLP title": "Write Mode Aware Loop Tiling for High Performance Low Power Volatile PCM.", "DBLP authors": ["Keni Qiu", "Qing'an Li", "Chun Jason Xue"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593244", "OA papers": [{"PaperId": "https://openalex.org/W2148322274", "PaperTitle": "Write Mode Aware Loop Tiling for High Performance Low Power Volatile PCM", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"City University of Hong Kong": 3.0}, "Authors": ["Keni Qiu", "Qingan Li", "Chun Jason Xue"]}]}, {"DBLP title": "Branch-Aware Loop Mapping on CGRAs.", "DBLP authors": ["Mahdi Hamzeh", "Aviral Shrivastava", "Sarma B. K. Vrudhula"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593100", "OA papers": [{"PaperId": "https://openalex.org/W2107834734", "PaperTitle": "Branch-Aware Loop Mapping on CGRAs", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Arizona State University": 1.5, "Decision Systems (United States)": 1.5}, "Authors": ["Mahdi Hamzeh", "Aviral Shrivastava", "Sarma Vrudhula"]}]}, {"DBLP title": "Reduction Operator for Wide-SIMDs Reconsidered.", "DBLP authors": ["Luc Waeijen", "Dongrui She", "Henk Corporaal", "Yifan He"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593198", "OA papers": [{"PaperId": "https://openalex.org/W2155115403", "PaperTitle": "Reduction Operator for Wide-SIMDs Reconsidered", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Eindhoven University of Technology": 3.5, "Recore Systems (Netherlands)": 0.5}, "Authors": ["Luc Waeijen", "Dongrui She", "Henk Corporaal", "Yifan He"]}]}, {"DBLP title": "PUFatt: Embedded Platform Attestation Based on Novel Processor-Based PUFs.", "DBLP authors": ["Joonho Kong", "Farinaz Koushanfar", "Praveen Kumar Pendyala", "Ahmad-Reza Sadeghi", "Christian Wachsmann"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593192", "OA papers": [{"PaperId": "https://openalex.org/W2157549033", "PaperTitle": "PUFatt", "Year": 2014, "CitationCount": 59, "EstimatedCitation": 59, "Affiliations": {"Rice University": 2.0, "Indian Institute of Technology Bombay": 1.0, "Technical University of Darmstadt": 1.3333333333333333, "Fraunhofer Institute for Secure Information Technology": 0.3333333333333333, "Intel (Germany)": 0.3333333333333333}, "Authors": ["Joonho Kong", "Farinaz Koushanfar", "Praveen Kumar Pendyala", "Ahmad-Reza Sadeghi", "Christian Wachsmann"]}]}, {"DBLP title": "Beyond ECDSA and RSA: Lattice-based Digital Signatures on Constrained Devices.", "DBLP authors": ["Tobias Oder", "Thomas P\u00f6ppelmann", "Tim G\u00fcneysu"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593098", "OA papers": [{"PaperId": "https://openalex.org/W2123316699", "PaperTitle": "Beyond ECDSA and RSA", "Year": 2014, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"Ruhr University Bochum": 3.0}, "Authors": ["Tobias Oder", "Thomas P\u00f6ppelmann", "Tim G\u00fcneysu"]}]}, {"DBLP title": "Software Only, Extremely Compact, Keccak-based Secure PRNG on ARM Cortex-M.", "DBLP authors": ["Anthony Van Herrewege", "Ingrid Verbauwhede"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593218", "OA papers": [{"PaperId": "https://openalex.org/W2105505256", "PaperTitle": "Software Only, Extremely Compact, Keccak-based Secure PRNG on ARM Cortex-M", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"iMinds": 1.0, "KU Leuven": 1.0}, "Authors": ["Anthony Van Herrewege", "Ingrid Verbauwhede"]}]}, {"DBLP title": "Ultra Low-Power implementation of ECC on the ARM Cortex-M0+.", "DBLP authors": ["Ruan de Clercq", "Leif Uhsadel", "Anthony Van Herrewege", "Ingrid Verbauwhede"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593238", "OA papers": [{"PaperId": "https://openalex.org/W2101820660", "PaperTitle": "Ultra Low-Power implementation of ECC on the ARM Cortex-M0+", "Year": 2014, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"iMinds": 2.0, "KU Leuven": 2.0}, "Authors": ["Ruan de Clercq", "Leif Uhsadel", "Anthony Van Herrewege", "Ingrid Verbauwhede"]}]}, {"DBLP title": "Safety Evaluation of Automotive Electronics Using Virtual Prototypes: State of the Art and Research Challenges.", "DBLP authors": ["Jan-Hendrik Oetjens", "Nico Bannow", "Markus Becker", "Oliver Bringmann", "Andreas Burger", "Moomen Chaari", "Samarjit Chakraborty", "Rolf Drechsler", "Wolfgang Ecker", "Kim Gr\u00fcttner", "Thomas Kruse", "Christoph Kuznik", "Hoang Minh Le", "Andreas Mauderer", "Wolfgang M\u00fcller", "Daniel M\u00fcller-Gritschneder", "Frank Poppen", "Hendrik Post", "Sebastian Reiter", "Wolfgang Rosenstiel", "S. Roth", "Ulf Schlichtmann", "Andreas von Schwerin", "Bogdan-Andrei Tabacaru", "Alexander Viehl"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2602976", "OA papers": [{"PaperId": "https://openalex.org/W2098280085", "PaperTitle": "Safety Evaluation of Automotive Electronics Using Virtual Prototypes", "Year": 2014, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"Robert Bosch (Taiwan)": 5.0, "Paderborn University": 3.0, "Research Center for Information Technology": 5.0, "Infineon Technologies (Canada)": 4.0, "Technical University of Munich": 3.0, "University of Bremen": 2.0, "Oldenburger Institut f\u00fcr Informatik": 2.0, "Siemens (Germany)": 1.0}, "Authors": ["Jan-Hendrik Oetjens", "Nico Bannow", "Maurice Becker", "Oliver Bringmann", "Arnold Burger", "M. Chaari", "Sudip Chakraborty", "Rolf Drechsler", "Werner Ecker", "Kim Gr\u00fcttner", "Th. Kruse", "Christoph Kuznik", "H. H. Le", "Andreas Mauderer", "W. E. G. M\u00fcller", "Daniel Muller-Gritschneder", "Frank Poppen", "Heiner Post", "S. Reiter", "Wolfgang Rosenstiel", "S. Roth", "Ulf Schlichtmann", "A. von Schwerin", "Bogdan-Andrei Tabacaru", "Alexander Viehl"]}]}, {"DBLP title": "Steep Slope Devices: Enabling New Architectural Paradigms.", "DBLP authors": ["Karthik Swaminathan", "Huichu Liu", "Xueqing Li", "Moon Seok Kim", "Jack Sampson", "Vijaykrishnan Narayanan"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2596690", "OA papers": [{"PaperId": "https://openalex.org/W2135522842", "PaperTitle": "Steep Slope Devices", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"School of Electrical Engineering and Computer Science": 2.0}, "Authors": ["Karthik Swaminathan", "Hongyu Liu", "Xueqing Li", "Moon S. Kim", "Jack Sampson", "Vijaykrishnan Narayanan"]}]}, {"DBLP title": "Approximate property checking of mixed-signal circuits.", "DBLP authors": ["Parijat Mukherjee", "Chirayu S. Amin", "Peng Li"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593091", "OA papers": [{"PaperId": "https://openalex.org/W2112323457", "PaperTitle": "Approximate property checking of mixed-signal circuits", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Texas A&M University": 2.0, "Intel (United States)": 1.0}, "Authors": ["Parijat Mukherjee", "Chirayu Amin", "Peng Li"]}]}, {"DBLP title": "A Rigorous Graphical Technique for Predicting Sub-harmonic Injection Locking in LC Oscillators.", "DBLP authors": ["Palak Bhushan"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593076", "OA papers": [{"PaperId": "https://openalex.org/W1965976530", "PaperTitle": "A Rigorous Graphical Technique for Predicting Sub-harmonic Injection Locking in LC Oscillators", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, Berkeley": 1.0}, "Authors": ["Palak Bhushan"]}]}, {"DBLP title": "An Efficient Two-level DC Operating Points Finder for Transistor Circuits.", "DBLP authors": ["Jian Deng", "Kim Batselier", "Yang Zhang", "Ngai Wong"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593087", "OA papers": [{"PaperId": "https://openalex.org/W1995834577", "PaperTitle": "An Efficient Two-level DC Operating Points Finder for Transistor Circuits", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Department of Electrical and Electronic Engineering The University of Hong Kong": 4.0}, "Authors": ["Jian Deng", "Kim Batselier", "Yang Zhang", "Ngai Wong"]}]}, {"DBLP title": "A Time-Unrolling Method to Compute Sensitivity of Dynamic Systems.", "DBLP authors": ["Frank Liu", "Peter Feldmann"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593080", "OA papers": [{"PaperId": "https://openalex.org/W2115894581", "PaperTitle": "A Time-Unrolling Method to Compute Sensitivity of Dynamic Systems", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"IBM Research - Austin": 1.0, "D. E. Shaw Research": 1.0}, "Authors": ["Frank Liu", "Peter Feldmann"]}]}, {"DBLP title": "Selective Inversion of Inductance Matrix for Large-Scale Sparse RLC Simulation.", "DBLP authors": ["Ifigeneia Apostolopoulou", "Konstantis Daloukas", "Nestor E. Evmorfopoulos", "George I. Stamoulis"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593213", "OA papers": [{"PaperId": "https://openalex.org/W2103718122", "PaperTitle": "Selective Inversion of Inductance Matrix for Large-Scale Sparse RLC Simulation", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Thessaly": 4.0}, "Authors": ["Ifigeneia Apostolopoulou", "Konstantis Daloukas", "Nestor Evmorfopoulos", "George D. Stamoulis"]}]}, {"DBLP title": "Probabilistic Bug Localization via Statistical Inference based on Partially Observed Data.", "DBLP authors": ["Sangho Youn", "Chenjie Gu", "Jaeha Kim"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593190", "OA papers": [{"PaperId": "https://openalex.org/W2109010406", "PaperTitle": "Probabilistic Bug Localization via Statistical Inference based on Partially Observed Data", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Seoul National University": 2.0, "Intel Strategic CAD Lab": 1.0}, "Authors": ["Sangho Youn", "Chenjie Gu", "Jaeha Kim"]}]}, {"DBLP title": "ePlace: Electrostatics Based Placement Using Nesterov's Method.", "DBLP authors": ["Jingwei Lu", "Pengwen Chen", "Chin-Chih Chang", "Lu Sha", "Dennis J.-H. Huang", "Chin-Chi Teng", "Chung-Kuan Cheng"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593133", "OA papers": [{"PaperId": "https://openalex.org/W2108873814", "PaperTitle": "ePlace", "Year": 2014, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"University of California, San Diego": 2.0, "Department of Applied Mathematics  National Chung Hsing University": 1.0, "Cadence Design Systems (United States)": 4.0}, "Authors": ["Jingwei Lu", "Pengwen Chen", "Chin-Chih Chang", "Lu Sha", "Dennis S. Huang", "Chin-Chi Teng", "Chung-Kuan Cheng"]}]}, {"DBLP title": "Density-aware Detailed Placement with Instant Legalization.", "DBLP authors": ["Sergiy Popovych", "Hung-Hao Lai", "Chieh-Min Wang", "Yih-Lang Li", "Wen-Hao Liu", "Ting-Chi Wang"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593120", "OA papers": [{"PaperId": "https://openalex.org/W2075321943", "PaperTitle": "Density-aware Detailed Placement with Instant Legalization", "Year": 2014, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"National Yang Ming Chiao Tung University": 4.0, "National Tsing Hua University": 2.0}, "Authors": ["Sergiy Popovych", "Hung-Hao Lai", "Chieh-Min Wang", "Yih-Lang Li", "Wen-Hao Liu", "Ting-Chi Wang"]}]}, {"DBLP title": "POLAR 2.0: An Effective Routability-Driven Placer.", "DBLP authors": ["Tao Lin", "Chris Chu"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593181", "OA papers": [{"PaperId": "https://openalex.org/W2119354760", "PaperTitle": "POLAR 2.0", "Year": 2014, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Iowa State University": 2.0}, "Authors": ["Tao Lin", "Chris Chu"]}]}, {"DBLP title": "Routability-Driven Blockage-Aware Macro Placement.", "DBLP authors": ["Yi-Fang Chen", "Chau-Chin Huang", "Chien-Hsiung Chiou", "Yao-Wen Chang", "Chang-Jen Wang"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593206", "OA papers": [{"PaperId": "https://openalex.org/W2055907840", "PaperTitle": "Routability-Driven Blockage-Aware Macro Placement", "Year": 2014, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"National Taiwan University": 4.0, "Genesys Logic Inc., New Taipei City 231, Taiwan": 1.0}, "Authors": ["Yifang Chen", "Chau-Chin Huang", "Chien-Hsiung Chiou", "Yao-Wen Chang", "Chang-Jen Wang"]}]}, {"DBLP title": "Row Based Dual-VDD Island Generation and Placement.", "DBLP authors": ["Hua Xiang", "Haifeng Qian", "Ching Zhou", "Yu-Shiang Lin", "Fanchieh Yee", "Andrew Sullivan", "Pong-Fei Lu"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593207", "OA papers": [{"PaperId": "https://openalex.org/W2115591289", "PaperTitle": "Row Based Dual-VDD Island Generation and Placement", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 7.0}, "Authors": ["Hua Xiang", "Haifeng Qian", "Ching Zhou", "Yu-Shiang Lin", "Fanchieh Yee", "Andrew L. Sullivan", "Pong-Fei Lu"]}]}, {"DBLP title": "Walking Pads: Managing C4 Placement for Transient Voltage Noise Minimization.", "DBLP authors": ["Ke Wang", "Brett H. Meyer", "Runjie Zhang", "Mircea R. Stan", "Kevin Skadron"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593243", "OA papers": [{"PaperId": "https://openalex.org/W2101229326", "PaperTitle": "Walking Pads", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Virginia": 4.0, "McGill University": 1.0}, "Authors": ["Ke Wang", "Brett C. Meyer", "Runjie Zhang", "Mircea R. Stan", "Kevin Skadron"]}]}, {"DBLP title": "Symbolic Analysis of Dataflow Applications Mapped onto Shared Heterogeneous Resources.", "DBLP authors": ["Firew Siyoum", "Marc Geilen", "Henk Corporaal"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593223", "OA papers": [{"PaperId": "https://openalex.org/W2169709975", "PaperTitle": "Symbolic Analysis of Dataflow Applications Mapped onto Shared Heterogeneous Resources", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Eindhoven University of Technology": 3.0}, "Authors": ["Firew Siyoum", "Marc Geilen", "Henk Corporaal"]}]}, {"DBLP title": "A Design Methodology for Compositional High-Level Synthesis of Communication-Centric SoCs.", "DBLP authors": ["Giuseppe Di Guglielmo", "Christian Pilato", "Luca P. Carloni"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593071", "OA papers": [{"PaperId": "https://openalex.org/W2145600257", "PaperTitle": "A Design Methodology for Compositional High-Level Synthesis of Communication-Centric SoCs", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Columbia University": 3.0}, "Authors": ["Giuseppe Di Guglielmo", "Christian Pilato", "Luca P. Carloni"]}]}, {"DBLP title": "DAPs: Dynamic Adjustment and Partial Sampling for Multithreaded/Multicore Simulation.", "DBLP authors": ["Chien-Chih Chen", "Yin-Chi Peng", "Cheng-Fen Chen", "Wei-Shan Wu", "Qinghao Min", "Pen-Chung Yew", "Weihua Zhang", "Tien-Fu Chen"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593116", "OA papers": [{"PaperId": "https://openalex.org/W2131394601", "PaperTitle": "DAPs", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Yang Ming Chiao Tung University": 5.0, "Institute for Parallel Processing": 1.0, "Fudan University": 1.0, "University of Minnesota": 1.0}, "Authors": ["Chien Chih Chen", "Yin-Chi Peng", "Cheng-Fen Chen", "Wei-Shan Wu", "Qinghao Min", "Pen-Chung Yew", "Weihua Zhang", "Tien-Fu Chen"]}]}, {"DBLP title": "Area-Efficient Event Stream Ordering for Runtime Observability of Embedded Systems.", "DBLP authors": ["Jong Chul Lee", "Roman Lysecky"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593093", "OA papers": [{"PaperId": "https://openalex.org/W2147778809", "PaperTitle": "Area-Efficient Event Stream Ordering for Runtime Observability of Embedded Systems", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Arizona": 2.0}, "Authors": ["Jong-Ho Lee", "Roman Lysecky"]}]}, {"DBLP title": "On the Scheduling of Fault-Tolerant Mixed-Criticality Systems.", "DBLP authors": ["Pengcheng Huang", "Hoeseok Yang", "Lothar Thiele"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593169", "OA papers": [{"PaperId": "https://openalex.org/W2125873236", "PaperTitle": "On the Scheduling of Fault-Tolerant Mixed-Criticality Systems", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"ETH Zurich": 3.0}, "Authors": ["Pengcheng Huang", "Hoeseok Yang", "Lothar Thiele"]}]}, {"DBLP title": "An Approximate Computing Technique for Reducing the Complexity of a Direct-Solver for Sparse Linear Systems in Real-Time Video Processing.", "DBLP authors": ["Michael Schaffner", "Frank K. G\u00fcrkaynak", "Aljoscha Smolic", "Hubert Kaeslin", "Luca Benini"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593082", "OA papers": [{"PaperId": "https://openalex.org/W2080871864", "PaperTitle": "An Approximate Computing Technique for Reducing the Complexity of a Direct-Solver for Sparse Linear Systems in Real-Time Video Processing", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"ETH Zurich": 4.0, "Walt Disney (Switzerland)": 1.0}, "Authors": ["Michael Schaffner", "Frank K. Gurkaynak", "Aljosa Smolic", "Hubert Kaeslin", "Luca Benini"]}]}, {"DBLP title": "Hardware-Assisted Fine-Grained Control-Flow Integrity: Towards Efficient Protection of Embedded Systems Against Software Exploitation.", "DBLP authors": ["Lucas Davi", "Patrick Koeberl", "Ahmad-Reza Sadeghi"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2596656", "OA papers": [{"PaperId": "https://openalex.org/W2128171167", "PaperTitle": "Hardware-Assisted Fine-Grained Control-Flow Integrity", "Year": 2014, "CitationCount": 68, "EstimatedCitation": 68, "Affiliations": {"Intel (United States)": 1.5, "Technical University of Darmstadt": 1.5}, "Authors": ["Lucas Davi", "Patrick Koeberl", "Ahmad-Reza Sadeghi"]}]}, {"DBLP title": "Using a High-Level Test Generation Expert System for Testing In-Car Networks.", "DBLP authors": ["Allon Adir", "Alex Goryachev", "Lev Greenberg", "Tamer Salman"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2602978", "OA papers": [{"PaperId": "https://openalex.org/W2107162270", "PaperTitle": "Using a High-Level Test Generation Expert System for Testing In-Car Networks", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"IBM Research - Haifa": 4.0}, "Authors": ["Allon Adir", "Alex Goryachev", "Lev Greenberg", "Tamer Salman"]}]}, {"DBLP title": "Statistical Battery Models and Variation-Aware Battery Management.", "DBLP authors": ["Donghwa Shin", "Enrico Macii", "Massimo Poncino"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2596689", "OA papers": [{"PaperId": "https://openalex.org/W2115912744", "PaperTitle": "Statistical Battery Models and Variation-Aware Battery Management", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Yeungnam University": 1.0, "Polytechnic University of Turin": 2.0}, "Authors": ["Donghwa Shin", "Enrico Macii", "Massimo Poncino"]}]}, {"DBLP title": "Battery Management and Application for Energy-Efficient Buildings.", "DBLP authors": ["Tianshu Wei", "Taeyoung Kim", "Sangyoung Park", "Qi Zhu", "Sheldon X.-D. Tan", "Naehyuck Chang", "Sadrul Ula", "Mehdi Maasoumy"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2596670", "OA papers": [{"PaperId": "https://openalex.org/W2108044018", "PaperTitle": "Battery Management and Application for Energy-Efficient Buildings", "Year": 2014, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"University of California, Riverside": 5.0, "Seoul National University": 2.0, "C3 Energy": 1.0}, "Authors": ["Tianshu Wei", "TaeYoung Kim", "Sang Young Park", "Qi Zhu", "Sheldon X.-D. Tan", "Naehyuck Chang", "Sadrul Ula", "Mehdi Maasoumy"]}]}, {"DBLP title": "System-Level Floorplan-Aware Analysis of Integrated CPU-GPUs.", "DBLP authors": ["Vivek S. Nandakumar", "Malgorzata Marek-Sadowska"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593225", "OA papers": [{"PaperId": "https://openalex.org/W1991246129", "PaperTitle": "System-Level Floorplan-Aware Analysis of Integrated CPU-GPUs", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, Santa Barbara": 2.0}, "Authors": ["Vivek Nandakumar", "Malgorzata Marek-Sadowska"]}]}, {"DBLP title": "Hardware-in-the-loop Simulation for CPU/GPU Heterogeneous Platforms.", "DBLP authors": ["Youngsub Ko", "Taeyoung Kim", "Youngmin Yi", "Myungsun Kim", "Soonhoi Ha"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593149", "OA papers": [{"PaperId": "https://openalex.org/W2015218403", "PaperTitle": "Hardware-in-the-loop Simulation for CPU/GPU Heterogeneous Platforms", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"school of Electrical Engineering and Computer Science, Seoul National University, Seoul, Korea": 3.0, "University of Seoul": 1.0, "Samsung (South Korea)": 1.0}, "Authors": ["Youngsub Ko", "TaeYoung Kim", "Youngmin Yi", "Myungsun Kim", "Soonhoi Ha"]}]}, {"DBLP title": "Dynamic Power Management of Off-Chip Links for Hybrid Memory Cubes.", "DBLP authors": ["Junwhan Ahn", "Sungjoo Yoo", "Kiyoung Choi"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593128", "OA papers": [{"PaperId": "https://openalex.org/W2119108200", "PaperTitle": "Dynamic Power Management of Off-Chip Links for Hybrid Memory Cubes", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Seoul National University": 2.0, "Pohang University of Science and Technology": 1.0}, "Authors": ["Junwhan Ahn", "Sungjoo Yoo", "Kiyoung Choi"]}]}, {"DBLP title": "A Swap-based Cache Set Index Scheme to Leverage both Superpage and Page Coloring Optimizations.", "DBLP authors": ["Zehan Cui", "Licheng Chen", "Yungang Bao", "Mingyu Chen"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593078", "OA papers": [{"PaperId": "https://openalex.org/W2118444844", "PaperTitle": "A Swap-based Cache Set Index Scheme to Leverage both Superpage and Page Coloring Optimizations", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Institute of Computing Technology": 3.0, "University of Chinese Academy of Sciences": 1.0}, "Authors": ["Zehan Cui", "Licheng Chen", "Yungang Bao", "Mingyu Chen"]}]}, {"DBLP title": "An Efficient Bi-criteria Flow Channel Routing Algorithm For Flow-based Microfluidic Biochips.", "DBLP authors": ["Chun-Xun Lin", "Chih-Hung Liu", "I-Che Chen", "D. T. Lee", "Tsung-Yi Ho"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593084", "OA papers": [{"PaperId": "https://openalex.org/W2168482356", "PaperTitle": "An Efficient Bi-criteria Flow Channel Routing Algorithm For Flow-based Microfluidic Biochips", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Research Center for Information Technology Innovation, Academia Sinica": 2.0, "Research Center for Information Technology Innovation, Academia Sinica, Taipei 115, Taiwan and University of Bonn, Institute of Computer Science I, D-53113 Bonn, Germany": 1.0, "Center for Information Technology": 1.0, "National Cheng Kung University": 1.0}, "Authors": ["Chun-Xun Lin", "Chih-Hung Liu", "I-Che Chen", "D. M. Lee", "Tsung-Yi Ho"]}]}, {"DBLP title": "Exact One-pass Synthesis of Digital Microfluidic Biochips.", "DBLP authors": ["Oliver Kesz\u00f6cze", "Robert Wille", "Tsung-Yi Ho", "Rolf Drechsler"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593135", "OA papers": [{"PaperId": "https://openalex.org/W2116725029", "PaperTitle": "Exact One-pass Synthesis of Digital Microfluidic Biochips", "Year": 2014, "CitationCount": 59, "EstimatedCitation": 59, "Affiliations": {"University of Bremen": 3.0, "National Cheng Kung University": 1.0}, "Authors": ["Oliver Keszocze", "Robert Wille", "Tsung-Yi Ho", "Rolf Drechsler"]}]}, {"DBLP title": "Practical Functional and Washing Droplet Routing for Cross-Contamination Avoidance in Digital Microfluidic Biochips.", "DBLP authors": ["Qin Wang", "Yiren Shen", "Hailong Yao", "Tsung-Yi Ho", "Yici Cai"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593189", "OA papers": [{"PaperId": "https://openalex.org/W2155143747", "PaperTitle": "Practical Functional and Washing Droplet Routing for Cross-Contamination Avoidance in Digital Microfluidic Biochips", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Tsinghua University": 3.5, "National Cheng Kung University": 1.5}, "Authors": ["Aiqin Wang", "Yiren Shen", "Hailong Yao", "Tsung-Yi Ho", "Yici Cai"]}]}, {"DBLP title": "Demand-Driven Mixture Preparation and Droplet Streaming using Digital Microfluidic Biochips.", "DBLP authors": ["Sudip Roy", "Srijan Kumar", "Partha Pratim Chakrabarti", "Bhargab B. Bhattacharya", "Krishnendu Chakrabarty"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593119", "OA papers": [{"PaperId": "https://openalex.org/W2133026100", "PaperTitle": "Demand-Driven Mixture Preparation and Droplet Streaming using Digital Microfluidic Biochips", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Indian Institute of Technology Kharagpur": 3.0, "Indian Statistical Institute": 1.0, "Duke University": 1.0}, "Authors": ["Sudip Roy", "Srijan Kumar", "Partha Chakrabarti", "Bhargab B. Bhattacharya", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "EC-Cache: Exploiting Error Locality to Optimize LDPC in NAND Flash-Based SSDs.", "DBLP authors": ["Ren-Shuo Liu", "Meng-Yen Chuang", "Chia-Lin Yang", "Cheng-Hsuan Li", "Kin-Chu Ho", "Hsiang-Pang Li"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593130", "OA papers": [{"PaperId": "https://openalex.org/W2100047076", "PaperTitle": "EC-Cache", "Year": 2014, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"National Taiwan University": 4.0, "Macronix International (Taiwan)": 2.0}, "Authors": ["Ren-Shuo Liu", "Meng-Yen Chuang", "Chia-Lin Yang", "Cheng-Hsuan Li", "Kin-Chu Ho", "Hsiang-Pang Li"]}]}, {"DBLP title": "Retention Trimming for Wear Reduction of Flash Memory Storage Systems.", "DBLP authors": ["Liang Shi", "Kaijie Wu", "Mengying Zhao", "Chun Jason Xue", "Edwin Hsing-Mean Sha"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593203", "OA papers": [{"PaperId": "https://openalex.org/W2124453774", "PaperTitle": "Retention Trimming for Wear Reduction of Flash Memory Storage Systems", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Chongqing University": 3.0, "City University of Hong Kong": 2.0}, "Authors": ["Liang Shi", "Kaijie Wu", "Mengying Zhao", "Chun Jason Xue", "Edwin H.-M. Sha"]}]}, {"DBLP title": "Space-Efficient Multiversion Index Scheme for PCM-based Embedded Database Systems.", "DBLP authors": ["Yuan-Hung Kuan", "Yuan-Hao Chang", "Po-Chun Huang", "Kam-yiu Lam"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593219", "OA papers": [{"PaperId": "https://openalex.org/W2141471975", "PaperTitle": "Space-Efficient Multiversion Index Scheme for PCM-based Embedded Database Systems", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Institute of Information Science, Academia Sinica": 2.0, "Yuan Ze University": 1.0, "City University of Hong Kong": 1.0}, "Authors": ["Yuan-Hung Kuan", "Yuan-Hao Chang", "Po-Chun Huang", "Kam-Yiu Lam"]}]}, {"DBLP title": "Deterministic Crash Recovery for NAND Flash Based Storage Systems.", "DBLP authors": ["Chi Zhang", "Yi Wang", "Tianzheng Wang", "Renhai Chen", "Duo Liu", "Zili Shao"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593124", "OA papers": [{"PaperId": "https://openalex.org/W2150834303", "PaperTitle": "Deterministic Crash Recovery for NAND Flash Based Storage Systems", "Year": 2014, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Hong Kong Polytechnic University": 4.0, "Dept. of Computer Sci. University of Toronto": 1.0, "Chongqing University": 1.0}, "Authors": ["Chi Zhang", "Yi Wang", "Tianzheng Wang", "Renhai Chen", "Duo Liu", "Zili Shao"]}]}, {"DBLP title": "Scalable Certification Framework for Behavioral Synthesis Front-End.", "DBLP authors": ["Zhenkun Yang", "Kecheng Hao", "Kai Cong", "Li Lei", "Sandip Ray", "Fei Xie"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593209", "OA papers": [{"PaperId": "https://openalex.org/W2133210559", "PaperTitle": "Scalable Certification Framework for Behavioral Synthesis Front-End", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Portland State University": 5.0, "Intel (United States)": 1.0}, "Authors": ["Zhen-kun Yang", "Kecheng Hao", "Kai Cong", "Li Lei", "Sandip Ray", "Fei Xie"]}]}, {"DBLP title": "Parallel Hierarchical Reachability Analysis for Analog Verification.", "DBLP authors": ["Honghuang Lin", "Peng Li"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593178", "OA papers": [{"PaperId": "https://openalex.org/W2110628643", "PaperTitle": "Parallel Hierarchical Reachability Analysis for Analog Verification", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Texas A&M University": 2.0}, "Authors": ["Honghuang Lin", "Peng Li"]}]}, {"DBLP title": "Automatic Verification of Floating Point Units.", "DBLP authors": ["Udo Krautz", "Viresh Paruthi", "Anand Arunagiri", "Sujeet Kumar", "Shweta Pujar", "Tina Babinsky"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593096", "OA papers": [{"PaperId": "https://openalex.org/W2104342284", "PaperTitle": "Automatic Verification of Floating Point Units", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"IBM (United States)": 5.0, "IBM Systems & Technology Group, Austin, TX#TAB#": 1.0}, "Authors": ["Udo Krautz", "Viresh Paruthi", "Anand B. Arunagiri", "Sujeet Kumar", "Shweta Pujar", "Tina Babinsky"]}]}, {"DBLP title": "Equivalence Verification of Large Galois Field Arithmetic Circuits using Word-Level Abstraction via Gr\u00f6bner Bases.", "DBLP authors": ["Tim Pruss", "Priyank Kalla", "Florian Enescu"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593134", "OA papers": [{"PaperId": "https://openalex.org/W2122796136", "PaperTitle": "Equivalence Verification of Large Galois Field Arithmetic Circuits using Word-Level Abstraction via Gr\u00f6bner Bases", "Year": 2014, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of Utah": 2.0, "Georgia State University": 1.0}, "Authors": ["Tim Pruss", "Priyank Kalla", "Florian Enescu"]}]}, {"DBLP title": "Circuit Camouflage Integration for Hardware IP Protection.", "DBLP authors": ["Ronald P. Cocchi", "James P. Baukus", "Lap Wai Chow", "Bryan J. Wang"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2602554", "OA papers": [{"PaperId": "https://openalex.org/W2112965713", "PaperTitle": "Circuit Camouflage Integration for Hardware IP Protection", "Year": 2014, "CitationCount": 89, "EstimatedCitation": 89, "Affiliations": {"SypherMedia International, Inc, 5455 Garden Grove Blvd, Suite 300 Westminster, CA 92683": 4.0}, "Authors": ["Ronald P. Cocchi", "J. P. Baukus", "Lap Wai Chow", "Bryan Wang"]}]}, {"DBLP title": "FPGA Security: From Features to Capabilities to Trusted Systems.", "DBLP authors": ["Steve Trimberger", "Jason Moore"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2602555", "OA papers": [{"PaperId": "https://openalex.org/W2044139457", "PaperTitle": "FPGA Security", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Xilinx (United States)": 2.0}, "Authors": ["Steve Trimberger", "Jason H. Moore"]}]}, {"DBLP title": "Hardware Trojan Detection through Golden Chip-Free Statistical Side-Channel Fingerprinting.", "DBLP authors": ["Yu Liu", "Ke Huang", "Yiorgos Makris"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593147", "OA papers": [{"PaperId": "https://openalex.org/W2101246871", "PaperTitle": "Hardware Trojan Detection through Golden Chip-Free Statistical Side-Channel Fingerprinting", "Year": 2014, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"The University of Texas at Dallas": 3.0}, "Authors": ["Yu Liu", "Ke Huang", "Yiorgos Makris"]}]}, {"DBLP title": "Detecting Reliability Attacks during Split Fabrication using Test-only BEOL Stack.", "DBLP authors": ["Kaushik Vaidyanathan", "Bishnu Prasad Das", "Larry T. Pileggi"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593123", "OA papers": [{"PaperId": "https://openalex.org/W2142135738", "PaperTitle": "Detecting Reliability Attacks during Split Fabrication using Test-only BEOL Stack", "Year": 2014, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"Carnegie Mellon University": 3.0}, "Authors": ["Kaushik Vaidyanathan", "Bishnu Prasad Das", "Larry Pileggi"]}]}, {"DBLP title": "High-Level Synthesis for Run-Time Hardware Trojan Detection and Recovery.", "DBLP authors": ["Xiaotong Cui", "Kun Ma", "Liang Shi", "Kaijie Wu"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593150", "OA papers": [{"PaperId": "https://openalex.org/W2115668016", "PaperTitle": "High-Level Synthesis for Run-Time Hardware Trojan Detection and Recovery", "Year": 2014, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Chongqing University": 3.0, "University of Illinois at Chicago": 1.0}, "Authors": ["Xiaotong Cui", "Kun Ma", "Liang Shi", "Kaijie Wu"]}]}, {"DBLP title": "Fort-NoCs: Mitigating the Threat of a Compromised NoC.", "DBLP authors": ["Dean Michael Ancajas", "Koushik Chakraborty", "Sanghamitra Roy"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593144", "OA papers": [{"PaperId": "https://openalex.org/W2085447084", "PaperTitle": "Fort-NoCs", "Year": 2014, "CitationCount": 71, "EstimatedCitation": 71, "Affiliations": {"Utah State University": 3.0}, "Authors": ["Dean Michael Ancajas", "Koushik Chakraborty", "Sanghamitra Roy"]}]}, {"DBLP title": "Data Mining In EDA - Basic Principles, Promises, and Constraints.", "DBLP authors": ["Li-C. Wang", "Magdy S. Abadir"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2596675", "OA papers": [{"PaperId": "https://openalex.org/W2105331066", "PaperTitle": "Data Mining In EDA - Basic Principles, Promises, and Constraints", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of California, Santa Barbara": 1.0, "Freescale semiconductor": 1.0}, "Authors": ["Li-C. Wang", "Magdy S. Abadir"]}]}, {"DBLP title": "NoC-Sprinting: Interconnect for Fine-Grained Sprinting in the Dark Silicon Era.", "DBLP authors": ["Jia Zhan", "Yuan Xie", "Guangyu Sun"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593165", "OA papers": [{"PaperId": "https://openalex.org/W2118482522", "PaperTitle": "NoC-Sprinting", "Year": 2014, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"Pennsylvania State University": 2.0, "King University": 0.5, "Peking University": 0.5}, "Authors": ["Jia Zhan", "Yuan Xie", "Guangyu Sun"]}]}, {"DBLP title": "darkNoC: Designing Energy-Efficient Network-on-Chip with Multi-Vt Cells for Dark Silicon.", "DBLP authors": ["Haseeb Bokhari", "Haris Javaid", "Muhammad Shafique", "J\u00f6rg Henkel", "Sri Parameswaran"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593117", "OA papers": [{"PaperId": "https://openalex.org/W2145765936", "PaperTitle": "darkNoC", "Year": 2014, "CitationCount": 54, "EstimatedCitation": 54, "Affiliations": {"UNSW Sydney": 3.0, "Karlsruhe Institute of Technology": 2.0}, "Authors": ["Haseeb Bokhari", "Haris Javaid", "Muhammad Shafique", "Jorg Henkel", "Sri Parameswaran"]}]}, {"DBLP title": "Power-Aware NoCs through Routing and Topology Reconfiguration.", "DBLP authors": ["Ritesh Parikh", "Reetuparna Das", "Valeria Bertacco"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593187", "OA papers": [{"PaperId": "https://openalex.org/W2128204867", "PaperTitle": "Power-Aware NoCs through Routing and Topology Reconfiguration", "Year": 2014, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"University of Michigan\u2013Ann Arbor": 3.0}, "Authors": ["Ritesh Parikh", "Reetuparna Das", "Valeria Bertacco"]}]}, {"DBLP title": "Quality-of-Service for a High-Radix Switch.", "DBLP authors": ["Nilmini Abeyratne", "Supreet Jeloka", "Yiping Kang", "David T. Blaauw", "Ronald G. Dreslinski", "Reetuparna Das", "Trevor N. Mudge"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593194", "OA papers": [{"PaperId": "https://openalex.org/W2120196617", "PaperTitle": "Quality-of-Service for a High-Radix Switch", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Michigan\u2013Ann Arbor": 7.0}, "Authors": ["Nilmini Abeyratne", "Supreet Jeloka", "Yiping Kang", "David Blaauw", "Ronald G. Dreslinski", "Reetuparna Das", "Trevor Mudge"]}]}, {"DBLP title": "Enabling Efficient Analog Synthesis by Coupling Sparse Regression and Polynomial Optimization.", "DBLP authors": ["Ye Wang", "Michael Orshansky", "Constantine Caramanis"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593131", "OA papers": [{"PaperId": "https://openalex.org/W2155811837", "PaperTitle": "Enabling Efficient Analog Synthesis by Coupling Sparse Regression and Polynomial Optimization", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"The University of Texas at Austin": 3.0}, "Authors": ["Ye Wang", "Michael Orshansky", "Constantine Caramanis"]}]}, {"DBLP title": "Parasitic-aware Sizing and Detailed Routing for Binary-weighted Capacitors in Charge-scaling DAC.", "DBLP authors": ["Mark Po-Hung Lin", "Vincent Wei-Hao Hsiao", "Chun-Yu Lin"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593179", "OA papers": [{"PaperId": "https://openalex.org/W2112958118", "PaperTitle": "Parasitic-aware Sizing and Detailed Routing for Binary-weighted Capacitors in Charge-scaling DAC", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"National Chung Cheng University": 3.0}, "Authors": ["Mark Po-Hung Lin", "Vincent K. S. Hsiao", "Chunyu Lin"]}]}, {"DBLP title": "Design Methodologies for 3D Mixed Signal Integrated Circuits: a Practical 12-bit SAR ADC Design Case.", "DBLP authors": ["Wulong Liu", "Guoqing Chen", "Xue Han", "Yu Wang", "Yuan Xie", "Huazhong Yang"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593122", "OA papers": [{"PaperId": "https://openalex.org/W2147938021", "PaperTitle": "Design Methodologies for 3D Mixed Signal Integrated Circuits", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Tsinghua University": 4.0, "Adv. Micro Devices, Beijing, China": 1.0, "Pennsylvania State University": 1.0}, "Authors": ["Wulong Liu", "Guoqing Chen", "Xue Han", "Yu Wang", "Yuan Xie", "Huazhong Yang"]}]}, {"DBLP title": "An HDL-Based System Design Methodology for Multistandard RF SoC's.", "DBLP authors": ["Aytac Atac", "Zhimiao Chen", "Lei Liao", "Yifan Wang", "Martin Schleyer", "Ye Zhang", "Ralf Wunderlich", "Stefan Heinen"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593089", "OA papers": [{"PaperId": "https://openalex.org/W2154551744", "PaperTitle": "An HDL-Based System Design Methodology for Multistandard RF SoC's", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Analogic (United States)": 4.0, "RWTH Aachen University": 4.0}, "Authors": ["Aytac Atac", "Zhimiao Chen", "Lei Liao", "Yifan Wang", "Martin Schleyer", "Ye Zhang", "Ralf Wunderlich", "Stefan Heinen"]}]}, {"DBLP title": "Run-Time Technique for Simultaneous Aging and Power Optimization in GPGPUs.", "DBLP authors": ["Xiaoming Chen", "Yu Wang", "Yun Liang", "Yuan Xie", "Huazhong Yang"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593208", "OA papers": [{"PaperId": "https://openalex.org/W2099019585", "PaperTitle": "Run-Time Technique for Simultaneous Aging and Power Optimization in GPGPUs", "Year": 2014, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Tsinghua University": 3.0, "Peking University": 1.0, "Pennsylvania State University": 1.0}, "Authors": ["Xiao-Ming Chen", "Yu Wang", "Yun Liang", "Yuan Xie", "Huazhong Yang"]}]}, {"DBLP title": "On the Simulation of NBTI-Induced Performance Degradation Considering Arbitrary Temperature and Voltage Variations.", "DBLP authors": ["Ting Wang", "Qiang Xu"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593170", "OA papers": [{"PaperId": "https://openalex.org/W2148282552", "PaperTitle": "On the Simulation of NBTI-Induced Performance Degradation Considering Arbitrary Temperature and Voltage Variations", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Chinese University of Hong Kong": 2.0}, "Authors": ["Ting Wang", "Qiang Xu"]}]}, {"DBLP title": "Reinforcement Learning-Based Inter- and Intra-Application Thermal Optimization for Lifetime Improvement of Multicore Systems.", "DBLP authors": ["Anup Das", "Rishad A. Shafik", "Geoff V. Merrett", "Bashir M. Al-Hashimi", "Akash Kumar", "Bharadwaj Veeravalli"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593199", "OA papers": [{"PaperId": "https://openalex.org/W2096875061", "PaperTitle": "Reinforcement Learning-Based Inter- and Intra-Application Thermal Optimization for Lifetime Improvement of Multicore Systems", "Year": 2014, "CitationCount": 60, "EstimatedCitation": 60, "Affiliations": {"National University of Singapore": 3.0, "University of Southampton": 3.0}, "Authors": ["Anup Das", "Rishad Shafik", "Geoff V. Merrett", "Bashir M. Al-Hashimi", "Akash Kumar", "Bharadwaj Veeravalli"]}]}, {"DBLP title": "Modeling and Experimental Demonstration of Accelerated Self-Healing Techniques.", "DBLP authors": ["Xinfei Guo", "Wayne P. Burleson", "Mircea R. Stan"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593162", "OA papers": [{"PaperId": "https://openalex.org/W2137656581", "PaperTitle": "Modeling and Experimental Demonstration of Accelerated Self-Healing Techniques", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Virginia": 2.0, "Advanced Micro Devices (United States)": 1.0}, "Authors": ["Xinfei Guo", "Wayne Burleson", "Mircea R. Stan"]}]}, {"DBLP title": "Designing Stealthy Trojans with Sequential Logic: A Stream Cipher Case Study.", "DBLP authors": ["Mukesh Reddy Rudra", "Nimmy Anna Daniel", "Varun Nagoorkar", "David H. K. Hoe"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2596677", "OA papers": [{"PaperId": "https://openalex.org/W2112390919", "PaperTitle": "Designing Stealthy Trojans with Sequential Logic", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"The University of Texas at Tyler": 4.0}, "Authors": ["Mukesh Reddy Rudra", "Nimmy Anna Daniel", "Varun Nagoorkar", "David H. K. Hoe"]}]}, {"DBLP title": "FIGHT-Metric: Functional Identification of Gate-Level Hardware Trustworthiness.", "DBLP authors": ["Dean Sullivan", "Jeff Biggers", "Guidong Zhu", "Shaojie Zhang", "Yier Jin"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2596681", "OA papers": [{"PaperId": "https://openalex.org/W2108185518", "PaperTitle": "FIGHT-Metric", "Year": 2014, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"University of Central Florida": 4.0, "Guangzhou Haige Communications Group Co., Ltd": 1.0}, "Authors": ["Dean Sullivan", "Jeff Biggers", "Guidong Zhu", "Shaojie Zhang", "Yier Jin"]}]}, {"DBLP title": "Advanced Techniques for Designing Stealthy Hardware Trojans.", "DBLP authors": ["Nektarios Georgios Tsoutsos", "Charalambos Konstantinou", "Michail Maniatakos"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2596668", "OA papers": [{"PaperId": "https://openalex.org/W2101992994", "PaperTitle": "Advanced Techniques for Designing Stealthy Hardware Trojans", "Year": 2014, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"SUNY Polytechnic Institute": 2.0, "New York University Abu Dhabi, Abu Dhabi UAE": 1.0}, "Authors": ["Nektarios Georgios Tsoutsos", "Charalambos Konstantinou", "Michail Maniatakos"]}]}, {"DBLP title": "A Red Team/Blue Team Assessment of Functional Analysis Methods for Malicious Circuit Identification.", "DBLP authors": ["Adam Waksman", "Jeyavijayan Rajendran", "Matthew Suozzo", "Simha Sethumadhavan"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2596666", "OA papers": [{"PaperId": "https://openalex.org/W2142830433", "PaperTitle": "A Red Team/Blue Team Assessment of Functional Analysis Methods for Malicious Circuit Identification", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Computer Architecture and Security Technologies Lab, Department of Computer Science, Columbia University New York, NY, USA#TAB#": 3.0, "New York University": 1.0}, "Authors": ["Adam Waksman", "Jeyavijayan Rajendran", "Matthew Suozzo", "Simha Sethumadhavan"]}]}, {"DBLP title": "A Side-channel Analysis Resistant Reconfigurable Cryptographic Coprocessor Supporting Multiple Block Cipher Algorithms.", "DBLP authors": ["Weiwei Shan", "Longxing Shi", "Xingyuan Fu", "Xiao Zhang", "Chaoxuan Tian", "Zhipeng Xu", "Jun Yang", "Jie Li"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593077", "OA papers": [{"PaperId": "https://openalex.org/W2157645463", "PaperTitle": "A Side-channel Analysis Resistant Reconfigurable Cryptographic Coprocessor Supporting Multiple Block Cipher Algorithms", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Southeast University": 7.0, "China Information Technology Security Evaluation Center": 1.0}, "Authors": ["Jun Yang", "Longxing Shi", "Xingyuan Fu", "Xiao Zhang", "Chaoxuan Tian", "Zhipeng Xu", "Jun Yang", "Jie Li"]}]}, {"DBLP title": "Tile Before Multiplication: An Efficient Strategy to Optimize DSP Multiplier for Accelerating Prime Field ECC for NIST Curves.", "DBLP authors": ["Debapriya Basu Roy", "Debdeep Mukhopadhyay", "Masami Izumi", "Junko Takahashi"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593234", "OA papers": [{"PaperId": "https://openalex.org/W2114725648", "PaperTitle": "Tile Before Multiplication", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Indian Institute of Technology Kharagpur": 2.0, "NTT Secure Platform Laboratories, Japan": 2.0}, "Authors": ["Debapriya Basu Roy", "Debdeep Mukhopadhyay", "Masami Izumi", "Junko Takahashi"]}]}, {"DBLP title": "Secure Memristor-based Main Memory.", "DBLP authors": ["Sachhidh Kannan", "Naghmeh Karimi", "Ozgur Sinanoglu"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593212", "OA papers": [{"PaperId": "https://openalex.org/W2167677691", "PaperTitle": "Secure Memristor-based Main Memory", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"SUNY Polytechnic Institute": 2.0, "New York University Abu Dhabi": 1.0}, "Authors": ["S. Kannan", "Naghmeh Karimi", "Ozgur Sinanoglu"]}]}, {"DBLP title": "TI-TRNG: Technology Independent True Random Number Generator.", "DBLP authors": ["Md. Tauhidur Rahman", "Kan Xiao", "Domenic Forte", "Xuhei Zhang", "Zhijie Jerry Shi", "Mohammad Tehranipoor"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593236", "OA papers": [{"PaperId": "https://openalex.org/W2154347069", "PaperTitle": "TI-TRNG", "Year": 2014, "CitationCount": 51, "EstimatedCitation": 51, "Affiliations": {"University of Connecticut": 6.0}, "Authors": ["Tauhidur Rahman", "Kan Xiao", "Domenic Forte", "Xuhei Zhang", "Jerry Shi", "Mohammad Tehranipoor"]}]}, {"DBLP title": "Accelerator-Rich Architectures: Opportunities and Progresses.", "DBLP authors": ["Jason Cong", "Mohammad Ali Ghodrat", "Michael Gill", "Beayna Grigorian", "Karthik Gururaj", "Glenn Reinman"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2596667", "OA papers": [{"PaperId": "https://openalex.org/W2085125624", "PaperTitle": "Accelerator-Rich Architectures", "Year": 2014, "CitationCount": 62, "EstimatedCitation": 62, "Affiliations": {"UCLA Health": 6.0}, "Authors": ["Jason Cong", "Mohammad Ali Ghodrat", "Michael Gill", "Beayna Grigorian", "Karthik Gururaj", "Glenn Reinman"]}]}, {"DBLP title": "Exploring the Heterogeneous Design Space for both Performance and Reliability.", "DBLP authors": ["Rafael Ubal", "Dana Schaa", "Perhaad Mistry", "Xiang Gong", "Yash Ukidave", "Zhongliang Chen", "Gunar Schirner", "David R. Kaeli"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2596680", "OA papers": [{"PaperId": "https://openalex.org/W2108501774", "PaperTitle": "Exploring the Heterogeneous Design Space for both Performance and Reliability", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Northeastern University": 8.0}, "Authors": ["Rafael Ubal", "Dana Schaa", "Perhaad Mistry", "Xiang Gong", "Yash Ukidave", "Zhong-Liang Chen", "Gunar Schirner", "David Kaeli"]}]}, {"DBLP title": "Enabling Dynamic Heterogeneity Through Core-on-Core Stacking.", "DBLP authors": ["Vasileios Kontorinis", "Mohammad Khavari Tavana", "Mohammad Hossein Hajkazemi", "Dean M. Tullsen", "Houman Homayoun"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2596674", "OA papers": [{"PaperId": "https://openalex.org/W2162123103", "PaperTitle": "Enabling Dynamic Heterogeneity Through Core-on-Core Stacking", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of California, San Diego": 1.5, "Google (United States)": 0.5, "George Mason University": 3.0}, "Authors": ["Vasileios Kontorinis", "Mohammad Khavari Tavana", "Mohammad Hossein Hajkazemi", "Dean M. Tullsen", "Houman Homayoun"]}]}, {"DBLP title": "Power management through DVFS and dynamic body biasing in FD-SOI circuits.", "DBLP authors": ["Yeter Akgul", "Diego Puschini", "Suzanne Lesecq", "Edith Beign\u00e9", "Ivan Miro Panades", "Pascal Benoit", "Lionel Torres"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593185", "OA papers": [{"PaperId": "https://openalex.org/W2127425146", "PaperTitle": "Power management through DVFS and dynamic body biasing in FD-SOI circuits", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Grenoble Alpes University": 2.5, "CEA LETI": 2.5, "University of Montpellier": 1.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 1.0}, "Authors": ["Yeter Akgul", "Diego Puschini", "Suzanne Lesecq", "Edith Beigne", "Ivan Miro-Panades", "Pascal Benoit", "Lionel Torres"]}]}, {"DBLP title": "Thermal Implications of On-Chip Voltage Regulation: Upcoming Challenges and Possible Solutions.", "DBLP authors": ["Sel\u00e7uk K\u00f6se"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593231", "OA papers": [{"PaperId": "https://openalex.org/W2116550794", "PaperTitle": "Thermal Implications of On-Chip Voltage Regulation", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of South Florida": 1.0}, "Authors": ["Selcuk Kose"]}]}, {"DBLP title": "The EDA Challenges in the Dark Silicon Era: Temperature, Reliability, and Variability Perspectives.", "DBLP authors": ["Muhammad Shafique", "Siddharth Garg", "J\u00f6rg Henkel", "Diana Marculescu"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593229", "OA papers": [{"PaperId": "https://openalex.org/W2013978035", "PaperTitle": "The EDA Challenges in the Dark Silicon Era", "Year": 2014, "CitationCount": 160, "EstimatedCitation": 160, "Affiliations": {"Embedded Systems (United States)": 1.0, "Karlsruhe Institute of Technology": 1.0, "University of Waterloo": 1.0, "Carnegie Mellon University": 1.0}, "Authors": ["Muhammad Shafique", "Siddharth Garg", "Jorg Henkel", "Diana Marculescu"]}]}, {"DBLP title": "Power-Aware Deployment and Control of Forced-Convection and Thermoelectric Coolers.", "DBLP authors": ["Mohammad Javad Dousti", "Massoud Pedram"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593186", "OA papers": [{"PaperId": "https://openalex.org/W1998965876", "PaperTitle": "Power-Aware Deployment and Control of Forced-Convection and Thermoelectric Coolers", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Southern California": 2.0}, "Authors": ["Mohammad Javad Dousti", "Massoud Pedram"]}]}, {"DBLP title": "Thermal-Sustainable Power Budgeting for Dynamic Threading.", "DBLP authors": ["Xing Hu", "Yi Xu", "Jun Ma", "Guoqing Chen", "Yu Hu", "Yuan Xie"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593232", "OA papers": [{"PaperId": "https://openalex.org/W2102551164", "PaperTitle": "Thermal-Sustainable Power Budgeting for Dynamic Threading", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Institute of Computing Technology": 1.5, "University of Chinese Academy of Sciences": 1.0, "Macau University of Science and Technology": 1.0, ", Advanced Micro Devices Inc., Beijing, China": 1.0, "Chinese Academy of Sciences": 0.5, "Pennsylvania State University": 1.0}, "Authors": ["Xing Hu", "Yi Xu", "Jun Ma", "Guoqing Chen", "Yu Hu", "Yuan Xie"]}]}, {"DBLP title": "ClusRed: Clustering and Network Reduction Based Probabilistic Optimal Power Flow Analysis for Large-Scale Smart Grids.", "DBLP authors": ["Yi Liang", "Deming Chen"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593106", "OA papers": [{"PaperId": "https://openalex.org/W2054887454", "PaperTitle": "ClusRed", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Department of ECE, UIUC#TAB#": 2.0}, "Authors": ["Yi Yang", "Deming Chen"]}]}, {"DBLP title": "TACUE: A Timing-Aware Cuts Enumeration Algorithm for Parallel Synthesis.", "DBLP authors": ["Mahmoud Elbayoumi", "Mihir Choudhury", "Victor N. Kravets", "Andrew Sullivan", "Michael S. Hsiao", "Mustafa Y. ElNainay"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593227", "OA papers": [{"PaperId": "https://openalex.org/W2123191020", "PaperTitle": "TACUE", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Virginia Tech": 2.0, "IBM T.J. Watson Research Center, Yorktown Heights, NY, USA, 10598": 3.0, "Alexandria University": 1.0}, "Authors": ["Mahmoud Elbayoumi", "Mihir Choudhury", "Victor N. Kravets", "Andrew L. Sullivan", "Michael Hsiao", "Mustafa ElNainay"]}]}, {"DBLP title": "Datapath Synthesis for Overclocking: Online Arithmetic for Latency-Accuracy Trade-offs.", "DBLP authors": ["Kan Shi", "David Boland", "Edward A. Stott", "Samuel Bayliss", "George A. Constantinides"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593118", "OA papers": [{"PaperId": "https://openalex.org/W2138934691", "PaperTitle": "Datapath Synthesis for Overclocking", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Imperial College London": 5.0}, "Authors": ["Kan Shi", "David Boland", "Edward Stott", "Samuel Bayliss", "George A. Constantinides"]}]}, {"DBLP title": "Functional ECO Using Metal-Configurable Gate-Array Spare Cells.", "DBLP authors": ["Hua-Yu Chang", "Iris Hui-Ru Jiang", "Yao-Wen Chang"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593145", "OA papers": [{"PaperId": "https://openalex.org/W2121166935", "PaperTitle": "Functional ECO Using Metal-Configurable Gate-Array Spare Cells", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Taiwan University": 2.0, "National Yang Ming Chiao Tung University": 1.0}, "Authors": ["Hua-Yu Chang", "Iris Hui-Ru Jiang", "Yao-Wen Chang"]}]}, {"DBLP title": "Synthesis of PCHB-WCHB Hybrid Quasi-Delay Insensitive Circuits.", "DBLP authors": ["Chi-Chuan Chuang", "Yi-Hsiang Lai", "Jie-Hong R. Jiang"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593224", "OA papers": [{"PaperId": "https://openalex.org/W2161861098", "PaperTitle": "Synthesis of PCHB-WCHB Hybrid Quasi-Delay Insensitive Circuits", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"National Taiwan University": 3.0}, "Authors": ["Chi-Chuan Chuang", "Yi-Hsiang Lai", "Jie-Hong R. Jiang"]}]}, {"DBLP title": "Parallel FPGA Routing based on the Operator Formulation.", "DBLP authors": ["Yehdhih Ould Mohammed Moctar", "Philip Brisk"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593177", "OA papers": [{"PaperId": "https://openalex.org/W2105917387", "PaperTitle": "Parallel FPGA Routing based on the Operator Formulation", "Year": 2014, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"University of California, Riverside": 2.0}, "Authors": ["Yehdhih Ould Mohammed Moctar", "Philip Brisk"]}]}, {"DBLP title": "Majority-Inverter Graph: A Novel Data-Structure and Algorithms for Efficient Logic Optimization.", "DBLP authors": ["Luca Gaetano Amar\u00f9", "Pierre-Emmanuel Gaillardon", "Giovanni De Micheli"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593158", "OA papers": [{"PaperId": "https://openalex.org/W2140975144", "PaperTitle": "Majority-Inverter Graph", "Year": 2014, "CitationCount": 118, "EstimatedCitation": 118, "Affiliations": {"Integrated Systems Laboratory (LSI), EPFL,Switzerland": 3.0}, "Authors": ["Luca Amaru", "Pierre-Emmanuel Gaillardon", "Giovanni De Micheli"]}]}, {"DBLP title": "Energy-Efficient GPGPU Architectures via Collaborative Compilation and Memristive Memory-Based Computing.", "DBLP authors": ["Abbas Rahimi", "Amirali Ghofrani", "Miguel Angel Lastras-Monta\u00f1o", "Kwang-Ting Cheng", "Luca Benini", "Rajesh K. Gupta"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593132", "OA papers": [{"PaperId": "https://openalex.org/W2156640272", "PaperTitle": "Energy-Efficient GPGPU Architectures via Collaborative Compilation and Memristive Memory-Based Computing", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of California, San Diego": 2.0, "University of California, Santa Barbara": 3.0, "ETH Zurich": 0.5, "University of Bologna": 0.5}, "Authors": ["Abbas Rahimi", "Amirali Ghofrani", "Miguel Angel Lastras-Montano", "Kwang-Ting Cheng", "Luca Benini", "Rajesh Gupta"]}]}, {"DBLP title": "Exploration of GPGPU Register File Architecture Using Domain-wall-shift-write based Racetrack Memory.", "DBLP authors": ["Mengjie Mao", "Wujie Wen", "Yaojun Zhang", "Yiran Chen", "Hai (Helen) Li"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593137", "OA papers": [{"PaperId": "https://openalex.org/W2136800915", "PaperTitle": "Exploration of GPGPU Register File Architecture Using Domain-wall-shift-write based Racetrack Memory", "Year": 2014, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"University of Pittsburgh": 5.0}, "Authors": ["Mengjie Mao", "Wujie Wen", "Shao-Liang Chen", "Yi Chen", "Hai Li"]}]}, {"DBLP title": "An Efficient STT-RAM Last Level Cache Architecture for GPUs.", "DBLP authors": ["Mohammad Hossein Samavatian", "Hamed Abbasitabar", "Mohammad Arjomand", "Hamid Sarbazi-Azad"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593086", "OA papers": [{"PaperId": "https://openalex.org/W2111096793", "PaperTitle": "An Efficient STT-RAM Last Level Cache Architecture for GPUs", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Sharif University of Technology": 3.5, "Institute for Research in Fundamental Sciences": 0.5}, "Authors": ["Mohammad Hossein Samavatian", "Hamed Abbasitabar", "Mohammad Arjomand", "Hamid Sarbazi-Azad"]}]}, {"DBLP title": "Time-Analysable Non-Partitioned Shared Caches for Real-Time Multicore Systems.", "DBLP authors": ["Mladen Slijepcevic", "Leonidas Kosmidis", "Jaume Abella", "Eduardo Qui\u00f1ones", "Francisco J. Cazorla"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593235", "OA papers": [{"PaperId": "https://openalex.org/W2142177861", "PaperTitle": "Time-Analysable Non-Partitioned Shared Caches for Real-Time Multicore Systems", "Year": 2014, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Barcelona Supercomputing Center": 3.5, "Universitat Polit\u00e8cnica de Catalunya": 1.0, "Spanish National Research Council": 0.5}, "Authors": ["Mladen Slijepcevic", "Leonidas Kosmidis", "Jaume Abella", "Eduardo Quinones", "Francisco J. Cazorla"]}]}, {"DBLP title": "Variation Aware Cache Partitioning for Multithreaded Programs.", "DBLP authors": ["Vivek Joy Kozhikkottu", "Abhisek Pan", "Vijay S. Pai", "Sujit Dey", "Anand Raghunathan"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593240", "OA papers": [{"PaperId": "https://openalex.org/W2168094330", "PaperTitle": "Variation Aware Cache Partitioning for Multithreaded Programs", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"School of Electrical & Computer Engineering, Purdue University": 4.0, "University of California, San Diego": 1.0}, "Authors": ["Vivek Kozhikkottu", "Abhisek Pan", "Vijay S. Pai", "Sujit Dey", "Anand Raghunathan"]}]}, {"DBLP title": "MASH{fifo}: A Hardware-Based Multiple Cache Simulator for Rapid FIFO Cache Analysis.", "DBLP authors": ["Josef Schneider", "Jorgen Peddersen", "Sri Parameswaran"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593159", "OA papers": [{"PaperId": "https://openalex.org/W2139640506", "PaperTitle": "MASH{fifo}", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"UNSW Sydney": 3.0}, "Authors": ["Josef Schneider", "Jorgen Peddersen", "Sri Parameswaran"]}]}, {"DBLP title": "Radiation-Induced Soft Error Analysis of SRAMs in SOI FinFET Technology: A Device to Circuit Approach.", "DBLP authors": ["Saman Kiamehr", "Thomas H. Osiecki", "Mehdi Baradaran Tahoori", "Sani R. Nassif"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593196", "OA papers": [{"PaperId": "https://openalex.org/W2165916157", "PaperTitle": "Radiation-Induced Soft Error Analysis of SRAMs in SOI FinFET Technology", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Karlsruhe Institute of Technology": 2.0, "IBM Research - Austin": 2.0}, "Authors": ["Saman Kiamehr", "T. Osiecki", "Mehdi B. Tahoori", "Sani R. Nassif"]}]}, {"DBLP title": "Robust and In-Situ Self-Testing Technique for Monitoring Device Aging Effects in Pipeline Circuits.", "DBLP authors": ["Jiangyi Li", "Mingoo Seok"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593205", "OA papers": [{"PaperId": "https://openalex.org/W2114458110", "PaperTitle": "Robust and In-Situ Self-Testing Technique for Monitoring Device Aging Effects in Pipeline Circuits", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Columbia University": 2.0}, "Authors": ["Jiangyi Li", "Mingoo Seok"]}]}, {"DBLP title": "BTI-Induced Aging under Random Stress Waveforms: Modeling, Simulation and Silicon Validation.", "DBLP authors": ["Ketul Sutaria", "Athul Ramkumar", "Rongjun Zhu", "Renju Rajveev", "Yao Ma", "Yu Cao"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593101", "OA papers": [{"PaperId": "https://openalex.org/W2162734816", "PaperTitle": "BTI-Induced Aging under Random Stress Waveforms", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Arizona State University": 5.0, "Sichuan University": 1.0}, "Authors": ["Ketul B. Sutaria", "Athul Ramkumar", "Rongjun Zhu", "Renju Rajveev", "Yao Ma", "Yu Cao"]}]}, {"DBLP title": "A New Asynchronous Pipeline Template for Power and Performance Optimization.", "DBLP authors": ["Kuan-Hsien Ho", "Yao-Wen Chang"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593074", "OA papers": [{"PaperId": "https://openalex.org/W1974992988", "PaperTitle": "A New Asynchronous Pipeline Template for Power and Performance Optimization", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"National Taiwan University": 1.5, "Research Center for Information Technology Innovation, Academia Sinica": 0.5}, "Authors": ["Kuan-Hsien Ho", "Yao-Wen Chang"]}]}, {"DBLP title": "C-Mine: Data Mining of Logic Common Cases for Low Power Synthesis of Better-Than-Worst-Case Designs.", "DBLP authors": ["Chen-Hsuan Lin", "Lu Wan", "Deming Chen"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593107", "OA papers": [{"PaperId": "https://openalex.org/W2167939222", "PaperTitle": "C-Mine", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Dept. of ECE, UIUC Champaign, IL": 2.0, "Cadence Design Systems (United States)": 1.0}, "Authors": ["Chen-Hsuan Lin", "Lu Wan", "Deming Chen"]}]}, {"DBLP title": "Fast and Accurate Thermal Modeling and Optimization for Monolithic 3D ICs.", "DBLP authors": ["Sandeep Kumar Samal", "Shreepad Panth", "Kambiz Samadi", "Mehdi Saedi", "Yang Du", "Sung Kyu Lim"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593140", "OA papers": [{"PaperId": "https://openalex.org/W2127725283", "PaperTitle": "Fast and Accurate Thermal Modeling and Optimization for Monolithic 3D ICs", "Year": 2014, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"Georgia Institute of Technology": 3.0, "Qualcomm (United States)": 3.0}, "Authors": ["Sandeep Kumar Samal", "Shreepad Panth", "Kambiz Samadi", "Mehdi Saedi", "Yang Du", "Sung Kyu Lim"]}]}, {"DBLP title": "Hardware/Software Co-Design of Elliptic-Curve Cryptography for Resource-Constrained Applications.", "DBLP authors": ["Andrea H\u00f6ller", "Norbert Druml", "Christian Kreiner", "Christian Steger", "Tomaz Felicijan"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593148", "OA papers": [{"PaperId": "https://openalex.org/W2114202366", "PaperTitle": "Hardware/Software Co-Design of Elliptic-Curve Cryptography for Resource-Constrained Applications", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Graz University of Technology": 4.0, "Infineon Technologies Austria, Design Center Graz": 1.0}, "Authors": ["Andrea H\u00f6ller", "Norbert Druml", "Christian Kreiner", "Christian Steger", "T. Felicijan"]}]}, {"DBLP title": "Techniques for Foundry Identification.", "DBLP authors": ["James B. Wendt", "Farinaz Koushanfar", "Miodrag Potkonjak"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593228", "OA papers": [{"PaperId": "https://openalex.org/W2126326070", "PaperTitle": "Techniques for Foundry Identification", "Year": 2014, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"University of California, Los Angeles": 2.0, "Rice University": 1.0}, "Authors": ["James B. Wendt", "Farinaz Koushanfar", "Miodrag Potkonjak"]}]}, {"DBLP title": "QMS: Evaluating the Side-Channel Resistance of Masked Software from Source Code.", "DBLP authors": ["Hassan Eldib", "Chao Wang", "Mostafa M. I. Taha", "Patrick Schaumont"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593193", "OA papers": [{"PaperId": "https://openalex.org/W2115595690", "PaperTitle": "QMS", "Year": 2014, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"Virginia Tech": 4.0}, "Authors": ["Hassan Eldib", "Chao Wang", "Mostafa Taha", "Patrick Schaumont"]}]}, {"DBLP title": "A Multiple Equivalent Execution Trace Approach to Secure Cryptographic Embedded Software.", "DBLP authors": ["Giovanni Agosta", "Alessandro Barenghi", "Gerardo Pelosi", "Michele Scandale"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593073", "OA papers": [{"PaperId": "https://openalex.org/W2160491639", "PaperTitle": "A Multiple Equivalent Execution Trace Approach to Secure Cryptographic Embedded Software", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Politecnico di Milano": 4.0}, "Authors": ["Giovanni Agosta", "Alessandro Barenghi", "Gerardo Pelosi", "Michele Scandale"]}]}, {"DBLP title": "System-Level Security for Network Processors with Hardware Monitors.", "DBLP authors": ["Kekai Hu", "Tilman Wolf", "Thiago Teixeira", "Russell Tessier"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593226", "OA papers": [{"PaperId": "https://openalex.org/W2171362348", "PaperTitle": "System-Level Security for Network Processors with Hardware Monitors", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Massachusetts Amherst": 4.0}, "Authors": ["Kekai Hu", "Tilman Wolf", "Thiago Teixeira", "Russell Tessier"]}]}, {"DBLP title": "Protecting SRAM-based FPGAs Against Multiple Bit Upsets Using Erasure Codes.", "DBLP authors": ["Parthasarathy M. B. Rao", "Mojtaba Ebrahimi", "Razi Seyyedi", "Mehdi Baradaran Tahoori"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593191", "OA papers": [{"PaperId": "https://openalex.org/W2149288978", "PaperTitle": "Protecting SRAM-based FPGAs Against Multiple Bit Upsets Using Erasure Codes", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Karlsruhe Institute of Technology": 4.0}, "Authors": ["Parthasarathy M. B. Rao", "Mojtaba Ebrahimi", "Razi Seyyedi", "Mehdi B. Tahoori"]}]}, {"DBLP title": "The First EDA MOOC: Teaching Design Automation to Planet Earth.", "DBLP authors": ["Rob A. Rutenbar"], "year": 2014, "doi": "https://doi.org/10.1145/2593069.2593230", "OA papers": [{"PaperId": "https://openalex.org/W2170190930", "PaperTitle": "The First EDA MOOC", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Illinois Urbana-Champaign": 1.0}, "Authors": ["Rob A. Rutenbar"]}]}]