/home/mark/Digital_Circuit/Shift_and_Add/02_SYN/alib-52/alib_analyze_libs.tcl.e
/usr/cad/arm/CBDK_TSMC40_Arm_f2.0/CIC/SynopsysDC/db/sc9_base_rvt/sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c.db
/usr/cad/synopsys/synthesis/cur/libraries/syn/gtech.db
/usr/cad/synopsys/synthesis/cur/libraries/syn/standard.sldb
/usr/cad/arm/CBDK_TSMC40_Arm_f2.0/CIC/SynopsysDC/db/sc9_base_rvt/sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c.db
/home/mark/Digital_Circuit/Shift_and_Add/02_SYN/alib-52/sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c.db.alib
