\begin{table}[H]
\centering
\caption{Processor Functionality Flags}
{
\tabulinesep = 2pt
\setlength{\tabcolsep}{2.5pt}
\begin{tabu} to \linewidth { X[r] X[r] X[r] X[r] X[r] X[r] X[r] X[r] X[r] X[r] X[r] X[r] X[r] X[r] X[r] X[r] X[r] X[r] X[r] X[r] X[r] X[r] X[r] X[r] X[r] X[r] X[r] }
\multicolumn{1}{r}{0} & \multicolumn{1}{r}{0} & \multicolumn{1}{r}{0} & \multicolumn{1}{r}{0} & \multicolumn{1}{r}{0} & \multicolumn{1}{r}{0} & \multicolumn{1}{r}{0} & \multicolumn{1}{r}{0} & \multicolumn{1}{r}{0} & \multicolumn{1}{r}{0} & \multicolumn{1}{r}{0} & \multicolumn{1}{r}{0} & \multicolumn{1}{r}{0} & \multicolumn{1}{r}{0} & \multicolumn{1}{r}{0} & \multicolumn{1}{r}{0} & \multicolumn{1}{r}{0} & \multicolumn{1}{r}{0} & \multicolumn{1}{r}{0} & \multicolumn{1}{r}{0} & \multicolumn{1}{r}{0} & \multicolumn{1}{r}{0} & \multicolumn{1}{r}{0} & \multicolumn{1}{r|}{0} & \multicolumn{1}{r|}{\cellcolor{lightgray!25}X} & \multicolumn{1}{r|}{X} & \multicolumn{1}{r|}{\cellcolor{lightgray!25} X} \\
\multicolumn{23}{r}{} & \multicolumn{1}{r|}{} & \multicolumn{1}{r|}{\cellcolor{lightgray!25}} & \multicolumn{1}{r|}{} & \multicolumn{1}{r|}{\cellcolor{lightgray!25}} \\
\cline{1-24}
\multicolumn{25}{r|}{\cellcolor{lightgray!25} Interrupts are able to flip stack storage direction} & \multicolumn{1}{r|}{} & \multicolumn{1}{r|}{\cellcolor{lightgray!25}} \\
\cline{1-25}
\multicolumn{26}{r|}{FPU built into the processor} & \multicolumn{1}{r|}{\cellcolor{lightgray!25}} \\
\cline{1-26}
\multicolumn{27}{r|}{\cellcolor{lightgray!25} Processor supports 54-bit math} \\
\cline{1-27}
\end{tabu}
\\
}
\end{table}