Cadence Genus(TM) Synthesis Solution.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[17:04:25.206233] Configured Lic search path (21.01-s002): 5280@ip-10-0-87-58.eu-central-1.compute.internal

Version: 21.15-s080_1, built Fri Sep 23 05:57:55 PDT 2022
Options: 
Date:    Sun Aug 11 17:04:25 2024
Host:    ip-10-0-112-224.eu-central-1.compute.internal (x86_64 w/Linux 4.14.336-255.557.amzn2.x86_64) (1core*2cpus*1physical cpu*AMD EPYC 7571 512KB) (7896820KB)
PID:     18190
OS:      CentOS Linux release 7.9.2009 (Core)

*** Stack limited to 512 MB. This run may fail due to lack of stack space. ***


[17:04:25.061216] Periodic Lic check successful
[17:04:25.061250] Feature usage summary:
[17:04:25.061251] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (15 seconds elapsed).

WARNING: This version of the tool is 688 days old.
@genus:root: 1> source ../scripts/genus_fm.tcl
Sourcing '../scripts/genus_fm.tcl' (Sun Aug 11 17:04:48 UTC 2024)...
#@ Begin verbose source ../scripts/genus_fm.tcl
@file(genus_fm.tcl) 2: set debug_file "debug.txt"
@file(genus_fm.tcl) 3: set design(TOPLEVEL) "proj_fm" 
@file(genus_fm.tcl) 4: set runtype "synthesis"
@file(genus_fm.tcl) 7: set mmmc_or_simple "simple"; # "simple" - using "read_libs"
@file(genus_fm.tcl) 9: set phys_synth_type "lef" ;  # "none"   - don't read any physical data
@file(genus_fm.tcl) 15: source ../scripts/procedures.tcl -quiet
@file(genus_fm.tcl) 16: enics_start_stage "start"
*****************************************
*****************************************
**   ENICSINFO: Starting stage start   **
*****************************************
*****************************************
ENICSINFO: Current time is: 11/08/2024 17:04
ENICSINFO: This session is running on Hostname : ip-10-0-112-224.eu-central-1.compute.internal
ENICSINFO: The log file is genus.log126 and the command file is genus.cmd126
ENICSINFO: ----------------------------------
@file(genus_fm.tcl) 20: source ../inputs/proj.defines -quiet
@file(genus_fm.tcl) 23: source ../inputs/libraries.$TECHNOLOGY.tcl -quiet
  Setting attribute of root '/': 'design_process_node' = 65
@file(genus_fm.tcl) 24: source ../inputs/libraries.$SC_TECHNOLOGY.tcl -quiet
  Setting attribute of root '/': 'route_design_with_via_in_pin' = true
@file(genus_fm.tcl) 25: source ../inputs/libraries.$SRAM_TECHNOLOGY.tcl -quiet
@file(genus_fm.tcl) 26: if {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
    source ../inputs/libraries.$IO_TECHNOLOGY.tcl -quiet
}
@file(genus_fm.tcl) 34: set df [open $debug_file a]
@file(genus_fm.tcl) 35: puts $df "\n******************************************"
@file(genus_fm.tcl) 36: puts $df "* Debug values after everything was loaded *"
@file(genus_fm.tcl) 37: puts $df "******************************************"
@file(genus_fm.tcl) 38: foreach dic {paths tech tech_files design} {
    foreach key [array names $dic] {
        puts $df "${dic}(${key}) = \t[set ${dic}([set key])]"
    }
}
@file(genus_fm.tcl) 44: close $df
@file(genus_fm.tcl) 50: set_db source_verbose true ; # Sourcing files will be reported as verbose
  Setting attribute of root '/': 'source_verbose' = true
@file(genus_fm.tcl) 51: set_db information_level 9 ; # The log file will report everything
  Setting attribute of root '/': 'information_level' = 9
@file(genus_fm.tcl) 52: suppress_messages "PHYS-90"
  Setting attribute of message 'PHYS-90': 'max_print' = 0
@file(genus_fm.tcl) 57: enics_start_stage "init_design"
***********************************************
***********************************************
**   ENICSINFO: Starting stage init_design   **
***********************************************
***********************************************
ENICSINFO: Current time is: 11/08/2024 17:04
ENICSINFO: ----------------------------------
@file(genus_fm.tcl) 59: if {$mmmc_or_simple=="mmmc"} {
    read_mmmc $design(mmmc_view_file)
} else {
    set_db init_lib_search_path $paths(LIB_paths) 
    suppress_messages $tech(SC_LIB_SUPPRESS_MESSAGES_GENUS)
    read_libs $tech_files(ALL_WC_LIBS)
}
  Setting attribute of root '/': 'init_lib_search_path' = /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/
  Setting attribute of message 'LBR-9': 'max_print' = 0
  Setting attribute of message 'LBR-76': 'max_print' = 0
  Setting attribute of message 'LBR-40': 'max_print' = 0
  Setting attribute of message 'LBR-436': 'max_print' = 0
  Setting attribute of message 'LBR-170': 'max_print' = 0

Threads Configured:2

  Message Summary for Library all 3 libraries:
  ********************************************
  An unsupported construct was detected in this library. [LBR-40]: 258
  ********************************************
 
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib'
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib'
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib'.
@file(genus_fm.tcl) 67: suppress_messages "LBR-415"
  Setting attribute of message 'LBR-415': 'max_print' = 0
@file(genus_fm.tcl) 72: if {$phys_synth_type == "none"} {
   enics_message "Physical Synthesis is disabled"
   read_qrc $tech_files(QRCTECH_FILE_WC)
} else {
    suppress_messages $tech(SC_LEF_SUPPRESS_MESSAGES_GENUS)
    read_physical -lef $tech_files(ALL_LEFS)
    if {$phys_synth_type == "floorplan"} { 
        # You need to read a .def file for the floorplan to enable physical synthesis 
        read_def $design(floorplan_def)
    }
}
  Setting attribute of message 'PHYS-279': 'max_print' = 0
  Setting attribute of message 'PHYS-129': 'max_print' = 0
  Setting attribute of message 'PHYS-15': 'max_print' = 0
  Setting attribute of message 'PHYS-12': 'max_print' = 0
  Setting attribute of message 'LBR-162': 'max_print' = 0
  Setting attribute of message 'LBR-155': 'max_print' = 0
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'sc9_cln65lp' read already, this site in file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lef/sc9_cln65lp_base_lvt.lef' is ignored.
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'sc9_cln65lp' read already, this site in file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lef/sc9_cln65lp_base_hvt.lef' is ignored.

  According to lef_library, there are total 10 routing layers [ V(5) / H(5) ]

Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
  Libraries have 1950 usable logic and 582 usable sequential lib-cells.
@file(genus_fm.tcl) 87: enics_start_stage "read_rtl"
********************************************
********************************************
**   ENICSINFO: Starting stage read_rtl   **
********************************************
********************************************
ENICSINFO: Current time is: 11/08/2024 17:05
ENICSINFO: ----------------------------------
@file(genus_fm.tcl) 89: set_db init_hdl_search_path $design(hdl_search_paths)
  Setting attribute of root '/': 'init_hdl_search_path' = . /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl
@file(genus_fm.tcl) 90: set_db hdl_language v2001 -quiet
@file(genus_fm.tcl) 93: suppress_messages "CDFG-250"
  Setting attribute of message 'CDFG-250': 'max_print' = 0
@file(genus_fm.tcl) 95: suppress_messages "CWD-19 CWD-36"
  Setting attribute of message 'CWD-19': 'max_print' = 0
  Setting attribute of message 'CWD-36': 'max_print' = 0
@file(genus_fm.tcl) 97: suppress_messages "CDFG-771"
  Setting attribute of message 'CDFG-771': 'max_print' = 0
@file(genus_fm.tcl) 98: read_hdl -language sv -f $design(read_hdl_list)
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_pkg.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_counter.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_kmer_buffer.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_extender.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_top.sv'
@file(genus_fm.tcl) 103: enics_start_stage "elaborate"
*********************************************
*********************************************
**   ENICSINFO: Starting stage elaborate   **
*********************************************
*********************************************
ENICSINFO: Current time is: 11/08/2024 17:05
ENICSINFO: ----------------------------------
@file(genus_fm.tcl) 105: set_db hdl_track_filename_row_col true -quiet; # helps with debug
Info   : Enabled hdl_track_filename_row_col attribute.
       : Setting this attribute to 'true' can have an impact on the run time. Use this attribute only when filename, line number, and column information are needed in reports.
@file(genus_fm.tcl) 106: set_db lp_insert_clock_gating true 
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
@file(genus_fm.tcl) 108: elaborate $design(TOPLEVEL) ;#-update
                  INLINE_INFO: Skipping marking small hierarchies inline as the variable 'hdl_dissolve_primitive_instance_hierarchy_threshold' has not been set to a positive value.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'proj_fm' from file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'proj_fm' with default parameters value.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
        : A relational expression can evaluate to a constant when a variable is compared to a value which is outside the bounds of the variable.
Info    : Constant relational expression. [CDFG-479]
        : The '<' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 72.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-479'.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N511998' at line 73 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 73.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N513054' at line 75 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 75.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'FMbuffers[0][0]' in module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 34.
        : Genus removes the flip-flop or latch inferred for an unused signal or variable. To preserve the flip-flop or latch, set the hdl_preserve_unused_registers attribute to true or use a pragma in the RTL.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'FMbuffers[0][1]' in module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 34.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'FMbuffers[0][2]' in module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 34.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'FMbuffers[0][3]' in module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 34.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'FMbuffers[0][4]' in module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 34.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'FMbuffers[0][5]' in module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 34.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'FMbuffers[0][6]' in module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 34.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'FMbuffers[0][7]' in module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 34.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'FMbuffers[0][8]' in module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 34.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'FMbuffers[0][9]' in module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 34.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'FMbuffers[0][10]' in module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 34.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'FMbuffers[0][11]' in module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 34.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'FMbuffers[0][12]' in module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 34.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'FMbuffers[0][13]' in module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 34.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'FMbuffers[0][14]' in module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 34.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'FMbuffers[0][15]' in module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 34.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'FMbuffers[0][16]' in module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 34.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'FMbuffers[0][17]' in module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 34.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'FMbuffers[0][18]' in module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 34.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'FMbuffers[0][19]' in module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 34.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-508'.
Info    : Unused module input port. [CDFG-500]
        : Input port 'in_wdata' is not used in module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 17.
        : (In port definition within the module, the input port is not used in any assignment statements or conditional expressions for decision statements.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_5'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'proj_fm'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: proj_fm, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: proj_fm, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         0.00 | 
| hlo_clip           |       0 |       0 |         0.00 | 
---------------------------------------------------------
        Computing net loads.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(genus_fm.tcl) 110: enics_start_stage "post_elaboration"
****************************************************
****************************************************
**   ENICSINFO: Starting stage post_elaboration   **
****************************************************
****************************************************
ENICSINFO: Current time is: 11/08/2024 17:05
ENICSINFO: ----------------------------------
@file(genus_fm.tcl) 112: check_design -unresolved


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'proj_fm'

No empty modules in design 'proj_fm'

  Done Checking the design.
@file(genus_fm.tcl) 113: check_design -all > $design(synthesis_reports)/post_elaboration/check_design_post_elab.rpt

@file(genus_fm.tcl) 114: if {[check_design -status]} {
    Puts "ENICSINFO: ############# There is an issue with check_design. You better look at it! ###########"
}
@file(genus_fm.tcl) 118: write_design -base_name $design(export_dir)/post_elaboartion/$design(TOPLEVEL)
(write_design): Writing Genus content. Constraint interface is 'smsc'
Warning : The design is not fully mapped. [PHYS-93]
        : The original design intent derived from the RTL may no longer be available upon restoration.
Exporting design data for 'proj_fm' to /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_elaboartion/proj_fm...
%# Begin write_design (08/11 17:05:18, mem=5163.54M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
File /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_elaboartion/proj_fm.mmmc.tcl has been written.
Info    : Multimode clock gating check is disabled. [TIM-1000]
Finished SDC export (command execution time mm:ss (real) = 00:02).
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_elaboartion/proj_fm.default_emulate_constraint_mode.sdc has been written
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_elaboartion/proj_fm.default_emulate_constraint_mode.sdc has been written
** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_elaboartion/proj_fm.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'proj_fm' (command execution time mm:ss cpu = 00:00, real = 00:02).
.
%# End write_design (08/11 17:05:20, total cpu=08:00:00, real=08:00:02, peak res=1060.10M, current mem=5161.54M)
@file(genus_fm.tcl) 126: set_db detailed_sdc_messages true ; # helps read_sdc debug
  Setting attribute of root '/': 'detailed_sdc_messages' = true
@file(genus_fm.tcl) 127: read_sdc $design(functional_sdc) -stop_on_errors 
            Reading file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../inputs/proj.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      4 , failed      0 (runtime  0.01)
 "all_outputs"              - successful      3 , failed      0 (runtime  0.01)
 "create_clock"             - successful      1 , failed      0 (runtime  0.01)
 "current_design"           - successful      2 , failed      0 (runtime  0.01)
 "get_lib_pins"             - successful      1 , failed      0 (runtime  0.02)
 "get_ports"                - successful      3 , failed      0 (runtime  0.01)
 "remove_from_collection"   - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.00)
 "set_driving_cell"         - successful      1 , failed      0 (runtime  0.01)
 "set_ideal_network"        - successful      2 , failed      0 (runtime  0.01)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.01)
 "set_input_transition"     - successful      1 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.01)
 "set_max_delay"            - successful      1 , failed      0 (runtime  0.01)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.01)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.01)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
@file(genus_fm.tcl) 128: check_timing_intent
        Computing net loads.
        Tracing clock networks.
Info    : Multimode clock gating check is disabled. [TIM-1000]
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  05:05:20 pm
  Module:                 proj_fm
  Technology libraries:   sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 1
                          sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 1
                          sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 1
                          physical_cells 
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:          0

@file(genus_fm.tcl) 129: check_timing_intent -verbose > $design(synthesis_reports)/post_elaboration/check_timing_post_elab.rpt
@file(genus_fm.tcl) 134: enics_default_cost_groups
@file(genus_fm.tcl) 135: enics_report_timing $design(synthesis_reports)
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing arrivals and requireds.
@file(genus_fm.tcl) 142: set_db [get_db design:$design(TOPLEVEL)] .lp_clock_gating_min_flops 8
  Setting attribute of design 'proj_fm': 'lp_clock_gating_min_flops' = 8
@file(genus_fm.tcl) 143: set_db [get_db design:$design(TOPLEVEL)] .lp_clock_gating_style latch 
  Setting attribute of design 'proj_fm': 'lp_clock_gating_style' = latch
@file(genus_fm.tcl) 148: enics_start_stage "synthesis"
*********************************************
*********************************************
**   ENICSINFO: Starting stage synthesis   **
*********************************************
*********************************************
ENICSINFO: Current time is: 11/08/2024 17:05
ENICSINFO: ----------------------------------
@file(genus_fm.tcl) 151: set_db syn_generic_effort low
  Setting attribute of root '/': 'syn_generic_effort' = low
@file(genus_fm.tcl) 152: set_db syn_map_effort low
  Setting attribute of root '/': 'syn_map_effort' = low
@file(genus_fm.tcl) 153: set_db syn_opt_effort low
  Setting attribute of root '/': 'syn_opt_effort' = low
@file(genus_fm.tcl) 154: suppress_messages "ST-110 ST-112"
  Setting attribute of message 'ST-110': 'max_print' = 0
  Setting attribute of message 'ST-112': 'max_print' = 0
@file(genus_fm.tcl) 156: if {$phys_synth_type == "floorplan"} {
    # Synthesize to generics and place generics in floorplan
    enics_start_stage "syn_generic"
    syn_generic -physical
    # Map to technology
    enics_start_stage "technology_mapping"
    syn_map -physical
    enics_report_timing $design(synthesis_reports) 
    # Post synthesis optimization
    enics_start_stage "post_syn_opt"
    syn_opt -physical
} else {
    # Synthesize to generics (non physical-aware)
    enics_start_stage "syn_generic"
    syn_generic 
    # Map to technology (non physical-aware)
    enics_start_stage "technology_mapping"
    syn_map 
    enics_report_timing $design(synthesis_reports)
    enics_start_stage "post_syn_opt"
    if {$phys_synth_type == "lef"} {
        syn_opt
    } else {
        syn_opt 
    }
}
***********************************************
***********************************************
**   ENICSINFO: Starting stage syn_generic   **
***********************************************
***********************************************
ENICSINFO: Current time is: 11/08/2024 17:05
ENICSINFO: ----------------------------------
      Running additional step before syn_gen...


Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 100.2 ps std_slew: 29.9 ps std_load: 3.8 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: proj_fm, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'proj_fm' to generic gates using 'low' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:55(00:00:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:05:28 (Aug11) |  983.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: proj_fm, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         1.00 | 
------------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: proj_fm, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 2, runtime: 0.000s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.000s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.000s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |       2 |         0.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         0.00 | 
| hlo_mux_decode            |       0 |       0 |         0.00 | 
| hlo_chop_mux              |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_constant_mux_opt      |       0 |       0 |         0.00 | 
| hlo_inequality_transform  |       0 |       0 |         0.00 | 
| hlo_reconv_opt            |       0 |       0 |         0.00 | 
| hlo_restructure           |       0 |       0 |         0.00 | 
| hlo_common_select_muxopto |       0 |       0 |         0.00 | 
| hlo_identity_transform    |       0 |       0 |         0.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_optimize_datapath     |       0 |       0 |         0.00 | 
| hlo_datapath_recast       |       0 |       0 |         0.00 | 
| hlo_clip_mux_input        |       0 |       0 |         0.00 | 
| hlo_clip                  |       0 |       0 |         0.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 0
              Info: total 4 bmuxes found, 4 are converted to onehot form, and 0 are kept as binary form
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'proj_fm'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'proj_fm'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 14 
MaxCSA: Successfully built Maximal CSA Expression Expr0
      Timing increment_unsigned...
        Done timing increment_unsigned.
      Timing increment_unsigned_5_9...
        Done timing increment_unsigned_5_9.
      Timing increment_unsigned_5_16...
        Done timing increment_unsigned_5_16.
      Timing increment_unsigned_5_23...
        Done timing increment_unsigned_5_23.
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_mux_waddr_92_17' in design 'CDN_DP_region_0_0_c2'.
	The following set of instances are flattened ( mux_waddr_92_17 mux_waddr_94_26 mux_51_25 ).

      Timing increment_unsigned_5_32...
        Done timing increment_unsigned_5_32.
      Timing increment_unsigned_5_40...
        Done timing increment_unsigned_5_40.
      Timing increment_unsigned_5_48...
        Done timing increment_unsigned_5_48.
      Timing increment_unsigned_5_56...
        Done timing increment_unsigned_5_56.
CDN_DP_region_0_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_0_c0 in proj_fm: area: 1062997488 ,dp = 1 mux = 4 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_0_c1 in proj_fm: area: 977019750 ,dp = 1 mux = 4 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c2 in proj_fm: area: 758167326 ,dp = 1 mux = 2 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c3 in proj_fm: area: 977019750 ,dp = 1 mux = 4 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

CDN_DP_region_0_0_c4 in proj_fm: area: 977019750 ,dp = 1 mux = 4 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

CDN_DP_region_0_0_c5 in proj_fm: area: 977019750 ,dp = 1 mux = 4 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

CDN_DP_region_0_0_c6 in proj_fm: area: 977019750 ,dp = 1 mux = 4 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

CDN_DP_region_0_0_c7 in proj_fm: area: 977019750 ,dp = 1 mux = 4 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Best config: CDN_DP_region_0_0_c2 in proj_fm: area: 758167326 ,dp = 1 mux = 2 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 758167326.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c2)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       1062997488          977019750          758167326          977019750          977019750          977019750          977019750          977019750  
##>            WNS         +4824.00           +4824.00           +4824.00           +4824.00           +4824.00           +4824.00           +4824.00           +4824.00  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c2
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START             1062997488 (      )    107379006.40 (        )             0 (        )              
##> datapath_rewrite_one_def       START             1062997488 ( +0.00)    107379006.40 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             1062997488 ( +0.00)    107379006.40 (   +0.00)             0 (       0)              
##>                                  END             1062997488 ( +0.00)    107379006.40 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             1062997488 ( +0.00)    107379006.40 (   +0.00)             0 (       0)              
##>                                  END             1062997488 ( +0.00)    107379006.40 (   +0.00)             0 (       0)           0  
##>                                  END             1062997488 ( +0.00)    107379006.40 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             1062997488 ( +0.00)    107379006.40 (   +0.00)             0 (       0)              
##>                                  END             1047365172 ( -1.47)    107379006.40 (   +0.00)             0 (       0)           0  
##>                                  END             1047365172 ( -1.47)    107379006.40 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START             1047365172 ( +0.00)    107379006.40 (   +0.00)             0 (       0)              
##>                                  END             1047365172 ( +0.00)    107379006.40 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             1047365172 ( +0.00)    107379006.40 (   +0.00)             0 (       0)              
##>                                  END             1047365172 ( +0.00)    107379006.40 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             1047365172 ( +0.00)    107379006.40 (   +0.00)             0 (       0)              
##>                                  END             1047365172 ( +0.00)    107379006.40 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             1047365172 ( +0.00)    107379006.40 (   +0.00)             0 (       0)              
##>                                  END             1047365172 ( +0.00)    107379006.40 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             1047365172 ( +0.00)    107379006.40 (   +0.00)             0 (       0)              
##>                                  END             1047365172 ( +0.00)    107379006.40 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             1047365172 ( +0.00)    107379006.40 (   +0.00)             0 (       0)              
##>                                  END             1047365172 ( +0.00)    107379006.40 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START             1047365172 ( +0.00)    107379006.40 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START             1047365172 ( +0.00)    107379006.40 (   +0.00)             0 (       0)              
##>                                  END             1047365172 ( +0.00)    107379006.40 (   +0.00)             0 (       0)           0  
##>                                  END             1047365172 ( +0.00)    107379006.40 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             1047365172 ( +0.00)    107379006.40 (   +0.00)             0 (       0)              
##>                                  END             1047365172 ( +0.00)    107379006.40 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             1047365172 ( +0.00)    107379006.40 (   +0.00)             0 (       0)              
##>                                  END             1047365172 ( +0.00)    107379006.40 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             1047365172 ( +0.00)    107379006.40 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             1047365172 ( +0.00)    107379006.40 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             1047365172 ( +0.00)    107379006.40 (   +0.00)             0 (       0)              
##>                                  END             1047365172 ( +0.00)    107379006.40 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             1047365172 ( +0.00)    107379006.40 (   +0.00)             0 (       0)              
##>                                  END             1047365172 ( +0.00)    107379006.40 (   +0.00)             0 (       0)           0  
##>                                  END             1047365172 ( +0.00)    107379006.40 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             1047365172 ( +0.00)    107379006.40 (   +0.00)             0 (       0)              
##>                                  END             1047365172 ( +0.00)    107379006.40 (   +0.00)             0 (       0)           0  
##>                                  END             1047365172 ( +0.00)    107379006.40 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START             1016100540 ( -2.99)    107379006.40 (   +0.00)             0 (       0)              
##>                                  END              977019750 ( -3.85)    107379006.40 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START              977019750 ( +0.00)    107379006.40 (   +0.00)             0 (       0)              
##>                                  END              977019750 ( +0.00)    107379006.40 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              977019750 ( +0.00)    107379006.40 (   +0.00)             0 (       0)              
##>                                  END              758167326 (-22.40)    107379006.40 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START              758167326 ( +0.00)    107379006.40 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START              758167326 ( +0.00)    107379006.40 (   +0.00)             0 (       0)              
##>                                  END              758167326 ( +0.00)    107379006.40 (   +0.00)             0 (       0)           0  
##>                                  END              758167326 ( +0.00)    107379006.40 (   +0.00)             0 (       0)           0  
##>create_score                    START              758167326 ( +0.00)     4824.00 (-107374182.40)             0 (       0)              
##>                                  END              758167326 ( +0.00)     4824.00 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c2
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_slow' configuration 2 for module 'CDN_DP_region_0_0_c2'.
          Optimizations applied to 'very_slow' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
              Prepare netlist for verification ...
              Prepare netlist for verification Done.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'proj_fm'.
      Removing temporary intermediate hierarchies under proj_fm
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: proj_fm, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: proj_fm, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         0.00 | 
| hlo_mux_reorder     |       0 |       0 |         0.00 | 
----------------------------------------------------------
              Optimizing muxes in design 'proj_fm'.
              Post blast muxes in design 'proj_fm'.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: proj_fm, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.008s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |         8.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                                                                                                Message Text                                                                                                  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-479 |Info    |  129 |Constant relational expression.                                                                                                                                                                               |
|          |        |      |A relational expression can evaluate to a constant when a variable is compared to a value which is outside the bounds of the variable.                                                                        |
| CDFG-500 |Info    |    1 |Unused module input port.                                                                                                                                                                                     |
|          |        |      |(In port definition within the module, the input port is not used in any assignment statements or conditional expressions for decision statements.                                                            |
| CDFG-508 |Warning |  257 |Removing unused register.                                                                                                                                                                                     |
|          |        |      |Genus removes the flip-flop or latch inferred for an unused signal or variable. To preserve the flip-flop or latch, set the hdl_preserve_unused_registers attribute to true or use a pragma in the RTL.       |
| CDFG-818 |Warning |    1 |Using default parameter value for module elaboration.                                                                                                                                                         |
| CDFG-893 |Info    |    2 |Optimized the MUX created for array read / write or variable shifter.                                                                                                                                         |
| DPOPT-1  |Info    |    1 |Optimizing datapath logic.                                                                                                                                                                                    |
| DPOPT-2  |Info    |    1 |Done optimizing datapath logic.                                                                                                                                                                               |
| DPOPT-3  |Info    |    1 |Implementing datapath configurations.                                                                                                                                                                         |
| DPOPT-4  |Info    |    1 |Done implementing datapath configurations.                                                                                                                                                                    |
| DPOPT-6  |Info    |    1 |Pre-processed datapath logic.                                                                                                                                                                                 |
| DPOPT-10 |Info    |    1 |Optimized a mux chain.                                                                                                                                                                                        |
| ELAB-1   |Info    |    1 |Elaborating Design.                                                                                                                                                                                           |
| ELAB-3   |Info    |    1 |Done Elaborating Design.                                                                                                                                                                                      |
| GB-6     |Info    |    1 |A datapath component has been ungrouped.                                                                                                                                                                      |
| LBR-161  |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                                                                                                                    |
| LBR-412  |Info    |    3 |Created nominal operating condition.                                                                                                                                                                          |
|          |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively)                               |
|          |        |      | , or by the default PVT values (1.0,1.0,1.0).                                                                                                                                                                |
| PHYS-93  |Warning |    1 |The design is not fully mapped.                                                                                                                                                                               |
|          |        |      |The original design intent derived from the RTL may no longer be available upon restoration.                                                                                                                  |
| PHYS-106 |Warning |    2 |Site already defined before, duplicated site will be ignored.                                                                                                                                                 |
| PHYS-752 |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                                                                  |
| SYNTH-1  |Info    |    1 |Synthesizing.                                                                                                                                                                                                 |
| TIM-1000 |Info    |    1 |Multimode clock gating check is disabled.                                                                                                                                                                     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
      Mapping 'proj_fm'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_51_49' of datapath component 'increment_unsigned_5_23'.
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        0		  0%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         7		100%
Total flip-flops                        7		100%
Total CG Modules                        0
    Automatically cost grouped 0 clock gate paths.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) proj_fm...
          Done structuring (delay-based) proj_fm
Multi-threaded Virtual Mapping    (2 threads, 2 of 2 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------
|  Id  |Sev  |Count |              Message Text               |
---------------------------------------------------------------
| GB-6 |Info |    1 |A datapath component has been ungrouped. |
---------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'in2out' target slack:   148 ps
Target path end-point (Port: proj_fm/out_wait)

         Pin                    Type       Fanout Load Arrival  
                                                  (fF)   (ps)   
----------------------------------------------------------------
(proj.sdc_line_15_3_1)       ext delay                          
chg_idx                 (u)  in port            1  3.8          
g116/in_1                                                       
g116/z                  (u)  unmapped_or2       8 30.4          
g117/in_0                                                       
g117/z                  (u)  unmapped_not       1  4.9          
out_wait                <<<  interconnect                       
                             out port                           
(proj.sdc_line_17_74_1)      ext delay                          
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                             path_delay                         
                             uncertainty                        
----------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Start-point  : chg_idx
End-point    : out_wait

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 4883ps.
 
Cost Group 'reg2out' target slack:   178 ps
Target path end-point (Port: proj_fm/out_wait)

         Pin                      Type          Fanout Load Arrival   
                                                       (fF)   (ps)    
----------------------------------------------------------------------
(clock clk)             <<<  launch                               0 R 
waddr_reg[0]/clk                                                      
waddr_reg[0]/q          (u)  unmapped_d_flop         5 19.0           
g129/in_1                                                             
g129/z                  (u)  unmapped_nand2          4 14.8           
g136/in_0                                                             
g136/z                  (u)  unmapped_complex4       8 29.6           
g116/in_0                                                             
g116/z                  (u)  unmapped_or2            8 29.6           
g117/in_0                                                             
g117/z                  (u)  unmapped_not            1  4.9           
out_wait                <<<  interconnect                             
                             out port                                 
(proj.sdc_line_17_74_1)      ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                  capture                          10000 R 
                             uncertainty                              
----------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : waddr_reg[0]/clk
End-point    : out_wait

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 6372ps.
 
Cost Group 'in2reg' target slack:   236 ps
Target path end-point (Pin: waddr_reg[3]/d)

         Pin                     Type          Fanout Load Arrival   
                                                      (fF)   (ps)    
---------------------------------------------------------------------
(clock clk)            <<<  launch                               0 R 
(proj.sdc_line_15_3_1)      ext delay                                
chg_idx                (u)  in port                 1  3.8           
g116/in_1                                                            
g116/z                 (u)  unmapped_or2            8 30.4           
g98/in_1                                                             
g98/z                  (u)  unmapped_complex2       1  3.8           
g100/in_0                                                            
g100/z                 (u)  unmapped_nand2          1  3.7           
waddr_reg[3]/d         <<<  unmapped_d_flop                          
waddr_reg[3]/clk            setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                 capture                          10000 R 
                            uncertainty                              
---------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : chg_idx
End-point    : waddr_reg[3]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 7704ps.
 
Cost Group 'reg2reg' target slack:   236 ps
Target path end-point (Pin: waddr_reg[6]/d)

      Pin                  Type          Fanout Load Arrival   
                                                (fF)   (ps)    
---------------------------------------------------------------
(clock clk)      <<<  launch                               0 R 
waddr_reg[0]/clk                                               
waddr_reg[0]/q   (u)  unmapped_d_flop         5 19.0           
g129/in_1                                                      
g129/z           (u)  unmapped_nand2          4 14.8           
g124/in_1                                                      
g124/z           (u)  unmapped_complex2       3 11.1           
g135/in_0                                                      
g135/z           (u)  unmapped_complex2       3 11.1           
g118/in_0                                                      
g118/z           (u)  unmapped_complex2       3 11.1           
g134/in_0                                                      
g134/z           (u)  unmapped_complex2       2  7.4           
g108/in_1                                                      
g108/z           (u)  unmapped_or2            1  3.7           
g109/in_1                                                      
g109/z           (u)  unmapped_nand2          1  3.8           
g87/in_1                                                       
g87/z            (u)  unmapped_nand2          1  3.7           
g88/in_1                                                       
g88/z            (u)  unmapped_nand2          1  3.8           
waddr_reg[6]/d   <<<  unmapped_d_flop                          
waddr_reg[6]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)           capture                          10000 R 
                      uncertainty                              
---------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : waddr_reg[0]/clk
End-point    : waddr_reg[6]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 8067ps.
 

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                     7        100.0
Excluded from State Retention       7        100.0
    - Will not convert              7        100.0
      - Preserved                   0          0.0
      - Power intent excluded       7        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 4, CPU_Time 3.9987099999999955
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:55(00:00:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:05:28 (Aug11) |  983.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:59(00:00:58) |  00:00:03(00:00:04) | 100.0(100.0) |   17:05:32 (Aug11) |   1.10 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:55(00:00:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:05:28 (Aug11) |  983.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:59(00:00:58) |  00:00:03(00:00:04) | 100.0(100.0) |   17:05:32 (Aug11) |   1.10 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:59(00:00:58) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:05:32 (Aug11) |   1.10 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -        63       379       983
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -        56       289      1100
##>G:Misc                               4
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        4
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'proj_fm' to generic gates.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
******************************************************
******************************************************
**   ENICSINFO: Starting stage technology_mapping   **
******************************************************
******************************************************
ENICSINFO: Current time is: 11/08/2024 17:05
ENICSINFO: ----------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 100.2 ps std_slew: 29.9 ps std_load: 3.8 fF
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Mapping. [SYNTH-4]
        : Mapping 'proj_fm' using 'low' effort.
Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:55(00:00:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:05:28 (Aug11) |  983.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:59(00:00:58) |  00:00:03(00:00:04) |  40.0( 36.4) |   17:05:32 (Aug11) |   1.10 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:59(00:00:58) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:05:32 (Aug11) |   1.10 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:05(00:01:05) |  00:00:06(00:00:07) |  60.0( 63.6) |   17:05:39 (Aug11) |   1.09 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:55(00:00:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:05:28 (Aug11) |  983.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:59(00:00:58) |  00:00:03(00:00:04) |  40.0( 33.3) |   17:05:32 (Aug11) |   1.10 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:59(00:00:58) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:05:32 (Aug11) |   1.10 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:05(00:01:05) |  00:00:06(00:00:07) |  60.0( 58.3) |   17:05:39 (Aug11) |   1.09 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:05(00:01:06) |  00:00:00(00:00:01) |   0.0(  8.3) |   17:05:40 (Aug11) |   1.09 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
      Mapping 'proj_fm'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) proj_fm...
          Done structuring (delay-based) proj_fm
Multi-threaded Virtual Mapping    (2 threads, 2 of 2 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------
|    Id    |Sev  |Count |                Message Text                 |
-----------------------------------------------------------------------
| PHYS-752 |Info |    1 |Partition Based Synthesis execution skipped. |
| SYNTH-2  |Info |    1 |Done synthesizing.                           |
| SYNTH-4  |Info |    1 |Mapping.                                     |
-----------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'in2out' target slack:   148 ps
Target path end-point (Port: proj_fm/out_wait)

         Pin                    Type       Fanout Load Arrival  
                                                  (fF)   (ps)   
----------------------------------------------------------------
(proj.sdc_line_15_3_1)       ext delay                          
chg_idx                 (u)  in port            1  3.8          
g116/in_1                                                       
g116/z                  (u)  unmapped_or2       8 30.4          
g117/in_0                                                       
g117/z                  (u)  unmapped_not       1  4.9          
out_wait                <<<  interconnect                       
                             out port                           
(proj.sdc_line_17_74_1)      ext delay                          
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                             path_delay                         
                             uncertainty                        
----------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Start-point  : chg_idx
End-point    : out_wait

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 4883ps.
 
Cost Group 'reg2out' target slack:   178 ps
Target path end-point (Port: proj_fm/out_wait)

         Pin                      Type          Fanout Load Arrival   
                                                       (fF)   (ps)    
----------------------------------------------------------------------
(clock clk)             <<<  launch                               0 R 
waddr_reg[0]/clk                                                      
waddr_reg[0]/q          (u)  unmapped_d_flop         5 19.0           
g129/in_1                                                             
g129/z                  (u)  unmapped_nand2          4 14.8           
g212/in_0                                                             
g212/z                  (u)  unmapped_complex6       8 29.6           
g116/in_0                                                             
g116/z                  (u)  unmapped_or2            8 29.6           
g117/in_0                                                             
g117/z                  (u)  unmapped_not            1  4.9           
out_wait                <<<  interconnect                             
                             out port                                 
(proj.sdc_line_17_74_1)      ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                  capture                          10000 R 
                             uncertainty                              
----------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : waddr_reg[0]/clk
End-point    : out_wait

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 6363ps.
 
Cost Group 'in2reg' target slack:   236 ps
Target path end-point (Pin: waddr_reg[6]/d)

         Pin                     Type          Fanout Load Arrival   
                                                      (fF)   (ps)    
---------------------------------------------------------------------
(clock clk)            <<<  launch                               0 R 
(proj.sdc_line_15_3_1)      ext delay                                
chg_idx                (u)  in port                 1  3.8           
g116/in_1                                                            
g116/z                 (u)  unmapped_or2            8 30.4           
g182/in_0                                                            
g182/z                 (u)  unmapped_complex2       1  3.8           
g183/in_1                                                            
g183/z                 (u)  unmapped_nand2          1  3.7           
waddr_reg[6]/d         <<<  unmapped_d_flop                          
waddr_reg[6]/clk            setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                 capture                          10000 R 
                            uncertainty                              
---------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : chg_idx
End-point    : waddr_reg[6]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 7704ps.
 
Cost Group 'reg2reg' target slack:   236 ps
Target path end-point (Pin: waddr_reg[6]/d)

      Pin                  Type          Fanout Load Arrival   
                                                (fF)   (ps)    
---------------------------------------------------------------
(clock clk)      <<<  launch                               0 R 
waddr_reg[0]/clk                                               
waddr_reg[0]/q   (u)  unmapped_d_flop         5 18.5           
g129/in_1                                                      
g129/z           (u)  unmapped_nand2          4 15.2           
g140/in_0                                                      
g140/z           (u)  unmapped_complex2       3 11.4           
g135/in_1                                                      
g135/z           (u)  unmapped_complex2       2  7.6           
g142/in_0                                                      
g142/z           (u)  unmapped_complex2       3 11.4           
g134/in_1                                                      
g134/z           (u)  unmapped_complex2       3 11.4           
g187/in_1                                                      
g187/z           (u)  unmapped_complex2       1  3.8           
g188/in_2                                                      
g188/z           (u)  unmapped_nand3          1  3.7           
g183/in_0                                                      
g183/z           (u)  unmapped_nand2          1  3.8           
waddr_reg[6]/d   <<<  unmapped_d_flop                          
waddr_reg[6]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)           capture                          10000 R 
                      uncertainty                              
---------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : waddr_reg[0]/clk
End-point    : waddr_reg[6]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 8007ps.
 
          Restructuring (delay-based) proj_fm...
          Done restructuring (delay-based) proj_fm
        Optimizing component proj_fm...
Multi-threaded Virtual Mapping    (2 threads, 2 of 2 CPUs usable)
Multi-threaded Technology Mapping (2 threads, 2 of 2 CPUs usable)
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
     Pin                   Type          Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock clk)          launch                                           0 R 
waddr_reg[1]/CK                                         0    +0       0 R 
waddr_reg[1]/QN      DFFRPQN_X1M_A9TL         2  7.0  134  +282     282 F 
g314/A                                                       +0     282   
g314/Y               INV_X2M_A9TL             1  4.9   65   +71     353 R 
g313/B                                                       +0     353   
g313/CO              ADDH_X1M_A9TL            2  7.1  124  +165     517 R 
g312/B                                                       +0     517   
g312/CO              ADDH_X1M_A9TL            1  4.9   96  +165     682 R 
g308/B                                                       +0     682   
g308/CO              ADDH_X1M_A9TL            2  5.6  105  +162     844 R 
g306/AN                                                      +0     844   
g306/Y               NOR2B_X1M_A9TL           3  8.4  274  +242    1086 R 
g302/B                                                       +0    1086   
g302/Y               NAND2_X1M_A9TL           3  8.5  166  +176    1263 F 
g298/B                                                       +0    1263   
g298/Y               NAND2_X1B_A9TL           1  3.5   95  +107    1370 R 
g292/B0                                                      +0    1370   
g292/Y               OAI211_X1M_A9TL          1  3.2  152  +111    1481 F 
g289/B0                                                      +0    1481   
g289/Y               OAI2XB1_X0P5M_A9TL       1  3.6  269  +171    1651 R 
waddr_reg[6]/D  <<<  DFFRPQN_X1M_A9TL                        +0    1651   
waddr_reg[6]/CK      setup                              0  +146    1797 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)          capture                                      10000 R 
                     uncertainty                            -50    9950 R 
--------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Timing slack :    8153ps 
Start-point  : waddr_reg[1]/CK
End-point    : waddr_reg[6]/D

         Pin                      Type          Fanout Load Slew Delay Arrival   
                                                       (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------
(clock clk)                 launch                                           0 R 
(proj.sdc_line_15_3_1)      ext delay                            +2000    2000 F 
chg_idx                     in port                  1  4.2   44    +7    2007 F 
g309/A                                                              +0    2007   
g309/Y                      NOR2_X2B_A9TL            8 21.2  315  +200    2206 R 
g289/A1N                                                            +0    2206   
g289/Y                      OAI2XB1_X0P5M_A9TL       1  3.6  269  +309    2515 R 
waddr_reg[6]/D         <<<  DFFRPQN_X1M_A9TL                        +0    2515   
waddr_reg[6]/CK             setup                              0  +146    2662 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                 capture                                      10000 R 
                            uncertainty                            -50    9950 R 
---------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Timing slack :    7288ps 
Start-point  : chg_idx
End-point    : waddr_reg[6]/D

         Pin                       Type          Fanout Load Slew Delay Arrival   
                                                        (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------
(clock clk)                  launch                                           0 R 
waddr_reg[1]/CK                                                 0    +0       0 R 
waddr_reg[1]/QN              DFFRPQN_X1M_A9TL         2  7.2  137  +286     286 R 
g314/A                                                               +0     286   
g314/Y                       INV_X2M_A9TL             1  4.9   51   +56     341 F 
g313/B                                                               +0     341   
g313/CO                      ADDH_X1M_A9TL            2  7.1   86  +136     477 F 
g311/B                                                               +0     477   
g311/Y                       NAND4XXXB_X1M_A9TL       1  4.3  212  +151     628 R 
g310/A                                                               +0     628   
g310/Y                       OR3_X1M_A9TL             8 20.0  287  +280     909 R 
g309/B                                                               +0     909   
g309/Y                       NOR2_X2B_A9TL            8 20.9  289  +284    1192 F 
out_wait                <<<  interconnect                     289    +0    1192 F 
                             out port                                +0    1192 F 
(proj.sdc_line_17_74_1)      ext delay                            +2000    3192 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                  capture                                      10000 R 
                             uncertainty                            -50    9950 R 
----------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Timing slack :    6758ps 
Start-point  : waddr_reg[1]/CK
End-point    : out_wait

         Pin                    Type        Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(proj.sdc_line_15_3_1)       ext delay                       +2000    2000 F 
chg_idx                      in port             1  4.2   44    +7    2007 F 
g309/A                                                          +0    2007   
g309/Y                       NOR2_X2B_A9TL       8 21.2  315  +200    2206 R 
out_wait                <<<  interconnect                315    +0    2206 R 
                             out port                           +0    2206 R 
(proj.sdc_line_17_74_1)      ext delay                       +2000    4206 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                             path_delay                               9000   
                             uncertainty                       -50    8950 R 
-----------------------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Timing slack :    4744ps 
Start-point  : chg_idx
End-point    : out_wait

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                  179        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
        in2out               148     4744              9000     (launch clock period: 10000)
       reg2out               178     6758             10000 
        in2reg               236     7288             10000 
       reg2reg               236     8153             10000 

 
Global incremental target info
==============================
Cost Group 'in2out' target slack:    96 ps
Target path end-point (Port: proj_fm/out_wait)

         Pin                    Type        Fanout Load Arrival  
                                                   (fF)   (ps)   
-----------------------------------------------------------------
(proj.sdc_line_15_3_1)       ext delay                           
chg_idx                      in port             1  4.2          
g309/A                                                           
g309/Y                       NOR2_X2B_A9TL       8 21.2          
out_wait                <<<  interconnect                        
                             out port                            
(proj.sdc_line_17_74_1)      ext delay                           
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                             path_delay                          
                             uncertainty                         
-----------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Start-point  : chg_idx
End-point    : out_wait

The global mapper estimates a slack for this path of 4728ps.
 
Cost Group 'reg2out' target slack:   116 ps
Target path end-point (Port: proj_fm/out_wait)

         Pin                       Type          Fanout Load Arrival   
                                                        (fF)   (ps)    
-----------------------------------------------------------------------
(clock clk)             <<<  launch                                0 R 
waddr_reg[1]/CK                                                        
waddr_reg[1]/QN              DFFRPQN_X1M_A9TL         2  7.2           
g314/A                                                                 
g314/Y                       INV_X2M_A9TL             1  4.9           
g313/B                                                                 
g313/CO                      ADDH_X1M_A9TL            2  7.1           
g311/B                                                                 
g311/Y                       NAND4XXXB_X1M_A9TL       1  4.3           
g310/A                                                                 
g310/Y                       OR3_X1M_A9TL             8 20.0           
g309/B                                                                 
g309/Y                       NOR2_X2B_A9TL            8 20.9           
out_wait                <<<  interconnect                              
                             out port                                  
(proj.sdc_line_17_74_1)      ext delay                                 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                  capture                           10000 R 
                             uncertainty                               
-----------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : waddr_reg[1]/CK
End-point    : out_wait

The global mapper estimates a slack for this path of 5765ps.
 
Cost Group 'reg2reg' target slack:   156 ps
Target path end-point (Pin: waddr_reg[6]/D (DFFRPQN_X1M_A9TL/D))

     Pin                   Type          Fanout Load Arrival   
                                                (fF)   (ps)    
---------------------------------------------------------------
(clock clk)     <<<  launch                                0 R 
waddr_reg[1]/CK                                                
waddr_reg[1]/QN      DFFRPQN_X1M_A9TL         2  7.0           
g314/A                                                         
g314/Y               INV_X2M_A9TL             1  4.9           
g313/B                                                         
g313/CO              ADDH_X1M_A9TL            2  7.1           
g312/B                                                         
g312/CO              ADDH_X1M_A9TL            1  4.9           
g308/B                                                         
g308/CO              ADDH_X1M_A9TL            2  5.6           
g306/AN                                                        
g306/Y               NOR2B_X1M_A9TL           3  8.4           
g302/B                                                         
g302/Y               NAND2_X1M_A9TL           3  8.5           
g298/B                                                         
g298/Y               NAND2_X1B_A9TL           1  3.5           
g292/B0                                                        
g292/Y               OAI211_X1M_A9TL          1  3.2           
g289/B0                                                        
g289/Y               OAI2XB1_X0P5M_A9TL       1  3.6           
waddr_reg[6]/D  <<<  DFFRPQN_X1M_A9TL                          
waddr_reg[6]/CK      setup                                     
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)          capture                           10000 R 
                     uncertainty                               
---------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : waddr_reg[1]/CK
End-point    : waddr_reg[6]/D

The global mapper estimates a slack for this path of 7148ps.
 
Cost Group 'in2reg' target slack:   156 ps
Target path end-point (Pin: waddr_reg[6]/D (DFFRPQN_X1M_A9TL/D))

         Pin                      Type          Fanout Load Arrival   
                                                       (fF)   (ps)    
----------------------------------------------------------------------
(clock clk)            <<<  launch                                0 R 
(proj.sdc_line_15_3_1)      ext delay                                 
chg_idx                     in port                  1  4.2           
g309/A                                                                
g309/Y                      NOR2_X2B_A9TL            8 21.2           
g289/A1N                                                              
g289/Y                      OAI2XB1_X0P5M_A9TL       1  3.6           
waddr_reg[6]/D         <<<  DFFRPQN_X1M_A9TL                          
waddr_reg[6]/CK             setup                                     
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                           10000 R 
                            uncertainty                               
----------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : chg_idx
End-point    : waddr_reg[6]/D

The global mapper estimates a slack for this path of 7272ps.
 
 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
     Pin                   Type          Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock clk)          launch                                           0 R 
waddr_reg[0]/CK                                         0    +0       0 R 
waddr_reg[0]/QN      SDFFRPQN_X1M_A9TL        2  6.6  130  +277     277 F 
g317/A                                                       +0     277   
g317/Y               INV_X1M_A9TL             1  4.7   94   +98     375 R 
g313/A                                                       +0     375   
g313/CO              ADDH_X1M_A9TL            2  7.1  124  +171     546 R 
g312/B                                                       +0     546   
g312/CO              ADDH_X1M_A9TL            1  4.9   97  +165     711 R 
g308/B                                                       +0     711   
g308/CO              ADDH_X1M_A9TL            2  5.6  106  +163     874 R 
g306/AN                                                      +0     874   
g306/Y               NOR2B_X1M_A9TL           3  8.4  274  +242    1116 R 
g302/B                                                       +0    1116   
g302/Y               NAND2_X1M_A9TL           3  8.5  166  +176    1292 F 
g298/B                                                       +0    1292   
g298/Y               NAND2_X1B_A9TL           1  3.5   95  +107    1400 R 
g292/B0                                                      +0    1400   
g292/Y               OAI211_X1M_A9TL          1  3.2  152  +111    1510 F 
g289/B0                                                      +0    1510   
g289/Y               OAI2XB1_X0P5M_A9TL       1  3.6  269  +171    1681 R 
waddr_reg[6]/D  <<<  DFFRPQN_X1M_A9TL                        +0    1681   
waddr_reg[6]/CK      setup                              0  +146    1827 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)          capture                                      10000 R 
                     uncertainty                            -50    9950 R 
--------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Timing slack :    8123ps 
Start-point  : waddr_reg[0]/CK
End-point    : waddr_reg[6]/D

         Pin                      Type          Fanout Load Slew Delay Arrival   
                                                       (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------
(clock clk)                 launch                                           0 R 
(proj.sdc_line_15_3_1)      ext delay                            +2000    2000 F 
chg_idx                     in port                  1  4.2   44    +7    2007 F 
g309/A                                                              +0    2007   
g309/Y                      NOR2_X2B_A9TL            8 20.9  311  +197    2204 R 
g289/A1N                                                            +0    2204   
g289/Y                      OAI2XB1_X0P5M_A9TL       1  3.6  269  +308    2512 R 
waddr_reg[6]/D         <<<  DFFRPQN_X1M_A9TL                        +0    2512   
waddr_reg[6]/CK             setup                              0  +146    2658 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                 capture                                      10000 R 
                            uncertainty                            -50    9950 R 
---------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Timing slack :    7292ps 
Start-point  : chg_idx
End-point    : waddr_reg[6]/D

         Pin                       Type          Fanout Load Slew Delay Arrival   
                                                        (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------
(clock clk)                  launch                                           0 R 
waddr_reg[0]/CK                                                 0    +0       0 R 
waddr_reg[0]/QN              SDFFRPQN_X1M_A9TL        2  6.6  130  +277     277 F 
g317/A                                                               +0     277   
g317/Y                       INV_X1M_A9TL             1  4.7   94   +98     375 R 
g313/A                                                               +0     375   
g313/CO                      ADDH_X1M_A9TL            2  7.1  124  +171     546 R 
g311/B                                                               +0     546   
g311/Y                       NAND4XXXB_X1M_A9TL       1  4.2  182  +149     695 F 
g310/A                                                               +0     695   
g310/Y                       OR3_X1M_A9TL             8 20.0  200  +262     957 F 
g309/B                                                               +0     957   
g309/Y                       NOR2_X2B_A9TL            8 20.9  311  +261    1218 R 
out_wait                <<<  interconnect                     311    +0    1218 R 
                             out port                                +0    1218 R 
(proj.sdc_line_17_74_1)      ext delay                            +2000    3218 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                  capture                                      10000 R 
                             uncertainty                            -50    9950 R 
----------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Timing slack :    6732ps 
Start-point  : waddr_reg[0]/CK
End-point    : out_wait

         Pin                    Type        Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(proj.sdc_line_15_3_1)       ext delay                       +2000    2000 F 
chg_idx                      in port             1  4.2   44    +7    2007 F 
g309/A                                                          +0    2007   
g309/Y                       NOR2_X2B_A9TL       8 20.9  311  +197    2204 R 
out_wait                <<<  interconnect                311    +0    2204 R 
                             out port                           +0    2204 R 
(proj.sdc_line_17_74_1)      ext delay                       +2000    4204 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                             path_delay                               9000   
                             uncertainty                       -50    8950 R 
-----------------------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Timing slack :    4746ps 
Start-point  : chg_idx
End-point    : out_wait

 
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr                 174        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
        in2out                96     4746              9000     (launch clock period: 10000)
       reg2out               116     6732             10000 
        in2reg               156     7292             10000 
       reg2reg               156     8123             10000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                     7        100.0
Excluded from State Retention       7        100.0
    - Will not convert              7        100.0
      - Preserved                   0          0.0
      - Power intent excluded       7        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 2, CPU_Time 1.9898510000000016
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:55(00:00:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:05:28 (Aug11) |  983.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:59(00:00:58) |  00:00:03(00:00:04) |  33.4( 28.6) |   17:05:32 (Aug11) |   1.10 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:59(00:00:58) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:05:32 (Aug11) |   1.10 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:05(00:01:05) |  00:00:06(00:00:07) |  50.0( 50.0) |   17:05:39 (Aug11) |   1.09 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:05(00:01:06) |  00:00:00(00:00:01) |   0.0(  7.1) |   17:05:40 (Aug11) |   1.09 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:07(00:01:08) |  00:00:01(00:00:02) |  16.6( 14.3) |   17:05:42 (Aug11) |   1.09 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/proj_fm/fv_map.fv.json' for netlist 'fv/proj_fm/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/proj_fm/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/proj_fm/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 2, CPU_Time 2.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:55(00:00:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:05:28 (Aug11) |  983.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:59(00:00:58) |  00:00:03(00:00:04) |  28.6( 25.0) |   17:05:32 (Aug11) |   1.10 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:59(00:00:58) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:05:32 (Aug11) |   1.10 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:05(00:01:05) |  00:00:06(00:00:07) |  42.9( 43.8) |   17:05:39 (Aug11) |   1.09 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:05(00:01:06) |  00:00:00(00:00:01) |   0.0(  6.2) |   17:05:40 (Aug11) |   1.09 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:07(00:01:08) |  00:00:01(00:00:02) |  14.2( 12.5) |   17:05:42 (Aug11) |   1.09 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:09(00:01:10) |  00:00:02(00:00:02) |  14.3( 12.5) |   17:05:44 (Aug11) |   1.09 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:55(00:00:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:05:28 (Aug11) |  983.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:59(00:00:58) |  00:00:03(00:00:04) |  28.6( 25.0) |   17:05:32 (Aug11) |   1.10 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:59(00:00:58) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:05:32 (Aug11) |   1.10 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:05(00:01:05) |  00:00:06(00:00:07) |  42.9( 43.8) |   17:05:39 (Aug11) |   1.09 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:05(00:01:06) |  00:00:00(00:00:01) |   0.0(  6.2) |   17:05:40 (Aug11) |   1.09 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:07(00:01:08) |  00:00:01(00:00:02) |  14.2( 12.5) |   17:05:42 (Aug11) |   1.09 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:09(00:01:10) |  00:00:02(00:00:02) |  14.3( 12.5) |   17:05:44 (Aug11) |   1.09 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:09(00:01:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:05:44 (Aug11) |   1.09 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:proj_fm ... 

    Automatically cost grouped 0 clock gate paths.
  Decloning clock-gating logic from design:proj_fm
Info    : Could not declone clock-gating instances. [POPT-51]
        : There are no clock-gating instances in the design 'design:proj_fm'.
        : The design should have 2 or more clock-gating instances for decloning.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
Time taken by ConstProp Step: 00:00:00
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:55(00:00:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:05:28 (Aug11) |  983.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:59(00:00:58) |  00:00:03(00:00:04) |  28.6( 25.0) |   17:05:32 (Aug11) |   1.10 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:59(00:00:58) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:05:32 (Aug11) |   1.10 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:05(00:01:05) |  00:00:06(00:00:07) |  42.9( 43.8) |   17:05:39 (Aug11) |   1.09 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:05(00:01:06) |  00:00:00(00:00:01) |   0.0(  6.2) |   17:05:40 (Aug11) |   1.09 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:07(00:01:08) |  00:00:01(00:00:02) |  14.2( 12.5) |   17:05:42 (Aug11) |   1.09 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:09(00:01:10) |  00:00:02(00:00:02) |  14.3( 12.5) |   17:05:44 (Aug11) |   1.09 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:09(00:01:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:05:44 (Aug11) |   1.09 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:09(00:01:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:05:44 (Aug11) |   1.09 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                   172        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                  172        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_tns                    172        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 6, CPU_Time 5.9990159999999975
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:55(00:00:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:05:28 (Aug11) |  983.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:59(00:00:58) |  00:00:03(00:00:04) |  20.0( 18.2) |   17:05:32 (Aug11) |   1.10 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:59(00:00:58) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:05:32 (Aug11) |   1.10 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:05(00:01:05) |  00:00:06(00:00:07) |  30.0( 31.8) |   17:05:39 (Aug11) |   1.09 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:05(00:01:06) |  00:00:00(00:00:01) |   0.0(  4.5) |   17:05:40 (Aug11) |   1.09 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:07(00:01:08) |  00:00:01(00:00:02) |  10.0(  9.1) |   17:05:42 (Aug11) |   1.09 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:09(00:01:10) |  00:00:02(00:00:02) |  10.0(  9.1) |   17:05:44 (Aug11) |   1.09 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:09(00:01:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:05:44 (Aug11) |   1.09 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:09(00:01:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:05:44 (Aug11) |   1.09 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:15(00:01:16) |  00:00:05(00:00:06) |  30.0( 27.3) |   17:05:50 (Aug11) |   1.10 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:55(00:00:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:05:28 (Aug11) |  983.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:59(00:00:58) |  00:00:03(00:00:04) |  20.0( 18.2) |   17:05:32 (Aug11) |   1.10 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:59(00:00:58) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:05:32 (Aug11) |   1.10 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:05(00:01:05) |  00:00:06(00:00:07) |  30.0( 31.8) |   17:05:39 (Aug11) |   1.09 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:05(00:01:06) |  00:00:00(00:00:01) |   0.0(  4.5) |   17:05:40 (Aug11) |   1.09 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:07(00:01:08) |  00:00:01(00:00:02) |  10.0(  9.1) |   17:05:42 (Aug11) |   1.09 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:09(00:01:10) |  00:00:02(00:00:02) |  10.0(  9.1) |   17:05:44 (Aug11) |   1.09 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:09(00:01:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:05:44 (Aug11) |   1.09 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:09(00:01:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:05:44 (Aug11) |   1.09 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:15(00:01:16) |  00:00:05(00:00:06) |  30.0( 27.3) |   17:05:50 (Aug11) |   1.10 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:15(00:01:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:05:50 (Aug11) |   1.10 GB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -        56       289      1094
##>M:Pre Cleanup                        0         -         -        56       289      1094
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      2         -         -        33       122      1095
##>M:Const Prop                         0      4745         0        33       122      1095
##>M:Cleanup                            6      4745         0        33       122      1100
##>M:MBCI                               0         -         -        33       122      1100
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               3
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       11
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'proj_fm'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
************************************************
************************************************
**   ENICSINFO: Starting stage post_syn_opt   **
************************************************
************************************************
ENICSINFO: Current time is: 11/08/2024 17:05
ENICSINFO: ----------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'proj_fm' using 'low' effort.
    Automatically cost grouped 0 clock gate paths.
  Decloning clock-gating logic from design:proj_fm
Forcing hierarchical CG on for clock_gating declone -hier
Info    : Could not declone clock-gating instances. [POPT-51]
        : There are no clock-gating instances in the design 'design:proj_fm'.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_iopt                   172        0         0         0        0        0
-------------------------------------------------------------------------------
 const_prop                  172        0         0         0        0        0
 simp_cc_inputs              170        0         0         0        0        0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                  170        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------
|   Id    |  Sev   |Count |                                  Message Text                                   |
-------------------------------------------------------------------------------------------------------------
| CFM-1   |Info    |    1 |Wrote dofile.                                                                    |
| CFM-5   |Info    |    1 |Wrote formal verification information.                                           |
| CPI-506 |Warning |    1 |Command 'commit_power_intent' cannot proceed as there is no power intent loaded. |
| PA-7    |Info    |    4 |Resetting power analysis results.                                                |
|         |        |      |All computed switching activities are removed.                                   |
| POPT-51 |Info    |    2 |Could not declone clock-gating instances.                                        |
|         |        |      |The design should have 2 or more clock-gating instances for decloning.           |
| SYNTH-5 |Info    |    1 |Done mapping.                                                                    |
| SYNTH-7 |Info    |    1 |Incrementally optimizing.                                                        |
-------------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'proj_fm'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(genus_fm.tcl) 188: enics_report_timing $design(synthesis_reports) 
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
@file(genus_fm.tcl) 189: set post_synth_reports [list \
    report_area \
    report_gates \
    report_hierarchy \
    report_clock_gating \
    report_design_rules \
    report_dp \
    report_qor \
]
@file(genus_fm.tcl) 198: foreach rpt $post_synth_reports {
    enics_message "$rpt" medium
    $rpt
    $rpt > "$design(synthesis_reports)/post_opt/${rpt}.rpt"
}

ENICSINFO: report_area
----------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  05:05:51 pm
  Module:                 proj_fm
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Instance Module  Cell Count  Cell Area  Net Area   Total Area 
--------------------------------------------------------------
proj_fm                  33    120.960    49.107      170.067 

ENICSINFO: report_gates
-----------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  05:05:51 pm
  Module:                 proj_fm
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                                       
       Gate         Instances   Area                        Library                      
-----------------------------------------------------------------------------------------
ADDH_X1M_A9TL               3   14.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21B_X1M_A9TL              1    2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21_X1M_A9TL               2    5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFRPQN_X1M_A9TL            6   49.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X0P5B_A9TH              1    1.080    sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 
INV_X1M_A9TL                5    5.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2B_X1M_A9TL             3    6.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X1M_A9TL            1    2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1B_A9TL              1    1.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1M_A9TL              1    1.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4XXXB_X1M_A9TL          1    2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2B_X1M_A9TL              1    2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X2B_A9TL               1    2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI211_X1M_A9TL             2    5.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X0P5M_A9TL          1    2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X0P5M_A9TL              1    1.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR3_X1M_A9TL                1    3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
SDFFRPQN_X1M_A9TL           1   10.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
-----------------------------------------------------------------------------------------
total                      33  120.960                                                   


                    Library                    Instances   Area  Instances % 
-----------------------------------------------------------------------------
sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c         1   1.080         3.0 
sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c        32 119.880        97.0 

                                        
     Type      Instances   Area  Area % 
----------------------------------------
sequential             7  60.120   49.7 
inverter               6   6.480    5.4 
logic                 20  54.360   44.9 
physical_cells         0   0.000    0.0 
----------------------------------------
total                 33 120.960  100.0 


ENICSINFO: report_hierarchy
---------------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  05:05:52 pm
  Module:                 proj_fm
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

 
  Hierarchy Report Format : 
 
    level instance ( module ) <status>
 
    status :    preserve_<value> -- indicating preserve hierachy or inherited_preserve value
           :    blackbox --  indicating  unresolved instance
 
==================================================================

 0 proj_fm

ENICSINFO: report_clock_gating
------------------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  05:05:52 pm
  Module:                 proj_fm
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Summary
-------
--------------------------------------------------------------------------
            Category            Number     %    Average Toggle Saving %   
--------------------------------------------------------------------------
 Total Clock Gating Instances        0  100.00                         -  
--------------------------------------------------------------------------
 RC Clock Gating Instances           0    0.00                      0.00  
 Non-RC Clock Gating Instances       0    0.00                      0.00  
--------------------------------------------------------------------------
 RC Gated Flip-flops                 0    0.00                      0.00  
 Non-RC Gated Flip-flops             0    0.00                      0.00  
--------------------------------------------------------------------------
 Total Gated Flip-flops              0    0.00                         -  
 Total Ungated Flip-flops            7  100.00                         -  
 Register bank width too small       7  100.00                         -  
--------------------------------------------------------------------------
 Total Flip-flops                    7  100.00                         -  
--------------------------------------------------------------------------


Multibit Flip-flop Summary
--------------------------
-------------------------------------------------------
Width     Number     Bits     RC Gated     Ungated     
-------------------------------------------------------
1-bit     7          7        0 (0.00%)    7 (100.00%) 
-------------------------------------------------------





ENICSINFO: report_design_rules
------------------------------
        Initializing DRC engine.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  05:05:52 pm
  Module:                 proj_fm
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Max_transition design rule: no violations.


Max_capacitance design rule: no violations.


Max_fanout design rule: no violations.




ENICSINFO: report_dp
--------------------
Beginning report datapath command
Command: report datapath 
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  05:05:52 pm
  Module:                 proj_fm
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


      Type       CellArea Percentage 
-------------------------------------
datapath modules     0.00       0.00 
external muxes       0.00       0.00 
others             120.96     100.00 
-------------------------------------
total              120.96     100.00 

Beginning report datapath command

ENICSINFO: report_qor
---------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  05:05:52 pm
  Module:                 proj_fm
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Timing
--------

Clock  Period 
--------------
clk   10000.0 


  Cost    Critical         Violating 
 Group   Path Slack  TNS     Paths   
-------------------------------------
clk        No paths   0.0            
default    No paths   0.0            
in2out       4745.1   0.0          0 
in2reg       7400.0   0.0          0 
reg2out      6731.6   0.0          0 
reg2reg      8194.4   0.0          0 
-------------------------------------
Total                 0.0          0 

Instance Count
--------------
Leaf Instance Count             33 
Physical Instance count          0 
Sequential Instance Count        7 
Combinational Instance Count    26 
Hierarchical Instance Count      0 

Area
----
Cell Area                          120.960
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    120.960
Net Area                           49.107
Total Area (Cell+Physical+Net)     170.067

Max Fanout                         64 (out_rdata[63])
Min Fanout                         0 (n_28)
Average Fanout                     2.9
Terms to net ratio                 2.4167
Terms to instance ratio            3.5152
Runtime                            76.987346 seconds
Elapsed Runtime                    88 seconds
Genus peak memory usage            6882.75 
Innovus peak memory usage          no_value 
Hostname                           ip-10-0-112-224.eu-central-1.compute.internal
@file(genus_fm.tcl) 203: report_timing > $design(export_dir)/post_synth/$design(TOPLEVEL)_worst_timing.rpt
@file(genus_fm.tcl) 209: enics_start_stage "export_design"
*************************************************
*************************************************
**   ENICSINFO: Starting stage export_design   **
*************************************************
*************************************************
ENICSINFO: Current time is: 11/08/2024 17:05
ENICSINFO: ----------------------------------
@file(genus_fm.tcl) 210: write_db $design(TOPLEVEL) -to_file "$design(export_dir)/post_synth/$design(TOPLEVEL).db" 
Finished exporting design database to file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_synth/proj_fm.db' for 'proj_fm' (command execution time mm:ss cpu = 00:00, real = 00:01).
@file(genus_fm.tcl) 211: write_design -base_name "$design(export_dir)/post_synth/$design(TOPLEVEL)" -innovus
Warning : This command will be obsolete in a next major release. [TUI-37]
        : Option '-innovus' is being obsoleted. Use 'write_db -common' for saving design databases to operate with other Cadence tools. Use 'write_design' in future releases for saving files for operations with non-Cadence tools.

(write_design): Writing Innovus content. Constraint interface is: 'mmmc2'
(write_design): Writing Genus content. Constraint interface is 'smsc'
Exporting design data for 'proj_fm' to /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_synth/proj_fm...
%# Begin write_design (08/11 17:05:53, mem=5203.46M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
No loop breaker instances found (cdn_loop_breaker).
File /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_synth/proj_fm.mmmc.tcl has been written.
Finished SDC export (command execution time mm:ss (real) = 00:02).
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_synth/proj_fm.default_emulate_constraint_mode.sdc has been written
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_synth/proj_fm.default_emulate_constraint_mode.sdc has been written
Info    : Innovus executable found. [INVS-8] [launch_innovus]
        : Using the Innovus executable specified by the user path (/apps/cadence/INNOVUS/21.15/tools/bin/innovus)
        : The specified Innovus executable will be used for the Innovus batch jobs.

Number of user defined NDR nets found: 0

Number of NDR nets found: 0
Number of nets with minimum layer assignments: 0

** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_synth/proj_fm.invs_setup.tcl in an Innovus session.
** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_synth/proj_fm.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'proj_fm' (command execution time mm:ss cpu = 00:05, real = 00:08).
.
%# End write_design (08/11 17:06:01, total cpu=08:00:05, real=08:00:08, peak res=1132.80M, current mem=5217.46M)
@file(genus_fm.tcl) 212: write_hdl > $design(postsyn_netlist)
@file(genus_fm.tcl) 213: write_sdf > "$design(export_dir)/post_synth/$design(TOPLEVEL).sdf"
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
#@ End verbose source ../scripts/genus_fm.tcl

Another Ctrl-C within 1 second will terminate the tool.
CURRENT RESOURCES: RT {elapsed: 555s, ST: 97s, FG: 97s, CPU: 5.4%}, MEM {curr: 5.1G, peak: 6.7G, phys curr: 1.1G, phys peak: 1.1G}, SYS {load: 0.8, cpu: 2, total: 7.5G, free: 3.1G}
Abnormal exit.
