// Seed: 3523352617
module module_0 (
    output wand id_0,
    input tri0 id_1,
    input wire id_2,
    input supply0 id_3,
    output tri0 id_4,
    output wire id_5
);
  final id_4 = (1);
  assign id_5 = 1;
  wire id_7;
  assign id_4 = id_3;
  wire id_8;
  wire id_9;
  assign id_0 = 1'b0;
  assign id_5 = id_2;
  wor id_10 = 1;
endmodule
module module_1 (
    output wor id_0,
    output tri0 id_1,
    input tri0 id_2
    , id_18,
    input uwire id_3,
    input tri id_4,
    input tri0 id_5,
    output wand id_6,
    input wand id_7,
    input supply0 id_8,
    input wor id_9,
    output tri1 id_10,
    output uwire id_11,
    output wor id_12,
    input tri0 id_13,
    input wor id_14,
    input uwire id_15,
    input uwire id_16
);
  logic [7:0] id_19;
  wire id_20;
  logic [7:0] id_21;
  for (id_22 = 1; id_15 == 1; id_21[1] = 1) begin
    wire id_23;
  end
  wire id_24, id_25, id_26, id_27, id_28;
  module_0(
      id_0, id_16, id_14, id_14, id_12, id_10
  );
  logic [7:0] id_29, id_30, id_31, id_32, id_33;
  wire id_34, id_35;
  always id_32[1'b0] <= 1;
  id_36 :
  assert property (@(1 ^ 1'b0 or 1) id_19[1])
  else;
  wire id_37;
endmodule
