/* $Id: ui_pure_defi_fap21v_acc.h,v 1.2 Broadcom SDK $
 * $Copyright: (c) 2016 Broadcom.
 * Broadcom Proprietary and Confidential. All rights reserved.$
*/


#ifndef __UI_PURE_DEFI_FAP21V_ACC_INCLUDED__
/* { */
#define __UI_PURE_DEFI_FAP21V_ACC_INCLUDED__

#ifdef  __cplusplus
extern "C" {
#endif

#ifdef _MSC_VER
  /*
   * On MS-Windows platform this attribute is not defined.
   */
  #define __ATTRIBUTE_PACKED__
  #pragma pack(push)
  #pragma pack(1)

#elif __GNUC__
    /*
     * GNUC packing attribute
     */
     #define __ATTRIBUTE_PACKED__  __attribute__ ((packed))
#else
     #error  "Add your system support for packed attribute."
#endif

#define PARAM_FAP21V_ACC_DIRECT_INSTANCE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1)
#define PARAM_FAP21V_ACC_DIRECT_WRITE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2)
#define PARAM_FAP21V_ACC_INDIRECT_WRITE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3)
#define PARAM_FAP21V_ACC_DIRECT_READ_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 4)
#define PARAM_FAP21V_ACC_INDIRECT_READ_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 5)
#define PARAM_FAP21V_ACC_DIRECT_ADDRESS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 6)
#define PARAM_FAP21V_ACC_DIRECT_ADDRESS_SHIFT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 7)
#define PARAM_FAP21V_ACC_DIRECT_ADDRESS_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 8)

/*
 * Note:
 * the following definitions must range between PARAM_FAP21V_ACC_START_RANGE_ID
 * and PARAM_FAP21V_ACC_END_RANGE_ID.
 * See ui_pure_defi.h
 */
#define PARAM_FAP21V_ACC_DIRECT_CIB_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 20)
#define PARAM_FAP21V_ACC_DIRECT_CIB_GCI_2_EVENT_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 21)
#define PARAM_FAP21V_ACC_DIRECT_CIB_GCI_2_EVENT_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 22)
#define PARAM_FAP21V_ACC_DIRECT_CIB_GCI_2_EVENT_COUNTER_REG_GCI2_EVNT_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 23)
#define PARAM_FAP21V_ACC_DIRECT_CIB_GCI_2_EVENT_COUNTER_REG_GCI2_EVNT_CNT_OVF_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 24)
#define PARAM_FAP21V_ACC_DIRECT_CIB_GCI_1_EVENT_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 25)
#define PARAM_FAP21V_ACC_DIRECT_CIB_GCI_1_EVENT_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 26)
#define PARAM_FAP21V_ACC_DIRECT_CIB_GCI_1_EVENT_COUNTER_REG_GCI1_EVNT_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 27)
#define PARAM_FAP21V_ACC_DIRECT_CIB_GCI_1_EVENT_COUNTER_REG_GCI1_EVNT_CNT_OVF_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 28)
#define PARAM_FAP21V_ACC_DIRECT_CIB_CIB_CONFIG_0_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 29)
#define PARAM_FAP21V_ACC_DIRECT_CIB_CIB_CONFIG_0_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 30)
#define PARAM_FAP21V_ACC_DIRECT_CIB_CIB_CONFIG_0_REG_LKY_BKT_MAX_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 31)
#define PARAM_FAP21V_ACC_DIRECT_CIB_CIB_CONFIG_0_REG_LKY_BKT_CNG_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 32)
#define PARAM_FAP21V_ACC_DIRECT_CIB_CIB_STATUS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 33)
#define PARAM_FAP21V_ACC_DIRECT_CIB_CIB_STATUS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 34)
#define PARAM_FAP21V_ACC_DIRECT_CIB_CIB_STATUS_REG_MCI0_ON_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 35)
#define PARAM_FAP21V_ACC_DIRECT_CIB_CIB_STATUS_REG_MCI1_ON_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 36)
#define PARAM_FAP21V_ACC_DIRECT_CIB_CIB_STATUS_REG_LKY_BKT1_CNG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 37)
#define PARAM_FAP21V_ACC_DIRECT_CIB_CIB_STATUS_REG_LKY_BKT2_CNG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 38)
#define PARAM_FAP21V_ACC_DIRECT_CIB_CIB_STATUS_REG_LKY_BKT3_CNG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 39)
#define PARAM_FAP21V_ACC_DIRECT_CIB_CIB_STATUS_REG_MCI0_EVNT_CNT_OVF_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 40)
#define PARAM_FAP21V_ACC_DIRECT_CIB_CIB_STATUS_REG_MCI1_EVNT_CNT_OVF_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 41)
#define PARAM_FAP21V_ACC_DIRECT_CIB_CIB_STATUS_REG_GCI1_EVNT_CNT_OVF_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 42)
#define PARAM_FAP21V_ACC_DIRECT_CIB_CIB_STATUS_REG_GCI2_EVNT_CNT_OVF_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 43)
#define PARAM_FAP21V_ACC_DIRECT_CIB_CIB_STATUS_REG_GCI3_EVNT_CNT_OVF_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 44)
#define PARAM_FAP21V_ACC_DIRECT_CIB_MCI0_ON_EVENT_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 45)
#define PARAM_FAP21V_ACC_DIRECT_CIB_MCI0_ON_EVENT_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 46)
#define PARAM_FAP21V_ACC_DIRECT_CIB_MCI0_ON_EVENT_COUNTER_REG_MCI0_EVNT_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 47)
#define PARAM_FAP21V_ACC_DIRECT_CIB_MCI0_ON_EVENT_COUNTER_REG_MCI0_EVNT_CNT_OVF_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 48)
#define PARAM_FAP21V_ACC_DIRECT_CIB_LEAKY_BUCKETS_VALUE_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 49)
#define PARAM_FAP21V_ACC_DIRECT_CIB_LEAKY_BUCKETS_VALUE_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 50)
#define PARAM_FAP21V_ACC_DIRECT_CIB_LEAKY_BUCKETS_VALUE_REG_LKY_BKT_VAL1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 51)
#define PARAM_FAP21V_ACC_DIRECT_CIB_LEAKY_BUCKETS_VALUE_REG_LKY_BKT_VAL2_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 52)
#define PARAM_FAP21V_ACC_DIRECT_CIB_LEAKY_BUCKETS_VALUE_REG_LKY_BKT_VAL3_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 53)
#define PARAM_FAP21V_ACC_DIRECT_CIB_LEAKY_BUCKETS_VALUE_REG_CNG_FLAG1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 54)
#define PARAM_FAP21V_ACC_DIRECT_CIB_LEAKY_BUCKETS_VALUE_REG_CNG_FLAG2_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 55)
#define PARAM_FAP21V_ACC_DIRECT_CIB_LEAKY_BUCKETS_VALUE_REG_CNG_FLAG3_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 56)
#define PARAM_FAP21V_ACC_DIRECT_CIB_CIB_CONFIG_3_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 57)
#define PARAM_FAP21V_ACC_DIRECT_CIB_CIB_CONFIG_3_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 58)
#define PARAM_FAP21V_ACC_DIRECT_CIB_CIB_CONFIG_3_REG_HOLD_MCIPRD_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 59)
#define PARAM_FAP21V_ACC_DIRECT_CIB_MCI1_ON_EVENT_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 60)
#define PARAM_FAP21V_ACC_DIRECT_CIB_MCI1_ON_EVENT_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 61)
#define PARAM_FAP21V_ACC_DIRECT_CIB_MCI1_ON_EVENT_COUNTER_REG_MCI1_EVNT_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 62)
#define PARAM_FAP21V_ACC_DIRECT_CIB_MCI1_ON_EVENT_COUNTER_REG_MCI1_EVNT_CNT_OVF_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 63)
#define PARAM_FAP21V_ACC_DIRECT_CIB_GCI_3_EVENT_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 64)
#define PARAM_FAP21V_ACC_DIRECT_CIB_GCI_3_EVENT_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 65)
#define PARAM_FAP21V_ACC_DIRECT_CIB_GCI_3_EVENT_COUNTER_REG_GCI3_EVNT_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 66)
#define PARAM_FAP21V_ACC_DIRECT_CIB_GCI_3_EVENT_COUNTER_REG_GCI3_EVNT_CNT_OVF_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 67)
#define PARAM_FAP21V_ACC_DIRECT_CIB_CIB_CONFIG_1_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 68)
#define PARAM_FAP21V_ACC_DIRECT_CIB_CIB_CONFIG_1_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 69)
#define PARAM_FAP21V_ACC_DIRECT_CIB_CIB_CONFIG_1_REG_LKY_BKT_DCR_RATE1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 70)
#define PARAM_FAP21V_ACC_DIRECT_CIB_CIB_CONFIG_1_REG_LKY_BKT_DCR_RATE2_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 71)
#define PARAM_FAP21V_ACC_DIRECT_CIB_CIB_CONFIG_1_REG_LKY_BKT_DCR_RATE3_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 72)
#define PARAM_FAP21V_ACC_DIRECT_DRC_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 73)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_PATTERN_WORD4_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 74)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_PATTERN_WORD4_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 75)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_PATTERN_WORD4_REG_BIST_PATTERN4_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 76)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_ERROR_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 77)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_ERROR_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 78)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_ERROR_COUNTER_REG_FULL_ERR_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 79)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DDR_MODE_2_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 80)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DDR_MODE_2_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 81)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DDR_MODE_2_REG_MODE_REG_WR2_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 82)
#define PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_2_WORD_6_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 83)
#define PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_2_WORD_6_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 84)
#define PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_2_WORD_6_REG_TRAIN_SEQ2_WRD6_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 85)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_PATTERN_WORD5_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 86)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_PATTERN_WORD5_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 87)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_PATTERN_WORD5_REG_BIST_PATTERN5_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 88)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_WORD4_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 89)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_WORD4_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 90)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_WORD4_REG_BIST_FULL_MASK4_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 91)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DDR_MODE_1_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 92)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DDR_MODE_1_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 93)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DDR_MODE_1_REG_MODE_REG_WR1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 94)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_PATTERN_WORD6_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 95)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_PATTERN_WORD6_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 96)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_PATTERN_WORD6_REG_BIST_PATTERN6_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 97)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DRC_STATUSES_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 98)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DRC_STATUSES_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 99)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DRC_STATUSES_REG_BIST_FINISHED_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 100)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DRC_STATUSES_REG_CQFOVF_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 101)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_PATTERN_WORD7_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 102)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_PATTERN_WORD7_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 103)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_PATTERN_WORD7_REG_BIST_PATTERN7_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 104)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_WORD2_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 105)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_WORD2_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 106)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_WORD2_REG_BIST_FULL_MASK2_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 107)
#define PARAM_FAP21V_ACC_DIRECT_DRC_AC_OPERATING_CONDITIONS_2_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 108)
#define PARAM_FAP21V_ACC_DIRECT_DRC_AC_OPERATING_CONDITIONS_2_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 109)
#define PARAM_FAP21V_ACC_DIRECT_DRC_AC_OPERATING_CONDITIONS_2_REG_DDRT_RRD_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 110)
#define PARAM_FAP21V_ACC_DIRECT_DRC_AC_OPERATING_CONDITIONS_2_REG_DDRT_RFC_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 111)
#define PARAM_FAP21V_ACC_DIRECT_DRC_AC_OPERATING_CONDITIONS_2_REG_DDRT_RCDR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 112)
#define PARAM_FAP21V_ACC_DIRECT_DRC_AC_OPERATING_CONDITIONS_2_REG_DDRT_RCDW_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 113)
#define PARAM_FAP21V_ACC_DIRECT_DRC_GLUE_LOGIC_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 114)
#define PARAM_FAP21V_ACC_DIRECT_DRC_GLUE_LOGIC_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 115)
#define PARAM_FAP21V_ACC_DIRECT_DRC_GLUE_LOGIC_REG_BURST_LENGTH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 116)
#define PARAM_FAP21V_ACC_DIRECT_DRC_GLUE_LOGIC_REG_READ_DELAY_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 117)
#define PARAM_FAP21V_ACC_DIRECT_DRC_GLUE_LOGIC_REG_DATA_VALID_DELAY_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 118)
#define PARAM_FAP21V_ACC_DIRECT_DRC_GLUE_LOGIC_REG_START_BURST_DELAY_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 119)
#define PARAM_FAP21V_ACC_DIRECT_DRC_GLUE_LOGIC_REG_GDDR3_WIDTH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 120)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_ERROR_OCCURRED_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 121)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_ERROR_OCCURRED_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 122)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_ERROR_OCCURRED_REG_ERR_OCCURRED_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 123)
#define PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_2_WORD_2_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 124)
#define PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_2_WORD_2_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 125)
#define PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_2_WORD_2_REG_TRAIN_SEQ2_WRD2_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 126)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DDR_CALIBRATION_UNIT_CONFIGURATION_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 127)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DDR_CALIBRATION_UNIT_CONFIGURATION_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 128)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DDR_CALIBRATION_UNIT_CONFIGURATION_REG_CAL_OVERRIDE_VALUE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 129)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DDR_CALIBRATION_UNIT_CONFIGURATION_REG_CAL_RESET_PERIOD_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 130)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DDR_CALIBRATION_UNIT_CONFIGURATION_REG_CAL_OVERRIDE_EN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 131)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DDR_CALIBRATION_UNIT_CONFIGURATION_REG_CAL_START_PERIOD_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 132)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DDR_CALIBRATION_UNIT_CONFIGURATION_REG_CAL_START_CALIBRATION_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 133)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DDR_CALIBRATION_UNIT_CONFIGURATION_REG_CAL_RESET_TO_START_PERIOD_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 134)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DRC_GENERAL_CONFIGURATIONS_1_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 135)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DRC_GENERAL_CONFIGURATIONS_1_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 136)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DRC_GENERAL_CONFIGURATIONS_1_REG_CNT_WR_PRD_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 137)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DRC_GENERAL_CONFIGURATIONS_1_REG_CNT_RD_PRD_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 138)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DRC_GENERAL_CONFIGURATIONS_1_REG_DDRT_FAW_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 139)
#define PARAM_FAP21V_ACC_DIRECT_DRC_INIT_SEQUENCE_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 140)
#define PARAM_FAP21V_ACC_DIRECT_DRC_INIT_SEQUENCE_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 141)
#define PARAM_FAP21V_ACC_DIRECT_DRC_INIT_SEQUENCE_REG_INIT_WAIT_PRD_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 142)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_END_ADDRESS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 143)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_END_ADDRESS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 144)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_END_ADDRESS_REG_BIST_END_ADDRESS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 145)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_GLOBAL_ERROR_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 146)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_GLOBAL_ERROR_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 147)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_GLOBAL_ERROR_COUNTER_REG_GLOBAL_ERR_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 148)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DDR_MODE_REGISTER_ENABLE_WR_LEVELING_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 149)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DDR_MODE_REGISTER_ENABLE_WR_LEVELING_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 150)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DDR_MODE_REGISTER_ENABLE_WR_LEVELING_REG_MODE_REG_WR_EN_WR_LVL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 151)
#define PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_2_WORD_5_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 152)
#define PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_2_WORD_5_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 153)
#define PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_2_WORD_5_REG_TRAIN_SEQ2_WRD5_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 154)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_WORD0_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 155)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_WORD0_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 156)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_WORD0_REG_BIST_FULL_MASK0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 157)
#define PARAM_FAP21V_ACC_DIRECT_DRC_AC_OPERATING_CONDITIONS_4_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 158)
#define PARAM_FAP21V_ACC_DIRECT_DRC_AC_OPERATING_CONDITIONS_4_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 159)
#define PARAM_FAP21V_ACC_DIRECT_DRC_AC_OPERATING_CONDITIONS_4_REG_DDRT_REFI_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 160)
#define PARAM_FAP21V_ACC_DIRECT_DRC_AC_OPERATING_CONDITIONS_4_REG_CNT_WRRD_PRD_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 161)
#define PARAM_FAP21V_ACC_DIRECT_DRC_AC_OPERATING_CONDITIONS_4_REG_CNT_RDWR_PRD_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 162)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_WORD1_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 163)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_WORD1_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 164)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_WORD1_REG_BIST_FULL_MASK1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 165)
#define PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_2_WORD_0_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 166)
#define PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_2_WORD_0_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 167)
#define PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_2_WORD_0_REG_TRAIN_SEQ2_WRD0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 168)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DDR2_EXTENDED_MODE_WR3_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 169)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DDR2_EXTENDED_MODE_WR3_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 170)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DDR2_EXTENDED_MODE_WR3_REG_EXT_MODE_WR3_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 171)
#define PARAM_FAP21V_ACC_DIRECT_DRC_ODT_CONFIGURATION_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 172)
#define PARAM_FAP21V_ACC_DIRECT_DRC_ODT_CONFIGURATION_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 173)
#define PARAM_FAP21V_ACC_DIRECT_DRC_ODT_CONFIGURATION_REG_DYN_ODT_START_DELAY_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 174)
#define PARAM_FAP21V_ACC_DIRECT_DRC_ODT_CONFIGURATION_REG_DYN_ODT_LENGTH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 175)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DDR2_EXTENDED_MODE_WR2_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 176)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DDR2_EXTENDED_MODE_WR2_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 177)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DDR2_EXTENDED_MODE_WR2_REG_EXT_MODE_WR2_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 178)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_WORD7_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 179)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_WORD7_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 180)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_WORD7_REG_BIST_FULL_MASK7_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 181)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DDR_CALIBRATION_UNIT_CONFIGURATION_2_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 182)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DDR_CALIBRATION_UNIT_CONFIGURATION_2_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 183)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DDR_CALIBRATION_UNIT_CONFIGURATION_2_REG_CAL_RESULT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 184)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DDR_CALIBRATION_UNIT_CONFIGURATION_2_REG_CAL_ERROR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 185)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DDR_CALIBRATION_UNIT_CONFIGURATION_2_REG_CAL_FINISH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 186)
#define PARAM_FAP21V_ACC_DIRECT_DRC_AC_OPERATING_CONDITIONS_1_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 187)
#define PARAM_FAP21V_ACC_DIRECT_DRC_AC_OPERATING_CONDITIONS_1_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 188)
#define PARAM_FAP21V_ACC_DIRECT_DRC_AC_OPERATING_CONDITIONS_1_REG_DDRT_RST_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 189)
#define PARAM_FAP21V_ACC_DIRECT_DRC_AC_OPERATING_CONDITIONS_1_REG_DDRT_DLL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 190)
#define PARAM_FAP21V_ACC_DIRECT_DRC_AC_OPERATING_CONDITIONS_1_REG_DDRT_RC_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 191)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DRC_GENERAL_CONFIGURATIONS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 192)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DRC_GENERAL_CONFIGURATIONS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 193)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DRC_GENERAL_CONFIGURATIONS_REG_NUM_COLS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 194)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DRC_GENERAL_CONFIGURATIONS_REG_REFRESH_BURST_SIZE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 196)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DDR_CONTROLLER_TRIGGERS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 197)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DDR_CONTROLLER_TRIGGERS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 198)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DDR_CONTROLLER_TRIGGERS_REG_DDRRSTN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 199)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DDR_CONTROLLER_TRIGGERS_REG_DDRDEF_VALN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 200)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DDR_CONTROLLER_TRIGGERS_REG_DDRINIT_DIS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 201)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DDR_CONTROLLER_TRIGGERS_REG_DDRCKE_DIS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 202)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_NUMBER_OF_ACTIONS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 203)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_NUMBER_OF_ACTIONS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 204)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_NUMBER_OF_ACTIONS_REG_BIST_NUM_ACTIONS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 205)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DRAM_COMPLIANCE_CONFIGURATION_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 206)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DRAM_COMPLIANCE_CONFIGURATION_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 207)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DRAM_COMPLIANCE_CONFIGURATION_REG_WR_LATENCY_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 208)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DRAM_COMPLIANCE_CONFIGURATION_REG_BURST_SIZE_MODE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 209)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DRAM_COMPLIANCE_CONFIGURATION_REG_ADDR_TERM_HALF_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 210)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DRAM_COMPLIANCE_CONFIGURATION_REG_DDR2_ODT_EN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 211)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DRAM_COMPLIANCE_CONFIGURATION_REG_DDRRESET_POLARITY_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 212)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DRAM_COMPLIANCE_CONFIGURATION_REG_ENABLE8_BANKS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 213)
#define PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_2_WORD_7_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 214)
#define PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_2_WORD_7_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 215)
#define PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_2_WORD_7_REG_TRAIN_SEQ2_WRD7_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 216)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_WORD6_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 217)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_WORD6_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 218)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_WORD6_REG_BIST_FULL_MASK6_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 219)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_SINGLE_BIT_MASK_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 220)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_SINGLE_BIT_MASK_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 221)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_SINGLE_BIT_MASK_REG_BIST_SINGLE_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 222)
#define PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_2_WORD_4_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 223)
#define PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_2_WORD_4_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 224)
#define PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_2_WORD_4_REG_TRAIN_SEQ2_WRD4_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 225)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_PATTERN_WORD0_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 226)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_PATTERN_WORD0_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 227)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_PATTERN_WORD0_REG_BIST_PATTERN0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 228)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_PATTERN_WORD3_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 229)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_PATTERN_WORD3_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 230)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_PATTERN_WORD3_REG_BIST_PATTERN3_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 231)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_PATTERN_WORD1_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 232)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_PATTERN_WORD1_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 233)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_PATTERN_WORD1_REG_BIST_PATTERN1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 234)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_WORD5_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 235)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_WORD5_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 236)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_WORD5_REG_BIST_FULL_MASK5_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 237)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_PATTERN_WORD2_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 238)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_PATTERN_WORD2_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 239)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_PATTERN_WORD2_REG_BIST_PATTERN2_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 240)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DDR_EXTENDED_MODE_2_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 241)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DDR_EXTENDED_MODE_2_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 242)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DDR_EXTENDED_MODE_2_REG_EMR2_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 243)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_CONFIGURATIONS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 244)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_CONFIGURATIONS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 245)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_CONFIGURATIONS_REG_WRITE_WEIGHT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 246)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_CONFIGURATIONS_REG_READ_WEIGHT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 247)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_CONFIGURATIONS_REG_PATTERN_BIT_MODE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 248)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_CONFIGURATIONS_REG_TWO_ADDR_MODE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 249)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_CONFIGURATIONS_REG_BIST_EN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 250)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_WORD3_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 251)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_WORD3_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 252)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_FULL_MASK_WORD3_REG_BIST_FULL_MASK3_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 253)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DDR_EXTENDED_MODE_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 254)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DDR_EXTENDED_MODE_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 255)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DDR_EXTENDED_MODE_REG_EXT_MODE_WR1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 256)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_SINGLE_BIT_MASK_ERROR_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 257)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_SINGLE_BIT_MASK_ERROR_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 258)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_SINGLE_BIT_MASK_ERROR_COUNTER_REG_SINGLE_ERR_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 259)
#define PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_2_WORD_3_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 260)
#define PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_2_WORD_3_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 261)
#define PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_2_WORD_3_REG_TRAIN_SEQ2_WRD3_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 262)
#define PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 263)
#define PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 264)
#define PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_REG_DDRTRN_SEQ_GEN_PRD_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 265)
#define PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_REG_DDRTRN_SEQ_GEN_NUM_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 266)
#define PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_REG_TRN_SEQ_WAIT_PRD_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 267)
#define PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_REG_START_TRAIN_SEQ_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 268)
#define PARAM_FAP21V_ACC_DIRECT_DRC_AC_OPERATING_CONDITIONS_3_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 269)
#define PARAM_FAP21V_ACC_DIRECT_DRC_AC_OPERATING_CONDITIONS_3_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 270)
#define PARAM_FAP21V_ACC_DIRECT_DRC_AC_OPERATING_CONDITIONS_3_REG_CNT_RASRD_PRD_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 271)
#define PARAM_FAP21V_ACC_DIRECT_DRC_AC_OPERATING_CONDITIONS_3_REG_CNT_RASWR_PRD_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 272)
#define PARAM_FAP21V_ACC_DIRECT_DRC_AC_OPERATING_CONDITIONS_3_REG_CNT_RDAP_PRD_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 273)
#define PARAM_FAP21V_ACC_DIRECT_DRC_AC_OPERATING_CONDITIONS_3_REG_CNT_WRAP_PRD_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 274)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DDR_EXTENDED_MODE_3_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 275)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DDR_EXTENDED_MODE_3_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 276)
#define PARAM_FAP21V_ACC_DIRECT_DRC_DDR_EXTENDED_MODE_3_REG_EMR3_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 277)
#define PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_CONFIGURATION_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 278)
#define PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_CONFIGURATION_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 279)
#define PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_CONFIGURATION_REG_TRAIN_SEQ_ADDR_NUM_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 280)
#define PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_CONFIGURATION_REG_TRAIN_SEQ_USE_PRBS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 281)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_START_ADDRESS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 282)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_START_ADDRESS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 283)
#define PARAM_FAP21V_ACC_DIRECT_DRC_BIST_START_ADDRESS_REG_BIST_START_ADDRESS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 284)
#define PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_2_WORD_1_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 285)
#define PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_2_WORD_1_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 286)
#define PARAM_FAP21V_ACC_DIRECT_DRC_TRAINING_SEQUENCE_2_WORD_1_REG_TRAIN_SEQ2_WRD1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 287)
#define PARAM_FAP21V_ACC_DIRECT_FCT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 288)
#define PARAM_FAP21V_ACC_DIRECT_FCT_TRANSMITTED_CONTROL_CELLS_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 289)
#define PARAM_FAP21V_ACC_DIRECT_FCT_TRANSMITTED_CONTROL_CELLS_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 290)
#define PARAM_FAP21V_ACC_DIRECT_FCT_TRANSMITTED_CONTROL_CELLS_COUNTER_REG_CTRL_CELL_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 291)
#define PARAM_FAP21V_ACC_DIRECT_FCT_TRANSMITTED_CONTROL_CELLS_COUNTER_REG_CTRL_CELL_CNT_O_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 292)
#define PARAM_FAP21V_ACC_DIRECT_FCT_FCT_ENABLERS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 293)
#define PARAM_FAP21V_ACC_DIRECT_FCT_FCT_ENABLERS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 294)
#define PARAM_FAP21V_ACC_DIRECT_FCT_FCT_ENABLERS_REG_DIS_STS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 295)
#define PARAM_FAP21V_ACC_DIRECT_FCT_FCT_ENABLERS_REG_DIS_CRD_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 296)
#define PARAM_FAP21V_ACC_DIRECT_FCT_FCT_ENABLERS_REG_DIS_RCH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 297)
#define PARAM_FAP21V_ACC_DIRECT_FCT_FCT_ENABLERS_REG_DIS_LCL_RT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 298)
#define PARAM_FAP21V_ACC_DIRECT_FCT_FCT_ENABLERS_REG_FORCE_FSLCL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 299)
#define PARAM_FAP21V_ACC_DIRECT_FCT_FCT_ENABLERS_REG_FORCE_CRLCL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 300)
#define PARAM_FAP21V_ACC_DIRECT_FCT_FCT_ENABLERS_REG_EXT_PORT_MODE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 301)
#define PARAM_FAP21V_ACC_DIRECT_FCT_CPU_TRANSMIT_CELLS_1_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 302)
#define PARAM_FAP21V_ACC_DIRECT_FCT_CPU_TRANSMIT_CELLS_1_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 303)
#define PARAM_FAP21V_ACC_DIRECT_FCT_CPU_TRANSMIT_CELLS_1_REG_TX_CTR_CELL_BUFF1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 304)
#define PARAM_FAP21V_ACC_DIRECT_FCT_CPU_TRANSMIT_CELLS_LINK_NUMBER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 305)
#define PARAM_FAP21V_ACC_DIRECT_FCT_CPU_TRANSMIT_CELLS_LINK_NUMBER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 306)
#define PARAM_FAP21V_ACC_DIRECT_FCT_CPU_TRANSMIT_CELLS_LINK_NUMBER_REG_TX_CELL_OUT_LINK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 307)
#define PARAM_FAP21V_ACC_DIRECT_FCT_UNREACHABLE_DESTINATION_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 308)
#define PARAM_FAP21V_ACC_DIRECT_FCT_UNREACHABLE_DESTINATION_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 309)
#define PARAM_FAP21V_ACC_DIRECT_FCT_UNREACHABLE_DESTINATION_REG_UNRCH_DEST_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 310)
#define PARAM_FAP21V_ACC_DIRECT_FCT_UNREACHABLE_DESTINATION_REG_UNRCH_DEST_EVT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 311)
#define PARAM_FAP21V_ACC_DIRECT_FCT_UNREACHABLE_DESTINATION_REG_UNRCH_CREDIT_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 312)
#define PARAM_FAP21V_ACC_DIRECT_FCT_UNREACHABLE_DESTINATION_REG_UNRCH_CREDIT_CNT_OVF_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 313)
#define PARAM_FAP21V_ACC_DIRECT_FCT_CPU_TRANSMIT_CELLS_0_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 314)
#define PARAM_FAP21V_ACC_DIRECT_FCT_CPU_TRANSMIT_CELLS_0_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 315)
#define PARAM_FAP21V_ACC_DIRECT_FCT_CPU_TRANSMIT_CELLS_0_REG_TX_CTR_CELL_BUFF0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 316)
#define PARAM_FAP21V_ACC_DIRECT_FCT_CPU_TRANSMIT_CELLS_2_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 317)
#define PARAM_FAP21V_ACC_DIRECT_FCT_CPU_TRANSMIT_CELLS_2_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 318)
#define PARAM_FAP21V_ACC_DIRECT_FCT_CPU_TRANSMIT_CELLS_2_REG_TX_CTR_CELL_BUFF2_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 319)
#define PARAM_FAP21V_ACC_DIRECT_FCT_CPU_TRANSMIT_CELLS_TRIGGER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 320)
#define PARAM_FAP21V_ACC_DIRECT_FCT_CPU_TRANSMIT_CELLS_TRIGGER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 321)
#define PARAM_FAP21V_ACC_DIRECT_FCT_CPU_TRANSMIT_CELLS_TRIGGER_REG_TX_CNT_CELL_TRG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 322)
#define PARAM_FAP21V_ACC_DIRECT_FCT_LOCAL_ROUTE_CELL_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 323)
#define PARAM_FAP21V_ACC_DIRECT_FCT_LOCAL_ROUTE_CELL_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 324)
#define PARAM_FAP21V_ACC_DIRECT_FCT_LOCAL_ROUTE_CELL_COUNTER_REG_LOCAL_ROUTE_CELL_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 325)
#define PARAM_FAP21V_ACC_DIRECT_FCT_LOCAL_ROUTE_CELL_COUNTER_REG_LOCAL_ROUTE_CELL_CNT_OVF_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 326)
#define PARAM_FAP21V_ACC_DIRECT_SLA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 327)
#define PARAM_FAP21V_ACC_DIRECT_SLA_OBFCB_DIP2_ALARM_THRESHOLD_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 328)
#define PARAM_FAP21V_ACC_DIRECT_SLA_OBFCB_DIP2_ALARM_THRESHOLD_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 329)
#define PARAM_FAP21V_ACC_DIRECT_SLA_OBFCB_DIP2_ALARM_THRESHOLD_REG_OBFCB_DIP2_ALARM_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 330)
#define PARAM_FAP21V_ACC_DIRECT_SLA_OBFCB_MAX_FRAMING_PATTERN_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 331)
#define PARAM_FAP21V_ACC_DIRECT_SLA_OBFCB_MAX_FRAMING_PATTERN_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 332)
#define PARAM_FAP21V_ACC_DIRECT_SLA_OBFCB_MAX_FRAMING_PATTERN_REG_OBFCB_MAX_FRM_PATTERN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 333)
#define PARAM_FAP21V_ACC_DIRECT_SLA_FIFO_STATUS_0_FROM_PRIMARY_SPI4_FCS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 334)
#define PARAM_FAP21V_ACC_DIRECT_SLA_FIFO_STATUS_0_FROM_PRIMARY_SPI4_FCS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 335)
#define PARAM_FAP21V_ACC_DIRECT_SLA_FIFO_STATUS_0_FROM_PRIMARY_SPI4_FCS_REG_FFSTAT_FROM_PRIM0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 336)
#define PARAM_FAP21V_ACC_DIRECT_SLA_OBFC_CALENDAR_M_REG_OFFSET_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 337)
#define PARAM_FAP21V_ACC_DIRECT_SLA_OBFC_CALENDAR_M_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 338)
#define PARAM_FAP21V_ACC_DIRECT_SLA_OBFC_CALENDAR_M_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 339)
#define PARAM_FAP21V_ACC_DIRECT_SLA_OBFC_CALENDAR_M_REG_OBFC_CALENDAR_M_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 340)
#define PARAM_FAP21V_ACC_DIRECT_SLA_SPI4_TRANSFER_CONTROL_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 341)
#define PARAM_FAP21V_ACC_DIRECT_SLA_SPI4_TRANSFER_CONTROL_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 342)
#define PARAM_FAP21V_ACC_DIRECT_SLA_SPI4_TRANSFER_CONTROL_REG_BURST_SIZE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 347)
#define PARAM_FAP21V_ACC_DIRECT_SLA_DIP2_ERROR_CNT_OUT_OF_BAND_FLOW_CONTROL_B_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 348)
#define PARAM_FAP21V_ACC_DIRECT_SLA_DIP2_ERROR_CNT_OUT_OF_BAND_FLOW_CONTROL_B_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 349)
#define PARAM_FAP21V_ACC_DIRECT_SLA_DIP2_ERROR_CNT_OUT_OF_BAND_FLOW_CONTROL_B_REG_OBFCB_DIP2_ERR_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 350)
#define PARAM_FAP21V_ACC_DIRECT_SLA_DIP2_ERROR_CNT_OUT_OF_BAND_FLOW_CONTROL_B_REG_OBFCB_DIP2_ERR_CNT_O_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 351)
#define PARAM_FAP21V_ACC_DIRECT_SLA_OBFCA_TSCLK_EDGE_SELECT_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 352)
#define PARAM_FAP21V_ACC_DIRECT_SLA_OBFCA_TSCLK_EDGE_SELECT_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 353)
#define PARAM_FAP21V_ACC_DIRECT_SLA_OBFCA_TSCLK_EDGE_SELECT_REG_OBFCA_TSCLKEDGE_SEL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 354)
#define PARAM_FAP21V_ACC_DIRECT_SLA_OBFCA_OUT_OF_FRAME_THRESHOLD_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 355)
#define PARAM_FAP21V_ACC_DIRECT_SLA_OBFCA_OUT_OF_FRAME_THRESHOLD_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 356)
#define PARAM_FAP21V_ACC_DIRECT_SLA_OBFCA_OUT_OF_FRAME_THRESHOLD_REG_OBFCA_OUT_OF_FRAME_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 357)
#define PARAM_FAP21V_ACC_DIRECT_SLA_INDIRECT_COMMAND_WR_DATA_REG_0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 358)
#define PARAM_FAP21V_ACC_DIRECT_SLA_INDIRECT_COMMAND_WR_DATA_REG_0_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 359)
#define PARAM_FAP21V_ACC_DIRECT_SLA_INDIRECT_COMMAND_WR_DATA_REG_0_INDIRECT_COMMAND_WR_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 360)
#define PARAM_FAP21V_ACC_DIRECT_SLA_OBFCA_DIP2_ALARM_THRESHOLD_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 361)
#define PARAM_FAP21V_ACC_DIRECT_SLA_OBFCA_DIP2_ALARM_THRESHOLD_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 362)
#define PARAM_FAP21V_ACC_DIRECT_SLA_OBFCA_DIP2_ALARM_THRESHOLD_REG_OBFCA_DIP2_ALARM_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 363)
#define PARAM_FAP21V_ACC_DIRECT_SLA_SLA_INTERRUPT_MASK_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 364)
#define PARAM_FAP21V_ACC_DIRECT_SLA_SLA_INTERRUPT_MASK_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 365)
#define PARAM_FAP21V_ACC_DIRECT_SLA_SLA_INTERRUPT_MASK_REG_INTERRUPT_MASKS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 366)
#define PARAM_FAP21V_ACC_DIRECT_SLA_DIP2_ERROR_CNT_OUT_OF_BAND_FLOW_CONTROL_A_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 367)
#define PARAM_FAP21V_ACC_DIRECT_SLA_DIP2_ERROR_CNT_OUT_OF_BAND_FLOW_CONTROL_A_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 368)
#define PARAM_FAP21V_ACC_DIRECT_SLA_DIP2_ERROR_CNT_OUT_OF_BAND_FLOW_CONTROL_A_REG_OBFCA_DIP2_ERR_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 369)
#define PARAM_FAP21V_ACC_DIRECT_SLA_DIP2_ERROR_CNT_OUT_OF_BAND_FLOW_CONTROL_A_REG_OBFCA_DIP2_ERR_CNT_O_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 370)
#define PARAM_FAP21V_ACC_DIRECT_SLA_INDIRECT_COMMAND_RD_DATA_REG_0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 371)
#define PARAM_FAP21V_ACC_DIRECT_SLA_INDIRECT_COMMAND_RD_DATA_REG_0_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 372)
#define PARAM_FAP21V_ACC_DIRECT_SLA_INDIRECT_COMMAND_RD_DATA_REG_0_INDIRECT_COMMAND_RD_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 373)
#define PARAM_FAP21V_ACC_DIRECT_SLA_OBFCA_MAX_CONSECUTIVE_FRAMING_PATTERN_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 374)
#define PARAM_FAP21V_ACC_DIRECT_SLA_OBFCA_MAX_CONSECUTIVE_FRAMING_PATTERN_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 375)
#define PARAM_FAP21V_ACC_DIRECT_SLA_OBFCA_MAX_CONSECUTIVE_FRAMING_PATTERN_REG_OBFCA_MAX_FRM_PATTERN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 376)
#define PARAM_FAP21V_ACC_DIRECT_SLA_OBFCB_DIP2_GOOD_TO_BAD_RATIO_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 377)
#define PARAM_FAP21V_ACC_DIRECT_SLA_OBFCB_DIP2_GOOD_TO_BAD_RATIO_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 378)
#define PARAM_FAP21V_ACC_DIRECT_SLA_OBFCB_DIP2_GOOD_TO_BAD_RATIO_REG_OBFCB_DIP2_GOOD_TO_BAD_RATIO_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 379)
#define PARAM_FAP21V_ACC_DIRECT_SLA_SLA_INITIALIZATION_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 380)
#define PARAM_FAP21V_ACC_DIRECT_SLA_SLA_INITIALIZATION_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 381)
#define PARAM_FAP21V_ACC_DIRECT_SLA_SLA_INITIALIZATION_REG_SLABLOCK_INIT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 382)
#define PARAM_FAP21V_ACC_DIRECT_SLA_SPI4_SEL_REG_OFFSET_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 383)
#define PARAM_FAP21V_ACC_DIRECT_SLA_SPI4_SEL_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 384)
#define PARAM_FAP21V_ACC_DIRECT_SLA_SPI4_SEL_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 385)
#define PARAM_FAP21V_ACC_DIRECT_SLA_SPI4_SEL_REG_SPI4_SEL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 386)
#define PARAM_FAP21V_ACC_DIRECT_SLA_FLOW_CONTROL_CONFIGURATIONS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 387)
#define PARAM_FAP21V_ACC_DIRECT_SLA_FLOW_CONTROL_CONFIGURATIONS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 388)
#define PARAM_FAP21V_ACC_DIRECT_SLA_FLOW_CONTROL_CONFIGURATIONS_REG_IBF_CA_ENA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 389)
#define PARAM_FAP21V_ACC_DIRECT_SLA_FLOW_CONTROL_CONFIGURATIONS_REG_IBF_CB_ENA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 390)
#define PARAM_FAP21V_ACC_DIRECT_SLA_FIFO_STATUS_0_FROM_AUXILIARY_FLOW_CONTROL_CHANNEL_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 391)
#define PARAM_FAP21V_ACC_DIRECT_SLA_FIFO_STATUS_0_FROM_AUXILIARY_FLOW_CONTROL_CHANNEL_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 392)
#define PARAM_FAP21V_ACC_DIRECT_SLA_FIFO_STATUS_0_FROM_AUXILIARY_FLOW_CONTROL_CHANNEL_REG_FFSTAT_FROM_AUX_0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 393)
#define PARAM_FAP21V_ACC_DIRECT_SLA_FIFO_STATUS_1_FROM_AUXILIARY_FLOW_CONTROL_CHANNEL_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 394)
#define PARAM_FAP21V_ACC_DIRECT_SLA_FIFO_STATUS_1_FROM_AUXILIARY_FLOW_CONTROL_CHANNEL_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 395)
#define PARAM_FAP21V_ACC_DIRECT_SLA_FIFO_STATUS_1_FROM_AUXILIARY_FLOW_CONTROL_CHANNEL_REG_FFSTAT_FROM_AUX_1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 396)
#define PARAM_FAP21V_ACC_DIRECT_SLA_GENERAL_CONFIGURATION_REGISTER_OUT_OF_BAND_FLOW_CONTROL_FOR_SPI4_REG_OFFSET_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 397)
#define PARAM_FAP21V_ACC_DIRECT_SLA_GENERAL_CONFIGURATION_REGISTER_OUT_OF_BAND_FLOW_CONTROL_FOR_SPI4_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 398)
#define PARAM_FAP21V_ACC_DIRECT_SLA_GENERAL_CONFIGURATION_REGISTER_OUT_OF_BAND_FLOW_CONTROL_FOR_SPI4_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 399)
#define PARAM_FAP21V_ACC_DIRECT_SLA_GENERAL_CONFIGURATION_REGISTER_OUT_OF_BAND_FLOW_CONTROL_FOR_SPI4_REG_OBFC_ENA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 400)
#define PARAM_FAP21V_ACC_DIRECT_SLA_GENERAL_CONFIGURATION_REGISTER_OUT_OF_BAND_FLOW_CONTROL_FOR_SPI4_REG_OBFC_LBENA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 401)
#define PARAM_FAP21V_ACC_DIRECT_SLA_GENERAL_CONFIGURATION_REGISTER_OUT_OF_BAND_FLOW_CONTROL_FOR_SPI4_REG_OBFC_ASYNC_RSTN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 402)
#define PARAM_FAP21V_ACC_DIRECT_SLA_OTM_HEADERS_IN_PETRA_MODE_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 403)
#define PARAM_FAP21V_ACC_DIRECT_SLA_OTM_HEADERS_IN_PETRA_MODE_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 404)
#define PARAM_FAP21V_ACC_DIRECT_SLA_OTM_HEADERS_IN_PETRA_MODE_REG_OTMPETRAEN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 405)
#define PARAM_FAP21V_ACC_DIRECT_SLA_FABRIC_HEADER_IN_FAP20B_MODE_AND_OTM_HEADER_IN_PETRA_MODE_CONFIGURATION_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 412)
#define PARAM_FAP21V_ACC_DIRECT_SLA_FABRIC_HEADER_IN_FAP20B_MODE_AND_OTM_HEADER_IN_PETRA_MODE_CONFIGURATION_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 413)
#define PARAM_FAP21V_ACC_DIRECT_SLA_FABRIC_HEADER_IN_FAP20B_MODE_AND_OTM_HEADER_IN_PETRA_MODE_CONFIGURATION_REG_FAP20OTM_PETRA_MASK_SRC_IF_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 414)
#define PARAM_FAP21V_ACC_DIRECT_SLA_FABRIC_HEADER_IN_FAP20B_MODE_AND_OTM_HEADER_IN_PETRA_MODE_CONFIGURATION_REG_FAP20OTM_PETRA_FAP_ID_SEL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 415)
#define PARAM_FAP21V_ACC_DIRECT_SLA_FABRIC_HEADER_IN_FAP20B_MODE_AND_OTM_HEADER_IN_PETRA_MODE_CONFIGURATION_REG_FAP20OTM_PETRA_UNI_SRC_TYPE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 416)
#define PARAM_FAP21V_ACC_DIRECT_SLA_FABRIC_HEADER_IN_FAP20B_MODE_AND_OTM_HEADER_IN_PETRA_MODE_CONFIGURATION_REG_FAP20_OTM_PETRA_MUL_CLASS_8_TO_4_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 417)
#define PARAM_FAP21V_ACC_DIRECT_SLA_CPU_AND_LBP_VALID_FLAGS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 418)
#define PARAM_FAP21V_ACC_DIRECT_SLA_CPU_AND_LBP_VALID_FLAGS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 419)
#define PARAM_FAP21V_ACC_DIRECT_SLA_CPU_AND_LBP_VALID_FLAGS_REG_CPUVALID_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 420)
#define PARAM_FAP21V_ACC_DIRECT_SLA_CPU_AND_LBP_VALID_FLAGS_REG_LBPVALID_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 421)
#define PARAM_FAP21V_ACC_DIRECT_SLA_CPU_PACKET_CONTROL_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 422)
#define PARAM_FAP21V_ACC_DIRECT_SLA_CPU_PACKET_CONTROL_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 423)
#define PARAM_FAP21V_ACC_DIRECT_SLA_CPU_PACKET_CONTROL_REG_START_OF_PACKET_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 424)
#define PARAM_FAP21V_ACC_DIRECT_SLA_CPU_PACKET_CONTROL_REG_END_OF_PACKET_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 425)
#define PARAM_FAP21V_ACC_DIRECT_SLA_NUMBER_OF_LOST_TDM_CELLS_IN_INTERFACE_B_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 426)
#define PARAM_FAP21V_ACC_DIRECT_SLA_NUMBER_OF_LOST_TDM_CELLS_IN_INTERFACE_B_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 427)
#define PARAM_FAP21V_ACC_DIRECT_SLA_NUMBER_OF_LOST_TDM_CELLS_IN_INTERFACE_B_REG_TDMFFB_LOST_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 428)
#define PARAM_FAP21V_ACC_DIRECT_SLA_NUMBER_OF_LOST_TDM_CELLS_IN_INTERFACE_B_REG_TDMFFB_LOST_CNT_O_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 429)
#define PARAM_FAP21V_ACC_DIRECT_SLA_OBFCB_OUT_OF_FRAME_THRESHOLD_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 430)
#define PARAM_FAP21V_ACC_DIRECT_SLA_OBFCB_OUT_OF_FRAME_THRESHOLD_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 431)
#define PARAM_FAP21V_ACC_DIRECT_SLA_OBFCB_OUT_OF_FRAME_THRESHOLD_REG_OBFCB_OUT_OF_FRM_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 432)
#define PARAM_FAP21V_ACC_DIRECT_SLA_INDIRECT_COMMAND_ADDRESS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 433)
#define PARAM_FAP21V_ACC_DIRECT_SLA_INDIRECT_COMMAND_ADDRESS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 434)
#define PARAM_FAP21V_ACC_DIRECT_SLA_INDIRECT_COMMAND_ADDRESS_REG_INDIRECT_COMMAND_ADDRESS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 435)
#define PARAM_FAP21V_ACC_DIRECT_SLA_FIFO_STATUS_1_FROM_PRIMARY_SPI4_FCS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 436)
#define PARAM_FAP21V_ACC_DIRECT_SLA_FIFO_STATUS_1_FROM_PRIMARY_SPI4_FCS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 437)
#define PARAM_FAP21V_ACC_DIRECT_SLA_FIFO_STATUS_1_FROM_PRIMARY_SPI4_FCS_REG_FFSTAT_FROM_PRIM1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 438)
#define PARAM_FAP21V_ACC_DIRECT_SLA_NUMBER_OF_LOST_TDM_CELLS_IN_INTERFACE_A_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 439)
#define PARAM_FAP21V_ACC_DIRECT_SLA_NUMBER_OF_LOST_TDM_CELLS_IN_INTERFACE_A_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 440)
#define PARAM_FAP21V_ACC_DIRECT_SLA_NUMBER_OF_LOST_TDM_CELLS_IN_INTERFACE_A_REG_TDMFFA_LOST_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 441)
#define PARAM_FAP21V_ACC_DIRECT_SLA_NUMBER_OF_LOST_TDM_CELLS_IN_INTERFACE_A_REG_TDMFFA_LOST_CNT_O_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 442)
#define PARAM_FAP21V_ACC_DIRECT_SLA_FABRIC_HEADER_AND_OTM_HEADER_IN_FAP20B_MODE_CONFIGURATION_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 443)
#define PARAM_FAP21V_ACC_DIRECT_SLA_FABRIC_HEADER_AND_OTM_HEADER_IN_FAP20B_MODE_CONFIGURATION_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 444)
#define PARAM_FAP21V_ACC_DIRECT_SLA_FABRIC_HEADER_AND_OTM_HEADER_IN_FAP20B_MODE_CONFIGURATION_REG_FAP20_OTMMASK_MID13_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 445)
#define PARAM_FAP21V_ACC_DIRECT_SLA_FRAMING_ERROR_CNT_OUT_OF_FRAME_FLOW_CONTROL_A_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 446)
#define PARAM_FAP21V_ACC_DIRECT_SLA_FRAMING_ERROR_CNT_OUT_OF_FRAME_FLOW_CONTROL_A_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 447)
#define PARAM_FAP21V_ACC_DIRECT_SLA_FRAMING_ERROR_CNT_OUT_OF_FRAME_FLOW_CONTROL_A_REG_OBFCA_FRM_ERR_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 448)
#define PARAM_FAP21V_ACC_DIRECT_SLA_FRAMING_ERROR_CNT_OUT_OF_FRAME_FLOW_CONTROL_A_REG_OBFCA_FRM_ERR_CNT_O_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 449)
#define PARAM_FAP21V_ACC_DIRECT_SLA_INDIRECT_COMMAND_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 450)
#define PARAM_FAP21V_ACC_DIRECT_SLA_INDIRECT_COMMAND_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 451)
#define PARAM_FAP21V_ACC_DIRECT_SLA_INDIRECT_COMMAND_REG_INDIRECT_COMMAND_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 452)
#define PARAM_FAP21V_ACC_DIRECT_SLA_OBFCA_CONSECUTIVE_ERROR_FREE_FRAMES_THRESHOLD_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 453)
#define PARAM_FAP21V_ACC_DIRECT_SLA_OBFCA_CONSECUTIVE_ERROR_FREE_FRAMES_THRESHOLD_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 454)
#define PARAM_FAP21V_ACC_DIRECT_SLA_OBFCA_CONSECUTIVE_ERROR_FREE_FRAMES_THRESHOLD_REG_OBFCA_IN_FRAME_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 455)
#define PARAM_FAP21V_ACC_DIRECT_SLA_PACKET_FRAGMENT_WORD_REG_OFFSET_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 456)
#define PARAM_FAP21V_ACC_DIRECT_SLA_PACKET_FRAGMENT_WORD_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 457)
#define PARAM_FAP21V_ACC_DIRECT_SLA_PACKET_FRAGMENT_WORD_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 458)
#define PARAM_FAP21V_ACC_DIRECT_SLA_PACKET_FRAGMENT_WORD_REG_PACKET_FRAGMENT_WORD_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 459)
#define PARAM_FAP21V_ACC_DIRECT_SLA_OBFC_CALENDAR_LEN_REG_OFFSET_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 460)
#define PARAM_FAP21V_ACC_DIRECT_SLA_OBFC_CALENDAR_LEN_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 461)
#define PARAM_FAP21V_ACC_DIRECT_SLA_OBFC_CALENDAR_LEN_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 462)
#define PARAM_FAP21V_ACC_DIRECT_SLA_OBFC_CALENDAR_LEN_REG_OBFC_CALENDAR_LEN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 463)
#define PARAM_FAP21V_ACC_DIRECT_SLA_FRAMING_ERROR_CNT_OUT_OF_FRAME_FLOW_CONTROL_B_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 464)
#define PARAM_FAP21V_ACC_DIRECT_SLA_FRAMING_ERROR_CNT_OUT_OF_FRAME_FLOW_CONTROL_B_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 465)
#define PARAM_FAP21V_ACC_DIRECT_SLA_FRAMING_ERROR_CNT_OUT_OF_FRAME_FLOW_CONTROL_B_REG_OBFCB_FRM_ERR_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 466)
#define PARAM_FAP21V_ACC_DIRECT_SLA_FRAMING_ERROR_CNT_OUT_OF_FRAME_FLOW_CONTROL_B_REG_OBFCB_FRM_ERR_CNT_O_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 467)
#define PARAM_FAP21V_ACC_DIRECT_SLA_OBFCB_TSCLK_EDGE_SELECT_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 468)
#define PARAM_FAP21V_ACC_DIRECT_SLA_OBFCB_TSCLK_EDGE_SELECT_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 469)
#define PARAM_FAP21V_ACC_DIRECT_SLA_OBFCB_TSCLK_EDGE_SELECT_REG_OBFCB_TSCLKEDGE_SEL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 470)
#define PARAM_FAP21V_ACC_DIRECT_SLA_OBFCB_IN_FRAME_THRESHOLD_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 471)
#define PARAM_FAP21V_ACC_DIRECT_SLA_OBFCB_IN_FRAME_THRESHOLD_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 472)
#define PARAM_FAP21V_ACC_DIRECT_SLA_OBFCB_IN_FRAME_THRESHOLD_REG_OBFCB_IN_FRM_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 473)
#define PARAM_FAP21V_ACC_DIRECT_SLA_SLA_INTERRUPT_SOURCES_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 474)
#define PARAM_FAP21V_ACC_DIRECT_SLA_SLA_INTERRUPT_SOURCES_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 475)
#define PARAM_FAP21V_ACC_DIRECT_SLA_SLA_INTERRUPT_SOURCES_REG_PRIMA_OUT_OF_FRAME_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 476)
#define PARAM_FAP21V_ACC_DIRECT_SLA_SLA_INTERRUPT_SOURCES_REG_PRIMB_OUT_OF_FRAME_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 477)
#define PARAM_FAP21V_ACC_DIRECT_SLA_SLA_INTERRUPT_SOURCES_REG_SLADATA_READY_FOR_CPU_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 478)
#define PARAM_FAP21V_ACC_DIRECT_SLA_SLA_INTERRUPT_SOURCES_REG_TDMA_FFLOST_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 479)
#define PARAM_FAP21V_ACC_DIRECT_SLA_SLA_INTERRUPT_SOURCES_REG_TDMB_FFLOST_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 480)
#define PARAM_FAP21V_ACC_DIRECT_SLA_SLA_INTERRUPT_SOURCES_REG_OBFCA_NO_LOCK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 481)
#define PARAM_FAP21V_ACC_DIRECT_SLA_SLA_INTERRUPT_SOURCES_REG_OBFCA_OUT_OF_FRAME_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 482)
#define PARAM_FAP21V_ACC_DIRECT_SLA_SLA_INTERRUPT_SOURCES_REG_OBFCA_DIP2_ALARM_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 483)
#define PARAM_FAP21V_ACC_DIRECT_SLA_SLA_INTERRUPT_SOURCES_REG_OBFCA_FRM_ERROR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 484)
#define PARAM_FAP21V_ACC_DIRECT_SLA_SLA_INTERRUPT_SOURCES_REG_OBFCA_DIP2_ERROR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 485)
#define PARAM_FAP21V_ACC_DIRECT_SLA_SLA_INTERRUPT_SOURCES_REG_OBFCB_NO_LOCK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 486)
#define PARAM_FAP21V_ACC_DIRECT_SLA_SLA_INTERRUPT_SOURCES_REG_OBFCB_OUT_OF_FRAME_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 487)
#define PARAM_FAP21V_ACC_DIRECT_SLA_SLA_INTERRUPT_SOURCES_REG_OBFCB_DIP2_ALARM_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 488)
#define PARAM_FAP21V_ACC_DIRECT_SLA_SLA_INTERRUPT_SOURCES_REG_OBFCB_FRM_ERROR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 489)
#define PARAM_FAP21V_ACC_DIRECT_SLA_SLA_INTERRUPT_SOURCES_REG_OBFCB_DIP2_ERROR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 490)
#define PARAM_FAP21V_ACC_DIRECT_SLA_OBFCA_DIP2_GOOD_TO_BAD_RATIO_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 491)
#define PARAM_FAP21V_ACC_DIRECT_SLA_OBFCA_DIP2_GOOD_TO_BAD_RATIO_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 492)
#define PARAM_FAP21V_ACC_DIRECT_SLA_OBFCA_DIP2_GOOD_TO_BAD_RATIO_REG_OBFCA_DIP2_GOOD_TO_BAD_RATIO_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 493)
#define PARAM_FAP21V_ACC_DIRECT_FDT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 494)
#define PARAM_FAP21V_ACC_DIRECT_FDT_INTERRUPT_MASK_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 495)
#define PARAM_FAP21V_ACC_DIRECT_FDT_INTERRUPT_MASK_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 496)
#define PARAM_FAP21V_ACC_DIRECT_FDT_INTERRUPT_MASK_REG_UNRCH_DEST_EVT_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 497)
#define PARAM_FAP21V_ACC_DIRECT_FDT_INTERRUPT_MASK_REG_UNIDUP_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 498)
#define PARAM_FAP21V_ACC_DIRECT_FDT_INTERRUPT_MASK_REG_ECC_ERROR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 499)
#define PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_2_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 500)
#define PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_2_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 501)
#define PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_2_REG_CPUDATA_CELL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 502)
#define PARAM_FAP21V_ACC_DIRECT_FDT_UNICAST_COEXIST_BITMAP_REG_OFFSET_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 503)
#define PARAM_FAP21V_ACC_DIRECT_FDT_UNICAST_COEXIST_BITMAP_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 504)
#define PARAM_FAP21V_ACC_DIRECT_FDT_UNICAST_COEXIST_BITMAP_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 505)
#define PARAM_FAP21V_ACC_DIRECT_FDT_UNICAST_COEXIST_BITMAP_REG_UNI_COEX_BMP_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 506)
#define PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELL_TRIGGER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 507)
#define PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELL_TRIGGER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 508)
#define PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELL_TRIGGER_REG_CELL_TRG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 509)
#define PARAM_FAP21V_ACC_DIRECT_FDT_INDIRECT_COMMAND_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 510)
#define PARAM_FAP21V_ACC_DIRECT_FDT_INDIRECT_COMMAND_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 511)
#define PARAM_FAP21V_ACC_DIRECT_FDT_INDIRECT_COMMAND_REG_INDIRECT_COMMAND_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 512)
#define PARAM_FAP21V_ACC_DIRECT_FDT_CONTEXT_DEFINES_REG_OFFSET_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 513)
#define PARAM_FAP21V_ACC_DIRECT_FDT_CONTEXT_DEFINES_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 514)
#define PARAM_FAP21V_ACC_DIRECT_FDT_CONTEXT_DEFINES_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 515)
#define PARAM_FAP21V_ACC_DIRECT_FDT_CONTEXT_DEFINES_REG_CONTEXT_LINK_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 516)
#define PARAM_FAP21V_ACC_DIRECT_FDT_CONTEXT_DEFINES_REG_CONTEXT_DEST_ID_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 517)
#define PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_0_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 518)
#define PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_0_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 519)
#define PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_0_REG_CPUDATA_CELL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 520)
#define PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_CELL_OUTPUT_LINK_NUMBER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 521)
#define PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_CELL_OUTPUT_LINK_NUMBER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 522)
#define PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_CELL_OUTPUT_LINK_NUMBER_REG_CPU_LINK_NUM_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 523)
#define PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_5_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 524)
#define PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_5_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 525)
#define PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_5_REG_CPUDATA_CELL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 526)
#define PARAM_FAP21V_ACC_DIRECT_FDT_FDT_ENABLERS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 527)
#define PARAM_FAP21V_ACC_DIRECT_FDT_FDT_ENABLERS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 528)
#define PARAM_FAP21V_ACC_DIRECT_FDT_FDT_ENABLERS_REG_DISC_ALL_PKTS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 529)
#define PARAM_FAP21V_ACC_DIRECT_FDT_FDT_ENABLERS_REG_SEGMENT_PKT_PDC_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 530)
#define PARAM_FAP21V_ACC_DIRECT_FDT_FDT_ENABLERS_REG_DEL_CRCPKT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 531)
#define PARAM_FAP21V_ACC_DIRECT_FDT_FDT_ENABLERS_REG_DIS_LCL_RT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 532)
#define PARAM_FAP21V_ACC_DIRECT_FDT_FDT_ENABLERS_REG_FOR_ALL_PDC_LOCAL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 533)
#define PARAM_FAP21V_ACC_DIRECT_FDT_FDT_ENABLERS_REG_FOR_ALL_LBP_LOCAL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 534)
#define PARAM_FAP21V_ACC_DIRECT_FDT_FDT_ENABLERS_REG_MESH_TYPE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 535)
#define PARAM_FAP21V_ACC_DIRECT_FDT_FDT_ENABLERS_REG_TDM_DISCARD_EN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 536)
#define PARAM_FAP21V_ACC_DIRECT_FDT_FDT_ENABLERS_REG_SIZE_ERR_DISCARD_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 537)
#define PARAM_FAP21V_ACC_DIRECT_FDT_FDT_ENABLERS_REG_ALL_ONES_DISCARD_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 538)
#define PARAM_FAP21V_ACC_DIRECT_FDT_FDT_ENABLERS_REG_WRONG_PCK_TYPE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 539)
#define PARAM_FAP21V_ACC_DIRECT_FDT_FDT_ENABLERS_REG_MUL_COEXIST_ENABLE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 540)
#define PARAM_FAP21V_ACC_DIRECT_FDT_INDIRECT_COMMAND_RD_DATA_REG_0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 541)
#define PARAM_FAP21V_ACC_DIRECT_FDT_INDIRECT_COMMAND_RD_DATA_REG_0_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 542)
#define PARAM_FAP21V_ACC_DIRECT_FDT_INDIRECT_COMMAND_RD_DATA_REG_0_INDIRECT_COMMAND_RD_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 543)
#define PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_9_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 544)
#define PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_9_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 545)
#define PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_9_REG_CPUDATA_CELL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 546)
#define PARAM_FAP21V_ACC_DIRECT_FDT_INDIRECT_COMMAND_ADDRESS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 547)
#define PARAM_FAP21V_ACC_DIRECT_FDT_INDIRECT_COMMAND_ADDRESS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 548)
#define PARAM_FAP21V_ACC_DIRECT_FDT_INDIRECT_COMMAND_ADDRESS_REG_INDIRECT_COMMAND_ADDRESS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 549)
#define PARAM_FAP21V_ACC_DIRECT_FDT_LOCAL_ROUTE_CELL_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 550)
#define PARAM_FAP21V_ACC_DIRECT_FDT_LOCAL_ROUTE_CELL_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 551)
#define PARAM_FAP21V_ACC_DIRECT_FDT_LOCAL_ROUTE_CELL_COUNTER_REG_LOCAL_ROUTE_CELL_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 552)
#define PARAM_FAP21V_ACC_DIRECT_FDT_LOCAL_ROUTE_CELL_COUNTER_REG_LOCAL_ROUTE_CELL_CNT_OVF_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 553)
#define PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_4_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 554)
#define PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_4_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 555)
#define PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_4_REG_CPUDATA_CELL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 556)
#define PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_6_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 557)
#define PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_6_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 558)
#define PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_6_REG_CPUDATA_CELL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 559)
#define PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_8_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 560)
#define PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_8_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 561)
#define PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_8_REG_CPUDATA_CELL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 562)
#define PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMITTED_DATA_CELLS_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 563)
#define PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMITTED_DATA_CELLS_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 564)
#define PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMITTED_DATA_CELLS_COUNTER_REG_DATA_CELL_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 565)
#define PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMITTED_DATA_CELLS_COUNTER_REG_DATA_CELL_CNT_O_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 566)
#define PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_3_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 567)
#define PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_3_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 568)
#define PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_3_REG_CPUDATA_CELL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 569)
#define PARAM_FAP21V_ACC_DIRECT_FDT_INTERRUPT_SOURCE_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 570)
#define PARAM_FAP21V_ACC_DIRECT_FDT_INTERRUPT_SOURCE_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 571)
#define PARAM_FAP21V_ACC_DIRECT_FDT_INTERRUPT_SOURCE_REG_UNRCH_DEST_EVT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 572)
#define PARAM_FAP21V_ACC_DIRECT_FDT_INTERRUPT_SOURCE_REG_UNIDUP_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 573)
#define PARAM_FAP21V_ACC_DIRECT_FDT_INTERRUPT_SOURCE_REG_ECC_ERROR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 574)
#define PARAM_FAP21V_ACC_DIRECT_FDT_INDIRECT_COMMAND_WR_DATA_REG_0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 575)
#define PARAM_FAP21V_ACC_DIRECT_FDT_INDIRECT_COMMAND_WR_DATA_REG_0_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 576)
#define PARAM_FAP21V_ACC_DIRECT_FDT_INDIRECT_COMMAND_WR_DATA_REG_0_INDIRECT_COMMAND_WR_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 577)
#define PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_1_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 578)
#define PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_1_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 579)
#define PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_1_REG_CPUDATA_CELL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 580)
#define PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_7_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 581)
#define PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_7_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 582)
#define PARAM_FAP21V_ACC_DIRECT_FDT_TRANSMIT_DATA_CELLS_REGISTERS_7_REG_CPUDATA_CELL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 583)
#define PARAM_FAP21V_ACC_DIRECT_FDT_UNREACHABLE_DESTINATION_DISCARDED_CELLS_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 584)
#define PARAM_FAP21V_ACC_DIRECT_FDT_UNREACHABLE_DESTINATION_DISCARDED_CELLS_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 585)
#define PARAM_FAP21V_ACC_DIRECT_FDT_UNREACHABLE_DESTINATION_DISCARDED_CELLS_COUNTER_REG_UNREACH_DEST_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 586)
#define PARAM_FAP21V_ACC_DIRECT_FDT_UNREACHABLE_DESTINATION_DISCARDED_CELLS_COUNTER_REG_UNRCH_DEST_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 587)
#define PARAM_FAP21V_ACC_DIRECT_FDT_UNREACHABLE_DESTINATION_DISCARDED_CELLS_COUNTER_REG_UNRCH_DEST_CNT_OVF_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 588)
#define PARAM_FAP21V_ACC_DIRECT_DPI_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 589)
#define PARAM_FAP21V_ACC_DIRECT_DPI_DQ_DLY_ACT_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 590)
#define PARAM_FAP21V_ACC_DIRECT_DPI_DQ_DLY_ACT_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 591)
#define PARAM_FAP21V_ACC_DIRECT_DPI_DQ_DLY_ACT_REG_DQ_DLY_ACT_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 592)
#define PARAM_FAP21V_ACC_DIRECT_DPI_SET_SAMPLE_REG_X_REG_OFFSET_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 593)
#define PARAM_FAP21V_ACC_DIRECT_DPI_SET_SAMPLE_REG_X_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 594)
#define PARAM_FAP21V_ACC_DIRECT_DPI_SET_SAMPLE_REG_X_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 595)
#define PARAM_FAP21V_ACC_DIRECT_DPI_SET_SAMPLE_REG_X_REG_USE_CFG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 596)
#define PARAM_FAP21V_ACC_DIRECT_DPI_SET_SAMPLE_REG_X_REG_SEL_SAMPLE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 597)
#define PARAM_FAP21V_ACC_DIRECT_DPI_SYNC_LOCK_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 598)
#define PARAM_FAP21V_ACC_DIRECT_DPI_SYNC_LOCK_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 599)
#define PARAM_FAP21V_ACC_DIRECT_DPI_SYNC_LOCK_REG_SYNC_LOCK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 600)
#define PARAM_FAP21V_ACC_DIRECT_DPI_MANUAL_CALIBRATION_VALUE_REG_OFFSET_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 601)
#define PARAM_FAP21V_ACC_DIRECT_DPI_MANUAL_CALIBRATION_VALUE_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 602)
#define PARAM_FAP21V_ACC_DIRECT_DPI_MANUAL_CALIBRATION_VALUE_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 603)
#define PARAM_FAP21V_ACC_DIRECT_DPI_MANUAL_CALIBRATION_VALUE_REG_NUM_DELS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 604)
#define PARAM_FAP21V_ACC_DIRECT_DPI_PER_BIT_MANUAL_CALIBRATION_ENABLE_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 605)
#define PARAM_FAP21V_ACC_DIRECT_DPI_PER_BIT_MANUAL_CALIBRATION_ENABLE_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 606)
#define PARAM_FAP21V_ACC_DIRECT_DPI_PER_BIT_MANUAL_CALIBRATION_ENABLE_REG_MAN_CAL_EN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 607)
#define PARAM_FAP21V_ACC_DIRECT_DPI_DDR_PHYSICAL_LAYER_REG_OFFSET_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 608)
#define PARAM_FAP21V_ACC_DIRECT_DPI_DDR_PHYSICAL_LAYER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 609)
#define PARAM_FAP21V_ACC_DIRECT_DPI_DDR_PHYSICAL_LAYER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 610)
#define PARAM_FAP21V_ACC_DIRECT_DPI_DDR_PHYSICAL_LAYER_REG_SAMPLE_DLY_REG_XY_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 611)
#define PARAM_FAP21V_ACC_DIRECT_DPI_DQ_DLY_REG1_5_REG_OFFSET_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 612)
#define PARAM_FAP21V_ACC_DIRECT_DPI_DQ_DLY_REG1_5_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 613)
#define PARAM_FAP21V_ACC_DIRECT_DPI_DQ_DLY_REG1_5_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 614)
#define PARAM_FAP21V_ACC_DIRECT_DPI_DQ_DLY_REG1_5_REG_DQ_DLY_REG1_5_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 615)
#define PARAM_FAP21V_ACC_DIRECT_RTP_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 616)
#define PARAM_FAP21V_ACC_DIRECT_RTP_MULTICAST_LINK_UP_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 617)
#define PARAM_FAP21V_ACC_DIRECT_RTP_MULTICAST_LINK_UP_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 618)
#define PARAM_FAP21V_ACC_DIRECT_RTP_MULTICAST_LINK_UP_REG_MUL_LINK_UP_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 619)
#define PARAM_FAP21V_ACC_DIRECT_RTP_ACL_RECEIVED_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 620)
#define PARAM_FAP21V_ACC_DIRECT_RTP_ACL_RECEIVED_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 621)
#define PARAM_FAP21V_ACC_DIRECT_RTP_ACL_RECEIVED_REG_ACLRCV_N_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 622)
#define PARAM_FAP21V_ACC_DIRECT_RTP_ACL_GENERATED_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 623)
#define PARAM_FAP21V_ACC_DIRECT_RTP_ACL_GENERATED_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 624)
#define PARAM_FAP21V_ACC_DIRECT_RTP_ACL_GENERATED_REG_MLINK_MSK_CHANGED_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 625)
#define PARAM_FAP21V_ACC_DIRECT_RTP_INDIRECT_COMMAND_WR_DATA_REG_1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 626)
#define PARAM_FAP21V_ACC_DIRECT_RTP_INDIRECT_COMMAND_WR_DATA_REG_1_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 627)
#define PARAM_FAP21V_ACC_DIRECT_RTP_INDIRECT_COMMAND_WR_DATA_REG_1_INDIRECT_COMMAND_WR_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 628)
#define PARAM_FAP21V_ACC_DIRECT_RTP_INDIRECT_COMMAND_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 629)
#define PARAM_FAP21V_ACC_DIRECT_RTP_INDIRECT_COMMAND_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 630)
#define PARAM_FAP21V_ACC_DIRECT_RTP_INDIRECT_COMMAND_REG_INDIRECT_COMMAND_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 631)
#define PARAM_FAP21V_ACC_DIRECT_RTP_MULTICAST_DISTRIBUTION_MAP_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 632)
#define PARAM_FAP21V_ACC_DIRECT_RTP_MULTICAST_DISTRIBUTION_MAP_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 633)
#define PARAM_FAP21V_ACC_DIRECT_RTP_MULTICAST_DISTRIBUTION_MAP_REG_MCDIST_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 634)
#define PARAM_FAP21V_ACC_DIRECT_RTP_MULTICAST_DISTRIBUTION_CONFIG_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 635)
#define PARAM_FAP21V_ACC_DIRECT_RTP_MULTICAST_DISTRIBUTION_CONFIG_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 636)
#define PARAM_FAP21V_ACC_DIRECT_RTP_MULTICAST_DISTRIBUTION_CONFIG_REG_MUL_NUM_TRAV_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 637)
#define PARAM_FAP21V_ACC_DIRECT_RTP_MULTICAST_DISTRIBUTION_CONFIG_REG_BYPASS_UPDATE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 638)
#define PARAM_FAP21V_ACC_DIRECT_RTP_MULTICAST_DISTRIBUTION_CONFIG_REG_ENABLE_MCLUPDATES_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 639)
#define PARAM_FAP21V_ACC_DIRECT_RTP_INDIRECT_COMMAND_ADDRESS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 640)
#define PARAM_FAP21V_ACC_DIRECT_RTP_INDIRECT_COMMAND_ADDRESS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 641)
#define PARAM_FAP21V_ACC_DIRECT_RTP_INDIRECT_COMMAND_ADDRESS_REG_INDIRECT_COMMAND_ADDRESS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 642)
#define PARAM_FAP21V_ACC_DIRECT_RTP_ACTIVE_LINK_MAP_REGISTER_LOW_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 643)
#define PARAM_FAP21V_ACC_DIRECT_RTP_ACTIVE_LINK_MAP_REGISTER_LOW_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 644)
#define PARAM_FAP21V_ACC_DIRECT_RTP_ACTIVE_LINK_MAP_REGISTER_LOW_REG_LNK_ACTV_MSK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 645)
#define PARAM_FAP21V_ACC_DIRECT_RTP_ACTIVE_LINK_MAP_REGISTER_LOW_REG_LNK_ACTV_MSK_CH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 646)
#define PARAM_FAP21V_ACC_DIRECT_RTP_INDIRECT_COMMAND_RD_DATA_REG_0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 647)
#define PARAM_FAP21V_ACC_DIRECT_RTP_INDIRECT_COMMAND_RD_DATA_REG_0_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 648)
#define PARAM_FAP21V_ACC_DIRECT_RTP_INDIRECT_COMMAND_RD_DATA_REG_0_INDIRECT_COMMAND_RD_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 649)
#define PARAM_FAP21V_ACC_DIRECT_RTP_INDIRECT_COMMAND_RD_DATA_REG_1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 650)
#define PARAM_FAP21V_ACC_DIRECT_RTP_INDIRECT_COMMAND_RD_DATA_REG_1_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 651)
#define PARAM_FAP21V_ACC_DIRECT_RTP_INDIRECT_COMMAND_RD_DATA_REG_1_INDIRECT_COMMAND_RD_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 652)
#define PARAM_FAP21V_ACC_DIRECT_RTP_FAP21_COEXIST_CONNECTED_TO_FDT_AND_FCT_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 653)
#define PARAM_FAP21V_ACC_DIRECT_RTP_FAP21_COEXIST_CONNECTED_TO_FDT_AND_FCT_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 654)
#define PARAM_FAP21V_ACC_DIRECT_RTP_FAP21_COEXIST_CONNECTED_TO_FDT_AND_FCT_REG_DEST_CFG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 655)
#define PARAM_FAP21V_ACC_DIRECT_RTP_ROUTING_PROCESSOR_ENABLES_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 656)
#define PARAM_FAP21V_ACC_DIRECT_RTP_ROUTING_PROCESSOR_ENABLES_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 657)
#define PARAM_FAP21V_ACC_DIRECT_RTP_ROUTING_PROCESSOR_ENABLES_REG_RTP_WP_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 658)
#define PARAM_FAP21V_ACC_DIRECT_RTP_ROUTING_PROCESSOR_ENABLES_REG_ACLM_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 659)
#define PARAM_FAP21V_ACC_DIRECT_RTP_ROUTING_PROCESSOR_ENABLES_REG_RTP_UP_EN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 660)
#define PARAM_FAP21V_ACC_DIRECT_RTP_ROUTING_PROCESSOR_ENABLES_REG_RTP_EN_MSK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 661)
#define PARAM_FAP21V_ACC_DIRECT_RTP_ROUTING_PROCESSOR_ENABLES_REG_RMGR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 662)
#define PARAM_FAP21V_ACC_DIRECT_RTP_INTERRUPTS_MASK_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 663)
#define PARAM_FAP21V_ACC_DIRECT_RTP_INTERRUPTS_MASK_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 664)
#define PARAM_FAP21V_ACC_DIRECT_RTP_INTERRUPTS_MASK_REG_LINK_MSK_CHANGED_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 665)
#define PARAM_FAP21V_ACC_DIRECT_RTP_INDIRECT_COMMAND_WR_DATA_REG_0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 666)
#define PARAM_FAP21V_ACC_DIRECT_RTP_INDIRECT_COMMAND_WR_DATA_REG_0_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 667)
#define PARAM_FAP21V_ACC_DIRECT_RTP_INDIRECT_COMMAND_WR_DATA_REG_0_INDIRECT_COMMAND_WR_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 668)
#define PARAM_FAP21V_ACC_DIRECT_RTP_BYPASSING_THE_TABLES_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 669)
#define PARAM_FAP21V_ACC_DIRECT_RTP_BYPASSING_THE_TABLES_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 670)
#define PARAM_FAP21V_ACC_DIRECT_RTP_BYPASSING_THE_TABLES_REG_FRC_LNKS_HIGH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 671)
#define PARAM_FAP21V_ACC_DIRECT_RTP_BYPASSING_THE_TABLES_REG_FRC_LNK_NUM_HIGH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 672)
#define PARAM_FAP21V_ACC_DIRECT_RTP_BYPASSING_THE_TABLES_REG_FRC_LNK_NUM_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 673)
#define PARAM_FAP21V_ACC_DIRECT_RTP_INTERRUPTS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 674)
#define PARAM_FAP21V_ACC_DIRECT_RTP_INTERRUPTS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 675)
#define PARAM_FAP21V_ACC_DIRECT_RTP_INTERRUPTS_REG_LINK_MSK_CHANGED_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 676)
#define PARAM_FAP21V_ACC_DIRECT_RTP_MAX_BASE_INDEX_FOR_REACHABILTY_MESSAGE_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 677)
#define PARAM_FAP21V_ACC_DIRECT_RTP_MAX_BASE_INDEX_FOR_REACHABILTY_MESSAGE_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 678)
#define PARAM_FAP21V_ACC_DIRECT_RTP_MAX_BASE_INDEX_FOR_REACHABILTY_MESSAGE_REG_MAX_BI_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 679)
#define PARAM_FAP21V_ACC_DIRECT_IPS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 680)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INTERNAL_LOW_PRIORITY_DQCQ_FC_STATUS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 681)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INTERNAL_LOW_PRIORITY_DQCQ_FC_STATUS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 682)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INTERNAL_LOW_PRIORITY_DQCQ_FC_STATUS_REG_LP_DQCQ_QUEUE_ID_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 683)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INTERNAL_LOW_PRIORITY_DQCQ_FC_STATUS_REG_LP_DQCQ_QUEUE_SIZE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 684)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INTERNAL_LOW_PRIORITY_DQCQ_FC_STATUS_REG_LP_DQCQ_FLOW_CONTROL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 685)
#define PARAM_FAP21V_ACC_DIRECT_IPS_LOW_PRIORITY_DQCQ_DEPTH_CONFIG3_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 686)
#define PARAM_FAP21V_ACC_DIRECT_IPS_LOW_PRIORITY_DQCQ_DEPTH_CONFIG3_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 687)
#define PARAM_FAP21V_ACC_DIRECT_IPS_LOW_PRIORITY_DQCQ_DEPTH_CONFIG3_REG_DEST4_DEPTH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 688)
#define PARAM_FAP21V_ACC_DIRECT_IPS_LOW_PRIORITY_DQCQ_DEPTH_CONFIG3_REG_DEST5_DEPTH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 689)
#define PARAM_FAP21V_ACC_DIRECT_IPS_SYSTEM_RED_AGING_CONFIGURATION_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 690)
#define PARAM_FAP21V_ACC_DIRECT_IPS_SYSTEM_RED_AGING_CONFIGURATION_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 691)
#define PARAM_FAP21V_ACC_DIRECT_IPS_SYSTEM_RED_AGING_CONFIGURATION_REG_SYSTEM_RED_AGE_PERIOD_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 692)
#define PARAM_FAP21V_ACC_DIRECT_IPS_IPS_CREDIT_CONFIG_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 693)
#define PARAM_FAP21V_ACC_DIRECT_IPS_IPS_CREDIT_CONFIG_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 694)
#define PARAM_FAP21V_ACC_DIRECT_IPS_IPS_CREDIT_CONFIG_REG_CREDIT_VALUE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 695)
#define PARAM_FAP21V_ACC_DIRECT_IPS_LOW_PRIORITY_DQCQ_DEPTH_CONFIG2_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 696)
#define PARAM_FAP21V_ACC_DIRECT_IPS_LOW_PRIORITY_DQCQ_DEPTH_CONFIG2_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 697)
#define PARAM_FAP21V_ACC_DIRECT_IPS_LOW_PRIORITY_DQCQ_DEPTH_CONFIG2_REG_DEST2_DEPTH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 698)
#define PARAM_FAP21V_ACC_DIRECT_IPS_LOW_PRIORITY_DQCQ_DEPTH_CONFIG2_REG_DEST3_DEPTH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 699)
#define PARAM_FAP21V_ACC_DIRECT_IPS_LOW_PRIORITY_DQCQ_DEPTH_CONFIG1_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 700)
#define PARAM_FAP21V_ACC_DIRECT_IPS_LOW_PRIORITY_DQCQ_DEPTH_CONFIG1_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 701)
#define PARAM_FAP21V_ACC_DIRECT_IPS_LOW_PRIORITY_DQCQ_DEPTH_CONFIG1_REG_DEST0_DEPTH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 702)
#define PARAM_FAP21V_ACC_DIRECT_IPS_LOW_PRIORITY_DQCQ_DEPTH_CONFIG1_REG_DEST1_DEPTH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 703)
#define PARAM_FAP21V_ACC_DIRECT_IPS_MAX_PORT_QUEUE_SIZE_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 704)
#define PARAM_FAP21V_ACC_DIRECT_IPS_MAX_PORT_QUEUE_SIZE_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 705)
#define PARAM_FAP21V_ACC_DIRECT_IPS_MAX_PORT_QUEUE_SIZE_REG_MAX_PORT_QUEUE_SIZE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 706)
#define PARAM_FAP21V_ACC_DIRECT_IPS_MAX_PORT_QUEUE_SIZE_REG_INS_PORT_QUEUE_SIZE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 707)
#define PARAM_FAP21V_ACC_DIRECT_IPS_MAX_PORT_QUEUE_SIZE_REG_MAX_PORT_QUEUE_SIZE_PORT_ID_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 708)
#define PARAM_FAP21V_ACC_DIRECT_IPS_GLOBAL_CREDIT_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 709)
#define PARAM_FAP21V_ACC_DIRECT_IPS_GLOBAL_CREDIT_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 710)
#define PARAM_FAP21V_ACC_DIRECT_IPS_GLOBAL_CREDIT_COUNTER_REG_GLOBAL_CREDIT_COUNTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 711)
#define PARAM_FAP21V_ACC_DIRECT_IPS_GLOBAL_CREDIT_COUNTER_REG_GLOBAL_CREDIT_COUNTER_OVERFLOW_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 712)
#define PARAM_FAP21V_ACC_DIRECT_IPS_MASKED_QDP_EVENT_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 713)
#define PARAM_FAP21V_ACC_DIRECT_IPS_MASKED_QDP_EVENT_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 714)
#define PARAM_FAP21V_ACC_DIRECT_IPS_MASKED_QDP_EVENT_COUNTER_REG_MSKD_QDP_EVNTS_COUNTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 715)
#define PARAM_FAP21V_ACC_DIRECT_IPS_MASKED_QDP_EVENT_COUNTER_REG_MSKD_QDP_EVNTS_COUNTER_OVERFLOW_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 716)
#define PARAM_FAP21V_ACC_DIRECT_IPS_ILLEGAL_MESH_DESTINATION_QUEUE_NUMBER_ERROR_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 717)
#define PARAM_FAP21V_ACC_DIRECT_IPS_ILLEGAL_MESH_DESTINATION_QUEUE_NUMBER_ERROR_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 718)
#define PARAM_FAP21V_ACC_DIRECT_IPS_ILLEGAL_MESH_DESTINATION_QUEUE_NUMBER_ERROR_REG_ILLEGEL_MESH_DEST_QUEUE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 719)
#define PARAM_FAP21V_ACC_DIRECT_IPS_DQCQ_ID_FILTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 720)
#define PARAM_FAP21V_ACC_DIRECT_IPS_DQCQ_ID_FILTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 721)
#define PARAM_FAP21V_ACC_DIRECT_IPS_DQCQ_ID_FILTER_REG_DQCQ_ID_FILTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 722)
#define PARAM_FAP21V_ACC_DIRECT_IPS_DQCQ_ID_FILTER_REG_DQCQ_DEST_PORT_FILTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 723)
#define PARAM_FAP21V_ACC_DIRECT_IPS_DQCQ_ID_FILTER_REG_DQCQ_DEST_DEV_FILTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 724)
#define PARAM_FAP21V_ACC_DIRECT_IPS_DQCQ_ID_FILTER_REG_DQCQ_ID_FILTER_EN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 725)
#define PARAM_FAP21V_ACC_DIRECT_IPS_DQCQ_ID_FILTER_REG_DQCQ_DEST_PORT_FILTER_EN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 726)
#define PARAM_FAP21V_ACC_DIRECT_IPS_DQCQ_ID_FILTER_REG_DQCQ_DEST_DEV_FILTER_EN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 727)
#define PARAM_FAP21V_ACC_DIRECT_IPS_TIME_IN_SLOW_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 728)
#define PARAM_FAP21V_ACC_DIRECT_IPS_TIME_IN_SLOW_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 729)
#define PARAM_FAP21V_ACC_DIRECT_IPS_TIME_IN_SLOW_REG_TIME_IN_SLOW_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 730)
#define PARAM_FAP21V_ACC_DIRECT_IPS_TIME_IN_SLOW_REG_TIME_IN_SLOW_VALID_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 731)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FSM_ON_MESSAGE_SHAPER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 732)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FSM_ON_MESSAGE_SHAPER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 733)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FSM_ON_MESSAGE_SHAPER_REG_FSM_MAX_RATE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 734)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FSM_ON_MESSAGE_SHAPER_REG_FSM_MAX_BURST_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 735)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FSM_ON_MESSAGE_SHAPER_REG_SHAPER_LOW_PRI_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 736)
#define PARAM_FAP21V_ACC_DIRECT_IPS_ACTIVATE_TIMER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 737)
#define PARAM_FAP21V_ACC_DIRECT_IPS_ACTIVATE_TIMER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 738)
#define PARAM_FAP21V_ACC_DIRECT_IPS_ACTIVATE_TIMER_REG_ACTIVATE_TIMER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 739)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FLOW_STATUS_FILTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 740)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FLOW_STATUS_FILTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 741)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FLOW_STATUS_FILTER_REG_FS_DEST_PORT_ID_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 742)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FLOW_STATUS_FILTER_REG_FS_DEST_DEV_ID_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 743)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FLOW_STATUS_FILTER_REG_FLOW_STATUS_FILTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 744)
#define PARAM_FAP21V_ACC_DIRECT_IPS_GLOBAL_FLOW_STATUS_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 745)
#define PARAM_FAP21V_ACC_DIRECT_IPS_GLOBAL_FLOW_STATUS_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 746)
#define PARAM_FAP21V_ACC_DIRECT_IPS_GLOBAL_FLOW_STATUS_COUNTER_REG_GLOBAL_FLOW_STATUS_COUNTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 747)
#define PARAM_FAP21V_ACC_DIRECT_IPS_GLOBAL_FLOW_STATUS_COUNTER_REG_GLOBAL_FLOW_STATUS_COUNTER_OVERFLOW_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 748)
#define PARAM_FAP21V_ACC_DIRECT_IPS_LOW_PRIORITY_DQCQ_DEPTH_CONFIG4_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 749)
#define PARAM_FAP21V_ACC_DIRECT_IPS_LOW_PRIORITY_DQCQ_DEPTH_CONFIG4_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 750)
#define PARAM_FAP21V_ACC_DIRECT_IPS_LOW_PRIORITY_DQCQ_DEPTH_CONFIG4_REG_BFMC_DEPTH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 751)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FLOW_CONTROL_COUNT_SELECT_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 752)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FLOW_CONTROL_COUNT_SELECT_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 753)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FLOW_CONTROL_COUNT_SELECT_REG_FC_COUNT_SEL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 754)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INDIRECT_COMMAND_WR_DATA_REG_0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 755)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INDIRECT_COMMAND_WR_DATA_REG_0_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 756)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INDIRECT_COMMAND_WR_DATA_REG_0_INDIRECT_COMMAND_WR_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 757)
#define PARAM_FAP21V_ACC_DIRECT_IPS_HIGH_PRIORITY_DQCQ_DEPTH_CONFIG1_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 758)
#define PARAM_FAP21V_ACC_DIRECT_IPS_HIGH_PRIORITY_DQCQ_DEPTH_CONFIG1_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 759)
#define PARAM_FAP21V_ACC_DIRECT_IPS_HIGH_PRIORITY_DQCQ_DEPTH_CONFIG1_REG_GFMC_DEPTH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 760)
#define PARAM_FAP21V_ACC_DIRECT_IPS_HIGH_PRIORITY_DQCQ_DEPTH_CONFIG1_REG_IS_DEPTH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 761)
#define PARAM_FAP21V_ACC_DIRECT_IPS_QDP_REPORT_FILTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 762)
#define PARAM_FAP21V_ACC_DIRECT_IPS_QDP_REPORT_FILTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 763)
#define PARAM_FAP21V_ACC_DIRECT_IPS_QDP_REPORT_FILTER_REG_DEQ_NOT_ENQ_FLTR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 764)
#define PARAM_FAP21V_ACC_DIRECT_IPS_QDP_REPORT_FILTER_REG_DISCARD_FLTR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 765)
#define PARAM_FAP21V_ACC_DIRECT_IPS_QDP_REPORT_FILTER_REG_WQUP_FLTR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 766)
#define PARAM_FAP21V_ACC_DIRECT_IPS_QDP_REPORT_FILTER_REG_DEQ_NOT_ENQ_FLTR_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 767)
#define PARAM_FAP21V_ACC_DIRECT_IPS_QDP_REPORT_FILTER_REG_DISCARD_FLTR_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 768)
#define PARAM_FAP21V_ACC_DIRECT_IPS_QDP_REPORT_FILTER_REG_WQUP_FLTR_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 769)
#define PARAM_FAP21V_ACC_DIRECT_IPS_CREDIT_FABRIC_LATENCY_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 770)
#define PARAM_FAP21V_ACC_DIRECT_IPS_CREDIT_FABRIC_LATENCY_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 771)
#define PARAM_FAP21V_ACC_DIRECT_IPS_CREDIT_FABRIC_LATENCY_COUNTER_REG_CR_LTNCY_COUNTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 772)
#define PARAM_FAP21V_ACC_DIRECT_IPS_CREDIT_FABRIC_LATENCY_COUNTER_REG_CR_LTNCY_QUE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 773)
#define PARAM_FAP21V_ACC_DIRECT_IPS_TIME_IN_NORM_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 774)
#define PARAM_FAP21V_ACC_DIRECT_IPS_TIME_IN_NORM_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 775)
#define PARAM_FAP21V_ACC_DIRECT_IPS_TIME_IN_NORM_REG_TIME_IN_NORM_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 776)
#define PARAM_FAP21V_ACC_DIRECT_IPS_TIME_IN_NORM_REG_TIME_IN_NORM_VALID_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 777)
#define PARAM_FAP21V_ACC_DIRECT_IPS_TIMER_CONFIGURATION_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 778)
#define PARAM_FAP21V_ACC_DIRECT_IPS_TIMER_CONFIGURATION_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 779)
#define PARAM_FAP21V_ACC_DIRECT_IPS_TIMER_CONFIGURATION_REG_TIME_COUNT_CONFIG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 780)
#define PARAM_FAP21V_ACC_DIRECT_IPS_TIMER_CONFIGURATION_REG_COUNTER_RESET_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 781)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FSMRQ_MAX_OCCUPANCY_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 782)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FSMRQ_MAX_OCCUPANCY_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 783)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FSMRQ_MAX_OCCUPANCY_REG_LP_FSMRQ_MAX_OCC_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 784)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FSMRQ_MAX_OCCUPANCY_REG_HP_FSMRQ_MAX_OCC_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 785)
#define PARAM_FAP21V_ACC_DIRECT_IPS_GLOBAL_QDP_REPORT_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 786)
#define PARAM_FAP21V_ACC_DIRECT_IPS_GLOBAL_QDP_REPORT_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 787)
#define PARAM_FAP21V_ACC_DIRECT_IPS_GLOBAL_QDP_REPORT_COUNTER_REG_GLBL_QDP_RPRT_COUNTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 788)
#define PARAM_FAP21V_ACC_DIRECT_IPS_GLOBAL_QDP_REPORT_COUNTER_REG_GLBL_QDP_RPRT_COUNTER_OVERFLOW_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 789)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INDIRECT_COMMAND_RD_DATA_REG_0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 790)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INDIRECT_COMMAND_RD_DATA_REG_0_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 791)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INDIRECT_COMMAND_RD_DATA_REG_0_INDIRECT_COMMAND_RD_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 792)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FMS_MAX_OCCUPANCY_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 793)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FMS_MAX_OCCUPANCY_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 794)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FMS_MAX_OCCUPANCY_REG_FMS_MAX_OCCUPANCY_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 795)
#define PARAM_FAP21V_ACC_DIRECT_IPS_CAPTURE_QUEUE_DESCRIPTOR_CONFIG_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 796)
#define PARAM_FAP21V_ACC_DIRECT_IPS_CAPTURE_QUEUE_DESCRIPTOR_CONFIG_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 797)
#define PARAM_FAP21V_ACC_DIRECT_IPS_CAPTURE_QUEUE_DESCRIPTOR_CONFIG_REG_CAPTURE_CRS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 798)
#define PARAM_FAP21V_ACC_DIRECT_IPS_CAPTURE_QUEUE_DESCRIPTOR_CONFIG_REG_CAPTURE_CRS_EN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 799)
#define PARAM_FAP21V_ACC_DIRECT_IPS_CAPTURE_QUEUE_DESCRIPTOR_CONFIG_REG_CAPTURE_FSMRQ_CTRL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 800)
#define PARAM_FAP21V_ACC_DIRECT_IPS_CAPTURE_QUEUE_DESCRIPTOR_CONFIG_REG_CAPTURE_FSMRQ_CTRL_EN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 801)
#define PARAM_FAP21V_ACC_DIRECT_IPS_CAPTURE_QUEUE_DESCRIPTOR_CONFIG_REG_CAPTURE_IN_DQCQ_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 802)
#define PARAM_FAP21V_ACC_DIRECT_IPS_CAPTURE_QUEUE_DESCRIPTOR_CONFIG_REG_CAPTURE_IN_DQCQ_EN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 803)
#define PARAM_FAP21V_ACC_DIRECT_IPS_CAPTURE_QUEUE_DESCRIPTOR_CONFIG_REG_CAPTURE_ONE_PKT_DEQ_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 804)
#define PARAM_FAP21V_ACC_DIRECT_IPS_CAPTURE_QUEUE_DESCRIPTOR_CONFIG_REG_CAPTURE_ONE_PKT_DEQ_EN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 805)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 806)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 807)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_REG_DQCQ_DEPTH_OVF_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 808)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_REG_EMPTY_DQCQ_WRITE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 809)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_REG_ILLEGEL_MESH_DEST_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 810)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_REG_CREDIT_LOST_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 811)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_REG_CREDIT_OVERFLOW_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 812)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_REG_SYSTEM_PORT_QUEUE_SIZE_EXPIRED_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 813)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_REG_FLWID_ECC_ERR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 814)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_REG_QTYPE_ECC_ERR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 815)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_REG_QDESC_ECC_ERR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 816)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_REG_QSZ_ECC_ERR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 817)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_REG_FSMRQCTRL_ECC_ERR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 818)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_REG_DQCQMEM_ECC_ERR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 819)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_REG_FSMRQMEM_ECC_ERR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 820)
#define PARAM_FAP21V_ACC_DIRECT_IPS_BFMC_CLASS_CONFIGS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 821)
#define PARAM_FAP21V_ACC_DIRECT_IPS_BFMC_CLASS_CONFIGS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 822)
#define PARAM_FAP21V_ACC_DIRECT_IPS_BFMC_CLASS_CONFIGS_REG_BFMC_WFQ_EN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 825)
#define PARAM_FAP21V_ACC_DIRECT_IPS_IPS_GENERAL_CONFIGURATIONS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 826)
#define PARAM_FAP21V_ACC_DIRECT_IPS_IPS_GENERAL_CONFIGURATIONS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 827)
#define PARAM_FAP21V_ACC_DIRECT_IPS_IPS_GENERAL_CONFIGURATIONS_REG_DISCARD_ALL_QDPMSG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 828)
#define PARAM_FAP21V_ACC_DIRECT_IPS_IPS_GENERAL_CONFIGURATIONS_REG_DISCARD_ALL_CRDT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 829)
#define PARAM_FAP21V_ACC_DIRECT_IPS_IPS_GENERAL_CONFIGURATIONS_REG_DISABLE_STATUS_MSG_GEN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 830)
#define PARAM_FAP21V_ACC_DIRECT_IPS_IPS_GENERAL_CONFIGURATIONS_REG_DISABLE_CREDIT_SURPLUS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 831)
#define PARAM_FAP21V_ACC_DIRECT_IPS_IPS_GENERAL_CONFIGURATIONS_REG_FMC_CREDITS_FROM_SCH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 832)
#define PARAM_FAP21V_ACC_DIRECT_IPS_IPS_GENERAL_CONFIGURATIONS_REG_DIS_OFF_SEND_AFTER_DEQ_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 833)
#define PARAM_FAP21V_ACC_DIRECT_IPS_IPS_GENERAL_CONFIGURATIONS_REG_SEND_FSM_ON_CREDIT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 834)
#define PARAM_FAP21V_ACC_DIRECT_IPS_IPS_GENERAL_CONFIGURATIONS_REG_SEND_NO_CHG_ON_CREDIT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 835)
#define PARAM_FAP21V_ACC_DIRECT_IPS_IPS_GENERAL_CONFIGURATIONS_REG_SEND_FSM_FOR_BIGGER_MAX_QUEUE_SIZE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 836)
#define PARAM_FAP21V_ACC_DIRECT_IPS_IPS_GENERAL_CONFIGURATIONS_REG_SEND_FSM_FOR_MUL_CROSS_DOWN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 837)
#define PARAM_FAP21V_ACC_DIRECT_IPS_IPS_GENERAL_CONFIGURATIONS_REG_UPDATE_MAX_QSZ_FROM_LOCAL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 838)
#define PARAM_FAP21V_ACC_DIRECT_IPS_IPS_GENERAL_CONFIGURATIONS_REG_DIS_AUTO_CREDIT_SEND_MSG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 839)
#define PARAM_FAP21V_ACC_DIRECT_IPS_IPS_GENERAL_CONFIGURATIONS_REG_EN_INT_LP_DQCQ_FC_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 840)
#define PARAM_FAP21V_ACC_DIRECT_IPS_IPS_GENERAL_CONFIGURATIONS_REG_DIS_DEQ_CMDS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 841)
#define PARAM_FAP21V_ACC_DIRECT_IPS_IPS_GENERAL_CONFIGURATIONS_REG_IPS_COUNT_BY_TIMER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 842)
#define PARAM_FAP21V_ACC_DIRECT_IPS_IPS_GENERAL_CONFIGURATIONS_REG_IPS_INIT_TRIGGER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 843)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INTERDIGITATED_MODE_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 844)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INTERDIGITATED_MODE_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 845)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INTERDIGITATED_MODE_REG_INTERDIGITATED_MODE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 846)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FMC_SCHEDULER_CONFIGS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 847)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FMC_SCHEDULER_CONFIGS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 848)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FMC_SCHEDULER_CONFIGS_REG_FMC_MAX_CR_RATE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 849)
#define PARAM_FAP21V_ACC_DIRECT_IPS_MAX_CR_BAL_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 850)
#define PARAM_FAP21V_ACC_DIRECT_IPS_MAX_CR_BAL_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 851)
#define PARAM_FAP21V_ACC_DIRECT_IPS_MAX_CR_BAL_REG_MAX_CR_BAL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 852)
#define PARAM_FAP21V_ACC_DIRECT_IPS_CREDIT_FLOW_CONTROL_THRESHOLD_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 853)
#define PARAM_FAP21V_ACC_DIRECT_IPS_CREDIT_FLOW_CONTROL_THRESHOLD_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 854)
#define PARAM_FAP21V_ACC_DIRECT_IPS_CREDIT_FLOW_CONTROL_THRESHOLD_REG_CRDT_FC_SET_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 855)
#define PARAM_FAP21V_ACC_DIRECT_IPS_CREDIT_FLOW_CONTROL_THRESHOLD_REG_CRDT_FC_RESET_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 856)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_MASK_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 857)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_MASK_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 858)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_MASK_REG_DQCQ_DEPTH_OVF_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 859)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_MASK_REG_EMPTY_DQCQ_WRITE_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 860)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_MASK_REG_ILLEGEL_MESH_DEST_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 861)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_MASK_REG_CREDIT_LOST_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 862)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_MASK_REG_CREDIT_OVERFLOW_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 863)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_MASK_REG_SYSTEM_PORT_QUEUE_SIZE_EXPIRED_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 864)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_MASK_REG_FLWID_ECC_ERR_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 865)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_MASK_REG_QTYPE_ECC_ERR_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 866)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_MASK_REG_QDESC_ECC_ERR_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 867)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_MASK_REG_QSZ_ECC_ERR_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 868)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_MASK_REG_FSMRQCTRL_ECC_ERR_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 869)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_MASK_REG_DQCQMEM_ECC_ERR_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 870)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INTERRUPT_MASK_REG_FSMRQMEM_ECC_ERR_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 871)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FMC3_CREDIT_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 872)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FMC3_CREDIT_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 873)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FMC3_CREDIT_COUNTER_REG_FMC3_CREDIT_COUNTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 874)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FMC3_CREDIT_COUNTER_REG_FMC3_CREDIT_COUNTER_OVERFLOW_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 875)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FLOW_STATUS_FILTER_MASK_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 876)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FLOW_STATUS_FILTER_MASK_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 877)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FLOW_STATUS_FILTER_MASK_REG_FS_DEST_PORT_ID_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 878)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FLOW_STATUS_FILTER_MASK_REG_FS_DEST_DEV_ID_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 879)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FLOW_STATUS_FILTER_MASK_REG_FLOW_STATUS_FILTER_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 880)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INGRESS_SHAPE_SCHEDULER_CONFIG_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 881)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INGRESS_SHAPE_SCHEDULER_CONFIG_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 882)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INGRESS_SHAPE_SCHEDULER_CONFIG_REG_ISS_MAX_CR_RATE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 883)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INDIRECT_COMMAND_RD_DATA_REG_1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 884)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INDIRECT_COMMAND_RD_DATA_REG_1_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 885)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INDIRECT_COMMAND_RD_DATA_REG_1_INDIRECT_COMMAND_RD_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 886)
#define PARAM_FAP21V_ACC_DIRECT_IPS_DEQ_CMD_BYTE_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 887)
#define PARAM_FAP21V_ACC_DIRECT_IPS_DEQ_CMD_BYTE_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 888)
#define PARAM_FAP21V_ACC_DIRECT_IPS_DEQ_CMD_BYTE_COUNTER_REG_DEQ_CMD_BYTE_COUNTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 889)
#define PARAM_FAP21V_ACC_DIRECT_IPS_DEQ_CMD_BYTE_COUNTER_REG_DEQ_CMD_BYTE_COUNTER_OVERFLOW_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 890)
#define PARAM_FAP21V_ACC_DIRECT_IPS_MANUAL_QUEUE_OPERATION_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 891)
#define PARAM_FAP21V_ACC_DIRECT_IPS_MANUAL_QUEUE_OPERATION_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 892)
#define PARAM_FAP21V_ACC_DIRECT_IPS_MANUAL_QUEUE_OPERATION_REG_MAN_QUEUE_ID_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 893)
#define PARAM_FAP21V_ACC_DIRECT_IPS_MANUAL_QUEUE_OPERATION_REG_DEQ_CMD_CR2SEND_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 894)
#define PARAM_FAP21V_ACC_DIRECT_IPS_MANUAL_QUEUE_OPERATION_REG_FS_VALUE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 895)
#define PARAM_FAP21V_ACC_DIRECT_IPS_MANUAL_QUEUE_OPERATION_REG_FS_OVERRIDE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 896)
#define PARAM_FAP21V_ACC_DIRECT_IPS_MANUAL_QUEUE_OPERATION_REG_DEL_DQCQ_NOT_VALID_FOR_FAP21_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 897)
#define PARAM_FAP21V_ACC_DIRECT_IPS_MANUAL_QUEUE_OPERATION_REG_FS_TRIGGER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 898)
#define PARAM_FAP21V_ACC_DIRECT_IPS_MANUAL_QUEUE_OPERATION_REG_GRANT_CREDIT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 899)
#define PARAM_FAP21V_ACC_DIRECT_IPS_MANUAL_QUEUE_OPERATION_REG_FLUSH_TRIGGER_NOT_VALID_FOR_FAP21_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 900)
#define PARAM_FAP21V_ACC_DIRECT_IPS_MANUAL_QUEUE_OPERATION_REG_SEND_PKT_TRIGGER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 901)
#define PARAM_FAP21V_ACC_DIRECT_IPS_AUTO_CREDIT_MECHANISM_QUEUE_BOUNDARIES_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 902)
#define PARAM_FAP21V_ACC_DIRECT_IPS_AUTO_CREDIT_MECHANISM_QUEUE_BOUNDARIES_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 903)
#define PARAM_FAP21V_ACC_DIRECT_IPS_AUTO_CREDIT_MECHANISM_QUEUE_BOUNDARIES_REG_AUTO_CR_FRST_QUE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 904)
#define PARAM_FAP21V_ACC_DIRECT_IPS_AUTO_CREDIT_MECHANISM_QUEUE_BOUNDARIES_REG_AUTO_CR_LAST_QUE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 905)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FMC1_CREDIT_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 906)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FMC1_CREDIT_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 907)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FMC1_CREDIT_COUNTER_REG_FMC1_CREDIT_COUNTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 908)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FMC1_CREDIT_COUNTER_REG_FMC1_CREDIT_COUNTER_OVERFLOW_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 909)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FSM_SCRUBBER_EVENT_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 910)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FSM_SCRUBBER_EVENT_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 911)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FSM_SCRUBBER_EVENT_COUNTER_REG_SCRUBBER_COUNTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 912)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FSM_SCRUBBER_EVENT_COUNTER_REG_SCRUBBER_COUNTER_OVERFLOW_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 913)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FMC2_CREDIT_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 914)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FMC2_CREDIT_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 915)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FMC2_CREDIT_COUNTER_REG_FMC2_CREDIT_COUNTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 916)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FMC2_CREDIT_COUNTER_REG_FMC2_CREDIT_COUNTER_OVERFLOW_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 917)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FMS_FLOW_STATUS_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 918)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FMS_FLOW_STATUS_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 919)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FMS_FLOW_STATUS_COUNTER_REG_FMS_FLOW_STATUS_COUNTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 920)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FMS_FLOW_STATUS_COUNTER_REG_FMS_FLOW_STATUS_COUNTER_OVERFLOW_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 921)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FSM_SCRUBBER_CONFIGURATION_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 922)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FSM_SCRUBBER_CONFIGURATION_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 923)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FSM_SCRUBBER_CONFIGURATION_REG_SCRUBBER_MAX_FLOW_MSG_GEN_RATE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 924)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FSM_SCRUBBER_CONFIGURATION_REG_SCRUBBER_MAX_FLOW_MSG_GEN_BURST_SIZE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 925)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FSM_SCRUBBER_CONFIGURATION_REG_SCRUBBER_MIN_SCAN_CYCLE_PERIOD_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 926)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FSM_SCRUBBER_CONFIGURATION_REG_SCRUBBER_GEN_OFF_MSGS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 927)
#define PARAM_FAP21V_ACC_DIRECT_IPS_CAPTURE_QUEUE_DESCRIPTOR_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 928)
#define PARAM_FAP21V_ACC_DIRECT_IPS_CAPTURE_QUEUE_DESCRIPTOR_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 929)
#define PARAM_FAP21V_ACC_DIRECT_IPS_CAPTURE_QUEUE_DESCRIPTOR_REG_CPTRD_CR_BAL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 930)
#define PARAM_FAP21V_ACC_DIRECT_IPS_CAPTURE_QUEUE_DESCRIPTOR_REG_CPTRD_QSZ_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 931)
#define PARAM_FAP21V_ACC_DIRECT_IPS_CAPTURE_QUEUE_DESCRIPTOR_REG_CPTRD_CRS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 932)
#define PARAM_FAP21V_ACC_DIRECT_IPS_CAPTURE_QUEUE_DESCRIPTOR_REG_CPTRD_FSMRQ_CTRL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 933)
#define PARAM_FAP21V_ACC_DIRECT_IPS_CAPTURE_QUEUE_DESCRIPTOR_REG_CPTRD_IN_DQCQ_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 934)
#define PARAM_FAP21V_ACC_DIRECT_IPS_CAPTURE_QUEUE_DESCRIPTOR_REG_CPTRD_ONE_PKT_DEQ_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 935)
#define PARAM_FAP21V_ACC_DIRECT_IPS_CAPTURE_QUEUE_DESCRIPTOR_REG_CPTRD_VALID_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 936)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FLOW_CONTROL_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 937)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FLOW_CONTROL_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 938)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FLOW_CONTROL_COUNTER_REG_FC_COUNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 939)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FLOW_CONTROL_COUNTER_REG_FC_COUNT_OVERFLOW_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 940)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INDIRECT_COMMAND_ADDRESS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 941)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INDIRECT_COMMAND_ADDRESS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 942)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INDIRECT_COMMAND_ADDRESS_REG_INDIRECT_COMMAND_ADDR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 943)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INDIRECT_COMMAND_ADDRESS_REG_INDIRECT_COMMAND_TYPE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 944)
#define PARAM_FAP21V_ACC_DIRECT_IPS_ACTIVE_QUEUE_COUNT_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 945)
#define PARAM_FAP21V_ACC_DIRECT_IPS_ACTIVE_QUEUE_COUNT_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 946)
#define PARAM_FAP21V_ACC_DIRECT_IPS_ACTIVE_QUEUE_COUNT_REG_MAX_ACTIVE_QUEUE_COUNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 947)
#define PARAM_FAP21V_ACC_DIRECT_IPS_ACTIVE_QUEUE_COUNT_REG_ACTIVE_QUEUE_COUNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 948)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INTERNAL_LOW_PRIORITY_DQCQ_FLOW_CONTROL_CONFIGURATION_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 949)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INTERNAL_LOW_PRIORITY_DQCQ_FLOW_CONTROL_CONFIGURATION_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 950)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INTERNAL_LOW_PRIORITY_DQCQ_FLOW_CONTROL_CONFIGURATION_REG_INT_LP_DQCQ_FC_SET_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 951)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INTERNAL_LOW_PRIORITY_DQCQ_FLOW_CONTROL_CONFIGURATION_REG_INT_LP_DQCQ_FC_RESET_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 952)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INDIRECT_COMMAND_WR_DATA_REG_1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 953)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INDIRECT_COMMAND_WR_DATA_REG_1_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 954)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INDIRECT_COMMAND_WR_DATA_REG_1_INDIRECT_COMMAND_WR_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 955)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FMS_DELAY_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 956)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FMS_DELAY_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 957)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FMS_DELAY_COUNTER_REG_FMS_DELAY_COUNTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 958)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FMS_DELAY_COUNTER_REG_FMS_DELAY_QUEUE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 959)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FMS_DELAY_COUNTER_REG_FMS_DELAY_BY_QUEUE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 960)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FSM_SCRUBBER_QUEUE_BOUNDARIES_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 961)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FSM_SCRUBBER_QUEUE_BOUNDARIES_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 962)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FSM_SCRUBBER_QUEUE_BOUNDARIES_REG_SCRUBBER_BOTTOM_Q_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 963)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FSM_SCRUBBER_QUEUE_BOUNDARIES_REG_SCRUBBER_TOP_Q_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 964)
#define PARAM_FAP21V_ACC_DIRECT_IPS_PROGRAMMABLE_QDP_REPORT_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 965)
#define PARAM_FAP21V_ACC_DIRECT_IPS_PROGRAMMABLE_QDP_REPORT_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 966)
#define PARAM_FAP21V_ACC_DIRECT_IPS_PROGRAMMABLE_QDP_REPORT_COUNTER_REG_PRG_QDP_RPRT_COUNTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 967)
#define PARAM_FAP21V_ACC_DIRECT_IPS_PROGRAMMABLE_QDP_REPORT_COUNTER_REG_PRG_QDP_RPRT_COUNTER_OVERFLOW_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 968)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INDIRECT_COMMAND_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 969)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INDIRECT_COMMAND_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 970)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INDIRECT_COMMAND_REG_INDIRECT_COMMAND_TRIGGER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 971)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INDIRECT_COMMAND_REG_INDIRECT_COMMAND_TRIGGER_ON_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 972)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INDIRECT_COMMAND_REG_INDIRECT_COMMAND_COUNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 973)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INDIRECT_COMMAND_REG_INDIRECT_COMMAND_TIMEOUT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 974)
#define PARAM_FAP21V_ACC_DIRECT_IPS_INDIRECT_COMMAND_REG_INDIRECT_COMMAND_STATUS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 975)
#define PARAM_FAP21V_ACC_DIRECT_IPS_DQCQ_MAX_OCCUPANCY_HP_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 976)
#define PARAM_FAP21V_ACC_DIRECT_IPS_DQCQ_MAX_OCCUPANCY_HP_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 977)
#define PARAM_FAP21V_ACC_DIRECT_IPS_DQCQ_MAX_OCCUPANCY_HP_REG_HP_DQCQ_MAX_OCC_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 978)
#define PARAM_FAP21V_ACC_DIRECT_IPS_DQCQ_MAX_OCCUPANCY_HP_REG_HP_DQCQ_MAX_OCC_ID_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 979)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FCR_CREDIT_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 980)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FCR_CREDIT_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 981)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FCR_CREDIT_COUNTER_REG_FCR_CREDIT_COUNTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 982)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FCR_CREDIT_COUNTER_REG_FCR_CREDIT_COUNTER_OVERFLOW_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 983)
#define PARAM_FAP21V_ACC_DIRECT_IPS_LOST_CREDIT_QUEUE_NUMBER_ERROR_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 984)
#define PARAM_FAP21V_ACC_DIRECT_IPS_LOST_CREDIT_QUEUE_NUMBER_ERROR_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 985)
#define PARAM_FAP21V_ACC_DIRECT_IPS_LOST_CREDIT_QUEUE_NUMBER_ERROR_REG_LOST_CR_QUEUE_NUM_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 986)
#define PARAM_FAP21V_ACC_DIRECT_IPS_LOST_CREDIT_QUEUE_NUMBER_ERROR_REG_DQCQ_ID_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 987)
#define PARAM_FAP21V_ACC_DIRECT_IPS_LOST_CREDIT_QUEUE_NUMBER_ERROR_REG_DQCQ_NRDY_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 988)
#define PARAM_FAP21V_ACC_DIRECT_IPS_LOST_CREDIT_QUEUE_NUMBER_ERROR_REG_FMS_NRDY_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 989)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FMC0_CREDIT_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 990)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FMC0_CREDIT_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 991)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FMC0_CREDIT_COUNTER_REG_FMC0_CREDIT_COUNTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 992)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FMC0_CREDIT_COUNTER_REG_FMC0_CREDIT_COUNTER_OVERFLOW_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 993)
#define PARAM_FAP21V_ACC_DIRECT_IPS_EXPIRED_SYSTEM_PORT_ID_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 994)
#define PARAM_FAP21V_ACC_DIRECT_IPS_EXPIRED_SYSTEM_PORT_ID_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 995)
#define PARAM_FAP21V_ACC_DIRECT_IPS_EXPIRED_SYSTEM_PORT_ID_REG_EXPIRED_SYSTEM_PORT_ID_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 996)
#define PARAM_FAP21V_ACC_DIRECT_IPS_QUEUE_NUM_FILTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 997)
#define PARAM_FAP21V_ACC_DIRECT_IPS_QUEUE_NUM_FILTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 998)
#define PARAM_FAP21V_ACC_DIRECT_IPS_QUEUE_NUM_FILTER_REG_QUEUE_NUM_FILTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 999)
#define PARAM_FAP21V_ACC_DIRECT_IPS_QUEUE_NUM_FILTER_REG_QUEUE_NUM_FILTER_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1000)
#define PARAM_FAP21V_ACC_DIRECT_IPS_AUTO_CREDIT_MECHANISM_RATE_CONFIGURATION_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1001)
#define PARAM_FAP21V_ACC_DIRECT_IPS_AUTO_CREDIT_MECHANISM_RATE_CONFIGURATION_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1002)
#define PARAM_FAP21V_ACC_DIRECT_IPS_AUTO_CREDIT_MECHANISM_RATE_CONFIGURATION_REG_AUTO_CR_RATE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1003)
#define PARAM_FAP21V_ACC_DIRECT_IPS_GFMC_SHAPER_CONFIGS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1004)
#define PARAM_FAP21V_ACC_DIRECT_IPS_GFMC_SHAPER_CONFIGS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1005)
#define PARAM_FAP21V_ACC_DIRECT_IPS_GFMC_SHAPER_CONFIGS_REG_FMC_MAX_CR_RATE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1006)
#define PARAM_FAP21V_ACC_DIRECT_IPS_GFMC_SHAPER_CONFIGS_REG_FMC_MAX_BURST_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1007)
#define PARAM_FAP21V_ACC_DIRECT_IPS_BFMC_SHAPER_CONFIGS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1008)
#define PARAM_FAP21V_ACC_DIRECT_IPS_BFMC_SHAPER_CONFIGS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1009)
#define PARAM_FAP21V_ACC_DIRECT_IPS_BFMC_SHAPER_CONFIGS_REG_FMC_MAX_CR_RATE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1010)
#define PARAM_FAP21V_ACC_DIRECT_IPS_BFMC_SHAPER_CONFIGS_REG_FMC_MAX_BURST_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1011)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FSMRQ_FLOW_STATUS_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1012)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FSMRQ_FLOW_STATUS_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1013)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FSMRQ_FLOW_STATUS_COUNTER_REG_FSMRQ_FLOW_STATUS_COUNTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1014)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FSMRQ_FLOW_STATUS_COUNTER_REG_FSMRQ_FLOW_STATUS_COUNTER_OVERFLOW_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1015)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FSMRQ_DELAY_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1016)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FSMRQ_DELAY_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1017)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FSMRQ_DELAY_COUNTER_REG_FSMRQ_DELAY_COUNTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1018)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FSMRQ_DELAY_COUNTER_REG_FSMRQ_DELAY_QUEUE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1019)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FSMRQ_DELAY_COUNTER_REG_FSMRQ_DELAY_BY_QUEUE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1020)
#define PARAM_FAP21V_ACC_DIRECT_IPS_HIGH_PRIORITY_DQCQ_DEPTH_CONFIG2_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1021)
#define PARAM_FAP21V_ACC_DIRECT_IPS_HIGH_PRIORITY_DQCQ_DEPTH_CONFIG2_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1022)
#define PARAM_FAP21V_ACC_DIRECT_IPS_HIGH_PRIORITY_DQCQ_DEPTH_CONFIG2_REG_LOW_DELAY_DEPTH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1023)
#define PARAM_FAP21V_ACC_DIRECT_IPS_DQCQ_MAX_OCCUPANCY_LP_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1024)
#define PARAM_FAP21V_ACC_DIRECT_IPS_DQCQ_MAX_OCCUPANCY_LP_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1025)
#define PARAM_FAP21V_ACC_DIRECT_IPS_DQCQ_MAX_OCCUPANCY_LP_REG_LP_DQCQ_MAX_OCC_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1026)
#define PARAM_FAP21V_ACC_DIRECT_IPS_DQCQ_MAX_OCCUPANCY_LP_REG_LP_DQCQ_MAX_OCC_ID_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1027)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FMS_PARAMETERS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1028)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FMS_PARAMETERS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1029)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FMS_PARAMETERS_REG_BYPASS_SHAPER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1030)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FMS_PARAMETERS_REG_DISABLE_SLOW_DELAY_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1031)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FMS_PARAMETERS_REG_LOCAL_ROUTE_BYPASS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1032)
#define PARAM_FAP21V_ACC_DIRECT_IPS_FMS_PARAMETERS_REG_MIN_DLY_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1033)
#define PARAM_FAP21V_ACC_DIRECT_IPS_EMPTY_DQCQ_ID_ERROR_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1034)
#define PARAM_FAP21V_ACC_DIRECT_IPS_EMPTY_DQCQ_ID_ERROR_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1035)
#define PARAM_FAP21V_ACC_DIRECT_IPS_EMPTY_DQCQ_ID_ERROR_REG_EMPTY_DQCQ_ID_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1036)
#define PARAM_FAP21V_ACC_DIRECT_IPS_CREDIT_OVERFLOW_QUEUE_NUM_ERROR_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1037)
#define PARAM_FAP21V_ACC_DIRECT_IPS_CREDIT_OVERFLOW_QUEUE_NUM_ERROR_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1038)
#define PARAM_FAP21V_ACC_DIRECT_IPS_CREDIT_OVERFLOW_QUEUE_NUM_ERROR_REG_CREDIT_OVERFLOW_QUEUE_NUM_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1039)
#define PARAM_FAP21V_ACC_DIRECT_IPS_MAX_FSMRQ_REQ_QUEUES_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1040)
#define PARAM_FAP21V_ACC_DIRECT_IPS_MAX_FSMRQ_REQ_QUEUES_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1041)
#define PARAM_FAP21V_ACC_DIRECT_IPS_MAX_FSMRQ_REQ_QUEUES_REG_MAX_FSMRQ_REQ_QUEUES_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1042)
#define PARAM_FAP21V_ACC_DIRECT_IPS_MAX_FSMRQ_REQ_QUEUES_REG_FSMRQ_REQ_QUEUES_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1043)
#define PARAM_FAP21V_ACC_DIRECT_QDP_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1044)
#define PARAM_FAP21V_ACC_DIRECT_QDP_ZBT_PHYSICAL_INTERFACE_CONFIGURATION_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1045)
#define PARAM_FAP21V_ACC_DIRECT_QDP_ZBT_PHYSICAL_INTERFACE_CONFIGURATION_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1046)
#define PARAM_FAP21V_ACC_DIRECT_QDP_ZBT_PHYSICAL_INTERFACE_CONFIGURATION_REG_ZBTCFG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1047)
#define PARAM_FAP21V_ACC_DIRECT_QDP_ENQUEUE_QUEUED_TOTAL_PACKETS_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1048)
#define PARAM_FAP21V_ACC_DIRECT_QDP_ENQUEUE_QUEUED_TOTAL_PACKETS_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1049)
#define PARAM_FAP21V_ACC_DIRECT_QDP_ENQUEUE_QUEUED_TOTAL_PACKETS_COUNTER_REG_EN_QPKT_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1050)
#define PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_COUNTER_QUEUE_SELECTION_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1051)
#define PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_COUNTER_QUEUE_SELECTION_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1052)
#define PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_COUNTER_QUEUE_SELECTION_REG_PRG_CNT_TARGET_Q_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1053)
#define PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_COUNTER_QUEUE_SELECTION_REG_PRG_CNT_TARGET_Q_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1054)
#define PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1055)
#define PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1056)
#define PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_DPTF0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1057)
#define PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_DPTF1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1058)
#define PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_DPTF2_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1059)
#define PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_DPTF3_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1060)
#define PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_NVALID_HDR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1061)
#define PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_SFT_ERR_RD_DESC_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1062)
#define PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_SFT_ERR_WR_DESC_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1063)
#define PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_SFT_ERR_INS_QSIZE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1064)
#define PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_SFT_ERR_QEMPTY_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1065)
#define PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_QROLL_OVER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1066)
#define PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_SFT_ERR_ZBT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1067)
#define PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_SFT_ERR_BUFF_QID_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1068)
#define PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_OVF_BUFF_QID_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1069)
#define PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_UDF_BUFF_QID_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1070)
#define PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_EN_QPKT_CNT_O_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1071)
#define PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_EN_QWORD_CNT_O_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1072)
#define PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_HEAD_DEL_PKT_CNT_O_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1073)
#define PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_HEAD_DEL_WORD_CNT_O_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1074)
#define PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_DE_QPKT_CNT_O_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1075)
#define PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_DE_QWORD_CNT_O_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1076)
#define PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_TAIL_DEL_PKT_CNT_O_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1077)
#define PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_TAIL_DEL_WORD_CNT_O_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1078)
#define PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_PRG_EN_QPKT_CNT_O_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1079)
#define PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_PRG_EN_QWORD_CNT_O_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1080)
#define PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_PRG_HEAD_DEL_PKT_CNT_O_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1081)
#define PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_PRG_HEAD_DEL_WORD_CNT_O_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1082)
#define PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_PRG_DE_QPKT_CNT_O_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1083)
#define PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_PRG_DE_QWORD_CNT_O_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1084)
#define PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_PRG_TAIL_DEL_PKT_CNT_O_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1085)
#define PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_PRG_TAIL_DEL_WORD_CNT_O_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1086)
#define PARAM_FAP21V_ACC_DIRECT_QDP_INTERRUPTS_REG_NV_PKT_CNT_O_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1087)
#define PARAM_FAP21V_ACC_DIRECT_QDP_ENQUEUE_DISCARDED_TOTAL_WORDS_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1088)
#define PARAM_FAP21V_ACC_DIRECT_QDP_ENQUEUE_DISCARDED_TOTAL_WORDS_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1089)
#define PARAM_FAP21V_ACC_DIRECT_QDP_ENQUEUE_DISCARDED_TOTAL_WORDS_COUNTER_REG_HD_DEL_WRD_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1090)
#define PARAM_FAP21V_ACC_DIRECT_QDP_QID_OVERFLOW_BLOCK_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1091)
#define PARAM_FAP21V_ACC_DIRECT_QDP_QID_OVERFLOW_BLOCK_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1092)
#define PARAM_FAP21V_ACC_DIRECT_QDP_QID_OVERFLOW_BLOCK_REG_OVF_BUFF_QIDBLK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1093)
#define PARAM_FAP21V_ACC_DIRECT_QDP_INITIALIZATION_TRIGGER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1094)
#define PARAM_FAP21V_ACC_DIRECT_QDP_INITIALIZATION_TRIGGER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1095)
#define PARAM_FAP21V_ACC_DIRECT_QDP_INITIALIZATION_TRIGGER_REG_INIT_TRG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1096)
#define PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1097)
#define PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1098)
#define PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_DPTF0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1099)
#define PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_DPTF1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1100)
#define PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_DPTF2_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1101)
#define PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_DPTF3_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1102)
#define PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_NVALID_HDR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1103)
#define PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_SFT_ERR_RD_DESC_MASK_INT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1104)
#define PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_SFT_ERR_WR_DESC_MASK_INT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1105)
#define PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_SFT_ERR_INS_QUE_SIZE_MASK_INT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1106)
#define PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_SFT_ERR_QUEUE_EMPTY_MASK_INT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1107)
#define PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_QROLL_OVER_MASK_INT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1108)
#define PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_SFT_ERR_ZBTMASK_INT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1109)
#define PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_SFT_ERR_BUFF_QUE_IDMASK_INT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1110)
#define PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_OVF_BUFF_QID_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1111)
#define PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_UDF_BUFF_QID_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1112)
#define PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_EN_QPKT_CNT_OMASK_INT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1113)
#define PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_EN_QWORD_CNT_OMASK_INT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1114)
#define PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_HD_DEL_PKT_CNT_OMASK_INT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1115)
#define PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_HD_DEL_WORD_CNT_OMASK_INT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1116)
#define PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_DE_QPKT_CNT_OMASK_INT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1117)
#define PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_DE_QPKT_WRD_OMASK_INT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1118)
#define PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_TAIL_DEL_PKT_CNT_OMASK_INT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1119)
#define PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_TAIL_DEL_WRD_CNT_OMASK_INT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1120)
#define PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_PRG_EN_QPKT_CNT_OMASK_INT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1121)
#define PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_PRG_EN_QWRD_CNT_OMASK_INT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1122)
#define PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_PRG_HD_DEL_PKT_CNT_OMASK_INT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1123)
#define PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_PRG_HD_DEL_WRD_CNT_OMASK_INT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1124)
#define PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_PRG_DE_QPKT_CNT_OMASK_INT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1125)
#define PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_PRG_DE_QPKT_WRD_OMASK_INT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1126)
#define PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_PRG_TAIL_DEL_PKT_CNT_OMASK_INT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1127)
#define PARAM_FAP21V_ACC_DIRECT_QDP_MASK_INTERRUPTS_REG_NV_PKT_CNT_MASK_INT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1128)
#define PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_DEQUEUE_TOTAL_PACKETS_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1129)
#define PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_DEQUEUE_TOTAL_PACKETS_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1130)
#define PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_DEQUEUE_TOTAL_PACKETS_COUNTER_REG_PRG_DE_QPKT_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1131)
#define PARAM_FAP21V_ACC_DIRECT_QDP_GLOBAL_BUFFERS_CONSUMBTION_REJECT_ENABLE_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1132)
#define PARAM_FAP21V_ACC_DIRECT_QDP_GLOBAL_BUFFERS_CONSUMBTION_REJECT_ENABLE_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1133)
#define PARAM_FAP21V_ACC_DIRECT_QDP_GLOBAL_BUFFERS_CONSUMBTION_REJECT_ENABLE_REG_REJECT_ENA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1134)
#define PARAM_FAP21V_ACC_DIRECT_QDP_INDIRECT_COMMAND_WR_DATA_REG_0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1135)
#define PARAM_FAP21V_ACC_DIRECT_QDP_INDIRECT_COMMAND_WR_DATA_REG_0_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1136)
#define PARAM_FAP21V_ACC_DIRECT_QDP_INDIRECT_COMMAND_WR_DATA_REG_0_INDIRECT_COMMAND_WR_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1137)
#define PARAM_FAP21V_ACC_DIRECT_QDP_ENQUEUE_DISCARDED_TOTAL_PACKETS_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1138)
#define PARAM_FAP21V_ACC_DIRECT_QDP_ENQUEUE_DISCARDED_TOTAL_PACKETS_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1139)
#define PARAM_FAP21V_ACC_DIRECT_QDP_ENQUEUE_DISCARDED_TOTAL_PACKETS_COUNTER_REG_HD_DEL_PKT_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1140)
#define PARAM_FAP21V_ACC_DIRECT_QDP_INDIRECT_COMMAND_RD_DATA_REG_0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1141)
#define PARAM_FAP21V_ACC_DIRECT_QDP_INDIRECT_COMMAND_RD_DATA_REG_0_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1142)
#define PARAM_FAP21V_ACC_DIRECT_QDP_INDIRECT_COMMAND_RD_DATA_REG_0_INDIRECT_COMMAND_RD_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1143)
#define PARAM_FAP21V_ACC_DIRECT_QDP_DEQUEUE_TOTAL_PACKETS_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1144)
#define PARAM_FAP21V_ACC_DIRECT_QDP_DEQUEUE_TOTAL_PACKETS_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1145)
#define PARAM_FAP21V_ACC_DIRECT_QDP_DEQUEUE_TOTAL_PACKETS_COUNTER_REG_DE_QPKT_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1146)
#define PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_DEQUEUE_DISCARDED_TOTAL_PACKETS_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1147)
#define PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_DEQUEUE_DISCARDED_TOTAL_PACKETS_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1148)
#define PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_DEQUEUE_DISCARDED_TOTAL_PACKETS_COUNTER_REG_PRG_TAIL_DEL_PKT_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1149)
#define PARAM_FAP21V_ACC_DIRECT_QDP_BUFFERS_CONSUMPTION_BLOCK_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1150)
#define PARAM_FAP21V_ACC_DIRECT_QDP_BUFFERS_CONSUMPTION_BLOCK_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1151)
#define PARAM_FAP21V_ACC_DIRECT_QDP_BUFFERS_CONSUMPTION_BLOCK_REG_REJECT_STATE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1152)
#define PARAM_FAP21V_ACC_DIRECT_QDP_BUFFERS_CONSUMPTION_BLOCK_REG_BLOCK0_STATE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1153)
#define PARAM_FAP21V_ACC_DIRECT_QDP_BUFFERS_CONSUMPTION_BLOCK_REG_BLOCK1_STATE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1154)
#define PARAM_FAP21V_ACC_DIRECT_QDP_BUFFERS_CONSUMPTION_BLOCK_REG_BLOCK2_STATE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1155)
#define PARAM_FAP21V_ACC_DIRECT_QDP_BUFFERS_CONSUMPTION_BLOCK_REG_BLOCK3_STATE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1156)
#define PARAM_FAP21V_ACC_DIRECT_QDP_TOTAL_BUFFERS_CONSUMED_BLOCK_0_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1157)
#define PARAM_FAP21V_ACC_DIRECT_QDP_TOTAL_BUFFERS_CONSUMED_BLOCK_0_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1158)
#define PARAM_FAP21V_ACC_DIRECT_QDP_TOTAL_BUFFERS_CONSUMED_BLOCK_0_REG_TOT_BUFFERS0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1159)
#define PARAM_FAP21V_ACC_DIRECT_QDP_LAST_QUEUE_ASSIGNED_TO_BLOCK_REG_OFFSET_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1160)
#define PARAM_FAP21V_ACC_DIRECT_QDP_LAST_QUEUE_ASSIGNED_TO_BLOCK_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1161)
#define PARAM_FAP21V_ACC_DIRECT_QDP_LAST_QUEUE_ASSIGNED_TO_BLOCK_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1162)
#define PARAM_FAP21V_ACC_DIRECT_QDP_LAST_QUEUE_ASSIGNED_TO_BLOCK_REG_TOP_QUE_BLK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1163)
#define PARAM_FAP21V_ACC_DIRECT_QDP_QID_UNDER_FLOW_BLOCK_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1164)
#define PARAM_FAP21V_ACC_DIRECT_QDP_QID_UNDER_FLOW_BLOCK_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1165)
#define PARAM_FAP21V_ACC_DIRECT_QDP_QID_UNDER_FLOW_BLOCK_REG_UDF_BUFF_QIDBLK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1166)
#define PARAM_FAP21V_ACC_DIRECT_QDP_DELETE_TOTAL_WORDS_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1167)
#define PARAM_FAP21V_ACC_DIRECT_QDP_DELETE_TOTAL_WORDS_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1168)
#define PARAM_FAP21V_ACC_DIRECT_QDP_DELETE_TOTAL_WORDS_COUNTER_REG_TAIL_DEL_WORD_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1169)
#define PARAM_FAP21V_ACC_DIRECT_QDP_LINK_SRAM_CONFIGURATION_MODE_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1170)
#define PARAM_FAP21V_ACC_DIRECT_QDP_LINK_SRAM_CONFIGURATION_MODE_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1171)
#define PARAM_FAP21V_ACC_DIRECT_QDP_LINK_SRAM_CONFIGURATION_MODE_REG_NUM_BUFF_MEM_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1172)
#define PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_ENQUEUE_DISCARDED_TOTAL_PACKETS_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1173)
#define PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_ENQUEUE_DISCARDED_TOTAL_PACKETS_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1174)
#define PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_ENQUEUE_DISCARDED_TOTAL_PACKETS_COUNTER_REG_PRG_HD_DEL_PKT_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1175)
#define PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_ENQUEUE_DISCARDED_TOTAL_WORDS_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1176)
#define PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_ENQUEUE_DISCARDED_TOTAL_WORDS_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1177)
#define PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_ENQUEUE_DISCARDED_TOTAL_WORDS_COUNTER_REG_PRG_HD_DEL_WRD_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1178)
#define PARAM_FAP21V_ACC_DIRECT_QDP_LAST_LBP_DESCRIPTOR_0_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1179)
#define PARAM_FAP21V_ACC_DIRECT_QDP_LAST_LBP_DESCRIPTOR_0_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1180)
#define PARAM_FAP21V_ACC_DIRECT_QDP_LAST_LBP_DESCRIPTOR_0_REG_LBPDESC0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1181)
#define PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_DEQUEUE_DISCARDED_TOTAL_WORDS_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1182)
#define PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_DEQUEUE_DISCARDED_TOTAL_WORDS_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1183)
#define PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_DEQUEUE_DISCARDED_TOTAL_WORDS_COUNTER_REG_PRG_TAIL_DEL_WRD_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1184)
#define PARAM_FAP21V_ACC_DIRECT_QDP_TOTAL_BUFFERS_CONSUMED_BLOCK_3_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1185)
#define PARAM_FAP21V_ACC_DIRECT_QDP_TOTAL_BUFFERS_CONSUMED_BLOCK_3_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1186)
#define PARAM_FAP21V_ACC_DIRECT_QDP_TOTAL_BUFFERS_CONSUMED_BLOCK_3_REG_TOT_BUFFERS3_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1187)
#define PARAM_FAP21V_ACC_DIRECT_QDP_INDIRECT_COMMAND_ADDRESS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1188)
#define PARAM_FAP21V_ACC_DIRECT_QDP_INDIRECT_COMMAND_ADDRESS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1189)
#define PARAM_FAP21V_ACC_DIRECT_QDP_INDIRECT_COMMAND_ADDRESS_REG_INDIRECT_COMMAND_ADDRESS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1190)
#define PARAM_FAP21V_ACC_DIRECT_QDP_TOTAL_BUFFERS_CONSUMED_BLOCK_2_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1191)
#define PARAM_FAP21V_ACC_DIRECT_QDP_TOTAL_BUFFERS_CONSUMED_BLOCK_2_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1192)
#define PARAM_FAP21V_ACC_DIRECT_QDP_TOTAL_BUFFERS_CONSUMED_BLOCK_2_REG_TOT_BUFFERS2_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1193)
#define PARAM_FAP21V_ACC_DIRECT_QDP_INDIRECT_COMMAND_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1194)
#define PARAM_FAP21V_ACC_DIRECT_QDP_INDIRECT_COMMAND_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1195)
#define PARAM_FAP21V_ACC_DIRECT_QDP_INDIRECT_COMMAND_REG_INDIRECT_COMMAND_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1196)
#define PARAM_FAP21V_ACC_DIRECT_QDP_NON_VALID_HEADER_PACKET_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1197)
#define PARAM_FAP21V_ACC_DIRECT_QDP_NON_VALID_HEADER_PACKET_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1198)
#define PARAM_FAP21V_ACC_DIRECT_QDP_NON_VALID_HEADER_PACKET_COUNTER_REG_NV_PKT_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1199)
#define PARAM_FAP21V_ACC_DIRECT_QDP_QDP_COMMANDS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1200)
#define PARAM_FAP21V_ACC_DIRECT_QDP_QDP_COMMANDS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1201)
#define PARAM_FAP21V_ACC_DIRECT_QDP_QDP_COMMANDS_REG_DISCARD_ALL_PKT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1202)
#define PARAM_FAP21V_ACC_DIRECT_QDP_QDP_COMMANDS_REG_DIS_LBPRD_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1203)
#define PARAM_FAP21V_ACC_DIRECT_QDP_QDP_COMMANDS_REG_ENA_AVRG_UPD_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1204)
#define PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_ENQUEUE_QUEUED_TOTAL_PACKETS_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1205)
#define PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_ENQUEUE_QUEUED_TOTAL_PACKETS_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1206)
#define PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_ENQUEUE_QUEUED_TOTAL_PACKETS_COUNTER_REG_PRG_EN_QPKT_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1207)
#define PARAM_FAP21V_ACC_DIRECT_QDP_TOTAL_BUFFERS_CONSUMED_BLOCK_1_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1208)
#define PARAM_FAP21V_ACC_DIRECT_QDP_TOTAL_BUFFERS_CONSUMED_BLOCK_1_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1209)
#define PARAM_FAP21V_ACC_DIRECT_QDP_TOTAL_BUFFERS_CONSUMED_BLOCK_1_REG_TOT_BUFFERS1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1210)
#define PARAM_FAP21V_ACC_DIRECT_QDP_LAST_BUFFER_ASSIGNED_TO_BLOCK_REG_OFFSET_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1211)
#define PARAM_FAP21V_ACC_DIRECT_QDP_LAST_BUFFER_ASSIGNED_TO_BLOCK_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1212)
#define PARAM_FAP21V_ACC_DIRECT_QDP_LAST_BUFFER_ASSIGNED_TO_BLOCK_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1213)
#define PARAM_FAP21V_ACC_DIRECT_QDP_LAST_BUFFER_ASSIGNED_TO_BLOCK_REG_TOP_BUFF_BLK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1214)
#define PARAM_FAP21V_ACC_DIRECT_QDP_QUEUE_SIZE_WATERMARK_CONFIGURATION_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1215)
#define PARAM_FAP21V_ACC_DIRECT_QDP_QUEUE_SIZE_WATERMARK_CONFIGURATION_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1216)
#define PARAM_FAP21V_ACC_DIRECT_QDP_QUEUE_SIZE_WATERMARK_CONFIGURATION_REG_PRG_PEAK_QUE_SIZE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1217)
#define PARAM_FAP21V_ACC_DIRECT_QDP_ENQUEUE_QUEUED_TOTAL_WORDS_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1218)
#define PARAM_FAP21V_ACC_DIRECT_QDP_ENQUEUE_QUEUED_TOTAL_WORDS_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1219)
#define PARAM_FAP21V_ACC_DIRECT_QDP_ENQUEUE_QUEUED_TOTAL_WORDS_COUNTER_REG_EN_QWORD_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1220)
#define PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_DEQUEUE_TOTAL_WORDS_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1221)
#define PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_DEQUEUE_TOTAL_WORDS_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1222)
#define PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_DEQUEUE_TOTAL_WORDS_COUNTER_REG_PRG_DE_QWRD_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1223)
#define PARAM_FAP21V_ACC_DIRECT_QDP_DEQUEUE_TOTAL_WORDS_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1224)
#define PARAM_FAP21V_ACC_DIRECT_QDP_DEQUEUE_TOTAL_WORDS_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1225)
#define PARAM_FAP21V_ACC_DIRECT_QDP_DEQUEUE_TOTAL_WORDS_COUNTER_REG_DE_QWORD_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1226)
#define PARAM_FAP21V_ACC_DIRECT_QDP_DELETE_TOTAL_PACKETS_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1227)
#define PARAM_FAP21V_ACC_DIRECT_QDP_DELETE_TOTAL_PACKETS_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1228)
#define PARAM_FAP21V_ACC_DIRECT_QDP_DELETE_TOTAL_PACKETS_COUNTER_REG_TAIL_DEL_PKT_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1229)
#define PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_ENQUEUE_QUEUED_TOTAL_WORDS_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1230)
#define PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_ENQUEUE_QUEUED_TOTAL_WORDS_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1231)
#define PARAM_FAP21V_ACC_DIRECT_QDP_PROGRAMMABLE_ENQUEUE_QUEUED_TOTAL_WORDS_COUNTER_REG_PRG_EN_QWORD_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1232)
#define PARAM_FAP21V_ACC_DIRECT_QDP_LAST_LBP_DESCRIPTOR_1_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1233)
#define PARAM_FAP21V_ACC_DIRECT_QDP_LAST_LBP_DESCRIPTOR_1_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1234)
#define PARAM_FAP21V_ACC_DIRECT_QDP_LAST_LBP_DESCRIPTOR_1_REG_LBPDESC1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1235)
#define PARAM_FAP21V_ACC_DIRECT_QDP_QID_GLOBAL_POINTERS_DISTANCE_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1236)
#define PARAM_FAP21V_ACC_DIRECT_QDP_QID_GLOBAL_POINTERS_DISTANCE_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1237)
#define PARAM_FAP21V_ACC_DIRECT_QDP_QID_GLOBAL_POINTERS_DISTANCE_REG_DEL_PTR_WR_PTR_DIST_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1238)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1239)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CREDIT_FROM_SHAPER_1_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1240)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CREDIT_FROM_SHAPER_1_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1241)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CREDIT_FROM_SHAPER_1_REG_SHAPER_CREDIT1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1242)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_MAPPING_MULTICAST_PACKETS_TO_EGRESS_DP_MSB_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1243)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_MAPPING_MULTICAST_PACKETS_TO_EGRESS_DP_MSB_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1244)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_MAPPING_MULTICAST_PACKETS_TO_EGRESS_DP_MSB_REG_M2_MEGRESS_DP_TABLE_H_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1245)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_MULTICAST_CONFIGURATION_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1246)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_MULTICAST_CONFIGURATION_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1247)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_MULTICAST_CONFIGURATION_REG_CPUTRAP_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1248)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_MULTICAST_CONFIGURATION_REG_CPUCOPY_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1249)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_MULTICAST_CONFIGURATION_REG_FORCE_NO_MCI_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1250)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_MULTICAST_CONFIGURATION_REG_PRUNNING_ENA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1251)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_MULTICAST_CONFIGURATION_REG_MIFMODE_PORT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1252)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_MULTICAST_CONFIGURATION_REG_UCAST_TO_LBP_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1253)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_MULTICAST_CONFIGURATION_REG_RQPREJECT_THRESHOLD_ENA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1254)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_MULTICAST_CONFIGURATION_REG_LAG_PRUNNING_ENA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1255)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_MULTICAST_CONFIGURATION_REG_EN4K_MC_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1256)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_MULTICAST_CONFIGURATION_REG_ENABLE_4_EGRESS_QUEUES_PER_PORT_ENA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1257)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_MULTICAST_CONFIGURATION_REG_ENABLE_4_EGRESS_QUEUES_PER_PORT_MC_SP_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1258)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_MULTICAST_CONFIGURATION_REG_ENABLE_4_EGRESS_QUEUES_PER_PORT_WFQ_ENA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1259)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_MULTICAST_CONFIGURATION_REG_FQP_READY_CNT_ENA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1260)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_FRAGMENTATION_QUEUE_ID_AT_WHICH_UNDERFLOW_OCCURS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1261)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_FRAGMENTATION_QUEUE_ID_AT_WHICH_UNDERFLOW_OCCURS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1262)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_FRAGMENTATION_QUEUE_ID_AT_WHICH_UNDERFLOW_OCCURS_REG_UDFL_QID_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1263)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_REASSEMBLY_QUEUE_PROCESSOR_CONFIGURATIONS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1264)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_REASSEMBLY_QUEUE_PROCESSOR_CONFIGURATIONS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1265)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_REASSEMBLY_QUEUE_PROCESSOR_CONFIGURATIONS_REG_SELF_FAPID_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1266)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_MAXIMUM_CREDIT_FOR_EACH_PORT_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1267)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_MAXIMUM_CREDIT_FOR_EACH_PORT_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1268)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_MAXIMUM_CREDIT_FOR_EACH_PORT_REG_PORT_MAX_CREDIT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1269)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLD_SELECT_1_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1270)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLD_SELECT_1_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1271)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLD_SELECT_1_REG_QTH_SEL1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1272)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_EGRESS_MIRRORING_ENABLE_REG_OFFSET_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1273)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_EGRESS_MIRRORING_ENABLE_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1274)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_EGRESS_MIRRORING_ENABLE_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1275)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_EGRESS_MIRRORING_ENABLE_REG_EGRESS_MIRRORING_ENA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1276)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_CONSUMED_RESOURCES_FOR_SCHEDULED_QUEUE_TO_REJECT_SCHEDULED_PACKETS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1277)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_CONSUMED_RESOURCES_FOR_SCHEDULED_QUEUE_TO_REJECT_SCHEDULED_PACKETS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1278)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_CONSUMED_RESOURCES_FOR_SCHEDULED_QUEUE_TO_REJECT_SCHEDULED_PACKETS_REG_REJ_SCHD_TOTAL_WRDS_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1279)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_CONSUMED_RESOURCES_FOR_SCHEDULED_QUEUE_TO_REJECT_SCHEDULED_PACKETS_REG_REJ_SCHD_TOTAL_PKTS_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1280)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INTERRUPT_SOURCES_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1281)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INTERRUPT_SOURCES_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1282)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INTERRUPT_SOURCES_REG_DATA_COH_ERROR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1283)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INTERRUPT_SOURCES_REG_FRAG_NUM_ERROR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1284)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INTERRUPT_SOURCES_REG_PORT63_ERROR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1285)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INTERRUPT_SOURCES_REG_PACKET_HEADER_ERROR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1286)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INTERRUPT_SOURCES_REG_PACKET_LOST_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1287)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INTERRUPT_SOURCES_REG_PACKET_DISCARDED_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1288)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INTERRUPT_SOURCES_REG_QUEUE_UNDER_FLOW_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1289)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INTERRUPT_SOURCES_REG_PROG_ENQ_PKT_CNT_OVFL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1290)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INTERRUPT_SOURCES_REG_PROG_ENQ_WRD_CNT_OVFL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1291)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INTERRUPT_SOURCES_REG_PROG_DSC_PKT_CNT_OVFL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1292)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INTERRUPT_SOURCES_REG_PROG_DSC_WRD_CNT_OVFL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1293)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INTERRUPT_SOURCES_REG_TOTAL_ENQ_PKT_CNT_OVFL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1294)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INTERRUPT_SOURCES_REG_TOTAL_ENQ_WRD_CNT_OVFL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1295)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INTERRUPT_SOURCES_REG_TOTAL_DSC_PKT_CNT_OVFL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1296)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INTERRUPT_SOURCES_REG_TOTAL_DSC_WRD_CNT_OVFL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1297)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INTERRUPT_SOURCES_REG_PDMPARITY_ERROR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1298)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INTERRUPT_SOURCES_REG_PLMPARITY_ERROR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1299)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INTERRUPT_SOURCES_REG_DATA_BUFF_ECCERROR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1300)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INTERRUPT_SOURCES_REG_DATA_LINK_PARITY_ERROR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1301)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INTERRUPT_SOURCES_REG_PACKET_AGED_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1302)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_FRAG_WORD_4_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1303)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_FRAG_WORD_4_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1304)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_FRAG_WORD_4_REG_PACKET_FRAGMENT_WORD_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1305)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_2_AND_3_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_2_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1306)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_2_AND_3_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_2_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1307)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_2_AND_3_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_2_REG_MCLS2_REJ_USCH_WRDS_TH_PRT_TYPE2_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1308)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_2_AND_3_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_2_REG_MCLS2_REJ_USCH_WRDS_TH_PRT_TYPE3_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1309)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_TOTAL_NUMBER_OF_ENQUEUED_WORDS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1310)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_TOTAL_NUMBER_OF_ENQUEUED_WORDS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1311)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_TOTAL_NUMBER_OF_ENQUEUED_WORDS_REG_TOTAL_ENQ_WRD_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1312)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_TOTAL_NUMBER_OF_ENQUEUED_WORDS_REG_TOTAL_ENQ_WRD_CNT_O_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1313)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_ENHANCED_QO_S_REJECT_THRESHOLDS_CONFIGURATION_0_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1314)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_ENHANCED_QO_S_REJECT_THRESHOLDS_CONFIGURATION_0_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1315)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_ENHANCED_QO_S_REJECT_THRESHOLDS_CONFIGURATION_0_REG_REJ_SCHD_TOTAL_WRDS_TH_H_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1316)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_ENHANCED_QO_S_REJECT_THRESHOLDS_CONFIGURATION_0_REG_REJ_SCHD_TOTAL_PKT_TH_H_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1317)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_INDIRECT_COMMAND_WR_DATA_REG_0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1318)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_INDIRECT_COMMAND_WR_DATA_REG_0_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1319)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_INDIRECT_COMMAND_WR_DATA_REG_0_INDIRECT_COMMAND_WR_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1320)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLD_SELECT_0_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1321)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLD_SELECT_0_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1322)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLD_SELECT_0_REG_QTH_SEL0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1323)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_SPI4_RATE_IN_THE_ABSENCE_OF_FLOW_CONTROL_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1324)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_SPI4_RATE_IN_THE_ABSENCE_OF_FLOW_CONTROL_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1325)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_SPI4_RATE_IN_THE_ABSENCE_OF_FLOW_CONTROL_REG_SPI4_ARATE_NO_FC_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1326)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_SPI4_RATE_IN_THE_ABSENCE_OF_FLOW_CONTROL_REG_SPI4_BRATE_NO_FC_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1327)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_MAPPING_MULTICAST_PACKETS_TO_EGRESS_TRAFFIC_CLASS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1328)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_MAPPING_MULTICAST_PACKETS_TO_EGRESS_TRAFFIC_CLASS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1329)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_MAPPING_MULTICAST_PACKETS_TO_EGRESS_TRAFFIC_CLASS_REG_M2_MEGRESS_TC_TABLE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1330)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_FRAG_WORD_5_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1331)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_FRAG_WORD_5_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1332)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_FRAG_WORD_5_REG_PACKET_FRAGMENT_WORD_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1333)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_AVAILABLE_RESOURCES_FOR_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_1_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1334)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_AVAILABLE_RESOURCES_FOR_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_1_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1335)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_AVAILABLE_RESOURCES_FOR_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_1_REG_MCLS1_REJ_USCH_AVAIL_DESC_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1336)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_FRAG_WORD_6_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1337)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_FRAG_WORD_6_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1338)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_FRAG_WORD_6_REG_PACKET_FRAGMENT_WORD_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1339)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_PACKETS_LOST_DUE_TO_BUFFER_FULL_OUT_OF_MEMORY_IN_THE_EGRESS_PATH_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1340)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_PACKETS_LOST_DUE_TO_BUFFER_FULL_OUT_OF_MEMORY_IN_THE_EGRESS_PATH_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1341)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_PACKETS_LOST_DUE_TO_BUFFER_FULL_OUT_OF_MEMORY_IN_THE_EGRESS_PATH_REG_NUM_LOST_PACKETS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1342)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_PACKETS_LOST_DUE_TO_BUFFER_FULL_OUT_OF_MEMORY_IN_THE_EGRESS_PATH_REG_OVERFLOW_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1343)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_PACKETS_LOST_DUE_TO_BUFFER_FULL_OUT_OF_MEMORY_IN_THE_EGRESS_PATH_REG_LOST_REAS_CNTXT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1344)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_SHAPER_ENABLE_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1345)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_SHAPER_ENABLE_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1346)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_SHAPER_ENABLE_REG_EGQSPR_ENA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1347)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_SHAPER_ENABLE_REG_SPI4_ASPR_CAL_SEL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1348)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_SHAPER_ENABLE_REG_SPI4_BSPR_CAL_SEL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1349)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_DEVICE_SPI4_FLOW_CONTROLS_TO_SCHEDULER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1350)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_DEVICE_SPI4_FLOW_CONTROLS_TO_SCHEDULER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1351)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_DEVICE_SPI4_FLOW_CONTROLS_TO_SCHEDULER_REG_SCHEDULER_DEVICE_FC_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1352)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_DEVICE_SPI4_FLOW_CONTROLS_TO_SCHEDULER_REG_SCHEDULER_SPI4_AFC_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1353)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_DEVICE_SPI4_FLOW_CONTROLS_TO_SCHEDULER_REG_SCHEDULER_SPI4_BFC_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1354)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_CONSUMED_RESOURCES_FOR_ASSERTING_MCI1_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1355)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_CONSUMED_RESOURCES_FOR_ASSERTING_MCI1_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1356)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_CONSUMED_RESOURCES_FOR_ASSERTING_MCI1_REG_MCI1_USCH_TOTAL_WRDS_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1357)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_CONSUMED_RESOURCES_FOR_ASSERTING_MCI1_REG_MCI1_USCH_TOTAL_PKTS_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1358)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_TOTAL_CONSUMED_RESOURCES_IN_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_3_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1359)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_TOTAL_CONSUMED_RESOURCES_IN_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_3_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1360)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_TOTAL_CONSUMED_RESOURCES_IN_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_3_REG_MCLS3_REJ_USCH_TOTAL_WRDS_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1361)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_TOTAL_CONSUMED_RESOURCES_IN_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_3_REG_MCLS3_REJ_USCH_TOTAL_PKTS_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1362)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_PER_PORT_FLOW_CONTROL_TO_SCHEDULER_0_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1363)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_PER_PORT_FLOW_CONTROL_TO_SCHEDULER_0_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1364)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_PER_PORT_FLOW_CONTROL_TO_SCHEDULER_0_REG_SCHEDULER_PORT_FC0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1365)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_AVAILABLE_RESOURCES_FOR_SCHEDULED_QUEUE_TO_REJECT_SCHEDULED_PACKETS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1366)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_AVAILABLE_RESOURCES_FOR_SCHEDULED_QUEUE_TO_REJECT_SCHEDULED_PACKETS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1367)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_AVAILABLE_RESOURCES_FOR_SCHEDULED_QUEUE_TO_REJECT_SCHEDULED_PACKETS_REG_REJ_SCHD_AVAIL_DESC_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1368)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_TOTAL_NUMBER_OF_ENQUEUED_PACKETS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1369)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_TOTAL_NUMBER_OF_ENQUEUED_PACKETS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1370)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_TOTAL_NUMBER_OF_ENQUEUED_PACKETS_REG_TOTAL_ENQ_PKT_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1371)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_TOTAL_NUMBER_OF_ENQUEUED_PACKETS_REG_TOTAL_ENQ_PKT_CNT_O_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1372)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_PRIORITY_SELECT_3_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1373)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_PRIORITY_SELECT_3_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1374)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_PRIORITY_SELECT_3_REG_PORT_PRIORITY_SEL3_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1375)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_MAPPING_MULTICAST_PACKETS_TO_EGRESS_DP_LSB_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1376)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_MAPPING_MULTICAST_PACKETS_TO_EGRESS_DP_LSB_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1377)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_MAPPING_MULTICAST_PACKETS_TO_EGRESS_DP_LSB_REG_M2_MEGRESS_DP_TABLE_L_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1378)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_SPI4_A_CREDIT_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1379)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_SPI4_A_CREDIT_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1380)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_SPI4_A_CREDIT_REG_SPI4_ACREDIT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1381)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_OF_PORT_TYPE_2_AND_PORT_TYPE_3_FOR_ASSERTING_MCI0_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1382)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_OF_PORT_TYPE_2_AND_PORT_TYPE_3_FOR_ASSERTING_MCI0_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1383)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_OF_PORT_TYPE_2_AND_PORT_TYPE_3_FOR_ASSERTING_MCI0_REG_MCI0_USCH_WRDS_TH_PRT_TYPE2_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1384)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_OF_PORT_TYPE_2_AND_PORT_TYPE_3_FOR_ASSERTING_MCI0_REG_MCI0_USCH_WRDS_TH_PRT_TYPE3_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1385)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_FQP_COUNTER_THRESHOLD_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1386)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_FQP_COUNTER_THRESHOLD_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1387)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_FQP_COUNTER_THRESHOLD_REG_FQP_READY_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1388)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_2_AND_3_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_0_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1389)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_2_AND_3_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_0_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1390)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_2_AND_3_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_0_REG_MCLS0_REJ_USCH_WRDS_TH_PRT_TYPE2_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1391)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_2_AND_3_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_0_REG_MCLS0_REJ_USCH_WRDS_TH_PRT_TYPE3_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1392)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_PACKET_AGING_ENABLE_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1393)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_PACKET_AGING_ENABLE_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1394)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_PACKET_AGING_ENABLE_REG_AGING_ENA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1395)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_PACKET_AGING_ENABLE_REG_AGING_TIME_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1396)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_PRIORITY_SELECT_2_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1397)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_PRIORITY_SELECT_2_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1398)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_PRIORITY_SELECT_2_REG_PORT_PRIORITY_SEL2_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1399)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_SCHEDULED_QUEUES_OF_PORT_TYPE_2_AND_PORT_TYPE_3_TO_REJECT_SCHEDULED_PACKETS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1400)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_SCHEDULED_QUEUES_OF_PORT_TYPE_2_AND_PORT_TYPE_3_TO_REJECT_SCHEDULED_PACKETS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1401)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_SCHEDULED_QUEUES_OF_PORT_TYPE_2_AND_PORT_TYPE_3_TO_REJECT_SCHEDULED_PACKETS_REG_REJ_SCHD_WRDS_TH_PRT_TYPE2_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1402)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_SCHEDULED_QUEUES_OF_PORT_TYPE_2_AND_PORT_TYPE_3_TO_REJECT_SCHEDULED_PACKETS_REG_REJ_SCHD_WRDS_TH_PRT_TYPE3_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1403)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_FRAG_WORD_7_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1404)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_FRAG_WORD_7_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1405)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_FRAG_WORD_7_REG_PACKET_FRAGMENT_WORD_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1406)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_MAPPING_UNSCHEDULED_MULTICAST_PACKETS_TO_EGRESS_TRAFFIC_CLASS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1407)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_MAPPING_UNSCHEDULED_MULTICAST_PACKETS_TO_EGRESS_TRAFFIC_CLASS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1408)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_MAPPING_UNSCHEDULED_MULTICAST_PACKETS_TO_EGRESS_TRAFFIC_CLASS_REG_M2_UEGRESS_TC_TABLE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1409)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_CONSUMED_RESOURCES_FOR_ASSERTING_MCI0_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1410)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_CONSUMED_RESOURCES_FOR_ASSERTING_MCI0_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1411)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_CONSUMED_RESOURCES_FOR_ASSERTING_MCI0_REG_MCI0_USCH_TOTAL_WRDS_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1412)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_CONSUMED_RESOURCES_FOR_ASSERTING_MCI0_REG_MCI0_USCH_TOTAL_PKTS_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1413)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_LINK_LEVEL_FLOW_CONTROL_SIGNALS_FROM_SLA_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1414)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_LINK_LEVEL_FLOW_CONTROL_SIGNALS_FROM_SLA_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1415)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_LINK_LEVEL_FLOW_CONTROL_SIGNALS_FROM_SLA_REG_SPIALINK_LEVEL_FLOW_CONTROL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1416)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_LINK_LEVEL_FLOW_CONTROL_SIGNALS_FROM_SLA_REG_SPIBLINK_LEVEL_FLOW_CONTROL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1417)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_SPI4_B_CREDIT_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1418)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_SPI4_B_CREDIT_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1419)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_SPI4_B_CREDIT_REG_SPI4_BCREDIT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1420)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_NUMBER_OF_ENQUEUED_PACKETS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1421)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_NUMBER_OF_ENQUEUED_PACKETS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1422)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_NUMBER_OF_ENQUEUED_PACKETS_REG_PROG_ENQ_PKT_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1423)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_NUMBER_OF_ENQUEUED_PACKETS_REG_PROG_ENQ_PKT_CNT_O_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1424)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_FOR_DEVICES_LEVEL_FLOW_CONTROL_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1425)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_FOR_DEVICES_LEVEL_FLOW_CONTROL_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1426)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_FOR_DEVICES_LEVEL_FLOW_CONTROL_REG_AVAIL_BUFF_FCTH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1427)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_FOR_DEVICES_LEVEL_FLOW_CONTROL_REG_AVAIL_DESC_FCTH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1428)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_MAPPING_UNICAST_TRAFFIC_TO_EGRESS_TRAFFIC_CLASS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1429)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_MAPPING_UNICAST_TRAFFIC_TO_EGRESS_TRAFFIC_CLASS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1430)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_MAPPING_UNICAST_TRAFFIC_TO_EGRESS_TRAFFIC_CLASS_REG_U2_UEGRESS_TC_TABLE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1431)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_TOTAL_CONSUMED_RESOURCES_IN_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_0_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1432)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_TOTAL_CONSUMED_RESOURCES_IN_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_0_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1433)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_TOTAL_CONSUMED_RESOURCES_IN_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_0_REG_MCLS0_REJ_USCH_TOTAL_WRDS_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1434)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_TOTAL_CONSUMED_RESOURCES_IN_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_0_REG_MCLS0_REJ_USCH_TOTAL_PKTS_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1435)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_MULTICAST_BITMAP_CONFIGURATION_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1436)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_MULTICAST_BITMAP_CONFIGURATION_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1437)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_MULTICAST_BITMAP_CONFIGURATION_REG_TOP_MC_BMP_PORT_ENA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1438)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_MULTICAST_BITMAP_CONFIGURATION_REG_TOP_MC_BMP_PORT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1439)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_ENHANCED_QO_S_REJECT_THRESHOLDS_CONFIGURATION_1_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1440)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_ENHANCED_QO_S_REJECT_THRESHOLDS_CONFIGURATION_1_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1441)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_ENHANCED_QO_S_REJECT_THRESHOLDS_CONFIGURATION_1_REG_REJ_SCHD_AVAIL_DESC_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1442)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_SCHEDULED_QUEUES_OF_PORT_TYPE_0_AND_PORT_TYPE_1_TO_REJECT_SCHEDULED_PACKETS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1443)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_SCHEDULED_QUEUES_OF_PORT_TYPE_0_AND_PORT_TYPE_1_TO_REJECT_SCHEDULED_PACKETS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1444)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_SCHEDULED_QUEUES_OF_PORT_TYPE_0_AND_PORT_TYPE_1_TO_REJECT_SCHEDULED_PACKETS_REG_REJ_SCHD_WRDS_TH_PRT_TYPE0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1445)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_SCHEDULED_QUEUES_OF_PORT_TYPE_0_AND_PORT_TYPE_1_TO_REJECT_SCHEDULED_PACKETS_REG_REJ_SCHD_WRDS_TH_PRT_TYPE1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1446)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_0_AND_1_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_3_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1447)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_0_AND_1_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_3_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1448)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_0_AND_1_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_3_REG_MCLS3_REJ_USCH_WRDS_TH_PRT_TYPE0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1449)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_0_AND_1_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_3_REG_MCLS3_REJ_USCH_WRDS_TH_PRT_TYPE1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1450)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_PACKET_HEADER_ERROR_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1451)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_PACKET_HEADER_ERROR_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1452)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_PACKET_HEADER_ERROR_REG_PACKET_HEADER_ERROR_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1453)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_PACKET_HEADER_ERROR_REG_OVERFLOW_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1454)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_PACKET_HEADER_ERROR_REG_PHEREAS_CNTXT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1455)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_FOR_DEVICE_LEVEL_FLOW_CONTROL_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1456)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_FOR_DEVICE_LEVEL_FLOW_CONTROL_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1457)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_FOR_DEVICE_LEVEL_FLOW_CONTROL_REG_TOTAL_SCHD_WRDS_FCTH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1458)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_FOR_DEVICE_LEVEL_FLOW_CONTROL_REG_TOTAL_SCHD_PKTS_FCTH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1459)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CREDIT_ADJUSTMENTS_FOR_UNICAST_AND_MULTICAST_PACKETS_FOR_SPI4_A_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1460)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CREDIT_ADJUSTMENTS_FOR_UNICAST_AND_MULTICAST_PACKETS_FOR_SPI4_A_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1461)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CREDIT_ADJUSTMENTS_FOR_UNICAST_AND_MULTICAST_PACKETS_FOR_SPI4_A_REG_UNICAST_CREDIT_ADJUSTMENT_SPI4_A_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1462)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CREDIT_ADJUSTMENTS_FOR_UNICAST_AND_MULTICAST_PACKETS_FOR_SPI4_A_REG_UNICAST_CREDIT_SUBTRACT_SPI4_A_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1463)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CREDIT_ADJUSTMENTS_FOR_UNICAST_AND_MULTICAST_PACKETS_FOR_SPI4_A_REG_MULTICAST_CREDIT_ADJUSTMENT_SPI4_A_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1464)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CREDIT_ADJUSTMENTS_FOR_UNICAST_AND_MULTICAST_PACKETS_FOR_SPI4_A_REG_MULTICAST_CREDIT_SUBTRACT_SPI4_A_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1465)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CREDIT_ADJUSTMENTS_FOR_UNICAST_AND_MULTICAST_PACKETS_FOR_SPI4_B_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1466)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CREDIT_ADJUSTMENTS_FOR_UNICAST_AND_MULTICAST_PACKETS_FOR_SPI4_B_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1467)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CREDIT_ADJUSTMENTS_FOR_UNICAST_AND_MULTICAST_PACKETS_FOR_SPI4_B_REG_UNICAST_CREDIT_ADJUSTMENT_SPI4_B_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1468)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CREDIT_ADJUSTMENTS_FOR_UNICAST_AND_MULTICAST_PACKETS_FOR_SPI4_B_REG_UNICAST_CREDIT_SUBTRACT_SPI4_B_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1469)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CREDIT_ADJUSTMENTS_FOR_UNICAST_AND_MULTICAST_PACKETS_FOR_SPI4_B_REG_MULTICAST_CREDIT_ADJUSTMENT_SPI4_B_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1470)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CREDIT_ADJUSTMENTS_FOR_UNICAST_AND_MULTICAST_PACKETS_FOR_SPI4_B_REG_MULTICAST_CREDIT_SUBTRACT_SPI4_B_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1471)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_PORT63_ERROR_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1472)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_PORT63_ERROR_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1473)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_PORT63_ERROR_REG_PORT63_ERROR_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1474)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_PORT63_ERROR_REG_OVERFLOW_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1475)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_PORT63_ERROR_REG_P63_EREAS_CNTXT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1476)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_TOTAL_CONSUMED_RESOURCES_IN_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_1_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1477)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_TOTAL_CONSUMED_RESOURCES_IN_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_1_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1478)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_TOTAL_CONSUMED_RESOURCES_IN_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_1_REG_MCLS1_REJ_USCH_TOTAL_WRDS_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1479)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_TOTAL_CONSUMED_RESOURCES_IN_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_1_REG_MCLS1_REJ_USCH_TOTAL_PKTS_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1480)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_FRAGMENT_NUMBER_ERROR_COUNT_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1481)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_FRAGMENT_NUMBER_ERROR_COUNT_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1482)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_FRAGMENT_NUMBER_ERROR_COUNT_REG_FRAG_NUM_ERROR_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1483)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_FRAGMENT_NUMBER_ERROR_COUNT_REG_OVERFLOW_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1484)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_FRAGMENT_NUMBER_ERROR_COUNT_REG_FNEREAS_CNTXT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1485)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_PER_PORT_FLOW_CONTROL_TO_SCHEDULER_1_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1486)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_PER_PORT_FLOW_CONTROL_TO_SCHEDULER_1_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1487)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_PER_PORT_FLOW_CONTROL_TO_SCHEDULER_1_REG_SCHEDULER_PORT_FC1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1488)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_0_AND_1_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_2_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1489)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_0_AND_1_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_2_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1490)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_0_AND_1_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_2_REG_MCLS2_REJ_USCH_WRDS_TH_PRT_TYPE0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1491)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_0_AND_1_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_2_REG_MCLS2_REJ_USCH_WRDS_TH_PRT_TYPE1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1492)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_TOTAL_NUMBER_OF_DISCARDED_PACKETS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1493)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_TOTAL_NUMBER_OF_DISCARDED_PACKETS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1494)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_TOTAL_NUMBER_OF_DISCARDED_PACKETS_REG_TOTAL_DSC_PKT_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1495)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_TOTAL_NUMBER_OF_DISCARDED_PACKETS_REG_TOTAL_DSC_PKT_CNT_O_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1496)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_FRAG_WORD_2_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1497)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_FRAG_WORD_2_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1498)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_FRAG_WORD_2_REG_PACKET_FRAGMENT_WORD_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1499)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_NUMBER_OF_DISCARDED_PACKETS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1500)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_NUMBER_OF_DISCARDED_PACKETS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1501)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_NUMBER_OF_DISCARDED_PACKETS_REG_PROG_DSC_PKT_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1502)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_NUMBER_OF_DISCARDED_PACKETS_REG_PROG_DSC_PKT_CNT_O_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1503)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_PROGRAMMABLE_CREDIT_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1504)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_PROGRAMMABLE_CREDIT_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1505)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_PROGRAMMABLE_CREDIT_COUNTER_REG_PROG_CRDT_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1506)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_PROGRAMMABLE_CREDIT_COUNTER_REG_PROG_CRDT_CNT_O_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1507)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_SCHEDULED_QUEUE_STATUS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1508)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_SCHEDULED_QUEUE_STATUS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1509)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_SCHEDULED_QUEUE_STATUS_REG_TOTAL_SCHD_CELLS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1510)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_SCHEDULED_QUEUE_STATUS_REG_TOTAL_SCHD_DESC_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1511)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_AVAILABLE_RESOURCES_FOR_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_2_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1512)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_AVAILABLE_RESOURCES_FOR_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_2_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1513)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_AVAILABLE_RESOURCES_FOR_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_2_REG_MCLS2_REJ_USCH_AVAIL_DESC_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1514)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_NUMBER_OF_ENQUEUED_WORDS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1515)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_NUMBER_OF_ENQUEUED_WORDS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1516)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_NUMBER_OF_ENQUEUED_WORDS_REG_PROG_ENQ_WRD_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1517)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_NUMBER_OF_ENQUEUED_WORDS_REG_PROG_ENQ_WRD_CNT_O_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1518)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CREDIT_FROM_SHAPER_0_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1519)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CREDIT_FROM_SHAPER_0_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1520)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CREDIT_FROM_SHAPER_0_REG_SHAPER_CREDIT0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1521)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CONFIGURATIONS_FOR_PROGRAMMABLE_COUNTERS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1522)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CONFIGURATIONS_FOR_PROGRAMMABLE_COUNTERS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1523)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CONFIGURATIONS_FOR_PROGRAMMABLE_COUNTERS_REG_SCH_QFOR_ENQ_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1524)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CONFIGURATIONS_FOR_PROGRAMMABLE_COUNTERS_REG_SEL_TOTAL_SCH_ENQ_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1525)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CONFIGURATIONS_FOR_PROGRAMMABLE_COUNTERS_REG_SCH_QFOR_DSC_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1526)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CONFIGURATIONS_FOR_PROGRAMMABLE_COUNTERS_REG_SEL_TOTAL_SCH_DSC_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1527)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_PACKET_CONTROL_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1528)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_PACKET_CONTROL_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1529)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_PACKET_CONTROL_REG_SEND_PKT_FRAG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1530)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_PACKET_CONTROL_REG_START_OF_PACKET_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1531)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_PACKET_CONTROL_REG_END_OF_PACKET_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1532)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_PRIORITY_SELECT_0_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1533)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_PRIORITY_SELECT_0_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1534)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_PRIORITY_SELECT_0_REG_PORT_PRIORITY_SEL0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1535)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_0_AND_1_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_0_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1536)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_0_AND_1_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_0_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1537)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_0_AND_1_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_0_REG_MCLS0_REJ_USCH_WRDS_TH_PRT_TYPE0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1538)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_0_AND_1_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_0_REG_MCLS0_REJ_USCH_WRDS_TH_PRT_TYPE1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1539)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_FRAG_WORD_3_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1540)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_FRAG_WORD_3_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1541)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_FRAG_WORD_3_REG_PACKET_FRAGMENT_WORD_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1542)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_FAP10_M_CONFIGURATION_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1543)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_FAP10_M_CONFIGURATION_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1544)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_FAP10_M_CONFIGURATION_REG_FAP10M_L2_MCIDOFFSET_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1545)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_FAP10_M_CONFIGURATION_REG_FAP10M_L3_MCIDOFFSET_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1546)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_FAP10_M_CONFIGURATION_REG_FAP10M_ALWAYS_USE_VIDX_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1547)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_TOTAL_NUMBER_OF_DISCARDED_WORDS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1548)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_TOTAL_NUMBER_OF_DISCARDED_WORDS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1549)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_TOTAL_NUMBER_OF_DISCARDED_WORDS_REG_TOTAL_DSC_WRD_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1550)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_TOTAL_NUMBER_OF_DISCARDED_WORDS_REG_TOTAL_DSC_WRD_CNT_O_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1551)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_PACKET_QUEUE_ID_WHERE_UNDERFLOW_HAS_OCCURRED_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1552)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_PACKET_QUEUE_ID_WHERE_UNDERFLOW_HAS_OCCURRED_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1553)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_PACKET_QUEUE_ID_WHERE_UNDERFLOW_HAS_OCCURRED_REG_UNDER_FLOW_QUEUE_ID_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1554)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_UNSCHEDULED_QUEUE_STATUS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1555)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_UNSCHEDULED_QUEUE_STATUS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1556)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_UNSCHEDULED_QUEUE_STATUS_REG_TOTAL_UNSCH_CELLS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1557)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_UNSCHEDULED_QUEUE_STATUS_REG_TOTAL_UNSCH_DESC_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1558)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_OF_PORT_TYPE_0_AND_PORT_TYPE_1_FOR_ASSERTING_MCI1_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1559)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_OF_PORT_TYPE_0_AND_PORT_TYPE_1_FOR_ASSERTING_MCI1_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1560)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_OF_PORT_TYPE_0_AND_PORT_TYPE_1_FOR_ASSERTING_MCI1_REG_MCI1_USCH_WRDS_TH_PRT_TYPE0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1561)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_OF_PORT_TYPE_0_AND_PORT_TYPE_1_FOR_ASSERTING_MCI1_REG_MCI1_USCH_WRDS_TH_PRT_TYPE1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1562)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_INDIRECT_COMMAND_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1563)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_INDIRECT_COMMAND_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1564)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_INDIRECT_COMMAND_REG_INDIRECT_COMMAND_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1565)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_2_AND_3_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_3_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1566)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_2_AND_3_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_3_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1567)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_2_AND_3_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_3_REG_MCLS3_REJ_USCH_WRDS_TH_PRT_TYPE2_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1568)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_2_AND_3_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_3_REG_MCLS3_REJ_USCH_WRDS_TH_PRT_TYPE3_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1569)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_FRAG_WORD_0_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1570)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_FRAG_WORD_0_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1571)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_FRAG_WORD_0_REG_PACKET_FRAGMENT_WORD_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1572)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_RECYCLE_QUEUE_THRESHOLDS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1573)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_RECYCLE_QUEUE_THRESHOLDS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1574)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_RECYCLE_QUEUE_THRESHOLDS_REG_RCY_AFTH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1575)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_NUMBER_OF_DISCARDED_WORDS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1576)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_NUMBER_OF_DISCARDED_WORDS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1577)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_NUMBER_OF_DISCARDED_WORDS_REG_PROG_DSC_PKT_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1578)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_NUMBER_OF_DISCARDED_WORDS_REG_PROG_DSC_PKT_CNT_O_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1579)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_FORCE_NOT_READY_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1580)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_FORCE_NOT_READY_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1581)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_FORCE_NOT_READY_REG_FORCE_PORT_NOT_READY_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1582)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_LENGTHS_OF_SHAPER_CALENDARS_OF_THE_SPI4_INTERFACES_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1583)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_LENGTHS_OF_SHAPER_CALENDARS_OF_THE_SPI4_INTERFACES_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1584)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_LENGTHS_OF_SHAPER_CALENDARS_OF_THE_SPI4_INTERFACES_REG_SPI4_ASPR_CAL_LENGTH0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1585)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_LENGTHS_OF_SHAPER_CALENDARS_OF_THE_SPI4_INTERFACES_REG_SPI4_ASPR_CAL_LENGTH1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1586)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_LENGTHS_OF_SHAPER_CALENDARS_OF_THE_SPI4_INTERFACES_REG_SPI4_BSPR_CAL_LENGTH0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1587)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_LENGTHS_OF_SHAPER_CALENDARS_OF_THE_SPI4_INTERFACES_REG_SPI4_BSPR_CAL_LENGTH1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1588)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_0_AND_1_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_1_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1589)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_0_AND_1_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_1_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1590)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_0_AND_1_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_1_REG_MCLS1_REJ_USCH_WRDS_TH_PRT_TYPE0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1591)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_0_AND_1_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_1_REG_MCLS1_REJ_USCH_WRDS_TH_PRT_TYPE1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1592)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_INDIRECT_COMMAND_RD_DATA_REG_0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1593)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_INDIRECT_COMMAND_RD_DATA_REG_0_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1594)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_INDIRECT_COMMAND_RD_DATA_REG_0_INDIRECT_COMMAND_RD_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1595)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_CONSUMED_RESOURCES_IN_SPI4_A_FOR_FLOW_CONTROL_TO_SCHEDULER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1596)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_CONSUMED_RESOURCES_IN_SPI4_A_FOR_FLOW_CONTROL_TO_SCHEDULER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1597)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_CONSUMED_RESOURCES_IN_SPI4_A_FOR_FLOW_CONTROL_TO_SCHEDULER_REG_SPI4_ATOTAL_WRDS_FCTH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1598)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_CONSUMED_RESOURCES_IN_SPI4_A_FOR_FLOW_CONTROL_TO_SCHEDULER_REG_SPI4_ATOTAL_PKTS_FCTH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1599)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLD_FOR_SETTING_REASSEMBLY_REJECT_FLAG_FOR_UNSCHEDULED_PACKETS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1600)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLD_FOR_SETTING_REASSEMBLY_REJECT_FLAG_FOR_UNSCHEDULED_PACKETS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1601)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLD_FOR_SETTING_REASSEMBLY_REJECT_FLAG_FOR_UNSCHEDULED_PACKETS_REG_SET_REAS_REJ_UNSCHD_BUFF_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1602)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_FRAG_WORD_1_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1603)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_FRAG_WORD_1_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1604)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CPU_FRAG_WORD_1_REG_PACKET_FRAGMENT_WORD_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1605)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_AVAILABLE_RESOURCES_FOR_ASSERTING_MCI0_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1606)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_AVAILABLE_RESOURCES_FOR_ASSERTING_MCI0_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1607)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_AVAILABLE_RESOURCES_FOR_ASSERTING_MCI0_REG_MCI0_USCH_AVAIL_BUFF_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1608)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_AVAILABLE_RESOURCES_FOR_ASSERTING_MCI0_REG_MCI0_USCH_AVAIL_DESC_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1609)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INITIALIZATION_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1610)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INITIALIZATION_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1611)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INITIALIZATION_REG_EGQBLOCK_INIT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1612)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_AGED_PACKET_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1613)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_AGED_PACKET_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1614)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_AGED_PACKET_REG_AGED_PKT_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1615)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_AGED_PACKET_REG_AGED_PKT_CNT_O_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1616)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_AGED_PACKET_REG_PORT_PKT_AGED_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1617)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_AVAILABLE_RESOURCES_FOR_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_0_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1618)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_AVAILABLE_RESOURCES_FOR_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_0_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1619)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_AVAILABLE_RESOURCES_FOR_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_0_REG_MCLS0_REJ_USCH_AVAIL_DESC_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1620)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLD_SELECT_3_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1621)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLD_SELECT_3_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1622)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLD_SELECT_3_REG_QTH_SEL3_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1623)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_CONSUMED_RESOURCES_IN_SPI4_B_FOR_FLOW_CONTROL_TO_SCHEDULER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1624)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_CONSUMED_RESOURCES_IN_SPI4_B_FOR_FLOW_CONTROL_TO_SCHEDULER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1625)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_CONSUMED_RESOURCES_IN_SPI4_B_FOR_FLOW_CONTROL_TO_SCHEDULER_REG_SPI4_BTOTAL_WRDS_FCTH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1626)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_CONSUMED_RESOURCES_IN_SPI4_B_FOR_FLOW_CONTROL_TO_SCHEDULER_REG_SPI4_BTOTAL_PKTS_FCTH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1627)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_MAXIMUM_CREDIT_FOR_THE_SPI4_INTERFACES_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1628)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_MAXIMUM_CREDIT_FOR_THE_SPI4_INTERFACES_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1629)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_MAXIMUM_CREDIT_FOR_THE_SPI4_INTERFACES_REG_SPI4_AMAX_CREDIT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1630)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_MAXIMUM_CREDIT_FOR_THE_SPI4_INTERFACES_REG_SPI4_BMAX_CREDIT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1631)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_PRIORITY_SELECT_1_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1632)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_PRIORITY_SELECT_1_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1633)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_PRIORITY_SELECT_1_REG_PORT_PRIORITY_SEL1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1634)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CONFIGURATIONS_FOR_PROGRAMMABLE_CREDIT_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1635)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CONFIGURATIONS_FOR_PROGRAMMABLE_CREDIT_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1636)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CONFIGURATIONS_FOR_PROGRAMMABLE_CREDIT_COUNTER_REG_COUNTER_ENA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1637)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CONFIGURATIONS_FOR_PROGRAMMABLE_CREDIT_COUNTER_REG_SPISEL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1638)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CONFIGURATIONS_FOR_PROGRAMMABLE_CREDIT_COUNTER_REG_TOTAL_SEL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1639)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_CONFIGURATIONS_FOR_PROGRAMMABLE_CREDIT_COUNTER_REG_PORT_SEL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1640)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLD_FOR_CLEARING_REASSEMBLY_REJECT_FLAG_FOR_UNSCHEDULED_PACKETS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1641)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLD_FOR_CLEARING_REASSEMBLY_REJECT_FLAG_FOR_UNSCHEDULED_PACKETS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1642)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLD_FOR_CLEARING_REASSEMBLY_REJECT_FLAG_FOR_UNSCHEDULED_PACKETS_REG_CLEAR_REAS_REJ_UNSCHD_BUFF_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1643)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_INDIRECT_COMMAND_ADDRESS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1644)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_INDIRECT_COMMAND_ADDRESS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1645)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_INDIRECT_COMMAND_ADDRESS_REG_INDIRECT_COMMAND_ADDRESS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1646)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLD_FOR_SETTING_REASSEMBLY_REJECT_FLAG_FOR_SCHEDULED_PACKETS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1647)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLD_FOR_SETTING_REASSEMBLY_REJECT_FLAG_FOR_SCHEDULED_PACKETS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1648)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLD_FOR_SETTING_REASSEMBLY_REJECT_FLAG_FOR_SCHEDULED_PACKETS_REG_SET_REAS_REJ_SCHD_BUFF_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1649)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_OF_PORT_TYPE_2_AND_PORT_TYPE_3_FOR_ASSERTING_MCI1_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1650)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_OF_PORT_TYPE_2_AND_PORT_TYPE_3_FOR_ASSERTING_MCI1_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1651)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_OF_PORT_TYPE_2_AND_PORT_TYPE_3_FOR_ASSERTING_MCI1_REG_MCI1_USCH_WRDS_TH_PRT_TYPE2_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1652)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_OF_PORT_TYPE_2_AND_PORT_TYPE_3_FOR_ASSERTING_MCI1_REG_MCI1_USCH_WRDS_TH_PRT_TYPE3_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1653)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_AVAILABLE_RESOURCES_FOR_ASSERTING_MCI1_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1654)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_AVAILABLE_RESOURCES_FOR_ASSERTING_MCI1_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1655)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_AVAILABLE_RESOURCES_FOR_ASSERTING_MCI1_REG_MCI1_USCH_AVAIL_BUFF_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1656)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_AVAILABLE_RESOURCES_FOR_ASSERTING_MCI1_REG_MCI1_USCH_AVAIL_DESC_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1657)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLD_FOR_CLEARING_REASSEMBLY_REJECT_FLAG_FOR_SCHEDULED_PACKETS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1658)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLD_FOR_CLEARING_REASSEMBLY_REJECT_FLAG_FOR_SCHEDULED_PACKETS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1659)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLD_FOR_CLEARING_REASSEMBLY_REJECT_FLAG_FOR_SCHEDULED_PACKETS_REG_CLEAR_REAS_REJ_SCHD_BUFF_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1660)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_TOTAL_CONSUMED_RESOURCES_IN_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_2_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1661)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_TOTAL_CONSUMED_RESOURCES_IN_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_2_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1662)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_TOTAL_CONSUMED_RESOURCES_IN_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_2_REG_MCLS2_REJ_USCH_TOTAL_WRDS_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1663)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_TOTAL_CONSUMED_RESOURCES_IN_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_2_REG_MCLS2_REJ_USCH_TOTAL_PKTS_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1664)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_DATA_COHERENCY_ERROR_COUNT_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1665)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_DATA_COHERENCY_ERROR_COUNT_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1666)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_DATA_COHERENCY_ERROR_COUNT_REG_DATA_COH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1667)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_DATA_COHERENCY_ERROR_COUNT_REG_OVERFLOW_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1668)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_DATA_COHERENCY_ERROR_COUNT_REG_TSEREAS_CNTXT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1669)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLD_SELECT_2_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1670)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLD_SELECT_2_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1671)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLD_SELECT_2_REG_QTH_SEL2_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1672)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_PER_PORT_FLOW_CONTROL_THRESHOLD_FOR_QUEUES_WITH_PORT_TYPES_0_AND_1_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1673)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_PER_PORT_FLOW_CONTROL_THRESHOLD_FOR_QUEUES_WITH_PORT_TYPES_0_AND_1_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1674)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_PER_PORT_FLOW_CONTROL_THRESHOLD_FOR_QUEUES_WITH_PORT_TYPES_0_AND_1_REG_PRT_WRDS_FCTH_TYPE0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1675)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_PER_PORT_FLOW_CONTROL_THRESHOLD_FOR_QUEUES_WITH_PORT_TYPES_0_AND_1_REG_PRT_WRDS_FCTH_TYPE1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1676)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_2_AND_3_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_1_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1677)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_2_AND_3_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_1_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1678)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_2_AND_3_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_1_REG_MCLS1_REJ_USCH_WRDS_TH_PRT_TYPE2_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1679)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_FOR_PORT_TYPE_2_AND_3_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_1_REG_MCLS1_REJ_USCH_WRDS_TH_PRT_TYPE3_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1680)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_AVAILABLE_RESOURCES_FOR_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_3_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1681)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_AVAILABLE_RESOURCES_FOR_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_3_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1682)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_AVAILABLE_RESOURCES_FOR_UNSCHEDULED_QUEUE_TO_REJECT_UNSCHEDULED_PACKETS_OF_MULTICAST_CLASS_3_REG_MCLS3_REJ_USCH_AVAIL_DESC_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1683)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_REASSEMBLY_ERROR_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1684)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_REASSEMBLY_ERROR_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1685)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_REASSEMBLY_ERROR_REG_NUM_DISCARD_PKT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1686)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_REASSEMBLY_ERROR_REG_NUM_DISCARD_PKT_O_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1687)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_REASSEMBLY_ERROR_REG_NUM_DISCARD_WORDS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1688)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_REASSEMBLY_ERROR_REG_NUM_DISCARD_WORDS_O_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1689)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_PER_PORT_FLOW_CONTROL_THRESHOLDS_FOR_QUEUES_WITH_PORT_TYPES_2_AND_3_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1690)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_PER_PORT_FLOW_CONTROL_THRESHOLDS_FOR_QUEUES_WITH_PORT_TYPES_2_AND_3_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1691)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_PER_PORT_FLOW_CONTROL_THRESHOLDS_FOR_QUEUES_WITH_PORT_TYPES_2_AND_3_REG_PRT_WRDS_FCTH_TYPE2_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1692)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_PER_PORT_FLOW_CONTROL_THRESHOLDS_FOR_QUEUES_WITH_PORT_TYPES_2_AND_3_REG_PRT_WRDS_FCTH_TYPE3_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1693)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INTERRUPT_MASK_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1694)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INTERRUPT_MASK_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1695)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_EGQ_INTERRUPT_MASK_REG_INTERRUPT_MASKS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1696)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_REASSEMBLY_REJECT_FLAGS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1697)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_REASSEMBLY_REJECT_FLAGS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1698)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_REASSEMBLY_REJECT_FLAGS_REG_REASSEMBLY_REJECT_SCHEDULED_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1699)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_REASSEMBLY_REJECT_FLAGS_REG_REASSEMBLY_REJECT_UNSCHEDULED_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1700)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_OF_PORT_TYPE_0_AND_PORT_TYPE_1_FOR_ASSERTING_MCI0_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1701)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_OF_PORT_TYPE_0_AND_PORT_TYPE_1_FOR_ASSERTING_MCI0_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1702)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_OF_PORT_TYPE_0_AND_PORT_TYPE_1_FOR_ASSERTING_MCI0_REG_MCI0_USCH_WRDS_TH_PRT_TYPE0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1703)
#define PARAM_FAP21V_ACC_DIRECT_EGQ_THRESHOLDS_OF_INDIVIDUAL_UNSCHEDULED_QUEUES_OF_PORT_TYPE_0_AND_PORT_TYPE_1_FOR_ASSERTING_MCI0_REG_MCI0_USCH_WRDS_TH_PRT_TYPE1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1704)
#define PARAM_FAP21V_ACC_DIRECT_ECI_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1705)
#define PARAM_FAP21V_ACC_DIRECT_ECI_EGQ_SCH_CALENDAR_SELECT_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1706)
#define PARAM_FAP21V_ACC_DIRECT_ECI_EGQ_SCH_CALENDAR_SELECT_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1707)
#define PARAM_FAP21V_ACC_DIRECT_ECI_EGQ_SCH_CALENDAR_SELECT_REG_EGQCALENDAR_SEL_SPI4_A_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1708)
#define PARAM_FAP21V_ACC_DIRECT_ECI_EGQ_SCH_CALENDAR_SELECT_REG_EGQCALENDAR_SEL_SPI4_B_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1709)
#define PARAM_FAP21V_ACC_DIRECT_ECI_EGQ_SCH_CALENDAR_SELECT_REG_DVSCALENDAR_SEL_SPI4_A_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1710)
#define PARAM_FAP21V_ACC_DIRECT_ECI_EGQ_SCH_CALENDAR_SELECT_REG_DVSCALENDAR_SEL_SPI4_B_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1711)
#define PARAM_FAP21V_ACC_DIRECT_ECI_EGQ_SCH_CALENDAR_SELECT_REG_EGQEN_ENHANCE_PORT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1712)
#define PARAM_FAP21V_ACC_DIRECT_ECI_EGQ_SCH_CALENDAR_SELECT_REG_SCHEN_ENHANCE_PORT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1713)
#define PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_MASK_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1714)
#define PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_MASK_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1715)
#define PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_MASK_REG_LBP_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1716)
#define PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_MASK_REG_QDP_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1717)
#define PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_MASK_REG_MMU_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1718)
#define PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_MASK_REG_INQ_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1719)
#define PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_MASK_REG_FDT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1720)
#define PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_MASK_REG_SCH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1721)
#define PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_MASK_REG_RTP_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1722)
#define PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_MASK_REG_FDR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1723)
#define PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_MASK_REG_FCR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1724)
#define PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_MASK_REG_MACA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1725)
#define PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_MASK_REG_MACB_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1726)
#define PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_MASK_REG_EGQ_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1727)
#define PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_MASK_REG_SLA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1728)
#define PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_MASK_REG_SPI4_A_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1729)
#define PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_MASK_REG_SPI4_B_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1730)
#define PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_MASK_REG_IPS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1731)
#define PARAM_FAP21V_ACC_DIRECT_ECI_CSI_INTERRUPTS_MASK_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1732)
#define PARAM_FAP21V_ACC_DIRECT_ECI_CSI_INTERRUPTS_MASK_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1733)
#define PARAM_FAP21V_ACC_DIRECT_ECI_CSI_INTERRUPTS_MASK_REG_RECEIVE_PKT_PRTY_ERR_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1734)
#define PARAM_FAP21V_ACC_DIRECT_ECI_CSI_INTERRUPTS_MASK_REG_RECEIVE_CMD_PRTY_ERR_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1735)
#define PARAM_FAP21V_ACC_DIRECT_ECI_CSI_INTERRUPTS_MASK_REG_RECEIVE_PKT_SEQ_ERR_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1736)
#define PARAM_FAP21V_ACC_DIRECT_ECI_CSI_INTERRUPTS_MASK_REG_RECEIVE_CMD_TYPE_ERR_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1737)
#define PARAM_FAP21V_ACC_DIRECT_ECI_CSI_INTERRUPTS_MASK_REG_RECEIVE_CMD_SEQ_ERR_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1738)
#define PARAM_FAP21V_ACC_DIRECT_ECI_CSI_INTERRUPTS_MASK_REG_READ_REG_TIMEOUT_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1739)
#define PARAM_FAP21V_ACC_DIRECT_ECI_CSI_INTERRUPTS_MASK_REG_TRANSMIT_SOPERR_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1740)
#define PARAM_FAP21V_ACC_DIRECT_ECI_CSI_INTERRUPTS_MASK_REG_TRANSMIT_EOPERR_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1741)
#define PARAM_FAP21V_ACC_DIRECT_ECI_FABRIC_MULTICAST_QUEUE_BOUNDARY_CONFIGURATION_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1742)
#define PARAM_FAP21V_ACC_DIRECT_ECI_FABRIC_MULTICAST_QUEUE_BOUNDARY_CONFIGURATION_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1743)
#define PARAM_FAP21V_ACC_DIRECT_ECI_FABRIC_MULTICAST_QUEUE_BOUNDARY_CONFIGURATION_REG_FMC_QNUM_LOW_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1744)
#define PARAM_FAP21V_ACC_DIRECT_ECI_FABRIC_MULTICAST_QUEUE_BOUNDARY_CONFIGURATION_REG_FMC_QNUM_HIGH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1745)
#define PARAM_FAP21V_ACC_DIRECT_ECI_DRC_BIST_ENABLES_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1746)
#define PARAM_FAP21V_ACC_DIRECT_ECI_DRC_BIST_ENABLES_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1747)
#define PARAM_FAP21V_ACC_DIRECT_ECI_DRC_BIST_ENABLES_REG_DRCABIST_EN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1748)
#define PARAM_FAP21V_ACC_DIRECT_ECI_DRC_BIST_ENABLES_REG_DRCBBIST_EN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1749)
#define PARAM_FAP21V_ACC_DIRECT_ECI_DRC_BIST_ENABLES_REG_DRCCBIST_EN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1750)
#define PARAM_FAP21V_ACC_DIRECT_ECI_DRC_BIST_ENABLES_REG_DRCDBIST_EN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1751)
#define PARAM_FAP21V_ACC_DIRECT_ECI_MESH_MODE_CONFIGURATION_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1752)
#define PARAM_FAP21V_ACC_DIRECT_ECI_MESH_MODE_CONFIGURATION_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1753)
#define PARAM_FAP21V_ACC_DIRECT_ECI_MESH_MODE_CONFIGURATION_REG_MESH_MODE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1754)
#define PARAM_FAP21V_ACC_DIRECT_ECI_CSI_INTERRUPTS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1755)
#define PARAM_FAP21V_ACC_DIRECT_ECI_CSI_INTERRUPTS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1756)
#define PARAM_FAP21V_ACC_DIRECT_ECI_CSI_INTERRUPTS_REG_RECEIVE_PKT_PRTY_ERR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1757)
#define PARAM_FAP21V_ACC_DIRECT_ECI_CSI_INTERRUPTS_REG_RECEIVE_CMD_PRTY_ERR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1758)
#define PARAM_FAP21V_ACC_DIRECT_ECI_CSI_INTERRUPTS_REG_RECEIVE_PKT_SEQ_ERR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1759)
#define PARAM_FAP21V_ACC_DIRECT_ECI_CSI_INTERRUPTS_REG_RECEIVE_CMD_TYPE_ERR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1760)
#define PARAM_FAP21V_ACC_DIRECT_ECI_CSI_INTERRUPTS_REG_RECEIVE_CMD_SEQ_ERR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1761)
#define PARAM_FAP21V_ACC_DIRECT_ECI_CSI_INTERRUPTS_REG_READ_REG_TIMEOUT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1762)
#define PARAM_FAP21V_ACC_DIRECT_ECI_CSI_INTERRUPTS_REG_TRANSMIT_SOPERR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1763)
#define PARAM_FAP21V_ACC_DIRECT_ECI_CSI_INTERRUPTS_REG_TRANSMIT_EOPERR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1764)
#define PARAM_FAP21V_ACC_DIRECT_ECI_CSI_INTERRUPTS_REG_BAD_PARITY_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1765)
#define PARAM_FAP21V_ACC_DIRECT_ECI_ZBT_CONTROL_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1766)
#define PARAM_FAP21V_ACC_DIRECT_ECI_ZBT_CONTROL_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1767)
#define PARAM_FAP21V_ACC_DIRECT_ECI_ZBT_CONTROL_REG_ZBTEARLY_CFG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1768)
#define PARAM_FAP21V_ACC_DIRECT_ECI_CHIP_WORKING_MODES_CONFIGURATION_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1769)
#define PARAM_FAP21V_ACC_DIRECT_ECI_CHIP_WORKING_MODES_CONFIGURATION_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1770)
#define PARAM_FAP21V_ACC_DIRECT_ECI_CHIP_WORKING_MODES_CONFIGURATION_REG_FTMH_EXT_ENA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1771)
#define PARAM_FAP21V_ACC_DIRECT_ECI_CHIP_WORKING_MODES_CONFIGURATION_REG_ITMH_EXT_ENA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1772)
#define PARAM_FAP21V_ACC_DIRECT_ECI_CHIP_WORKING_MODES_CONFIGURATION_REG_LBPPETRA_MODE_INGRESS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1773)
#define PARAM_FAP21V_ACC_DIRECT_ECI_CHIP_WORKING_MODES_CONFIGURATION_REG_LBPPETRA_MODE_FABRIC_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1774)
#define PARAM_FAP21V_ACC_DIRECT_ECI_CHIP_WORKING_MODES_CONFIGURATION_REG_EGQPETRA_MODE_FABRIC_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1775)
#define PARAM_FAP21V_ACC_DIRECT_ECI_CHIP_WORKING_MODES_CONFIGURATION_REG_MMUPETRA_MODE_FABRIC_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1776)
#define PARAM_FAP21V_ACC_DIRECT_ECI_CHIP_WORKING_MODES_CONFIGURATION_REG_FDRCPETRA_MODE_FABRIC_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1777)
#define PARAM_FAP21V_ACC_DIRECT_ECI_CPU_STREAMING_IF_CONFIGURATIONS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1778)
#define PARAM_FAP21V_ACC_DIRECT_ECI_CPU_STREAMING_IF_CONFIGURATIONS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1779)
#define PARAM_FAP21V_ACC_DIRECT_ECI_CPU_STREAMING_IF_CONFIGURATIONS_REG_MULTI_PORT_MODE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1780)
#define PARAM_FAP21V_ACC_DIRECT_ECI_CPU_STREAMING_IF_CONFIGURATIONS_REG_ENABLE_TIME_OUT_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1781)
#define PARAM_FAP21V_ACC_DIRECT_ECI_CPU_STREAMING_IF_CONFIGURATIONS_REG_TIME_OUT_PRD_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1782)
#define PARAM_FAP21V_ACC_DIRECT_ECI_CPU_STREAMING_IF_CONFIGURATIONS_REG_QUIET_MODE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1783)
#define PARAM_FAP21V_ACC_DIRECT_ECI_CPU_STREAMING_IF_CONFIGURATIONS_REG_DONT_DISCARD_BAD_PARITY_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1784)
#define PARAM_FAP21V_ACC_DIRECT_ECI_VERSION_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1785)
#define PARAM_FAP21V_ACC_DIRECT_ECI_VERSION_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1786)
#define PARAM_FAP21V_ACC_DIRECT_ECI_VERSION_REG_CHIP_TYPE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1787)
#define PARAM_FAP21V_ACC_DIRECT_ECI_VERSION_REG_DBG_VER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1788)
#define PARAM_FAP21V_ACC_DIRECT_ECI_VERSION_REG_CHIP_VER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1789)
#define PARAM_FAP21V_ACC_DIRECT_ECI_IDENTIFICATION_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1790)
#define PARAM_FAP21V_ACC_DIRECT_ECI_IDENTIFICATION_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1791)
#define PARAM_FAP21V_ACC_DIRECT_ECI_IDENTIFICATION_REG_PIPE_ID_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1792)
#define PARAM_FAP21V_ACC_DIRECT_ECI_FAP10_M_EXISTS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1793)
#define PARAM_FAP21V_ACC_DIRECT_ECI_FAP10_M_EXISTS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1794)
#define PARAM_FAP21V_ACC_DIRECT_ECI_FAP10_M_EXISTS_REG_FAP10M_MODE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1795)
#define PARAM_FAP21V_ACC_DIRECT_ECI_INGRESS_INIT_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1796)
#define PARAM_FAP21V_ACC_DIRECT_ECI_INGRESS_INIT_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1797)
#define PARAM_FAP21V_ACC_DIRECT_ECI_INGRESS_INIT_REG_QDPINIT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1798)
#define PARAM_FAP21V_ACC_DIRECT_ECI_INGRESS_INIT_REG_MMUINIT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1799)
#define PARAM_FAP21V_ACC_DIRECT_ECI_INGRESS_INIT_REG_IPSINIT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1800)
#define PARAM_FAP21V_ACC_DIRECT_ECI_GENERAL_CONTROLS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1801)
#define PARAM_FAP21V_ACC_DIRECT_ECI_GENERAL_CONTROLS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1802)
#define PARAM_FAP21V_ACC_DIRECT_ECI_GENERAL_CONTROLS_REG_PKT_CRCENA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1803)
#define PARAM_FAP21V_ACC_DIRECT_ECI_GENERAL_CONTROLS_REG_BUFF_SIZE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1804)
#define PARAM_FAP21V_ACC_DIRECT_ECI_INGRESS_SHAPE_QUEUE_BOUNDARY_CONFIGURATION_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1805)
#define PARAM_FAP21V_ACC_DIRECT_ECI_INGRESS_SHAPE_QUEUE_BOUNDARY_CONFIGURATION_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1806)
#define PARAM_FAP21V_ACC_DIRECT_ECI_INGRESS_SHAPE_QUEUE_BOUNDARY_CONFIGURATION_REG_ISP_QNUM_LOW_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1807)
#define PARAM_FAP21V_ACC_DIRECT_ECI_INGRESS_SHAPE_QUEUE_BOUNDARY_CONFIGURATION_REG_ISP_QNUM_HIGH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1808)
#define PARAM_FAP21V_ACC_DIRECT_ECI_MASK_ALL_INTERRUPTS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1809)
#define PARAM_FAP21V_ACC_DIRECT_ECI_MASK_ALL_INTERRUPTS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1810)
#define PARAM_FAP21V_ACC_DIRECT_ECI_MASK_ALL_INTERRUPTS_REG_MASK_ALL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1811)
#define PARAM_FAP21V_ACC_DIRECT_ECI_EIGHT_K_MULTICAST_GROUPS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1812)
#define PARAM_FAP21V_ACC_DIRECT_ECI_EIGHT_K_MULTICAST_GROUPS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1813)
#define PARAM_FAP21V_ACC_DIRECT_ECI_EIGHT_K_MULTICAST_GROUPS_REG_EN8K_MUL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1814)
#define PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_SOURCE_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1815)
#define PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_SOURCE_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1816)
#define PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_SOURCE_REG_LBP_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1817)
#define PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_SOURCE_REG_QDP_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1818)
#define PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_SOURCE_REG_MMU_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1819)
#define PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_SOURCE_REG_INQ_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1820)
#define PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_SOURCE_REG_FDT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1821)
#define PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_SOURCE_REG_SCH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1822)
#define PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_SOURCE_REG_RTP_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1823)
#define PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_SOURCE_REG_FDR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1824)
#define PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_SOURCE_REG_FCR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1825)
#define PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_SOURCE_REG_MACA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1826)
#define PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_SOURCE_REG_MACB_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1827)
#define PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_SOURCE_REG_EGQ_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1828)
#define PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_SOURCE_REG_SLA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1829)
#define PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_SOURCE_REG_SPI4_A_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1830)
#define PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_SOURCE_REG_SPI4_B_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1831)
#define PARAM_FAP21V_ACC_DIRECT_ECI_INTERRUPT_BLOCK_SOURCE_REG_IPS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1832)
#define PARAM_FAP21V_ACC_DIRECT_MSH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1833)
#define PARAM_FAP21V_ACC_DIRECT_MSH_INIT_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1834)
#define PARAM_FAP21V_ACC_DIRECT_MSH_INIT_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1835)
#define PARAM_FAP21V_ACC_DIRECT_MSH_INIT_REG_CFG_DLY_MSG_GEN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1836)
#define PARAM_FAP21V_ACC_DIRECT_MSH_FAP_DETECT_CTRL_CELLS_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1837)
#define PARAM_FAP21V_ACC_DIRECT_MSH_FAP_DETECT_CTRL_CELLS_CNT_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1838)
#define PARAM_FAP21V_ACC_DIRECT_MSH_FAP_DETECT_CTRL_CELLS_CNT_RCV_CTRL1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1839)
#define PARAM_FAP21V_ACC_DIRECT_MSH_FAP_DETECT_CTRL_CELLS_CNT_RCV_CTRL2_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1840)
#define PARAM_FAP21V_ACC_DIRECT_MSH_MESH_TOPOLOGY_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1841)
#define PARAM_FAP21V_ACC_DIRECT_MSH_MESH_TOPOLOGY_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1842)
#define PARAM_FAP21V_ACC_DIRECT_MSH_MESH_TOPOLOGY_REG_STAND_ALN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1843)
#define PARAM_FAP21V_ACC_DIRECT_MSH_MESH_TOPOLOGY_REG_IN_SYSTEM_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1844)
#define PARAM_FAP21V_ACC_DIRECT_MSH_MESH_TOPOLOGY_REG_MULTI_FAP_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1845)
#define PARAM_FAP21V_ACC_DIRECT_MSH_MESH_TOPOLOGY_REG_CFG_CELL_REP_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1846)
#define PARAM_FAP21V_ACC_DIRECT_MSH_MESH_TOPOLOGY_REG_CFG_TRIG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1847)
#define PARAM_FAP21V_ACC_DIRECT_FCR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1848)
#define PARAM_FAP21V_ACC_DIRECT_FCR_INTERRUPT_MASKS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1849)
#define PARAM_FAP21V_ACC_DIRECT_FCR_INTERRUPT_MASKS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1850)
#define PARAM_FAP21V_ACC_DIRECT_FCR_INTERRUPT_MASKS_REG_SRC_DV_CNG_LINK_EV_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1851)
#define PARAM_FAP21V_ACC_DIRECT_FCR_INTERRUPT_MASKS_REG_CPUCNT_CELL_FNEMASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1852)
#define PARAM_FAP21V_ACC_DIRECT_FCR_INTERRUPT_MASKS_REG_LOCAL_ROUT_FSOVF_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1853)
#define PARAM_FAP21V_ACC_DIRECT_FCR_INTERRUPT_MASKS_REG_LOCAL_ROUT_CREDIT_OVF_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1854)
#define PARAM_FAP21V_ACC_DIRECT_FCR_INTERRUPT_MASKS_REG_REACH_FIFO_OVF_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1855)
#define PARAM_FAP21V_ACC_DIRECT_FCR_INTERRUPT_MASKS_REG_FSFIFO_OVF_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1856)
#define PARAM_FAP21V_ACC_DIRECT_FCR_INTERRUPT_MASKS_REG_CREDIT_FIFO_OVF_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1857)
#define PARAM_FAP21V_ACC_DIRECT_FCR_FLOW_STATUS_CELLS_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1858)
#define PARAM_FAP21V_ACC_DIRECT_FCR_FLOW_STATUS_CELLS_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1859)
#define PARAM_FAP21V_ACC_DIRECT_FCR_FLOW_STATUS_CELLS_COUNTER_REG_FSCELL_COUNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1860)
#define PARAM_FAP21V_ACC_DIRECT_FCR_FLOW_STATUS_CELLS_COUNTER_REG_FSCELL_COUNT_OVF_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1861)
#define PARAM_FAP21V_ACC_DIRECT_FCR_GTIMER_CONFIGURATION_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1862)
#define PARAM_FAP21V_ACC_DIRECT_FCR_GTIMER_CONFIGURATION_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1863)
#define PARAM_FAP21V_ACC_DIRECT_FCR_GTIMER_CONFIGURATION_REG_TIME_COUNT_CONFIG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1864)
#define PARAM_FAP21V_ACC_DIRECT_FCR_GTIMER_CONFIGURATION_REG_COUNTER_RESET_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1865)
#define PARAM_FAP21V_ACC_DIRECT_FCR_CREDIT_CELLS_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1866)
#define PARAM_FAP21V_ACC_DIRECT_FCR_CREDIT_CELLS_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1867)
#define PARAM_FAP21V_ACC_DIRECT_FCR_CREDIT_CELLS_COUNTER_REG_CREDIT_CELL_COUNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1868)
#define PARAM_FAP21V_ACC_DIRECT_FCR_CREDIT_CELLS_COUNTER_REG_CREDIT_CELL_COUNT_OVF_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1869)
#define PARAM_FAP21V_ACC_DIRECT_FCR_FCR_ENABLERS_AND_FILTER_MATCH_INPUT_LINK_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1870)
#define PARAM_FAP21V_ACC_DIRECT_FCR_FCR_ENABLERS_AND_FILTER_MATCH_INPUT_LINK_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1871)
#define PARAM_FAP21V_ACC_DIRECT_FCR_FCR_ENABLERS_AND_FILTER_MATCH_INPUT_LINK_REG_DIS_FL_STS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1872)
#define PARAM_FAP21V_ACC_DIRECT_FCR_FCR_ENABLERS_AND_FILTER_MATCH_INPUT_LINK_REG_DIS_CRD_FCR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1873)
#define PARAM_FAP21V_ACC_DIRECT_FCR_FCR_ENABLERS_AND_FILTER_MATCH_INPUT_LINK_REG_DIS_SR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1874)
#define PARAM_FAP21V_ACC_DIRECT_FCR_FCR_ENABLERS_AND_FILTER_MATCH_INPUT_LINK_REG_TRAP_ALL_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1875)
#define PARAM_FAP21V_ACC_DIRECT_FCR_FCR_ENABLERS_AND_FILTER_MATCH_INPUT_LINK_REG_MTCH_ACT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1876)
#define PARAM_FAP21V_ACC_DIRECT_FCR_FCR_ENABLERS_AND_FILTER_MATCH_INPUT_LINK_REG_FCRMTCH_LOGIC_NOT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1877)
#define PARAM_FAP21V_ACC_DIRECT_FCR_FCR_ENABLERS_AND_FILTER_MATCH_INPUT_LINK_REG_PC_MTCH_LINK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1878)
#define PARAM_FAP21V_ACC_DIRECT_FCR_FCR_ENABLERS_AND_FILTER_MATCH_INPUT_LINK_REG_PC_MTCH_LINK_ON_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1879)
#define PARAM_FAP21V_ACC_DIRECT_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1880)
#define PARAM_FAP21V_ACC_DIRECT_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1881)
#define PARAM_FAP21V_ACC_DIRECT_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_REG_PCMTCH_CTRL_LB2_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1882)
#define PARAM_FAP21V_ACC_DIRECT_FCR_INTERRUPT_SOURCES_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1883)
#define PARAM_FAP21V_ACC_DIRECT_FCR_INTERRUPT_SOURCES_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1884)
#define PARAM_FAP21V_ACC_DIRECT_FCR_INTERRUPT_SOURCES_REG_SRC_DV_CNG_LINK_EV_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1885)
#define PARAM_FAP21V_ACC_DIRECT_FCR_INTERRUPT_SOURCES_REG_CPUCNT_CELL_FNE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1886)
#define PARAM_FAP21V_ACC_DIRECT_FCR_INTERRUPT_SOURCES_REG_LOCAL_ROUT_FSOVF_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1887)
#define PARAM_FAP21V_ACC_DIRECT_FCR_INTERRUPT_SOURCES_REG_LOCAL_ROUT_CREDIT_OVF_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1888)
#define PARAM_FAP21V_ACC_DIRECT_FCR_INTERRUPT_SOURCES_REG_REACH_FIFO_OVF_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1889)
#define PARAM_FAP21V_ACC_DIRECT_FCR_INTERRUPT_SOURCES_REG_FSFIFO_OVF_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1890)
#define PARAM_FAP21V_ACC_DIRECT_FCR_INTERRUPT_SOURCES_REG_CREDIT_FIFO_OVF_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1891)
#define PARAM_FAP21V_ACC_DIRECT_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1892)
#define PARAM_FAP21V_ACC_DIRECT_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1893)
#define PARAM_FAP21V_ACC_DIRECT_FCR_PROGRAMMABLE_CONTROL_CELL_COUNTER_MASK_REG_PCMTCH_CTRL_MSK2_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1894)
#define PARAM_FAP21V_ACC_DIRECT_FCR_TOTAL_CELLS_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1895)
#define PARAM_FAP21V_ACC_DIRECT_FCR_TOTAL_CELLS_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1896)
#define PARAM_FAP21V_ACC_DIRECT_FCR_TOTAL_CELLS_COUNTER_REG_TOTAL_CELL_COUNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1897)
#define PARAM_FAP21V_ACC_DIRECT_FCR_TOTAL_CELLS_COUNTER_REG_TOTAL_CELL_COUNT_OVF_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1898)
#define PARAM_FAP21V_ACC_DIRECT_FCR_CONNECTIVITY_MAP_REGISTERS_REG_OFFSET_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1899)
#define PARAM_FAP21V_ACC_DIRECT_FCR_CONNECTIVITY_MAP_REGISTERS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1900)
#define PARAM_FAP21V_ACC_DIRECT_FCR_CONNECTIVITY_MAP_REGISTERS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1901)
#define PARAM_FAP21V_ACC_DIRECT_FCR_CONNECTIVITY_MAP_REGISTERS_REG_SRC_DV_IDLNK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1902)
#define PARAM_FAP21V_ACC_DIRECT_FCR_CONNECTIVITY_MAP_REGISTERS_REG_SRC_DV_LVL_LNK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1903)
#define PARAM_FAP21V_ACC_DIRECT_FCR_CONNECTIVITY_MAP_REGISTERS_REG_SRC_DV_LNK_NUM_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1904)
#define PARAM_FAP21V_ACC_DIRECT_FCR_GTIMER_TRIGGER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1905)
#define PARAM_FAP21V_ACC_DIRECT_FCR_GTIMER_TRIGGER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1906)
#define PARAM_FAP21V_ACC_DIRECT_FCR_GTIMER_TRIGGER_REG_ACTIVATE_GTIMER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1907)
#define PARAM_FAP21V_ACC_DIRECT_FCR_ENABLE_PETRA_CELL_FORMATS_REG_OFFSET_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1908)
#define PARAM_FAP21V_ACC_DIRECT_FCR_ENABLE_PETRA_CELL_FORMATS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1909)
#define PARAM_FAP21V_ACC_DIRECT_FCR_ENABLE_PETRA_CELL_FORMATS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1910)
#define PARAM_FAP21V_ACC_DIRECT_FCR_ENABLE_PETRA_CELL_FORMATS_REG_FAP20B_EN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1911)
#define PARAM_FAP21V_ACC_DIRECT_FCR_PROGRAMMABLE_CELLS_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1912)
#define PARAM_FAP21V_ACC_DIRECT_FCR_PROGRAMMABLE_CELLS_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1913)
#define PARAM_FAP21V_ACC_DIRECT_FCR_PROGRAMMABLE_CELLS_COUNTER_REG_PRG_CTRL_CELL_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1914)
#define PARAM_FAP21V_ACC_DIRECT_FCR_PROGRAMMABLE_CELLS_COUNTER_REG_PRG_CTRL_CELLCNT_CO_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1915)
#define PARAM_FAP21V_ACC_DIRECT_FCR_CONNECTIVITY_MAP_CHANGE_EVENT_REGISTERS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1916)
#define PARAM_FAP21V_ACC_DIRECT_FCR_CONNECTIVITY_MAP_CHANGE_EVENT_REGISTERS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1917)
#define PARAM_FAP21V_ACC_DIRECT_FCR_CONNECTIVITY_MAP_CHANGE_EVENT_REGISTERS_REG_SRC_DV_CNG_LINK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1918)
#define PARAM_FAP21V_ACC_DIRECT_FCR_REACH_CELLS_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1919)
#define PARAM_FAP21V_ACC_DIRECT_FCR_REACH_CELLS_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1920)
#define PARAM_FAP21V_ACC_DIRECT_FCR_REACH_CELLS_COUNTER_REG_REACH_CELL_COUNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1921)
#define PARAM_FAP21V_ACC_DIRECT_FCR_REACH_CELLS_COUNTER_REG_REACH_CELL_COUNT_OVF_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1922)
#define PARAM_FAP21V_ACC_DIRECT_SCH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1923)
#define PARAM_FAP21V_ACC_DIRECT_SCH_CPU_AND_RECYCLE_INTERFACES_CONFIGURATION_CPU_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1924)
#define PARAM_FAP21V_ACC_DIRECT_SCH_CPU_AND_RECYCLE_INTERFACES_CONFIGURATION_CPU_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1925)
#define PARAM_FAP21V_ACC_DIRECT_SCH_CPU_AND_RECYCLE_INTERFACES_CONFIGURATION_CPU_REG_MAX_CR_RATE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1926)
#define PARAM_FAP21V_ACC_DIRECT_SCH_CPU_AND_RECYCLE_INTERFACES_CONFIGURATION_CPU_REG_PORT_ID_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1927)
#define PARAM_FAP21V_ACC_DIRECT_SCH_CPU_AND_RECYCLE_INTERFACES_CONFIGURATION_CPU_REG_WEIGHT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1928)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SELECT_FLOW_TO_QUEUE_MAPPING_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1929)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SELECT_FLOW_TO_QUEUE_MAPPING_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1930)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SELECT_FLOW_TO_QUEUE_MAPPING_REG_INTER_DIG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1931)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SCH_0X3_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1932)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SCH_0X3_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1933)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SCH_0X3_REG_FILTER_DEST_FAP_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1934)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SCH_0X3_REG_FILTER_BY_DEST_FAP_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1935)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SCH_0X3_REG_FILTER_BY_FLOW_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1936)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SCH_0X3_REG_FILTER_BY_SUB_FLOW_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1937)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SPIA_CAL_CONFIGURATION_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1938)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SPIA_CAL_CONFIGURATION_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1939)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SPIA_CAL_CONFIGURATION_REG_CAL_ALEN0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1940)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SPIA_CAL_CONFIGURATION_REG_CAL_ALEN1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1941)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SPIA_CAL_CONFIGURATION_REG_SPIWEIGHT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1942)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SPIA_CAL_CONFIGURATION_REG_DVSCALENDAR_SEL_CH_SPIX_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1943)
#define PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_AGGR_FC_3_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1944)
#define PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_AGGR_FC_3_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1945)
#define PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_AGGR_FC_3_REG_FORCE_AGGR_FC255_224_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1946)
#define PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_AGGR_FC_1_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1947)
#define PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_AGGR_FC_1_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1948)
#define PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_AGGR_FC_1_REG_FORCE_AGGR_FC191_160_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1949)
#define PARAM_FAP21V_ACC_DIRECT_SCH_HR_FLOW_CONTROL_MASK_3_2_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1950)
#define PARAM_FAP21V_ACC_DIRECT_SCH_HR_FLOW_CONTROL_MASK_3_2_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1951)
#define PARAM_FAP21V_ACC_DIRECT_SCH_HR_FLOW_CONTROL_MASK_3_2_REG_HRFCMASK2_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1952)
#define PARAM_FAP21V_ACC_DIRECT_SCH_HR_FLOW_CONTROL_MASK_3_2_REG_HRFCMASK3_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1953)
#define PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_LOW_FC_0_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1954)
#define PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_LOW_FC_0_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1955)
#define PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_LOW_FC_0_REG_FORCE_LOW_FC31_0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1956)
#define PARAM_FAP21V_ACC_DIRECT_SCH_HR_FLOW_CONTROL_MASK_0_1_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1957)
#define PARAM_FAP21V_ACC_DIRECT_SCH_HR_FLOW_CONTROL_MASK_0_1_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1958)
#define PARAM_FAP21V_ACC_DIRECT_SCH_HR_FLOW_CONTROL_MASK_0_1_REG_HRFCMASK0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1959)
#define PARAM_FAP21V_ACC_DIRECT_SCH_HR_FLOW_CONTROL_MASK_0_1_REG_HRFCMASK1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1960)
#define PARAM_FAP21V_ACC_DIRECT_SCH_DVS_LINK_STATUS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1961)
#define PARAM_FAP21V_ACC_DIRECT_SCH_DVS_LINK_STATUS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1962)
#define PARAM_FAP21V_ACC_DIRECT_SCH_DVS_LINK_STATUS_REG_DVSLINK_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1963)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INDIRECT_COMMAND_WR_DATA_REG_0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1964)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INDIRECT_COMMAND_WR_DATA_REG_0_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1965)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INDIRECT_COMMAND_WR_DATA_REG_0_INDIRECT_COMMAND_WR_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1966)
#define PARAM_FAP21V_ACC_DIRECT_SCH_LAST_FLOW_RESTART_EVENT_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1967)
#define PARAM_FAP21V_ACC_DIRECT_SCH_LAST_FLOW_RESTART_EVENT_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1968)
#define PARAM_FAP21V_ACC_DIRECT_SCH_LAST_FLOW_RESTART_EVENT_REG_RESTART_FLOW_ID_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1969)
#define PARAM_FAP21V_ACC_DIRECT_SCH_LAST_FLOW_RESTART_EVENT_REG_RESTART_FLOW_EVENT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1970)
#define PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_HIGH_FC_0_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1971)
#define PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_HIGH_FC_0_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1972)
#define PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_HIGH_FC_0_REG_FORCE_HIGH_FC31_0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1973)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SHAPER_CONFIGURATION_1_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1974)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SHAPER_CONFIGURATION_1_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1975)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SHAPER_CONFIGURATION_1_REG_SHAPER_SLOW_RATE1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1976)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SHAPER_CONFIGURATION_1_REG_SHAPER_SLOW_RATE2_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1977)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SMP_MESSAGE_COUNTER_AND_STATUS_CONFIGURATION_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1978)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SMP_MESSAGE_COUNTER_AND_STATUS_CONFIGURATION_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1979)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SMP_MESSAGE_COUNTER_AND_STATUS_CONFIGURATION_REG_SMPCNT_TYPE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1980)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SMP_MESSAGE_COUNTER_AND_STATUS_CONFIGURATION_REG_SMPFILTER_BY_TYPE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1981)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SMP_MESSAGE_COUNTER_AND_STATUS_CONFIGURATION_REG_SMPCNT_FLOW_PORT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1982)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SMP_MESSAGE_COUNTER_AND_STATUS_CONFIGURATION_REG_SMPFILTER_BY_FLOW_PORT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1983)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SPIB_RATES_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1984)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SPIB_RATES_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1985)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SPIB_RATES_REG_SPIB_SUM_OF_PORTS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1986)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SPIB_RATES_REG_SPIB_MAX_CR_RATE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1987)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INDIRECT_COMMAND_RD_DATA_REG_0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1988)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INDIRECT_COMMAND_RD_DATA_REG_0_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1989)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INDIRECT_COMMAND_RD_DATA_REG_0_INDIRECT_COMMAND_RD_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1990)
#define PARAM_FAP21V_ACC_DIRECT_SCH_FSF_COMPOSITE_CONFIGURATION_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1991)
#define PARAM_FAP21V_ACC_DIRECT_SCH_FSF_COMPOSITE_CONFIGURATION_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1992)
#define PARAM_FAP21V_ACC_DIRECT_SCH_FSF_COMPOSITE_CONFIGURATION_REG_FSFCOMP_ODD_EVEN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1993)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1994)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1995)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_REG_SMP_BAD_MSG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1996)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_REG_ACT_FLOW_BAD_PARAMS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1997)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_REG_SHP_FLOW_BAD_PARAMS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1998)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_REG_RESTART_FLOW_EVENT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 1999)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_REG_SMPFULL_LEVEL1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2000)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_REG_SMPFULL_LEVEL2_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2001)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_REG_FCTFIFOOVF_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2002)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_REG_DHDECC_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2003)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_REG_DCDECC_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2004)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_REG_FLHHRECC_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2005)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_REG_FLTHRECC_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2006)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_REG_FLHCLECC_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2007)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_REG_FLTCLECC_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2008)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_REG_FLHFQECC_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2009)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_REG_FLTFQECC_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2010)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_REG_FDMSECC_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2011)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_REG_FDMDECC_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2012)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_REG_SHDSECC_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2013)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_REG_SHDDECC_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2014)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_REG_FQMECC_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2015)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_REG_SFLHECC_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2016)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_REG_SFLTECC_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2017)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_REG_FSMECC_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2018)
#define PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_AGGR_FC_2_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2019)
#define PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_AGGR_FC_2_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2020)
#define PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_AGGR_FC_2_REG_FORCE_AGGR_FC223_192_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2021)
#define PARAM_FAP21V_ACC_DIRECT_SCH_CREDIT_COUNTER_CONFIGURATION_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2022)
#define PARAM_FAP21V_ACC_DIRECT_SCH_CREDIT_COUNTER_CONFIGURATION_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2023)
#define PARAM_FAP21V_ACC_DIRECT_SCH_CREDIT_COUNTER_CONFIGURATION_REG_FILTER_FLOW_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2024)
#define PARAM_FAP21V_ACC_DIRECT_SCH_CREDIT_COUNTER_CONFIGURATION_REG_FILTER_FLOW_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2025)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SYSTEM_RED_CONFIGURATION_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2026)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SYSTEM_RED_CONFIGURATION_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2027)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SYSTEM_RED_CONFIGURATION_REG_AGING_TIMER_CFG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2028)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SYSTEM_RED_CONFIGURATION_REG_RESET_XPIRED_QSZ_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2029)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SYSTEM_RED_CONFIGURATION_REG_AGING_ONLY_DEC_PQS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2030)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SYSTEM_RED_CONFIGURATION_REG_ENABLE_SYS_RED_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2031)
#define PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_HIGH_FC_1_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2032)
#define PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_HIGH_FC_1_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2033)
#define PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_HIGH_FC_1_REG_FORCE_HIGH_FC63_32_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2034)
#define PARAM_FAP21V_ACC_DIRECT_SCH_ATTEMPT_TO_ACTIVATE_FLOW_SCHEDULER_WITH_BAD_PARAMETERS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2035)
#define PARAM_FAP21V_ACC_DIRECT_SCH_ATTEMPT_TO_ACTIVATE_FLOW_SCHEDULER_WITH_BAD_PARAMETERS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2036)
#define PARAM_FAP21V_ACC_DIRECT_SCH_ATTEMPT_TO_ACTIVATE_FLOW_SCHEDULER_WITH_BAD_PARAMETERS_REG_ACT_FLOW_ID_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2037)
#define PARAM_FAP21V_ACC_DIRECT_SCH_ATTEMPT_TO_ACTIVATE_FLOW_SCHEDULER_WITH_BAD_PARAMETERS_REG_ACT_FLOW_COSN_VALID_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2038)
#define PARAM_FAP21V_ACC_DIRECT_SCH_ATTEMPT_TO_ACTIVATE_FLOW_SCHEDULER_WITH_BAD_PARAMETERS_REG_ACT_FLOW_BAD_SCH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2039)
#define PARAM_FAP21V_ACC_DIRECT_SCH_ATTEMPT_TO_ACTIVATE_FLOW_SCHEDULER_WITH_BAD_PARAMETERS_REG_ACT_FLOW_BAD_PARAMS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2040)
#define PARAM_FAP21V_ACC_DIRECT_SCH_CREDIT_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2041)
#define PARAM_FAP21V_ACC_DIRECT_SCH_CREDIT_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2042)
#define PARAM_FAP21V_ACC_DIRECT_SCH_CREDIT_COUNTER_REG_CREDIT_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2043)
#define PARAM_FAP21V_ACC_DIRECT_SCH_CREDIT_COUNTER_REG_CREDIT_OVF_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2044)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SCL_SMP_MESSAGES_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2045)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SCL_SMP_MESSAGES_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2046)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SCL_SMP_MESSAGES_REG_SMPSCLMSG_ID_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2047)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SCL_SMP_MESSAGES_REG_SMPSCLMSG_STATUS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2048)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SCL_SMP_MESSAGES_REG_SMPSCLMSG_TYPE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2049)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SCL_SMP_MESSAGES_REG_SMPSCLMSG_THROW_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2050)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SCL_SMP_MESSAGES_REG_SMPSCLMSG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2051)
#define PARAM_FAP21V_ACC_DIRECT_SCH_HRPORT_EN_1_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2052)
#define PARAM_FAP21V_ACC_DIRECT_SCH_HRPORT_EN_1_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2053)
#define PARAM_FAP21V_ACC_DIRECT_SCH_HRPORT_EN_1_REG_HRPORT_EN31_0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2054)
#define PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_LOW_FC_1_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2055)
#define PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_LOW_FC_1_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2056)
#define PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_LOW_FC_1_REG_FORCE_LOW_FC63_32_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2057)
#define PARAM_FAP21V_ACC_DIRECT_SCH_ATTEMPT_TO_ACTIVATE_A_SHAPER_WITH_BAD_PARAMETERS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2058)
#define PARAM_FAP21V_ACC_DIRECT_SCH_ATTEMPT_TO_ACTIVATE_A_SHAPER_WITH_BAD_PARAMETERS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2059)
#define PARAM_FAP21V_ACC_DIRECT_SCH_ATTEMPT_TO_ACTIVATE_A_SHAPER_WITH_BAD_PARAMETERS_REG_SHP_FLOW_ID_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2060)
#define PARAM_FAP21V_ACC_DIRECT_SCH_ATTEMPT_TO_ACTIVATE_A_SHAPER_WITH_BAD_PARAMETERS_REG_SHP_FLOW_BAD_PARAMS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2061)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SCHEDULER_CONFIGURATION_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2062)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SCHEDULER_CONFIGURATION_REGISTER_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2063)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SCHEDULER_CONFIGURATION_REGISTER_SMP_DISABLE_FABRIC_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2064)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SPIB_CAL_CONFIGURATION_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2065)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SPIB_CAL_CONFIGURATION_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2066)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SPIB_CAL_CONFIGURATION_REG_CAL_BLEN0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2067)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SPIB_CAL_CONFIGURATION_REG_CAL_BLEN1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2068)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SPIB_CAL_CONFIGURATION_REG_SPIWEIGHT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2069)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SPIB_CAL_CONFIGURATION_REG_DVSCALENDAR_SEL_CH_SPIX_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2070)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INDIRECT_COMMAND_ADDRESS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2071)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INDIRECT_COMMAND_ADDRESS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2072)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INDIRECT_COMMAND_ADDRESS_REG_INDIRECT_COMMAND_ADDR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2073)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INDIRECT_COMMAND_ADDRESS_REG_INDIRECT_COMMAND_TYPE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2074)
#define PARAM_FAP21V_ACC_DIRECT_SCH_DEVICE_SCHEDULER_DVS_CONFIG0_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2075)
#define PARAM_FAP21V_ACC_DIRECT_SCH_DEVICE_SCHEDULER_DVS_CONFIG0_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2076)
#define PARAM_FAP21V_ACC_DIRECT_SCH_DEVICE_SCHEDULER_DVS_CONFIG0_REG_SPIA_FORCE_PAUSE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2077)
#define PARAM_FAP21V_ACC_DIRECT_SCH_DEVICE_SCHEDULER_DVS_CONFIG0_REG_SPIB_FORCE_PAUSE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2078)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INDIRECT_COMMAND_WR_DATA_REG_1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2079)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INDIRECT_COMMAND_WR_DATA_REG_1_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2080)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INDIRECT_COMMAND_WR_DATA_REG_1_INDIRECT_COMMAND_WR_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2081)
#define PARAM_FAP21V_ACC_DIRECT_SCH_CPU_AND_RECYCLE_INTERFACES_CONFIGURATION_RECYCLE_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2082)
#define PARAM_FAP21V_ACC_DIRECT_SCH_CPU_AND_RECYCLE_INTERFACES_CONFIGURATION_RECYCLE_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2083)
#define PARAM_FAP21V_ACC_DIRECT_SCH_CPU_AND_RECYCLE_INTERFACES_CONFIGURATION_RECYCLE_REG_MAX_CR_RATE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2084)
#define PARAM_FAP21V_ACC_DIRECT_SCH_CPU_AND_RECYCLE_INTERFACES_CONFIGURATION_RECYCLE_REG_PORT_ID_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2085)
#define PARAM_FAP21V_ACC_DIRECT_SCH_CPU_AND_RECYCLE_INTERFACES_CONFIGURATION_RECYCLE_REG_WEIGHT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2086)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INDIRECT_COMMAND_RD_DATA_REG_2_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2087)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INDIRECT_COMMAND_RD_DATA_REG_2_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2088)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INDIRECT_COMMAND_RD_DATA_REG_2_INDIRECT_COMMAND_RD_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2089)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INDIRECT_COMMAND_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2090)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INDIRECT_COMMAND_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2091)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INDIRECT_COMMAND_REG_INDIRECT_COMMAND_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2092)
#define PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_FC_CONFIGURATION_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2093)
#define PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_FC_CONFIGURATION_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2094)
#define PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_FC_CONFIGURATION_REG_FORCE_HIGH_FCOVERRIDE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2095)
#define PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_FC_CONFIGURATION_REG_FORCE_LOW_FCOVERRIDE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2096)
#define PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_FC_CONFIGURATION_REG_FORCE_AGGR_FCEN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2097)
#define PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_FC_CONFIGURATION_REG_FORCE_AGGR_FCOVERRIDE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2098)
#define PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_AGGR_FC_0_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2099)
#define PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_AGGR_FC_0_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2100)
#define PARAM_FAP21V_ACC_DIRECT_SCH_FORCE_AGGR_FC_0_REG_FORCE_AGGR_FC159_128_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2101)
#define PARAM_FAP21V_ACC_DIRECT_SCH_DEVICE_SCHEDULER_DVS_WEIGHT_CONFIG_REG_OFFSET_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2102)
#define PARAM_FAP21V_ACC_DIRECT_SCH_DEVICE_SCHEDULER_DVS_WEIGHT_CONFIG_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2103)
#define PARAM_FAP21V_ACC_DIRECT_SCH_DEVICE_SCHEDULER_DVS_WEIGHT_CONFIG_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2104)
#define PARAM_FAP21V_ACC_DIRECT_SCH_DEVICE_SCHEDULER_DVS_WEIGHT_CONFIG_REG_WFQWEIGHT_XX_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2105)
#define PARAM_FAP21V_ACC_DIRECT_SCH_DEVICE_SCHEDULER_DVS_WEIGHT_CONFIG_REG_WFQWEIGHT_XX_PLUS_1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2106)
#define PARAM_FAP21V_ACC_DIRECT_SCH_DEVICE_SCHEDULER_DVS_CONFIG1_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2107)
#define PARAM_FAP21V_ACC_DIRECT_SCH_DEVICE_SCHEDULER_DVS_CONFIG1_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2108)
#define PARAM_FAP21V_ACC_DIRECT_SCH_DEVICE_SCHEDULER_DVS_CONFIG1_REG_CPUFORCE_PAUSE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2109)
#define PARAM_FAP21V_ACC_DIRECT_SCH_DEVICE_SCHEDULER_DVS_CONFIG1_REG_RCYFORCE_PAUSE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2110)
#define PARAM_FAP21V_ACC_DIRECT_SCH_DEVICE_SCHEDULER_DVS_CONFIG1_REG_FORCE_PAUSE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2111)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SMP_MESSAGE_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2112)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SMP_MESSAGE_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2113)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SMP_MESSAGE_COUNTER_REG_SMPMSG_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2114)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SMP_MESSAGE_COUNTER_REG_SMPMSG_CNT_OVF_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2115)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INDIRECT_COMMAND_RD_DATA_REG_1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2116)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INDIRECT_COMMAND_RD_DATA_REG_1_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2117)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INDIRECT_COMMAND_RD_DATA_REG_1_INDIRECT_COMMAND_RD_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2118)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SPIA_RATES_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2119)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SPIA_RATES_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2120)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SPIA_RATES_REG_SPIA_SUM_OF_PORTS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2121)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SPIA_RATES_REG_SPIA_MAX_CR_RATE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2122)
#define PARAM_FAP21V_ACC_DIRECT_SCH_HRPORT_EN_2_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2123)
#define PARAM_FAP21V_ACC_DIRECT_SCH_HRPORT_EN_2_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2124)
#define PARAM_FAP21V_ACC_DIRECT_SCH_HRPORT_EN_2_REG_HRPORT_EN63_32_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2125)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_MASK_DATA_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2126)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_MASK_DATA_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2127)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_MASK_DATA_REG_SMP_BAD_MSG_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2128)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_MASK_DATA_REG_ACT_FLOW_BAD_PARAMS_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2129)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_MASK_DATA_REG_SHP_FLOW_BAD_PARAMS_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2130)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_MASK_DATA_REG_RESTART_FLOW_EVENT_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2131)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_MASK_DATA_REG_SMPFULL_LEVEL1_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2132)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_MASK_DATA_REG_SMPFULL_LEVEL2_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2133)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_MASK_DATA_REG_FCTFIFOOVF_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2134)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_MASK_DATA_REG_DHDECCMASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2135)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_MASK_DATA_REG_DCDECCMASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2136)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_MASK_DATA_REG_FLHHRECCMASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2137)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_MASK_DATA_REG_FLTHRECCMASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2138)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_MASK_DATA_REG_FLHCLECCMASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2139)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_MASK_DATA_REG_FLTCLECCMASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2140)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_MASK_DATA_REG_FLHFQECCMASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2141)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_MASK_DATA_REG_FLTFQECCMASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2142)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_MASK_DATA_REG_FDMSECCMASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2143)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_MASK_DATA_REG_FDMDECCMASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2144)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_MASK_DATA_REG_SHDSECCMASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2145)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_MASK_DATA_REG_SHDDECCMASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2146)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_MASK_DATA_REG_FQMECCMASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2147)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_MASK_DATA_REG_SFLHECCMASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2148)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_MASK_DATA_REG_SFLTECCMASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2149)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INTERRUPT_MASK_DATA_REG_FSMECCMASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2150)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INDIRECT_COMMAND_WR_DATA_REG_2_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2151)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INDIRECT_COMMAND_WR_DATA_REG_2_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2152)
#define PARAM_FAP21V_ACC_DIRECT_SCH_INDIRECT_COMMAND_WR_DATA_REG_2_INDIRECT_COMMAND_WR_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2153)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SWITCH_CIR_EIR_IN_DUAL_SHAPERS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2154)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SWITCH_CIR_EIR_IN_DUAL_SHAPERS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2155)
#define PARAM_FAP21V_ACC_DIRECT_SCH_SWITCH_CIR_EIR_IN_DUAL_SHAPERS_REG_SWITCH_CIREIR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2156)
#define PARAM_FAP21V_ACC_DIRECT_INQ_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2157)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_WR_DATA_REG_2_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2158)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_WR_DATA_REG_2_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2159)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_WR_DATA_REG_2_INDIRECT_COMMAND_WR_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2160)
#define PARAM_FAP21V_ACC_DIRECT_INQ_IPB_OVERFLOW_HEADER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2161)
#define PARAM_FAP21V_ACC_DIRECT_INQ_IPB_OVERFLOW_HEADER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2162)
#define PARAM_FAP21V_ACC_DIRECT_INQ_IPB_OVERFLOW_HEADER_REG_IPB_OVF_HEADER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2163)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_RD_DATA_REG_1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2164)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_RD_DATA_REG_1_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2165)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_RD_DATA_REG_1_INDIRECT_COMMAND_RD_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2166)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_WR_DATA_REG_4_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2167)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_WR_DATA_REG_4_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2168)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_WR_DATA_REG_4_INDIRECT_COMMAND_WR_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2169)
#define PARAM_FAP21V_ACC_DIRECT_INQ_LBPTH_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2170)
#define PARAM_FAP21V_ACC_DIRECT_INQ_LBPTH_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2171)
#define PARAM_FAP21V_ACC_DIRECT_INQ_LBPTH_REG_LBP_TH_A_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2172)
#define PARAM_FAP21V_ACC_DIRECT_INQ_LBPTH_REG_LBP_TH_B_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2173)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_WR_DATA_REG_1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2174)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_WR_DATA_REG_1_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2175)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_WR_DATA_REG_1_INDIRECT_COMMAND_WR_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2176)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INQ_FIFO_STATUS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2177)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INQ_FIFO_STATUS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2178)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INQ_FIFO_STATUS_REG_SPI4_ASTAT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2179)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INQ_FIFO_STATUS_REG_SPI4_BSTAT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2180)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INQ_FIFO_STATUS_REG_LBPSTAT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2181)
#define PARAM_FAP21V_ACC_DIRECT_INQ_IPA_OVERFLOW_HEADER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2182)
#define PARAM_FAP21V_ACC_DIRECT_INQ_IPA_OVERFLOW_HEADER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2183)
#define PARAM_FAP21V_ACC_DIRECT_INQ_IPA_OVERFLOW_HEADER_REG_IPA_OVF_HEADER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2184)
#define PARAM_FAP21V_ACC_DIRECT_INQ_SPI4_FRST_TH_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2185)
#define PARAM_FAP21V_ACC_DIRECT_INQ_SPI4_FRST_TH_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2186)
#define PARAM_FAP21V_ACC_DIRECT_INQ_SPI4_FRST_TH_REG_FRST_THRSH_SPI4_A_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2187)
#define PARAM_FAP21V_ACC_DIRECT_INQ_SPI4_FRST_TH_REG_FRST_THRSH_SPI4_B_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2188)
#define PARAM_FAP21V_ACC_DIRECT_INQ_TDMB_PACKET_COUNTERS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2189)
#define PARAM_FAP21V_ACC_DIRECT_INQ_TDMB_PACKET_COUNTERS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2190)
#define PARAM_FAP21V_ACC_DIRECT_INQ_TDMB_PACKET_COUNTERS_REG_TDMBCNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2191)
#define PARAM_FAP21V_ACC_DIRECT_INQ_TDMB_PACKET_COUNTERS_REG_TDMBCNT_OVF_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2192)
#define PARAM_FAP21V_ACC_DIRECT_INQ_SPI4_SCND_TH_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2193)
#define PARAM_FAP21V_ACC_DIRECT_INQ_SPI4_SCND_TH_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2194)
#define PARAM_FAP21V_ACC_DIRECT_INQ_SPI4_SCND_TH_REG_SCND_THRSH_SPI4_A_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2195)
#define PARAM_FAP21V_ACC_DIRECT_INQ_SPI4_SCND_TH_REG_SCND_THRSH_SPI4_B_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2196)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_RD_DATA_REG_3_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2197)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_RD_DATA_REG_3_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2198)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_RD_DATA_REG_3_INDIRECT_COMMAND_RD_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2199)
#define PARAM_FAP21V_ACC_DIRECT_INQ_MASKS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2200)
#define PARAM_FAP21V_ACC_DIRECT_INQ_MASKS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2201)
#define PARAM_FAP21V_ACC_DIRECT_INQ_MASKS_REG_IPA_OVF_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2202)
#define PARAM_FAP21V_ACC_DIRECT_INQ_MASKS_REG_IPB_OVF_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2203)
#define PARAM_FAP21V_ACC_DIRECT_INQ_MASKS_REG_TDMA_OVF_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2204)
#define PARAM_FAP21V_ACC_DIRECT_INQ_MASKS_REG_TDMB_OVF_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2205)
#define PARAM_FAP21V_ACC_DIRECT_INQ_MASKS_REG_IPA_MSB_ECC_ERR_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2206)
#define PARAM_FAP21V_ACC_DIRECT_INQ_MASKS_REG_IPA_LSB_ECC_ERR_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2207)
#define PARAM_FAP21V_ACC_DIRECT_INQ_MASKS_REG_IPB_MSB_ECC_ERR_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2208)
#define PARAM_FAP21V_ACC_DIRECT_INQ_MASKS_REG_IPB_LSB_ECC_ERR_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2209)
#define PARAM_FAP21V_ACC_DIRECT_INQ_MASKS_REG_TDMACOUNT_OVF_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2210)
#define PARAM_FAP21V_ACC_DIRECT_INQ_MASKS_REG_TDMBCOUNT_OVF_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2211)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_WR_DATA_REG_3_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2212)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_WR_DATA_REG_3_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2213)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_WR_DATA_REG_3_INDIRECT_COMMAND_WR_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2214)
#define PARAM_FAP21V_ACC_DIRECT_INQ_TDM_FIFOS_MEMORY_LOCKS_FOR_DATA_FLOW_READ_AND_OR_WRITE_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2215)
#define PARAM_FAP21V_ACC_DIRECT_INQ_TDM_FIFOS_MEMORY_LOCKS_FOR_DATA_FLOW_READ_AND_OR_WRITE_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2216)
#define PARAM_FAP21V_ACC_DIRECT_INQ_TDM_FIFOS_MEMORY_LOCKS_FOR_DATA_FLOW_READ_AND_OR_WRITE_REG_LOCK_TDMARD_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2217)
#define PARAM_FAP21V_ACC_DIRECT_INQ_TDM_FIFOS_MEMORY_LOCKS_FOR_DATA_FLOW_READ_AND_OR_WRITE_REG_LOCK_TDMBRD_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2218)
#define PARAM_FAP21V_ACC_DIRECT_INQ_TDM_FIFOS_MEMORY_LOCKS_FOR_DATA_FLOW_READ_AND_OR_WRITE_REG_LOCK_TDMAWR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2219)
#define PARAM_FAP21V_ACC_DIRECT_INQ_TDM_FIFOS_MEMORY_LOCKS_FOR_DATA_FLOW_READ_AND_OR_WRITE_REG_LOCK_TDMBWR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2220)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_ADDRESS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2221)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_ADDRESS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2222)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_ADDRESS_REG_INDIRECT_COMMAND_ADDRESS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2223)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_RD_DATA_REG_0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2224)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_RD_DATA_REG_0_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2225)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_RD_DATA_REG_0_INDIRECT_COMMAND_RD_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2226)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_RD_DATA_REG_5_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2227)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_RD_DATA_REG_5_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2228)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_RD_DATA_REG_5_INDIRECT_COMMAND_RD_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2229)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_WR_DATA_REG_6_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2230)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_WR_DATA_REG_6_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2231)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_WR_DATA_REG_6_INDIRECT_COMMAND_WR_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2232)
#define PARAM_FAP21V_ACC_DIRECT_INQ_TDMA_PACKET_COUNTERS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2233)
#define PARAM_FAP21V_ACC_DIRECT_INQ_TDMA_PACKET_COUNTERS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2234)
#define PARAM_FAP21V_ACC_DIRECT_INQ_TDMA_PACKET_COUNTERS_REG_TDMACNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2235)
#define PARAM_FAP21V_ACC_DIRECT_INQ_TDMA_PACKET_COUNTERS_REG_TDMACNT_OVF_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2236)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_RD_DATA_REG_4_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2237)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_RD_DATA_REG_4_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2238)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_RD_DATA_REG_4_INDIRECT_COMMAND_RD_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2239)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_WR_DATA_REG_0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2240)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_WR_DATA_REG_0_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2241)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_WR_DATA_REG_0_INDIRECT_COMMAND_WR_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2242)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_WR_DATA_REG_5_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2243)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_WR_DATA_REG_5_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2244)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_WR_DATA_REG_5_INDIRECT_COMMAND_WR_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2245)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_RD_DATA_REG_2_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2246)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_RD_DATA_REG_2_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2247)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_RD_DATA_REG_2_INDIRECT_COMMAND_RD_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2248)
#define PARAM_FAP21V_ACC_DIRECT_INQ_IP_FIFOS_MEMORY_LOCKS_FOR_DATA_FLOW_READ_AND_OR_WRITE_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2249)
#define PARAM_FAP21V_ACC_DIRECT_INQ_IP_FIFOS_MEMORY_LOCKS_FOR_DATA_FLOW_READ_AND_OR_WRITE_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2250)
#define PARAM_FAP21V_ACC_DIRECT_INQ_IP_FIFOS_MEMORY_LOCKS_FOR_DATA_FLOW_READ_AND_OR_WRITE_REG_LOCK_IPARD_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2251)
#define PARAM_FAP21V_ACC_DIRECT_INQ_IP_FIFOS_MEMORY_LOCKS_FOR_DATA_FLOW_READ_AND_OR_WRITE_REG_LOCK_IPBRD_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2252)
#define PARAM_FAP21V_ACC_DIRECT_INQ_IP_FIFOS_MEMORY_LOCKS_FOR_DATA_FLOW_READ_AND_OR_WRITE_REG_LOCK_IPAWR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2253)
#define PARAM_FAP21V_ACC_DIRECT_INQ_IP_FIFOS_MEMORY_LOCKS_FOR_DATA_FLOW_READ_AND_OR_WRITE_REG_LOCK_IPBWR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2254)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_RD_DATA_REG_7_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2255)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_RD_DATA_REG_7_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2256)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_RD_DATA_REG_7_INDIRECT_COMMAND_RD_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2257)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2258)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2259)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_REG_INDIRECT_COMMAND_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2260)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INTERRUPTS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2261)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INTERRUPTS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2262)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INTERRUPTS_REG_IPA_OVF_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2263)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INTERRUPTS_REG_IPB_OVF_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2264)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INTERRUPTS_REG_TDMA_OVF_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2265)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INTERRUPTS_REG_TDMB_OVF_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2266)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INTERRUPTS_REG_IPA_MSB_ECC_ERR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2267)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INTERRUPTS_REG_IPA_LSB_ECC_ERR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2268)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INTERRUPTS_REG_IPB_MSB_ECC_ERR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2269)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INTERRUPTS_REG_IPB_LSB_ECC_ERR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2270)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INTERRUPTS_REG_TDMACOUNT_OVF_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2271)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INTERRUPTS_REG_TDMBCOUNT_OVF_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2272)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_WR_DATA_REG_7_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2273)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_WR_DATA_REG_7_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2274)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_WR_DATA_REG_7_INDIRECT_COMMAND_WR_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2275)
#define PARAM_FAP21V_ACC_DIRECT_INQ_TDM_OVERFLOW_HEADER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2276)
#define PARAM_FAP21V_ACC_DIRECT_INQ_TDM_OVERFLOW_HEADER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2277)
#define PARAM_FAP21V_ACC_DIRECT_INQ_TDM_OVERFLOW_HEADER_REG_TDMA_OVF_HEADER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2278)
#define PARAM_FAP21V_ACC_DIRECT_INQ_TDM_OVERFLOW_HEADER_REG_TDMB_OVF_HEADER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2279)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_RD_DATA_REG_6_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2280)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_RD_DATA_REG_6_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2281)
#define PARAM_FAP21V_ACC_DIRECT_INQ_INDIRECT_COMMAND_RD_DATA_REG_6_INDIRECT_COMMAND_RD_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2282)
#define PARAM_FAP21V_ACC_DIRECT_MMU_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2283)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_WR_DATA_REG_2_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2284)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_WR_DATA_REG_2_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2285)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_WR_DATA_REG_2_INDIRECT_COMMAND_WR_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2286)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_ADDRESS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2287)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_ADDRESS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2288)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_ADDRESS_REG_MEM_ADD_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2289)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_ADDRESS_REG_MEM_RW_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2290)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_RD_DATA_REG_1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2291)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_RD_DATA_REG_1_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2292)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_RD_DATA_REG_1_INDIRECT_COMMAND_RD_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2293)
#define PARAM_FAP21V_ACC_DIRECT_MMU_MMU_PETRA_HEADER_CONFIGURATION_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2294)
#define PARAM_FAP21V_ACC_DIRECT_MMU_MMU_PETRA_HEADER_CONFIGURATION_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2295)
#define PARAM_FAP21V_ACC_DIRECT_MMU_MMU_PETRA_HEADER_CONFIGURATION_REG_IQS_ENA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2296)
#define PARAM_FAP21V_ACC_DIRECT_MMU_MMU_PETRA_HEADER_CONFIGURATION_REG_IQS_ENA_DEF_STAMP_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2297)
#define PARAM_FAP21V_ACC_DIRECT_MMU_MMU_PETRA_HEADER_CONFIGURATION_REG_BOTTOM_UQS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2298)
#define PARAM_FAP21V_ACC_DIRECT_MMU_MMU_PETRA_HEADER_CONFIGURATION_REG_IQS_DEF_STAMP_VAL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2299)
#define PARAM_FAP21V_ACC_DIRECT_MMU_MMU_PETRA_HEADER_CONFIGURATION_REG_SFM_ENA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2300)
#define PARAM_FAP21V_ACC_DIRECT_MMU_MMU_PETRA_HEADER_CONFIGURATION_REG_SFM_TC_ENA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2301)
#define PARAM_FAP21V_ACC_DIRECT_MMU_MMU_PETRA_HEADER_CONFIGURATION_REG_SFM_DP_ENA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2302)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_RD_DATA_REG_0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2303)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_RD_DATA_REG_0_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2304)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_RD_DATA_REG_0_INDIRECT_COMMAND_RD_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2305)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_WR_DATA_REG_1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2306)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_WR_DATA_REG_1_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2307)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_WR_DATA_REG_1_INDIRECT_COMMAND_WR_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2308)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_RD_DATA_REG_6_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2309)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_RD_DATA_REG_6_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2310)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_RD_DATA_REG_6_INDIRECT_COMMAND_RD_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2311)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2312)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2313)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_REG_INDIRECT_COMMAND_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2314)
#define PARAM_FAP21V_ACC_DIRECT_MMU_MMU_INTERRUPTS_MASK_REGSITER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2315)
#define PARAM_FAP21V_ACC_DIRECT_MMU_MMU_INTERRUPTS_MASK_REGSITER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2316)
#define PARAM_FAP21V_ACC_DIRECT_MMU_MMU_INTERRUPTS_MASK_REGSITER_REG_PEC_INT_ERR_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2317)
#define PARAM_FAP21V_ACC_DIRECT_MMU_MMU_INTERRUPTS_MASK_REGSITER_REG_CRCERR_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2318)
#define PARAM_FAP21V_ACC_DIRECT_MMU_MMU_INTERRUPTS_MASK_REGSITER_REG_PDC_SYNC_ERR_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2319)
#define PARAM_FAP21V_ACC_DIRECT_MMU_MMU_INTERRUPTS_MASK_REGSITER_REG_ECCERR_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2320)
#define PARAM_FAP21V_ACC_DIRECT_MMU_MMU_INTERRUPTS_MASK_REGSITER_REG_PDCBAD_DESC_SIZE_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2321)
#define PARAM_FAP21V_ACC_DIRECT_MMU_MMU_INTERRUPTS_MASK_REGSITER_REG_PDCREREAD_TIME_OUT_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2322)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_WR_DATA_REG_4_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2323)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_WR_DATA_REG_4_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2324)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_WR_DATA_REG_4_INDIRECT_COMMAND_WR_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2325)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_RD_DATA_REG_3_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2326)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_RD_DATA_REG_3_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2327)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_RD_DATA_REG_3_INDIRECT_COMMAND_RD_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2328)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_WR_DATA_REG_3_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2329)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_WR_DATA_REG_3_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2330)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_WR_DATA_REG_3_INDIRECT_COMMAND_WR_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2331)
#define PARAM_FAP21V_ACC_DIRECT_MMU_MMU_ENABLERS_REGISTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2332)
#define PARAM_FAP21V_ACC_DIRECT_MMU_MMU_ENABLERS_REGISTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2333)
#define PARAM_FAP21V_ACC_DIRECT_MMU_MMU_ENABLERS_REGISTER_REG_FAP10M_USE_IPM_PTR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2334)
#define PARAM_FAP21V_ACC_DIRECT_MMU_MMU_ENABLERS_REGISTER_REG_FAP10M_OVERRIDE_IPM_EN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2335)
#define PARAM_FAP21V_ACC_DIRECT_MMU_MMU_ENABLERS_REGISTER_REG_FAP10M_VID_MC_IDX_EN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2336)
#define PARAM_FAP21V_ACC_DIRECT_MMU_MMU_ENABLERS_REGISTER_REG_BURST_SIZE_MODE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2337)
#define PARAM_FAP21V_ACC_DIRECT_MMU_MMU_ENABLERS_REGISTER_REG_SCR_RVRSE_MODE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2338)
#define PARAM_FAP21V_ACC_DIRECT_MMU_MMU_ENABLERS_REGISTER_REG_SCR_BIT_NUM_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2339)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_WR_DATA_REG_6_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2340)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_WR_DATA_REG_6_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2341)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_WR_DATA_REG_6_INDIRECT_COMMAND_WR_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2342)
#define PARAM_FAP21V_ACC_DIRECT_MMU_MMU_CRC_ERROR_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2343)
#define PARAM_FAP21V_ACC_DIRECT_MMU_MMU_CRC_ERROR_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2344)
#define PARAM_FAP21V_ACC_DIRECT_MMU_MMU_CRC_ERROR_COUNTER_REG_CRCERR_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2345)
#define PARAM_FAP21V_ACC_DIRECT_MMU_MMU_ADDRESS_MAPPING_REGISTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2346)
#define PARAM_FAP21V_ACC_DIRECT_MMU_MMU_ADDRESS_MAPPING_REGISTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2347)
#define PARAM_FAP21V_ACC_DIRECT_MMU_MMU_ADDRESS_MAPPING_REGISTER_REG_ADDRESS_MAP_CONFIG_WR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2348)
#define PARAM_FAP21V_ACC_DIRECT_MMU_MMU_ADDRESS_MAPPING_REGISTER_REG_NUM_OF_COLS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2349)
#define PARAM_FAP21V_ACC_DIRECT_MMU_MMU_ADDRESS_MAPPING_REGISTER_REG_ENABLE_8_BANK_MODE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2350)
#define PARAM_FAP21V_ACC_DIRECT_MMU_MMU_ADDRESS_MAPPING_REGISTER_REG_ADDRESS_MAP_CONFIG_RD_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2351)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_RD_DATA_REG_5_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2352)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_RD_DATA_REG_5_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2353)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_RD_DATA_REG_5_INDIRECT_COMMAND_RD_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2354)
#define PARAM_FAP21V_ACC_DIRECT_MMU_MMU_INTERRUPTS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2355)
#define PARAM_FAP21V_ACC_DIRECT_MMU_MMU_INTERRUPTS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2356)
#define PARAM_FAP21V_ACC_DIRECT_MMU_MMU_INTERRUPTS_REG_PEC_INT_ERR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2357)
#define PARAM_FAP21V_ACC_DIRECT_MMU_MMU_INTERRUPTS_REG_CRCERR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2358)
#define PARAM_FAP21V_ACC_DIRECT_MMU_MMU_INTERRUPTS_REG_PDC_SYNC_ERR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2359)
#define PARAM_FAP21V_ACC_DIRECT_MMU_MMU_INTERRUPTS_REG_ECCERR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2360)
#define PARAM_FAP21V_ACC_DIRECT_MMU_MMU_INTERRUPTS_REG_PDCBAD_DESC_SIZE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2361)
#define PARAM_FAP21V_ACC_DIRECT_MMU_MMU_INTERRUPTS_REG_PDCREREAD_TIME_OUT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2362)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_WR_DATA_REG_5_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2363)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_WR_DATA_REG_5_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2364)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_WR_DATA_REG_5_INDIRECT_COMMAND_WR_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2365)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_RD_DATA_REG_2_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2366)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_RD_DATA_REG_2_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2367)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_RD_DATA_REG_2_INDIRECT_COMMAND_RD_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2368)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_WR_DATA_REG_0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2369)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_WR_DATA_REG_0_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2370)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_WR_DATA_REG_0_INDIRECT_COMMAND_WR_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2371)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_RD_DATA_REG_7_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2372)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_RD_DATA_REG_7_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2373)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_RD_DATA_REG_7_INDIRECT_COMMAND_RD_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2374)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_WR_DATA_REG_7_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2375)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_WR_DATA_REG_7_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2376)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_WR_DATA_REG_7_INDIRECT_COMMAND_WR_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2377)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_RD_DATA_REG_4_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2378)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_RD_DATA_REG_4_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2379)
#define PARAM_FAP21V_ACC_DIRECT_MMU_INDIRECT_COMMAND_RD_DATA_REG_4_INDIRECT_COMMAND_RD_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2380)
#define PARAM_FAP21V_ACC_DIRECT_FDR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2381)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_2_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2382)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_2_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2383)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_2_REG_CPUDATA_CELL_WORD_A0_A9_CPUDATA_CELL_WORD_B0_B9_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2384)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_4_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2385)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_4_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2386)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_4_REG_CPUDATA_CELL_WORD_A0_A9_CPUDATA_CELL_WORD_B0_B9_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2387)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_1_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2388)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_1_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2389)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_1_REG_CPUDATA_CELL_WORD_A0_A9_CPUDATA_CELL_WORD_B0_B9_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2390)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_0_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2391)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_0_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2392)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_0_REG_CPUDATA_CELL_WORD_A0_A9_CPUDATA_CELL_WORD_B0_B9_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2393)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_0_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2394)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_0_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2395)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_0_REG_CPUDATA_CELL_WORD_A0_A9_CPUDATA_CELL_WORD_B0_B9_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2396)
#define PARAM_FAP21V_ACC_DIRECT_FDR_INTERRUPT_MASK_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2397)
#define PARAM_FAP21V_ACC_DIRECT_FDR_INTERRUPT_MASK_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2398)
#define PARAM_FAP21V_ACC_DIRECT_FDR_INTERRUPT_MASK_REG_INT_MASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2399)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_8_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2400)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_8_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2401)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_8_REG_CPUDATA_CELL_WORD_A0_A9_CPUDATA_CELL_WORD_B0_B9_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2402)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_8_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2403)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_8_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2404)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_8_REG_CPUDATA_CELL_WORD_A0_A9_CPUDATA_CELL_WORD_B0_B9_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2405)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_7_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2406)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_7_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2407)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_7_REG_CPUDATA_CELL_WORD_A0_A9_CPUDATA_CELL_WORD_B0_B9_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2408)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_6_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2409)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_6_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2410)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_6_REG_CPUDATA_CELL_WORD_A0_A9_CPUDATA_CELL_WORD_B0_B9_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2411)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_9_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2412)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_9_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2413)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_9_REG_CPUDATA_CELL_WORD_A0_A9_CPUDATA_CELL_WORD_B0_B9_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2414)
#define PARAM_FAP21V_ACC_DIRECT_FDR_PROGRAMMABLE_CELLS_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2415)
#define PARAM_FAP21V_ACC_DIRECT_FDR_PROGRAMMABLE_CELLS_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2416)
#define PARAM_FAP21V_ACC_DIRECT_FDR_PROGRAMMABLE_CELLS_COUNTER_REG_PRG_CELL_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2417)
#define PARAM_FAP21V_ACC_DIRECT_FDR_PROGRAMMABLE_CELLS_COUNTER_REG_PRG_CELL_CNT_O_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2418)
#define PARAM_FAP21V_ACC_DIRECT_FDR_FILTER_MATCH_INPUT_LINK_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2419)
#define PARAM_FAP21V_ACC_DIRECT_FDR_FILTER_MATCH_INPUT_LINK_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2420)
#define PARAM_FAP21V_ACC_DIRECT_FDR_FILTER_MATCH_INPUT_LINK_REG_PC_MTCH_LINK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2421)
#define PARAM_FAP21V_ACC_DIRECT_FDR_FILTER_MATCH_INPUT_LINK_REG_PC_MTCH_LINK_ON_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2422)
#define PARAM_FAP21V_ACC_DIRECT_FDR_FILTER_MATCH_INPUT_LINK_REG_CRC_MTCH_ON_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2423)
#define PARAM_FAP21V_ACC_DIRECT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2424)
#define PARAM_FAP21V_ACC_DIRECT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2425)
#define PARAM_FAP21V_ACC_DIRECT_FDR_PROGRAMMABLE_DATA_CELL_COUNTER_REG_PCMTCH_MSK1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2426)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_3_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2427)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_3_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2428)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_3_REG_CPUDATA_CELL_WORD_A0_A9_CPUDATA_CELL_WORD_B0_B9_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2429)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_2_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2430)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_2_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2431)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_2_REG_CPUDATA_CELL_WORD_A0_A9_CPUDATA_CELL_WORD_B0_B9_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2432)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_5_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2433)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_5_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2434)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_5_REG_CPUDATA_CELL_WORD_A0_A9_CPUDATA_CELL_WORD_B0_B9_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2435)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_4_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2436)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_4_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2437)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_4_REG_CPUDATA_CELL_WORD_A0_A9_CPUDATA_CELL_WORD_B0_B9_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2438)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_1_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2439)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_1_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2440)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_1_REG_CPUDATA_CELL_WORD_A0_A9_CPUDATA_CELL_WORD_B0_B9_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2441)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_3_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2442)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_3_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2443)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_3_REG_CPUDATA_CELL_WORD_A0_A9_CPUDATA_CELL_WORD_B0_B9_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2444)
#define PARAM_FAP21V_ACC_DIRECT_FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2445)
#define PARAM_FAP21V_ACC_DIRECT_FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2446)
#define PARAM_FAP21V_ACC_DIRECT_FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_REG_CPUDATA_CELL_FO_A_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2447)
#define PARAM_FAP21V_ACC_DIRECT_FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_REG_CPUDATA_CELL_FO_B_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2448)
#define PARAM_FAP21V_ACC_DIRECT_FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_REG_MAX_IFMAF_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2449)
#define PARAM_FAP21V_ACC_DIRECT_FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_REG_MAX_IFMBF_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2450)
#define PARAM_FAP21V_ACC_DIRECT_FDR_FDR_OVERFLOWS_AND_FIFOS_STATUSES_REG_MAX_IFMF_NUM_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2451)
#define PARAM_FAP21V_ACC_DIRECT_FDR_INTERRUPT_SOURCES_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2452)
#define PARAM_FAP21V_ACC_DIRECT_FDR_INTERRUPT_SOURCES_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2453)
#define PARAM_FAP21V_ACC_DIRECT_FDR_INTERRUPT_SOURCES_REG_IFMAFO_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2454)
#define PARAM_FAP21V_ACC_DIRECT_FDR_INTERRUPT_SOURCES_REG_IFMBFO_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2455)
#define PARAM_FAP21V_ACC_DIRECT_FDR_INTERRUPT_SOURCES_REG_CPUDATA_CELL_FNE_A_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2456)
#define PARAM_FAP21V_ACC_DIRECT_FDR_INTERRUPT_SOURCES_REG_CPUDATA_CELL_FNE_B_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2457)
#define PARAM_FAP21V_ACC_DIRECT_FDR_INTERRUPT_SOURCES_REG_IFMA_LOW_ECC_ERROR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2458)
#define PARAM_FAP21V_ACC_DIRECT_FDR_INTERRUPT_SOURCES_REG_IFMA_HIGH_ECC_ERROR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2459)
#define PARAM_FAP21V_ACC_DIRECT_FDR_INTERRUPT_SOURCES_REG_IFMB_LOW_ECC_ERROR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2460)
#define PARAM_FAP21V_ACC_DIRECT_FDR_INTERRUPT_SOURCES_REG_IFMB_HIGH_ECC_ERROR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2461)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_7_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2462)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_7_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2463)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_7_REG_CPUDATA_CELL_WORD_A0_A9_CPUDATA_CELL_WORD_B0_B9_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2464)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_6_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2465)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_6_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2466)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_6_REG_CPUDATA_CELL_WORD_A0_A9_CPUDATA_CELL_WORD_B0_B9_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2467)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_9_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2468)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_9_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2469)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_A_9_REG_CPUDATA_CELL_WORD_A0_A9_CPUDATA_CELL_WORD_B0_B9_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2470)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_5_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2471)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_5_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2472)
#define PARAM_FAP21V_ACC_DIRECT_FDR_RECEIVE_SOURCE_ROUTED_DATA_CELL_FILTERED_CELLS_SIDE_B_5_REG_CPUDATA_CELL_WORD_A0_A9_CPUDATA_CELL_WORD_B0_B9_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2473)
#define PARAM_FAP21V_ACC_DIRECT_LBP_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2477)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_A_REG_4_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2478)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_A_REG_4_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2479)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_A_REG_4_FILTER_HDR_A_79_64_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2480)
#define PARAM_FAP21V_ACC_DIRECT_LBP_CLASS2TO3_MAPPING_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2481)
#define PARAM_FAP21V_ACC_DIRECT_LBP_CLASS2TO3_MAPPING_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2482)
#define PARAM_FAP21V_ACC_DIRECT_LBP_CLASS2TO3_MAPPING_REG_MAP_CLASS2TO3_0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2483)
#define PARAM_FAP21V_ACC_DIRECT_LBP_CLASS2TO3_MAPPING_REG_MAP_CLASS2TO3_1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2484)
#define PARAM_FAP21V_ACC_DIRECT_LBP_CLASS2TO3_MAPPING_REG_MAP_CLASS2TO3_2_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2485)
#define PARAM_FAP21V_ACC_DIRECT_LBP_CLASS2TO3_MAPPING_REG_MAP_CLASS2TO3_3_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2486)
#define PARAM_FAP21V_ACC_DIRECT_LBP_LAG_CONFIGURATION_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2487)
#define PARAM_FAP21V_ACC_DIRECT_LBP_LAG_CONFIGURATION_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2488)
#define PARAM_FAP21V_ACC_DIRECT_LBP_LAG_CONFIGURATION_REG_LAG_DEST_INDICATION_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2489)
#define PARAM_FAP21V_ACC_DIRECT_LBP_LAG_CONFIGURATION_REG_LAG_HASH_POS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2490)
#define PARAM_FAP21V_ACC_DIRECT_LBP_LAG_CONFIGURATION_REG_LAG_HASH_POS_SHP_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2491)
#define PARAM_FAP21V_ACC_DIRECT_LBP_INTERRUPTS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2492)
#define PARAM_FAP21V_ACC_DIRECT_LBP_INTERRUPTS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2493)
#define PARAM_FAP21V_ACC_DIRECT_LBP_INTERRUPTS_REG_TREE_LVL_CNT_ERR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2494)
#define PARAM_FAP21V_ACC_DIRECT_LBP_INTERRUPTS_REG_QU_NUM_OVR_FLOW_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2495)
#define PARAM_FAP21V_ACC_DIRECT_LBP_INTERRUPTS_REG_UN_INIT_ROUT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2496)
#define PARAM_FAP21V_ACC_DIRECT_LBP_INTERRUPTS_REG_SMCAST_ERR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2497)
#define PARAM_FAP21V_ACC_DIRECT_LBP_INTERRUPTS_REG_PKT_SIZE_ERR_INQ_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2498)
#define PARAM_FAP21V_ACC_DIRECT_LBP_INTERRUPTS_REG_PKT_SIZE_ERR_EGQ_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2499)
#define PARAM_FAP21V_ACC_DIRECT_LBP_INTERRUPTS_REG_PKT_PAR_ERR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2500)
#define PARAM_FAP21V_ACC_DIRECT_LBP_INTERRUPTS_REG_PKT_CNT_O_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2501)
#define PARAM_FAP21V_ACC_DIRECT_LBP_INTERRUPTS_REG_ECC_ERR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2502)
#define PARAM_FAP21V_ACC_DIRECT_LBP_INTERRUPTS_REG_UN_INIT_LAG_FWD_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2503)
#define PARAM_FAP21V_ACC_DIRECT_LBP_INTERRUPTS_REG_UN_INIT_LAG_SCND_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2504)
#define PARAM_FAP21V_ACC_DIRECT_LBP_INTERRUPTS_REG_SM_CAST_QUE_ERR1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2505)
#define PARAM_FAP21V_ACC_DIRECT_LBP_INTERRUPTS_REG_PKT_CNT_DSCRD_O_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2506)
#define PARAM_FAP21V_ACC_DIRECT_LBP_UN_INITIALIZED_LAG_FWD_ADDRESS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2507)
#define PARAM_FAP21V_ACC_DIRECT_LBP_UN_INITIALIZED_LAG_FWD_ADDRESS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2508)
#define PARAM_FAP21V_ACC_DIRECT_LBP_UN_INITIALIZED_LAG_FWD_ADDRESS_REG_UN_INIT_LAG_FWD_ADDRESS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2509)
#define PARAM_FAP21V_ACC_DIRECT_LBP_LBP_CONFIGURATION_2_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2510)
#define PARAM_FAP21V_ACC_DIRECT_LBP_LBP_CONFIGURATION_2_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2511)
#define PARAM_FAP21V_ACC_DIRECT_LBP_LBP_CONFIGURATION_2_REG_FLOW_BASE_QNUM_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2512)
#define PARAM_FAP21V_ACC_DIRECT_LBP_LBP_CONFIGURATION_2_REG_FLOW_BASE_QNUM_ADD_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2513)
#define PARAM_FAP21V_ACC_DIRECT_LBP_MASK_INTERRUPTS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2514)
#define PARAM_FAP21V_ACC_DIRECT_LBP_MASK_INTERRUPTS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2515)
#define PARAM_FAP21V_ACC_DIRECT_LBP_MASK_INTERRUPTS_REG_MTREE_LVL_CNT_ERR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2516)
#define PARAM_FAP21V_ACC_DIRECT_LBP_MASK_INTERRUPTS_REG_MQU_NUM_OVR_FLOW_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2517)
#define PARAM_FAP21V_ACC_DIRECT_LBP_MASK_INTERRUPTS_REG_MUN_INIT_ROUT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2518)
#define PARAM_FAP21V_ACC_DIRECT_LBP_MASK_INTERRUPTS_REG_MSMCAST_ERR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2519)
#define PARAM_FAP21V_ACC_DIRECT_LBP_MASK_INTERRUPTS_REG_MPKT_SIZE_ERR_INQ_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2520)
#define PARAM_FAP21V_ACC_DIRECT_LBP_MASK_INTERRUPTS_REG_MPKT_SIZE_ERR_EGQ_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2521)
#define PARAM_FAP21V_ACC_DIRECT_LBP_MASK_INTERRUPTS_REG_MPKT_PAR_ERR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2522)
#define PARAM_FAP21V_ACC_DIRECT_LBP_MASK_INTERRUPTS_REG_MPKT_CNT_O_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2523)
#define PARAM_FAP21V_ACC_DIRECT_LBP_MASK_INTERRUPTS_REG_MECC_ERR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2524)
#define PARAM_FAP21V_ACC_DIRECT_LBP_MASK_INTERRUPTS_REG_UN_INIT_LAG_FWD_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2525)
#define PARAM_FAP21V_ACC_DIRECT_LBP_MASK_INTERRUPTS_REG_UN_INIT_LAG_SCND_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2526)
#define PARAM_FAP21V_ACC_DIRECT_LBP_MASK_INTERRUPTS_REG_SM_CAST_QUE_ERR1_MASK_INT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2527)
#define PARAM_FAP21V_ACC_DIRECT_LBP_MASK_INTERRUPTS_REG_PKT_CNT_DSCRD_MASK_INT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2528)
#define PARAM_FAP21V_ACC_DIRECT_LBP_SNOOP_COMMANDS_OFFSET_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2529)
#define PARAM_FAP21V_ACC_DIRECT_LBP_SNOOP_COMMANDS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2530)
#define PARAM_FAP21V_ACC_DIRECT_LBP_SNOOP_COMMANDS_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2531)
#define PARAM_FAP21V_ACC_DIRECT_LBP_SNOOP_COMMANDS_ACT_MODE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2532)
#define PARAM_FAP21V_ACC_DIRECT_LBP_SNOOP_COMMANDS_DEST_ID_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2533)
#define PARAM_FAP21V_ACC_DIRECT_LBP_SNOOP_COMMANDS_QUE_NUM_VAL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2534)
#define PARAM_FAP21V_ACC_DIRECT_LBP_SNOOP_COMMANDS_QUE_NUM_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2535)
#define PARAM_FAP21V_ACC_DIRECT_LBP_SNOOP_COMMANDS_FULL_PACKET_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2536)
#define PARAM_FAP21V_ACC_DIRECT_LBP_SNOOP_COMMANDS_PRIORITY_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2537)
#define PARAM_FAP21V_ACC_DIRECT_LBP_SNOOP_COMMANDS_SIZE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2538)
#define PARAM_FAP21V_ACC_DIRECT_LBP_SNOOP_COMMANDS_OV_CLASS_ENA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2539)
#define PARAM_FAP21V_ACC_DIRECT_LBP_SNOOP_COMMANDS_OV_CLASS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2540)
#define PARAM_FAP21V_ACC_DIRECT_LBP_SNOOP_COMMANDS_OV_DP_ENA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2541)
#define PARAM_FAP21V_ACC_DIRECT_LBP_SNOOP_COMMANDS_OV_DP_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2542)
#define PARAM_FAP21V_ACC_DIRECT_LBP_UN_INITIALIZED_LAG_SCND_ADDRESS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2543)
#define PARAM_FAP21V_ACC_DIRECT_LBP_UN_INITIALIZED_LAG_SCND_ADDRESS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2544)
#define PARAM_FAP21V_ACC_DIRECT_LBP_UN_INITIALIZED_LAG_SCND_ADDRESS_REG_UN_INIT_LAG_SCND_ADDRESS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2545)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_B_REG_0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2546)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_B_REG_0_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2547)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_B_REG_0_FILTER_HDR_B_31_0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2548)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_A_REG_3_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2549)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_A_REG_3_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2550)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_A_REG_3_FILTER_MASK_A_63_32_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2551)
#define PARAM_FAP21V_ACC_DIRECT_LBP_INDIRECT_COMMAND_WR_DATA_REG_0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2552)
#define PARAM_FAP21V_ACC_DIRECT_LBP_INDIRECT_COMMAND_WR_DATA_REG_0_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2553)
#define PARAM_FAP21V_ACC_DIRECT_LBP_INDIRECT_COMMAND_WR_DATA_REG_0_INDIRECT_COMMAND_WR_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2554)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_A_REG_2_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2555)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_A_REG_2_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2556)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_A_REG_2_FILTER_HDR_A_63_32_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2557)
#define PARAM_FAP21V_ACC_DIRECT_LBP_FABRIC_MULTICAST_QUEUES_RANGE_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2558)
#define PARAM_FAP21V_ACC_DIRECT_LBP_FABRIC_MULTICAST_QUEUES_RANGE_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2559)
#define PARAM_FAP21V_ACC_DIRECT_LBP_FABRIC_MULTICAST_QUEUES_RANGE_REG_FMC_QNUM_LOW_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2560)
#define PARAM_FAP21V_ACC_DIRECT_LBP_FABRIC_MULTICAST_QUEUES_RANGE_REG_FMC_QNUM_HIGH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2561)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PRESTERA_RELATED_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2562)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PRESTERA_RELATED_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2563)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PRESTERA_RELATED_REG_CAP_MPTPORT63_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2564)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PRESTERA_RELATED_REG_CAP_MPTTRAP2_CPU_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2565)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PRESTERA_RELATED_REG_CAP_MPTCOPY_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2566)
#define PARAM_FAP21V_ACC_DIRECT_LBP_LST_CRP_HDR_2_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2567)
#define PARAM_FAP21V_ACC_DIRECT_LBP_LST_CRP_HDR_2_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2568)
#define PARAM_FAP21V_ACC_DIRECT_LBP_LST_CRP_HDR_2_REG_LST_HDR_CRP_HDR_2_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2569)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_B_REG_1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2570)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_B_REG_1_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2571)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_B_REG_1_FILTER_MASK_B_31_0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2572)
#define PARAM_FAP21V_ACC_DIRECT_LBP_INDIRECT_COMMAND_RD_DATA_REG_0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2573)
#define PARAM_FAP21V_ACC_DIRECT_LBP_INDIRECT_COMMAND_RD_DATA_REG_0_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2574)
#define PARAM_FAP21V_ACC_DIRECT_LBP_INDIRECT_COMMAND_RD_DATA_REG_0_INDIRECT_COMMAND_RD_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2575)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PETRA_FTMH_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2576)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PETRA_FTMH_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2577)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PETRA_FTMH_REG_PETRA_FTMHEXT_UCMSB_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2578)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PETRA_FTMH_REG_PETRA_FTMHEXT_FLWMSB_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2579)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PETRA_FTMH_REG_PETRA_FTMHEXT_MCMSB_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2580)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PETRA_FTMH_REG_PETRA_FTMHMC64_FAPS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2581)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_B_REG_4_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2582)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_B_REG_4_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2583)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_B_REG_4_FILTER_HDR_B_79_64_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2584)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_A_REG_1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2585)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_A_REG_1_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2586)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_A_REG_1_FILTER_MASK_A_31_0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2587)
#define PARAM_FAP21V_ACC_DIRECT_LBP_DISCARDE_PACKET_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2588)
#define PARAM_FAP21V_ACC_DIRECT_LBP_DISCARDE_PACKET_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2589)
#define PARAM_FAP21V_ACC_DIRECT_LBP_DISCARDE_PACKET_COUNTER_REG_PKT_CNT_DSCRD_TARGET_Q_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2590)
#define PARAM_FAP21V_ACC_DIRECT_LBP_CLASS3TO2_MAPPING_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2591)
#define PARAM_FAP21V_ACC_DIRECT_LBP_CLASS3TO2_MAPPING_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2592)
#define PARAM_FAP21V_ACC_DIRECT_LBP_CLASS3TO2_MAPPING_REG_MAP_CLASS3TO2_0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2593)
#define PARAM_FAP21V_ACC_DIRECT_LBP_CLASS3TO2_MAPPING_REG_MAP_CLASS3TO2_1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2594)
#define PARAM_FAP21V_ACC_DIRECT_LBP_CLASS3TO2_MAPPING_REG_MAP_CLASS3TO2_2_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2595)
#define PARAM_FAP21V_ACC_DIRECT_LBP_CLASS3TO2_MAPPING_REG_MAP_CLASS3TO2_3_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2596)
#define PARAM_FAP21V_ACC_DIRECT_LBP_CLASS3TO2_MAPPING_REG_MAP_CLASS3TO2_4_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2597)
#define PARAM_FAP21V_ACC_DIRECT_LBP_CLASS3TO2_MAPPING_REG_MAP_CLASS3TO2_5_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2598)
#define PARAM_FAP21V_ACC_DIRECT_LBP_CLASS3TO2_MAPPING_REG_MAP_CLASS3TO2_6_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2599)
#define PARAM_FAP21V_ACC_DIRECT_LBP_CLASS3TO2_MAPPING_REG_MAP_CLASS3TO2_7_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2600)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_B_REG_3_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2601)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_B_REG_3_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2602)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_B_REG_3_FILTER_MASK_B_63_32_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2603)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_B_REG_2_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2604)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_B_REG_2_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2605)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_B_REG_2_FILTER_HDR_B_63_32_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2606)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_A_REG_5_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2607)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_A_REG_5_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2608)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_A_REG_5_FILTER_MASK_A_79_64_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2609)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_COUNTER_CONFIGURATION_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2610)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_COUNTER_CONFIGURATION_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2611)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_COUNTER_CONFIGURATION_REG_PRG_CNT_TARGET_Q_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2612)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_COUNTER_CONFIGURATION_REG_PRG_CNT_TARGET_QMASK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2613)
#define PARAM_FAP21V_ACC_DIRECT_LBP_LST_CRP_HDR_1_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2614)
#define PARAM_FAP21V_ACC_DIRECT_LBP_LST_CRP_HDR_1_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2615)
#define PARAM_FAP21V_ACC_DIRECT_LBP_LST_CRP_HDR_1_REG_LST_HDR_CRP_HDR_1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2616)
#define PARAM_FAP21V_ACC_DIRECT_LBP_UN_INIT_ENTRY_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2617)
#define PARAM_FAP21V_ACC_DIRECT_LBP_UN_INIT_ENTRY_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2618)
#define PARAM_FAP21V_ACC_DIRECT_LBP_UN_INIT_ENTRY_REG_UN_INITADDRESS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2619)
#define PARAM_FAP21V_ACC_DIRECT_LBP_UN_INIT_ENTRY_REG_UN_INIT_PKT_TYPE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2620)
#define PARAM_FAP21V_ACC_DIRECT_LBP_LST_CRP_HDR_0_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2621)
#define PARAM_FAP21V_ACC_DIRECT_LBP_LST_CRP_HDR_0_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2622)
#define PARAM_FAP21V_ACC_DIRECT_LBP_LST_CRP_HDR_0_REG_LST_HDR_CRP_HDR_0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2623)
#define PARAM_FAP21V_ACC_DIRECT_LBP_INDIRECT_COMMAND_ADDRESS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2624)
#define PARAM_FAP21V_ACC_DIRECT_LBP_INDIRECT_COMMAND_ADDRESS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2625)
#define PARAM_FAP21V_ACC_DIRECT_LBP_INDIRECT_COMMAND_ADDRESS_REG_INDIRECT_COMMAND_ADDRESS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2626)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2627)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2628)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_COUNTER_REG_PKT_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2629)
#define PARAM_FAP21V_ACC_DIRECT_LBP_LBP_CONFIGURATION_1_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2630)
#define PARAM_FAP21V_ACC_DIRECT_LBP_LBP_CONFIGURATION_1_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2631)
#define PARAM_FAP21V_ACC_DIRECT_LBP_LBP_CONFIGURATION_1_REG_DSCRD_ALL_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2632)
#define PARAM_FAP21V_ACC_DIRECT_LBP_LBP_CONFIGURATION_1_REG_TREE_LVL_CNT_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2633)
#define PARAM_FAP21V_ACC_DIRECT_LBP_LBP_CONFIGURATION_1_REG_PKT_CNT_HDR_TYPE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2634)
#define PARAM_FAP21V_ACC_DIRECT_LBP_LBP_CONFIGURATION_1_REG_DSCRD_ALL_TDM_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2635)
#define PARAM_FAP21V_ACC_DIRECT_LBP_LBP_CONFIGURATION_1_REG_OVR_LSBEN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2636)
#define PARAM_FAP21V_ACC_DIRECT_LBP_LBP_CONFIGURATION_1_REG_INBOUND_MIRROR_CLASS_EN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2637)
#define PARAM_FAP21V_ACC_DIRECT_LBP_LBP_CONFIGURATION_1_REG_OUTBOUND_MIRROR_CLASS_EN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2638)
#define PARAM_FAP21V_ACC_DIRECT_LBP_LBP_CONFIGURATION_1_REG_ENA_FAP21_NPU_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2639)
#define PARAM_FAP21V_ACC_DIRECT_LBP_LBP_CONFIGURATION_1_REG_ISHP_PETRA_ITMH_EXT_ENA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2640)
#define PARAM_FAP21V_ACC_DIRECT_LBP_LBP_CONFIGURATION_1_REG_FILTER_ENA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2641)
#define PARAM_FAP21V_ACC_DIRECT_LBP_LBP_CONFIGURATION_1_REG_FLOW_CLASS_ENA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2642)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_A_REG_0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2643)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_A_REG_0_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2644)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_A_REG_0_FILTER_HDR_A_31_0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2645)
#define PARAM_FAP21V_ACC_DIRECT_LBP_INDIRECT_COMMAND_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2646)
#define PARAM_FAP21V_ACC_DIRECT_LBP_INDIRECT_COMMAND_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2647)
#define PARAM_FAP21V_ACC_DIRECT_LBP_INDIRECT_COMMAND_REG_INDIRECT_COMMAND_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2648)
#define PARAM_FAP21V_ACC_DIRECT_LBP_INBOUND_MIRROR_ENABLE_B_63_TO_32_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2649)
#define PARAM_FAP21V_ACC_DIRECT_LBP_INBOUND_MIRROR_ENABLE_B_63_TO_32_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2650)
#define PARAM_FAP21V_ACC_DIRECT_LBP_INBOUND_MIRROR_ENABLE_B_63_TO_32_REG_IN_BND_MIR_EN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2651)
#define PARAM_FAP21V_ACC_DIRECT_LBP_INBOUND_MIRROR_ENABLE_A_31_TO_0_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2652)
#define PARAM_FAP21V_ACC_DIRECT_LBP_INBOUND_MIRROR_ENABLE_A_31_TO_0_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2653)
#define PARAM_FAP21V_ACC_DIRECT_LBP_INBOUND_MIRROR_ENABLE_A_31_TO_0_REG_IN_BND_MIR_EN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2654)
#define PARAM_FAP21V_ACC_DIRECT_LBP_INITIALIZE_TABLES_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2655)
#define PARAM_FAP21V_ACC_DIRECT_LBP_INITIALIZE_TABLES_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2656)
#define PARAM_FAP21V_ACC_DIRECT_LBP_INITIALIZE_TABLES_REG_INIT_TRG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2657)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_B_REG_5_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2658)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_B_REG_5_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2659)
#define PARAM_FAP21V_ACC_DIRECT_LBP_PACKET_HEADER_FILTER_B_REG_5_FILTER_MASK_B_79_64_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2660)
#define PARAM_FAP21V_ACC_DIRECT_SPI_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2661)
#define PARAM_FAP21V_ACC_DIRECT_SPI_RSCLK_EDGE_SELECT_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2662)
#define PARAM_FAP21V_ACC_DIRECT_SPI_RSCLK_EDGE_SELECT_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2663)
#define PARAM_FAP21V_ACC_DIRECT_SPI_RSCLK_EDGE_SELECT_REG_RSCLKEDGE_SEL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2664)
#define PARAM_FAP21V_ACC_DIRECT_SPI_DATA_ERROR_CNT_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2665)
#define PARAM_FAP21V_ACC_DIRECT_SPI_DATA_ERROR_CNT_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2666)
#define PARAM_FAP21V_ACC_DIRECT_SPI_DATA_ERROR_CNT_REG_DATA_ERR_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2667)
#define PARAM_FAP21V_ACC_DIRECT_SPI_DATA_ERROR_CNT_REG_DATA_ERR_CNT_O_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2668)
#define PARAM_FAP21V_ACC_DIRECT_SPI_DIP4_ERROR_CNT_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2669)
#define PARAM_FAP21V_ACC_DIRECT_SPI_DIP4_ERROR_CNT_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2670)
#define PARAM_FAP21V_ACC_DIRECT_SPI_DIP4_ERROR_CNT_REG_DIP4_ERR_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2671)
#define PARAM_FAP21V_ACC_DIRECT_SPI_DIP4_ERROR_CNT_REG_DIP4_ERR_CNT_O_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2672)
#define PARAM_FAP21V_ACC_DIRECT_SPI_DIP4_ALARM_THRESHOLD_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2673)
#define PARAM_FAP21V_ACC_DIRECT_SPI_DIP4_ALARM_THRESHOLD_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2674)
#define PARAM_FAP21V_ACC_DIRECT_SPI_DIP4_ALARM_THRESHOLD_REG_DIP4_ALARM_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2675)
#define PARAM_FAP21V_ACC_DIRECT_SPI_GENERAL_SINK_CONFIGURATION_REGISTER_FOR_STATUS_CHANNEL_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2676)
#define PARAM_FAP21V_ACC_DIRECT_SPI_GENERAL_SINK_CONFIGURATION_REGISTER_FOR_STATUS_CHANNEL_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2677)
#define PARAM_FAP21V_ACC_DIRECT_SPI_GENERAL_SINK_CONFIGURATION_REGISTER_FOR_STATUS_CHANNEL_REG_SINK_STATUS_ENA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2678)
#define PARAM_FAP21V_ACC_DIRECT_SPI_GENERAL_SINK_CONFIGURATION_REGISTER_FOR_STATUS_CHANNEL_REG_SINK_STATUS_ASYNC_RSTN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2679)
#define PARAM_FAP21V_ACC_DIRECT_SPI_SOURCE_DATA_TRAIN_LEN_M_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2680)
#define PARAM_FAP21V_ACC_DIRECT_SPI_SOURCE_DATA_TRAIN_LEN_M_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2681)
#define PARAM_FAP21V_ACC_DIRECT_SPI_SOURCE_DATA_TRAIN_LEN_M_REG_SOURCE_DATA_TRAIN_LEN_M_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2682)
#define PARAM_FAP21V_ACC_DIRECT_SPI_UNDER_FLOW_ERROR_CNT_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2683)
#define PARAM_FAP21V_ACC_DIRECT_SPI_UNDER_FLOW_ERROR_CNT_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2684)
#define PARAM_FAP21V_ACC_DIRECT_SPI_UNDER_FLOW_ERROR_CNT_REG_UNDER_FLOW_ERR_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2685)
#define PARAM_FAP21V_ACC_DIRECT_SPI_UNDER_FLOW_ERROR_CNT_REG_OVERFLOW_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2686)
#define PARAM_FAP21V_ACC_DIRECT_SPI_SINK_STATUS_CALENDAR_M_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2687)
#define PARAM_FAP21V_ACC_DIRECT_SPI_SINK_STATUS_CALENDAR_M_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2688)
#define PARAM_FAP21V_ACC_DIRECT_SPI_SINK_STATUS_CALENDAR_M_REG_SINK_STATUS_CALENDAR_M_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2689)
#define PARAM_FAP21V_ACC_DIRECT_SPI_INDIRECT_COMMAND_WR_DATA_REG_0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2690)
#define PARAM_FAP21V_ACC_DIRECT_SPI_INDIRECT_COMMAND_WR_DATA_REG_0_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2691)
#define PARAM_FAP21V_ACC_DIRECT_SPI_INDIRECT_COMMAND_WR_DATA_REG_0_INDIRECT_COMMAND_WR_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2692)
#define PARAM_FAP21V_ACC_DIRECT_SPI_GENERAL_SINK_DATA_CONFIGURATION_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2693)
#define PARAM_FAP21V_ACC_DIRECT_SPI_GENERAL_SINK_DATA_CONFIGURATION_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2694)
#define PARAM_FAP21V_ACC_DIRECT_SPI_GENERAL_SINK_DATA_CONFIGURATION_REG_SINK_DATA_ENA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2695)
#define PARAM_FAP21V_ACC_DIRECT_SPI_GENERAL_SINK_DATA_CONFIGURATION_REG_SINK_DATA_LBENA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2696)
#define PARAM_FAP21V_ACC_DIRECT_SPI_GENERAL_SINK_DATA_CONFIGURATION_REG_STAMP_CHANNEL_IDENA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2697)
#define PARAM_FAP21V_ACC_DIRECT_SPI_SOURCE_STATUS_CALENDAR_M_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2698)
#define PARAM_FAP21V_ACC_DIRECT_SPI_SOURCE_STATUS_CALENDAR_M_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2699)
#define PARAM_FAP21V_ACC_DIRECT_SPI_SOURCE_STATUS_CALENDAR_M_REG_SOURCE_STATUS_CALENDAR_M_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2700)
#define PARAM_FAP21V_ACC_DIRECT_SPI_SOURCE_STATUS_CALENDAR_LEN_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2701)
#define PARAM_FAP21V_ACC_DIRECT_SPI_SOURCE_STATUS_CALENDAR_LEN_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2702)
#define PARAM_FAP21V_ACC_DIRECT_SPI_SOURCE_STATUS_CALENDAR_LEN_REG_SOURCE_STATUS_CALENDER_LEN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2703)
#define PARAM_FAP21V_ACC_DIRECT_SPI_PCW_ERROR_CNT_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2704)
#define PARAM_FAP21V_ACC_DIRECT_SPI_PCW_ERROR_CNT_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2705)
#define PARAM_FAP21V_ACC_DIRECT_SPI_PCW_ERROR_CNT_REG_PCWERR_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2706)
#define PARAM_FAP21V_ACC_DIRECT_SPI_PCW_ERROR_CNT_REG_PCWERR_CNT_O_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2707)
#define PARAM_FAP21V_ACC_DIRECT_SPI_CLEAR_SINK_STATE_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2708)
#define PARAM_FAP21V_ACC_DIRECT_SPI_CLEAR_SINK_STATE_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2709)
#define PARAM_FAP21V_ACC_DIRECT_SPI_CLEAR_SINK_STATE_REG_CLEAR_SINK_STATE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2710)
#define PARAM_FAP21V_ACC_DIRECT_SPI_DIP2_ERROR_CNT_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2711)
#define PARAM_FAP21V_ACC_DIRECT_SPI_DIP2_ERROR_CNT_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2712)
#define PARAM_FAP21V_ACC_DIRECT_SPI_DIP2_ERROR_CNT_REG_DIP2_ERR_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2713)
#define PARAM_FAP21V_ACC_DIRECT_SPI_DIP2_ERROR_CNT_REG_DIP2_ERR_CNT_O_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2714)
#define PARAM_FAP21V_ACC_DIRECT_SPI_INDIRECT_COMMAND_RD_DATA_REG_0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2715)
#define PARAM_FAP21V_ACC_DIRECT_SPI_INDIRECT_COMMAND_RD_DATA_REG_0_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2716)
#define PARAM_FAP21V_ACC_DIRECT_SPI_INDIRECT_COMMAND_RD_DATA_REG_0_INDIRECT_COMMAND_RD_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2717)
#define PARAM_FAP21V_ACC_DIRECT_SPI_DIP2_GOOD_TO_BAD_RATIO_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2718)
#define PARAM_FAP21V_ACC_DIRECT_SPI_DIP2_GOOD_TO_BAD_RATIO_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2719)
#define PARAM_FAP21V_ACC_DIRECT_SPI_DIP2_GOOD_TO_BAD_RATIO_REG_DIP2_GOOD_TO_BAD_RATIO_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2720)
#define PARAM_FAP21V_ACC_DIRECT_SPI_SINK_DATA_TRAIN_LEN_M_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2721)
#define PARAM_FAP21V_ACC_DIRECT_SPI_SINK_DATA_TRAIN_LEN_M_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2722)
#define PARAM_FAP21V_ACC_DIRECT_SPI_SINK_DATA_TRAIN_LEN_M_REG_SINK_DATA_TAIN_LEN_M_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2723)
#define PARAM_FAP21V_ACC_DIRECT_SPI_MAX_FRAMING_PATTERN_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2724)
#define PARAM_FAP21V_ACC_DIRECT_SPI_MAX_FRAMING_PATTERN_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2725)
#define PARAM_FAP21V_ACC_DIRECT_SPI_MAX_FRAMING_PATTERN_REG_MAX_FRM_PATTERN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2726)
#define PARAM_FAP21V_ACC_DIRECT_SPI_SINK_STATUS_CALENDAR_LEN_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2727)
#define PARAM_FAP21V_ACC_DIRECT_SPI_SINK_STATUS_CALENDAR_LEN_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2728)
#define PARAM_FAP21V_ACC_DIRECT_SPI_SINK_STATUS_CALENDAR_LEN_REG_SINK_STATUS_CALENDAR_LEN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2729)
#define PARAM_FAP21V_ACC_DIRECT_SPI_INTERRUPT_SOURCES_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2730)
#define PARAM_FAP21V_ACC_DIRECT_SPI_INTERRUPT_SOURCES_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2731)
#define PARAM_FAP21V_ACC_DIRECT_SPI_INTERRUPT_SOURCES_REG_VANISHED_DVW_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2732)
#define PARAM_FAP21V_ACC_DIRECT_SPI_INTERRUPT_SOURCES_REG_TRAIN_ERROR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2733)
#define PARAM_FAP21V_ACC_DIRECT_SPI_INTERRUPT_SOURCES_REG_SOURCE_STAT_NO_LOCK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2734)
#define PARAM_FAP21V_ACC_DIRECT_SPI_INTERRUPT_SOURCES_REG_OUT_OF_FRAME_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2735)
#define PARAM_FAP21V_ACC_DIRECT_SPI_INTERRUPT_SOURCES_REG_DIP2_ALARM_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2736)
#define PARAM_FAP21V_ACC_DIRECT_SPI_INTERRUPT_SOURCES_REG_LODS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2737)
#define PARAM_FAP21V_ACC_DIRECT_SPI_INTERRUPT_SOURCES_REG_SOURCE_UNDERFLOW_ERR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2738)
#define PARAM_FAP21V_ACC_DIRECT_SPI_INTERRUPT_SOURCES_REG_SOURCE_FRM_ERROR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2739)
#define PARAM_FAP21V_ACC_DIRECT_SPI_INTERRUPT_SOURCES_REG_SOURCE_DIP2_ERROR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2740)
#define PARAM_FAP21V_ACC_DIRECT_SPI_INTERRUPT_SOURCES_REG_SINK_DATA_ERROR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2741)
#define PARAM_FAP21V_ACC_DIRECT_SPI_INTERRUPT_SOURCES_REG_SINK_SOPERROR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2742)
#define PARAM_FAP21V_ACC_DIRECT_SPI_INTERRUPT_SOURCES_REG_SINK_EOPERROR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2743)
#define PARAM_FAP21V_ACC_DIRECT_SPI_INTERRUPT_SOURCES_REG_SINK_PCWERROR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2744)
#define PARAM_FAP21V_ACC_DIRECT_SPI_INTERRUPT_SOURCES_REG_SINK_DIP4_ERROR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2745)
#define PARAM_FAP21V_ACC_DIRECT_SPI_INTERRUPT_SOURCES_REG_SINK_OVERFLOW_ERROR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2746)
#define PARAM_FAP21V_ACC_DIRECT_SPI_TSCLK_EDGE_SELECT_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2747)
#define PARAM_FAP21V_ACC_DIRECT_SPI_TSCLK_EDGE_SELECT_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2748)
#define PARAM_FAP21V_ACC_DIRECT_SPI_TSCLK_EDGE_SELECT_REG_TSCLKEDGE_SEL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2749)
#define PARAM_FAP21V_ACC_DIRECT_SPI_DIP2_ALARM_THRESHOLD_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2750)
#define PARAM_FAP21V_ACC_DIRECT_SPI_DIP2_ALARM_THRESHOLD_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2751)
#define PARAM_FAP21V_ACC_DIRECT_SPI_DIP2_ALARM_THRESHOLD_REG_DIP2_ALARM_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2752)
#define PARAM_FAP21V_ACC_DIRECT_SPI_SOURCE_DATA_MAX_T_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2753)
#define PARAM_FAP21V_ACC_DIRECT_SPI_SOURCE_DATA_MAX_T_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2754)
#define PARAM_FAP21V_ACC_DIRECT_SPI_SOURCE_DATA_MAX_T_REG_INITIAL_TRAINING_SEQ_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2755)
#define PARAM_FAP21V_ACC_DIRECT_SPI_IN_FRAME_THRESHOLD_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2756)
#define PARAM_FAP21V_ACC_DIRECT_SPI_IN_FRAME_THRESHOLD_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2757)
#define PARAM_FAP21V_ACC_DIRECT_SPI_IN_FRAME_THRESHOLD_REG_IN_FRM_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2758)
#define PARAM_FAP21V_ACC_DIRECT_SPI_OUT_OF_FRAME_THRESHOLD_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2759)
#define PARAM_FAP21V_ACC_DIRECT_SPI_OUT_OF_FRAME_THRESHOLD_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2760)
#define PARAM_FAP21V_ACC_DIRECT_SPI_OUT_OF_FRAME_THRESHOLD_REG_OUT_OF_FRM_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2761)
#define PARAM_FAP21V_ACC_DIRECT_SPI_SYNC_GOOD_DIP4_THRESHOLD_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2762)
#define PARAM_FAP21V_ACC_DIRECT_SPI_SYNC_GOOD_DIP4_THRESHOLD_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2763)
#define PARAM_FAP21V_ACC_DIRECT_SPI_SYNC_GOOD_DIP4_THRESHOLD_REG_SYNC_GOOD_DIP4_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2764)
#define PARAM_FAP21V_ACC_DIRECT_SPI_INTERRUPT_MASKS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2765)
#define PARAM_FAP21V_ACC_DIRECT_SPI_INTERRUPT_MASKS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2766)
#define PARAM_FAP21V_ACC_DIRECT_SPI_INTERRUPT_MASKS_REG_INTERRUPT_MASKS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2767)
#define PARAM_FAP21V_ACC_DIRECT_SPI_INDIRECT_COMMAND_ADDRESS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2768)
#define PARAM_FAP21V_ACC_DIRECT_SPI_INDIRECT_COMMAND_ADDRESS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2769)
#define PARAM_FAP21V_ACC_DIRECT_SPI_INDIRECT_COMMAND_ADDRESS_REG_INDIRECT_COMMAND_ADDRESS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2770)
#define PARAM_FAP21V_ACC_DIRECT_SPI_GENERAL_SOURCE_DATA_CONFIGURATION_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2771)
#define PARAM_FAP21V_ACC_DIRECT_SPI_GENERAL_SOURCE_DATA_CONFIGURATION_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2772)
#define PARAM_FAP21V_ACC_DIRECT_SPI_GENERAL_SOURCE_DATA_CONFIGURATION_REG_SOURCE_DATA_ENA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2773)
#define PARAM_FAP21V_ACC_DIRECT_SPI_GENERAL_SOURCE_FCS_CONFIGURATION_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2774)
#define PARAM_FAP21V_ACC_DIRECT_SPI_GENERAL_SOURCE_FCS_CONFIGURATION_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2775)
#define PARAM_FAP21V_ACC_DIRECT_SPI_GENERAL_SOURCE_FCS_CONFIGURATION_REG_SOURCE_STATUS_ENA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2776)
#define PARAM_FAP21V_ACC_DIRECT_SPI_GENERAL_SOURCE_FCS_CONFIGURATION_REG_SOURCE_STATUS_LBENA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2777)
#define PARAM_FAP21V_ACC_DIRECT_SPI_GENERAL_SOURCE_FCS_CONFIGURATION_REG_SOURCE_STATUS_ASYNC_RSTN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2778)
#define PARAM_FAP21V_ACC_DIRECT_SPI_SOP_ERROR_CNT_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2779)
#define PARAM_FAP21V_ACC_DIRECT_SPI_SOP_ERROR_CNT_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2780)
#define PARAM_FAP21V_ACC_DIRECT_SPI_SOP_ERROR_CNT_REG_SOPERR_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2781)
#define PARAM_FAP21V_ACC_DIRECT_SPI_SOP_ERROR_CNT_REG_SOPERR_CNT_O_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2782)
#define PARAM_FAP21V_ACC_DIRECT_SPI_FRAMING_ERROR_CNT_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2783)
#define PARAM_FAP21V_ACC_DIRECT_SPI_FRAMING_ERROR_CNT_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2784)
#define PARAM_FAP21V_ACC_DIRECT_SPI_FRAMING_ERROR_CNT_REG_FRM_ERR_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2785)
#define PARAM_FAP21V_ACC_DIRECT_SPI_FRAMING_ERROR_CNT_REG_FRM_ERR_CNT_O_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2786)
#define PARAM_FAP21V_ACC_DIRECT_SPI_EOP_ERROR_CNT_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2787)
#define PARAM_FAP21V_ACC_DIRECT_SPI_EOP_ERROR_CNT_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2788)
#define PARAM_FAP21V_ACC_DIRECT_SPI_EOP_ERROR_CNT_REG_EOPERR_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2789)
#define PARAM_FAP21V_ACC_DIRECT_SPI_EOP_ERROR_CNT_REG_EOPERR_CNT_O_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2790)
#define PARAM_FAP21V_ACC_DIRECT_SPI_INDIRECT_COMMAND_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2791)
#define PARAM_FAP21V_ACC_DIRECT_SPI_INDIRECT_COMMAND_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2792)
#define PARAM_FAP21V_ACC_DIRECT_SPI_INDIRECT_COMMAND_REG_INDIRECT_COMMAND_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2793)
#define PARAM_FAP21V_ACC_DIRECT_SPI_TSS_RDY_POSITION_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2794)
#define PARAM_FAP21V_ACC_DIRECT_SPI_TSS_RDY_POSITION_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2795)
#define PARAM_FAP21V_ACC_DIRECT_SPI_TSS_RDY_POSITION_REG_TSS_RDY_POSITION_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2796)
#define PARAM_FAP21V_ACC_DIRECT_SPI_DATA_LINK_STATE_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2797)
#define PARAM_FAP21V_ACC_DIRECT_SPI_DATA_LINK_STATE_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2798)
#define PARAM_FAP21V_ACC_DIRECT_SPI_DATA_LINK_STATE_REG_LODS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2799)
#define PARAM_FAP21V_ACC_DIRECT_SPI_DATA_LINK_STATE_REG_DATA_SYNC_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2800)
#define PARAM_FAP21V_ACC_DIRECT_SPI_DATA_LINK_STATE_REG_CHANNEL_ACTIVE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2801)
#define PARAM_FAP21V_ACC_DIRECT_SPI_DIP4_GOOD_TO_BAD_RATIO_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2802)
#define PARAM_FAP21V_ACC_DIRECT_SPI_DIP4_GOOD_TO_BAD_RATIO_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2803)
#define PARAM_FAP21V_ACC_DIRECT_SPI_DIP4_GOOD_TO_BAD_RATIO_REG_DIP4_GOOD_TO_BAD_RATIO_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2804)
#define PARAM_FAP21V_ACC_DIRECT_SPI_OVERFLOW_ERROR_CNT_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2805)
#define PARAM_FAP21V_ACC_DIRECT_SPI_OVERFLOW_ERROR_CNT_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2806)
#define PARAM_FAP21V_ACC_DIRECT_SPI_OVERFLOW_ERROR_CNT_REG_OVERFLOW_ERR_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2807)
#define PARAM_FAP21V_ACC_DIRECT_SPI_OVERFLOW_ERROR_CNT_REG_OVERFLOW_ERR_CNT_O_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2808)
#define PARAM_FAP21V_ACC_DIRECT_MAC_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2809)
#define PARAM_FAP21V_ACC_DIRECT_MAC_TX_PATTERN_REG_OFFSET_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2810)
#define PARAM_FAP21V_ACC_DIRECT_MAC_TX_PATTERN_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2811)
#define PARAM_FAP21V_ACC_DIRECT_MAC_TX_PATTERN_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2812)
#define PARAM_FAP21V_ACC_DIRECT_MAC_TX_PATTERN_REG_FMACTX_PTRN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2813)
#define PARAM_FAP21V_ACC_DIRECT_MAC_TX_PATTERN_REG_PTRN20BIT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2814)
#define PARAM_FAP21V_ACC_DIRECT_MAC_SER_DES_POWER_DOWN_AND_RESET_REG_OFFSET_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2815)
#define PARAM_FAP21V_ACC_DIRECT_MAC_SER_DES_POWER_DOWN_AND_RESET_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2816)
#define PARAM_FAP21V_ACC_DIRECT_MAC_SER_DES_POWER_DOWN_AND_RESET_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2817)
#define PARAM_FAP21V_ACC_DIRECT_MAC_SER_DES_POWER_DOWN_AND_RESET_REG_PDSN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2818)
#define PARAM_FAP21V_ACC_DIRECT_MAC_INTERRUPT_2_REG_OFFSET_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2819)
#define PARAM_FAP21V_ACC_DIRECT_MAC_INTERRUPT_2_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2820)
#define PARAM_FAP21V_ACC_DIRECT_MAC_INTERRUPT_2_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2821)
#define PARAM_FAP21V_ACC_DIRECT_MAC_INTERRUPT_2_REG_LOS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2822)
#define PARAM_FAP21V_ACC_DIRECT_MAC_INTERRUPT_2_REG_RX_MIS_AERR_N_INT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2823)
#define PARAM_FAP21V_ACC_DIRECT_MAC_SER_DES_PLL_RESET_REG_OFFSET_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2824)
#define PARAM_FAP21V_ACC_DIRECT_MAC_SER_DES_PLL_RESET_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2825)
#define PARAM_FAP21V_ACC_DIRECT_MAC_SER_DES_PLL_RESET_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2826)
#define PARAM_FAP21V_ACC_DIRECT_MAC_SER_DES_PLL_RESET_REG_RST_PLL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2827)
#define PARAM_FAP21V_ACC_DIRECT_MAC_SER_DES_PLL_RESET_REG_RST_SN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2828)
#define PARAM_FAP21V_ACC_DIRECT_MAC_SER_DES_PLL_RESET_REG_SER_DES_RST_LOAD_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2829)
#define PARAM_FAP21V_ACC_DIRECT_MAC_SERDES_CONFIGURATION_REG_OFFSET_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2830)
#define PARAM_FAP21V_ACC_DIRECT_MAC_SERDES_CONFIGURATION_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2831)
#define PARAM_FAP21V_ACC_DIRECT_MAC_SERDES_CONFIGURATION_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2832)
#define PARAM_FAP21V_ACC_DIRECT_MAC_SERDES_CONFIGURATION_REG_DRV_CRRNT_LVL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2833)
#define PARAM_FAP21V_ACC_DIRECT_MAC_SERDES_CONFIGURATION_REG_DRV_EQ_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2834)
#define PARAM_FAP21V_ACC_DIRECT_MAC_SERDES_CONFIGURATION_REG_HI_DRV_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2835)
#define PARAM_FAP21V_ACC_DIRECT_MAC_SERDES_CONFIGURATION_REG_LO_DRV_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2836)
#define PARAM_FAP21V_ACC_DIRECT_MAC_SERDES_CONFIGURATION_REG_LPBK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2837)
#define PARAM_FAP21V_ACC_DIRECT_MAC_LEAKY_BUCKET_CONTROL_REG_OFFSET_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2838)
#define PARAM_FAP21V_ACC_DIRECT_MAC_LEAKY_BUCKET_CONTROL_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2839)
#define PARAM_FAP21V_ACC_DIRECT_MAC_LEAKY_BUCKET_CONTROL_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2840)
#define PARAM_FAP21V_ACC_DIRECT_MAC_LEAKY_BUCKET_CONTROL_REG_BKT_FILL_RATE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2841)
#define PARAM_FAP21V_ACC_DIRECT_MAC_LEAKY_BUCKET_CONTROL_REG_BKT_LINK_UP_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2842)
#define PARAM_FAP21V_ACC_DIRECT_MAC_LEAKY_BUCKET_CONTROL_REG_BKT_LINK_DN_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2843)
#define PARAM_FAP21V_ACC_DIRECT_MAC_LEAKY_BUCKET_CONTROL_REG_SIG_DET_BKT_RST_ENA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2844)
#define PARAM_FAP21V_ACC_DIRECT_MAC_LEAKY_BUCKET_CONTROL_REG_ALIGN_LCK_BKT_RST_ENA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2845)
#define PARAM_FAP21V_ACC_DIRECT_MAC_MAC_TRANSMIT_CELL_COUNTERS_REG_OFFSET_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2846)
#define PARAM_FAP21V_ACC_DIRECT_MAC_MAC_TRANSMIT_CELL_COUNTERS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2847)
#define PARAM_FAP21V_ACC_DIRECT_MAC_MAC_TRANSMIT_CELL_COUNTERS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2848)
#define PARAM_FAP21V_ACC_DIRECT_MAC_MAC_TRANSMIT_CELL_COUNTERS_REG_TX_CELL_CNT_N_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2849)
#define PARAM_FAP21V_ACC_DIRECT_MAC_SINGLE_MAC_CRC_ERROR_COUNTER_REG_OFFSET_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2850)
#define PARAM_FAP21V_ACC_DIRECT_MAC_SINGLE_MAC_CRC_ERROR_COUNTER_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2851)
#define PARAM_FAP21V_ACC_DIRECT_MAC_SINGLE_MAC_CRC_ERROR_COUNTER_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2852)
#define PARAM_FAP21V_ACC_DIRECT_MAC_SINGLE_MAC_CRC_ERROR_COUNTER_REG_CRCERR_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2853)
#define PARAM_FAP21V_ACC_DIRECT_MAC_SINGLE_MAC_CRC_ERROR_COUNTER_REG_CRCERR_CNT_OVF_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2854)
#define PARAM_FAP21V_ACC_DIRECT_MAC_INTERRUPT_3_REG_OFFSET_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2855)
#define PARAM_FAP21V_ACC_DIRECT_MAC_INTERRUPT_3_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2856)
#define PARAM_FAP21V_ACC_DIRECT_MAC_INTERRUPT_3_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2857)
#define PARAM_FAP21V_ACC_DIRECT_MAC_INTERRUPT_3_REG_RX_TDMHDR_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2858)
#define PARAM_FAP21V_ACC_DIRECT_MAC_INTERRUPT_3_REG_RX_DISP_ERR_N_INT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2859)
#define PARAM_FAP21V_ACC_DIRECT_MAC_GENERAL_SER_DES_CONFIGURATIONS_REG_OFFSET_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2860)
#define PARAM_FAP21V_ACC_DIRECT_MAC_GENERAL_SER_DES_CONFIGURATIONS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2861)
#define PARAM_FAP21V_ACC_DIRECT_MAC_GENERAL_SER_DES_CONFIGURATIONS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2862)
#define PARAM_FAP21V_ACC_DIRECT_MAC_GENERAL_SER_DES_CONFIGURATIONS_REG_SER_DES_TERM_RES_ADJ_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2863)
#define PARAM_FAP21V_ACC_DIRECT_MAC_GENERAL_SER_DES_CONFIGURATIONS_REG_SER_DES_INIT_WAIT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2864)
#define PARAM_FAP21V_ACC_DIRECT_MAC_INTERRUPT_4_REG_OFFSET_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2865)
#define PARAM_FAP21V_ACC_DIRECT_MAC_INTERRUPT_4_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2866)
#define PARAM_FAP21V_ACC_DIRECT_MAC_INTERRUPT_4_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2867)
#define PARAM_FAP21V_ACC_DIRECT_MAC_INTERRUPT_4_REG_LNKLVL_AGE_N_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2868)
#define PARAM_FAP21V_ACC_DIRECT_MAC_INTERRUPT_4_REG_LNKLVL_HALT_N_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2869)
#define PARAM_FAP21V_ACC_DIRECT_MAC_MAC_LINK_LEVEL_FLOW_CONTROL_AND_COMMA_CONFIGURATION_REG_OFFSET_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2870)
#define PARAM_FAP21V_ACC_DIRECT_MAC_MAC_LINK_LEVEL_FLOW_CONTROL_AND_COMMA_CONFIGURATION_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2871)
#define PARAM_FAP21V_ACC_DIRECT_MAC_MAC_LINK_LEVEL_FLOW_CONTROL_AND_COMMA_CONFIGURATION_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2872)
#define PARAM_FAP21V_ACC_DIRECT_MAC_MAC_LINK_LEVEL_FLOW_CONTROL_AND_COMMA_CONFIGURATION_REG_LNK_LVL_AGE_PRD_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2873)
#define PARAM_FAP21V_ACC_DIRECT_MAC_MAC_LINK_LEVEL_FLOW_CONTROL_AND_COMMA_CONFIGURATION_REG_LNK_LVL_FRAG_NUM_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2874)
#define PARAM_FAP21V_ACC_DIRECT_MAC_MAC_LINK_LEVEL_FLOW_CONTROL_AND_COMMA_CONFIGURATION_REG_CM_BRST_SIZE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2875)
#define PARAM_FAP21V_ACC_DIRECT_MAC_MAC_LINK_LEVEL_FLOW_CONTROL_AND_COMMA_CONFIGURATION_REG_CM_TX_PERIOD_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2876)
#define PARAM_FAP21V_ACC_DIRECT_MAC_BER_COUNTERS_REG_OFFSET_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2877)
#define PARAM_FAP21V_ACC_DIRECT_MAC_BER_COUNTERS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2878)
#define PARAM_FAP21V_ACC_DIRECT_MAC_BER_COUNTERS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2879)
#define PARAM_FAP21V_ACC_DIRECT_MAC_BER_COUNTERS_REG_BERCNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2880)
#define PARAM_FAP21V_ACC_DIRECT_MAC_LEAKY_BUCKET_REG_OFFSET_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2881)
#define PARAM_FAP21V_ACC_DIRECT_MAC_LEAKY_BUCKET_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2882)
#define PARAM_FAP21V_ACC_DIRECT_MAC_LEAKY_BUCKET_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2883)
#define PARAM_FAP21V_ACC_DIRECT_MAC_LEAKY_BUCKET_REG_LKY_BKT_VALUE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2884)
#define PARAM_FAP21V_ACC_DIRECT_MAC_LEAKY_BUCKET_REG_RX_GOOD_CELL_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2885)
#define PARAM_FAP21V_ACC_DIRECT_MAC_INTERRUPT_1_REG_OFFSET_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2886)
#define PARAM_FAP21V_ACC_DIRECT_MAC_INTERRUPT_1_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2887)
#define PARAM_FAP21V_ACC_DIRECT_MAC_INTERRUPT_1_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2888)
#define PARAM_FAP21V_ACC_DIRECT_MAC_INTERRUPT_1_REG_RX_CRCERR_N_INT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2889)
#define PARAM_FAP21V_ACC_DIRECT_MAC_INTERRUPT_1_REG_RX_CGERR_N_INT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2890)
#define PARAM_FAP21V_ACC_DIRECT_MAC_MAC_ENABLERS_REG_OFFSET_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2891)
#define PARAM_FAP21V_ACC_DIRECT_MAC_MAC_ENABLERS_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2892)
#define PARAM_FAP21V_ACC_DIRECT_MAC_MAC_ENABLERS_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2893)
#define PARAM_FAP21V_ACC_DIRECT_MAC_MAC_ENABLERS_REG_ENABLE_SERIAL_LINK_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2894)
#define PARAM_FAP21V_ACC_DIRECT_MAC_MAC_ENABLERS_REG_DEL_CRCERR_CELL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2895)
#define PARAM_FAP21V_ACC_DIRECT_MAC_MAC_ENABLERS_REG_DEL_TDMCRCERR_CELL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2896)
#define PARAM_FAP21V_ACC_DIRECT_MAC_MAC_ENABLERS_REG_DEL_TDMHDR_CRCERR_CELL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2897)
#define PARAM_FAP21V_ACC_DIRECT_MAC_MAC_ENABLERS_REG_DEL_DATA_CELL_LB_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2898)
#define PARAM_FAP21V_ACC_DIRECT_MAC_MAC_ENABLERS_REG_DEL_FSCR_CELL_LB_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2899)
#define PARAM_FAP21V_ACC_DIRECT_MAC_MAC_ENABLERS_REG_DEL_ALLCELLS_LB_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2900)
#define PARAM_FAP21V_ACC_DIRECT_MAC_MAC_ENABLERS_REG_TX_CNT_CFG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2901)
#define PARAM_FAP21V_ACC_DIRECT_MAC_MAC_ENABLERS_REG_RX_CNT_CFG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2902)
#define PARAM_FAP21V_ACC_DIRECT_MAC_MAC_RECEIVE_RESET_REG_OFFSET_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2903)
#define PARAM_FAP21V_ACC_DIRECT_MAC_MAC_RECEIVE_RESET_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2904)
#define PARAM_FAP21V_ACC_DIRECT_MAC_MAC_RECEIVE_RESET_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2905)
#define PARAM_FAP21V_ACC_DIRECT_MAC_MAC_RECEIVE_RESET_REG_FMACRX_RST_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2906)
#define PARAM_FAP21V_ACC_DIRECT_MAC_SINGLE_MAC_LOOPBACK_PRBS_AND_LINK_LEVEL_FLOW_CONTROL_ENABLE_REG_OFFSET_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2907)
#define PARAM_FAP21V_ACC_DIRECT_MAC_SINGLE_MAC_LOOPBACK_PRBS_AND_LINK_LEVEL_FLOW_CONTROL_ENABLE_REG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2908)
#define PARAM_FAP21V_ACC_DIRECT_MAC_SINGLE_MAC_LOOPBACK_PRBS_AND_LINK_LEVEL_FLOW_CONTROL_ENABLE_REG_REGISTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2909)
#define PARAM_FAP21V_ACC_DIRECT_MAC_SINGLE_MAC_LOOPBACK_PRBS_AND_LINK_LEVEL_FLOW_CONTROL_ENABLE_REG_PRBSGEN_ON_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2910)
#define PARAM_FAP21V_ACC_DIRECT_MAC_SINGLE_MAC_LOOPBACK_PRBS_AND_LINK_LEVEL_FLOW_CONTROL_ENABLE_REG_PRBSCHECK_ON_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2911)
#define PARAM_FAP21V_ACC_DIRECT_MAC_SINGLE_MAC_LOOPBACK_PRBS_AND_LINK_LEVEL_FLOW_CONTROL_ENABLE_REG_LCL_LPBK_ON_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2912)
#define PARAM_FAP21V_ACC_DIRECT_MAC_SINGLE_MAC_LOOPBACK_PRBS_AND_LINK_LEVEL_FLOW_CONTROL_ENABLE_REG_LNK_LVL_FC_TX_EN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2913)
#define PARAM_FAP21V_ACC_DIRECT_MAC_SINGLE_MAC_LOOPBACK_PRBS_AND_LINK_LEVEL_FLOW_CONTROL_ENABLE_REG_LNK_LVL_FC_RX_EN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2914)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2915)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_TYPE_LOOKUP_TABLE_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2916)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_TYPE_LOOKUP_TABLE_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2917)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_TYPE_LOOKUP_TABLE_TBL_QUEUE_TYPE_LOOKUP_TABLE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2918)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_PRIORITY_MAP_SELECT_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2919)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_PRIORITY_MAP_SELECT_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2920)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_PRIORITY_MAP_SELECT_TBL_QUEUE_PRIORITY_MAP_SELECT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2921)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_CREDIT_BALANCE_BASED_THRESHOLDS_TABLE_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2922)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_CREDIT_BALANCE_BASED_THRESHOLDS_TABLE_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2923)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_CREDIT_BALANCE_BASED_THRESHOLDS_TABLE_TBL_BACKOFF_ENTER_QCR_BAL_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2924)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_CREDIT_BALANCE_BASED_THRESHOLDS_TABLE_TBL_BACKOFF_EXIT_QCR_BAL_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2925)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_CREDIT_BALANCE_BASED_THRESHOLDS_TABLE_TBL_BACKLOG_ENTER_QCR_BAL_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2926)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_CREDIT_BALANCE_BASED_THRESHOLDS_TABLE_TBL_BACKLOG_EXIT_QCR_BAL_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2927)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_DESCRIPTOR_TABLE_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2928)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_DESCRIPTOR_TABLE_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2929)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_DESCRIPTOR_TABLE_TBL_CR_BAL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2930)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_DESCRIPTOR_TABLE_TBL_CRS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2931)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_DESCRIPTOR_TABLE_TBL_IN_DQCQ_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2932)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_DESCRIPTOR_TABLE_TBL_ONE_PKT_DEQ_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2933)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_DESTINATION_DEVICE_AND_PORT_LOOKUP_TABLE_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2934)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_DESTINATION_DEVICE_AND_PORT_LOOKUP_TABLE_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2935)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_DESTINATION_DEVICE_AND_PORT_LOOKUP_TABLE_TBL_DEST_PORT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2936)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_DESTINATION_DEVICE_AND_PORT_LOOKUP_TABLE_TBL_DEST_DEV_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2937)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_SIZE_TABLE_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2938)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_SIZE_TABLE_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2939)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_SIZE_TABLE_TBL_EXPONENT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2940)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_SIZE_TABLE_TBL_MANTISSA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2941)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_SIZE_TABLE_TBL_QSIZE_4B_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2942)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_EMPTY_QUEUE_CREDIT_BALANCE_TABLE_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2943)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_EMPTY_QUEUE_CREDIT_BALANCE_TABLE_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2944)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_EMPTY_QUEUE_CREDIT_BALANCE_TABLE_TBL_EMPTY_QSATISFIED_CR_BAL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2945)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_EMPTY_QUEUE_CREDIT_BALANCE_TABLE_TBL_MAX_EMPTY_QCR_BAL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2946)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_EMPTY_QUEUE_CREDIT_BALANCE_TABLE_TBL_EXCEED_MAX_EMPTY_QCR_BAL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2947)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_SYSTEM_RED_MAX_QUEUE_SIZE_TABLE_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2948)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_SYSTEM_RED_MAX_QUEUE_SIZE_TABLE_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2949)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_SYSTEM_RED_MAX_QUEUE_SIZE_TABLE_TBL_MAXQSZ_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2950)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_SYSTEM_RED_MAX_QUEUE_SIZE_TABLE_TBL_MAXQSZ_AGE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2951)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_SIZE_BASED_THRESHOLDS_TABLE_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2952)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_SIZE_BASED_THRESHOLDS_TABLE_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2953)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_SIZE_BASED_THRESHOLDS_TABLE_TBL_OFF_TO_SLOW_MSG_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2954)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_SIZE_BASED_THRESHOLDS_TABLE_TBL_OFF_TO_NORM_MSG_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2955)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_SIZE_BASED_THRESHOLDS_TABLE_TBL_SLOW_TO_NORM_MSG_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2956)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_SIZE_BASED_THRESHOLDS_TABLE_TBL_NORM_TO_SLOW_MSG_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2957)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_SIZE_BASED_THRESHOLDS_TABLE_TBL_FSM_TH_MUL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2958)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_SYSTEM_PHYSICAL_PORT_LOOKUP_TABLE_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2959)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_SYSTEM_PHYSICAL_PORT_LOOKUP_TABLE_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2960)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_SYSTEM_PHYSICAL_PORT_LOOKUP_TABLE_TBL_SYS_PHY_PORT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2961)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_PRIORITY_MAPS_TABLE_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2962)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_PRIORITY_MAPS_TABLE_TBL_QUEUE_PRIORITY_MAPS_TABLE_0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2963)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_PRIORITY_MAPS_TABLE_TBL_QUEUE_PRIORITY_MAPS_TABLE_1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2964)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_FLOW_STATUS_MESSAGE_REQUEST_QUEUE_CONTROL_TABLE_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2965)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_FLOW_STATUS_MESSAGE_REQUEST_QUEUE_CONTROL_TABLE_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2966)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_FLOW_STATUS_MESSAGE_REQUEST_QUEUE_CONTROL_TABLE_TBL_FSMRQ_CTRL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2967)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_FLOW_ID_LOOKUP_TABLE_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2968)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_FLOW_ID_LOOKUP_TABLE_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2969)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_FLOW_ID_LOOKUP_TABLE_TBL_BASE_FLOW_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2970)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_FLOW_ID_LOOKUP_TABLE_TBL_SUB_FLOW_MODE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2971)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2972)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_SCHEDULER_ENABLE_MEMORY_SEM_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2973)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_SCHEDULER_ENABLE_MEMORY_SEM_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2974)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_SCHEDULER_ENABLE_MEMORY_SEM_TBL_SCH_ENA_8_ELEMENTS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2975)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_PORT_QUEUE_SIZE_PQS_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2976)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_PORT_QUEUE_SIZE_PQS_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2977)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_PORT_QUEUE_SIZE_PQS_TBL_MAX_QSZ_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2978)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_PORT_QUEUE_SIZE_PQS_TBL_FLOW_ID_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2979)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_PORT_QUEUE_SIZE_PQS_TBL_AGING_BIT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2980)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_FLOW_SUB_FLOW_FSF_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2981)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_FLOW_SUB_FLOW_FSF_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2982)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_FLOW_SUB_FLOW_FSF_TBL_SFENA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2983)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_FLOW_GROUP_MEMORY_FGM_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2984)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_FLOW_GROUP_MEMORY_FGM_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2985)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_FLOW_GROUP_MEMORY_FGM_TBL_FLOW_GROUP_0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2987)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_FORCE_STATUS_MESSAGE_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2988)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_FORCE_STATUS_MESSAGE_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2989)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_FORCE_STATUS_MESSAGE_TBL_MESSAGE_FLOW_ID_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2990)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_FORCE_STATUS_MESSAGE_TBL_MESSAGE_TYPE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2991)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_FORCE_STATUS_MESSAGE_TBL_MESSAGE_GROUP_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2992)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_FORCE_STATUS_MESSAGE_TBL_MESSAGE_TO_SHAPER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2993)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_CL_SCHEDULERS_CONFIGURATION_SCC_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2994)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_CL_SCHEDULERS_CONFIGURATION_SCC_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2995)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_CL_SCHEDULERS_CONFIGURATION_SCC_TBL_CLSCH_TYPE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2996)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_DSM_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2997)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_DSM_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2998)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_DSM_TBL_DUAL_SHAPER_ENA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 2999)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_DEVICE_RATE_MEMORY_DRM_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3000)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_DEVICE_RATE_MEMORY_DRM_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3001)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_DEVICE_RATE_MEMORY_DRM_TBL_DEVICE_RATE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3002)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_TOKEN_MEMORY_CONTROLLER_TMC_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3003)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_TOKEN_MEMORY_CONTROLLER_TMC_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3004)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_TOKEN_MEMORY_CONTROLLER_TMC_TBL_TOKEN_COUNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3005)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_TOKEN_MEMORY_CONTROLLER_TMC_TBL_SLOW_STATUS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3006)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_HR_SCHEDULER_CONFIGURATION_SHC_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3007)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_HR_SCHEDULER_CONFIGURATION_SHC_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3008)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_HR_SCHEDULER_CONFIGURATION_SHC_TBL_HRMODE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3009)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_HR_SCHEDULER_CONFIGURATION_SHC_TBL_HRMASK_TYPE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3010)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_FLOW_TO_QUEUE_MAPPING_FQM_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3011)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_FLOW_TO_QUEUE_MAPPING_FQM_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3012)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_FLOW_TO_QUEUE_MAPPING_FQM_TBL_BASE_QUEUE_NUM_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3013)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_FLOW_TO_QUEUE_MAPPING_FQM_TBL_SUB_FLOW_MODE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3014)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_FLOW_TO_QUEUE_MAPPING_FQM_TBL_FLOW_SLOW_ENABLE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3015)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_FDMS_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3016)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_FDMS_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3017)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_FDMS_TBL_SCH_NUMBER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3018)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_FDMS_TBL_COS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3019)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_FDMS_TBL_HRSEL_DUAL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3020)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3021)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3022)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_SCHEDULER_CREDIT_GENERATION_CALENDAR_CAL_TBL_HRSEL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3023)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_CL_SCHEDULERS_TYPE_SCT_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3024)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_CL_SCHEDULERS_TYPE_SCT_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3025)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_CL_SCHEDULERS_TYPE_SCT_TBL_CLCONFIG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3026)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_CL_SCHEDULERS_TYPE_SCT_TBL_AF0_INV_WEIGHT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3027)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_CL_SCHEDULERS_TYPE_SCT_TBL_AF1_INV_WEIGHT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3028)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_CL_SCHEDULERS_TYPE_SCT_TBL_AF2_INV_WEIGHT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3029)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_CL_SCHEDULERS_TYPE_SCT_TBL_AF3_INV_WEIGHT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3030)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_CL_SCHEDULERS_TYPE_SCT_TBL_BINARY_FLLMODE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3031)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_CL_SCHEDULERS_TYPE_SCT_TBL_CLASS_MODE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3032)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_CL_SCHEDULERS_TYPE_SCT_TBL_ENH_CLEN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3033)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_CL_SCHEDULERS_TYPE_SCT_TBL_ENH_CLSPHIGH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3034)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_SHAPER_DESCRIPTOR_MEMORY_STATIC_SHDS_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3035)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_SHAPER_DESCRIPTOR_MEMORY_STATIC_SHDS_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3036)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_SHAPER_DESCRIPTOR_MEMORY_STATIC_SHDS_TBL_PEAK_RATE_MAN_EVEN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3037)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_SHAPER_DESCRIPTOR_MEMORY_STATIC_SHDS_TBL_PEAK_RATE_EXP_EVEN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3038)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_SHAPER_DESCRIPTOR_MEMORY_STATIC_SHDS_TBL_MAX_BURST_EVEN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3039)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_SHAPER_DESCRIPTOR_MEMORY_STATIC_SHDS_TBL_SLOW_RATE2_SEL_EVEN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3040)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_SHAPER_DESCRIPTOR_MEMORY_STATIC_SHDS_TBL_PEAK_RATE_MAN_ODD_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3041)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_SHAPER_DESCRIPTOR_MEMORY_STATIC_SHDS_TBL_PEAK_RATE_EXP_ODD_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3042)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_SHAPER_DESCRIPTOR_MEMORY_STATIC_SHDS_TBL_MAX_BURST_ODD_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3043)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_SHAPER_DESCRIPTOR_MEMORY_STATIC_SHDS_TBL_SLOW_RATE2_SEL_ODD_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3044)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_SHAPER_DESCRIPTOR_MEMORY_STATIC_SHDS_TBL_MAX_BURST_UPDATE_EVEN_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3045)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_SHAPER_DESCRIPTOR_MEMORY_STATIC_SHDS_TBL_MAX_BURST_UPDATE_ODD_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3046)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_FLOW_TO_FIP_MAPPING_FFM_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3047)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_FLOW_TO_FIP_MAPPING_FFM_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3048)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_FLOW_TO_FIP_MAPPING_FFM_TBL_DEVICE_NUMBER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3049)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_SCHEDULER_INIT_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3050)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_SCHEDULER_INIT_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3051)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_SCHEDULER_INIT_TBL_SCHINIT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3052)
#define PARAM_FAP21V_ACC_INDIRECT_MMU_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3053)
#define PARAM_FAP21V_ACC_INDIRECT_MMU_SFM_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3054)
#define PARAM_FAP21V_ACC_INDIRECT_MMU_SFM_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3055)
#define PARAM_FAP21V_ACC_INDIRECT_MMU_SFM_TBL_MC_ID_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3056)
#define PARAM_FAP21V_ACC_INDIRECT_MMU_SFM_TBL_TC_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3057)
#define PARAM_FAP21V_ACC_INDIRECT_MMU_SFM_TBL_TC_STAMP_ENA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3058)
#define PARAM_FAP21V_ACC_INDIRECT_MMU_SFM_TBL_DP_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3059)
#define PARAM_FAP21V_ACC_INDIRECT_MMU_SFM_TBL_DP_STAMP_ENA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3060)
#define PARAM_FAP21V_ACC_INDIRECT_MMU_IQS_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3061)
#define PARAM_FAP21V_ACC_INDIRECT_MMU_IQS_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3062)
#define PARAM_FAP21V_ACC_INDIRECT_MMU_IQS_TBL_ING_QSIG_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3063)
#define PARAM_FAP21V_ACC_INDIRECT_MMU_DRAM_ADDRESSES_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3064)
#define PARAM_FAP21V_ACC_INDIRECT_MMU_DRAM_ADDRESSES_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3065)
#define PARAM_FAP21V_ACC_INDIRECT_MMU_DRAM_ADDRESSES_TBL_DATA_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3066)
#define PARAM_FAP21V_ACC_INDIRECT_SLA_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3067)
#define PARAM_FAP21V_ACC_INDIRECT_SLA_OUT_OF_BAND_FLOW_CONTROL_AUXILIARY_CALENDAR_TABLE_FOR_INTERFACE_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3068)
#define PARAM_FAP21V_ACC_INDIRECT_SLA_OUT_OF_BAND_FLOW_CONTROL_AUXILIARY_CALENDAR_TABLE_FOR_INTERFACE_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3069)
#define PARAM_FAP21V_ACC_INDIRECT_SLA_OUT_OF_BAND_FLOW_CONTROL_AUXILIARY_CALENDAR_TABLE_FOR_INTERFACE_TBL_SPI_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3070)
#define PARAM_FAP21V_ACC_INDIRECT_SLA_OUT_OF_BAND_FLOW_CONTROL_AUXILIARY_CALENDAR_TABLE_FOR_INTERFACE_TBL_OBFC_CAL_TBL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3071)
#define PARAM_FAP21V_ACC_INDIRECT_SLA_DESTINATION_SYSTEM_PORT_LUT_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3072)
#define PARAM_FAP21V_ACC_INDIRECT_SLA_DESTINATION_SYSTEM_PORT_LUT_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3073)
#define PARAM_FAP21V_ACC_INDIRECT_SLA_DESTINATION_SYSTEM_PORT_LUT_DEST_SYS_PORT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3074)
#define PARAM_FAP21V_ACC_INDIRECT_SLA_TDM_MULTICAST_TABLE_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3075)
#define PARAM_FAP21V_ACC_INDIRECT_SLA_TDM_MULTICAST_TABLE_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3076)
#define PARAM_FAP21V_ACC_INDIRECT_SLA_TDM_MULTICAST_TABLE_TBL_TMITBL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3077)
#define PARAM_FAP21V_ACC_INDIRECT_SLA_EGRESS_PORT_TO_SPI4_CHANNEL_TABLE_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3078)
#define PARAM_FAP21V_ACC_INDIRECT_SLA_EGRESS_PORT_TO_SPI4_CHANNEL_TABLE_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3079)
#define PARAM_FAP21V_ACC_INDIRECT_SLA_EGRESS_PORT_TO_SPI4_CHANNEL_TABLE_TBL_P2_CTBL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3080)
#define PARAM_FAP21V_ACC_INDIRECT_SLA_SPI4_CHANNEL_TO_EGRESS_PORT_TABLE_FOR_INTERFACE_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3081)
#define PARAM_FAP21V_ACC_INDIRECT_SLA_SPI4_CHANNEL_TO_EGRESS_PORT_TABLE_FOR_INTERFACE_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3083)
#define PARAM_FAP21V_ACC_INDIRECT_SLA_SPI4_CHANNEL_TO_EGRESS_PORT_TABLE_FOR_INTERFACE_TBL_SPI_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3082)
#define PARAM_FAP21V_ACC_INDIRECT_SLA_SPI4_CHANNEL_TO_EGRESS_PORT_TABLE_FOR_INTERFACE_TBL_C2_P_TBL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3084)
#define PARAM_FAP21V_ACC_INDIRECT_SPI_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3085)
#define PARAM_FAP21V_ACC_INDIRECT_SPI_SINK_STATUS_CHANNEL_CALENDAR_TABLE_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3086)
#define PARAM_FAP21V_ACC_INDIRECT_SPI_SINK_STATUS_CHANNEL_CALENDAR_TABLE_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3087)
#define PARAM_FAP21V_ACC_INDIRECT_SPI_SINK_STATUS_CHANNEL_CALENDAR_TABLE_TBL_SNK_CAL_TBL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3088)
#define PARAM_FAP21V_ACC_INDIRECT_SPI_SOURCE_STATUS_CHANNEL_CALENDAR_TABLE_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3089)
#define PARAM_FAP21V_ACC_INDIRECT_SPI_SOURCE_STATUS_CHANNEL_CALENDAR_TABLE_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3090)
#define PARAM_FAP21V_ACC_INDIRECT_SPI_SOURCE_STATUS_CHANNEL_CALENDAR_TABLE_TBL_SRC_CAL_TBL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3091)
#define PARAM_FAP21V_ACC_INDIRECT_FDT_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3092)
#define PARAM_FAP21V_ACC_INDIRECT_FDT_MESH_SATIAL_MULTICAST_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3093)
#define PARAM_FAP21V_ACC_INDIRECT_FDT_MESH_SATIAL_MULTICAST_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3094)
#define PARAM_FAP21V_ACC_INDIRECT_FDT_MESH_SATIAL_MULTICAST_TBL_CONTEXT_DUPLICATION_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3095)
#define PARAM_FAP21V_ACC_INDIRECT_FDT_MESH_SATIAL_MULTICAST_TBL_LOCAL_DUPLICATION_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3096)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3097)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_UNICAST_LOOKUP_TABLE_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3098)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_UNICAST_LOOKUP_TABLE_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3099)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_UNICAST_LOOKUP_TABLE_TBL_BASE_QNUM_VAL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3100)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_UNICAST_LOOKUP_TABLE_TBL_BASE_QNUM_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3101)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_LAG_MEMBERSHIP_LOOKUP_TABLE_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3102)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_LAG_MEMBERSHIP_LOOKUP_TABLE_TBL_LAG_NDX_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3103)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_LAG_MEMBERSHIP_LOOKUP_TABLE_TBL_LAG_DESTINATION_ID_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3104)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_LAG_SIZE_LOOKUP_TABLE_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3105)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_LAG_SIZE_LOOKUP_TABLE_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3106)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_LAG_SIZE_LOOKUP_TABLE_TBL_INIT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3107)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_LAG_SIZE_LOOKUP_TABLE_TBL_LAG_SIZE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3108)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_OUTBOUND_MIRROR_DESTINATION_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3109)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_OUTBOUND_MIRROR_DESTINATION_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3110)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_OUTBOUND_MIRROR_DESTINATION_MODE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3111)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_OUTBOUND_MIRROR_DESTINATION_DESTINATION_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3112)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_OUTBOUND_MIRROR_DESTINATION_QUEUE_NUM_VAL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3113)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_OUTBOUND_MIRROR_DESTINATION_QUEUE_NUM_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3114)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_RECYCLING_QUEUES_LOOKUP_TABLE_RECYCLE_FAP_TABLE_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3115)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_RECYCLING_QUEUES_LOOKUP_TABLE_RECYCLE_FAP_TABLE_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3116)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_RECYCLING_QUEUES_LOOKUP_TABLE_RECYCLE_FAP_TABLE_TBL_BASE_QNUM_VAL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3117)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_RECYCLING_QUEUES_LOOKUP_TABLE_RECYCLE_FAP_TABLE_TBL_BASE_QNUM_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3118)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_INCOMING_FAP_PORT_LOOKUP_TABLE_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3119)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_INCOMING_FAP_PORT_LOOKUP_TABLE_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3120)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_INCOMING_FAP_PORT_LOOKUP_TABLE_TBL_INCOMING_FAP_PORT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3121)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_SYSTEM_FAP_PORT_LOOKUP_TABLE_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3122)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_SYSTEM_FAP_PORT_LOOKUP_TABLE_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3123)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_SYSTEM_FAP_PORT_LOOKUP_TABLE_TBL_SYSTEM_FAP_PORT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3124)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_LAG_MODULO_DIVIDE_LOOKUP_TABLE_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3125)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_LAG_MODULO_DIVIDE_LOOKUP_TABLE_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3126)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_LAG_MODULO_DIVIDE_LOOKUP_TABLE_TBL_MODULO_DEVIDE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3127)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_TREE_ROUTING_ID_LOOKUP_TABLE_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3128)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_TREE_ROUTING_ID_LOOKUP_TABLE_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3129)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_TREE_ROUTING_ID_LOOKUP_TABLE_TBL_NEXT_DESCENDANT_LEAF_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3130)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_TREE_ROUTING_ID_LOOKUP_TABLE_TBL_TREE_ROUTING_ID_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3131)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_TREE_ROUTING_ID_LOOKUP_TABLE_TBL_LEFT_FAP_POINTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3132)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_TREE_ROUTING_ID_LOOKUP_TABLE_TBL_RIGHT_FAP_POINTER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3133)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_INBOUND_MIRROR_DESTINATION_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3134)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_INBOUND_MIRROR_DESTINATION_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3135)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_INBOUND_MIRROR_DESTINATION_MODE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3136)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_INBOUND_MIRROR_DESTINATION_DESTINATION_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3137)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_INBOUND_MIRROR_DESTINATION_QUEUE_NUM_VAL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3138)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_INBOUND_MIRROR_DESTINATION_QUEUE_NUM_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3139)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_MULTICAST_ID_LOOKUP_TABLE_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3140)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_MULTICAST_ID_LOOKUP_TABLE_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3141)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_MULTICAST_ID_LOOKUP_TABLE_TBL_NEXT_DESCENDANT_LEAF_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3142)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_MULTICAST_ID_LOOKUP_TABLE_TBL_RIGHT_BASE_Q_NUM_VAL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3143)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_MULTICAST_ID_LOOKUP_TABLE_TBL_RIGHT_BASE_Q_NUM_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3144)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_MULTICAST_ID_LOOKUP_TABLE_TBL_LEFT_BASE_Q_NUMBER_VAL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3145)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_MULTICAST_ID_LOOKUP_TABLE_TBL_LEFT_BASE_Q_NUMBER_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3146)
#define PARAM_FAP21V_ACC_INDIRECT_RTP_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3147)
#define PARAM_FAP21V_ACC_INDIRECT_RTP_CONTROL_ROUTE_MEMORY_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3148)
#define PARAM_FAP21V_ACC_INDIRECT_RTP_CONTROL_ROUTE_MEMORY_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3149)
#define PARAM_FAP21V_ACC_INDIRECT_RTP_CONTROL_ROUTE_MEMORY_TBL_CRMA_0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3150)
#define PARAM_FAP21V_ACC_INDIRECT_RTP_CONTROL_ROUTE_MEMORY_TBL_CRMA_1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3245)
#define PARAM_FAP21V_ACC_INDIRECT_RTP_DATA_ROUTE_MEMORY_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3151)
#define PARAM_FAP21V_ACC_INDIRECT_RTP_DATA_ROUTE_MEMORY_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3152)
#define PARAM_FAP21V_ACC_INDIRECT_RTP_DATA_ROUTE_MEMORY_TBL_DRMA_0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3152)
#define PARAM_FAP21V_ACC_INDIRECT_INQ_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3154)
#define PARAM_FAP21V_ACC_INDIRECT_INQ_IPBSIZE_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3155)
#define PARAM_FAP21V_ACC_INDIRECT_INQ_IPBSIZE_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3156)
#define PARAM_FAP21V_ACC_INDIRECT_INQ_IPBSIZE_TBL_SIZE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3157)
#define PARAM_FAP21V_ACC_INDIRECT_INQ_IPBSIZE_TBL_SRC_CHAN_ID_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3158)
#define PARAM_FAP21V_ACC_INDIRECT_INQ_IPASIZE_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3159)
#define PARAM_FAP21V_ACC_INDIRECT_INQ_IPASIZE_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3160)
#define PARAM_FAP21V_ACC_INDIRECT_INQ_IPASIZE_TBL_SIZE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3161)
#define PARAM_FAP21V_ACC_INDIRECT_INQ_IPASIZE_TBL_SRC_CHAN_ID_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3162)
#define PARAM_FAP21V_ACC_INDIRECT_INQ_TDMA_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3163)
#define PARAM_FAP21V_ACC_INDIRECT_INQ_TDMA_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3164)
#define PARAM_FAP21V_ACC_INDIRECT_INQ_TDMA_TBL_CELL_DATA_0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3165)
#define PARAM_FAP21V_ACC_INDIRECT_INQ_IPB_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3166)
#define PARAM_FAP21V_ACC_INDIRECT_INQ_IPB_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3167)
#define PARAM_FAP21V_ACC_INDIRECT_INQ_IPB_TBL_CELL_DATA_0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3168)
#define PARAM_FAP21V_ACC_INDIRECT_INQ_IPA_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3169)
#define PARAM_FAP21V_ACC_INDIRECT_INQ_IPA_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3170)
#define PARAM_FAP21V_ACC_INDIRECT_INQ_IPA_TBL_CELL_DATA_0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3171)
#define PARAM_FAP21V_ACC_INDIRECT_INQ_TDMB_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3172)
#define PARAM_FAP21V_ACC_INDIRECT_INQ_TDMB_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3173)
#define PARAM_FAP21V_ACC_INDIRECT_INQ_TDMB_TBL_CELL_DATA_0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3174)
#define PARAM_FAP21V_ACC_INDIRECT_EGQ_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3175)
#define PARAM_FAP21V_ACC_INDIRECT_EGQ_FOP_MULTICAST_LUT_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3176)
#define PARAM_FAP21V_ACC_INDIRECT_EGQ_FOP_MULTICAST_LUT_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3177)
#define PARAM_FAP21V_ACC_INDIRECT_EGQ_FOP_MULTICAST_LUT_TBL_FOPTO_BMP_LLST_TBL2_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3178)
#define PARAM_FAP21V_ACC_INDIRECT_EGQ_FOP_MULTICAST_LUT_TBL_FOPTO_BMP_LLST_TBL1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3190)
#define PARAM_FAP21V_ACC_INDIRECT_EGQ_FOP_MULTICAST_LUT_TBL_FOPTO_BMP_LLST_TBL0_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3193)
#define PARAM_FAP21V_ACC_INDIRECT_EGQ_PACKET_DESCRIPTOR_MEMORY_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3179)
#define PARAM_FAP21V_ACC_INDIRECT_EGQ_PACKET_DESCRIPTOR_MEMORY_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3180)
#define PARAM_FAP21V_ACC_INDIRECT_EGQ_PACKET_DESCRIPTOR_MEMORY_TBL_FREE_READ_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3181)
#define PARAM_FAP21V_ACC_INDIRECT_EGQ_PACKET_DESCRIPTOR_MEMORY_TBL_REQ_TX_CNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3182)
#define PARAM_FAP21V_ACC_INDIRECT_EGQ_PACKET_DESCRIPTOR_MEMORY_TBL_PKT_SIZE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3183)
#define PARAM_FAP21V_ACC_INDIRECT_EGQ_SHAPER_CALENDAR_TABLE_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3184)
#define PARAM_FAP21V_ACC_INDIRECT_EGQ_SHAPER_CALENDAR_TABLE_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3185)
#define PARAM_FAP21V_ACC_INDIRECT_EGQ_SHAPER_CALENDAR_TABLE_TBL_PORT_ID_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3186)
#define PARAM_FAP21V_ACC_INDIRECT_EGQ_SHAPER_CALENDAR_TABLE_TBL_CREDIT_TO_ADD_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3187)
#define PARAM_FAP21V_ACC_INDIRECT_EGQ_CREDIT_BALANCE_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3194)
#define PARAM_FAP21V_ACC_INDIRECT_EGQ_CREDIT_BALANCE_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3195)
#define PARAM_FAP21V_ACC_INDIRECT_EGQ_CREDIT_BALANCE_TBL_CREDIT_BALANCE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3196)
#define PARAM_FAP21V_ACC_INDIRECT_EGQ_SCHEDULED_QUEUES_VS_UNSCHEDULED_QUEUES_WEIGHT_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3197)
#define PARAM_FAP21V_ACC_INDIRECT_EGQ_SCHEDULED_QUEUES_VS_UNSCHEDULED_QUEUES_WEIGHT_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3198)
#define PARAM_FAP21V_ACC_INDIRECT_EGQ_SCHEDULED_QUEUES_VS_UNSCHEDULED_QUEUES_WEIGHT_TBL_SCHD_WEIGHT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3199)
#define PARAM_FAP21V_ACC_INDIRECT_EGQ_SCHEDULED_QUEUES_VS_UNSCHEDULED_QUEUES_WEIGHT_TBL_UN_SCH_WEIGHT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3200)
#define PARAM_FAP21V_ACC_INDIRECT_EGQ_QUEUE_SIZE_DESC_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3201)
#define PARAM_FAP21V_ACC_INDIRECT_EGQ_QUEUE_SIZE_DESC_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3202)
#define PARAM_FAP21V_ACC_INDIRECT_EGQ_QUEUE_SIZE_DESC_TBL_QUEUE_SIZE_DESC_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3203)
#define PARAM_FAP21V_ACC_INDIRECT_EGQ_MULTICAST_PRUNING_LUT_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3204)
#define PARAM_FAP21V_ACC_INDIRECT_EGQ_MULTICAST_PRUNING_LUT_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3205)
#define PARAM_FAP21V_ACC_INDIRECT_EGQ_MULTICAST_PRUNING_LUT_TBL_CHNL_TO_PORT_TBL_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3206)
#define PARAM_FAP21V_ACC_INDIRECT_EGQ_DESTINATION_SYSTEM_PORT_LUT_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3207)
#define PARAM_FAP21V_ACC_INDIRECT_EGQ_DESTINATION_SYSTEM_PORT_LUT_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3208)
#define PARAM_FAP21V_ACC_INDIRECT_EGQ_DESTINATION_SYSTEM_PORT_LUT_DEST_SYS_PORT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3209)
#define PARAM_FAP21V_ACC_INDIRECT_EGQ_QUEUE_SIZE_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3210)
#define PARAM_FAP21V_ACC_INDIRECT_EGQ_QUEUE_SIZE_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3211)
#define PARAM_FAP21V_ACC_INDIRECT_EGQ_QUEUE_SIZE_TBL_QUEUE_SIZE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3212)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3213)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_SIZE_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3214)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_SIZE_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3215)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_SIZE_TBL_AVG_QSIZE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3216)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_PARAMETERS_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3217)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_PARAMETERS_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3218)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_PARAMETERS_TBL_WREDENABLE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3219)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_PARAMETERS_TBL_WREDEXP_WQT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3220)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_PARAMETERS_TBL_WREDPACKET_DIS_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3221)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_PARAMETERS_TBL_MAX_INS_QSIZ_EXP_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3222)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_PARAMETERS_TBL_MAX_INS_QSIZ_MNT_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3223)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_PARAMETERS_TBL_HDR_COMPENSATION_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3224)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_PARAMETERS_TBL_SUB_HDR_COMPENSATION_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3225)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_PARAMETERS_TBL_SREDENABLE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3226)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_PARAMETERS_TBL_SREDQSIZE_RANGE_TH_00_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3228)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_WRED_PARAMETERS_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3229)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_WRED_PARAMETERS_TBL_QUEUE_TYPE_QDP_NDX_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3230)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_WRED_PARAMETERS_TBL_C2_QTNDROP_M_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3231)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_WRED_PARAMETERS_TBL_C3_QTNDROP_M_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3232)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_WRED_PARAMETERS_TBL_C1_QTNDROP_M_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3233)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_WRED_PARAMETERS_TBL_MAX_AVRG_TRH_Q_TNDROP_M_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3234)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_WRED_PARAMETERS_TBL_MIN_AVRG_TRH_QT_NDROP_M_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3235)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_WRED_PARAMETERS_TBL_SREDADMIT_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3236)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_WRED_PARAMETERS_TBL_SREDADMIT_DROP_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3237)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_WRED_PARAMETERS_TBL_SREDDROP_TH_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3238)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_WRED_PARAMETERS_TBL_SREDDROP_PROB1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3239)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_WRED_PARAMETERS_TBL_SREDDROP_PROB2_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3240)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_GLOBAL_STATISTICS_REPORT_THRESHOLDS_SYSTEM_RED_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3241)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_GLOBAL_STATISTICS_REPORT_THRESHOLDS_SYSTEM_RED_TBL_BUFFER_POOL_NDX_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3242)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_GLOBAL_STATISTICS_REPORT_THRESHOLDS_SYSTEM_RED_TBL_THRESHOLD_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3243)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_GLOBAL_STATISTICS_REJECT_THRESHOLDS_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3244)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_GLOBAL_STATISTICS_REJECT_THRESHOLDS_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3245)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_GLOBAL_STATISTICS_REJECT_THRESHOLDS_TBL_THRESHOLD_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3246)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_NOT_EMPTY_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3247)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_NOT_EMPTY_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3248)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_NOT_EMPTY_TBL_NOT_EMPTY_QUEUE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3249)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_TBL_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3250)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3251)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_TBL_QUEUE_TYPE_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3252)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_QUEUE_PRIORITY_MAPS_TABLE_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3253)
#define PARAM_FAP21V_ACC_INDIRECT_RTP_DATA_ROUTE_MEMORY_TBL_DRMA_1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3254)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_LAG_MEMBERSHIP_LOOKUP_TABLE_TBL_PORT_NDX_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3255)
#define PARAM_FAP21V_ACC_INDIRECT_INQ_TDMA_TBL_CELL_DATA_1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3256)
#define PARAM_FAP21V_ACC_INDIRECT_INQ_TDMA_TBL_CELL_DATA_2_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3257)
#define PARAM_FAP21V_ACC_INDIRECT_INQ_TDMA_TBL_CELL_DATA_3_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3258)
#define PARAM_FAP21V_ACC_INDIRECT_INQ_TDMA_TBL_CELL_DATA_4_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3259)
#define PARAM_FAP21V_ACC_INDIRECT_INQ_TDMA_TBL_CELL_DATA_5_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3260)
#define PARAM_FAP21V_ACC_INDIRECT_INQ_TDMA_TBL_CELL_DATA_6_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3261)
#define PARAM_FAP21V_ACC_INDIRECT_INQ_TDMA_TBL_CELL_DATA_7_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3262)
#define PARAM_FAP21V_ACC_INDIRECT_INQ_IPB_TBL_CELL_DATA_1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3263)
#define PARAM_FAP21V_ACC_INDIRECT_INQ_IPB_TBL_CELL_DATA_2_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3264)
#define PARAM_FAP21V_ACC_INDIRECT_INQ_IPB_TBL_CELL_DATA_3_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3265)
#define PARAM_FAP21V_ACC_INDIRECT_INQ_IPB_TBL_CELL_DATA_4_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3266)
#define PARAM_FAP21V_ACC_INDIRECT_INQ_IPB_TBL_CELL_DATA_5_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3267)
#define PARAM_FAP21V_ACC_INDIRECT_INQ_IPB_TBL_CELL_DATA_6_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3268)
#define PARAM_FAP21V_ACC_INDIRECT_INQ_IPB_TBL_CELL_DATA_7_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3269)
#define PARAM_FAP21V_ACC_INDIRECT_INQ_IPA_TBL_CELL_DATA_1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3270)
#define PARAM_FAP21V_ACC_INDIRECT_INQ_IPA_TBL_CELL_DATA_2_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3271)
#define PARAM_FAP21V_ACC_INDIRECT_INQ_IPA_TBL_CELL_DATA_3_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3272)
#define PARAM_FAP21V_ACC_INDIRECT_INQ_IPA_TBL_CELL_DATA_4_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3273)
#define PARAM_FAP21V_ACC_INDIRECT_INQ_IPA_TBL_CELL_DATA_5_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3274)
#define PARAM_FAP21V_ACC_INDIRECT_INQ_IPA_TBL_CELL_DATA_6_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3275)
#define PARAM_FAP21V_ACC_INDIRECT_INQ_IPA_TBL_CELL_DATA_7_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3276)
#define PARAM_FAP21V_ACC_INDIRECT_INQ_TDMB_TBL_CELL_DATA_1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3277)
#define PARAM_FAP21V_ACC_INDIRECT_INQ_TDMB_TBL_CELL_DATA_2_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3278)
#define PARAM_FAP21V_ACC_INDIRECT_INQ_TDMB_TBL_CELL_DATA_3_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3279)
#define PARAM_FAP21V_ACC_INDIRECT_INQ_TDMB_TBL_CELL_DATA_4_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3280)
#define PARAM_FAP21V_ACC_INDIRECT_INQ_TDMB_TBL_CELL_DATA_5_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3281)
#define PARAM_FAP21V_ACC_INDIRECT_INQ_TDMB_TBL_CELL_DATA_6_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3282)
#define PARAM_FAP21V_ACC_INDIRECT_INQ_TDMB_TBL_CELL_DATA_7_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3283)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_PARAMETERS_TBL_SREDQSIZE_RANGE_TH_01_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3284)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_PARAMETERS_TBL_SREDQSIZE_RANGE_TH_02_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3285)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_PARAMETERS_TBL_SREDQSIZE_RANGE_TH_03_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3286)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_PARAMETERS_TBL_SREDQSIZE_RANGE_TH_04_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3287)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_PARAMETERS_TBL_SREDQSIZE_RANGE_TH_05_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3288)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_PARAMETERS_TBL_SREDQSIZE_RANGE_TH_06_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3289)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_PARAMETERS_TBL_SREDQSIZE_RANGE_TH_07_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3290)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_PARAMETERS_TBL_SREDQSIZE_RANGE_TH_08_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3291)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_PARAMETERS_TBL_SREDQSIZE_RANGE_TH_09_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3292)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_PARAMETERS_TBL_SREDQSIZE_RANGE_TH_10_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3293)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_PARAMETERS_TBL_SREDQSIZE_RANGE_TH_11_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3294)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_PARAMETERS_TBL_SREDQSIZE_RANGE_TH_12_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3295)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_PARAMETERS_TBL_SREDQSIZE_RANGE_TH_13_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3296)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_TYPE_PARAMETERS_TBL_SREDQSIZE_RANGE_TH_14_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3297)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_WRED_PARAMETERS_TBL_DROP_PRECEDENCE_NDX_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3298)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_GLOBAL_STATISTICS_REPORT_THRESHOLDS_SYSTEM_RED_TBL_BOUNDARY_NDX_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3299)
#define PARAM_FAP21V_ACC_INDIRECT_SPI_SINK_STATUS_CHANNEL_CALENDAR_TABLE_TBL_SPI_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3300)
#define PARAM_FAP21V_ACC_INDIRECT_SPI_SOURCE_STATUS_CHANNEL_CALENDAR_TABLE_TBL_SPI_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3301)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_INCOMING_FAP_PORT_LOOKUP_TABLE_TBL_SPI_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3302)
#define PARAM_FAP21V_ACC_INDIRECT_EGQ_MULTICAST_PRUNING_LUT_TBL_SPI_W_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3303)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_FLOW_GROUP_MEMORY_FGM_TBL_FLOW_GROUP_1_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3304)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_FLOW_GROUP_MEMORY_FGM_TBL_FLOW_GROUP_2_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3305)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_FLOW_GROUP_MEMORY_FGM_TBL_FLOW_GROUP_3_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3306)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_FLOW_GROUP_MEMORY_FGM_TBL_FLOW_GROUP_4_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3307)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_FLOW_GROUP_MEMORY_FGM_TBL_FLOW_GROUP_5_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3308)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_FLOW_GROUP_MEMORY_FGM_TBL_FLOW_GROUP_6_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3309)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_FLOW_GROUP_MEMORY_FGM_TBL_FLOW_GROUP_7_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3310)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_LAG_MEMBERSHIP_LOOKUP_TABLE_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3311)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_WRED_PARAMETERS_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3312)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_GLOBAL_STATISTICS_REPORT_THRESHOLDS_SYSTEM_RED_TBL_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3313)
#define PARAM_FAP21V_ACC_INDIRECT_SLA_OUT_OF_BAND_FLOW_CONTROL_AUXILIARY_CALENDAR_TABLE_FOR_INTERFACE_TBL_SPI_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3314)
#define PARAM_FAP21V_ACC_INDIRECT_SLA_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3315)
#define PARAM_FAP21V_ACC_INDIRECT_FDT_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3316)
#define PARAM_FAP21V_ACC_INDIRECT_RTP_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3317)
#define PARAM_FAP21V_ACC_INDIRECT_IPS_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3318)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3319)
#define PARAM_FAP21V_ACC_INDIRECT_EGQ_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3320)
#define PARAM_FAP21V_ACC_INDIRECT_SCH_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3321)
#define PARAM_FAP21V_ACC_INDIRECT_INQ_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3322)
#define PARAM_FAP21V_ACC_INDIRECT_MMU_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3323)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3324)
#define PARAM_FAP21V_ACC_INDIRECT_SPI_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3325)
#define PARAM_FAP21V_ACC_INDIRECT_SLA_SPI4_CHANNEL_TO_EGRESS_PORT_TABLE_FOR_INTERFACE_TBL_SPI_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3326)
#define PARAM_FAP21V_ACC_INDIRECT_SPI_SINK_STATUS_CHANNEL_CALENDAR_TABLE_TBL_SPI_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3327)
#define PARAM_FAP21V_ACC_INDIRECT_SPI_SOURCE_STATUS_CHANNEL_CALENDAR_TABLE_TBL_SPI_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3328)
#define PARAM_FAP21V_ACC_INDIRECT_LBP_INCOMING_FAP_PORT_LOOKUP_TABLE_TBL_SPI_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3329)
#define PARAM_FAP21V_ACC_INDIRECT_EGQ_MULTICAST_PRUNING_LUT_TBL_SPI_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3330)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_WRED_PARAMETERS_TBL_QUEUE_TYPE_QDP_NDX_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3331)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_QUEUE_WRED_PARAMETERS_TBL_DROP_PRECEDENCE_NDX_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3332)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_GLOBAL_STATISTICS_REPORT_THRESHOLDS_SYSTEM_RED_TBL_BUFFER_POOL_NDX_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3333)
#define PARAM_FAP21V_ACC_INDIRECT_QDP_GLOBAL_STATISTICS_REPORT_THRESHOLDS_SYSTEM_RED_TBL_BOUNDARY_NDX_R_ID \
          (PARAM_FAP21V_ACC_START_RANGE_ID + 3334)


#ifdef _MSC_VER
  #pragma pack(pop)
#endif

#ifdef  __cplusplus
}
#endif


/* } __UI_PURE_DEFI_FAP21V_ACC_INCLUDED__*/
#endif
