

================================================================
== Vitis HLS Report for 'segment_bc_packet_Pipeline_init_buffer'
================================================================
* Date:           Thu Oct 26 14:39:12 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Dedup
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.500 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|       34|  30.000 ns|  0.340 us|    3|   34|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+--------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- init_buffer  |        1|       32|         2|          1|          1|  1 ~ 32|       yes|
        +---------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     165|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     173|    -|
|Register         |        -|     -|     131|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     131|     338|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |bc_size_buffer_V_10_fu_223_p2     |         +|   0|  0|  71|          64|           2|
    |size_buffer_V_fu_198_p2           |         +|   0|  0|  13|           6|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_condition_123                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_247                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1019_fu_204_p2             |      icmp|   0|  0|  29|          64|           1|
    |icmp_ln87_fu_192_p2               |      icmp|   0|  0|  10|           6|           7|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |h_17_fu_255_p2                    |       xor|   0|  0|  32|          32|          32|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 165|         177|          49|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                 |   9|          2|    1|          2|
    |ap_phi_mux_UnifiedRetVal_phi_fu_161_p4  |  14|          3|    1|          3|
    |ap_return                               |   9|          2|    1|          2|
    |ap_sig_allocacmp_h_load                 |   9|          2|   32|         64|
    |ap_sig_allocacmp_h_load_5               |   9|          2|   32|         64|
    |ap_sig_allocacmp_h_load_6               |   9|          2|   32|         64|
    |bc_size_buffer_V_9_out                  |  14|          3|   64|        192|
    |bc_size_buffer_V_fu_82                  |   9|          2|   64|        128|
    |buffer_r_blk_n                          |   9|          2|    1|          2|
    |h_fu_90                                 |   9|          2|   32|         64|
    |h_out                                   |  14|          3|   32|         96|
    |i_fu_86                                 |   9|          2|    6|         12|
    |segment_data29_blk_n                    |   9|          2|    1|          2|
    |size_buffer_V_out                       |  14|          3|    6|         18|
    |write_data32_blk_n                      |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 173|         38|  308|        719|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_return_preg           |   1|   0|    1|          0|
    |bc_size_buffer_V_fu_82   |  64|   0|   64|          0|
    |h_fu_90                  |  32|   0|   32|          0|
    |i_fu_86                  |   6|   0|    6|          0|
    |trunc_ln1498_reg_305     |  24|   0|   24|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 131|   0|  131|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+-------------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  segment_bc_packet_Pipeline_init_buffer|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  segment_bc_packet_Pipeline_init_buffer|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  segment_bc_packet_Pipeline_init_buffer|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  segment_bc_packet_Pipeline_init_buffer|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  segment_bc_packet_Pipeline_init_buffer|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  segment_bc_packet_Pipeline_init_buffer|  return value|
|ap_return                      |  out|    1|  ap_ctrl_hs|  segment_bc_packet_Pipeline_init_buffer|  return value|
|segment_data29_dout            |   in|    8|     ap_fifo|                          segment_data29|       pointer|
|segment_data29_num_data_valid  |   in|   17|     ap_fifo|                          segment_data29|       pointer|
|segment_data29_fifo_cap        |   in|   17|     ap_fifo|                          segment_data29|       pointer|
|segment_data29_empty_n         |   in|    1|     ap_fifo|                          segment_data29|       pointer|
|segment_data29_read            |  out|    1|     ap_fifo|                          segment_data29|       pointer|
|write_data32_din               |  out|    8|     ap_fifo|                            write_data32|       pointer|
|write_data32_num_data_valid    |   in|   17|     ap_fifo|                            write_data32|       pointer|
|write_data32_fifo_cap          |   in|   17|     ap_fifo|                            write_data32|       pointer|
|write_data32_full_n            |   in|    1|     ap_fifo|                            write_data32|       pointer|
|write_data32_write             |  out|    1|     ap_fifo|                            write_data32|       pointer|
|buffer_r_din                   |  out|    8|     ap_fifo|                                buffer_r|       pointer|
|buffer_r_full_n                |   in|    1|     ap_fifo|                                buffer_r|       pointer|
|buffer_r_write                 |  out|    1|     ap_fifo|                                buffer_r|       pointer|
|file_length_V_5                |   in|   64|     ap_none|                         file_length_V_5|        scalar|
|h_out                          |  out|   32|      ap_vld|                                   h_out|       pointer|
|h_out_ap_vld                   |  out|    1|      ap_vld|                                   h_out|       pointer|
|size_buffer_V_out              |  out|    6|      ap_vld|                       size_buffer_V_out|       pointer|
|size_buffer_V_out_ap_vld       |  out|    1|      ap_vld|                       size_buffer_V_out|       pointer|
|bc_size_buffer_V_9_out         |  out|   64|      ap_vld|                  bc_size_buffer_V_9_out|       pointer|
|bc_size_buffer_V_9_out_ap_vld  |  out|    1|      ap_vld|                  bc_size_buffer_V_9_out|       pointer|
|rabintab_1_address0            |  out|    8|   ap_memory|                              rabintab_1|         array|
|rabintab_1_ce0                 |  out|    1|   ap_memory|                              rabintab_1|         array|
|rabintab_1_q0                  |   in|   32|   ap_memory|                              rabintab_1|         array|
+-------------------------------+-----+-----+------------+----------------------------------------+--------------+

