/* Generated by Yosys 0.38 (git sha1 543faed9c8c, clang++ 17.0.6 -fPIC -Os) */

module seq_detector_mealy(clk, reset, din, dout);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  input clk;
  wire clk;
  input din;
  wire din;
  output dout;
  wire dout;
  wire \next_state[0] ;
  wire \next_state[1] ;
  input reset;
  wire reset;
  wire \state[0] ;
  wire \state[1] ;
  sky130_fd_sc_hd__buf_1 _06_ (
    .A(din),
    .X(_02_)
  );
  sky130_fd_sc_hd__buf_1 _07_ (
    .A(_02_),
    .X(\next_state[0] )
  );
  sky130_fd_sc_hd__inv_2 _08_ (
    .A(\state[0] ),
    .Y(_03_)
  );
  sky130_fd_sc_hd__nand3b_2 _09_ (
    .A_N(\state[0] ),
    .B(\state[1] ),
    .C(din),
    .Y(_04_)
  );
  sky130_fd_sc_hd__o21ai_2 _10_ (
    .A1(din),
    .A2(_03_),
    .B1(_04_),
    .Y(\next_state[1] )
  );
  sky130_fd_sc_hd__and3b_2 _11_ (
    .A_N(din),
    .B(\state[1] ),
    .C(\state[0] ),
    .X(_05_)
  );
  sky130_fd_sc_hd__buf_1 _12_ (
    .A(_05_),
    .X(dout)
  );
  sky130_fd_sc_hd__inv_2 _13_ (
    .A(reset),
    .Y(_00_)
  );
  sky130_fd_sc_hd__inv_2 _14_ (
    .A(reset),
    .Y(_01_)
  );
  sky130_fd_sc_hd__dfrtp_2 _15_ (
    .CLK(clk),
    .D(\next_state[0] ),
    .Q(\state[0] ),
    .RESET_B(_00_)
  );
  sky130_fd_sc_hd__dfrtp_2 _16_ (
    .CLK(clk),
    .D(\next_state[1] ),
    .Q(\state[1] ),
    .RESET_B(_01_)
  );
endmodule
