//Revision 1
//NOTE
// Default template for spectre
// Note:
//      Please remember to replace Top Cell Library, Cell, and View
//      fields with the actual names used by your design.
//END_NOTE

config Ex_OR_Gate_TEST;
design \4_BIT_ALU .Ex_OR_Gate_TEST:schematic;
liblist myLib;

viewlist spectre, cmos_sch, \cmos.sch , schematic, veriloga, ahdl, pspice, dspf;
stoplist spectre;


inst (\4_BIT_ALU .Ex_OR_Gate_TEST:schematic).I0 binding :av_extracted;


endconfig
