
---------- Begin Simulation Statistics ----------
final_tick                               118179924432                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 288783                       # Simulator instruction rate (inst/s)
host_mem_usage                                 671552                       # Number of bytes of host memory used
host_op_rate                                   288793                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   346.28                       # Real time elapsed on the host
host_tick_rate                              341283173                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003630                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.118180                       # Number of seconds simulated
sim_ticks                                118179924432                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003630                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.771813                       # CPI: cycles per instruction
system.cpu.discardedOps                         21167                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        61917642                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.564394                       # IPC: instructions per cycle
system.cpu.numCycles                        177181296                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                49995352     49.99%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntMult                     88      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::MemRead               36892283     36.89%     86.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13115883     13.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003630                       # Class of committed instruction
system.cpu.tickCycles                       115263654                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        92552                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        185680                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       185975                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       831225                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           55                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1662536                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             55                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  606624                       # Number of BP lookups
system.cpu.branchPred.condPredicted            604487                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               824                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               602577                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  601447                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.812472                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     568                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             377                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                174                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              203                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          102                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     47508113                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         47508113                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     47508160                       # number of overall hits
system.cpu.dcache.overall_hits::total        47508160                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1287057                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1287057                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1287062                       # number of overall misses
system.cpu.dcache.overall_misses::total       1287062                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  68656752554                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  68656752554                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  68656752554                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  68656752554                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48795170                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48795170                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48795222                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48795222                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.026377                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.026377                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.026377                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.026377                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53343.987527                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53343.987527                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53343.780295                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53343.780295                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       644936                       # number of writebacks
system.cpu.dcache.writebacks::total            644936                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       456104                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       456104                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       456104                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       456104                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       830953                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       830953                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       830955                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       830955                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  38458529655                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  38458529655                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  38458713747                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  38458713747                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017029                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017029                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017029                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017029                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46282.436738                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46282.436738                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46282.546885                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46282.546885                       # average overall mshr miss latency
system.cpu.dcache.replacements                 830924                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35330706                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35330706                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       371946                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        371946                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10423568513                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10423568513                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35702652                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35702652                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010418                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010418                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 28024.413525                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28024.413525                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       371940                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       371940                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9926809591                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9926809591                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010418                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010418                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 26689.276741                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26689.276741                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12177407                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12177407                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       915111                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       915111                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  58233184041                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  58233184041                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13092518                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13092518                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.069896                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.069896                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63635.104420                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63635.104420                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       456098                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       456098                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       459013                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       459013                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  28531720064                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  28531720064                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.035059                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035059                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62158.849671                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62158.849671                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           47                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            47                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.096154                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.096154                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       184092                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       184092                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.038462                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.038462                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92046                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92046                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        28014                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        28014                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        28014                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        28014                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        26680                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        26680                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        26680                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        26680                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 118179924432                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            31.994191                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48339143                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            830956                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             58.172927                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            420210                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    31.994191                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999818                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999818                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          49626206                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         49626206                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 118179924432                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 118179924432                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 118179924432                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49674936                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           37097086                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          13161223                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      1852434                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1852434                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1852434                       # number of overall hits
system.cpu.icache.overall_hits::total         1852434                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          356                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            356                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          356                       # number of overall misses
system.cpu.icache.overall_misses::total           356                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     28238112                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     28238112                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     28238112                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     28238112                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1852790                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1852790                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1852790                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1852790                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000192                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000192                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000192                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000192                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 79320.539326                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79320.539326                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 79320.539326                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79320.539326                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          300                       # number of writebacks
system.cpu.icache.writebacks::total               300                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          356                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          356                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          356                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          356                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     27763208                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     27763208                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     27763208                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     27763208                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000192                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000192                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000192                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000192                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77986.539326                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77986.539326                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77986.539326                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77986.539326                       # average overall mshr miss latency
system.cpu.icache.replacements                    300                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1852434                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1852434                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          356                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           356                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     28238112                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     28238112                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1852790                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1852790                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000192                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000192                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 79320.539326                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79320.539326                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          356                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          356                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     27763208                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     27763208                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77986.539326                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77986.539326                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 118179924432                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            55.994085                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1852790                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               356                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5204.466292                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            169418                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    55.994085                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.874908                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.874908                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           56                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1853146                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1853146                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 118179924432                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 118179924432                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 118179924432                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 118179924432                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100003630                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  237                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               737955                       # number of demand (read+write) hits
system.l2.demand_hits::total                   738192                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 237                       # number of overall hits
system.l2.overall_hits::.cpu.data              737955                       # number of overall hits
system.l2.overall_hits::total                  738192                       # number of overall hits
system.l2.demand_misses::.cpu.inst                119                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              93001                       # number of demand (read+write) misses
system.l2.demand_misses::total                  93120                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               119                       # number of overall misses
system.l2.overall_misses::.cpu.data             93001                       # number of overall misses
system.l2.overall_misses::total                 93120                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     21290640                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  15991635155                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      16012925795                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     21290640                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  15991635155                       # number of overall miss cycles
system.l2.overall_miss_latency::total     16012925795                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              356                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           830956                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               831312                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             356                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          830956                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              831312                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.334270                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.111920                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.112016                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.334270                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.111920                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.112016                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 178912.941176                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 171951.217245                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 171960.113778                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 178912.941176                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 171951.217245                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 171960.113778                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               92473                       # number of writebacks
system.l2.writebacks::total                     92473                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           119                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         93000                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             93119                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          119                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        93000                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            93119                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     19661129                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14718752855                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14738413984                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     19661129                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14718752855                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14738413984                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.334270                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.111919                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.112015                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.334270                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.111919                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.112015                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 165219.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 158266.159731                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 158275.045737                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 165219.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 158266.159731                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 158275.045737                       # average overall mshr miss latency
system.l2.replacements                          92607                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       644936                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           644936                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       644936                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       644936                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          278                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              278                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          278                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          278                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            366035                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                366035                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           92979                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               92979                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  15987299655                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15987299655                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        459014                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            459014                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.202562                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.202562                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 171945.274255                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 171945.274255                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        92979                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          92979                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  14714843391                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14714843391                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.202562                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.202562                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 158259.858581                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 158259.858581                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            237                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                237                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          119                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              119                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     21290640                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     21290640                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          356                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            356                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.334270                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.334270                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 178912.941176                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 178912.941176                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          119                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          119                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     19661129                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     19661129                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.334270                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.334270                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 165219.571429                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 165219.571429                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        371920                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            371920                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           22                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              22                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      4335500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      4335500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       371942                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        371942                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.000059                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000059                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 197068.181818                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 197068.181818                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           21                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           21                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      3909464                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      3909464                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.000056                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 186164.952381                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 186164.952381                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 118179924432                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   511.016756                       # Cycle average of tags in use
system.l2.tags.total_refs                     1476560                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     93119                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.856699                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    155000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         1.484046                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       509.532710                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.002899                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.995181                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998080                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          431                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3046241                       # Number of tag accesses
system.l2.tags.data_accesses                  3046241                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 118179924432                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1479568.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1904.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1488000.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000645819414                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        46235                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        46236                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1701477                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1437005                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       93119                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      92473                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1489904                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1479568                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      16.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      37.51                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         9                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1489904                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::9                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::10                    0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1479568                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::9                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::10                   0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   93103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   93103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   93104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   93104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   93105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   93105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   93105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   93106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   93106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   93107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  93107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  93107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  93108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  93108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  93108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  93109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                     10                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  46236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  46236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  46236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  46236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  46236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  46236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  46236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  46236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  46236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  46236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  46236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  46236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  46236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  46236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  46236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  46236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  46236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  46236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  46236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  46236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  46236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  46236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  46236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  46236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  46236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  46236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  46236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  46236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  46236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  46236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  46236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  46236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        46236                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.223895                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.008165                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     46.658679                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         46235    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         46236                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        46235                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      32.000022                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     32.000021                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.004651                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32            46234    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         46235                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                95353856                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             94692352                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    806.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    801.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  118179674974                       # Total gap between requests
system.mem_ctrls.avgGap                     636771.39                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       121856                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     95232000                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     94689728                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 1031105.753245892352                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 805822143.293008327484                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 801233614.381636261940                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1904                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      1488000                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1479568                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    144958704                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 109788686082                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3067579898377                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     76133.77                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     73782.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2073294.30                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       121856                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     95232000                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      95353856                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       121856                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       121856                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     94692352                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     94692352                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          119                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        93000                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          93119                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        92473                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         92473                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      1031106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    805822143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        806853249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      1031106                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1031106                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    801255818                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       801255818                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    801255818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      1031106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    805822143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1608109067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1489904                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1479527                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        93168                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        93104                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        93040                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        93088                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        93072                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        93136                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        93104                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        93120                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        93280                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        93136                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        93072                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        93072                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        93120                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        93120                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        93184                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        93088                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        92464                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        92528                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        92464                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        92480                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        92448                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        92496                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        92544                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        92544                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        92544                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        92519                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        92416                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             81997944786                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            7449520000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       109933644786                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                55035.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           73785.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1395965                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1374355                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            93.69                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.89                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       199111                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   954.460497                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   854.304133                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   234.768990                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        11666      5.86%      5.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          336      0.17%      6.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          746      0.37%      6.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          535      0.27%      6.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          766      0.38%      7.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          483      0.24%      7.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          626      0.31%      7.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        12115      6.08%     13.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       171838     86.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       199111                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              95353856                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           94689728                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              806.853249                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              801.233614                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   12.56                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                6.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               6.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               93.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 118179924432                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       711008340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       377909895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     5318100480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    3862632960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 9329005920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  15198814020                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  32582099040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   67379570655                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   570.143965                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  83794713042                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3946241932                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  30438969458                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       710644200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       377716350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     5319814080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    3860497980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 9329005920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  15186700950                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  32592328320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   67376707800                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   570.119740                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  83821500138                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3946167200                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  30412257094                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 118179924432                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                140                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        92473                       # Transaction distribution
system.membus.trans_dist::CleanEvict               79                       # Transaction distribution
system.membus.trans_dist::ReadExReq             92979                       # Transaction distribution
system.membus.trans_dist::ReadExResp            92979                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           140                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       278790                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 278790                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    190046208                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               190046208                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             93128                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   93128    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               93128                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 118179924432                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          6179157484                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6102111279                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            372298                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       737409                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          300                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          186122                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           459014                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          459014                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           356                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       371942                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1012                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2492836                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2493848                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       671744                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   1511313408                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             1511985152                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           92607                       # Total snoops (count)
system.tol2bus.snoopTraffic                  94692352                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           923919                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.201350                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.401009                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 737888     79.87%     79.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 186031     20.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             923919                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 118179924432                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        14880828696                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           7835916                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       18290173182                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            15.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
