/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [7:0] celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [11:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [9:0] celloutsig_0_17z;
  wire [18:0] celloutsig_0_18z;
  reg [16:0] celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [7:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [5:0] celloutsig_0_42z;
  wire [9:0] celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire [8:0] celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [11:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [22:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [13:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_41z = ~celloutsig_0_6z;
  assign celloutsig_1_5z = ~celloutsig_1_2z;
  assign celloutsig_1_9z = ~in_data[112];
  assign celloutsig_0_9z = ~celloutsig_0_1z[5];
  assign celloutsig_0_2z = ~in_data[51];
  assign celloutsig_0_0z = in_data[48:45] <= in_data[33:30];
  assign celloutsig_0_3z = in_data[86:82] <= celloutsig_0_1z[9:5];
  assign celloutsig_1_3z = in_data[127:103] <= in_data[167:143];
  assign celloutsig_1_6z = celloutsig_1_4z[11:6] <= { celloutsig_1_4z[6:2], celloutsig_1_0z };
  assign celloutsig_0_5z = { celloutsig_0_1z[11:3], celloutsig_0_4z } <= celloutsig_0_1z[15:6];
  assign celloutsig_1_16z = { celloutsig_1_7z[10:2], celloutsig_1_5z, celloutsig_1_3z } <= { in_data[105:103], celloutsig_1_0z, celloutsig_1_14z, celloutsig_1_10z };
  assign celloutsig_0_12z = celloutsig_0_11z[10:6] <= in_data[63:59];
  assign celloutsig_0_24z = in_data[26:20] <= celloutsig_0_18z[12:6];
  assign celloutsig_0_42z = celloutsig_0_6z ? celloutsig_0_14z[11:6] : celloutsig_0_26z[5:0];
  assign celloutsig_1_4z = celloutsig_1_2z ? { in_data[173:154], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z } : { in_data[144:128], celloutsig_1_3z, celloutsig_1_1z, 1'h0, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_10z = celloutsig_1_2z ? in_data[163:158] : { celloutsig_1_4z[12:8], celloutsig_1_9z };
  assign celloutsig_1_11z = celloutsig_1_3z ? celloutsig_1_7z[10:2] : { celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_1_18z = celloutsig_1_0z ? { in_data[165:155], celloutsig_1_1z } : { celloutsig_1_6z, 2'h0, celloutsig_1_16z, 1'h0, celloutsig_1_15z, celloutsig_1_10z };
  assign celloutsig_0_11z = celloutsig_0_10z[7] ? { in_data[70:62], celloutsig_0_8z, celloutsig_0_6z } : { celloutsig_0_1z[13:6], celloutsig_0_41z, celloutsig_0_9z, celloutsig_0_41z };
  assign celloutsig_0_14z = celloutsig_0_1z[0] ? { celloutsig_0_11z[9], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_10z, 1'h1 } : { celloutsig_0_11z[10:1], celloutsig_0_13z, celloutsig_0_8z };
  assign celloutsig_0_43z = { celloutsig_0_18z[13:7], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_24z } | { celloutsig_0_10z[6:1], celloutsig_0_32z, celloutsig_0_32z, celloutsig_0_37z, celloutsig_0_23z };
  assign celloutsig_1_7z = in_data[113:100] | in_data[152:139];
  assign celloutsig_0_17z = { celloutsig_0_10z[3:0], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_8z } | { celloutsig_0_1z[15:7], celloutsig_0_5z };
  assign celloutsig_0_18z = { in_data[10:6], celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_9z } | { celloutsig_0_17z[8:5], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_12z };
  assign celloutsig_0_26z = { celloutsig_0_10z[6:0], celloutsig_0_15z } | { celloutsig_0_17z[7:5], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_24z, celloutsig_0_41z, celloutsig_0_12z };
  assign celloutsig_1_2z = | { celloutsig_1_0z, in_data[174:162] };
  assign celloutsig_1_15z = | { celloutsig_1_11z[3:0], celloutsig_1_3z, celloutsig_1_0z, in_data[174:162] };
  assign celloutsig_0_6z = | { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_8z = | { celloutsig_0_5z, celloutsig_0_4z, in_data[85:83], celloutsig_0_0z };
  assign celloutsig_0_23z = | { celloutsig_0_22z, celloutsig_0_18z[7:5], celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_31z = | { celloutsig_0_24z, celloutsig_0_18z[8:5] };
  assign celloutsig_0_37z = ~^ { celloutsig_0_26z[3:0], celloutsig_0_15z, celloutsig_0_23z, celloutsig_0_32z, celloutsig_0_31z, celloutsig_0_5z };
  assign celloutsig_0_4z = ~^ in_data[93:89];
  assign celloutsig_1_1z = ~^ in_data[113:109];
  assign celloutsig_1_8z = ~^ celloutsig_1_7z[12:0];
  assign celloutsig_0_13z = ~^ celloutsig_0_10z;
  assign celloutsig_0_32z = ~^ { celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_23z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_1_0z = ~((in_data[108] & in_data[162]) | in_data[183]);
  assign celloutsig_1_14z = ~((celloutsig_1_5z & celloutsig_1_3z) | celloutsig_1_11z[6]);
  assign celloutsig_1_19z = ~((celloutsig_1_15z & celloutsig_1_8z) | celloutsig_1_16z);
  assign celloutsig_0_15z = ~((celloutsig_0_13z & celloutsig_0_3z) | celloutsig_0_3z);
  assign celloutsig_0_22z = ~((celloutsig_0_18z[9] & in_data[12]) | celloutsig_0_4z);
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_10z = 8'h00;
    else if (!clkin_data[0]) celloutsig_0_10z = in_data[38:31];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_1z = 17'h00000;
    else if (clkin_data[0]) celloutsig_0_1z = in_data[61:45];
  assign { out_data[139:128], out_data[96], out_data[37:32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_42z, celloutsig_0_43z };
endmodule
