# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Alan/Documents/UW/EE371/lab3/task1 {C:/Users/Alan/Documents/UW/EE371/lab3/task1/line_drawer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:17 on Feb 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alan/Documents/UW/EE371/lab3/task1" C:/Users/Alan/Documents/UW/EE371/lab3/task1/line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 16:57:17 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Alan/Documents/UW/EE371/lab3/task1 {C:/Users/Alan/Documents/UW/EE371/lab3/task1/VGA_framebuffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:17 on Feb 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alan/Documents/UW/EE371/lab3/task1" C:/Users/Alan/Documents/UW/EE371/lab3/task1/VGA_framebuffer.sv 
# -- Compiling module VGA_framebuffer
# 
# Top level modules:
# 	VGA_framebuffer
# End time: 16:57:17 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Alan/Documents/UW/EE371/lab3/task1 {C:/Users/Alan/Documents/UW/EE371/lab3/task1/DE1_SoC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:17 on Feb 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alan/Documents/UW/EE371/lab3/task1" C:/Users/Alan/Documents/UW/EE371/lab3/task1/DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 16:57:17 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.DE1_SoC_testbench
# vsim work.DE1_SoC_testbench 
# Start time: 16:57:20 on Feb 11,2022
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.VGA_framebuffer
# Loading work.line_drawer
add wave -position end  sim:/DE1_SoC_testbench/dut/x
add wave -position end  sim:/DE1_SoC_testbench/dut/x0
add wave -position end  sim:/DE1_SoC_testbench/dut/x1
add wave -position end  sim:/DE1_SoC_testbench/dut/y
add wave -position end  sim:/DE1_SoC_testbench/dut/y0
add wave -position end  sim:/DE1_SoC_testbench/dut/y1
add wave -position end  sim:/DE1_SoC_testbench/dut/pixel_color
run -all
# ** Note: $stop    : C:/Users/Alan/Documents/UW/EE371/lab3/task1/DE1_SoC.sv(110)
#    Time: 11050 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at C:/Users/Alan/Documents/UW/EE371/lab3/task1/DE1_SoC.sv line 110
# End time: 16:57:49 on Feb 11,2022, Elapsed time: 0:00:29
# Errors: 0, Warnings: 0
