[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~EXStage|EXStage>io_MEM_ALUData",
    "sources":[
      "~EXStage|EXStage>io_ID_ID_A_WordALUEn",
      "~EXStage|EXStage>io_ID_ID_A_WordALUOP",
      "~EXStage|EXStage>io_ID_ID_A_ALUOP",
      "~EXStage|EXStage>io_ID_ID_B_Imm",
      "~EXStage|EXStage>io_ID_ID_A_ALUSrc1Ctrl",
      "~EXStage|EXStage>io_ID_ID_A_ALUSrc2Ctrl",
      "~EXStage|EXStage>io_ID_ID_B_RData2",
      "~EXStage|EXStage>io_ID_ID_B_PC",
      "~EXStage|EXStage>io_ID_ID_B_RData1"
    ]
  }
]