// Seed: 1608733477
module module_0;
  always repeat (id_1) @(1 ** 1 | 1 | id_1);
endmodule
module module_1 (
    input tri0 id_0,
    output logic id_1,
    output supply0 id_2,
    input uwire id_3,
    input wire id_4,
    input wor id_5,
    input supply1 id_6,
    output wor id_7
);
  always #1 begin
    id_1 <= 1'b0 & id_5;
  end
  module_0();
endmodule
module module_2 (
    input tri id_0,
    input tri1 id_1,
    input supply0 id_2,
    output supply1 id_3
);
  tri0 id_5;
  assign id_5 = 1;
  tri0 id_6, id_7;
  wire id_8;
  module_0();
  assign id_7 = "" ? id_6 : 1;
endmodule
