$date
	Sun Oct 23 00:49:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#303065
b1010 !
1"
#303066
b1010 &
b1010 %
1$
#303067
0"
#303070
b101 &
b101 %
#303074
b10000 &
b10000 %
#303078
b1000 &
b1000 %
#303082
b100 &
b100 %
#303086
b10 &
b10 %
#303090
b1 &
b1 %
1#
#303094
b0 &
0#
b0 %
0$
#1272079
b11100 !
1"
#1272082
b11100 &
b11100 %
1$
#1272083
0"
#1272086
b1110 &
b1110 %
#1272090
b111 &
b111 %
#1272094
b10110 &
b10110 %
#1272098
b1011 &
b1011 %
#1272102
b100010 &
b100010 %
#1272106
b10001 &
b10001 %
#1272110
b110100 &
b110100 %
#1272114
b11010 &
b11010 %
#1272118
b1101 &
b1101 %
#1272122
b101000 &
b101000 %
#1272126
b10100 &
b10100 %
#1272130
b1010 &
b1010 %
#1272134
b101 &
b101 %
#1272138
b10000 &
b10000 %
#1272142
b1000 &
b1000 %
#1272146
b100 &
b100 %
#1272150
b10 &
b10 %
#1272154
b1 &
b1 %
1#
#1272158
b0 &
0#
b0 %
0$
#2346111
b10101 !
1"
#2346114
b10101 &
b10101 %
1$
#2346115
0"
#2346118
b1000000 &
b1000000 %
#2346122
b100000 &
b100000 %
#2346126
b10000 &
b10000 %
#2346130
b1000 &
b1000 %
#2346134
b100 &
b100 %
#2346138
b10 &
b10 %
#2346142
b1 &
1#
b1 %
#2346146
b0 &
b0 %
0#
0$
#4500012
