Classic Timing Analyzer report for registerAsyncClear
Wed Apr 27 22:59:35 2011
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                             ;
+------------------------------+-------+---------------+-------------+------------------------------------+------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From                               ; To                                 ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------------------------------------+------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.974 ns    ; input[2]                           ; ffdLoad:\registers:2:bitRegister|Q ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.680 ns   ; ffdLoad:\registers:3:bitRegister|Q ; output[3]                          ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.991 ns   ; Load                               ; ffdLoad:\registers:3:bitRegister|Q ; --         ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;             ;                                    ;                                    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------------------------------------+------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------+
; tsu                                                                                          ;
+-------+--------------+------------+----------+------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To                                 ; To Clock ;
+-------+--------------+------------+----------+------------------------------------+----------+
; N/A   ; None         ; 4.974 ns   ; input[2] ; ffdLoad:\registers:2:bitRegister|Q ; clk      ;
; N/A   ; None         ; 4.946 ns   ; input[1] ; ffdLoad:\registers:1:bitRegister|Q ; clk      ;
; N/A   ; None         ; 4.568 ns   ; input[3] ; ffdLoad:\registers:3:bitRegister|Q ; clk      ;
; N/A   ; None         ; 4.510 ns   ; input[0] ; ffdLoad:\registers:0:bitRegister|Q ; clk      ;
; N/A   ; None         ; 4.239 ns   ; Load     ; ffdLoad:\registers:0:bitRegister|Q ; clk      ;
; N/A   ; None         ; 4.239 ns   ; Load     ; ffdLoad:\registers:1:bitRegister|Q ; clk      ;
; N/A   ; None         ; 4.239 ns   ; Load     ; ffdLoad:\registers:2:bitRegister|Q ; clk      ;
; N/A   ; None         ; 4.239 ns   ; Load     ; ffdLoad:\registers:3:bitRegister|Q ; clk      ;
+-------+--------------+------------+----------+------------------------------------+----------+


+-------------------------------------------------------------------------------------------------+
; tco                                                                                             ;
+-------+--------------+------------+------------------------------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From                               ; To        ; From Clock ;
+-------+--------------+------------+------------------------------------+-----------+------------+
; N/A   ; None         ; 10.680 ns  ; ffdLoad:\registers:3:bitRegister|Q ; output[3] ; clk        ;
; N/A   ; None         ; 9.900 ns   ; ffdLoad:\registers:0:bitRegister|Q ; output[0] ; clk        ;
; N/A   ; None         ; 8.887 ns   ; ffdLoad:\registers:2:bitRegister|Q ; output[2] ; clk        ;
; N/A   ; None         ; 8.477 ns   ; ffdLoad:\registers:1:bitRegister|Q ; output[1] ; clk        ;
+-------+--------------+------------+------------------------------------+-----------+------------+


+----------------------------------------------------------------------------------------------------+
; th                                                                                                 ;
+---------------+-------------+-----------+----------+------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To                                 ; To Clock ;
+---------------+-------------+-----------+----------+------------------------------------+----------+
; N/A           ; None        ; -3.991 ns ; Load     ; ffdLoad:\registers:0:bitRegister|Q ; clk      ;
; N/A           ; None        ; -3.991 ns ; Load     ; ffdLoad:\registers:1:bitRegister|Q ; clk      ;
; N/A           ; None        ; -3.991 ns ; Load     ; ffdLoad:\registers:2:bitRegister|Q ; clk      ;
; N/A           ; None        ; -3.991 ns ; Load     ; ffdLoad:\registers:3:bitRegister|Q ; clk      ;
; N/A           ; None        ; -4.262 ns ; input[0] ; ffdLoad:\registers:0:bitRegister|Q ; clk      ;
; N/A           ; None        ; -4.320 ns ; input[3] ; ffdLoad:\registers:3:bitRegister|Q ; clk      ;
; N/A           ; None        ; -4.698 ns ; input[1] ; ffdLoad:\registers:1:bitRegister|Q ; clk      ;
; N/A           ; None        ; -4.726 ns ; input[2] ; ffdLoad:\registers:2:bitRegister|Q ; clk      ;
+---------------+-------------+-----------+----------+------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Apr 27 22:59:35 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off registerAsyncClear -c registerAsyncClear --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: No valid register-to-register data paths exist for clock "clk"
Info: tsu for register "ffdLoad:\registers:2:bitRegister|Q" (data pin = "input[2]", clock pin = "clk") is 4.974 ns
    Info: + Longest pin to register delay is 7.866 ns
        Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_C1; Fanout = 1; PIN Node = 'input[2]'
        Info: 2: + IC(6.708 ns) + CELL(0.178 ns) = 7.770 ns; Loc. = LCCOMB_X40_Y10_N4; Fanout = 1; COMB Node = 'ffdLoad:\registers:2:bitRegister|Q~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.866 ns; Loc. = LCFF_X40_Y10_N5; Fanout = 1; REG Node = 'ffdLoad:\registers:2:bitRegister|Q'
        Info: Total cell delay = 1.158 ns ( 14.72 % )
        Info: Total interconnect delay = 6.708 ns ( 85.28 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.854 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X40_Y10_N5; Fanout = 1; REG Node = 'ffdLoad:\registers:2:bitRegister|Q'
        Info: Total cell delay = 1.628 ns ( 57.04 % )
        Info: Total interconnect delay = 1.226 ns ( 42.96 % )
Info: tco from clock "clk" to destination pin "output[3]" through register "ffdLoad:\registers:3:bitRegister|Q" is 10.680 ns
    Info: + Longest clock path from clock "clk" to source register is 2.854 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X40_Y10_N23; Fanout = 1; REG Node = 'ffdLoad:\registers:3:bitRegister|Q'
        Info: Total cell delay = 1.628 ns ( 57.04 % )
        Info: Total interconnect delay = 1.226 ns ( 42.96 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 7.549 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y10_N23; Fanout = 1; REG Node = 'ffdLoad:\registers:3:bitRegister|Q'
        Info: 2: + IC(4.729 ns) + CELL(2.820 ns) = 7.549 ns; Loc. = PIN_H5; Fanout = 0; PIN Node = 'output[3]'
        Info: Total cell delay = 2.820 ns ( 37.36 % )
        Info: Total interconnect delay = 4.729 ns ( 62.64 % )
Info: th for register "ffdLoad:\registers:0:bitRegister|Q" (data pin = "Load", clock pin = "clk") is -3.991 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.854 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X40_Y10_N1; Fanout = 1; REG Node = 'ffdLoad:\registers:0:bitRegister|Q'
        Info: Total cell delay = 1.628 ns ( 57.04 % )
        Info: Total interconnect delay = 1.226 ns ( 42.96 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 7.131 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 4; PIN Node = 'Load'
        Info: 2: + IC(5.509 ns) + CELL(0.758 ns) = 7.131 ns; Loc. = LCFF_X40_Y10_N1; Fanout = 1; REG Node = 'ffdLoad:\registers:0:bitRegister|Q'
        Info: Total cell delay = 1.622 ns ( 22.75 % )
        Info: Total interconnect delay = 5.509 ns ( 77.25 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 176 megabytes
    Info: Processing ended: Wed Apr 27 22:59:35 2011
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


