<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ar5210desc.h source code [netbsd/sys/external/isc/atheros_hal/dist/ar5210/ar5210desc.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="ar5210_desc "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/external/isc/atheros_hal/dist/ar5210/ar5210desc.h'; var root_path = '../../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../..'>netbsd</a>/<a href='../../../../..'>sys</a>/<a href='../../../..'>external</a>/<a href='../../..'>isc</a>/<a href='../..'>atheros_hal</a>/<a href='..'>dist</a>/<a href='./'>ar5210</a>/<a href='ar5210desc.h.html'>ar5210desc.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright (c) 2002-2008 Sam Leffler, Errno Consulting</i></td></tr>
<tr><th id="3">3</th><td><i> * Copyright (c) 2002-2004 Atheros Communications, Inc.</i></td></tr>
<tr><th id="4">4</th><td><i> *</i></td></tr>
<tr><th id="5">5</th><td><i> * Permission to use, copy, modify, and/or distribute this software for any</i></td></tr>
<tr><th id="6">6</th><td><i> * purpose with or without fee is hereby granted, provided that the above</i></td></tr>
<tr><th id="7">7</th><td><i> * copyright notice and this permission notice appear in all copies.</i></td></tr>
<tr><th id="8">8</th><td><i> *</i></td></tr>
<tr><th id="9">9</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES</i></td></tr>
<tr><th id="10">10</th><td><i> * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF</i></td></tr>
<tr><th id="11">11</th><td><i> * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR</i></td></tr>
<tr><th id="12">12</th><td><i> * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES</i></td></tr>
<tr><th id="13">13</th><td><i> * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN</i></td></tr>
<tr><th id="14">14</th><td><i> * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF</i></td></tr>
<tr><th id="15">15</th><td><i> * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.</i></td></tr>
<tr><th id="16">16</th><td><i> *</i></td></tr>
<tr><th id="17">17</th><td><i> * $Id: ar5210desc.h,v 1.1.1.1 2008/12/11 04:46:29 alc Exp $</i></td></tr>
<tr><th id="18">18</th><td><i> */</i></td></tr>
<tr><th id="19">19</th><td><u>#<span data-ppcond="19">ifndef</span> <span class="macro" data-ref="_M/_DEV_ATH_AR5210DESC_H">_DEV_ATH_AR5210DESC_H</span></u></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/_DEV_ATH_AR5210DESC_H" data-ref="_M/_DEV_ATH_AR5210DESC_H">_DEV_ATH_AR5210DESC_H</dfn></u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../ah_desc.h.html">"ah_desc.h"</a></u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><i>/*</i></td></tr>
<tr><th id="25">25</th><td><i> * Defintions for the DMA descriptors used by the Atheros</i></td></tr>
<tr><th id="26">26</th><td><i> * AR5210/AR5211 and AR5110 Wireless Lan controller parts.</i></td></tr>
<tr><th id="27">27</th><td><i> */</i></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><i>/* DMA descriptors */</i></td></tr>
<tr><th id="30">30</th><td><b>struct</b> <dfn class="type def" id="ar5210_desc" title='ar5210_desc' data-ref="ar5210_desc" data-ref-filename="ar5210_desc">ar5210_desc</dfn> {</td></tr>
<tr><th id="31">31</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar5210_desc::ds_link" title='ar5210_desc::ds_link' data-ref="ar5210_desc::ds_link" data-ref-filename="ar5210_desc..ds_link">ds_link</dfn>;	<i>/* link pointer */</i></td></tr>
<tr><th id="32">32</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar5210_desc::ds_data" title='ar5210_desc::ds_data' data-ref="ar5210_desc::ds_data" data-ref-filename="ar5210_desc..ds_data">ds_data</dfn>;	<i>/* data buffer pointer */</i></td></tr>
<tr><th id="33">33</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar5210_desc::ds_ctl0" title='ar5210_desc::ds_ctl0' data-ref="ar5210_desc::ds_ctl0" data-ref-filename="ar5210_desc..ds_ctl0">ds_ctl0</dfn>;	<i>/* DMA control 0 */</i></td></tr>
<tr><th id="34">34</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar5210_desc::ds_ctl1" title='ar5210_desc::ds_ctl1' data-ref="ar5210_desc::ds_ctl1" data-ref-filename="ar5210_desc..ds_ctl1">ds_ctl1</dfn>;	<i>/* DMA control 1 */</i></td></tr>
<tr><th id="35">35</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar5210_desc::ds_status0" title='ar5210_desc::ds_status0' data-ref="ar5210_desc::ds_status0" data-ref-filename="ar5210_desc..ds_status0">ds_status0</dfn>;	<i>/* DMA status 0 */</i></td></tr>
<tr><th id="36">36</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar5210_desc::ds_status1" title='ar5210_desc::ds_status1' data-ref="ar5210_desc::ds_status1" data-ref-filename="ar5210_desc..ds_status1">ds_status1</dfn>;	<i>/* DMA status 1 */</i></td></tr>
<tr><th id="37">37</th><td>} <a class="macro" href="../../../../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="38">38</th><td><u>#define	<dfn class="macro" id="_M/AR5210DESC" data-ref="_M/AR5210DESC">AR5210DESC</dfn>(_ds)	((struct ar5210_desc *)(_ds))</u></td></tr>
<tr><th id="39">39</th><td><u>#define	<dfn class="macro" id="_M/AR5210DESC_CONST" data-ref="_M/AR5210DESC_CONST">AR5210DESC_CONST</dfn>(_ds)	((const struct ar5210_desc *)(_ds))</u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><i>/* TX ds_ctl0 */</i></td></tr>
<tr><th id="42">42</th><td><u>#define	<dfn class="macro" id="_M/AR_FrameLen" data-ref="_M/AR_FrameLen">AR_FrameLen</dfn>		0x00000fff	/* frame length */</u></td></tr>
<tr><th id="43">43</th><td><u>#define	<dfn class="macro" id="_M/AR_HdrLen" data-ref="_M/AR_HdrLen">AR_HdrLen</dfn>		0x0003f000	/* header length */</u></td></tr>
<tr><th id="44">44</th><td><u>#define	<dfn class="macro" id="_M/AR_HdrLen_S" data-ref="_M/AR_HdrLen_S">AR_HdrLen_S</dfn>		12</u></td></tr>
<tr><th id="45">45</th><td><u>#define	<dfn class="macro" id="_M/AR_XmitRate" data-ref="_M/AR_XmitRate">AR_XmitRate</dfn>		0x003c0000	/* txrate */</u></td></tr>
<tr><th id="46">46</th><td><u>#define	<dfn class="macro" id="_M/AR_XmitRate_S" data-ref="_M/AR_XmitRate_S">AR_XmitRate_S</dfn>		18</u></td></tr>
<tr><th id="47">47</th><td><u>#define	<dfn class="macro" id="_M/AR_Rate_6M" data-ref="_M/AR_Rate_6M">AR_Rate_6M</dfn>		0xb</u></td></tr>
<tr><th id="48">48</th><td><u>#define	<dfn class="macro" id="_M/AR_Rate_9M" data-ref="_M/AR_Rate_9M">AR_Rate_9M</dfn>		0xf</u></td></tr>
<tr><th id="49">49</th><td><u>#define	<dfn class="macro" id="_M/AR_Rate_12M" data-ref="_M/AR_Rate_12M">AR_Rate_12M</dfn>		0xa</u></td></tr>
<tr><th id="50">50</th><td><u>#define	<dfn class="macro" id="_M/AR_Rate_18M" data-ref="_M/AR_Rate_18M">AR_Rate_18M</dfn>		0xe</u></td></tr>
<tr><th id="51">51</th><td><u>#define	<dfn class="macro" id="_M/AR_Rate_24M" data-ref="_M/AR_Rate_24M">AR_Rate_24M</dfn>		0x9</u></td></tr>
<tr><th id="52">52</th><td><u>#define	<dfn class="macro" id="_M/AR_Rate_36M" data-ref="_M/AR_Rate_36M">AR_Rate_36M</dfn>		0xd</u></td></tr>
<tr><th id="53">53</th><td><u>#define	<dfn class="macro" id="_M/AR_Rate_48M" data-ref="_M/AR_Rate_48M">AR_Rate_48M</dfn>		0x8</u></td></tr>
<tr><th id="54">54</th><td><u>#define	<dfn class="macro" id="_M/AR_Rate_54M" data-ref="_M/AR_Rate_54M">AR_Rate_54M</dfn>		0xc</u></td></tr>
<tr><th id="55">55</th><td><u>#define	<dfn class="macro" id="_M/AR_RTSCTSEnable" data-ref="_M/AR_RTSCTSEnable">AR_RTSCTSEnable</dfn>		0x00400000	/* RTS/CTS enable */</u></td></tr>
<tr><th id="56">56</th><td><u>#define	<dfn class="macro" id="_M/AR_LongPkt" data-ref="_M/AR_LongPkt">AR_LongPkt</dfn>		0x00800000	/* long packet indication */</u></td></tr>
<tr><th id="57">57</th><td><u>#define	<dfn class="macro" id="_M/AR_ClearDestMask" data-ref="_M/AR_ClearDestMask">AR_ClearDestMask</dfn>	0x01000000	/* Clear destination mask bit */</u></td></tr>
<tr><th id="58">58</th><td><u>#define	<dfn class="macro" id="_M/AR_AntModeXmit" data-ref="_M/AR_AntModeXmit">AR_AntModeXmit</dfn>		0x02000000	/* TX antenna seslection */</u></td></tr>
<tr><th id="59">59</th><td><u>#define	<dfn class="macro" id="_M/AR_FrmType" data-ref="_M/AR_FrmType">AR_FrmType</dfn>		0x1c000000	/* frame type indication */</u></td></tr>
<tr><th id="60">60</th><td><u>#define	<dfn class="macro" id="_M/AR_Frm_Normal" data-ref="_M/AR_Frm_Normal">AR_Frm_Normal</dfn>		0x00000000	/* normal frame */</u></td></tr>
<tr><th id="61">61</th><td><u>#define	<dfn class="macro" id="_M/AR_Frm_ATIM" data-ref="_M/AR_Frm_ATIM">AR_Frm_ATIM</dfn>		0x04000000	/* ATIM frame */</u></td></tr>
<tr><th id="62">62</th><td><u>#define	<dfn class="macro" id="_M/AR_Frm_PSPOLL" data-ref="_M/AR_Frm_PSPOLL">AR_Frm_PSPOLL</dfn>		0x08000000	/* PS poll frame */</u></td></tr>
<tr><th id="63">63</th><td><u>#define	<dfn class="macro" id="_M/AR_Frm_NoDelay" data-ref="_M/AR_Frm_NoDelay">AR_Frm_NoDelay</dfn>		0x0c000000	/* no delay data */</u></td></tr>
<tr><th id="64">64</th><td><u>#define	<dfn class="macro" id="_M/AR_Frm_PIFS" data-ref="_M/AR_Frm_PIFS">AR_Frm_PIFS</dfn>		0x10000000	/* PIFS data */</u></td></tr>
<tr><th id="65">65</th><td><u>#define	<dfn class="macro" id="_M/AR_TxInterReq" data-ref="_M/AR_TxInterReq">AR_TxInterReq</dfn>		0x20000000	/* TX interrupt request */</u></td></tr>
<tr><th id="66">66</th><td><u>#define	<dfn class="macro" id="_M/AR_EncryptKeyValid" data-ref="_M/AR_EncryptKeyValid">AR_EncryptKeyValid</dfn>	0x40000000	/* EncryptKeyIdx is valid */</u></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><i>/* TX ds_ctl1 */</i></td></tr>
<tr><th id="69">69</th><td><u>#define	<dfn class="macro" id="_M/AR_BufLen" data-ref="_M/AR_BufLen">AR_BufLen</dfn>		0x00000fff	/* data buffer length */</u></td></tr>
<tr><th id="70">70</th><td><u>#define	<dfn class="macro" id="_M/AR_More" data-ref="_M/AR_More">AR_More</dfn>			0x00001000	/* more desc in this frame */</u></td></tr>
<tr><th id="71">71</th><td><u>#define	<dfn class="macro" id="_M/AR_EncryptKeyIdx" data-ref="_M/AR_EncryptKeyIdx">AR_EncryptKeyIdx</dfn>	0x0007e000	/* ecnrypt key table index */</u></td></tr>
<tr><th id="72">72</th><td><u>#define	<dfn class="macro" id="_M/AR_EncryptKeyIdx_S" data-ref="_M/AR_EncryptKeyIdx_S">AR_EncryptKeyIdx_S</dfn>	13</u></td></tr>
<tr><th id="73">73</th><td><u>#define	<dfn class="macro" id="_M/AR_RTSDuration" data-ref="_M/AR_RTSDuration">AR_RTSDuration</dfn>		0xfff80000	/* lower 13bit of duration */</u></td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><i>/* RX ds_ctl1 */</i></td></tr>
<tr><th id="76">76</th><td><i>/*	AR_BufLen		0x00000fff	   data buffer length */</i></td></tr>
<tr><th id="77">77</th><td><u>#define	<dfn class="macro" id="_M/AR_RxInterReq" data-ref="_M/AR_RxInterReq">AR_RxInterReq</dfn>		0x00002000	/* RX interrupt request */</u></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><i>/* TX ds_status0 */</i></td></tr>
<tr><th id="80">80</th><td><u>#define	<dfn class="macro" id="_M/AR_FrmXmitOK" data-ref="_M/AR_FrmXmitOK">AR_FrmXmitOK</dfn>		0x00000001	/* TX success */</u></td></tr>
<tr><th id="81">81</th><td><u>#define	<dfn class="macro" id="_M/AR_ExcessiveRetries" data-ref="_M/AR_ExcessiveRetries">AR_ExcessiveRetries</dfn>	0x00000002	/* excessive retries */</u></td></tr>
<tr><th id="82">82</th><td><u>#define	<dfn class="macro" id="_M/AR_FIFOUnderrun" data-ref="_M/AR_FIFOUnderrun">AR_FIFOUnderrun</dfn>		0x00000004	/* TX FIFO underrun */</u></td></tr>
<tr><th id="83">83</th><td><u>#define	<dfn class="macro" id="_M/AR_Filtered" data-ref="_M/AR_Filtered">AR_Filtered</dfn>		0x00000008	/* TX filter indication */</u></td></tr>
<tr><th id="84">84</th><td><i>/* NB: the spec has the Short+Long retry counts reversed */</i></td></tr>
<tr><th id="85">85</th><td><u>#define	<dfn class="macro" id="_M/AR_LongRetryCnt" data-ref="_M/AR_LongRetryCnt">AR_LongRetryCnt</dfn>		0x000000f0	/* long retry count */</u></td></tr>
<tr><th id="86">86</th><td><u>#define	<dfn class="macro" id="_M/AR_LongRetryCnt_S" data-ref="_M/AR_LongRetryCnt_S">AR_LongRetryCnt_S</dfn>	4</u></td></tr>
<tr><th id="87">87</th><td><u>#define	<dfn class="macro" id="_M/AR_ShortRetryCnt" data-ref="_M/AR_ShortRetryCnt">AR_ShortRetryCnt</dfn>	0x00000f00	/* short retry count */</u></td></tr>
<tr><th id="88">88</th><td><u>#define	<dfn class="macro" id="_M/AR_ShortRetryCnt_S" data-ref="_M/AR_ShortRetryCnt_S">AR_ShortRetryCnt_S</dfn>	8</u></td></tr>
<tr><th id="89">89</th><td><u>#define	<dfn class="macro" id="_M/AR_SendTimestamp" data-ref="_M/AR_SendTimestamp">AR_SendTimestamp</dfn>	0xffff0000	/* TX timestamp */</u></td></tr>
<tr><th id="90">90</th><td><u>#define	<dfn class="macro" id="_M/AR_SendTimestamp_S" data-ref="_M/AR_SendTimestamp_S">AR_SendTimestamp_S</dfn>	16</u></td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td><i>/* RX ds_status0 */</i></td></tr>
<tr><th id="93">93</th><td><u>#define	<dfn class="macro" id="_M/AR_DataLen" data-ref="_M/AR_DataLen">AR_DataLen</dfn>		0x00000fff	/* RX data length */</u></td></tr>
<tr><th id="94">94</th><td><i>/*	AR_More			0x00001000	   more desc in this frame */</i></td></tr>
<tr><th id="95">95</th><td><u>#define	<dfn class="macro" id="_M/AR_RcvAntenna" data-ref="_M/AR_RcvAntenna">AR_RcvAntenna</dfn>		0x00004000	/* received on ant 1 */</u></td></tr>
<tr><th id="96">96</th><td><u>#define	<dfn class="macro" id="_M/AR_RcvRate" data-ref="_M/AR_RcvRate">AR_RcvRate</dfn>		0x00078000	/* reception rate */</u></td></tr>
<tr><th id="97">97</th><td><u>#define	<dfn class="macro" id="_M/AR_RcvRate_S" data-ref="_M/AR_RcvRate_S">AR_RcvRate_S</dfn>		15</u></td></tr>
<tr><th id="98">98</th><td><u>#define	<dfn class="macro" id="_M/AR_RcvSigStrength" data-ref="_M/AR_RcvSigStrength">AR_RcvSigStrength</dfn>	0x07f80000	/* receive signal strength */</u></td></tr>
<tr><th id="99">99</th><td><u>#define	<dfn class="macro" id="_M/AR_RcvSigStrength_S" data-ref="_M/AR_RcvSigStrength_S">AR_RcvSigStrength_S</dfn>	19</u></td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><i>/* TX ds_status1 */</i></td></tr>
<tr><th id="102">102</th><td><u>#define	<dfn class="macro" id="_M/AR_Done" data-ref="_M/AR_Done">AR_Done</dfn>			0x00000001	/* descripter complete */</u></td></tr>
<tr><th id="103">103</th><td><u>#define	<dfn class="macro" id="_M/AR_SeqNum" data-ref="_M/AR_SeqNum">AR_SeqNum</dfn>		0x00001ffe	/* TX sequence number */</u></td></tr>
<tr><th id="104">104</th><td><u>#define	<dfn class="macro" id="_M/AR_AckSigStrength" data-ref="_M/AR_AckSigStrength">AR_AckSigStrength</dfn>	0x001fe000	/* strength of ACK */</u></td></tr>
<tr><th id="105">105</th><td><u>#define	<dfn class="macro" id="_M/AR_AckSigStrength_S" data-ref="_M/AR_AckSigStrength_S">AR_AckSigStrength_S</dfn>	13</u></td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><i>/* RX ds_status1 */</i></td></tr>
<tr><th id="108">108</th><td><i>/*	AR_Done			0x00000001	   descripter complete */</i></td></tr>
<tr><th id="109">109</th><td><u>#define	<dfn class="macro" id="_M/AR_FrmRcvOK" data-ref="_M/AR_FrmRcvOK">AR_FrmRcvOK</dfn>		0x00000002	/* frame reception success */</u></td></tr>
<tr><th id="110">110</th><td><u>#define	<dfn class="macro" id="_M/AR_CRCErr" data-ref="_M/AR_CRCErr">AR_CRCErr</dfn>		0x00000004	/* CRC error */</u></td></tr>
<tr><th id="111">111</th><td><u>#define	<dfn class="macro" id="_M/AR_FIFOOverrun" data-ref="_M/AR_FIFOOverrun">AR_FIFOOverrun</dfn>		0x00000008	/* RX FIFO overrun */</u></td></tr>
<tr><th id="112">112</th><td><u>#define	<dfn class="macro" id="_M/AR_DecryptCRCErr" data-ref="_M/AR_DecryptCRCErr">AR_DecryptCRCErr</dfn>	0x00000010	/* Decryption CRC fiailure */</u></td></tr>
<tr><th id="113">113</th><td><u>#define	<dfn class="macro" id="_M/AR_PHYErr" data-ref="_M/AR_PHYErr">AR_PHYErr</dfn>		0x000000e0	/* PHY error */</u></td></tr>
<tr><th id="114">114</th><td><u>#define	<dfn class="macro" id="_M/AR_PHYErr_S" data-ref="_M/AR_PHYErr_S">AR_PHYErr_S</dfn>		5</u></td></tr>
<tr><th id="115">115</th><td><u>#define	<dfn class="macro" id="_M/AR_PHYErr_NoErr" data-ref="_M/AR_PHYErr_NoErr">AR_PHYErr_NoErr</dfn>		0x00000000	/* No error */</u></td></tr>
<tr><th id="116">116</th><td><u>#define	<dfn class="macro" id="_M/AR_PHYErr_Tim" data-ref="_M/AR_PHYErr_Tim">AR_PHYErr_Tim</dfn>		0x00000020	/* Timing error */</u></td></tr>
<tr><th id="117">117</th><td><u>#define	<dfn class="macro" id="_M/AR_PHYErr_Par" data-ref="_M/AR_PHYErr_Par">AR_PHYErr_Par</dfn>		0x00000040	/* Parity error */</u></td></tr>
<tr><th id="118">118</th><td><u>#define	<dfn class="macro" id="_M/AR_PHYErr_Rate" data-ref="_M/AR_PHYErr_Rate">AR_PHYErr_Rate</dfn>		0x00000060	/* Illegal rate */</u></td></tr>
<tr><th id="119">119</th><td><u>#define	<dfn class="macro" id="_M/AR_PHYErr_Len" data-ref="_M/AR_PHYErr_Len">AR_PHYErr_Len</dfn>		0x00000080	/* Illegal length */</u></td></tr>
<tr><th id="120">120</th><td><u>#define	<dfn class="macro" id="_M/AR_PHYErr_QAM" data-ref="_M/AR_PHYErr_QAM">AR_PHYErr_QAM</dfn>		0x000000a0	/* 64 QAM rate */</u></td></tr>
<tr><th id="121">121</th><td><u>#define	<dfn class="macro" id="_M/AR_PHYErr_Srv" data-ref="_M/AR_PHYErr_Srv">AR_PHYErr_Srv</dfn>		0x000000c0	/* Service bit error */</u></td></tr>
<tr><th id="122">122</th><td><u>#define	<dfn class="macro" id="_M/AR_PHYErr_TOR" data-ref="_M/AR_PHYErr_TOR">AR_PHYErr_TOR</dfn>		0x000000e0	/* Transmit override receive */</u></td></tr>
<tr><th id="123">123</th><td><u>#define	<dfn class="macro" id="_M/AR_KeyIdxValid" data-ref="_M/AR_KeyIdxValid">AR_KeyIdxValid</dfn>		0x00000100	/* decryption key index valid */</u></td></tr>
<tr><th id="124">124</th><td><u>#define	<dfn class="macro" id="_M/AR_KeyIdx" data-ref="_M/AR_KeyIdx">AR_KeyIdx</dfn>		0x00007e00	/* Decryption key index */</u></td></tr>
<tr><th id="125">125</th><td><u>#define	<dfn class="macro" id="_M/AR_KeyIdx_S" data-ref="_M/AR_KeyIdx_S">AR_KeyIdx_S</dfn>		9</u></td></tr>
<tr><th id="126">126</th><td><u>#define	<dfn class="macro" id="_M/AR_RcvTimestamp" data-ref="_M/AR_RcvTimestamp">AR_RcvTimestamp</dfn>		0x0fff8000	/* timestamp */</u></td></tr>
<tr><th id="127">127</th><td><u>#define	<dfn class="macro" id="_M/AR_RcvTimestamp_S" data-ref="_M/AR_RcvTimestamp_S">AR_RcvTimestamp_S</dfn>	15</u></td></tr>
<tr><th id="128">128</th><td><u>#define	<dfn class="macro" id="_M/AR_KeyCacheMiss" data-ref="_M/AR_KeyCacheMiss">AR_KeyCacheMiss</dfn>		0x10000000	/* key cache miss indication */</u></td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td><u>#<span data-ppcond="19">endif</span> /* _DEV_ATH_AR5210DESC_H_ */</u></td></tr>
<tr><th id="131">131</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='ar5210_beacon.c.html'>netbsd/sys/external/isc/atheros_hal/dist/ar5210/ar5210_beacon.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
