Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Nov 24 11:52:28 2018
| Host         : DESKTOP-PTNOPEH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file VISION_wrapper_timing_summary_routed.rpt -pb VISION_wrapper_timing_summary_routed.pb -rpx VISION_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : VISION_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.637        0.000                      0                27151        0.031        0.000                      0                27151        3.750        0.000                       0                  8992  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 5.000}        10.000          100.000         
clk_fpga_1  {0.000 10.000}       20.000          50.000          
clk_fpga_2  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.925        0.000                      0                27040        0.031        0.000                      0                27040        3.750        0.000                       0                  8956  
clk_fpga_1         11.162        0.000                      0                   86        0.183        0.000                      0                   86        9.020        0.000                       0                    36  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    clk_fpga_1          1.637        0.000                      0                   30        0.404        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_1               5.496        0.000                      0                   23        0.420        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.925ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.925ns  (required time - arrival time)
  Source:                 VISION_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.294ns  (logic 0.668ns (10.613%)  route 5.626ns (89.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 12.765 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        1.646     2.940    VISION_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y85         FDRE                                         r  VISION_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.518     3.458 f  VISION_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=44, routed)          4.647     8.105    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/lopt
    SLICE_X70Y37         LUT2 (Prop_lut2_I0_O)        0.150     8.255 r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_4/O
                         net (fo=3, routed)           0.979     9.234    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X3Y6          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        1.586    12.765    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y6          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.115    12.880    
                         clock uncertainty           -0.154    12.726    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.567    12.159    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.159    
                         arrival time                          -9.234    
  -------------------------------------------------------------------
                         slack                                  2.925    

Slack (MET) :             2.984ns  (required time - arrival time)
  Source:                 VISION_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.240ns  (logic 0.668ns (10.705%)  route 5.572ns (89.295%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 12.770 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        1.646     2.940    VISION_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y85         FDRE                                         r  VISION_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.518     3.458 f  VISION_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=44, routed)          4.647     8.105    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/lopt
    SLICE_X70Y37         LUT2 (Prop_lut2_I0_O)        0.150     8.255 r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_4/O
                         net (fo=3, routed)           0.925     9.180    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X3Y7          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        1.591    12.770    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y7          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.115    12.885    
                         clock uncertainty           -0.154    12.731    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.567    12.164    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.164    
                         arrival time                          -9.180    
  -------------------------------------------------------------------
                         slack                                  2.984    

Slack (MET) :             3.094ns  (required time - arrival time)
  Source:                 VISION_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.157ns  (logic 0.642ns (10.427%)  route 5.515ns (89.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        1.646     2.940    VISION_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y85         FDRE                                         r  VISION_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.518     3.458 f  VISION_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=44, routed)          3.624     7.082    VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X74Y46         LUT1 (Prop_lut1_I0_O)        0.124     7.206 r  VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=88, routed)          1.890     9.097    VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/SR[0]
    SLICE_X52Y39         FDRE                                         r  VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        1.480    12.660    VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X52Y39         FDRE                                         r  VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[3]/C
                         clock pessimism              0.115    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X52Y39         FDRE (Setup_fdre_C_R)       -0.429    12.191    VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         12.191    
                         arrival time                          -9.097    
  -------------------------------------------------------------------
                         slack                                  3.094    

Slack (MET) :             3.094ns  (required time - arrival time)
  Source:                 VISION_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.157ns  (logic 0.642ns (10.427%)  route 5.515ns (89.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        1.646     2.940    VISION_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y85         FDRE                                         r  VISION_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.518     3.458 f  VISION_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=44, routed)          3.624     7.082    VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X74Y46         LUT1 (Prop_lut1_I0_O)        0.124     7.206 r  VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=88, routed)          1.890     9.097    VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/SR[0]
    SLICE_X52Y39         FDRE                                         r  VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        1.480    12.660    VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X52Y39         FDRE                                         r  VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[5]/C
                         clock pessimism              0.115    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X52Y39         FDRE (Setup_fdre_C_R)       -0.429    12.191    VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[5]
  -------------------------------------------------------------------
                         required time                         12.191    
                         arrival time                          -9.097    
  -------------------------------------------------------------------
                         slack                                  3.094    

Slack (MET) :             3.094ns  (required time - arrival time)
  Source:                 VISION_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.157ns  (logic 0.642ns (10.427%)  route 5.515ns (89.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        1.646     2.940    VISION_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y85         FDRE                                         r  VISION_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.518     3.458 f  VISION_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=44, routed)          3.624     7.082    VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X74Y46         LUT1 (Prop_lut1_I0_O)        0.124     7.206 r  VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=88, routed)          1.890     9.097    VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/SR[0]
    SLICE_X52Y39         FDRE                                         r  VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        1.480    12.660    VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X52Y39         FDRE                                         r  VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[7]/C
                         clock pessimism              0.115    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X52Y39         FDRE (Setup_fdre_C_R)       -0.429    12.191    VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[7]
  -------------------------------------------------------------------
                         required time                         12.191    
                         arrival time                          -9.097    
  -------------------------------------------------------------------
                         slack                                  3.094    

Slack (MET) :             3.094ns  (required time - arrival time)
  Source:                 VISION_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.157ns  (logic 0.642ns (10.427%)  route 5.515ns (89.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        1.646     2.940    VISION_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y85         FDRE                                         r  VISION_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.518     3.458 f  VISION_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=44, routed)          3.624     7.082    VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X74Y46         LUT1 (Prop_lut1_I0_O)        0.124     7.206 r  VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=88, routed)          1.890     9.097    VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/SR[0]
    SLICE_X52Y39         FDRE                                         r  VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        1.480    12.660    VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X52Y39         FDRE                                         r  VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[9]/C
                         clock pessimism              0.115    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X52Y39         FDRE (Setup_fdre_C_R)       -0.429    12.191    VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[9]
  -------------------------------------------------------------------
                         required time                         12.191    
                         arrival time                          -9.097    
  -------------------------------------------------------------------
                         slack                                  3.094    

Slack (MET) :             3.098ns  (required time - arrival time)
  Source:                 VISION_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.346ns  (logic 1.411ns (22.233%)  route 4.935ns (77.767%))
  Logic Levels:           6  (LUT2=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 12.707 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        1.694     2.988    VISION_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/aclk
    SLICE_X28Y64         FDRE                                         r  VISION_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDRE (Prop_fdre_C_Q)         0.456     3.444 f  VISION_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg[1]/Q
                         net (fo=5, routed)           0.883     4.327    VISION_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg__0[1]
    SLICE_X29Y64         LUT6 (Prop_lut6_I3_O)        0.124     4.451 f  VISION_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/s_axi_bvalid_INST_0_i_1/O
                         net (fo=5, routed)           0.615     5.066    VISION_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/gen_pipelined.mesg_reg_reg[4]
    SLICE_X27Y64         LUT2 (Prop_lut2_I1_O)        0.124     5.190 r  VISION_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/s_axi_bvalid_INST_0/O
                         net (fo=1, routed)           1.100     6.290    VISION_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_send[0]
    SLICE_X50Y65         LUT2 (Prop_lut2_I0_O)        0.124     6.414 r  VISION_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/count_r[5]_i_3/O
                         net (fo=45, routed)          1.037     7.451    VISION_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/p_0_in3_in
    SLICE_X58Y72         LUT5 (Prop_lut5_I3_O)        0.117     7.568 f  VISION_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_rd.fifo_empty_r_i_6__0/O
                         net (fo=1, routed)           0.354     7.922    VISION_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_rd.fifo_empty_r_i_6__0_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I0_O)        0.348     8.270 f  VISION_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_rd.fifo_empty_r_i_3__0/O
                         net (fo=2, routed)           0.564     8.834    VISION_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_rd.fifo_empty_r_i_3__0_n_0
    SLICE_X60Y71         LUT5 (Prop_lut5_I2_O)        0.118     8.952 r  VISION_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.full_r_inv_i_1__0/O
                         net (fo=1, routed)           0.382     9.334    VISION_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1_n_1
    SLICE_X61Y71         FDRE                                         r  VISION_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        1.528    12.707    VISION_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X61Y71         FDRE                                         r  VISION_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
                         clock pessimism              0.129    12.836    
                         clock uncertainty           -0.154    12.682    
    SLICE_X61Y71         FDRE (Setup_fdre_C_D)       -0.249    12.433    VISION_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv
  -------------------------------------------------------------------
                         required time                         12.433    
                         arrival time                          -9.334    
  -------------------------------------------------------------------
                         slack                                  3.098    

Slack (MET) :             3.155ns  (required time - arrival time)
  Source:                 VISION_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.092ns  (logic 0.642ns (10.539%)  route 5.450ns (89.461%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        1.646     2.940    VISION_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y85         FDRE                                         r  VISION_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.518     3.458 f  VISION_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=44, routed)          3.624     7.082    VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X74Y46         LUT1 (Prop_lut1_I0_O)        0.124     7.206 r  VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=88, routed)          1.825     9.032    VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/SR[0]
    SLICE_X52Y33         FDRE                                         r  VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        1.475    12.655    VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X52Y33         FDRE                                         r  VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[23]/C
                         clock pessimism              0.115    12.769    
                         clock uncertainty           -0.154    12.615    
    SLICE_X52Y33         FDRE (Setup_fdre_C_R)       -0.429    12.186    VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[23]
  -------------------------------------------------------------------
                         required time                         12.186    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                  3.155    

Slack (MET) :             3.155ns  (required time - arrival time)
  Source:                 VISION_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.092ns  (logic 0.642ns (10.539%)  route 5.450ns (89.461%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        1.646     2.940    VISION_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y85         FDRE                                         r  VISION_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.518     3.458 f  VISION_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=44, routed)          3.624     7.082    VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X74Y46         LUT1 (Prop_lut1_I0_O)        0.124     7.206 r  VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=88, routed)          1.825     9.032    VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/SR[0]
    SLICE_X52Y33         FDRE                                         r  VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        1.475    12.655    VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X52Y33         FDRE                                         r  VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[24]/C
                         clock pessimism              0.115    12.769    
                         clock uncertainty           -0.154    12.615    
    SLICE_X52Y33         FDRE (Setup_fdre_C_R)       -0.429    12.186    VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[24]
  -------------------------------------------------------------------
                         required time                         12.186    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                  3.155    

Slack (MET) :             3.155ns  (required time - arrival time)
  Source:                 VISION_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.092ns  (logic 0.642ns (10.539%)  route 5.450ns (89.461%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        1.646     2.940    VISION_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y85         FDRE                                         r  VISION_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.518     3.458 f  VISION_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=44, routed)          3.624     7.082    VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X74Y46         LUT1 (Prop_lut1_I0_O)        0.124     7.206 r  VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=88, routed)          1.825     9.032    VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/SR[0]
    SLICE_X52Y33         FDRE                                         r  VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        1.475    12.655    VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X52Y33         FDRE                                         r  VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[25]/C
                         clock pessimism              0.115    12.769    
                         clock uncertainty           -0.154    12.615    
    SLICE_X52Y33         FDRE (Setup_fdre_C_R)       -0.429    12.186    VISION_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[25]
  -------------------------------------------------------------------
                         required time                         12.186    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                  3.155    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 VISION_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1039]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.122%)  route 0.219ns (60.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        0.561     0.896    VISION_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_aclk
    SLICE_X48Y43         FDRE                                         r  VISION_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  VISION_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[14]/Q
                         net (fo=2, routed)           0.219     1.257    VISION_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/S00_AXI_wstrb[3][15]
    SLICE_X51Y44         FDRE                                         r  VISION_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1039]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        0.825     1.191    VISION_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/aclk
    SLICE_X51Y44         FDRE                                         r  VISION_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1039]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X51Y44         FDRE (Hold_fdre_C_D)         0.070     1.226    VISION_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1039]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 VISION_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[4].axi_rdata_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer_reg[1063]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.086%)  route 0.162ns (55.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        0.550     0.886    VISION_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X51Y30         FDRE                                         r  VISION_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[4].axi_rdata_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.128     1.013 r  VISION_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[4].axi_rdata_int_reg[4]/Q
                         net (fo=2, routed)           0.162     1.176    VISION_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/D[7]
    SLICE_X49Y30         FDRE                                         r  VISION_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer_reg[1063]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        0.819     1.185    VISION_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/aclk
    SLICE_X49Y30         FDRE                                         r  VISION_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer_reg[1063]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X49Y30         FDRE (Hold_fdre_C_D)        -0.007     1.143    VISION_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer_reg[1063]
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 VISION_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.128ns (34.294%)  route 0.245ns (65.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        0.555     0.891    VISION_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X48Y56         FDRE                                         r  VISION_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  VISION_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][3]/Q
                         net (fo=1, routed)           0.245     1.264    VISION_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/DIA1
    SLICE_X50Y49         RAMD32                                       r  VISION_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        0.826     1.192    VISION_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X50Y49         RAMD32                                       r  VISION_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.030     1.162    
    SLICE_X50Y49         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.066     1.228    VISION_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 VISION_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/first_r_beat_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[first_offset][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.269%)  route 0.207ns (52.731%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        0.558     0.894    VISION_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/aclk
    SLICE_X52Y44         FDRE                                         r  VISION_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/first_r_beat_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y44         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  VISION_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/first_r_beat_n_reg/Q
                         net (fo=8, routed)           0.207     1.242    VISION_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/first_r_beat_n_reg
    SLICE_X49Y43         LUT2 (Prop_lut2_I1_O)        0.045     1.287 r  VISION_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/s_axi_ruser[64]_INST_0/O
                         net (fo=1, routed)           0.000     1.287    VISION_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_payld[0]
    SLICE_X49Y43         FDRE                                         r  VISION_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[first_offset][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        0.829     1.195    VISION_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X49Y43         FDRE                                         r  VISION_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[first_offset][0]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X49Y43         FDRE (Hold_fdre_C_D)         0.091     1.251    VISION_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[first_offset][0]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        0.577     0.913    VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X55Y51         FDRE                                         r  VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=63, routed)          0.218     1.272    VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/ADDRD0
    SLICE_X54Y51         RAMD32                                       r  VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        0.846     1.212    VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/WCLK
    SLICE_X54Y51         RAMD32                                       r  VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/CLK
                         clock pessimism             -0.286     0.926    
    SLICE_X54Y51         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.236    VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        0.577     0.913    VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X55Y51         FDRE                                         r  VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=63, routed)          0.218     1.272    VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/ADDRD0
    SLICE_X54Y51         RAMD32                                       r  VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        0.846     1.212    VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/WCLK
    SLICE_X54Y51         RAMD32                                       r  VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA_D1/CLK
                         clock pessimism             -0.286     0.926    
    SLICE_X54Y51         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.236    VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        0.577     0.913    VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X55Y51         FDRE                                         r  VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=63, routed)          0.218     1.272    VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/ADDRD0
    SLICE_X54Y51         RAMD32                                       r  VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        0.846     1.212    VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/WCLK
    SLICE_X54Y51         RAMD32                                       r  VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMB/CLK
                         clock pessimism             -0.286     0.926    
    SLICE_X54Y51         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.236    VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMB
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        0.577     0.913    VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X55Y51         FDRE                                         r  VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=63, routed)          0.218     1.272    VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/ADDRD0
    SLICE_X54Y51         RAMD32                                       r  VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        0.846     1.212    VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/WCLK
    SLICE_X54Y51         RAMD32                                       r  VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMB_D1/CLK
                         clock pessimism             -0.286     0.926    
    SLICE_X54Y51         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.236    VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        0.577     0.913    VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X55Y51         FDRE                                         r  VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=63, routed)          0.218     1.272    VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/ADDRD0
    SLICE_X54Y51         RAMD32                                       r  VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        0.846     1.212    VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/WCLK
    SLICE_X54Y51         RAMD32                                       r  VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC/CLK
                         clock pessimism             -0.286     0.926    
    SLICE_X54Y51         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.236    VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        0.577     0.913    VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X55Y51         FDRE                                         r  VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=63, routed)          0.218     1.272    VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/ADDRD0
    SLICE_X54Y51         RAMD32                                       r  VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        0.846     1.212    VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/WCLK
    SLICE_X54Y51         RAMD32                                       r  VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC_D1/CLK
                         clock pessimism             -0.286     0.926    
    SLICE_X54Y51         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.236    VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y5     VISION_i/driver_block_design_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y7     VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y6     VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y8     VISION_i/driver_block_design_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y50    VISION_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y49    VISION_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X59Y49    VISION_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y50    VISION_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y50    VISION_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y36    VISION_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y36    VISION_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y36    VISION_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y36    VISION_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y36    VISION_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y36    VISION_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y36    VISION_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y36    VISION_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35    VISION_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35    VISION_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y44    VISION_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y44    VISION_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y39    VISION_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y39    VISION_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y39    VISION_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y39    VISION_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y39    VISION_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y39    VISION_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y44    VISION_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y44    VISION_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       11.162ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.162ns  (required time - arrival time)
  Source:                 VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.953ns  (logic 2.787ns (35.041%)  route 5.166ns (64.959%))
  Logic Levels:           9  (CARRY4=3 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 22.768 - 20.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          1.720     3.014    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/clk
    SLICE_X57Y32         FDPE                                         r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDPE (Prop_fdpe_C_Q)         0.456     3.470 f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[9]/Q
                         net (fo=14, routed)          1.068     4.538    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/Q[9]
    SLICE_X59Y32         LUT6 (Prop_lut6_I2_O)        0.124     4.662 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/ready_INST_0_i_1/O
                         net (fo=7, routed)           0.556     5.218    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/ready_INST_0_i_1_n_0
    SLICE_X57Y33         LUT5 (Prop_lut5_I0_O)        0.124     5.342 f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.809     6.150    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0_i_1_n_0
    SLICE_X53Y33         LUT3 (Prop_lut3_I2_O)        0.124     6.274 f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0/O
                         net (fo=17, routed)          0.750     7.024    VISION_i/driver_block_design_0/inst/sout_module_1/inst/buf_num[1]
    SLICE_X55Y33         LUT2 (Prop_lut2_I0_O)        0.124     7.148 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.148    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[6]_INST_0_i_4_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.549 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.549    VISION_i/driver_block_design_0/inst/sout_module_1/inst_n_1
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.820 r  VISION_i/driver_block_design_0/inst/sout_module_1/b_addr1_carry__0_i_2/CO[0]
                         net (fo=1, routed)           0.429     8.249    VISION_i/driver_block_design_0/inst/sout_module_1/inst/CO[0]
    SLICE_X54Y34         LUT2 (Prop_lut2_I1_O)        0.373     8.622 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.622    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0_i_1_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.080 f  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0/CO[1]
                         net (fo=1, routed)           0.589     9.669    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0_n_2
    SLICE_X56Y34         LUT3 (Prop_lut3_I0_O)        0.332    10.001 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[11]_INST_0/O
                         net (fo=4, routed)           0.967    10.967    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X3Y6          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          1.589    22.768    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.230    22.997    
                         clock uncertainty           -0.302    22.695    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    22.129    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         22.129    
                         arrival time                         -10.967    
  -------------------------------------------------------------------
                         slack                                 11.162    

Slack (MET) :             11.322ns  (required time - arrival time)
  Source:                 VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.596ns  (logic 2.487ns (32.742%)  route 5.109ns (67.258%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 22.772 - 20.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          1.720     3.014    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/clk
    SLICE_X57Y32         FDPE                                         r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDPE (Prop_fdpe_C_Q)         0.456     3.470 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[9]/Q
                         net (fo=14, routed)          1.068     4.538    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/Q[9]
    SLICE_X59Y32         LUT6 (Prop_lut6_I2_O)        0.124     4.662 f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/ready_INST_0_i_1/O
                         net (fo=7, routed)           0.556     5.218    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/ready_INST_0_i_1_n_0
    SLICE_X57Y33         LUT5 (Prop_lut5_I0_O)        0.124     5.342 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.809     6.150    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0_i_1_n_0
    SLICE_X53Y33         LUT3 (Prop_lut3_I2_O)        0.124     6.274 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0/O
                         net (fo=17, routed)          0.468     6.742    VISION_i/driver_block_design_0/inst/sout_module_1/inst/buf_num[1]
    SLICE_X55Y33         LUT2 (Prop_lut2_I1_O)        0.124     6.866 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     6.866    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[6]_INST_0_i_6_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.446 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[6]_INST_0_i_1/O[2]
                         net (fo=3, routed)           0.681     8.127    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr2[11]
    SLICE_X54Y33         LUT3 (Prop_lut3_I2_O)        0.302     8.429 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry_i_4/O
                         net (fo=1, routed)           0.000     8.429    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry_i_4_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     8.781 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry/O[3]
                         net (fo=1, routed)           0.624     9.405    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1[12]
    SLICE_X53Y33         LUT3 (Prop_lut3_I0_O)        0.301     9.706 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[9]_INST_0/O
                         net (fo=2, routed)           0.904    10.610    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X3Y7          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          1.593    22.772    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y7          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.230    23.001    
                         clock uncertainty           -0.302    22.699    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.768    21.931    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         21.931    
                         arrival time                         -10.610    
  -------------------------------------------------------------------
                         slack                                 11.322    

Slack (MET) :             11.351ns  (required time - arrival time)
  Source:                 VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.768ns  (logic 2.787ns (35.876%)  route 4.981ns (64.124%))
  Logic Levels:           9  (CARRY4=3 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 22.772 - 20.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          1.720     3.014    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/clk
    SLICE_X57Y32         FDPE                                         r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDPE (Prop_fdpe_C_Q)         0.456     3.470 f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[9]/Q
                         net (fo=14, routed)          1.068     4.538    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/Q[9]
    SLICE_X59Y32         LUT6 (Prop_lut6_I2_O)        0.124     4.662 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/ready_INST_0_i_1/O
                         net (fo=7, routed)           0.556     5.218    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/ready_INST_0_i_1_n_0
    SLICE_X57Y33         LUT5 (Prop_lut5_I0_O)        0.124     5.342 f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.809     6.150    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0_i_1_n_0
    SLICE_X53Y33         LUT3 (Prop_lut3_I2_O)        0.124     6.274 f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0/O
                         net (fo=17, routed)          0.750     7.024    VISION_i/driver_block_design_0/inst/sout_module_1/inst/buf_num[1]
    SLICE_X55Y33         LUT2 (Prop_lut2_I0_O)        0.124     7.148 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.148    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[6]_INST_0_i_4_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.549 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.549    VISION_i/driver_block_design_0/inst/sout_module_1/inst_n_1
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.820 r  VISION_i/driver_block_design_0/inst/sout_module_1/b_addr1_carry__0_i_2/CO[0]
                         net (fo=1, routed)           0.429     8.249    VISION_i/driver_block_design_0/inst/sout_module_1/inst/CO[0]
    SLICE_X54Y34         LUT2 (Prop_lut2_I1_O)        0.373     8.622 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.622    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0_i_1_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.080 f  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0/CO[1]
                         net (fo=1, routed)           0.589     9.669    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0_n_2
    SLICE_X56Y34         LUT3 (Prop_lut3_I0_O)        0.332    10.001 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[11]_INST_0/O
                         net (fo=4, routed)           0.782    10.782    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X3Y7          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          1.593    22.772    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y7          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.230    23.001    
                         clock uncertainty           -0.302    22.699    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    22.133    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         22.133    
                         arrival time                         -10.782    
  -------------------------------------------------------------------
                         slack                                 11.351    

Slack (MET) :             11.503ns  (required time - arrival time)
  Source:                 VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.411ns  (logic 2.487ns (33.559%)  route 4.924ns (66.441%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 22.768 - 20.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          1.720     3.014    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/clk
    SLICE_X57Y32         FDPE                                         r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDPE (Prop_fdpe_C_Q)         0.456     3.470 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[9]/Q
                         net (fo=14, routed)          1.068     4.538    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/Q[9]
    SLICE_X59Y32         LUT6 (Prop_lut6_I2_O)        0.124     4.662 f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/ready_INST_0_i_1/O
                         net (fo=7, routed)           0.556     5.218    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/ready_INST_0_i_1_n_0
    SLICE_X57Y33         LUT5 (Prop_lut5_I0_O)        0.124     5.342 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.809     6.150    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0_i_1_n_0
    SLICE_X53Y33         LUT3 (Prop_lut3_I2_O)        0.124     6.274 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0/O
                         net (fo=17, routed)          0.468     6.742    VISION_i/driver_block_design_0/inst/sout_module_1/inst/buf_num[1]
    SLICE_X55Y33         LUT2 (Prop_lut2_I1_O)        0.124     6.866 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     6.866    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[6]_INST_0_i_6_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.446 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[6]_INST_0_i_1/O[2]
                         net (fo=3, routed)           0.681     8.127    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr2[11]
    SLICE_X54Y33         LUT3 (Prop_lut3_I2_O)        0.302     8.429 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry_i_4/O
                         net (fo=1, routed)           0.000     8.429    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry_i_4_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     8.781 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry/O[3]
                         net (fo=1, routed)           0.624     9.405    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1[12]
    SLICE_X53Y33         LUT3 (Prop_lut3_I0_O)        0.301     9.706 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[9]_INST_0/O
                         net (fo=2, routed)           0.719    10.425    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X3Y6          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          1.589    22.768    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.230    22.997    
                         clock uncertainty           -0.302    22.695    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.768    21.927    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         21.927    
                         arrival time                         -10.425    
  -------------------------------------------------------------------
                         slack                                 11.503    

Slack (MET) :             11.504ns  (required time - arrival time)
  Source:                 VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.615ns  (logic 2.787ns (36.597%)  route 4.828ns (63.403%))
  Logic Levels:           9  (CARRY4=3 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 22.772 - 20.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          1.720     3.014    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/clk
    SLICE_X57Y32         FDPE                                         r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDPE (Prop_fdpe_C_Q)         0.456     3.470 f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[9]/Q
                         net (fo=14, routed)          1.068     4.538    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/Q[9]
    SLICE_X59Y32         LUT6 (Prop_lut6_I2_O)        0.124     4.662 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/ready_INST_0_i_1/O
                         net (fo=7, routed)           0.556     5.218    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/ready_INST_0_i_1_n_0
    SLICE_X57Y33         LUT5 (Prop_lut5_I0_O)        0.124     5.342 f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.809     6.150    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0_i_1_n_0
    SLICE_X53Y33         LUT3 (Prop_lut3_I2_O)        0.124     6.274 f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0/O
                         net (fo=17, routed)          0.750     7.024    VISION_i/driver_block_design_0/inst/sout_module_1/inst/buf_num[1]
    SLICE_X55Y33         LUT2 (Prop_lut2_I0_O)        0.124     7.148 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.148    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[6]_INST_0_i_4_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.549 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.549    VISION_i/driver_block_design_0/inst/sout_module_1/inst_n_1
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.820 r  VISION_i/driver_block_design_0/inst/sout_module_1/b_addr1_carry__0_i_2/CO[0]
                         net (fo=1, routed)           0.429     8.249    VISION_i/driver_block_design_0/inst/sout_module_1/inst/CO[0]
    SLICE_X54Y34         LUT2 (Prop_lut2_I1_O)        0.373     8.622 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.622    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0_i_1_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.080 f  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0/CO[1]
                         net (fo=1, routed)           0.589     9.669    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0_n_2
    SLICE_X56Y34         LUT3 (Prop_lut3_I0_O)        0.332    10.001 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[11]_INST_0/O
                         net (fo=4, routed)           0.629    10.629    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X3Y7          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          1.593    22.772    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y7          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.230    23.001    
                         clock uncertainty           -0.302    22.699    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    22.133    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         22.133    
                         arrival time                         -10.629    
  -------------------------------------------------------------------
                         slack                                 11.504    

Slack (MET) :             11.511ns  (required time - arrival time)
  Source:                 VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.605ns  (logic 2.787ns (36.648%)  route 4.818ns (63.352%))
  Logic Levels:           9  (CARRY4=3 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 22.768 - 20.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          1.720     3.014    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/clk
    SLICE_X57Y32         FDPE                                         r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDPE (Prop_fdpe_C_Q)         0.456     3.470 f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[9]/Q
                         net (fo=14, routed)          1.068     4.538    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/Q[9]
    SLICE_X59Y32         LUT6 (Prop_lut6_I2_O)        0.124     4.662 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/ready_INST_0_i_1/O
                         net (fo=7, routed)           0.556     5.218    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/ready_INST_0_i_1_n_0
    SLICE_X57Y33         LUT5 (Prop_lut5_I0_O)        0.124     5.342 f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.809     6.150    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0_i_1_n_0
    SLICE_X53Y33         LUT3 (Prop_lut3_I2_O)        0.124     6.274 f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0/O
                         net (fo=17, routed)          0.750     7.024    VISION_i/driver_block_design_0/inst/sout_module_1/inst/buf_num[1]
    SLICE_X55Y33         LUT2 (Prop_lut2_I0_O)        0.124     7.148 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.148    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[6]_INST_0_i_4_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.549 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.549    VISION_i/driver_block_design_0/inst/sout_module_1/inst_n_1
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.820 r  VISION_i/driver_block_design_0/inst/sout_module_1/b_addr1_carry__0_i_2/CO[0]
                         net (fo=1, routed)           0.429     8.249    VISION_i/driver_block_design_0/inst/sout_module_1/inst/CO[0]
    SLICE_X54Y34         LUT2 (Prop_lut2_I1_O)        0.373     8.622 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.622    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0_i_1_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.080 f  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0/CO[1]
                         net (fo=1, routed)           0.589     9.669    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0_n_2
    SLICE_X56Y34         LUT3 (Prop_lut3_I0_O)        0.332    10.001 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[11]_INST_0/O
                         net (fo=4, routed)           0.618    10.619    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X3Y6          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          1.589    22.768    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.230    22.997    
                         clock uncertainty           -0.302    22.695    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    22.129    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         22.129    
                         arrival time                         -10.619    
  -------------------------------------------------------------------
                         slack                                 11.511    

Slack (MET) :             11.550ns  (required time - arrival time)
  Source:                 VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.570ns  (logic 2.385ns (31.508%)  route 5.185ns (68.492%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 22.772 - 20.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          1.720     3.014    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/clk
    SLICE_X57Y32         FDPE                                         r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDPE (Prop_fdpe_C_Q)         0.456     3.470 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[9]/Q
                         net (fo=14, routed)          1.068     4.538    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/Q[9]
    SLICE_X59Y32         LUT6 (Prop_lut6_I2_O)        0.124     4.662 f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/ready_INST_0_i_1/O
                         net (fo=7, routed)           0.556     5.218    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/ready_INST_0_i_1_n_0
    SLICE_X57Y33         LUT5 (Prop_lut5_I0_O)        0.124     5.342 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.809     6.150    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0_i_1_n_0
    SLICE_X53Y33         LUT3 (Prop_lut3_I2_O)        0.124     6.274 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0/O
                         net (fo=17, routed)          0.468     6.742    VISION_i/driver_block_design_0/inst/sout_module_1/inst/buf_num[1]
    SLICE_X55Y33         LUT2 (Prop_lut2_I1_O)        0.124     6.866 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     6.866    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[6]_INST_0_i_6_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.446 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[6]_INST_0_i_1/O[2]
                         net (fo=3, routed)           0.681     8.127    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr2[11]
    SLICE_X54Y33         LUT3 (Prop_lut3_I2_O)        0.302     8.429 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry_i_4/O
                         net (fo=1, routed)           0.000     8.429    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry_i_4_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     8.679 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry/O[2]
                         net (fo=1, routed)           0.670     9.349    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1[11]
    SLICE_X53Y33         LUT3 (Prop_lut3_I0_O)        0.301     9.650 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[8]_INST_0/O
                         net (fo=2, routed)           0.933    10.584    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X3Y7          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          1.593    22.772    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y7          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.230    23.001    
                         clock uncertainty           -0.302    22.699    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.133    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         22.133    
                         arrival time                         -10.584    
  -------------------------------------------------------------------
                         slack                                 11.550    

Slack (MET) :             11.620ns  (required time - arrival time)
  Source:                 VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.499ns  (logic 2.728ns (36.377%)  route 4.771ns (63.623%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 22.772 - 20.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          1.720     3.014    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/clk
    SLICE_X57Y32         FDPE                                         r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDPE (Prop_fdpe_C_Q)         0.456     3.470 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[9]/Q
                         net (fo=14, routed)          1.068     4.538    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/Q[9]
    SLICE_X59Y32         LUT6 (Prop_lut6_I2_O)        0.124     4.662 f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/ready_INST_0_i_1/O
                         net (fo=7, routed)           0.556     5.218    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/ready_INST_0_i_1_n_0
    SLICE_X57Y33         LUT5 (Prop_lut5_I0_O)        0.124     5.342 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.809     6.150    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0_i_1_n_0
    SLICE_X53Y33         LUT3 (Prop_lut3_I2_O)        0.124     6.274 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0/O
                         net (fo=17, routed)          0.468     6.742    VISION_i/driver_block_design_0/inst/sout_module_1/inst/buf_num[1]
    SLICE_X55Y33         LUT2 (Prop_lut2_I1_O)        0.124     6.866 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     6.866    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[6]_INST_0_i_6_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.446 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[6]_INST_0_i_1/O[2]
                         net (fo=3, routed)           0.681     8.127    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr2[11]
    SLICE_X54Y33         LUT3 (Prop_lut3_I2_O)        0.302     8.429 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry_i_4/O
                         net (fo=1, routed)           0.000     8.429    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry_i_4_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.809 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.809    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.028 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0/O[0]
                         net (fo=1, routed)           0.427     9.455    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1[13]
    SLICE_X56Y34         LUT3 (Prop_lut3_I0_O)        0.295     9.750 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[10]_INST_0/O
                         net (fo=2, routed)           0.763    10.513    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X3Y7          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          1.593    22.772    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y7          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.230    23.001    
                         clock uncertainty           -0.302    22.699    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    22.133    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         22.133    
                         arrival time                         -10.513    
  -------------------------------------------------------------------
                         slack                                 11.620    

Slack (MET) :             11.758ns  (required time - arrival time)
  Source:                 VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.358ns  (logic 2.728ns (37.078%)  route 4.630ns (62.922%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 22.768 - 20.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          1.720     3.014    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/clk
    SLICE_X57Y32         FDPE                                         r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDPE (Prop_fdpe_C_Q)         0.456     3.470 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[9]/Q
                         net (fo=14, routed)          1.068     4.538    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/Q[9]
    SLICE_X59Y32         LUT6 (Prop_lut6_I2_O)        0.124     4.662 f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/ready_INST_0_i_1/O
                         net (fo=7, routed)           0.556     5.218    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/ready_INST_0_i_1_n_0
    SLICE_X57Y33         LUT5 (Prop_lut5_I0_O)        0.124     5.342 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.809     6.150    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0_i_1_n_0
    SLICE_X53Y33         LUT3 (Prop_lut3_I2_O)        0.124     6.274 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0/O
                         net (fo=17, routed)          0.468     6.742    VISION_i/driver_block_design_0/inst/sout_module_1/inst/buf_num[1]
    SLICE_X55Y33         LUT2 (Prop_lut2_I1_O)        0.124     6.866 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     6.866    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[6]_INST_0_i_6_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.446 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[6]_INST_0_i_1/O[2]
                         net (fo=3, routed)           0.681     8.127    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr2[11]
    SLICE_X54Y33         LUT3 (Prop_lut3_I2_O)        0.302     8.429 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry_i_4/O
                         net (fo=1, routed)           0.000     8.429    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry_i_4_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.809 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.809    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.028 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0/O[0]
                         net (fo=1, routed)           0.427     9.455    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1[13]
    SLICE_X56Y34         LUT3 (Prop_lut3_I0_O)        0.295     9.750 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[10]_INST_0/O
                         net (fo=2, routed)           0.621    10.372    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X3Y6          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          1.589    22.768    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.230    22.997    
                         clock uncertainty           -0.302    22.695    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    22.129    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         22.129    
                         arrival time                         -10.372    
  -------------------------------------------------------------------
                         slack                                 11.758    

Slack (MET) :             11.786ns  (required time - arrival time)
  Source:                 VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.329ns  (logic 2.385ns (32.541%)  route 4.944ns (67.459%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 22.768 - 20.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          1.720     3.014    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/clk
    SLICE_X57Y32         FDPE                                         r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDPE (Prop_fdpe_C_Q)         0.456     3.470 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[9]/Q
                         net (fo=14, routed)          1.068     4.538    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/Q[9]
    SLICE_X59Y32         LUT6 (Prop_lut6_I2_O)        0.124     4.662 f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/ready_INST_0_i_1/O
                         net (fo=7, routed)           0.556     5.218    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/ready_INST_0_i_1_n_0
    SLICE_X57Y33         LUT5 (Prop_lut5_I0_O)        0.124     5.342 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.809     6.150    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0_i_1_n_0
    SLICE_X53Y33         LUT3 (Prop_lut3_I2_O)        0.124     6.274 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0/O
                         net (fo=17, routed)          0.468     6.742    VISION_i/driver_block_design_0/inst/sout_module_1/inst/buf_num[1]
    SLICE_X55Y33         LUT2 (Prop_lut2_I1_O)        0.124     6.866 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     6.866    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[6]_INST_0_i_6_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.446 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[6]_INST_0_i_1/O[2]
                         net (fo=3, routed)           0.681     8.127    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr2[11]
    SLICE_X54Y33         LUT3 (Prop_lut3_I2_O)        0.302     8.429 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry_i_4/O
                         net (fo=1, routed)           0.000     8.429    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry_i_4_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     8.679 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry/O[2]
                         net (fo=1, routed)           0.670     9.349    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1[11]
    SLICE_X53Y33         LUT3 (Prop_lut3_I0_O)        0.301     9.650 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[8]_INST_0/O
                         net (fo=2, routed)           0.693    10.343    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X3Y6          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          1.589    22.768    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.230    22.997    
                         clock uncertainty           -0.302    22.695    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.129    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         22.129    
                         arrival time                         -10.343    
  -------------------------------------------------------------------
                         slack                                 11.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 VISION_i/driver_block_design_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VISION_i/driver_block_design_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.416%)  route 0.131ns (50.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          0.574     0.910    VISION_i/driver_block_design_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clka
    SLICE_X59Y29         FDRE                                         r  VISION_i/driver_block_design_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.128     1.038 r  VISION_i/driver_block_design_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.131     1.169    VISION_i/driver_block_design_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]
    SLICE_X58Y29         SRL16E                                       r  VISION_i/driver_block_design_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          0.841     1.207    VISION_i/driver_block_design_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clka
    SLICE_X58Y29         SRL16E                                       r  VISION_i/driver_block_design_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism             -0.284     0.923    
    SLICE_X58Y29         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     0.985    VISION_i/driver_block_design_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/gsclk_padding_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.261%)  route 0.157ns (45.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          0.578     0.914    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/clk
    SLICE_X59Y33         FDPE                                         r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDPE (Prop_fdpe_C_Q)         0.141     1.054 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[2]/Q
                         net (fo=23, routed)          0.157     1.211    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/Q[2]
    SLICE_X58Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.256 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/gsclk_padding[0]_i_1/O
                         net (fo=1, routed)           0.000     1.256    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/gsclk_padding[0]_i_1_n_0
    SLICE_X58Y35         FDCE                                         r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/gsclk_padding_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          0.847     1.213    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/clk
    SLICE_X58Y35         FDCE                                         r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/gsclk_padding_reg[0]/C
                         clock pessimism             -0.284     0.930    
    SLICE_X58Y35         FDCE (Hold_fdce_C_D)         0.121     1.051    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/gsclk_padding_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 VISION_i/driver_block_design_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VISION_i/driver_block_design_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          0.574     0.910    VISION_i/driver_block_design_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clka
    SLICE_X59Y29         FDRE                                         r  VISION_i/driver_block_design_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.128     1.038 r  VISION_i/driver_block_design_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.070     1.108    VISION_i/driver_block_design_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]
    SLICE_X59Y29         LUT2 (Prop_lut2_I0_O)        0.099     1.207 r  VISION_i/driver_block_design_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_i_1/O
                         net (fo=1, routed)           0.000     1.207    VISION_i/driver_block_design_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_i_1_n_0
    SLICE_X59Y29         FDRE                                         r  VISION_i/driver_block_design_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          0.841     1.207    VISION_i/driver_block_design_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clka
    SLICE_X59Y29         FDRE                                         r  VISION_i/driver_block_design_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                         clock pessimism             -0.297     0.910    
    SLICE_X59Y29         FDRE (Hold_fdre_C_D)         0.091     1.001    VISION_i/driver_block_design_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VISION_i/driver_block_design_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.490%)  route 0.321ns (69.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          0.577     0.913    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/clk
    SLICE_X57Y32         FDPE                                         r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDPE (Prop_fdpe_C_Q)         0.141     1.054 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[9]/Q
                         net (fo=14, routed)          0.321     1.375    VISION_i/driver_block_design_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X3Y5          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          0.880     1.246    VISION_i/driver_block_design_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y5          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.263     0.983    
    RAMB36_X3Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.166    VISION_i/driver_block_design_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.227ns (74.539%)  route 0.078ns (25.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          0.582     0.918    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clka
    SLICE_X60Y37         FDRE                                         r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y37         FDRE (Prop_fdre_C_Q)         0.128     1.046 r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.078     1.123    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]
    SLICE_X60Y37         LUT2 (Prop_lut2_I0_O)        0.099     1.222 r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_i_1/O
                         net (fo=1, routed)           0.000     1.222    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_i_1_n_0
    SLICE_X60Y37         FDRE                                         r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          0.849     1.215    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clka
    SLICE_X60Y37         FDRE                                         r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                         clock pessimism             -0.297     0.918    
    SLICE_X60Y37         FDRE (Hold_fdre_C_D)         0.091     1.009    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.654%)  route 0.179ns (58.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          0.582     0.918    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clka
    SLICE_X60Y37         FDRE                                         r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y37         FDRE (Prop_fdre_C_Q)         0.128     1.046 r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.179     1.225    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]
    SLICE_X62Y37         SRL16E                                       r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          0.849     1.215    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clka
    SLICE_X62Y37         SRL16E                                       r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism             -0.282     0.933    
    SLICE_X62Y37         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     0.996    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.831%)  route 0.180ns (49.169%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          0.577     0.913    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/clk
    SLICE_X59Y32         FDPE                                         r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDPE (Prop_fdpe_C_Q)         0.141     1.054 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[4]/Q
                         net (fo=20, routed)          0.180     1.233    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/Q[4]
    SLICE_X58Y32         LUT6 (Prop_lut6_I0_O)        0.045     1.278 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state[5]_i_1/O
                         net (fo=1, routed)           0.000     1.278    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/next_state[5]
    SLICE_X58Y32         FDCE                                         r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          0.844     1.210    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/clk
    SLICE_X58Y32         FDCE                                         r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[5]/C
                         clock pessimism             -0.284     0.926    
    SLICE_X58Y32         FDCE (Hold_fdce_C_D)         0.120     1.046    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 VISION_i/driver_block_design_0/inst/interrupt_0/inst/setup_queued_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VISION_i/driver_block_design_0/inst/interrupt_0/inst/setup_queued_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.292%)  route 0.144ns (43.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          0.577     0.913    VISION_i/driver_block_design_0/inst/interrupt_0/inst/clk
    SLICE_X56Y32         FDCE                                         r  VISION_i/driver_block_design_0/inst/interrupt_0/inst/setup_queued_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y32         FDCE (Prop_fdce_C_Q)         0.141     1.054 r  VISION_i/driver_block_design_0/inst/interrupt_0/inst/setup_queued_reg/Q
                         net (fo=4, routed)           0.144     1.198    VISION_i/driver_block_design_0/inst/interrupt_0/inst/setup_queued
    SLICE_X56Y32         LUT6 (Prop_lut6_I2_O)        0.045     1.243 r  VISION_i/driver_block_design_0/inst/interrupt_0/inst/setup_queued_i_1/O
                         net (fo=1, routed)           0.000     1.243    VISION_i/driver_block_design_0/inst/interrupt_0/inst/setup_queued_i_1_n_0
    SLICE_X56Y32         FDCE                                         r  VISION_i/driver_block_design_0/inst/interrupt_0/inst/setup_queued_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          0.844     1.210    VISION_i/driver_block_design_0/inst/interrupt_0/inst/clk
    SLICE_X56Y32         FDCE                                         r  VISION_i/driver_block_design_0/inst/interrupt_0/inst/setup_queued_reg/C
                         clock pessimism             -0.297     0.913    
    SLICE_X56Y32         FDCE (Hold_fdce_C_D)         0.092     1.005    VISION_i/driver_block_design_0/inst/interrupt_0/inst/setup_queued_reg
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 VISION_i/driver_block_design_0/inst/interrupt_0/inst/setup_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VISION_i/driver_block_design_0/inst/interrupt_0/inst/next_section_queued_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.227ns (68.339%)  route 0.105ns (31.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          0.577     0.913    VISION_i/driver_block_design_0/inst/interrupt_0/inst/clk
    SLICE_X56Y32         FDCE                                         r  VISION_i/driver_block_design_0/inst/interrupt_0/inst/setup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y32         FDCE (Prop_fdce_C_Q)         0.128     1.041 r  VISION_i/driver_block_design_0/inst/interrupt_0/inst/setup_reg/Q
                         net (fo=5, routed)           0.105     1.146    VISION_i/driver_block_design_0/inst/interrupt_0/inst/next_section_queued_reg_0
    SLICE_X56Y32         LUT6 (Prop_lut6_I0_O)        0.099     1.245 r  VISION_i/driver_block_design_0/inst/interrupt_0/inst/next_section_queued_i_1/O
                         net (fo=1, routed)           0.000     1.245    VISION_i/driver_block_design_0/inst/interrupt_0/inst/next_section_queued_i_1_n_0
    SLICE_X56Y32         FDCE                                         r  VISION_i/driver_block_design_0/inst/interrupt_0/inst/next_section_queued_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          0.844     1.210    VISION_i/driver_block_design_0/inst/interrupt_0/inst/clk
    SLICE_X56Y32         FDCE                                         r  VISION_i/driver_block_design_0/inst/interrupt_0/inst/next_section_queued_reg/C
                         clock pessimism             -0.297     0.913    
    SLICE_X56Y32         FDCE (Hold_fdce_C_D)         0.092     1.005    VISION_i/driver_block_design_0/inst/interrupt_0/inst/next_section_queued_reg
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.372%)  route 0.169ns (47.628%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          0.578     0.914    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/clk
    SLICE_X59Y33         FDCE                                         r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDCE (Prop_fdce_C_Q)         0.141     1.054 f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[1]/Q
                         net (fo=32, routed)          0.169     1.224    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/Q[1]
    SLICE_X57Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.269 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.269    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/next_state[0]
    SLICE_X57Y33         FDCE                                         r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          0.845     1.211    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/clk
    SLICE_X57Y33         FDCE                                         r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[0]/C
                         clock pessimism             -0.284     0.928    
    SLICE_X57Y33         FDCE (Hold_fdce_C_D)         0.092     1.020    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y5     VISION_i/driver_block_design_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y7     VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y6     VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y8     VISION_i/driver_block_design_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X59Y29    VISION_i/driver_block_design_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X59Y29    VISION_i/driver_block_design_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X58Y29    VISION_i/driver_block_design_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X60Y37    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X60Y37    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X58Y29    VISION_i/driver_block_design_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X58Y29    VISION_i/driver_block_design_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X62Y37    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X62Y37    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X59Y29    VISION_i/driver_block_design_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X59Y29    VISION_i/driver_block_design_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y29    VISION_i/driver_block_design_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X56Y32    VISION_i/driver_block_design_0/inst/interrupt_0/inst/next_section_queued_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X56Y32    VISION_i/driver_block_design_0/inst/interrupt_0/inst/next_section_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X56Y32    VISION_i/driver_block_design_0/inst/interrupt_0/inst/setup_last_reg/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X62Y37    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X58Y29    VISION_i/driver_block_design_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X58Y29    VISION_i/driver_block_design_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X62Y37    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y37    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y37    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y37    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X51Y73    VISION_i/driver_block_design_0/inst/interrupt_0/inst/next_section_last_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X58Y35    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/clock_state_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X60Y33    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        1.637ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.404ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.637ns  (required time - arrival time)
  Source:                 VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.286ns  (logic 2.412ns (33.105%)  route 4.874ns (66.895%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 22.768 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns = ( 12.942 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        1.648    12.942    VISION_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y90         FDRE                                         r  VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.456    13.398 r  VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           2.219    15.617    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_selected
    SLICE_X55Y33         LUT3 (Prop_lut3_I1_O)        0.124    15.741 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[0]_INST_0/O
                         net (fo=18, routed)          0.671    16.412    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr3[0]
    SLICE_X55Y33         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.810 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.810    VISION_i/driver_block_design_0/inst/sout_module_1/inst_n_1
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.081 r  VISION_i/driver_block_design_0/inst/sout_module_1/b_addr1_carry__0_i_2/CO[0]
                         net (fo=1, routed)           0.429    17.509    VISION_i/driver_block_design_0/inst/sout_module_1/inst/CO[0]
    SLICE_X54Y34         LUT2 (Prop_lut2_I1_O)        0.373    17.882 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    17.882    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0_i_1_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    18.340 f  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0/CO[1]
                         net (fo=1, routed)           0.589    18.929    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0_n_2
    SLICE_X56Y34         LUT3 (Prop_lut3_I0_O)        0.332    19.261 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[11]_INST_0/O
                         net (fo=4, routed)           0.967    20.228    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X3Y6          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          1.589    22.768    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.000    22.768    
                         clock uncertainty           -0.337    22.431    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    21.865    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         21.865    
                         arrival time                         -20.228    
  -------------------------------------------------------------------
                         slack                                  1.637    

Slack (MET) :             1.737ns  (required time - arrival time)
  Source:                 VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.987ns  (logic 2.239ns (32.044%)  route 4.748ns (67.956%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=3)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 22.772 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns = ( 12.942 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        1.648    12.942    VISION_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y90         FDRE                                         r  VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.456    13.398 r  VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           2.219    15.617    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_selected
    SLICE_X55Y33         LUT3 (Prop_lut3_I1_O)        0.124    15.741 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[0]_INST_0/O
                         net (fo=18, routed)          0.321    16.062    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr3[0]
    SLICE_X55Y33         LUT2 (Prop_lut2_I0_O)        0.124    16.186 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    16.186    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[6]_INST_0_i_6_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.766 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[6]_INST_0_i_1/O[2]
                         net (fo=3, routed)           0.681    17.447    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr2[11]
    SLICE_X54Y33         LUT3 (Prop_lut3_I2_O)        0.302    17.749 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry_i_4/O
                         net (fo=1, routed)           0.000    17.749    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry_i_4_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    18.101 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry/O[3]
                         net (fo=1, routed)           0.624    18.724    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1[12]
    SLICE_X53Y33         LUT3 (Prop_lut3_I0_O)        0.301    19.025 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[9]_INST_0/O
                         net (fo=2, routed)           0.904    19.929    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X3Y7          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          1.593    22.772    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y7          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.000    22.772    
                         clock uncertainty           -0.337    22.435    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.768    21.667    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         21.667    
                         arrival time                         -19.929    
  -------------------------------------------------------------------
                         slack                                  1.737    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.101ns  (logic 2.412ns (33.968%)  route 4.689ns (66.032%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 22.772 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns = ( 12.942 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        1.648    12.942    VISION_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y90         FDRE                                         r  VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.456    13.398 r  VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           2.219    15.617    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_selected
    SLICE_X55Y33         LUT3 (Prop_lut3_I1_O)        0.124    15.741 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[0]_INST_0/O
                         net (fo=18, routed)          0.671    16.412    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr3[0]
    SLICE_X55Y33         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.810 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.810    VISION_i/driver_block_design_0/inst/sout_module_1/inst_n_1
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.081 r  VISION_i/driver_block_design_0/inst/sout_module_1/b_addr1_carry__0_i_2/CO[0]
                         net (fo=1, routed)           0.429    17.509    VISION_i/driver_block_design_0/inst/sout_module_1/inst/CO[0]
    SLICE_X54Y34         LUT2 (Prop_lut2_I1_O)        0.373    17.882 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    17.882    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0_i_1_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    18.340 f  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0/CO[1]
                         net (fo=1, routed)           0.589    18.929    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0_n_2
    SLICE_X56Y34         LUT3 (Prop_lut3_I0_O)        0.332    19.261 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[11]_INST_0/O
                         net (fo=4, routed)           0.782    20.043    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X3Y7          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          1.593    22.772    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y7          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.000    22.772    
                         clock uncertainty           -0.337    22.435    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    21.869    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         21.869    
                         arrival time                         -20.043    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.918ns  (required time - arrival time)
  Source:                 VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.802ns  (logic 2.239ns (32.915%)  route 4.563ns (67.085%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=3)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 22.768 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns = ( 12.942 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        1.648    12.942    VISION_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y90         FDRE                                         r  VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.456    13.398 r  VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           2.219    15.617    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_selected
    SLICE_X55Y33         LUT3 (Prop_lut3_I1_O)        0.124    15.741 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[0]_INST_0/O
                         net (fo=18, routed)          0.321    16.062    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr3[0]
    SLICE_X55Y33         LUT2 (Prop_lut2_I0_O)        0.124    16.186 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    16.186    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[6]_INST_0_i_6_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.766 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[6]_INST_0_i_1/O[2]
                         net (fo=3, routed)           0.681    17.447    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr2[11]
    SLICE_X54Y33         LUT3 (Prop_lut3_I2_O)        0.302    17.749 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry_i_4/O
                         net (fo=1, routed)           0.000    17.749    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry_i_4_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    18.101 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry/O[3]
                         net (fo=1, routed)           0.624    18.724    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1[12]
    SLICE_X53Y33         LUT3 (Prop_lut3_I0_O)        0.301    19.025 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[9]_INST_0/O
                         net (fo=2, routed)           0.719    19.744    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X3Y6          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          1.589    22.768    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.000    22.768    
                         clock uncertainty           -0.337    22.431    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.768    21.663    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         21.663    
                         arrival time                         -19.744    
  -------------------------------------------------------------------
                         slack                                  1.918    

Slack (MET) :             1.966ns  (required time - arrival time)
  Source:                 VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.961ns  (logic 2.137ns (30.699%)  route 4.824ns (69.301%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=3)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 22.772 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns = ( 12.942 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        1.648    12.942    VISION_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y90         FDRE                                         r  VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.456    13.398 r  VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           2.219    15.617    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_selected
    SLICE_X55Y33         LUT3 (Prop_lut3_I1_O)        0.124    15.741 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[0]_INST_0/O
                         net (fo=18, routed)          0.321    16.062    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr3[0]
    SLICE_X55Y33         LUT2 (Prop_lut2_I0_O)        0.124    16.186 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    16.186    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[6]_INST_0_i_6_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.766 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[6]_INST_0_i_1/O[2]
                         net (fo=3, routed)           0.681    17.447    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr2[11]
    SLICE_X54Y33         LUT3 (Prop_lut3_I2_O)        0.302    17.749 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry_i_4/O
                         net (fo=1, routed)           0.000    17.749    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry_i_4_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    17.999 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry/O[2]
                         net (fo=1, routed)           0.670    18.669    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1[11]
    SLICE_X53Y33         LUT3 (Prop_lut3_I0_O)        0.301    18.970 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[8]_INST_0/O
                         net (fo=2, routed)           0.933    19.903    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X3Y7          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          1.593    22.772    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y7          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.000    22.772    
                         clock uncertainty           -0.337    22.435    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    21.869    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         21.869    
                         arrival time                         -19.903    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             1.979ns  (required time - arrival time)
  Source:                 VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.948ns  (logic 2.412ns (34.716%)  route 4.536ns (65.284%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 22.772 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns = ( 12.942 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        1.648    12.942    VISION_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y90         FDRE                                         r  VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.456    13.398 r  VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           2.219    15.617    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_selected
    SLICE_X55Y33         LUT3 (Prop_lut3_I1_O)        0.124    15.741 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[0]_INST_0/O
                         net (fo=18, routed)          0.671    16.412    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr3[0]
    SLICE_X55Y33         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.810 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.810    VISION_i/driver_block_design_0/inst/sout_module_1/inst_n_1
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.081 r  VISION_i/driver_block_design_0/inst/sout_module_1/b_addr1_carry__0_i_2/CO[0]
                         net (fo=1, routed)           0.429    17.509    VISION_i/driver_block_design_0/inst/sout_module_1/inst/CO[0]
    SLICE_X54Y34         LUT2 (Prop_lut2_I1_O)        0.373    17.882 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    17.882    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0_i_1_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    18.340 f  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0/CO[1]
                         net (fo=1, routed)           0.589    18.929    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0_n_2
    SLICE_X56Y34         LUT3 (Prop_lut3_I0_O)        0.332    19.261 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[11]_INST_0/O
                         net (fo=4, routed)           0.629    19.890    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X3Y7          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          1.593    22.772    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y7          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.000    22.772    
                         clock uncertainty           -0.337    22.435    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    21.869    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         21.869    
                         arrival time                         -19.890    
  -------------------------------------------------------------------
                         slack                                  1.979    

Slack (MET) :             1.986ns  (required time - arrival time)
  Source:                 VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.937ns  (logic 2.412ns (34.769%)  route 4.525ns (65.231%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 22.768 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns = ( 12.942 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        1.648    12.942    VISION_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y90         FDRE                                         r  VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.456    13.398 r  VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           2.219    15.617    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_selected
    SLICE_X55Y33         LUT3 (Prop_lut3_I1_O)        0.124    15.741 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[0]_INST_0/O
                         net (fo=18, routed)          0.671    16.412    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr3[0]
    SLICE_X55Y33         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.810 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.810    VISION_i/driver_block_design_0/inst/sout_module_1/inst_n_1
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.081 r  VISION_i/driver_block_design_0/inst/sout_module_1/b_addr1_carry__0_i_2/CO[0]
                         net (fo=1, routed)           0.429    17.509    VISION_i/driver_block_design_0/inst/sout_module_1/inst/CO[0]
    SLICE_X54Y34         LUT2 (Prop_lut2_I1_O)        0.373    17.882 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    17.882    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0_i_1_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    18.340 f  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0/CO[1]
                         net (fo=1, routed)           0.589    18.929    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0_n_2
    SLICE_X56Y34         LUT3 (Prop_lut3_I0_O)        0.332    19.261 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[11]_INST_0/O
                         net (fo=4, routed)           0.618    19.879    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X3Y6          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          1.589    22.768    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.000    22.768    
                         clock uncertainty           -0.337    22.431    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    21.865    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         21.865    
                         arrival time                         -19.879    
  -------------------------------------------------------------------
                         slack                                  1.986    

Slack (MET) :             2.036ns  (required time - arrival time)
  Source:                 VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.891ns  (logic 2.480ns (35.990%)  route 4.411ns (64.010%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=3)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 22.772 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns = ( 12.942 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        1.648    12.942    VISION_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y90         FDRE                                         r  VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.456    13.398 r  VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           2.219    15.617    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_selected
    SLICE_X55Y33         LUT3 (Prop_lut3_I1_O)        0.124    15.741 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[0]_INST_0/O
                         net (fo=18, routed)          0.321    16.062    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr3[0]
    SLICE_X55Y33         LUT2 (Prop_lut2_I0_O)        0.124    16.186 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    16.186    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[6]_INST_0_i_6_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.766 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[6]_INST_0_i_1/O[2]
                         net (fo=3, routed)           0.681    17.447    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr2[11]
    SLICE_X54Y33         LUT3 (Prop_lut3_I2_O)        0.302    17.749 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry_i_4/O
                         net (fo=1, routed)           0.000    17.749    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry_i_4_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.129 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000    18.129    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.348 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0/O[0]
                         net (fo=1, routed)           0.427    18.775    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1[13]
    SLICE_X56Y34         LUT3 (Prop_lut3_I0_O)        0.295    19.070 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[10]_INST_0/O
                         net (fo=2, routed)           0.763    19.833    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X3Y7          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          1.593    22.772    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y7          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.000    22.772    
                         clock uncertainty           -0.337    22.435    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    21.869    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         21.869    
                         arrival time                         -19.833    
  -------------------------------------------------------------------
                         slack                                  2.036    

Slack (MET) :             2.174ns  (required time - arrival time)
  Source:                 VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.749ns  (logic 2.480ns (36.746%)  route 4.269ns (63.254%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=3)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 22.768 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns = ( 12.942 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        1.648    12.942    VISION_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y90         FDRE                                         r  VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.456    13.398 r  VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           2.219    15.617    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_selected
    SLICE_X55Y33         LUT3 (Prop_lut3_I1_O)        0.124    15.741 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[0]_INST_0/O
                         net (fo=18, routed)          0.321    16.062    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr3[0]
    SLICE_X55Y33         LUT2 (Prop_lut2_I0_O)        0.124    16.186 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    16.186    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[6]_INST_0_i_6_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.766 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[6]_INST_0_i_1/O[2]
                         net (fo=3, routed)           0.681    17.447    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr2[11]
    SLICE_X54Y33         LUT3 (Prop_lut3_I2_O)        0.302    17.749 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry_i_4/O
                         net (fo=1, routed)           0.000    17.749    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry_i_4_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.129 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000    18.129    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.348 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry__0/O[0]
                         net (fo=1, routed)           0.427    18.775    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1[13]
    SLICE_X56Y34         LUT3 (Prop_lut3_I0_O)        0.295    19.070 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[10]_INST_0/O
                         net (fo=2, routed)           0.621    19.691    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X3Y6          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          1.589    22.768    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.000    22.768    
                         clock uncertainty           -0.337    22.431    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    21.865    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         21.865    
                         arrival time                         -19.691    
  -------------------------------------------------------------------
                         slack                                  2.174    

Slack (MET) :             2.202ns  (required time - arrival time)
  Source:                 VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.721ns  (logic 2.137ns (31.797%)  route 4.584ns (68.203%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=3)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 22.768 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns = ( 12.942 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        1.648    12.942    VISION_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y90         FDRE                                         r  VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.456    13.398 r  VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           2.219    15.617    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_selected
    SLICE_X55Y33         LUT3 (Prop_lut3_I1_O)        0.124    15.741 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[0]_INST_0/O
                         net (fo=18, routed)          0.321    16.062    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr3[0]
    SLICE_X55Y33         LUT2 (Prop_lut2_I0_O)        0.124    16.186 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    16.186    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[6]_INST_0_i_6_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.766 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[6]_INST_0_i_1/O[2]
                         net (fo=3, routed)           0.681    17.447    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr2[11]
    SLICE_X54Y33         LUT3 (Prop_lut3_I2_O)        0.302    17.749 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry_i_4/O
                         net (fo=1, routed)           0.000    17.749    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry_i_4_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    17.999 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1_carry/O[2]
                         net (fo=1, routed)           0.670    18.669    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr1[11]
    SLICE_X53Y33         LUT3 (Prop_lut3_I0_O)        0.301    18.970 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[8]_INST_0/O
                         net (fo=2, routed)           0.693    19.663    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X3Y6          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          1.589    22.768    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.000    22.768    
                         clock uncertainty           -0.337    22.431    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    21.865    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         21.865    
                         arrival time                         -19.663    
  -------------------------------------------------------------------
                         slack                                  2.202    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/driver_block_design_0/inst/interrupt_0/inst/next_section_last_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.128ns (12.328%)  route 0.910ns (87.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        0.554     0.890    VISION_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y90         FDRE                                         r  VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=3, routed)           0.910     1.928    VISION_i/driver_block_design_0/inst/interrupt_0/inst/GPIO_IN[0]
    SLICE_X51Y73         FDCE                                         r  VISION_i/driver_block_design_0/inst/interrupt_0/inst/next_section_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          0.805     1.171    VISION_i/driver_block_design_0/inst/interrupt_0/inst/clk
    SLICE_X51Y73         FDCE                                         r  VISION_i/driver_block_design_0/inst/interrupt_0/inst/next_section_last_reg/C
                         clock pessimism              0.000     1.171    
                         clock uncertainty            0.337     1.508    
    SLICE_X51Y73         FDCE (Hold_fdce_C_D)         0.016     1.524    VISION_i/driver_block_design_0/inst/interrupt_0/inst/next_section_last_reg
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.493ns  (logic 0.231ns (15.468%)  route 1.262ns (84.532%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        0.554     0.890    VISION_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y90         FDRE                                         r  VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.756     1.786    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_selected
    SLICE_X53Y33         LUT3 (Prop_lut3_I0_O)        0.045     1.831 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0/O
                         net (fo=17, routed)          0.186     2.017    VISION_i/driver_block_design_0/inst/sout_module_1/buf_num[1]
    SLICE_X53Y33         LUT3 (Prop_lut3_I2_O)        0.045     2.062 r  VISION_i/driver_block_design_0/inst/sout_module_1/b_addr[2]_INST_0/O
                         net (fo=2, routed)           0.321     2.383    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X3Y6          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          0.885     1.251    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.000     1.251    
                         clock uncertainty            0.337     1.589    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.772    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 0.231ns (15.060%)  route 1.303ns (84.940%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        0.554     0.890    VISION_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y90         FDRE                                         r  VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.873     1.904    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_selected
    SLICE_X55Y33         LUT3 (Prop_lut3_I1_O)        0.045     1.949 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[0]_INST_0/O
                         net (fo=18, routed)          0.197     2.145    VISION_i/driver_block_design_0/inst/sout_module_1/buf_num[0]
    SLICE_X56Y33         LUT3 (Prop_lut3_I1_O)        0.045     2.190 r  VISION_i/driver_block_design_0/inst/sout_module_1/b_addr[5]_INST_0/O
                         net (fo=2, routed)           0.233     2.423    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X3Y6          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          0.885     1.251    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.000     1.251    
                         clock uncertainty            0.337     1.589    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.772    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/driver_block_design_0/inst/interrupt_0/inst/setup_last_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.141ns (10.170%)  route 1.245ns (89.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        0.554     0.890    VISION_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y90         FDRE                                         r  VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=3, routed)           1.245     2.276    VISION_i/driver_block_design_0/inst/interrupt_0/inst/GPIO_IN[1]
    SLICE_X56Y32         FDCE                                         r  VISION_i/driver_block_design_0/inst/interrupt_0/inst/setup_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          0.844     1.210    VISION_i/driver_block_design_0/inst/interrupt_0/inst/clk
    SLICE_X56Y32         FDCE                                         r  VISION_i/driver_block_design_0/inst/interrupt_0/inst/setup_last_reg/C
                         clock pessimism              0.000     1.210    
                         clock uncertainty            0.337     1.547    
    SLICE_X56Y32         FDCE (Hold_fdce_C_D)         0.071     1.618    VISION_i/driver_block_design_0/inst/interrupt_0/inst/setup_last_reg
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.552ns  (logic 0.231ns (14.888%)  route 1.321ns (85.112%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        0.554     0.890    VISION_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y90         FDRE                                         r  VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.756     1.786    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_selected
    SLICE_X53Y33         LUT3 (Prop_lut3_I0_O)        0.045     1.831 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0/O
                         net (fo=17, routed)          0.186     2.017    VISION_i/driver_block_design_0/inst/sout_module_1/buf_num[1]
    SLICE_X53Y33         LUT3 (Prop_lut3_I2_O)        0.045     2.062 r  VISION_i/driver_block_design_0/inst/sout_module_1/b_addr[2]_INST_0/O
                         net (fo=2, routed)           0.379     2.441    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X3Y7          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          0.890     1.256    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y7          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.000     1.256    
                         clock uncertainty            0.337     1.594    
    RAMB36_X3Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.777    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.231ns (14.841%)  route 1.325ns (85.159%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        0.554     0.890    VISION_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y90         FDRE                                         r  VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.873     1.904    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_selected
    SLICE_X55Y33         LUT3 (Prop_lut3_I1_O)        0.045     1.949 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[0]_INST_0/O
                         net (fo=18, routed)          0.276     2.224    VISION_i/driver_block_design_0/inst/sout_module_1/buf_num[0]
    SLICE_X56Y33         LUT3 (Prop_lut3_I1_O)        0.045     2.269 r  VISION_i/driver_block_design_0/inst/sout_module_1/b_addr[3]_INST_0/O
                         net (fo=2, routed)           0.177     2.446    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X3Y6          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          0.885     1.251    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.000     1.251    
                         clock uncertainty            0.337     1.589    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.772    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.231ns (14.784%)  route 1.332ns (85.216%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        0.554     0.890    VISION_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y90         FDRE                                         r  VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.873     1.904    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_selected
    SLICE_X55Y33         LUT3 (Prop_lut3_I1_O)        0.045     1.949 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[0]_INST_0/O
                         net (fo=18, routed)          0.197     2.145    VISION_i/driver_block_design_0/inst/sout_module_1/buf_num[0]
    SLICE_X56Y33         LUT3 (Prop_lut3_I1_O)        0.045     2.190 r  VISION_i/driver_block_design_0/inst/sout_module_1/b_addr[5]_INST_0/O
                         net (fo=2, routed)           0.262     2.452    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X3Y7          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          0.890     1.256    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y7          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.000     1.256    
                         clock uncertainty            0.337     1.594    
    RAMB36_X3Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.777    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 0.231ns (14.440%)  route 1.369ns (85.560%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        0.554     0.890    VISION_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y90         FDRE                                         r  VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.756     1.786    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_selected
    SLICE_X53Y33         LUT3 (Prop_lut3_I0_O)        0.045     1.831 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0/O
                         net (fo=17, routed)          0.295     2.126    VISION_i/driver_block_design_0/inst/sout_module_1/buf_num[1]
    SLICE_X53Y33         LUT4 (Prop_lut4_I3_O)        0.045     2.171 r  VISION_i/driver_block_design_0/inst/sout_module_1/b_addr[6]_INST_0/O
                         net (fo=2, routed)           0.318     2.489    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X3Y6          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          0.885     1.251    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.000     1.251    
                         clock uncertainty            0.337     1.589    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.772    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           2.489    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.614ns  (logic 0.231ns (14.308%)  route 1.383ns (85.692%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        0.554     0.890    VISION_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y90         FDRE                                         r  VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.873     1.904    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_selected
    SLICE_X55Y33         LUT3 (Prop_lut3_I1_O)        0.045     1.949 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[0]_INST_0/O
                         net (fo=18, routed)          0.281     2.230    VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr3[0]
    SLICE_X56Y34         LUT3 (Prop_lut3_I1_O)        0.045     2.275 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[10]_INST_0/O
                         net (fo=2, routed)           0.229     2.504    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X3Y6          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          0.885     1.251    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.000     1.251    
                         clock uncertainty            0.337     1.589    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.772    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           2.504    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.637ns  (logic 0.231ns (14.114%)  route 1.406ns (85.886%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        0.554     0.890    VISION_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y90         FDRE                                         r  VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  VISION_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.756     1.786    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_selected
    SLICE_X53Y33         LUT3 (Prop_lut3_I0_O)        0.045     1.831 r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/buf_select[1]_INST_0/O
                         net (fo=17, routed)          0.328     2.159    VISION_i/driver_block_design_0/inst/sout_module_1/inst/buf_num[1]
    SLICE_X53Y33         LUT3 (Prop_lut3_I2_O)        0.045     2.204 r  VISION_i/driver_block_design_0/inst/sout_module_1/inst/b_addr[8]_INST_0/O
                         net (fo=2, routed)           0.322     2.526    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X3Y6          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          0.885     1.251    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.000     1.251    
                         clock uncertainty            0.337     1.589    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.772    VISION_i/driver_block_design_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           2.526    
  -------------------------------------------------------------------
                         slack                                  0.754    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        5.496ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.420ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.496ns  (required time - arrival time)
  Source:                 VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/driver_block_design_0/inst/interrupt_0/inst/next_section_queued_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.559ns  (logic 0.518ns (14.554%)  route 3.041ns (85.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 22.726 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns = ( 12.928 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        1.634    12.928    VISION_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X50Y85         FDRE                                         r  VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.518    13.446 f  VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=25, routed)          3.041    16.487    VISION_i/driver_block_design_0/inst/interrupt_0/inst/reset
    SLICE_X56Y32         FDCE                                         f  VISION_i/driver_block_design_0/inst/interrupt_0/inst/next_section_queued_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          1.546    22.726    VISION_i/driver_block_design_0/inst/interrupt_0/inst/clk
    SLICE_X56Y32         FDCE                                         r  VISION_i/driver_block_design_0/inst/interrupt_0/inst/next_section_queued_reg/C
                         clock pessimism              0.000    22.726    
                         clock uncertainty           -0.337    22.388    
    SLICE_X56Y32         FDCE (Recov_fdce_C_CLR)     -0.405    21.983    VISION_i/driver_block_design_0/inst/interrupt_0/inst/next_section_queued_reg
  -------------------------------------------------------------------
                         required time                         21.983    
                         arrival time                         -16.487    
  -------------------------------------------------------------------
                         slack                                  5.496    

Slack (MET) :             5.496ns  (required time - arrival time)
  Source:                 VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/driver_block_design_0/inst/interrupt_0/inst/next_section_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.559ns  (logic 0.518ns (14.554%)  route 3.041ns (85.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 22.726 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns = ( 12.928 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        1.634    12.928    VISION_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X50Y85         FDRE                                         r  VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.518    13.446 f  VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=25, routed)          3.041    16.487    VISION_i/driver_block_design_0/inst/interrupt_0/inst/reset
    SLICE_X56Y32         FDCE                                         f  VISION_i/driver_block_design_0/inst/interrupt_0/inst/next_section_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          1.546    22.726    VISION_i/driver_block_design_0/inst/interrupt_0/inst/clk
    SLICE_X56Y32         FDCE                                         r  VISION_i/driver_block_design_0/inst/interrupt_0/inst/next_section_reg/C
                         clock pessimism              0.000    22.726    
                         clock uncertainty           -0.337    22.388    
    SLICE_X56Y32         FDCE (Recov_fdce_C_CLR)     -0.405    21.983    VISION_i/driver_block_design_0/inst/interrupt_0/inst/next_section_reg
  -------------------------------------------------------------------
                         required time                         21.983    
                         arrival time                         -16.487    
  -------------------------------------------------------------------
                         slack                                  5.496    

Slack (MET) :             5.496ns  (required time - arrival time)
  Source:                 VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/driver_block_design_0/inst/interrupt_0/inst/setup_last_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.559ns  (logic 0.518ns (14.554%)  route 3.041ns (85.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 22.726 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns = ( 12.928 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        1.634    12.928    VISION_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X50Y85         FDRE                                         r  VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.518    13.446 f  VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=25, routed)          3.041    16.487    VISION_i/driver_block_design_0/inst/interrupt_0/inst/reset
    SLICE_X56Y32         FDCE                                         f  VISION_i/driver_block_design_0/inst/interrupt_0/inst/setup_last_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          1.546    22.726    VISION_i/driver_block_design_0/inst/interrupt_0/inst/clk
    SLICE_X56Y32         FDCE                                         r  VISION_i/driver_block_design_0/inst/interrupt_0/inst/setup_last_reg/C
                         clock pessimism              0.000    22.726    
                         clock uncertainty           -0.337    22.388    
    SLICE_X56Y32         FDCE (Recov_fdce_C_CLR)     -0.405    21.983    VISION_i/driver_block_design_0/inst/interrupt_0/inst/setup_last_reg
  -------------------------------------------------------------------
                         required time                         21.983    
                         arrival time                         -16.487    
  -------------------------------------------------------------------
                         slack                                  5.496    

Slack (MET) :             5.496ns  (required time - arrival time)
  Source:                 VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/driver_block_design_0/inst/interrupt_0/inst/setup_queued_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.559ns  (logic 0.518ns (14.554%)  route 3.041ns (85.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 22.726 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns = ( 12.928 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        1.634    12.928    VISION_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X50Y85         FDRE                                         r  VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.518    13.446 f  VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=25, routed)          3.041    16.487    VISION_i/driver_block_design_0/inst/interrupt_0/inst/reset
    SLICE_X56Y32         FDCE                                         f  VISION_i/driver_block_design_0/inst/interrupt_0/inst/setup_queued_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          1.546    22.726    VISION_i/driver_block_design_0/inst/interrupt_0/inst/clk
    SLICE_X56Y32         FDCE                                         r  VISION_i/driver_block_design_0/inst/interrupt_0/inst/setup_queued_reg/C
                         clock pessimism              0.000    22.726    
                         clock uncertainty           -0.337    22.388    
    SLICE_X56Y32         FDCE (Recov_fdce_C_CLR)     -0.405    21.983    VISION_i/driver_block_design_0/inst/interrupt_0/inst/setup_queued_reg
  -------------------------------------------------------------------
                         required time                         21.983    
                         arrival time                         -16.487    
  -------------------------------------------------------------------
                         slack                                  5.496    

Slack (MET) :             5.496ns  (required time - arrival time)
  Source:                 VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/driver_block_design_0/inst/interrupt_0/inst/setup_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.559ns  (logic 0.518ns (14.554%)  route 3.041ns (85.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 22.726 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns = ( 12.928 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        1.634    12.928    VISION_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X50Y85         FDRE                                         r  VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.518    13.446 f  VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=25, routed)          3.041    16.487    VISION_i/driver_block_design_0/inst/interrupt_0/inst/reset
    SLICE_X56Y32         FDCE                                         f  VISION_i/driver_block_design_0/inst/interrupt_0/inst/setup_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          1.546    22.726    VISION_i/driver_block_design_0/inst/interrupt_0/inst/clk
    SLICE_X56Y32         FDCE                                         r  VISION_i/driver_block_design_0/inst/interrupt_0/inst/setup_reg/C
                         clock pessimism              0.000    22.726    
                         clock uncertainty           -0.337    22.388    
    SLICE_X56Y32         FDCE (Recov_fdce_C_CLR)     -0.405    21.983    VISION_i/driver_block_design_0/inst/interrupt_0/inst/setup_reg
  -------------------------------------------------------------------
                         required time                         21.983    
                         arrival time                         -16.487    
  -------------------------------------------------------------------
                         slack                                  5.496    

Slack (MET) :             5.506ns  (required time - arrival time)
  Source:                 VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.553ns  (logic 0.518ns (14.581%)  route 3.035ns (85.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 22.729 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns = ( 12.928 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        1.634    12.928    VISION_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X50Y85         FDRE                                         r  VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.518    13.446 f  VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=25, routed)          3.035    16.481    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/reset
    SLICE_X60Y33         FDCE                                         f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          1.549    22.729    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/clk
    SLICE_X60Y33         FDCE                                         r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[3]/C
                         clock pessimism              0.000    22.729    
                         clock uncertainty           -0.337    22.391    
    SLICE_X60Y33         FDCE (Recov_fdce_C_CLR)     -0.405    21.986    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[3]
  -------------------------------------------------------------------
                         required time                         21.986    
                         arrival time                         -16.481    
  -------------------------------------------------------------------
                         slack                                  5.506    

Slack (MET) :             5.520ns  (required time - arrival time)
  Source:                 VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.537ns  (logic 0.518ns (14.646%)  route 3.019ns (85.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 22.726 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns = ( 12.928 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        1.634    12.928    VISION_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X50Y85         FDRE                                         r  VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.518    13.446 f  VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=25, routed)          3.019    16.465    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/reset
    SLICE_X59Y33         FDCE                                         f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          1.547    22.726    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/clk
    SLICE_X59Y33         FDCE                                         r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[1]/C
                         clock pessimism              0.000    22.726    
                         clock uncertainty           -0.337    22.389    
    SLICE_X59Y33         FDCE (Recov_fdce_C_CLR)     -0.405    21.984    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         21.984    
                         arrival time                         -16.465    
  -------------------------------------------------------------------
                         slack                                  5.520    

Slack (MET) :             5.530ns  (required time - arrival time)
  Source:                 VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[10]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.569ns  (logic 0.518ns (14.514%)  route 3.051ns (85.486%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 22.726 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns = ( 12.928 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        1.634    12.928    VISION_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X50Y85         FDRE                                         r  VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.518    13.446 f  VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=25, routed)          3.051    16.497    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/reset
    SLICE_X58Y32         FDPE                                         f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          1.546    22.726    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/clk
    SLICE_X58Y32         FDPE                                         r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[10]/C
                         clock pessimism              0.000    22.726    
                         clock uncertainty           -0.337    22.388    
    SLICE_X58Y32         FDPE (Recov_fdpe_C_PRE)     -0.361    22.027    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[10]
  -------------------------------------------------------------------
                         required time                         22.027    
                         arrival time                         -16.497    
  -------------------------------------------------------------------
                         slack                                  5.530    

Slack (MET) :             5.532ns  (required time - arrival time)
  Source:                 VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[4]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.569ns  (logic 0.518ns (14.514%)  route 3.051ns (85.486%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 22.726 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns = ( 12.928 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        1.634    12.928    VISION_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X50Y85         FDRE                                         r  VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.518    13.446 f  VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=25, routed)          3.051    16.497    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/reset
    SLICE_X59Y32         FDPE                                         f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          1.546    22.726    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/clk
    SLICE_X59Y32         FDPE                                         r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[4]/C
                         clock pessimism              0.000    22.726    
                         clock uncertainty           -0.337    22.388    
    SLICE_X59Y32         FDPE (Recov_fdpe_C_PRE)     -0.359    22.029    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[4]
  -------------------------------------------------------------------
                         required time                         22.029    
                         arrival time                         -16.497    
  -------------------------------------------------------------------
                         slack                                  5.532    

Slack (MET) :             5.532ns  (required time - arrival time)
  Source:                 VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[6]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.569ns  (logic 0.518ns (14.514%)  route 3.051ns (85.486%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 22.726 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns = ( 12.928 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        1.634    12.928    VISION_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X50Y85         FDRE                                         r  VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.518    13.446 f  VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=25, routed)          3.051    16.497    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/reset
    SLICE_X59Y32         FDPE                                         f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          1.546    22.726    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/clk
    SLICE_X59Y32         FDPE                                         r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[6]/C
                         clock pessimism              0.000    22.726    
                         clock uncertainty           -0.337    22.388    
    SLICE_X59Y32         FDPE (Recov_fdpe_C_PRE)     -0.359    22.029    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[6]
  -------------------------------------------------------------------
                         required time                         22.029    
                         arrival time                         -16.497    
  -------------------------------------------------------------------
                         slack                                  5.532    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/driver_block_design_0/inst/interrupt_0/inst/next_section_last_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.164ns (17.207%)  route 0.789ns (82.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        0.548     0.884    VISION_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X50Y85         FDRE                                         r  VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164     1.048 f  VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=25, routed)          0.789     1.837    VISION_i/driver_block_design_0/inst/interrupt_0/inst/reset
    SLICE_X51Y73         FDCE                                         f  VISION_i/driver_block_design_0/inst/interrupt_0/inst/next_section_last_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          0.805     1.171    VISION_i/driver_block_design_0/inst/interrupt_0/inst/clk
    SLICE_X51Y73         FDCE                                         r  VISION_i/driver_block_design_0/inst/interrupt_0/inst/next_section_last_reg/C
                         clock pessimism              0.000     1.171    
                         clock uncertainty            0.337     1.508    
    SLICE_X51Y73         FDCE (Remov_fdce_C_CLR)     -0.092     1.416    VISION_i/driver_block_design_0/inst/interrupt_0/inst/next_section_last_reg
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/clock_state_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.164ns (11.432%)  route 1.271ns (88.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        0.548     0.884    VISION_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X50Y85         FDRE                                         r  VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164     1.048 f  VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=25, routed)          1.271     2.318    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/reset
    SLICE_X58Y35         FDCE                                         f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/clock_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          0.847     1.213    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/clk
    SLICE_X58Y35         FDCE                                         r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/clock_state_reg/C
                         clock pessimism              0.000     1.213    
                         clock uncertainty            0.337     1.550    
    SLICE_X58Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.483    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/clock_state_reg
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/gsclk_padding_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.164ns (11.432%)  route 1.271ns (88.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        0.548     0.884    VISION_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X50Y85         FDRE                                         r  VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164     1.048 f  VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=25, routed)          1.271     2.318    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/reset
    SLICE_X58Y35         FDCE                                         f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/gsclk_padding_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          0.847     1.213    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/clk
    SLICE_X58Y35         FDCE                                         r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/gsclk_padding_reg[0]/C
                         clock pessimism              0.000     1.213    
                         clock uncertainty            0.337     1.550    
    SLICE_X58Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.483    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/gsclk_padding_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/gsclk_padding_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.164ns (11.432%)  route 1.271ns (88.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        0.548     0.884    VISION_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X50Y85         FDRE                                         r  VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164     1.048 f  VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=25, routed)          1.271     2.318    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/reset
    SLICE_X58Y35         FDCE                                         f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/gsclk_padding_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          0.847     1.213    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/clk
    SLICE_X58Y35         FDCE                                         r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/gsclk_padding_reg[1]/C
                         clock pessimism              0.000     1.213    
                         clock uncertainty            0.337     1.550    
    SLICE_X58Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.483    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/gsclk_padding_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.859ns  (arrival time - required time)
  Source:                 VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.164ns (11.456%)  route 1.268ns (88.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        0.548     0.884    VISION_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X50Y85         FDRE                                         r  VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164     1.048 f  VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=25, routed)          1.268     2.315    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/reset
    SLICE_X57Y33         FDCE                                         f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          0.845     1.211    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/clk
    SLICE_X57Y33         FDCE                                         r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[0]/C
                         clock pessimism              0.000     1.211    
                         clock uncertainty            0.337     1.548    
    SLICE_X57Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.456    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.894ns  (arrival time - required time)
  Source:                 VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/active_data_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.164ns (10.994%)  route 1.328ns (89.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        0.548     0.884    VISION_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X50Y85         FDRE                                         r  VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164     1.048 f  VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=25, routed)          1.328     2.375    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/reset
    SLICE_X58Y33         FDCE                                         f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/active_data_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          0.845     1.211    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/clk
    SLICE_X58Y33         FDCE                                         r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/active_data_reg/C
                         clock pessimism              0.000     1.211    
                         clock uncertainty            0.337     1.548    
    SLICE_X58Y33         FDCE (Remov_fdce_C_CLR)     -0.067     1.481    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/active_data_reg
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (arrival time - required time)
  Source:                 VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/setup_complete_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.164ns (10.994%)  route 1.328ns (89.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        0.548     0.884    VISION_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X50Y85         FDRE                                         r  VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164     1.048 f  VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=25, routed)          1.328     2.375    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/reset
    SLICE_X58Y33         FDCE                                         f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/setup_complete_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          0.845     1.211    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/clk
    SLICE_X58Y33         FDCE                                         r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/setup_complete_reg[0]/C
                         clock pessimism              0.000     1.211    
                         clock uncertainty            0.337     1.548    
    SLICE_X58Y33         FDCE (Remov_fdce_C_CLR)     -0.067     1.481    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/setup_complete_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (arrival time - required time)
  Source:                 VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/setup_complete_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.164ns (10.994%)  route 1.328ns (89.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        0.548     0.884    VISION_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X50Y85         FDRE                                         r  VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164     1.048 f  VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=25, routed)          1.328     2.375    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/reset
    SLICE_X58Y33         FDCE                                         f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/setup_complete_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          0.845     1.211    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/clk
    SLICE_X58Y33         FDCE                                         r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/setup_complete_reg[1]/C
                         clock pessimism              0.000     1.211    
                         clock uncertainty            0.337     1.548    
    SLICE_X58Y33         FDCE (Remov_fdce_C_CLR)     -0.067     1.481    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/setup_complete_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.164ns (10.994%)  route 1.328ns (89.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        0.548     0.884    VISION_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X50Y85         FDRE                                         r  VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164     1.048 f  VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=25, routed)          1.328     2.375    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/reset
    SLICE_X59Y33         FDCE                                         f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          0.845     1.211    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/clk
    SLICE_X59Y33         FDCE                                         r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[1]/C
                         clock pessimism              0.000     1.211    
                         clock uncertainty            0.337     1.548    
    SLICE_X59Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.456    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.921ns  (arrival time - required time)
  Source:                 VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.518ns  (logic 0.164ns (10.804%)  route 1.354ns (89.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8957, routed)        0.548     0.884    VISION_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X50Y85         FDRE                                         r  VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164     1.048 f  VISION_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=25, routed)          1.354     2.402    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/reset
    SLICE_X58Y32         FDCE                                         f  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  VISION_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    VISION_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  VISION_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=35, routed)          0.844     1.210    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/clk
    SLICE_X58Y32         FDCE                                         r  VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[5]/C
                         clock pessimism              0.000     1.210    
                         clock uncertainty            0.337     1.547    
    SLICE_X58Y32         FDCE (Remov_fdce_C_CLR)     -0.067     1.480    VISION_i/driver_block_design_0/inst/mean_machine_module_0/inst/curr_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.921    





