/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [11:0] _01_;
  reg [8:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [12:0] celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire [6:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [13:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [2:0] celloutsig_0_42z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire [7:0] celloutsig_0_51z;
  wire [4:0] celloutsig_0_57z;
  wire [4:0] celloutsig_0_5z;
  wire [24:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_85z;
  wire celloutsig_0_86z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [4:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [15:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_38z = ~(celloutsig_0_22z | celloutsig_0_7z[2]);
  assign celloutsig_0_8z = ~(celloutsig_0_1z | celloutsig_0_5z[2]);
  assign celloutsig_1_0z = ~(in_data[163] | in_data[142]);
  assign celloutsig_1_4z = ~(celloutsig_1_3z | in_data[136]);
  assign celloutsig_1_5z = ~(in_data[110] | celloutsig_1_2z[12]);
  assign celloutsig_1_12z = ~(celloutsig_1_4z | celloutsig_1_6z);
  assign celloutsig_0_11z = ~(celloutsig_0_3z | celloutsig_0_3z);
  assign celloutsig_0_15z = ~(celloutsig_0_14z | celloutsig_0_7z[0]);
  assign celloutsig_0_22z = ~(celloutsig_0_16z | celloutsig_0_1z);
  assign celloutsig_0_31z = ~(celloutsig_0_15z | celloutsig_0_19z[1]);
  assign celloutsig_0_40z = ~celloutsig_0_9z;
  assign celloutsig_0_30z = ~celloutsig_0_7z[4];
  assign celloutsig_0_47z = ~celloutsig_0_41z;
  assign celloutsig_1_3z = ~celloutsig_1_1z;
  assign celloutsig_1_8z = ~celloutsig_1_4z;
  assign celloutsig_0_10z = ~celloutsig_0_6z[7];
  assign celloutsig_0_12z = ~in_data[51];
  assign celloutsig_0_20z = ~celloutsig_0_3z;
  assign celloutsig_0_27z = ~celloutsig_0_19z[3];
  assign celloutsig_0_28z = ~celloutsig_0_6z[15];
  assign celloutsig_0_32z = ~celloutsig_0_17z[10];
  reg [11:0] _24_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[96])
    if (!clkin_data[96]) _24_ <= 12'h000;
    else _24_ <= { celloutsig_0_7z[1], celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_24z, celloutsig_0_9z, celloutsig_0_6z[7] };
  assign { _01_[11:6], _00_, _01_[4:0] } = _24_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 9'h000;
    else _02_ <= { _01_[11:10], celloutsig_0_47z, celloutsig_0_4z, celloutsig_0_31z, celloutsig_0_31z, celloutsig_0_18z };
  assign celloutsig_0_3z = { in_data[51:32], celloutsig_0_0z } <= { in_data[22:3], celloutsig_0_0z };
  assign celloutsig_0_41z = { celloutsig_0_25z[5:2], celloutsig_0_33z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_33z, celloutsig_0_37z, celloutsig_0_29z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_35z, celloutsig_0_38z, celloutsig_0_27z } <= { celloutsig_0_19z[4:2], celloutsig_0_4z, celloutsig_0_24z, celloutsig_0_29z, celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_28z };
  assign celloutsig_0_46z = { celloutsig_0_41z, celloutsig_0_28z, celloutsig_0_28z, celloutsig_0_41z, celloutsig_0_41z, celloutsig_0_42z, celloutsig_0_31z, celloutsig_0_22z, celloutsig_0_30z, celloutsig_0_16z, celloutsig_0_32z, celloutsig_0_9z, celloutsig_0_29z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_0z } <= { celloutsig_0_17z[3], celloutsig_0_8z, celloutsig_0_29z, celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_0_85z = { in_data[10:1], celloutsig_0_35z } <= { celloutsig_0_26z, _02_, celloutsig_0_40z };
  assign celloutsig_1_1z = { in_data[173:161], celloutsig_1_0z, celloutsig_1_0z } <= in_data[125:111];
  assign celloutsig_1_7z = { celloutsig_1_2z[14:11], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } <= in_data[140:127];
  assign celloutsig_0_9z = celloutsig_0_6z[13:2] <= { celloutsig_0_6z[24:14], celloutsig_0_8z };
  assign celloutsig_1_14z = celloutsig_1_2z[12:6] <= { in_data[109], celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_9z };
  assign celloutsig_1_18z = { celloutsig_1_17z, celloutsig_1_3z } <= { celloutsig_1_2z[6], celloutsig_1_14z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_1z };
  assign celloutsig_0_14z = { celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_0z } <= { celloutsig_0_7z[3:1], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_0_26z = celloutsig_0_6z[23:17] <= { celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_29z = { celloutsig_0_25z[10:7], celloutsig_0_15z, celloutsig_0_4z } <= celloutsig_0_13z[6:1];
  assign celloutsig_0_33z = { celloutsig_0_17z[6], celloutsig_0_19z, celloutsig_0_3z, celloutsig_0_12z } <= { in_data[51:47], celloutsig_0_26z, celloutsig_0_27z, celloutsig_0_18z };
  assign celloutsig_0_0z = in_data[53:10] < in_data[87:44];
  assign celloutsig_0_36z = { celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_32z, celloutsig_0_20z, celloutsig_0_9z } < { celloutsig_0_19z[5:4], celloutsig_0_2z };
  assign celloutsig_0_37z = { celloutsig_0_21z, celloutsig_0_33z, celloutsig_0_33z, celloutsig_0_8z, celloutsig_0_36z, celloutsig_0_33z } < { celloutsig_0_2z[6:2], celloutsig_0_27z };
  assign celloutsig_0_4z = { celloutsig_0_2z[5], celloutsig_0_0z, celloutsig_0_1z } < celloutsig_0_2z[5:3];
  assign celloutsig_0_86z = { celloutsig_0_57z[4:3], celloutsig_0_9z, celloutsig_0_11z } < { celloutsig_0_29z, celloutsig_0_21z, celloutsig_0_26z, celloutsig_0_6z[7] };
  assign celloutsig_1_6z = { celloutsig_1_2z[8:5], celloutsig_1_3z } < { celloutsig_1_2z[14:13], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_9z = { celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_4z } < { celloutsig_1_2z[14:13], celloutsig_1_8z };
  assign celloutsig_1_19z = { celloutsig_1_2z[3:2], celloutsig_1_12z } < { celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_0_1z = { in_data[64], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } < in_data[30:27];
  assign celloutsig_0_16z = { celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_14z } < { celloutsig_0_6z[12:5], celloutsig_0_2z };
  assign celloutsig_0_21z = { celloutsig_0_17z[2:1], celloutsig_0_14z, celloutsig_0_18z } < { celloutsig_0_13z[4:1], celloutsig_0_14z, celloutsig_0_0z };
  assign celloutsig_0_24z = { celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_10z } < celloutsig_0_2z[4:2];
  assign celloutsig_0_35z = celloutsig_0_17z[10:4] < { celloutsig_0_2z[0], celloutsig_0_0z, celloutsig_0_6z[7], celloutsig_0_21z, celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_16z };
  assign celloutsig_0_42z = { celloutsig_0_18z[0], celloutsig_0_27z, celloutsig_0_20z } << { celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_28z };
  assign celloutsig_0_51z = { celloutsig_0_19z[3:1], celloutsig_0_35z, celloutsig_0_32z, celloutsig_0_28z, celloutsig_0_16z, celloutsig_0_4z } << { celloutsig_0_7z[3:2], celloutsig_0_29z, celloutsig_0_18z, celloutsig_0_46z, celloutsig_0_29z };
  assign celloutsig_0_5z = { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z } << { celloutsig_0_2z[4:1], celloutsig_0_4z };
  assign celloutsig_0_57z = { _02_[7], celloutsig_0_26z, celloutsig_0_29z, celloutsig_0_46z, celloutsig_0_12z } << celloutsig_0_51z[7:3];
  assign celloutsig_0_6z = in_data[61:37] << { in_data[66:48], celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_7z = { in_data[24:21], celloutsig_0_1z } << celloutsig_0_2z[6:2];
  assign celloutsig_1_2z = in_data[133:118] << { in_data[147:134], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_17z = { in_data[123:120], celloutsig_1_9z } << in_data[113:109];
  assign celloutsig_0_13z = { celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_12z } << { celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_11z };
  assign celloutsig_0_17z = in_data[72:60] << { celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_18z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_10z } << { celloutsig_0_2z[7:6], celloutsig_0_11z };
  assign celloutsig_0_19z = { celloutsig_0_17z[2:1], celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_3z } << celloutsig_0_13z[7:1];
  assign celloutsig_0_2z = in_data[69:62] << { in_data[85:80], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_25z = { celloutsig_0_13z[7], celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_11z } << { celloutsig_0_13z[6:0], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_20z };
  assign _01_[5] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_85z, celloutsig_0_86z };
endmodule
