
Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004800  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000013c  08004990  08004990  00014990  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004acc  08004acc  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08004acc  08004acc  00014acc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004ad4  08004ad4  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004ad4  08004ad4  00014ad4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004ad8  08004ad8  00014ad8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004adc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          00000544  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200005b4  200005b4  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f777  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001ed5  00000000  00000000  0002f817  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c90  00000000  00000000  000316f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000bd8  00000000  00000000  00032380  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021732  00000000  00000000  00032f58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000e720  00000000  00000000  0005468a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cbb31  00000000  00000000  00062daa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0012e8db  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003e48  00000000  00000000  0012e930  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004978 	.word	0x08004978

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08004978 	.word	0x08004978

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96e 	b.w	8000564 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468c      	mov	ip, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	f040 8083 	bne.w	80003b6 <__udivmoddi4+0x116>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d947      	bls.n	8000346 <__udivmoddi4+0xa6>
 80002b6:	fab2 f282 	clz	r2, r2
 80002ba:	b142      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002bc:	f1c2 0020 	rsb	r0, r2, #32
 80002c0:	fa24 f000 	lsr.w	r0, r4, r0
 80002c4:	4091      	lsls	r1, r2
 80002c6:	4097      	lsls	r7, r2
 80002c8:	ea40 0c01 	orr.w	ip, r0, r1
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbbc f6f8 	udiv	r6, ip, r8
 80002d8:	fa1f fe87 	uxth.w	lr, r7
 80002dc:	fb08 c116 	mls	r1, r8, r6, ip
 80002e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e4:	fb06 f10e 	mul.w	r1, r6, lr
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f2:	f080 8119 	bcs.w	8000528 <__udivmoddi4+0x288>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8116 	bls.w	8000528 <__udivmoddi4+0x288>
 80002fc:	3e02      	subs	r6, #2
 80002fe:	443b      	add	r3, r7
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0f8 	udiv	r0, r3, r8
 8000308:	fb08 3310 	mls	r3, r8, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fe0e 	mul.w	lr, r0, lr
 8000314:	45a6      	cmp	lr, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	193c      	adds	r4, r7, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8105 	bcs.w	800052c <__udivmoddi4+0x28c>
 8000322:	45a6      	cmp	lr, r4
 8000324:	f240 8102 	bls.w	800052c <__udivmoddi4+0x28c>
 8000328:	3802      	subs	r0, #2
 800032a:	443c      	add	r4, r7
 800032c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000330:	eba4 040e 	sub.w	r4, r4, lr
 8000334:	2600      	movs	r6, #0
 8000336:	b11d      	cbz	r5, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c5 4300 	strd	r4, r3, [r5]
 8000340:	4631      	mov	r1, r6
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	b902      	cbnz	r2, 800034a <__udivmoddi4+0xaa>
 8000348:	deff      	udf	#255	; 0xff
 800034a:	fab2 f282 	clz	r2, r2
 800034e:	2a00      	cmp	r2, #0
 8000350:	d150      	bne.n	80003f4 <__udivmoddi4+0x154>
 8000352:	1bcb      	subs	r3, r1, r7
 8000354:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000358:	fa1f f887 	uxth.w	r8, r7
 800035c:	2601      	movs	r6, #1
 800035e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000362:	0c21      	lsrs	r1, r4, #16
 8000364:	fb0e 331c 	mls	r3, lr, ip, r3
 8000368:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800036c:	fb08 f30c 	mul.w	r3, r8, ip
 8000370:	428b      	cmp	r3, r1
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0xe4>
 8000374:	1879      	adds	r1, r7, r1
 8000376:	f10c 30ff 	add.w	r0, ip, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0xe2>
 800037c:	428b      	cmp	r3, r1
 800037e:	f200 80e9 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 8000382:	4684      	mov	ip, r0
 8000384:	1ac9      	subs	r1, r1, r3
 8000386:	b2a3      	uxth	r3, r4
 8000388:	fbb1 f0fe 	udiv	r0, r1, lr
 800038c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000390:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000394:	fb08 f800 	mul.w	r8, r8, r0
 8000398:	45a0      	cmp	r8, r4
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x10c>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x10a>
 80003a4:	45a0      	cmp	r8, r4
 80003a6:	f200 80d9 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003aa:	4618      	mov	r0, r3
 80003ac:	eba4 0408 	sub.w	r4, r4, r8
 80003b0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003b4:	e7bf      	b.n	8000336 <__udivmoddi4+0x96>
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x12e>
 80003ba:	2d00      	cmp	r5, #0
 80003bc:	f000 80b1 	beq.w	8000522 <__udivmoddi4+0x282>
 80003c0:	2600      	movs	r6, #0
 80003c2:	e9c5 0100 	strd	r0, r1, [r5]
 80003c6:	4630      	mov	r0, r6
 80003c8:	4631      	mov	r1, r6
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f683 	clz	r6, r3
 80003d2:	2e00      	cmp	r6, #0
 80003d4:	d14a      	bne.n	800046c <__udivmoddi4+0x1cc>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0x140>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80b8 	bhi.w	8000550 <__udivmoddi4+0x2b0>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0103 	sbc.w	r1, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	468c      	mov	ip, r1
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0a8      	beq.n	8000340 <__udivmoddi4+0xa0>
 80003ee:	e9c5 4c00 	strd	r4, ip, [r5]
 80003f2:	e7a5      	b.n	8000340 <__udivmoddi4+0xa0>
 80003f4:	f1c2 0320 	rsb	r3, r2, #32
 80003f8:	fa20 f603 	lsr.w	r6, r0, r3
 80003fc:	4097      	lsls	r7, r2
 80003fe:	fa01 f002 	lsl.w	r0, r1, r2
 8000402:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000406:	40d9      	lsrs	r1, r3
 8000408:	4330      	orrs	r0, r6
 800040a:	0c03      	lsrs	r3, r0, #16
 800040c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000410:	fa1f f887 	uxth.w	r8, r7
 8000414:	fb0e 1116 	mls	r1, lr, r6, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb06 f108 	mul.w	r1, r6, r8
 8000420:	4299      	cmp	r1, r3
 8000422:	fa04 f402 	lsl.w	r4, r4, r2
 8000426:	d909      	bls.n	800043c <__udivmoddi4+0x19c>
 8000428:	18fb      	adds	r3, r7, r3
 800042a:	f106 3cff 	add.w	ip, r6, #4294967295
 800042e:	f080 808d 	bcs.w	800054c <__udivmoddi4+0x2ac>
 8000432:	4299      	cmp	r1, r3
 8000434:	f240 808a 	bls.w	800054c <__udivmoddi4+0x2ac>
 8000438:	3e02      	subs	r6, #2
 800043a:	443b      	add	r3, r7
 800043c:	1a5b      	subs	r3, r3, r1
 800043e:	b281      	uxth	r1, r0
 8000440:	fbb3 f0fe 	udiv	r0, r3, lr
 8000444:	fb0e 3310 	mls	r3, lr, r0, r3
 8000448:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044c:	fb00 f308 	mul.w	r3, r0, r8
 8000450:	428b      	cmp	r3, r1
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x1c4>
 8000454:	1879      	adds	r1, r7, r1
 8000456:	f100 3cff 	add.w	ip, r0, #4294967295
 800045a:	d273      	bcs.n	8000544 <__udivmoddi4+0x2a4>
 800045c:	428b      	cmp	r3, r1
 800045e:	d971      	bls.n	8000544 <__udivmoddi4+0x2a4>
 8000460:	3802      	subs	r0, #2
 8000462:	4439      	add	r1, r7
 8000464:	1acb      	subs	r3, r1, r3
 8000466:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800046a:	e778      	b.n	800035e <__udivmoddi4+0xbe>
 800046c:	f1c6 0c20 	rsb	ip, r6, #32
 8000470:	fa03 f406 	lsl.w	r4, r3, r6
 8000474:	fa22 f30c 	lsr.w	r3, r2, ip
 8000478:	431c      	orrs	r4, r3
 800047a:	fa20 f70c 	lsr.w	r7, r0, ip
 800047e:	fa01 f306 	lsl.w	r3, r1, r6
 8000482:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000486:	fa21 f10c 	lsr.w	r1, r1, ip
 800048a:	431f      	orrs	r7, r3
 800048c:	0c3b      	lsrs	r3, r7, #16
 800048e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000492:	fa1f f884 	uxth.w	r8, r4
 8000496:	fb0e 1119 	mls	r1, lr, r9, r1
 800049a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800049e:	fb09 fa08 	mul.w	sl, r9, r8
 80004a2:	458a      	cmp	sl, r1
 80004a4:	fa02 f206 	lsl.w	r2, r2, r6
 80004a8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ac:	d908      	bls.n	80004c0 <__udivmoddi4+0x220>
 80004ae:	1861      	adds	r1, r4, r1
 80004b0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004b4:	d248      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 80004b6:	458a      	cmp	sl, r1
 80004b8:	d946      	bls.n	8000548 <__udivmoddi4+0x2a8>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4421      	add	r1, r4
 80004c0:	eba1 010a 	sub.w	r1, r1, sl
 80004c4:	b2bf      	uxth	r7, r7
 80004c6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ca:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ce:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004d2:	fb00 f808 	mul.w	r8, r0, r8
 80004d6:	45b8      	cmp	r8, r7
 80004d8:	d907      	bls.n	80004ea <__udivmoddi4+0x24a>
 80004da:	19e7      	adds	r7, r4, r7
 80004dc:	f100 31ff 	add.w	r1, r0, #4294967295
 80004e0:	d22e      	bcs.n	8000540 <__udivmoddi4+0x2a0>
 80004e2:	45b8      	cmp	r8, r7
 80004e4:	d92c      	bls.n	8000540 <__udivmoddi4+0x2a0>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4427      	add	r7, r4
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	eba7 0708 	sub.w	r7, r7, r8
 80004f2:	fba0 8902 	umull	r8, r9, r0, r2
 80004f6:	454f      	cmp	r7, r9
 80004f8:	46c6      	mov	lr, r8
 80004fa:	4649      	mov	r1, r9
 80004fc:	d31a      	bcc.n	8000534 <__udivmoddi4+0x294>
 80004fe:	d017      	beq.n	8000530 <__udivmoddi4+0x290>
 8000500:	b15d      	cbz	r5, 800051a <__udivmoddi4+0x27a>
 8000502:	ebb3 020e 	subs.w	r2, r3, lr
 8000506:	eb67 0701 	sbc.w	r7, r7, r1
 800050a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800050e:	40f2      	lsrs	r2, r6
 8000510:	ea4c 0202 	orr.w	r2, ip, r2
 8000514:	40f7      	lsrs	r7, r6
 8000516:	e9c5 2700 	strd	r2, r7, [r5]
 800051a:	2600      	movs	r6, #0
 800051c:	4631      	mov	r1, r6
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	462e      	mov	r6, r5
 8000524:	4628      	mov	r0, r5
 8000526:	e70b      	b.n	8000340 <__udivmoddi4+0xa0>
 8000528:	4606      	mov	r6, r0
 800052a:	e6e9      	b.n	8000300 <__udivmoddi4+0x60>
 800052c:	4618      	mov	r0, r3
 800052e:	e6fd      	b.n	800032c <__udivmoddi4+0x8c>
 8000530:	4543      	cmp	r3, r8
 8000532:	d2e5      	bcs.n	8000500 <__udivmoddi4+0x260>
 8000534:	ebb8 0e02 	subs.w	lr, r8, r2
 8000538:	eb69 0104 	sbc.w	r1, r9, r4
 800053c:	3801      	subs	r0, #1
 800053e:	e7df      	b.n	8000500 <__udivmoddi4+0x260>
 8000540:	4608      	mov	r0, r1
 8000542:	e7d2      	b.n	80004ea <__udivmoddi4+0x24a>
 8000544:	4660      	mov	r0, ip
 8000546:	e78d      	b.n	8000464 <__udivmoddi4+0x1c4>
 8000548:	4681      	mov	r9, r0
 800054a:	e7b9      	b.n	80004c0 <__udivmoddi4+0x220>
 800054c:	4666      	mov	r6, ip
 800054e:	e775      	b.n	800043c <__udivmoddi4+0x19c>
 8000550:	4630      	mov	r0, r6
 8000552:	e74a      	b.n	80003ea <__udivmoddi4+0x14a>
 8000554:	f1ac 0c02 	sub.w	ip, ip, #2
 8000558:	4439      	add	r1, r7
 800055a:	e713      	b.n	8000384 <__udivmoddi4+0xe4>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	e724      	b.n	80003ac <__udivmoddi4+0x10c>
 8000562:	bf00      	nop

08000564 <__aeabi_idiv0>:
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop

08000568 <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef* gHuart;

void  RetargetInit(UART_HandleTypeDef *huart){
 8000568:	b580      	push	{r7, lr}
 800056a:	b082      	sub	sp, #8
 800056c:	af00      	add	r7, sp, #0
 800056e:	6078      	str	r0, [r7, #4]
	gHuart=huart;
 8000570:	4a07      	ldr	r2, [pc, #28]	; (8000590 <RetargetInit+0x28>)
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	6013      	str	r3, [r2, #0]

	setvbuf(stdout, NULL, _IONBF, 0);
 8000576:	4b07      	ldr	r3, [pc, #28]	; (8000594 <RetargetInit+0x2c>)
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	6898      	ldr	r0, [r3, #8]
 800057c:	2300      	movs	r3, #0
 800057e:	2202      	movs	r2, #2
 8000580:	2100      	movs	r1, #0
 8000582:	f003 f81b 	bl	80035bc <setvbuf>
}
 8000586:	bf00      	nop
 8000588:	3708      	adds	r7, #8
 800058a:	46bd      	mov	sp, r7
 800058c:	bd80      	pop	{r7, pc}
 800058e:	bf00      	nop
 8000590:	2000009c 	.word	0x2000009c
 8000594:	2000000c 	.word	0x2000000c

08000598 <_isatty>:

int _isatty(int fd){
 8000598:	b580      	push	{r7, lr}
 800059a:	b082      	sub	sp, #8
 800059c:	af00      	add	r7, sp, #0
 800059e:	6078      	str	r0, [r7, #4]
	if(fd>=STDIN_FILENO && fd<=STDERR_FILENO){
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	db04      	blt.n	80005b0 <_isatty+0x18>
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	2b02      	cmp	r3, #2
 80005aa:	dc01      	bgt.n	80005b0 <_isatty+0x18>
		return 1;
 80005ac:	2301      	movs	r3, #1
 80005ae:	e005      	b.n	80005bc <_isatty+0x24>
	}

	errno = EBADF;
 80005b0:	f002 ffba 	bl	8003528 <__errno>
 80005b4:	4603      	mov	r3, r0
 80005b6:	2209      	movs	r2, #9
 80005b8:	601a      	str	r2, [r3, #0]
	return 0;
 80005ba:	2300      	movs	r3, #0
}
 80005bc:	4618      	mov	r0, r3
 80005be:	3708      	adds	r7, #8
 80005c0:	46bd      	mov	sp, r7
 80005c2:	bd80      	pop	{r7, pc}

080005c4 <_write>:

int _write(int fd, char* ptr, int len) {
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b086      	sub	sp, #24
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	60f8      	str	r0, [r7, #12]
 80005cc:	60b9      	str	r1, [r7, #8]
 80005ce:	607a      	str	r2, [r7, #4]
	HAL_StatusTypeDef hstatus;

	if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 80005d0:	68fb      	ldr	r3, [r7, #12]
 80005d2:	2b01      	cmp	r3, #1
 80005d4:	d002      	beq.n	80005dc <_write+0x18>
 80005d6:	68fb      	ldr	r3, [r7, #12]
 80005d8:	2b02      	cmp	r3, #2
 80005da:	d111      	bne.n	8000600 <_write+0x3c>
		hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 80005dc:	4b0e      	ldr	r3, [pc, #56]	; (8000618 <_write+0x54>)
 80005de:	6818      	ldr	r0, [r3, #0]
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	b29a      	uxth	r2, r3
 80005e4:	f04f 33ff 	mov.w	r3, #4294967295
 80005e8:	68b9      	ldr	r1, [r7, #8]
 80005ea:	f001 ff80 	bl	80024ee <HAL_UART_Transmit>
 80005ee:	4603      	mov	r3, r0
 80005f0:	75fb      	strb	r3, [r7, #23]
		if (hstatus == HAL_OK)
 80005f2:	7dfb      	ldrb	r3, [r7, #23]
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d101      	bne.n	80005fc <_write+0x38>
			return len;
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	e008      	b.n	800060e <_write+0x4a>
		else
			return EIO;
 80005fc:	2305      	movs	r3, #5
 80005fe:	e006      	b.n	800060e <_write+0x4a>
	}
	errno = EBADF;
 8000600:	f002 ff92 	bl	8003528 <__errno>
 8000604:	4603      	mov	r3, r0
 8000606:	2209      	movs	r2, #9
 8000608:	601a      	str	r2, [r3, #0]
	return -1;
 800060a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800060e:	4618      	mov	r0, r3
 8000610:	3718      	adds	r7, #24
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}
 8000616:	bf00      	nop
 8000618:	2000009c 	.word	0x2000009c

0800061c <_close>:

int _close(int fd) {
 800061c:	b580      	push	{r7, lr}
 800061e:	b082      	sub	sp, #8
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
	if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	2b00      	cmp	r3, #0
 8000628:	db04      	blt.n	8000634 <_close+0x18>
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	2b02      	cmp	r3, #2
 800062e:	dc01      	bgt.n	8000634 <_close+0x18>
		return 0;
 8000630:	2300      	movs	r3, #0
 8000632:	e006      	b.n	8000642 <_close+0x26>

	errno = EBADF;
 8000634:	f002 ff78 	bl	8003528 <__errno>
 8000638:	4603      	mov	r3, r0
 800063a:	2209      	movs	r2, #9
 800063c:	601a      	str	r2, [r3, #0]
	return -1;
 800063e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000642:	4618      	mov	r0, r3
 8000644:	3708      	adds	r7, #8
 8000646:	46bd      	mov	sp, r7
 8000648:	bd80      	pop	{r7, pc}

0800064a <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 800064a:	b580      	push	{r7, lr}
 800064c:	b084      	sub	sp, #16
 800064e:	af00      	add	r7, sp, #0
 8000650:	60f8      	str	r0, [r7, #12]
 8000652:	60b9      	str	r1, [r7, #8]
 8000654:	607a      	str	r2, [r7, #4]
	(void) fd;
	(void) ptr;
	(void) dir;

	errno = EBADF;
 8000656:	f002 ff67 	bl	8003528 <__errno>
 800065a:	4603      	mov	r3, r0
 800065c:	2209      	movs	r2, #9
 800065e:	601a      	str	r2, [r3, #0]
	return -1;
 8000660:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000664:	4618      	mov	r0, r3
 8000666:	3710      	adds	r7, #16
 8000668:	46bd      	mov	sp, r7
 800066a:	bd80      	pop	{r7, pc}

0800066c <_read>:

int _read(int fd, char* ptr, int len) {
 800066c:	b580      	push	{r7, lr}
 800066e:	b086      	sub	sp, #24
 8000670:	af00      	add	r7, sp, #0
 8000672:	60f8      	str	r0, [r7, #12]
 8000674:	60b9      	str	r1, [r7, #8]
 8000676:	607a      	str	r2, [r7, #4]
	HAL_StatusTypeDef hstatus;

	if (fd == STDIN_FILENO) {
 8000678:	68fb      	ldr	r3, [r7, #12]
 800067a:	2b00      	cmp	r3, #0
 800067c:	d110      	bne.n	80006a0 <_read+0x34>
		hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 800067e:	4b0e      	ldr	r3, [pc, #56]	; (80006b8 <_read+0x4c>)
 8000680:	6818      	ldr	r0, [r3, #0]
 8000682:	f04f 33ff 	mov.w	r3, #4294967295
 8000686:	2201      	movs	r2, #1
 8000688:	68b9      	ldr	r1, [r7, #8]
 800068a:	f001 ffc2 	bl	8002612 <HAL_UART_Receive>
 800068e:	4603      	mov	r3, r0
 8000690:	75fb      	strb	r3, [r7, #23]
		if (hstatus == HAL_OK)
 8000692:	7dfb      	ldrb	r3, [r7, #23]
 8000694:	2b00      	cmp	r3, #0
 8000696:	d101      	bne.n	800069c <_read+0x30>
			return 1;
 8000698:	2301      	movs	r3, #1
 800069a:	e008      	b.n	80006ae <_read+0x42>
		else
			return EIO;
 800069c:	2305      	movs	r3, #5
 800069e:	e006      	b.n	80006ae <_read+0x42>
	}

	errno = EBADF;
 80006a0:	f002 ff42 	bl	8003528 <__errno>
 80006a4:	4603      	mov	r3, r0
 80006a6:	2209      	movs	r2, #9
 80006a8:	601a      	str	r2, [r3, #0]
	return -1;
 80006aa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80006ae:	4618      	mov	r0, r3
 80006b0:	3718      	adds	r7, #24
 80006b2:	46bd      	mov	sp, r7
 80006b4:	bd80      	pop	{r7, pc}
 80006b6:	bf00      	nop
 80006b8:	2000009c 	.word	0x2000009c

080006bc <_fstat>:

int _fstat(int fd, struct stat* st) {
 80006bc:	b580      	push	{r7, lr}
 80006be:	b082      	sub	sp, #8
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
 80006c4:	6039      	str	r1, [r7, #0]
	if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	db08      	blt.n	80006de <_fstat+0x22>
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	2b02      	cmp	r3, #2
 80006d0:	dc05      	bgt.n	80006de <_fstat+0x22>
		st->st_mode = S_IFCHR;
 80006d2:	683b      	ldr	r3, [r7, #0]
 80006d4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80006d8:	605a      	str	r2, [r3, #4]
		return 0;
 80006da:	2300      	movs	r3, #0
 80006dc:	e005      	b.n	80006ea <_fstat+0x2e>
	}

	errno = EBADF;
 80006de:	f002 ff23 	bl	8003528 <__errno>
 80006e2:	4603      	mov	r3, r0
 80006e4:	2209      	movs	r2, #9
 80006e6:	601a      	str	r2, [r3, #0]
	return 0;
 80006e8:	2300      	movs	r3, #0

}
 80006ea:	4618      	mov	r0, r3
 80006ec:	3708      	adds	r7, #8
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}
	...

080006f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b0b4      	sub	sp, #208	; 0xd0
 80006f8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006fa:	f000 fbe1 	bl	8000ec0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006fe:	f000 f88d 	bl	800081c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000702:	f000 f973 	bl	80009ec <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000706:	f000 f8f3 	bl	80008f0 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 800070a:	f000 f91b 	bl	8000944 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 800070e:	f000 f943 	bl	8000998 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  RetargetInit(&huart2);
 8000712:	4835      	ldr	r0, [pc, #212]	; (80007e8 <main+0xf4>)
 8000714:	f7ff ff28 	bl	8000568 <RetargetInit>
  //printf("Init...\n\r");

  HAL_UART_Receive_IT(&huart3, &byte, 1);
 8000718:	2201      	movs	r2, #1
 800071a:	4934      	ldr	r1, [pc, #208]	; (80007ec <main+0xf8>)
 800071c:	4834      	ldr	r0, [pc, #208]	; (80007f0 <main+0xfc>)
 800071e:	f002 f81a 	bl	8002756 <HAL_UART_Receive_IT>
   /////RST

   //HAL_UART_Transmit(&huart3, (uint8_t*) ("AT+RST\r\n"), strlen("AT+RST\r\n"), 1000);
   //HAL_Delay(5000);

   HAL_UART_Transmit(&huart3, (uint8_t*) ("AT+RESTORE\r\n"), strlen("AT+RESTORE\r\n"), 1000);
 8000722:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000726:	220c      	movs	r2, #12
 8000728:	4932      	ldr	r1, [pc, #200]	; (80007f4 <main+0x100>)
 800072a:	4831      	ldr	r0, [pc, #196]	; (80007f0 <main+0xfc>)
 800072c:	f001 fedf 	bl	80024ee <HAL_UART_Transmit>

   //int w = Wait_for("AT+RESTORE");
   printf("buf: %s\r\n", buffer);
 8000730:	4931      	ldr	r1, [pc, #196]	; (80007f8 <main+0x104>)
 8000732:	4832      	ldr	r0, [pc, #200]	; (80007fc <main+0x108>)
 8000734:	f002 ff2a 	bl	800358c <iprintf>
   //HAL_Delay(1000);


   /////AT

   HAL_UART_Transmit(&huart3, (uint8_t*) ("AT\r\n"), strlen("AT\r\n"), 1000);
 8000738:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800073c:	2204      	movs	r2, #4
 800073e:	4930      	ldr	r1, [pc, #192]	; (8000800 <main+0x10c>)
 8000740:	482b      	ldr	r0, [pc, #172]	; (80007f0 <main+0xfc>)
 8000742:	f001 fed4 	bl	80024ee <HAL_UART_Transmit>
   HAL_Delay(5000);
 8000746:	f241 3088 	movw	r0, #5000	; 0x1388
 800074a:	f000 fbfb 	bl	8000f44 <HAL_Delay>

   /////CWMODE

   HAL_UART_Transmit(&huart3, (uint8_t*) ("AT+CWMODE=1\r\n"), strlen("AT+CWMODE=1\r\n"), 1000);
 800074e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000752:	220d      	movs	r2, #13
 8000754:	492b      	ldr	r1, [pc, #172]	; (8000804 <main+0x110>)
 8000756:	4826      	ldr	r0, [pc, #152]	; (80007f0 <main+0xfc>)
 8000758:	f001 fec9 	bl	80024ee <HAL_UART_Transmit>
   HAL_Delay(5000);
 800075c:	f241 3088 	movw	r0, #5000	; 0x1388
 8000760:	f000 fbf0 	bl	8000f44 <HAL_Delay>

   ///CWJAP

   char data[200];
   memset(data, 0, sizeof(data));
 8000764:	1d3b      	adds	r3, r7, #4
 8000766:	22c8      	movs	r2, #200	; 0xc8
 8000768:	2100      	movs	r1, #0
 800076a:	4618      	mov	r0, r3
 800076c:	f002 ff06 	bl	800357c <memset>
   sprintf (data, "AT+CWJAP=\"jackhuai\",\"laborra2\"\r\n");
 8000770:	1d3b      	adds	r3, r7, #4
 8000772:	4925      	ldr	r1, [pc, #148]	; (8000808 <main+0x114>)
 8000774:	4618      	mov	r0, r3
 8000776:	f002 ffe7 	bl	8003748 <siprintf>

   //sprintf (data, "AT+CWJAP=\"iPhone di Federico\",\"12345678\"\r\n");
   HAL_UART_Transmit(&huart3, (uint8_t *) (data), sizeof(data), 1000);
 800077a:	1d39      	adds	r1, r7, #4
 800077c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000780:	22c8      	movs	r2, #200	; 0xc8
 8000782:	481b      	ldr	r0, [pc, #108]	; (80007f0 <main+0xfc>)
 8000784:	f001 feb3 	bl	80024ee <HAL_UART_Transmit>
   HAL_Delay(5000);
 8000788:	f241 3088 	movw	r0, #5000	; 0x1388
 800078c:	f000 fbda 	bl	8000f44 <HAL_Delay>

   ///CIPMUX
   HAL_UART_Transmit(&huart3, (uint8_t*) ("AT+CIPMUX=0\r\n"), strlen("AT+CIPMUX=0\r\n"), 1000);
 8000790:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000794:	220d      	movs	r2, #13
 8000796:	491d      	ldr	r1, [pc, #116]	; (800080c <main+0x118>)
 8000798:	4815      	ldr	r0, [pc, #84]	; (80007f0 <main+0xfc>)
 800079a:	f001 fea8 	bl	80024ee <HAL_UART_Transmit>


   printf("Setup end\n\r");
 800079e:	481c      	ldr	r0, [pc, #112]	; (8000810 <main+0x11c>)
 80007a0:	f002 fef4 	bl	800358c <iprintf>

   HAL_Delay(5000);
 80007a4:	f241 3088 	movw	r0, #5000	; 0x1388
 80007a8:	f000 fbcc 	bl	8000f44 <HAL_Delay>

   memset(data, 0, sizeof(data));
 80007ac:	1d3b      	adds	r3, r7, #4
 80007ae:	22c8      	movs	r2, #200	; 0xc8
 80007b0:	2100      	movs	r1, #0
 80007b2:	4618      	mov	r0, r3
 80007b4:	f002 fee2 	bl	800357c <memset>
   HAL_UART_Transmit(&huart3, (uint8_t*) ("AT+CIPSTATUS\r\n"), strlen("AT+CIPSTATUS\r\r\n"), 1000);
 80007b8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007bc:	220f      	movs	r2, #15
 80007be:	4915      	ldr	r1, [pc, #84]	; (8000814 <main+0x120>)
 80007c0:	480b      	ldr	r0, [pc, #44]	; (80007f0 <main+0xfc>)
 80007c2:	f001 fe94 	bl	80024ee <HAL_UART_Transmit>
   HAL_UART_Receive(&huart3, (uint8_t *) data, sizeof(data), 1000);
 80007c6:	1d39      	adds	r1, r7, #4
 80007c8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007cc:	22c8      	movs	r2, #200	; 0xc8
 80007ce:	4808      	ldr	r0, [pc, #32]	; (80007f0 <main+0xfc>)
 80007d0:	f001 ff1f 	bl	8002612 <HAL_UART_Receive>
  printf("%s\r\n", data);
 80007d4:	1d3b      	adds	r3, r7, #4
 80007d6:	4619      	mov	r1, r3
 80007d8:	480f      	ldr	r0, [pc, #60]	; (8000818 <main+0x124>)
 80007da:	f002 fed7 	bl	800358c <iprintf>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint16_t counter = 0;
 80007de:	2300      	movs	r3, #0
 80007e0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
  while (1){
 80007e4:	e7fe      	b.n	80007e4 <main+0xf0>
 80007e6:	bf00      	nop
 80007e8:	20000514 	.word	0x20000514
 80007ec:	20000510 	.word	0x20000510
 80007f0:	200000a0 	.word	0x200000a0
 80007f4:	08004990 	.word	0x08004990
 80007f8:	20000128 	.word	0x20000128
 80007fc:	080049a0 	.word	0x080049a0
 8000800:	080049ac 	.word	0x080049ac
 8000804:	080049b4 	.word	0x080049b4
 8000808:	080049c4 	.word	0x080049c4
 800080c:	080049e8 	.word	0x080049e8
 8000810:	080049f8 	.word	0x080049f8
 8000814:	08004a04 	.word	0x08004a04
 8000818:	08004a14 	.word	0x08004a14

0800081c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b094      	sub	sp, #80	; 0x50
 8000820:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000822:	f107 0320 	add.w	r3, r7, #32
 8000826:	2230      	movs	r2, #48	; 0x30
 8000828:	2100      	movs	r1, #0
 800082a:	4618      	mov	r0, r3
 800082c:	f002 fea6 	bl	800357c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000830:	f107 030c 	add.w	r3, r7, #12
 8000834:	2200      	movs	r2, #0
 8000836:	601a      	str	r2, [r3, #0]
 8000838:	605a      	str	r2, [r3, #4]
 800083a:	609a      	str	r2, [r3, #8]
 800083c:	60da      	str	r2, [r3, #12]
 800083e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000840:	2300      	movs	r3, #0
 8000842:	60bb      	str	r3, [r7, #8]
 8000844:	4b28      	ldr	r3, [pc, #160]	; (80008e8 <SystemClock_Config+0xcc>)
 8000846:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000848:	4a27      	ldr	r2, [pc, #156]	; (80008e8 <SystemClock_Config+0xcc>)
 800084a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800084e:	6413      	str	r3, [r2, #64]	; 0x40
 8000850:	4b25      	ldr	r3, [pc, #148]	; (80008e8 <SystemClock_Config+0xcc>)
 8000852:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000854:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000858:	60bb      	str	r3, [r7, #8]
 800085a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800085c:	2300      	movs	r3, #0
 800085e:	607b      	str	r3, [r7, #4]
 8000860:	4b22      	ldr	r3, [pc, #136]	; (80008ec <SystemClock_Config+0xd0>)
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	4a21      	ldr	r2, [pc, #132]	; (80008ec <SystemClock_Config+0xd0>)
 8000866:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800086a:	6013      	str	r3, [r2, #0]
 800086c:	4b1f      	ldr	r3, [pc, #124]	; (80008ec <SystemClock_Config+0xd0>)
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000874:	607b      	str	r3, [r7, #4]
 8000876:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000878:	2302      	movs	r3, #2
 800087a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800087c:	2301      	movs	r3, #1
 800087e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000880:	2310      	movs	r3, #16
 8000882:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000884:	2302      	movs	r3, #2
 8000886:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000888:	2300      	movs	r3, #0
 800088a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800088c:	2308      	movs	r3, #8
 800088e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 8000890:	2332      	movs	r3, #50	; 0x32
 8000892:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000894:	2302      	movs	r3, #2
 8000896:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000898:	2307      	movs	r3, #7
 800089a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800089c:	f107 0320 	add.w	r3, r7, #32
 80008a0:	4618      	mov	r0, r3
 80008a2:	f000 fe83 	bl	80015ac <HAL_RCC_OscConfig>
 80008a6:	4603      	mov	r3, r0
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d001      	beq.n	80008b0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80008ac:	f000 f912 	bl	8000ad4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008b0:	230f      	movs	r3, #15
 80008b2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008b4:	2302      	movs	r3, #2
 80008b6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008b8:	2300      	movs	r3, #0
 80008ba:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80008bc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80008c0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80008c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008c6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80008c8:	f107 030c 	add.w	r3, r7, #12
 80008cc:	2101      	movs	r1, #1
 80008ce:	4618      	mov	r0, r3
 80008d0:	f001 f8e4 	bl	8001a9c <HAL_RCC_ClockConfig>
 80008d4:	4603      	mov	r3, r0
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d001      	beq.n	80008de <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80008da:	f000 f8fb 	bl	8000ad4 <Error_Handler>
  }
}
 80008de:	bf00      	nop
 80008e0:	3750      	adds	r7, #80	; 0x50
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	40023800 	.word	0x40023800
 80008ec:	40007000 	.word	0x40007000

080008f0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80008f4:	4b11      	ldr	r3, [pc, #68]	; (800093c <MX_USART1_UART_Init+0x4c>)
 80008f6:	4a12      	ldr	r2, [pc, #72]	; (8000940 <MX_USART1_UART_Init+0x50>)
 80008f8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80008fa:	4b10      	ldr	r3, [pc, #64]	; (800093c <MX_USART1_UART_Init+0x4c>)
 80008fc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000900:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000902:	4b0e      	ldr	r3, [pc, #56]	; (800093c <MX_USART1_UART_Init+0x4c>)
 8000904:	2200      	movs	r2, #0
 8000906:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000908:	4b0c      	ldr	r3, [pc, #48]	; (800093c <MX_USART1_UART_Init+0x4c>)
 800090a:	2200      	movs	r2, #0
 800090c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800090e:	4b0b      	ldr	r3, [pc, #44]	; (800093c <MX_USART1_UART_Init+0x4c>)
 8000910:	2200      	movs	r2, #0
 8000912:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000914:	4b09      	ldr	r3, [pc, #36]	; (800093c <MX_USART1_UART_Init+0x4c>)
 8000916:	220c      	movs	r2, #12
 8000918:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800091a:	4b08      	ldr	r3, [pc, #32]	; (800093c <MX_USART1_UART_Init+0x4c>)
 800091c:	2200      	movs	r2, #0
 800091e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000920:	4b06      	ldr	r3, [pc, #24]	; (800093c <MX_USART1_UART_Init+0x4c>)
 8000922:	2200      	movs	r2, #0
 8000924:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000926:	4805      	ldr	r0, [pc, #20]	; (800093c <MX_USART1_UART_Init+0x4c>)
 8000928:	f001 fd94 	bl	8002454 <HAL_UART_Init>
 800092c:	4603      	mov	r3, r0
 800092e:	2b00      	cmp	r3, #0
 8000930:	d001      	beq.n	8000936 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000932:	f000 f8cf 	bl	8000ad4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000936:	bf00      	nop
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	200000e4 	.word	0x200000e4
 8000940:	40011000 	.word	0x40011000

08000944 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000948:	4b11      	ldr	r3, [pc, #68]	; (8000990 <MX_USART2_UART_Init+0x4c>)
 800094a:	4a12      	ldr	r2, [pc, #72]	; (8000994 <MX_USART2_UART_Init+0x50>)
 800094c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800094e:	4b10      	ldr	r3, [pc, #64]	; (8000990 <MX_USART2_UART_Init+0x4c>)
 8000950:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000954:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000956:	4b0e      	ldr	r3, [pc, #56]	; (8000990 <MX_USART2_UART_Init+0x4c>)
 8000958:	2200      	movs	r2, #0
 800095a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800095c:	4b0c      	ldr	r3, [pc, #48]	; (8000990 <MX_USART2_UART_Init+0x4c>)
 800095e:	2200      	movs	r2, #0
 8000960:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000962:	4b0b      	ldr	r3, [pc, #44]	; (8000990 <MX_USART2_UART_Init+0x4c>)
 8000964:	2200      	movs	r2, #0
 8000966:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000968:	4b09      	ldr	r3, [pc, #36]	; (8000990 <MX_USART2_UART_Init+0x4c>)
 800096a:	220c      	movs	r2, #12
 800096c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800096e:	4b08      	ldr	r3, [pc, #32]	; (8000990 <MX_USART2_UART_Init+0x4c>)
 8000970:	2200      	movs	r2, #0
 8000972:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000974:	4b06      	ldr	r3, [pc, #24]	; (8000990 <MX_USART2_UART_Init+0x4c>)
 8000976:	2200      	movs	r2, #0
 8000978:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800097a:	4805      	ldr	r0, [pc, #20]	; (8000990 <MX_USART2_UART_Init+0x4c>)
 800097c:	f001 fd6a 	bl	8002454 <HAL_UART_Init>
 8000980:	4603      	mov	r3, r0
 8000982:	2b00      	cmp	r3, #0
 8000984:	d001      	beq.n	800098a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000986:	f000 f8a5 	bl	8000ad4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800098a:	bf00      	nop
 800098c:	bd80      	pop	{r7, pc}
 800098e:	bf00      	nop
 8000990:	20000514 	.word	0x20000514
 8000994:	40004400 	.word	0x40004400

08000998 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800099c:	4b11      	ldr	r3, [pc, #68]	; (80009e4 <MX_USART3_UART_Init+0x4c>)
 800099e:	4a12      	ldr	r2, [pc, #72]	; (80009e8 <MX_USART3_UART_Init+0x50>)
 80009a0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80009a2:	4b10      	ldr	r3, [pc, #64]	; (80009e4 <MX_USART3_UART_Init+0x4c>)
 80009a4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80009a8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80009aa:	4b0e      	ldr	r3, [pc, #56]	; (80009e4 <MX_USART3_UART_Init+0x4c>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80009b0:	4b0c      	ldr	r3, [pc, #48]	; (80009e4 <MX_USART3_UART_Init+0x4c>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80009b6:	4b0b      	ldr	r3, [pc, #44]	; (80009e4 <MX_USART3_UART_Init+0x4c>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80009bc:	4b09      	ldr	r3, [pc, #36]	; (80009e4 <MX_USART3_UART_Init+0x4c>)
 80009be:	220c      	movs	r2, #12
 80009c0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009c2:	4b08      	ldr	r3, [pc, #32]	; (80009e4 <MX_USART3_UART_Init+0x4c>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80009c8:	4b06      	ldr	r3, [pc, #24]	; (80009e4 <MX_USART3_UART_Init+0x4c>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80009ce:	4805      	ldr	r0, [pc, #20]	; (80009e4 <MX_USART3_UART_Init+0x4c>)
 80009d0:	f001 fd40 	bl	8002454 <HAL_UART_Init>
 80009d4:	4603      	mov	r3, r0
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d001      	beq.n	80009de <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80009da:	f000 f87b 	bl	8000ad4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80009de:	bf00      	nop
 80009e0:	bd80      	pop	{r7, pc}
 80009e2:	bf00      	nop
 80009e4:	200000a0 	.word	0x200000a0
 80009e8:	40004800 	.word	0x40004800

080009ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009ec:	b480      	push	{r7}
 80009ee:	b083      	sub	sp, #12
 80009f0:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009f2:	2300      	movs	r3, #0
 80009f4:	607b      	str	r3, [r7, #4]
 80009f6:	4b10      	ldr	r3, [pc, #64]	; (8000a38 <MX_GPIO_Init+0x4c>)
 80009f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009fa:	4a0f      	ldr	r2, [pc, #60]	; (8000a38 <MX_GPIO_Init+0x4c>)
 80009fc:	f043 0301 	orr.w	r3, r3, #1
 8000a00:	6313      	str	r3, [r2, #48]	; 0x30
 8000a02:	4b0d      	ldr	r3, [pc, #52]	; (8000a38 <MX_GPIO_Init+0x4c>)
 8000a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a06:	f003 0301 	and.w	r3, r3, #1
 8000a0a:	607b      	str	r3, [r7, #4]
 8000a0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a0e:	2300      	movs	r3, #0
 8000a10:	603b      	str	r3, [r7, #0]
 8000a12:	4b09      	ldr	r3, [pc, #36]	; (8000a38 <MX_GPIO_Init+0x4c>)
 8000a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a16:	4a08      	ldr	r2, [pc, #32]	; (8000a38 <MX_GPIO_Init+0x4c>)
 8000a18:	f043 0302 	orr.w	r3, r3, #2
 8000a1c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a1e:	4b06      	ldr	r3, [pc, #24]	; (8000a38 <MX_GPIO_Init+0x4c>)
 8000a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a22:	f003 0302 	and.w	r3, r3, #2
 8000a26:	603b      	str	r3, [r7, #0]
 8000a28:	683b      	ldr	r3, [r7, #0]

}
 8000a2a:	bf00      	nop
 8000a2c:	370c      	adds	r7, #12
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a34:	4770      	bx	lr
 8000a36:	bf00      	nop
 8000a38:	40023800 	.word	0x40023800

08000a3c <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
/* This callback is called by the HAL_UART_IRQHandler when the given number of bytes are received */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b082      	sub	sp, #8
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART3)
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	4a13      	ldr	r2, [pc, #76]	; (8000a98 <HAL_UART_RxCpltCallback+0x5c>)
 8000a4a:	4293      	cmp	r3, r2
 8000a4c:	d11f      	bne.n	8000a8e <HAL_UART_RxCpltCallback+0x52>
  {
	buffer[size_buffer] = byte;
 8000a4e:	4b13      	ldr	r3, [pc, #76]	; (8000a9c <HAL_UART_RxCpltCallback+0x60>)
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	4a13      	ldr	r2, [pc, #76]	; (8000aa0 <HAL_UART_RxCpltCallback+0x64>)
 8000a54:	7811      	ldrb	r1, [r2, #0]
 8000a56:	4a13      	ldr	r2, [pc, #76]	; (8000aa4 <HAL_UART_RxCpltCallback+0x68>)
 8000a58:	54d1      	strb	r1, [r2, r3]
	if(size_buffer == 999){
 8000a5a:	4b10      	ldr	r3, [pc, #64]	; (8000a9c <HAL_UART_RxCpltCallback+0x60>)
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000a62:	4293      	cmp	r3, r2
 8000a64:	d103      	bne.n	8000a6e <HAL_UART_RxCpltCallback+0x32>
		size_buffer = 0;
 8000a66:	4b0d      	ldr	r3, [pc, #52]	; (8000a9c <HAL_UART_RxCpltCallback+0x60>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	601a      	str	r2, [r3, #0]
 8000a6c:	e004      	b.n	8000a78 <HAL_UART_RxCpltCallback+0x3c>
	}else{
		size_buffer++;
 8000a6e:	4b0b      	ldr	r3, [pc, #44]	; (8000a9c <HAL_UART_RxCpltCallback+0x60>)
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	3301      	adds	r3, #1
 8000a74:	4a09      	ldr	r2, [pc, #36]	; (8000a9c <HAL_UART_RxCpltCallback+0x60>)
 8000a76:	6013      	str	r3, [r2, #0]
	}

    /* Transmit one byte with 100 ms timeout */
    HAL_UART_Transmit(&huart2, &byte, 1, 0);
 8000a78:	2300      	movs	r3, #0
 8000a7a:	2201      	movs	r2, #1
 8000a7c:	4908      	ldr	r1, [pc, #32]	; (8000aa0 <HAL_UART_RxCpltCallback+0x64>)
 8000a7e:	480a      	ldr	r0, [pc, #40]	; (8000aa8 <HAL_UART_RxCpltCallback+0x6c>)
 8000a80:	f001 fd35 	bl	80024ee <HAL_UART_Transmit>

    /* Receive one byte in interrupt mode */
    HAL_UART_Receive_IT(&huart3, &byte, 1);
 8000a84:	2201      	movs	r2, #1
 8000a86:	4906      	ldr	r1, [pc, #24]	; (8000aa0 <HAL_UART_RxCpltCallback+0x64>)
 8000a88:	4808      	ldr	r0, [pc, #32]	; (8000aac <HAL_UART_RxCpltCallback+0x70>)
 8000a8a:	f001 fe64 	bl	8002756 <HAL_UART_Receive_IT>
  }
}
 8000a8e:	bf00      	nop
 8000a90:	3708      	adds	r7, #8
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	bf00      	nop
 8000a98:	40004800 	.word	0x40004800
 8000a9c:	2000008c 	.word	0x2000008c
 8000aa0:	20000510 	.word	0x20000510
 8000aa4:	20000128 	.word	0x20000128
 8000aa8:	20000514 	.word	0x20000514
 8000aac:	200000a0 	.word	0x200000a0

08000ab0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b082      	sub	sp, #8
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	4a04      	ldr	r2, [pc, #16]	; (8000ad0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000abe:	4293      	cmp	r3, r2
 8000ac0:	d101      	bne.n	8000ac6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000ac2:	f000 fa1f 	bl	8000f04 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000ac6:	bf00      	nop
 8000ac8:	3708      	adds	r7, #8
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bd80      	pop	{r7, pc}
 8000ace:	bf00      	nop
 8000ad0:	40010000 	.word	0x40010000

08000ad4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ad8:	b672      	cpsid	i
}
 8000ada:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000adc:	e7fe      	b.n	8000adc <Error_Handler+0x8>
	...

08000ae0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b082      	sub	sp, #8
 8000ae4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	607b      	str	r3, [r7, #4]
 8000aea:	4b10      	ldr	r3, [pc, #64]	; (8000b2c <HAL_MspInit+0x4c>)
 8000aec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000aee:	4a0f      	ldr	r2, [pc, #60]	; (8000b2c <HAL_MspInit+0x4c>)
 8000af0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000af4:	6453      	str	r3, [r2, #68]	; 0x44
 8000af6:	4b0d      	ldr	r3, [pc, #52]	; (8000b2c <HAL_MspInit+0x4c>)
 8000af8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000afa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000afe:	607b      	str	r3, [r7, #4]
 8000b00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b02:	2300      	movs	r3, #0
 8000b04:	603b      	str	r3, [r7, #0]
 8000b06:	4b09      	ldr	r3, [pc, #36]	; (8000b2c <HAL_MspInit+0x4c>)
 8000b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b0a:	4a08      	ldr	r2, [pc, #32]	; (8000b2c <HAL_MspInit+0x4c>)
 8000b0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b10:	6413      	str	r3, [r2, #64]	; 0x40
 8000b12:	4b06      	ldr	r3, [pc, #24]	; (8000b2c <HAL_MspInit+0x4c>)
 8000b14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b1a:	603b      	str	r3, [r7, #0]
 8000b1c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000b1e:	2007      	movs	r0, #7
 8000b20:	f000 fae1 	bl	80010e6 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b24:	bf00      	nop
 8000b26:	3708      	adds	r7, #8
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	bd80      	pop	{r7, pc}
 8000b2c:	40023800 	.word	0x40023800

08000b30 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b08e      	sub	sp, #56	; 0x38
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b38:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	601a      	str	r2, [r3, #0]
 8000b40:	605a      	str	r2, [r3, #4]
 8000b42:	609a      	str	r2, [r3, #8]
 8000b44:	60da      	str	r2, [r3, #12]
 8000b46:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	4a50      	ldr	r2, [pc, #320]	; (8000c90 <HAL_UART_MspInit+0x160>)
 8000b4e:	4293      	cmp	r3, r2
 8000b50:	d12d      	bne.n	8000bae <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000b52:	2300      	movs	r3, #0
 8000b54:	623b      	str	r3, [r7, #32]
 8000b56:	4b4f      	ldr	r3, [pc, #316]	; (8000c94 <HAL_UART_MspInit+0x164>)
 8000b58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b5a:	4a4e      	ldr	r2, [pc, #312]	; (8000c94 <HAL_UART_MspInit+0x164>)
 8000b5c:	f043 0310 	orr.w	r3, r3, #16
 8000b60:	6453      	str	r3, [r2, #68]	; 0x44
 8000b62:	4b4c      	ldr	r3, [pc, #304]	; (8000c94 <HAL_UART_MspInit+0x164>)
 8000b64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b66:	f003 0310 	and.w	r3, r3, #16
 8000b6a:	623b      	str	r3, [r7, #32]
 8000b6c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b6e:	2300      	movs	r3, #0
 8000b70:	61fb      	str	r3, [r7, #28]
 8000b72:	4b48      	ldr	r3, [pc, #288]	; (8000c94 <HAL_UART_MspInit+0x164>)
 8000b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b76:	4a47      	ldr	r2, [pc, #284]	; (8000c94 <HAL_UART_MspInit+0x164>)
 8000b78:	f043 0301 	orr.w	r3, r3, #1
 8000b7c:	6313      	str	r3, [r2, #48]	; 0x30
 8000b7e:	4b45      	ldr	r3, [pc, #276]	; (8000c94 <HAL_UART_MspInit+0x164>)
 8000b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b82:	f003 0301 	and.w	r3, r3, #1
 8000b86:	61fb      	str	r3, [r7, #28]
 8000b88:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000b8a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000b8e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b90:	2302      	movs	r3, #2
 8000b92:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b94:	2300      	movs	r3, #0
 8000b96:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b98:	2303      	movs	r3, #3
 8000b9a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000b9c:	2307      	movs	r3, #7
 8000b9e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ba0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ba4:	4619      	mov	r1, r3
 8000ba6:	483c      	ldr	r0, [pc, #240]	; (8000c98 <HAL_UART_MspInit+0x168>)
 8000ba8:	f000 fb64 	bl	8001274 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000bac:	e06b      	b.n	8000c86 <HAL_UART_MspInit+0x156>
  else if(huart->Instance==USART2)
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	4a3a      	ldr	r2, [pc, #232]	; (8000c9c <HAL_UART_MspInit+0x16c>)
 8000bb4:	4293      	cmp	r3, r2
 8000bb6:	d12c      	bne.n	8000c12 <HAL_UART_MspInit+0xe2>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000bb8:	2300      	movs	r3, #0
 8000bba:	61bb      	str	r3, [r7, #24]
 8000bbc:	4b35      	ldr	r3, [pc, #212]	; (8000c94 <HAL_UART_MspInit+0x164>)
 8000bbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bc0:	4a34      	ldr	r2, [pc, #208]	; (8000c94 <HAL_UART_MspInit+0x164>)
 8000bc2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000bc6:	6413      	str	r3, [r2, #64]	; 0x40
 8000bc8:	4b32      	ldr	r3, [pc, #200]	; (8000c94 <HAL_UART_MspInit+0x164>)
 8000bca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bcc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bd0:	61bb      	str	r3, [r7, #24]
 8000bd2:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	617b      	str	r3, [r7, #20]
 8000bd8:	4b2e      	ldr	r3, [pc, #184]	; (8000c94 <HAL_UART_MspInit+0x164>)
 8000bda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bdc:	4a2d      	ldr	r2, [pc, #180]	; (8000c94 <HAL_UART_MspInit+0x164>)
 8000bde:	f043 0301 	orr.w	r3, r3, #1
 8000be2:	6313      	str	r3, [r2, #48]	; 0x30
 8000be4:	4b2b      	ldr	r3, [pc, #172]	; (8000c94 <HAL_UART_MspInit+0x164>)
 8000be6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000be8:	f003 0301 	and.w	r3, r3, #1
 8000bec:	617b      	str	r3, [r7, #20]
 8000bee:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000bf0:	230c      	movs	r3, #12
 8000bf2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bf4:	2302      	movs	r3, #2
 8000bf6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bfc:	2303      	movs	r3, #3
 8000bfe:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000c00:	2307      	movs	r3, #7
 8000c02:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c04:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c08:	4619      	mov	r1, r3
 8000c0a:	4823      	ldr	r0, [pc, #140]	; (8000c98 <HAL_UART_MspInit+0x168>)
 8000c0c:	f000 fb32 	bl	8001274 <HAL_GPIO_Init>
}
 8000c10:	e039      	b.n	8000c86 <HAL_UART_MspInit+0x156>
  else if(huart->Instance==USART3)
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	4a22      	ldr	r2, [pc, #136]	; (8000ca0 <HAL_UART_MspInit+0x170>)
 8000c18:	4293      	cmp	r3, r2
 8000c1a:	d134      	bne.n	8000c86 <HAL_UART_MspInit+0x156>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	613b      	str	r3, [r7, #16]
 8000c20:	4b1c      	ldr	r3, [pc, #112]	; (8000c94 <HAL_UART_MspInit+0x164>)
 8000c22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c24:	4a1b      	ldr	r2, [pc, #108]	; (8000c94 <HAL_UART_MspInit+0x164>)
 8000c26:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c2a:	6413      	str	r3, [r2, #64]	; 0x40
 8000c2c:	4b19      	ldr	r3, [pc, #100]	; (8000c94 <HAL_UART_MspInit+0x164>)
 8000c2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c30:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000c34:	613b      	str	r3, [r7, #16]
 8000c36:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c38:	2300      	movs	r3, #0
 8000c3a:	60fb      	str	r3, [r7, #12]
 8000c3c:	4b15      	ldr	r3, [pc, #84]	; (8000c94 <HAL_UART_MspInit+0x164>)
 8000c3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c40:	4a14      	ldr	r2, [pc, #80]	; (8000c94 <HAL_UART_MspInit+0x164>)
 8000c42:	f043 0302 	orr.w	r3, r3, #2
 8000c46:	6313      	str	r3, [r2, #48]	; 0x30
 8000c48:	4b12      	ldr	r3, [pc, #72]	; (8000c94 <HAL_UART_MspInit+0x164>)
 8000c4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c4c:	f003 0302 	and.w	r3, r3, #2
 8000c50:	60fb      	str	r3, [r7, #12]
 8000c52:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000c54:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000c58:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c5a:	2302      	movs	r3, #2
 8000c5c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c62:	2303      	movs	r3, #3
 8000c64:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000c66:	2307      	movs	r3, #7
 8000c68:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c6a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c6e:	4619      	mov	r1, r3
 8000c70:	480c      	ldr	r0, [pc, #48]	; (8000ca4 <HAL_UART_MspInit+0x174>)
 8000c72:	f000 faff 	bl	8001274 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8000c76:	2200      	movs	r2, #0
 8000c78:	2100      	movs	r1, #0
 8000c7a:	2027      	movs	r0, #39	; 0x27
 8000c7c:	f000 fa3e 	bl	80010fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000c80:	2027      	movs	r0, #39	; 0x27
 8000c82:	f000 fa57 	bl	8001134 <HAL_NVIC_EnableIRQ>
}
 8000c86:	bf00      	nop
 8000c88:	3738      	adds	r7, #56	; 0x38
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}
 8000c8e:	bf00      	nop
 8000c90:	40011000 	.word	0x40011000
 8000c94:	40023800 	.word	0x40023800
 8000c98:	40020000 	.word	0x40020000
 8000c9c:	40004400 	.word	0x40004400
 8000ca0:	40004800 	.word	0x40004800
 8000ca4:	40020400 	.word	0x40020400

08000ca8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b08c      	sub	sp, #48	; 0x30
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8000cb8:	2200      	movs	r2, #0
 8000cba:	6879      	ldr	r1, [r7, #4]
 8000cbc:	2019      	movs	r0, #25
 8000cbe:	f000 fa1d 	bl	80010fc <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000cc2:	2019      	movs	r0, #25
 8000cc4:	f000 fa36 	bl	8001134 <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000cc8:	2300      	movs	r3, #0
 8000cca:	60fb      	str	r3, [r7, #12]
 8000ccc:	4b1f      	ldr	r3, [pc, #124]	; (8000d4c <HAL_InitTick+0xa4>)
 8000cce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cd0:	4a1e      	ldr	r2, [pc, #120]	; (8000d4c <HAL_InitTick+0xa4>)
 8000cd2:	f043 0301 	orr.w	r3, r3, #1
 8000cd6:	6453      	str	r3, [r2, #68]	; 0x44
 8000cd8:	4b1c      	ldr	r3, [pc, #112]	; (8000d4c <HAL_InitTick+0xa4>)
 8000cda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cdc:	f003 0301 	and.w	r3, r3, #1
 8000ce0:	60fb      	str	r3, [r7, #12]
 8000ce2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000ce4:	f107 0210 	add.w	r2, r7, #16
 8000ce8:	f107 0314 	add.w	r3, r7, #20
 8000cec:	4611      	mov	r1, r2
 8000cee:	4618      	mov	r0, r3
 8000cf0:	f001 f8d0 	bl	8001e94 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8000cf4:	f001 f8ba 	bl	8001e6c <HAL_RCC_GetPCLK2Freq>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	005b      	lsls	r3, r3, #1
 8000cfc:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000cfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d00:	4a13      	ldr	r2, [pc, #76]	; (8000d50 <HAL_InitTick+0xa8>)
 8000d02:	fba2 2303 	umull	r2, r3, r2, r3
 8000d06:	0c9b      	lsrs	r3, r3, #18
 8000d08:	3b01      	subs	r3, #1
 8000d0a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000d0c:	4b11      	ldr	r3, [pc, #68]	; (8000d54 <HAL_InitTick+0xac>)
 8000d0e:	4a12      	ldr	r2, [pc, #72]	; (8000d58 <HAL_InitTick+0xb0>)
 8000d10:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000d12:	4b10      	ldr	r3, [pc, #64]	; (8000d54 <HAL_InitTick+0xac>)
 8000d14:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000d18:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000d1a:	4a0e      	ldr	r2, [pc, #56]	; (8000d54 <HAL_InitTick+0xac>)
 8000d1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d1e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000d20:	4b0c      	ldr	r3, [pc, #48]	; (8000d54 <HAL_InitTick+0xac>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d26:	4b0b      	ldr	r3, [pc, #44]	; (8000d54 <HAL_InitTick+0xac>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000d2c:	4809      	ldr	r0, [pc, #36]	; (8000d54 <HAL_InitTick+0xac>)
 8000d2e:	f001 f8e3 	bl	8001ef8 <HAL_TIM_Base_Init>
 8000d32:	4603      	mov	r3, r0
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d104      	bne.n	8000d42 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8000d38:	4806      	ldr	r0, [pc, #24]	; (8000d54 <HAL_InitTick+0xac>)
 8000d3a:	f001 f937 	bl	8001fac <HAL_TIM_Base_Start_IT>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	e000      	b.n	8000d44 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8000d42:	2301      	movs	r3, #1
}
 8000d44:	4618      	mov	r0, r3
 8000d46:	3730      	adds	r7, #48	; 0x30
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bd80      	pop	{r7, pc}
 8000d4c:	40023800 	.word	0x40023800
 8000d50:	431bde83 	.word	0x431bde83
 8000d54:	20000558 	.word	0x20000558
 8000d58:	40010000 	.word	0x40010000

08000d5c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d60:	e7fe      	b.n	8000d60 <NMI_Handler+0x4>

08000d62 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d62:	b480      	push	{r7}
 8000d64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d66:	e7fe      	b.n	8000d66 <HardFault_Handler+0x4>

08000d68 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d6c:	e7fe      	b.n	8000d6c <MemManage_Handler+0x4>

08000d6e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d6e:	b480      	push	{r7}
 8000d70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d72:	e7fe      	b.n	8000d72 <BusFault_Handler+0x4>

08000d74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d78:	e7fe      	b.n	8000d78 <UsageFault_Handler+0x4>

08000d7a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d7a:	b480      	push	{r7}
 8000d7c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d7e:	bf00      	nop
 8000d80:	46bd      	mov	sp, r7
 8000d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d86:	4770      	bx	lr

08000d88 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d8c:	bf00      	nop
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d94:	4770      	bx	lr

08000d96 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d96:	b480      	push	{r7}
 8000d98:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d9a:	bf00      	nop
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da2:	4770      	bx	lr

08000da4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000da4:	b480      	push	{r7}
 8000da6:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000da8:	bf00      	nop
 8000daa:	46bd      	mov	sp, r7
 8000dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db0:	4770      	bx	lr
	...

08000db4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000db8:	4802      	ldr	r0, [pc, #8]	; (8000dc4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000dba:	f001 f967 	bl	800208c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000dbe:	bf00      	nop
 8000dc0:	bd80      	pop	{r7, pc}
 8000dc2:	bf00      	nop
 8000dc4:	20000558 	.word	0x20000558

08000dc8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000dcc:	4802      	ldr	r0, [pc, #8]	; (8000dd8 <USART3_IRQHandler+0x10>)
 8000dce:	f001 fcf3 	bl	80027b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000dd2:	bf00      	nop
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	200000a0 	.word	0x200000a0

08000ddc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b086      	sub	sp, #24
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000de4:	4a14      	ldr	r2, [pc, #80]	; (8000e38 <_sbrk+0x5c>)
 8000de6:	4b15      	ldr	r3, [pc, #84]	; (8000e3c <_sbrk+0x60>)
 8000de8:	1ad3      	subs	r3, r2, r3
 8000dea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000dec:	697b      	ldr	r3, [r7, #20]
 8000dee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000df0:	4b13      	ldr	r3, [pc, #76]	; (8000e40 <_sbrk+0x64>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d102      	bne.n	8000dfe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000df8:	4b11      	ldr	r3, [pc, #68]	; (8000e40 <_sbrk+0x64>)
 8000dfa:	4a12      	ldr	r2, [pc, #72]	; (8000e44 <_sbrk+0x68>)
 8000dfc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000dfe:	4b10      	ldr	r3, [pc, #64]	; (8000e40 <_sbrk+0x64>)
 8000e00:	681a      	ldr	r2, [r3, #0]
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	4413      	add	r3, r2
 8000e06:	693a      	ldr	r2, [r7, #16]
 8000e08:	429a      	cmp	r2, r3
 8000e0a:	d207      	bcs.n	8000e1c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e0c:	f002 fb8c 	bl	8003528 <__errno>
 8000e10:	4603      	mov	r3, r0
 8000e12:	220c      	movs	r2, #12
 8000e14:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e16:	f04f 33ff 	mov.w	r3, #4294967295
 8000e1a:	e009      	b.n	8000e30 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e1c:	4b08      	ldr	r3, [pc, #32]	; (8000e40 <_sbrk+0x64>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e22:	4b07      	ldr	r3, [pc, #28]	; (8000e40 <_sbrk+0x64>)
 8000e24:	681a      	ldr	r2, [r3, #0]
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	4413      	add	r3, r2
 8000e2a:	4a05      	ldr	r2, [pc, #20]	; (8000e40 <_sbrk+0x64>)
 8000e2c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e2e:	68fb      	ldr	r3, [r7, #12]
}
 8000e30:	4618      	mov	r0, r3
 8000e32:	3718      	adds	r7, #24
 8000e34:	46bd      	mov	sp, r7
 8000e36:	bd80      	pop	{r7, pc}
 8000e38:	20020000 	.word	0x20020000
 8000e3c:	00000400 	.word	0x00000400
 8000e40:	20000090 	.word	0x20000090
 8000e44:	200005b8 	.word	0x200005b8

08000e48 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e4c:	4b06      	ldr	r3, [pc, #24]	; (8000e68 <SystemInit+0x20>)
 8000e4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e52:	4a05      	ldr	r2, [pc, #20]	; (8000e68 <SystemInit+0x20>)
 8000e54:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e58:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e5c:	bf00      	nop
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e64:	4770      	bx	lr
 8000e66:	bf00      	nop
 8000e68:	e000ed00 	.word	0xe000ed00

08000e6c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000e6c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ea4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000e70:	480d      	ldr	r0, [pc, #52]	; (8000ea8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000e72:	490e      	ldr	r1, [pc, #56]	; (8000eac <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000e74:	4a0e      	ldr	r2, [pc, #56]	; (8000eb0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000e76:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e78:	e002      	b.n	8000e80 <LoopCopyDataInit>

08000e7a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e7a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e7c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e7e:	3304      	adds	r3, #4

08000e80 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e80:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e82:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e84:	d3f9      	bcc.n	8000e7a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e86:	4a0b      	ldr	r2, [pc, #44]	; (8000eb4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000e88:	4c0b      	ldr	r4, [pc, #44]	; (8000eb8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000e8a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e8c:	e001      	b.n	8000e92 <LoopFillZerobss>

08000e8e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e8e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e90:	3204      	adds	r2, #4

08000e92 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e92:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e94:	d3fb      	bcc.n	8000e8e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000e96:	f7ff ffd7 	bl	8000e48 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000e9a:	f002 fb4b 	bl	8003534 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e9e:	f7ff fc29 	bl	80006f4 <main>
  bx  lr    
 8000ea2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000ea4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000ea8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000eac:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000eb0:	08004adc 	.word	0x08004adc
  ldr r2, =_sbss
 8000eb4:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000eb8:	200005b4 	.word	0x200005b4

08000ebc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ebc:	e7fe      	b.n	8000ebc <ADC_IRQHandler>
	...

08000ec0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ec4:	4b0e      	ldr	r3, [pc, #56]	; (8000f00 <HAL_Init+0x40>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	4a0d      	ldr	r2, [pc, #52]	; (8000f00 <HAL_Init+0x40>)
 8000eca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ece:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ed0:	4b0b      	ldr	r3, [pc, #44]	; (8000f00 <HAL_Init+0x40>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	4a0a      	ldr	r2, [pc, #40]	; (8000f00 <HAL_Init+0x40>)
 8000ed6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000eda:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000edc:	4b08      	ldr	r3, [pc, #32]	; (8000f00 <HAL_Init+0x40>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	4a07      	ldr	r2, [pc, #28]	; (8000f00 <HAL_Init+0x40>)
 8000ee2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ee6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ee8:	2003      	movs	r0, #3
 8000eea:	f000 f8fc 	bl	80010e6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000eee:	2000      	movs	r0, #0
 8000ef0:	f7ff feda 	bl	8000ca8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ef4:	f7ff fdf4 	bl	8000ae0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ef8:	2300      	movs	r3, #0
}
 8000efa:	4618      	mov	r0, r3
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	40023c00 	.word	0x40023c00

08000f04 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f04:	b480      	push	{r7}
 8000f06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f08:	4b06      	ldr	r3, [pc, #24]	; (8000f24 <HAL_IncTick+0x20>)
 8000f0a:	781b      	ldrb	r3, [r3, #0]
 8000f0c:	461a      	mov	r2, r3
 8000f0e:	4b06      	ldr	r3, [pc, #24]	; (8000f28 <HAL_IncTick+0x24>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	4413      	add	r3, r2
 8000f14:	4a04      	ldr	r2, [pc, #16]	; (8000f28 <HAL_IncTick+0x24>)
 8000f16:	6013      	str	r3, [r2, #0]
}
 8000f18:	bf00      	nop
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop
 8000f24:	20000008 	.word	0x20000008
 8000f28:	200005a0 	.word	0x200005a0

08000f2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	af00      	add	r7, sp, #0
  return uwTick;
 8000f30:	4b03      	ldr	r3, [pc, #12]	; (8000f40 <HAL_GetTick+0x14>)
 8000f32:	681b      	ldr	r3, [r3, #0]
}
 8000f34:	4618      	mov	r0, r3
 8000f36:	46bd      	mov	sp, r7
 8000f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3c:	4770      	bx	lr
 8000f3e:	bf00      	nop
 8000f40:	200005a0 	.word	0x200005a0

08000f44 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b084      	sub	sp, #16
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f4c:	f7ff ffee 	bl	8000f2c <HAL_GetTick>
 8000f50:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f5c:	d005      	beq.n	8000f6a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f5e:	4b0a      	ldr	r3, [pc, #40]	; (8000f88 <HAL_Delay+0x44>)
 8000f60:	781b      	ldrb	r3, [r3, #0]
 8000f62:	461a      	mov	r2, r3
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	4413      	add	r3, r2
 8000f68:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000f6a:	bf00      	nop
 8000f6c:	f7ff ffde 	bl	8000f2c <HAL_GetTick>
 8000f70:	4602      	mov	r2, r0
 8000f72:	68bb      	ldr	r3, [r7, #8]
 8000f74:	1ad3      	subs	r3, r2, r3
 8000f76:	68fa      	ldr	r2, [r7, #12]
 8000f78:	429a      	cmp	r2, r3
 8000f7a:	d8f7      	bhi.n	8000f6c <HAL_Delay+0x28>
  {
  }
}
 8000f7c:	bf00      	nop
 8000f7e:	bf00      	nop
 8000f80:	3710      	adds	r7, #16
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	20000008 	.word	0x20000008

08000f8c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	b085      	sub	sp, #20
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	f003 0307 	and.w	r3, r3, #7
 8000f9a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f9c:	4b0c      	ldr	r3, [pc, #48]	; (8000fd0 <__NVIC_SetPriorityGrouping+0x44>)
 8000f9e:	68db      	ldr	r3, [r3, #12]
 8000fa0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fa2:	68ba      	ldr	r2, [r7, #8]
 8000fa4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000fa8:	4013      	ands	r3, r2
 8000faa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000fac:	68fb      	ldr	r3, [r7, #12]
 8000fae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fb0:	68bb      	ldr	r3, [r7, #8]
 8000fb2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fb4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000fb8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000fbc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000fbe:	4a04      	ldr	r2, [pc, #16]	; (8000fd0 <__NVIC_SetPriorityGrouping+0x44>)
 8000fc0:	68bb      	ldr	r3, [r7, #8]
 8000fc2:	60d3      	str	r3, [r2, #12]
}
 8000fc4:	bf00      	nop
 8000fc6:	3714      	adds	r7, #20
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fce:	4770      	bx	lr
 8000fd0:	e000ed00 	.word	0xe000ed00

08000fd4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fd8:	4b04      	ldr	r3, [pc, #16]	; (8000fec <__NVIC_GetPriorityGrouping+0x18>)
 8000fda:	68db      	ldr	r3, [r3, #12]
 8000fdc:	0a1b      	lsrs	r3, r3, #8
 8000fde:	f003 0307 	and.w	r3, r3, #7
}
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fea:	4770      	bx	lr
 8000fec:	e000ed00 	.word	0xe000ed00

08000ff0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b083      	sub	sp, #12
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ffa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	db0b      	blt.n	800101a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001002:	79fb      	ldrb	r3, [r7, #7]
 8001004:	f003 021f 	and.w	r2, r3, #31
 8001008:	4907      	ldr	r1, [pc, #28]	; (8001028 <__NVIC_EnableIRQ+0x38>)
 800100a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800100e:	095b      	lsrs	r3, r3, #5
 8001010:	2001      	movs	r0, #1
 8001012:	fa00 f202 	lsl.w	r2, r0, r2
 8001016:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800101a:	bf00      	nop
 800101c:	370c      	adds	r7, #12
 800101e:	46bd      	mov	sp, r7
 8001020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001024:	4770      	bx	lr
 8001026:	bf00      	nop
 8001028:	e000e100 	.word	0xe000e100

0800102c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800102c:	b480      	push	{r7}
 800102e:	b083      	sub	sp, #12
 8001030:	af00      	add	r7, sp, #0
 8001032:	4603      	mov	r3, r0
 8001034:	6039      	str	r1, [r7, #0]
 8001036:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001038:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800103c:	2b00      	cmp	r3, #0
 800103e:	db0a      	blt.n	8001056 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	b2da      	uxtb	r2, r3
 8001044:	490c      	ldr	r1, [pc, #48]	; (8001078 <__NVIC_SetPriority+0x4c>)
 8001046:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800104a:	0112      	lsls	r2, r2, #4
 800104c:	b2d2      	uxtb	r2, r2
 800104e:	440b      	add	r3, r1
 8001050:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001054:	e00a      	b.n	800106c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	b2da      	uxtb	r2, r3
 800105a:	4908      	ldr	r1, [pc, #32]	; (800107c <__NVIC_SetPriority+0x50>)
 800105c:	79fb      	ldrb	r3, [r7, #7]
 800105e:	f003 030f 	and.w	r3, r3, #15
 8001062:	3b04      	subs	r3, #4
 8001064:	0112      	lsls	r2, r2, #4
 8001066:	b2d2      	uxtb	r2, r2
 8001068:	440b      	add	r3, r1
 800106a:	761a      	strb	r2, [r3, #24]
}
 800106c:	bf00      	nop
 800106e:	370c      	adds	r7, #12
 8001070:	46bd      	mov	sp, r7
 8001072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001076:	4770      	bx	lr
 8001078:	e000e100 	.word	0xe000e100
 800107c:	e000ed00 	.word	0xe000ed00

08001080 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001080:	b480      	push	{r7}
 8001082:	b089      	sub	sp, #36	; 0x24
 8001084:	af00      	add	r7, sp, #0
 8001086:	60f8      	str	r0, [r7, #12]
 8001088:	60b9      	str	r1, [r7, #8]
 800108a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	f003 0307 	and.w	r3, r3, #7
 8001092:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001094:	69fb      	ldr	r3, [r7, #28]
 8001096:	f1c3 0307 	rsb	r3, r3, #7
 800109a:	2b04      	cmp	r3, #4
 800109c:	bf28      	it	cs
 800109e:	2304      	movcs	r3, #4
 80010a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010a2:	69fb      	ldr	r3, [r7, #28]
 80010a4:	3304      	adds	r3, #4
 80010a6:	2b06      	cmp	r3, #6
 80010a8:	d902      	bls.n	80010b0 <NVIC_EncodePriority+0x30>
 80010aa:	69fb      	ldr	r3, [r7, #28]
 80010ac:	3b03      	subs	r3, #3
 80010ae:	e000      	b.n	80010b2 <NVIC_EncodePriority+0x32>
 80010b0:	2300      	movs	r3, #0
 80010b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010b4:	f04f 32ff 	mov.w	r2, #4294967295
 80010b8:	69bb      	ldr	r3, [r7, #24]
 80010ba:	fa02 f303 	lsl.w	r3, r2, r3
 80010be:	43da      	mvns	r2, r3
 80010c0:	68bb      	ldr	r3, [r7, #8]
 80010c2:	401a      	ands	r2, r3
 80010c4:	697b      	ldr	r3, [r7, #20]
 80010c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010c8:	f04f 31ff 	mov.w	r1, #4294967295
 80010cc:	697b      	ldr	r3, [r7, #20]
 80010ce:	fa01 f303 	lsl.w	r3, r1, r3
 80010d2:	43d9      	mvns	r1, r3
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010d8:	4313      	orrs	r3, r2
         );
}
 80010da:	4618      	mov	r0, r3
 80010dc:	3724      	adds	r7, #36	; 0x24
 80010de:	46bd      	mov	sp, r7
 80010e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e4:	4770      	bx	lr

080010e6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010e6:	b580      	push	{r7, lr}
 80010e8:	b082      	sub	sp, #8
 80010ea:	af00      	add	r7, sp, #0
 80010ec:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010ee:	6878      	ldr	r0, [r7, #4]
 80010f0:	f7ff ff4c 	bl	8000f8c <__NVIC_SetPriorityGrouping>
}
 80010f4:	bf00      	nop
 80010f6:	3708      	adds	r7, #8
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}

080010fc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b086      	sub	sp, #24
 8001100:	af00      	add	r7, sp, #0
 8001102:	4603      	mov	r3, r0
 8001104:	60b9      	str	r1, [r7, #8]
 8001106:	607a      	str	r2, [r7, #4]
 8001108:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800110a:	2300      	movs	r3, #0
 800110c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800110e:	f7ff ff61 	bl	8000fd4 <__NVIC_GetPriorityGrouping>
 8001112:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001114:	687a      	ldr	r2, [r7, #4]
 8001116:	68b9      	ldr	r1, [r7, #8]
 8001118:	6978      	ldr	r0, [r7, #20]
 800111a:	f7ff ffb1 	bl	8001080 <NVIC_EncodePriority>
 800111e:	4602      	mov	r2, r0
 8001120:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001124:	4611      	mov	r1, r2
 8001126:	4618      	mov	r0, r3
 8001128:	f7ff ff80 	bl	800102c <__NVIC_SetPriority>
}
 800112c:	bf00      	nop
 800112e:	3718      	adds	r7, #24
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}

08001134 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b082      	sub	sp, #8
 8001138:	af00      	add	r7, sp, #0
 800113a:	4603      	mov	r3, r0
 800113c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800113e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001142:	4618      	mov	r0, r3
 8001144:	f7ff ff54 	bl	8000ff0 <__NVIC_EnableIRQ>
}
 8001148:	bf00      	nop
 800114a:	3708      	adds	r7, #8
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}

08001150 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b084      	sub	sp, #16
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800115c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800115e:	f7ff fee5 	bl	8000f2c <HAL_GetTick>
 8001162:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800116a:	b2db      	uxtb	r3, r3
 800116c:	2b02      	cmp	r3, #2
 800116e:	d008      	beq.n	8001182 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	2280      	movs	r2, #128	; 0x80
 8001174:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	2200      	movs	r2, #0
 800117a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800117e:	2301      	movs	r3, #1
 8001180:	e052      	b.n	8001228 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	681a      	ldr	r2, [r3, #0]
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	f022 0216 	bic.w	r2, r2, #22
 8001190:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	695a      	ldr	r2, [r3, #20]
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80011a0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d103      	bne.n	80011b2 <HAL_DMA_Abort+0x62>
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d007      	beq.n	80011c2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	681a      	ldr	r2, [r3, #0]
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	f022 0208 	bic.w	r2, r2, #8
 80011c0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	681a      	ldr	r2, [r3, #0]
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	f022 0201 	bic.w	r2, r2, #1
 80011d0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80011d2:	e013      	b.n	80011fc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80011d4:	f7ff feaa 	bl	8000f2c <HAL_GetTick>
 80011d8:	4602      	mov	r2, r0
 80011da:	68bb      	ldr	r3, [r7, #8]
 80011dc:	1ad3      	subs	r3, r2, r3
 80011de:	2b05      	cmp	r3, #5
 80011e0:	d90c      	bls.n	80011fc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	2220      	movs	r2, #32
 80011e6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	2203      	movs	r2, #3
 80011ec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	2200      	movs	r2, #0
 80011f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80011f8:	2303      	movs	r3, #3
 80011fa:	e015      	b.n	8001228 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	f003 0301 	and.w	r3, r3, #1
 8001206:	2b00      	cmp	r3, #0
 8001208:	d1e4      	bne.n	80011d4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800120e:	223f      	movs	r2, #63	; 0x3f
 8001210:	409a      	lsls	r2, r3
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	2201      	movs	r2, #1
 800121a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	2200      	movs	r2, #0
 8001222:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001226:	2300      	movs	r3, #0
}
 8001228:	4618      	mov	r0, r3
 800122a:	3710      	adds	r7, #16
 800122c:	46bd      	mov	sp, r7
 800122e:	bd80      	pop	{r7, pc}

08001230 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001230:	b480      	push	{r7}
 8001232:	b083      	sub	sp, #12
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800123e:	b2db      	uxtb	r3, r3
 8001240:	2b02      	cmp	r3, #2
 8001242:	d004      	beq.n	800124e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	2280      	movs	r2, #128	; 0x80
 8001248:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800124a:	2301      	movs	r3, #1
 800124c:	e00c      	b.n	8001268 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	2205      	movs	r2, #5
 8001252:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	681a      	ldr	r2, [r3, #0]
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	f022 0201 	bic.w	r2, r2, #1
 8001264:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001266:	2300      	movs	r3, #0
}
 8001268:	4618      	mov	r0, r3
 800126a:	370c      	adds	r7, #12
 800126c:	46bd      	mov	sp, r7
 800126e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001272:	4770      	bx	lr

08001274 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001274:	b480      	push	{r7}
 8001276:	b089      	sub	sp, #36	; 0x24
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
 800127c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800127e:	2300      	movs	r3, #0
 8001280:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001282:	2300      	movs	r3, #0
 8001284:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001286:	2300      	movs	r3, #0
 8001288:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800128a:	2300      	movs	r3, #0
 800128c:	61fb      	str	r3, [r7, #28]
 800128e:	e16b      	b.n	8001568 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001290:	2201      	movs	r2, #1
 8001292:	69fb      	ldr	r3, [r7, #28]
 8001294:	fa02 f303 	lsl.w	r3, r2, r3
 8001298:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	697a      	ldr	r2, [r7, #20]
 80012a0:	4013      	ands	r3, r2
 80012a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80012a4:	693a      	ldr	r2, [r7, #16]
 80012a6:	697b      	ldr	r3, [r7, #20]
 80012a8:	429a      	cmp	r2, r3
 80012aa:	f040 815a 	bne.w	8001562 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	685b      	ldr	r3, [r3, #4]
 80012b2:	f003 0303 	and.w	r3, r3, #3
 80012b6:	2b01      	cmp	r3, #1
 80012b8:	d005      	beq.n	80012c6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012ba:	683b      	ldr	r3, [r7, #0]
 80012bc:	685b      	ldr	r3, [r3, #4]
 80012be:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80012c2:	2b02      	cmp	r3, #2
 80012c4:	d130      	bne.n	8001328 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	689b      	ldr	r3, [r3, #8]
 80012ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80012cc:	69fb      	ldr	r3, [r7, #28]
 80012ce:	005b      	lsls	r3, r3, #1
 80012d0:	2203      	movs	r2, #3
 80012d2:	fa02 f303 	lsl.w	r3, r2, r3
 80012d6:	43db      	mvns	r3, r3
 80012d8:	69ba      	ldr	r2, [r7, #24]
 80012da:	4013      	ands	r3, r2
 80012dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	68da      	ldr	r2, [r3, #12]
 80012e2:	69fb      	ldr	r3, [r7, #28]
 80012e4:	005b      	lsls	r3, r3, #1
 80012e6:	fa02 f303 	lsl.w	r3, r2, r3
 80012ea:	69ba      	ldr	r2, [r7, #24]
 80012ec:	4313      	orrs	r3, r2
 80012ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	69ba      	ldr	r2, [r7, #24]
 80012f4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	685b      	ldr	r3, [r3, #4]
 80012fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80012fc:	2201      	movs	r2, #1
 80012fe:	69fb      	ldr	r3, [r7, #28]
 8001300:	fa02 f303 	lsl.w	r3, r2, r3
 8001304:	43db      	mvns	r3, r3
 8001306:	69ba      	ldr	r2, [r7, #24]
 8001308:	4013      	ands	r3, r2
 800130a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	685b      	ldr	r3, [r3, #4]
 8001310:	091b      	lsrs	r3, r3, #4
 8001312:	f003 0201 	and.w	r2, r3, #1
 8001316:	69fb      	ldr	r3, [r7, #28]
 8001318:	fa02 f303 	lsl.w	r3, r2, r3
 800131c:	69ba      	ldr	r2, [r7, #24]
 800131e:	4313      	orrs	r3, r2
 8001320:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	69ba      	ldr	r2, [r7, #24]
 8001326:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001328:	683b      	ldr	r3, [r7, #0]
 800132a:	685b      	ldr	r3, [r3, #4]
 800132c:	f003 0303 	and.w	r3, r3, #3
 8001330:	2b03      	cmp	r3, #3
 8001332:	d017      	beq.n	8001364 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	68db      	ldr	r3, [r3, #12]
 8001338:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800133a:	69fb      	ldr	r3, [r7, #28]
 800133c:	005b      	lsls	r3, r3, #1
 800133e:	2203      	movs	r2, #3
 8001340:	fa02 f303 	lsl.w	r3, r2, r3
 8001344:	43db      	mvns	r3, r3
 8001346:	69ba      	ldr	r2, [r7, #24]
 8001348:	4013      	ands	r3, r2
 800134a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	689a      	ldr	r2, [r3, #8]
 8001350:	69fb      	ldr	r3, [r7, #28]
 8001352:	005b      	lsls	r3, r3, #1
 8001354:	fa02 f303 	lsl.w	r3, r2, r3
 8001358:	69ba      	ldr	r2, [r7, #24]
 800135a:	4313      	orrs	r3, r2
 800135c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	69ba      	ldr	r2, [r7, #24]
 8001362:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	685b      	ldr	r3, [r3, #4]
 8001368:	f003 0303 	and.w	r3, r3, #3
 800136c:	2b02      	cmp	r3, #2
 800136e:	d123      	bne.n	80013b8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001370:	69fb      	ldr	r3, [r7, #28]
 8001372:	08da      	lsrs	r2, r3, #3
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	3208      	adds	r2, #8
 8001378:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800137c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800137e:	69fb      	ldr	r3, [r7, #28]
 8001380:	f003 0307 	and.w	r3, r3, #7
 8001384:	009b      	lsls	r3, r3, #2
 8001386:	220f      	movs	r2, #15
 8001388:	fa02 f303 	lsl.w	r3, r2, r3
 800138c:	43db      	mvns	r3, r3
 800138e:	69ba      	ldr	r2, [r7, #24]
 8001390:	4013      	ands	r3, r2
 8001392:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001394:	683b      	ldr	r3, [r7, #0]
 8001396:	691a      	ldr	r2, [r3, #16]
 8001398:	69fb      	ldr	r3, [r7, #28]
 800139a:	f003 0307 	and.w	r3, r3, #7
 800139e:	009b      	lsls	r3, r3, #2
 80013a0:	fa02 f303 	lsl.w	r3, r2, r3
 80013a4:	69ba      	ldr	r2, [r7, #24]
 80013a6:	4313      	orrs	r3, r2
 80013a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80013aa:	69fb      	ldr	r3, [r7, #28]
 80013ac:	08da      	lsrs	r2, r3, #3
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	3208      	adds	r2, #8
 80013b2:	69b9      	ldr	r1, [r7, #24]
 80013b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80013be:	69fb      	ldr	r3, [r7, #28]
 80013c0:	005b      	lsls	r3, r3, #1
 80013c2:	2203      	movs	r2, #3
 80013c4:	fa02 f303 	lsl.w	r3, r2, r3
 80013c8:	43db      	mvns	r3, r3
 80013ca:	69ba      	ldr	r2, [r7, #24]
 80013cc:	4013      	ands	r3, r2
 80013ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	685b      	ldr	r3, [r3, #4]
 80013d4:	f003 0203 	and.w	r2, r3, #3
 80013d8:	69fb      	ldr	r3, [r7, #28]
 80013da:	005b      	lsls	r3, r3, #1
 80013dc:	fa02 f303 	lsl.w	r3, r2, r3
 80013e0:	69ba      	ldr	r2, [r7, #24]
 80013e2:	4313      	orrs	r3, r2
 80013e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	69ba      	ldr	r2, [r7, #24]
 80013ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	685b      	ldr	r3, [r3, #4]
 80013f0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	f000 80b4 	beq.w	8001562 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013fa:	2300      	movs	r3, #0
 80013fc:	60fb      	str	r3, [r7, #12]
 80013fe:	4b60      	ldr	r3, [pc, #384]	; (8001580 <HAL_GPIO_Init+0x30c>)
 8001400:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001402:	4a5f      	ldr	r2, [pc, #380]	; (8001580 <HAL_GPIO_Init+0x30c>)
 8001404:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001408:	6453      	str	r3, [r2, #68]	; 0x44
 800140a:	4b5d      	ldr	r3, [pc, #372]	; (8001580 <HAL_GPIO_Init+0x30c>)
 800140c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800140e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001412:	60fb      	str	r3, [r7, #12]
 8001414:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001416:	4a5b      	ldr	r2, [pc, #364]	; (8001584 <HAL_GPIO_Init+0x310>)
 8001418:	69fb      	ldr	r3, [r7, #28]
 800141a:	089b      	lsrs	r3, r3, #2
 800141c:	3302      	adds	r3, #2
 800141e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001422:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001424:	69fb      	ldr	r3, [r7, #28]
 8001426:	f003 0303 	and.w	r3, r3, #3
 800142a:	009b      	lsls	r3, r3, #2
 800142c:	220f      	movs	r2, #15
 800142e:	fa02 f303 	lsl.w	r3, r2, r3
 8001432:	43db      	mvns	r3, r3
 8001434:	69ba      	ldr	r2, [r7, #24]
 8001436:	4013      	ands	r3, r2
 8001438:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	4a52      	ldr	r2, [pc, #328]	; (8001588 <HAL_GPIO_Init+0x314>)
 800143e:	4293      	cmp	r3, r2
 8001440:	d02b      	beq.n	800149a <HAL_GPIO_Init+0x226>
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	4a51      	ldr	r2, [pc, #324]	; (800158c <HAL_GPIO_Init+0x318>)
 8001446:	4293      	cmp	r3, r2
 8001448:	d025      	beq.n	8001496 <HAL_GPIO_Init+0x222>
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	4a50      	ldr	r2, [pc, #320]	; (8001590 <HAL_GPIO_Init+0x31c>)
 800144e:	4293      	cmp	r3, r2
 8001450:	d01f      	beq.n	8001492 <HAL_GPIO_Init+0x21e>
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	4a4f      	ldr	r2, [pc, #316]	; (8001594 <HAL_GPIO_Init+0x320>)
 8001456:	4293      	cmp	r3, r2
 8001458:	d019      	beq.n	800148e <HAL_GPIO_Init+0x21a>
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	4a4e      	ldr	r2, [pc, #312]	; (8001598 <HAL_GPIO_Init+0x324>)
 800145e:	4293      	cmp	r3, r2
 8001460:	d013      	beq.n	800148a <HAL_GPIO_Init+0x216>
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	4a4d      	ldr	r2, [pc, #308]	; (800159c <HAL_GPIO_Init+0x328>)
 8001466:	4293      	cmp	r3, r2
 8001468:	d00d      	beq.n	8001486 <HAL_GPIO_Init+0x212>
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	4a4c      	ldr	r2, [pc, #304]	; (80015a0 <HAL_GPIO_Init+0x32c>)
 800146e:	4293      	cmp	r3, r2
 8001470:	d007      	beq.n	8001482 <HAL_GPIO_Init+0x20e>
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	4a4b      	ldr	r2, [pc, #300]	; (80015a4 <HAL_GPIO_Init+0x330>)
 8001476:	4293      	cmp	r3, r2
 8001478:	d101      	bne.n	800147e <HAL_GPIO_Init+0x20a>
 800147a:	2307      	movs	r3, #7
 800147c:	e00e      	b.n	800149c <HAL_GPIO_Init+0x228>
 800147e:	2308      	movs	r3, #8
 8001480:	e00c      	b.n	800149c <HAL_GPIO_Init+0x228>
 8001482:	2306      	movs	r3, #6
 8001484:	e00a      	b.n	800149c <HAL_GPIO_Init+0x228>
 8001486:	2305      	movs	r3, #5
 8001488:	e008      	b.n	800149c <HAL_GPIO_Init+0x228>
 800148a:	2304      	movs	r3, #4
 800148c:	e006      	b.n	800149c <HAL_GPIO_Init+0x228>
 800148e:	2303      	movs	r3, #3
 8001490:	e004      	b.n	800149c <HAL_GPIO_Init+0x228>
 8001492:	2302      	movs	r3, #2
 8001494:	e002      	b.n	800149c <HAL_GPIO_Init+0x228>
 8001496:	2301      	movs	r3, #1
 8001498:	e000      	b.n	800149c <HAL_GPIO_Init+0x228>
 800149a:	2300      	movs	r3, #0
 800149c:	69fa      	ldr	r2, [r7, #28]
 800149e:	f002 0203 	and.w	r2, r2, #3
 80014a2:	0092      	lsls	r2, r2, #2
 80014a4:	4093      	lsls	r3, r2
 80014a6:	69ba      	ldr	r2, [r7, #24]
 80014a8:	4313      	orrs	r3, r2
 80014aa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80014ac:	4935      	ldr	r1, [pc, #212]	; (8001584 <HAL_GPIO_Init+0x310>)
 80014ae:	69fb      	ldr	r3, [r7, #28]
 80014b0:	089b      	lsrs	r3, r3, #2
 80014b2:	3302      	adds	r3, #2
 80014b4:	69ba      	ldr	r2, [r7, #24]
 80014b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80014ba:	4b3b      	ldr	r3, [pc, #236]	; (80015a8 <HAL_GPIO_Init+0x334>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014c0:	693b      	ldr	r3, [r7, #16]
 80014c2:	43db      	mvns	r3, r3
 80014c4:	69ba      	ldr	r2, [r7, #24]
 80014c6:	4013      	ands	r3, r2
 80014c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80014ca:	683b      	ldr	r3, [r7, #0]
 80014cc:	685b      	ldr	r3, [r3, #4]
 80014ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d003      	beq.n	80014de <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80014d6:	69ba      	ldr	r2, [r7, #24]
 80014d8:	693b      	ldr	r3, [r7, #16]
 80014da:	4313      	orrs	r3, r2
 80014dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80014de:	4a32      	ldr	r2, [pc, #200]	; (80015a8 <HAL_GPIO_Init+0x334>)
 80014e0:	69bb      	ldr	r3, [r7, #24]
 80014e2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80014e4:	4b30      	ldr	r3, [pc, #192]	; (80015a8 <HAL_GPIO_Init+0x334>)
 80014e6:	685b      	ldr	r3, [r3, #4]
 80014e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014ea:	693b      	ldr	r3, [r7, #16]
 80014ec:	43db      	mvns	r3, r3
 80014ee:	69ba      	ldr	r2, [r7, #24]
 80014f0:	4013      	ands	r3, r2
 80014f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	685b      	ldr	r3, [r3, #4]
 80014f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d003      	beq.n	8001508 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001500:	69ba      	ldr	r2, [r7, #24]
 8001502:	693b      	ldr	r3, [r7, #16]
 8001504:	4313      	orrs	r3, r2
 8001506:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001508:	4a27      	ldr	r2, [pc, #156]	; (80015a8 <HAL_GPIO_Init+0x334>)
 800150a:	69bb      	ldr	r3, [r7, #24]
 800150c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800150e:	4b26      	ldr	r3, [pc, #152]	; (80015a8 <HAL_GPIO_Init+0x334>)
 8001510:	689b      	ldr	r3, [r3, #8]
 8001512:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001514:	693b      	ldr	r3, [r7, #16]
 8001516:	43db      	mvns	r3, r3
 8001518:	69ba      	ldr	r2, [r7, #24]
 800151a:	4013      	ands	r3, r2
 800151c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	685b      	ldr	r3, [r3, #4]
 8001522:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001526:	2b00      	cmp	r3, #0
 8001528:	d003      	beq.n	8001532 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800152a:	69ba      	ldr	r2, [r7, #24]
 800152c:	693b      	ldr	r3, [r7, #16]
 800152e:	4313      	orrs	r3, r2
 8001530:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001532:	4a1d      	ldr	r2, [pc, #116]	; (80015a8 <HAL_GPIO_Init+0x334>)
 8001534:	69bb      	ldr	r3, [r7, #24]
 8001536:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001538:	4b1b      	ldr	r3, [pc, #108]	; (80015a8 <HAL_GPIO_Init+0x334>)
 800153a:	68db      	ldr	r3, [r3, #12]
 800153c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800153e:	693b      	ldr	r3, [r7, #16]
 8001540:	43db      	mvns	r3, r3
 8001542:	69ba      	ldr	r2, [r7, #24]
 8001544:	4013      	ands	r3, r2
 8001546:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	685b      	ldr	r3, [r3, #4]
 800154c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001550:	2b00      	cmp	r3, #0
 8001552:	d003      	beq.n	800155c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001554:	69ba      	ldr	r2, [r7, #24]
 8001556:	693b      	ldr	r3, [r7, #16]
 8001558:	4313      	orrs	r3, r2
 800155a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800155c:	4a12      	ldr	r2, [pc, #72]	; (80015a8 <HAL_GPIO_Init+0x334>)
 800155e:	69bb      	ldr	r3, [r7, #24]
 8001560:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001562:	69fb      	ldr	r3, [r7, #28]
 8001564:	3301      	adds	r3, #1
 8001566:	61fb      	str	r3, [r7, #28]
 8001568:	69fb      	ldr	r3, [r7, #28]
 800156a:	2b0f      	cmp	r3, #15
 800156c:	f67f ae90 	bls.w	8001290 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001570:	bf00      	nop
 8001572:	bf00      	nop
 8001574:	3724      	adds	r7, #36	; 0x24
 8001576:	46bd      	mov	sp, r7
 8001578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157c:	4770      	bx	lr
 800157e:	bf00      	nop
 8001580:	40023800 	.word	0x40023800
 8001584:	40013800 	.word	0x40013800
 8001588:	40020000 	.word	0x40020000
 800158c:	40020400 	.word	0x40020400
 8001590:	40020800 	.word	0x40020800
 8001594:	40020c00 	.word	0x40020c00
 8001598:	40021000 	.word	0x40021000
 800159c:	40021400 	.word	0x40021400
 80015a0:	40021800 	.word	0x40021800
 80015a4:	40021c00 	.word	0x40021c00
 80015a8:	40013c00 	.word	0x40013c00

080015ac <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b086      	sub	sp, #24
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d101      	bne.n	80015be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80015ba:	2301      	movs	r3, #1
 80015bc:	e264      	b.n	8001a88 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f003 0301 	and.w	r3, r3, #1
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d075      	beq.n	80016b6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80015ca:	4ba3      	ldr	r3, [pc, #652]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 80015cc:	689b      	ldr	r3, [r3, #8]
 80015ce:	f003 030c 	and.w	r3, r3, #12
 80015d2:	2b04      	cmp	r3, #4
 80015d4:	d00c      	beq.n	80015f0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80015d6:	4ba0      	ldr	r3, [pc, #640]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 80015d8:	689b      	ldr	r3, [r3, #8]
 80015da:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80015de:	2b08      	cmp	r3, #8
 80015e0:	d112      	bne.n	8001608 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80015e2:	4b9d      	ldr	r3, [pc, #628]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 80015e4:	685b      	ldr	r3, [r3, #4]
 80015e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80015ea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80015ee:	d10b      	bne.n	8001608 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015f0:	4b99      	ldr	r3, [pc, #612]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d05b      	beq.n	80016b4 <HAL_RCC_OscConfig+0x108>
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	685b      	ldr	r3, [r3, #4]
 8001600:	2b00      	cmp	r3, #0
 8001602:	d157      	bne.n	80016b4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001604:	2301      	movs	r3, #1
 8001606:	e23f      	b.n	8001a88 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	685b      	ldr	r3, [r3, #4]
 800160c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001610:	d106      	bne.n	8001620 <HAL_RCC_OscConfig+0x74>
 8001612:	4b91      	ldr	r3, [pc, #580]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	4a90      	ldr	r2, [pc, #576]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 8001618:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800161c:	6013      	str	r3, [r2, #0]
 800161e:	e01d      	b.n	800165c <HAL_RCC_OscConfig+0xb0>
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	685b      	ldr	r3, [r3, #4]
 8001624:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001628:	d10c      	bne.n	8001644 <HAL_RCC_OscConfig+0x98>
 800162a:	4b8b      	ldr	r3, [pc, #556]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	4a8a      	ldr	r2, [pc, #552]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 8001630:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001634:	6013      	str	r3, [r2, #0]
 8001636:	4b88      	ldr	r3, [pc, #544]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	4a87      	ldr	r2, [pc, #540]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 800163c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001640:	6013      	str	r3, [r2, #0]
 8001642:	e00b      	b.n	800165c <HAL_RCC_OscConfig+0xb0>
 8001644:	4b84      	ldr	r3, [pc, #528]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	4a83      	ldr	r2, [pc, #524]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 800164a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800164e:	6013      	str	r3, [r2, #0]
 8001650:	4b81      	ldr	r3, [pc, #516]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	4a80      	ldr	r2, [pc, #512]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 8001656:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800165a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	685b      	ldr	r3, [r3, #4]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d013      	beq.n	800168c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001664:	f7ff fc62 	bl	8000f2c <HAL_GetTick>
 8001668:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800166a:	e008      	b.n	800167e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800166c:	f7ff fc5e 	bl	8000f2c <HAL_GetTick>
 8001670:	4602      	mov	r2, r0
 8001672:	693b      	ldr	r3, [r7, #16]
 8001674:	1ad3      	subs	r3, r2, r3
 8001676:	2b64      	cmp	r3, #100	; 0x64
 8001678:	d901      	bls.n	800167e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800167a:	2303      	movs	r3, #3
 800167c:	e204      	b.n	8001a88 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800167e:	4b76      	ldr	r3, [pc, #472]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001686:	2b00      	cmp	r3, #0
 8001688:	d0f0      	beq.n	800166c <HAL_RCC_OscConfig+0xc0>
 800168a:	e014      	b.n	80016b6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800168c:	f7ff fc4e 	bl	8000f2c <HAL_GetTick>
 8001690:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001692:	e008      	b.n	80016a6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001694:	f7ff fc4a 	bl	8000f2c <HAL_GetTick>
 8001698:	4602      	mov	r2, r0
 800169a:	693b      	ldr	r3, [r7, #16]
 800169c:	1ad3      	subs	r3, r2, r3
 800169e:	2b64      	cmp	r3, #100	; 0x64
 80016a0:	d901      	bls.n	80016a6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80016a2:	2303      	movs	r3, #3
 80016a4:	e1f0      	b.n	8001a88 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016a6:	4b6c      	ldr	r3, [pc, #432]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d1f0      	bne.n	8001694 <HAL_RCC_OscConfig+0xe8>
 80016b2:	e000      	b.n	80016b6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f003 0302 	and.w	r3, r3, #2
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d063      	beq.n	800178a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80016c2:	4b65      	ldr	r3, [pc, #404]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 80016c4:	689b      	ldr	r3, [r3, #8]
 80016c6:	f003 030c 	and.w	r3, r3, #12
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d00b      	beq.n	80016e6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80016ce:	4b62      	ldr	r3, [pc, #392]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 80016d0:	689b      	ldr	r3, [r3, #8]
 80016d2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80016d6:	2b08      	cmp	r3, #8
 80016d8:	d11c      	bne.n	8001714 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80016da:	4b5f      	ldr	r3, [pc, #380]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 80016dc:	685b      	ldr	r3, [r3, #4]
 80016de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d116      	bne.n	8001714 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80016e6:	4b5c      	ldr	r3, [pc, #368]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f003 0302 	and.w	r3, r3, #2
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d005      	beq.n	80016fe <HAL_RCC_OscConfig+0x152>
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	68db      	ldr	r3, [r3, #12]
 80016f6:	2b01      	cmp	r3, #1
 80016f8:	d001      	beq.n	80016fe <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80016fa:	2301      	movs	r3, #1
 80016fc:	e1c4      	b.n	8001a88 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016fe:	4b56      	ldr	r3, [pc, #344]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	691b      	ldr	r3, [r3, #16]
 800170a:	00db      	lsls	r3, r3, #3
 800170c:	4952      	ldr	r1, [pc, #328]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 800170e:	4313      	orrs	r3, r2
 8001710:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001712:	e03a      	b.n	800178a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	68db      	ldr	r3, [r3, #12]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d020      	beq.n	800175e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800171c:	4b4f      	ldr	r3, [pc, #316]	; (800185c <HAL_RCC_OscConfig+0x2b0>)
 800171e:	2201      	movs	r2, #1
 8001720:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001722:	f7ff fc03 	bl	8000f2c <HAL_GetTick>
 8001726:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001728:	e008      	b.n	800173c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800172a:	f7ff fbff 	bl	8000f2c <HAL_GetTick>
 800172e:	4602      	mov	r2, r0
 8001730:	693b      	ldr	r3, [r7, #16]
 8001732:	1ad3      	subs	r3, r2, r3
 8001734:	2b02      	cmp	r3, #2
 8001736:	d901      	bls.n	800173c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001738:	2303      	movs	r3, #3
 800173a:	e1a5      	b.n	8001a88 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800173c:	4b46      	ldr	r3, [pc, #280]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f003 0302 	and.w	r3, r3, #2
 8001744:	2b00      	cmp	r3, #0
 8001746:	d0f0      	beq.n	800172a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001748:	4b43      	ldr	r3, [pc, #268]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	691b      	ldr	r3, [r3, #16]
 8001754:	00db      	lsls	r3, r3, #3
 8001756:	4940      	ldr	r1, [pc, #256]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 8001758:	4313      	orrs	r3, r2
 800175a:	600b      	str	r3, [r1, #0]
 800175c:	e015      	b.n	800178a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800175e:	4b3f      	ldr	r3, [pc, #252]	; (800185c <HAL_RCC_OscConfig+0x2b0>)
 8001760:	2200      	movs	r2, #0
 8001762:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001764:	f7ff fbe2 	bl	8000f2c <HAL_GetTick>
 8001768:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800176a:	e008      	b.n	800177e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800176c:	f7ff fbde 	bl	8000f2c <HAL_GetTick>
 8001770:	4602      	mov	r2, r0
 8001772:	693b      	ldr	r3, [r7, #16]
 8001774:	1ad3      	subs	r3, r2, r3
 8001776:	2b02      	cmp	r3, #2
 8001778:	d901      	bls.n	800177e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800177a:	2303      	movs	r3, #3
 800177c:	e184      	b.n	8001a88 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800177e:	4b36      	ldr	r3, [pc, #216]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	f003 0302 	and.w	r3, r3, #2
 8001786:	2b00      	cmp	r3, #0
 8001788:	d1f0      	bne.n	800176c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f003 0308 	and.w	r3, r3, #8
 8001792:	2b00      	cmp	r3, #0
 8001794:	d030      	beq.n	80017f8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	695b      	ldr	r3, [r3, #20]
 800179a:	2b00      	cmp	r3, #0
 800179c:	d016      	beq.n	80017cc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800179e:	4b30      	ldr	r3, [pc, #192]	; (8001860 <HAL_RCC_OscConfig+0x2b4>)
 80017a0:	2201      	movs	r2, #1
 80017a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017a4:	f7ff fbc2 	bl	8000f2c <HAL_GetTick>
 80017a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017aa:	e008      	b.n	80017be <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017ac:	f7ff fbbe 	bl	8000f2c <HAL_GetTick>
 80017b0:	4602      	mov	r2, r0
 80017b2:	693b      	ldr	r3, [r7, #16]
 80017b4:	1ad3      	subs	r3, r2, r3
 80017b6:	2b02      	cmp	r3, #2
 80017b8:	d901      	bls.n	80017be <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80017ba:	2303      	movs	r3, #3
 80017bc:	e164      	b.n	8001a88 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017be:	4b26      	ldr	r3, [pc, #152]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 80017c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80017c2:	f003 0302 	and.w	r3, r3, #2
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d0f0      	beq.n	80017ac <HAL_RCC_OscConfig+0x200>
 80017ca:	e015      	b.n	80017f8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80017cc:	4b24      	ldr	r3, [pc, #144]	; (8001860 <HAL_RCC_OscConfig+0x2b4>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017d2:	f7ff fbab 	bl	8000f2c <HAL_GetTick>
 80017d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017d8:	e008      	b.n	80017ec <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017da:	f7ff fba7 	bl	8000f2c <HAL_GetTick>
 80017de:	4602      	mov	r2, r0
 80017e0:	693b      	ldr	r3, [r7, #16]
 80017e2:	1ad3      	subs	r3, r2, r3
 80017e4:	2b02      	cmp	r3, #2
 80017e6:	d901      	bls.n	80017ec <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80017e8:	2303      	movs	r3, #3
 80017ea:	e14d      	b.n	8001a88 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017ec:	4b1a      	ldr	r3, [pc, #104]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 80017ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80017f0:	f003 0302 	and.w	r3, r3, #2
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d1f0      	bne.n	80017da <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	f003 0304 	and.w	r3, r3, #4
 8001800:	2b00      	cmp	r3, #0
 8001802:	f000 80a0 	beq.w	8001946 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001806:	2300      	movs	r3, #0
 8001808:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800180a:	4b13      	ldr	r3, [pc, #76]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 800180c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800180e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001812:	2b00      	cmp	r3, #0
 8001814:	d10f      	bne.n	8001836 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001816:	2300      	movs	r3, #0
 8001818:	60bb      	str	r3, [r7, #8]
 800181a:	4b0f      	ldr	r3, [pc, #60]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 800181c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800181e:	4a0e      	ldr	r2, [pc, #56]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 8001820:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001824:	6413      	str	r3, [r2, #64]	; 0x40
 8001826:	4b0c      	ldr	r3, [pc, #48]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 8001828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800182a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800182e:	60bb      	str	r3, [r7, #8]
 8001830:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001832:	2301      	movs	r3, #1
 8001834:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001836:	4b0b      	ldr	r3, [pc, #44]	; (8001864 <HAL_RCC_OscConfig+0x2b8>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800183e:	2b00      	cmp	r3, #0
 8001840:	d121      	bne.n	8001886 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001842:	4b08      	ldr	r3, [pc, #32]	; (8001864 <HAL_RCC_OscConfig+0x2b8>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	4a07      	ldr	r2, [pc, #28]	; (8001864 <HAL_RCC_OscConfig+0x2b8>)
 8001848:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800184c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800184e:	f7ff fb6d 	bl	8000f2c <HAL_GetTick>
 8001852:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001854:	e011      	b.n	800187a <HAL_RCC_OscConfig+0x2ce>
 8001856:	bf00      	nop
 8001858:	40023800 	.word	0x40023800
 800185c:	42470000 	.word	0x42470000
 8001860:	42470e80 	.word	0x42470e80
 8001864:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001868:	f7ff fb60 	bl	8000f2c <HAL_GetTick>
 800186c:	4602      	mov	r2, r0
 800186e:	693b      	ldr	r3, [r7, #16]
 8001870:	1ad3      	subs	r3, r2, r3
 8001872:	2b02      	cmp	r3, #2
 8001874:	d901      	bls.n	800187a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001876:	2303      	movs	r3, #3
 8001878:	e106      	b.n	8001a88 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800187a:	4b85      	ldr	r3, [pc, #532]	; (8001a90 <HAL_RCC_OscConfig+0x4e4>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001882:	2b00      	cmp	r3, #0
 8001884:	d0f0      	beq.n	8001868 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	689b      	ldr	r3, [r3, #8]
 800188a:	2b01      	cmp	r3, #1
 800188c:	d106      	bne.n	800189c <HAL_RCC_OscConfig+0x2f0>
 800188e:	4b81      	ldr	r3, [pc, #516]	; (8001a94 <HAL_RCC_OscConfig+0x4e8>)
 8001890:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001892:	4a80      	ldr	r2, [pc, #512]	; (8001a94 <HAL_RCC_OscConfig+0x4e8>)
 8001894:	f043 0301 	orr.w	r3, r3, #1
 8001898:	6713      	str	r3, [r2, #112]	; 0x70
 800189a:	e01c      	b.n	80018d6 <HAL_RCC_OscConfig+0x32a>
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	689b      	ldr	r3, [r3, #8]
 80018a0:	2b05      	cmp	r3, #5
 80018a2:	d10c      	bne.n	80018be <HAL_RCC_OscConfig+0x312>
 80018a4:	4b7b      	ldr	r3, [pc, #492]	; (8001a94 <HAL_RCC_OscConfig+0x4e8>)
 80018a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018a8:	4a7a      	ldr	r2, [pc, #488]	; (8001a94 <HAL_RCC_OscConfig+0x4e8>)
 80018aa:	f043 0304 	orr.w	r3, r3, #4
 80018ae:	6713      	str	r3, [r2, #112]	; 0x70
 80018b0:	4b78      	ldr	r3, [pc, #480]	; (8001a94 <HAL_RCC_OscConfig+0x4e8>)
 80018b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018b4:	4a77      	ldr	r2, [pc, #476]	; (8001a94 <HAL_RCC_OscConfig+0x4e8>)
 80018b6:	f043 0301 	orr.w	r3, r3, #1
 80018ba:	6713      	str	r3, [r2, #112]	; 0x70
 80018bc:	e00b      	b.n	80018d6 <HAL_RCC_OscConfig+0x32a>
 80018be:	4b75      	ldr	r3, [pc, #468]	; (8001a94 <HAL_RCC_OscConfig+0x4e8>)
 80018c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018c2:	4a74      	ldr	r2, [pc, #464]	; (8001a94 <HAL_RCC_OscConfig+0x4e8>)
 80018c4:	f023 0301 	bic.w	r3, r3, #1
 80018c8:	6713      	str	r3, [r2, #112]	; 0x70
 80018ca:	4b72      	ldr	r3, [pc, #456]	; (8001a94 <HAL_RCC_OscConfig+0x4e8>)
 80018cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018ce:	4a71      	ldr	r2, [pc, #452]	; (8001a94 <HAL_RCC_OscConfig+0x4e8>)
 80018d0:	f023 0304 	bic.w	r3, r3, #4
 80018d4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	689b      	ldr	r3, [r3, #8]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d015      	beq.n	800190a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018de:	f7ff fb25 	bl	8000f2c <HAL_GetTick>
 80018e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018e4:	e00a      	b.n	80018fc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018e6:	f7ff fb21 	bl	8000f2c <HAL_GetTick>
 80018ea:	4602      	mov	r2, r0
 80018ec:	693b      	ldr	r3, [r7, #16]
 80018ee:	1ad3      	subs	r3, r2, r3
 80018f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80018f4:	4293      	cmp	r3, r2
 80018f6:	d901      	bls.n	80018fc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80018f8:	2303      	movs	r3, #3
 80018fa:	e0c5      	b.n	8001a88 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018fc:	4b65      	ldr	r3, [pc, #404]	; (8001a94 <HAL_RCC_OscConfig+0x4e8>)
 80018fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001900:	f003 0302 	and.w	r3, r3, #2
 8001904:	2b00      	cmp	r3, #0
 8001906:	d0ee      	beq.n	80018e6 <HAL_RCC_OscConfig+0x33a>
 8001908:	e014      	b.n	8001934 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800190a:	f7ff fb0f 	bl	8000f2c <HAL_GetTick>
 800190e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001910:	e00a      	b.n	8001928 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001912:	f7ff fb0b 	bl	8000f2c <HAL_GetTick>
 8001916:	4602      	mov	r2, r0
 8001918:	693b      	ldr	r3, [r7, #16]
 800191a:	1ad3      	subs	r3, r2, r3
 800191c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001920:	4293      	cmp	r3, r2
 8001922:	d901      	bls.n	8001928 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001924:	2303      	movs	r3, #3
 8001926:	e0af      	b.n	8001a88 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001928:	4b5a      	ldr	r3, [pc, #360]	; (8001a94 <HAL_RCC_OscConfig+0x4e8>)
 800192a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800192c:	f003 0302 	and.w	r3, r3, #2
 8001930:	2b00      	cmp	r3, #0
 8001932:	d1ee      	bne.n	8001912 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001934:	7dfb      	ldrb	r3, [r7, #23]
 8001936:	2b01      	cmp	r3, #1
 8001938:	d105      	bne.n	8001946 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800193a:	4b56      	ldr	r3, [pc, #344]	; (8001a94 <HAL_RCC_OscConfig+0x4e8>)
 800193c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800193e:	4a55      	ldr	r2, [pc, #340]	; (8001a94 <HAL_RCC_OscConfig+0x4e8>)
 8001940:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001944:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	699b      	ldr	r3, [r3, #24]
 800194a:	2b00      	cmp	r3, #0
 800194c:	f000 809b 	beq.w	8001a86 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001950:	4b50      	ldr	r3, [pc, #320]	; (8001a94 <HAL_RCC_OscConfig+0x4e8>)
 8001952:	689b      	ldr	r3, [r3, #8]
 8001954:	f003 030c 	and.w	r3, r3, #12
 8001958:	2b08      	cmp	r3, #8
 800195a:	d05c      	beq.n	8001a16 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	699b      	ldr	r3, [r3, #24]
 8001960:	2b02      	cmp	r3, #2
 8001962:	d141      	bne.n	80019e8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001964:	4b4c      	ldr	r3, [pc, #304]	; (8001a98 <HAL_RCC_OscConfig+0x4ec>)
 8001966:	2200      	movs	r2, #0
 8001968:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800196a:	f7ff fadf 	bl	8000f2c <HAL_GetTick>
 800196e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001970:	e008      	b.n	8001984 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001972:	f7ff fadb 	bl	8000f2c <HAL_GetTick>
 8001976:	4602      	mov	r2, r0
 8001978:	693b      	ldr	r3, [r7, #16]
 800197a:	1ad3      	subs	r3, r2, r3
 800197c:	2b02      	cmp	r3, #2
 800197e:	d901      	bls.n	8001984 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001980:	2303      	movs	r3, #3
 8001982:	e081      	b.n	8001a88 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001984:	4b43      	ldr	r3, [pc, #268]	; (8001a94 <HAL_RCC_OscConfig+0x4e8>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800198c:	2b00      	cmp	r3, #0
 800198e:	d1f0      	bne.n	8001972 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	69da      	ldr	r2, [r3, #28]
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	6a1b      	ldr	r3, [r3, #32]
 8001998:	431a      	orrs	r2, r3
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800199e:	019b      	lsls	r3, r3, #6
 80019a0:	431a      	orrs	r2, r3
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019a6:	085b      	lsrs	r3, r3, #1
 80019a8:	3b01      	subs	r3, #1
 80019aa:	041b      	lsls	r3, r3, #16
 80019ac:	431a      	orrs	r2, r3
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019b2:	061b      	lsls	r3, r3, #24
 80019b4:	4937      	ldr	r1, [pc, #220]	; (8001a94 <HAL_RCC_OscConfig+0x4e8>)
 80019b6:	4313      	orrs	r3, r2
 80019b8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80019ba:	4b37      	ldr	r3, [pc, #220]	; (8001a98 <HAL_RCC_OscConfig+0x4ec>)
 80019bc:	2201      	movs	r2, #1
 80019be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019c0:	f7ff fab4 	bl	8000f2c <HAL_GetTick>
 80019c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019c6:	e008      	b.n	80019da <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019c8:	f7ff fab0 	bl	8000f2c <HAL_GetTick>
 80019cc:	4602      	mov	r2, r0
 80019ce:	693b      	ldr	r3, [r7, #16]
 80019d0:	1ad3      	subs	r3, r2, r3
 80019d2:	2b02      	cmp	r3, #2
 80019d4:	d901      	bls.n	80019da <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80019d6:	2303      	movs	r3, #3
 80019d8:	e056      	b.n	8001a88 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019da:	4b2e      	ldr	r3, [pc, #184]	; (8001a94 <HAL_RCC_OscConfig+0x4e8>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d0f0      	beq.n	80019c8 <HAL_RCC_OscConfig+0x41c>
 80019e6:	e04e      	b.n	8001a86 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019e8:	4b2b      	ldr	r3, [pc, #172]	; (8001a98 <HAL_RCC_OscConfig+0x4ec>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019ee:	f7ff fa9d 	bl	8000f2c <HAL_GetTick>
 80019f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019f4:	e008      	b.n	8001a08 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019f6:	f7ff fa99 	bl	8000f2c <HAL_GetTick>
 80019fa:	4602      	mov	r2, r0
 80019fc:	693b      	ldr	r3, [r7, #16]
 80019fe:	1ad3      	subs	r3, r2, r3
 8001a00:	2b02      	cmp	r3, #2
 8001a02:	d901      	bls.n	8001a08 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001a04:	2303      	movs	r3, #3
 8001a06:	e03f      	b.n	8001a88 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a08:	4b22      	ldr	r3, [pc, #136]	; (8001a94 <HAL_RCC_OscConfig+0x4e8>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d1f0      	bne.n	80019f6 <HAL_RCC_OscConfig+0x44a>
 8001a14:	e037      	b.n	8001a86 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	699b      	ldr	r3, [r3, #24]
 8001a1a:	2b01      	cmp	r3, #1
 8001a1c:	d101      	bne.n	8001a22 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8001a1e:	2301      	movs	r3, #1
 8001a20:	e032      	b.n	8001a88 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001a22:	4b1c      	ldr	r3, [pc, #112]	; (8001a94 <HAL_RCC_OscConfig+0x4e8>)
 8001a24:	685b      	ldr	r3, [r3, #4]
 8001a26:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	699b      	ldr	r3, [r3, #24]
 8001a2c:	2b01      	cmp	r3, #1
 8001a2e:	d028      	beq.n	8001a82 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a3a:	429a      	cmp	r2, r3
 8001a3c:	d121      	bne.n	8001a82 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a48:	429a      	cmp	r2, r3
 8001a4a:	d11a      	bne.n	8001a82 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001a4c:	68fa      	ldr	r2, [r7, #12]
 8001a4e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001a52:	4013      	ands	r3, r2
 8001a54:	687a      	ldr	r2, [r7, #4]
 8001a56:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001a58:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001a5a:	4293      	cmp	r3, r2
 8001a5c:	d111      	bne.n	8001a82 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a68:	085b      	lsrs	r3, r3, #1
 8001a6a:	3b01      	subs	r3, #1
 8001a6c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001a6e:	429a      	cmp	r2, r3
 8001a70:	d107      	bne.n	8001a82 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a7c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001a7e:	429a      	cmp	r2, r3
 8001a80:	d001      	beq.n	8001a86 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8001a82:	2301      	movs	r3, #1
 8001a84:	e000      	b.n	8001a88 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8001a86:	2300      	movs	r3, #0
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	3718      	adds	r7, #24
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}
 8001a90:	40007000 	.word	0x40007000
 8001a94:	40023800 	.word	0x40023800
 8001a98:	42470060 	.word	0x42470060

08001a9c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b084      	sub	sp, #16
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
 8001aa4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d101      	bne.n	8001ab0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001aac:	2301      	movs	r3, #1
 8001aae:	e0cc      	b.n	8001c4a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001ab0:	4b68      	ldr	r3, [pc, #416]	; (8001c54 <HAL_RCC_ClockConfig+0x1b8>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f003 0307 	and.w	r3, r3, #7
 8001ab8:	683a      	ldr	r2, [r7, #0]
 8001aba:	429a      	cmp	r2, r3
 8001abc:	d90c      	bls.n	8001ad8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001abe:	4b65      	ldr	r3, [pc, #404]	; (8001c54 <HAL_RCC_ClockConfig+0x1b8>)
 8001ac0:	683a      	ldr	r2, [r7, #0]
 8001ac2:	b2d2      	uxtb	r2, r2
 8001ac4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ac6:	4b63      	ldr	r3, [pc, #396]	; (8001c54 <HAL_RCC_ClockConfig+0x1b8>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f003 0307 	and.w	r3, r3, #7
 8001ace:	683a      	ldr	r2, [r7, #0]
 8001ad0:	429a      	cmp	r2, r3
 8001ad2:	d001      	beq.n	8001ad8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001ad4:	2301      	movs	r3, #1
 8001ad6:	e0b8      	b.n	8001c4a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f003 0302 	and.w	r3, r3, #2
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d020      	beq.n	8001b26 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f003 0304 	and.w	r3, r3, #4
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d005      	beq.n	8001afc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001af0:	4b59      	ldr	r3, [pc, #356]	; (8001c58 <HAL_RCC_ClockConfig+0x1bc>)
 8001af2:	689b      	ldr	r3, [r3, #8]
 8001af4:	4a58      	ldr	r2, [pc, #352]	; (8001c58 <HAL_RCC_ClockConfig+0x1bc>)
 8001af6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001afa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	f003 0308 	and.w	r3, r3, #8
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d005      	beq.n	8001b14 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001b08:	4b53      	ldr	r3, [pc, #332]	; (8001c58 <HAL_RCC_ClockConfig+0x1bc>)
 8001b0a:	689b      	ldr	r3, [r3, #8]
 8001b0c:	4a52      	ldr	r2, [pc, #328]	; (8001c58 <HAL_RCC_ClockConfig+0x1bc>)
 8001b0e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001b12:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b14:	4b50      	ldr	r3, [pc, #320]	; (8001c58 <HAL_RCC_ClockConfig+0x1bc>)
 8001b16:	689b      	ldr	r3, [r3, #8]
 8001b18:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	689b      	ldr	r3, [r3, #8]
 8001b20:	494d      	ldr	r1, [pc, #308]	; (8001c58 <HAL_RCC_ClockConfig+0x1bc>)
 8001b22:	4313      	orrs	r3, r2
 8001b24:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f003 0301 	and.w	r3, r3, #1
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d044      	beq.n	8001bbc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	685b      	ldr	r3, [r3, #4]
 8001b36:	2b01      	cmp	r3, #1
 8001b38:	d107      	bne.n	8001b4a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b3a:	4b47      	ldr	r3, [pc, #284]	; (8001c58 <HAL_RCC_ClockConfig+0x1bc>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d119      	bne.n	8001b7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b46:	2301      	movs	r3, #1
 8001b48:	e07f      	b.n	8001c4a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	2b02      	cmp	r3, #2
 8001b50:	d003      	beq.n	8001b5a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001b56:	2b03      	cmp	r3, #3
 8001b58:	d107      	bne.n	8001b6a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b5a:	4b3f      	ldr	r3, [pc, #252]	; (8001c58 <HAL_RCC_ClockConfig+0x1bc>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d109      	bne.n	8001b7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b66:	2301      	movs	r3, #1
 8001b68:	e06f      	b.n	8001c4a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b6a:	4b3b      	ldr	r3, [pc, #236]	; (8001c58 <HAL_RCC_ClockConfig+0x1bc>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f003 0302 	and.w	r3, r3, #2
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d101      	bne.n	8001b7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b76:	2301      	movs	r3, #1
 8001b78:	e067      	b.n	8001c4a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001b7a:	4b37      	ldr	r3, [pc, #220]	; (8001c58 <HAL_RCC_ClockConfig+0x1bc>)
 8001b7c:	689b      	ldr	r3, [r3, #8]
 8001b7e:	f023 0203 	bic.w	r2, r3, #3
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	685b      	ldr	r3, [r3, #4]
 8001b86:	4934      	ldr	r1, [pc, #208]	; (8001c58 <HAL_RCC_ClockConfig+0x1bc>)
 8001b88:	4313      	orrs	r3, r2
 8001b8a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001b8c:	f7ff f9ce 	bl	8000f2c <HAL_GetTick>
 8001b90:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b92:	e00a      	b.n	8001baa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b94:	f7ff f9ca 	bl	8000f2c <HAL_GetTick>
 8001b98:	4602      	mov	r2, r0
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	1ad3      	subs	r3, r2, r3
 8001b9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d901      	bls.n	8001baa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001ba6:	2303      	movs	r3, #3
 8001ba8:	e04f      	b.n	8001c4a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001baa:	4b2b      	ldr	r3, [pc, #172]	; (8001c58 <HAL_RCC_ClockConfig+0x1bc>)
 8001bac:	689b      	ldr	r3, [r3, #8]
 8001bae:	f003 020c 	and.w	r2, r3, #12
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	685b      	ldr	r3, [r3, #4]
 8001bb6:	009b      	lsls	r3, r3, #2
 8001bb8:	429a      	cmp	r2, r3
 8001bba:	d1eb      	bne.n	8001b94 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001bbc:	4b25      	ldr	r3, [pc, #148]	; (8001c54 <HAL_RCC_ClockConfig+0x1b8>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f003 0307 	and.w	r3, r3, #7
 8001bc4:	683a      	ldr	r2, [r7, #0]
 8001bc6:	429a      	cmp	r2, r3
 8001bc8:	d20c      	bcs.n	8001be4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bca:	4b22      	ldr	r3, [pc, #136]	; (8001c54 <HAL_RCC_ClockConfig+0x1b8>)
 8001bcc:	683a      	ldr	r2, [r7, #0]
 8001bce:	b2d2      	uxtb	r2, r2
 8001bd0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bd2:	4b20      	ldr	r3, [pc, #128]	; (8001c54 <HAL_RCC_ClockConfig+0x1b8>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f003 0307 	and.w	r3, r3, #7
 8001bda:	683a      	ldr	r2, [r7, #0]
 8001bdc:	429a      	cmp	r2, r3
 8001bde:	d001      	beq.n	8001be4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001be0:	2301      	movs	r3, #1
 8001be2:	e032      	b.n	8001c4a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f003 0304 	and.w	r3, r3, #4
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d008      	beq.n	8001c02 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001bf0:	4b19      	ldr	r3, [pc, #100]	; (8001c58 <HAL_RCC_ClockConfig+0x1bc>)
 8001bf2:	689b      	ldr	r3, [r3, #8]
 8001bf4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	68db      	ldr	r3, [r3, #12]
 8001bfc:	4916      	ldr	r1, [pc, #88]	; (8001c58 <HAL_RCC_ClockConfig+0x1bc>)
 8001bfe:	4313      	orrs	r3, r2
 8001c00:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f003 0308 	and.w	r3, r3, #8
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d009      	beq.n	8001c22 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c0e:	4b12      	ldr	r3, [pc, #72]	; (8001c58 <HAL_RCC_ClockConfig+0x1bc>)
 8001c10:	689b      	ldr	r3, [r3, #8]
 8001c12:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	691b      	ldr	r3, [r3, #16]
 8001c1a:	00db      	lsls	r3, r3, #3
 8001c1c:	490e      	ldr	r1, [pc, #56]	; (8001c58 <HAL_RCC_ClockConfig+0x1bc>)
 8001c1e:	4313      	orrs	r3, r2
 8001c20:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001c22:	f000 f821 	bl	8001c68 <HAL_RCC_GetSysClockFreq>
 8001c26:	4602      	mov	r2, r0
 8001c28:	4b0b      	ldr	r3, [pc, #44]	; (8001c58 <HAL_RCC_ClockConfig+0x1bc>)
 8001c2a:	689b      	ldr	r3, [r3, #8]
 8001c2c:	091b      	lsrs	r3, r3, #4
 8001c2e:	f003 030f 	and.w	r3, r3, #15
 8001c32:	490a      	ldr	r1, [pc, #40]	; (8001c5c <HAL_RCC_ClockConfig+0x1c0>)
 8001c34:	5ccb      	ldrb	r3, [r1, r3]
 8001c36:	fa22 f303 	lsr.w	r3, r2, r3
 8001c3a:	4a09      	ldr	r2, [pc, #36]	; (8001c60 <HAL_RCC_ClockConfig+0x1c4>)
 8001c3c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001c3e:	4b09      	ldr	r3, [pc, #36]	; (8001c64 <HAL_RCC_ClockConfig+0x1c8>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	4618      	mov	r0, r3
 8001c44:	f7ff f830 	bl	8000ca8 <HAL_InitTick>

  return HAL_OK;
 8001c48:	2300      	movs	r3, #0
}
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	3710      	adds	r7, #16
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}
 8001c52:	bf00      	nop
 8001c54:	40023c00 	.word	0x40023c00
 8001c58:	40023800 	.word	0x40023800
 8001c5c:	08004a1c 	.word	0x08004a1c
 8001c60:	20000000 	.word	0x20000000
 8001c64:	20000004 	.word	0x20000004

08001c68 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c68:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001c6c:	b084      	sub	sp, #16
 8001c6e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001c70:	2300      	movs	r3, #0
 8001c72:	607b      	str	r3, [r7, #4]
 8001c74:	2300      	movs	r3, #0
 8001c76:	60fb      	str	r3, [r7, #12]
 8001c78:	2300      	movs	r3, #0
 8001c7a:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001c80:	4b67      	ldr	r3, [pc, #412]	; (8001e20 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001c82:	689b      	ldr	r3, [r3, #8]
 8001c84:	f003 030c 	and.w	r3, r3, #12
 8001c88:	2b08      	cmp	r3, #8
 8001c8a:	d00d      	beq.n	8001ca8 <HAL_RCC_GetSysClockFreq+0x40>
 8001c8c:	2b08      	cmp	r3, #8
 8001c8e:	f200 80bd 	bhi.w	8001e0c <HAL_RCC_GetSysClockFreq+0x1a4>
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d002      	beq.n	8001c9c <HAL_RCC_GetSysClockFreq+0x34>
 8001c96:	2b04      	cmp	r3, #4
 8001c98:	d003      	beq.n	8001ca2 <HAL_RCC_GetSysClockFreq+0x3a>
 8001c9a:	e0b7      	b.n	8001e0c <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001c9c:	4b61      	ldr	r3, [pc, #388]	; (8001e24 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8001c9e:	60bb      	str	r3, [r7, #8]
       break;
 8001ca0:	e0b7      	b.n	8001e12 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001ca2:	4b61      	ldr	r3, [pc, #388]	; (8001e28 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8001ca4:	60bb      	str	r3, [r7, #8]
      break;
 8001ca6:	e0b4      	b.n	8001e12 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001ca8:	4b5d      	ldr	r3, [pc, #372]	; (8001e20 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001caa:	685b      	ldr	r3, [r3, #4]
 8001cac:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001cb0:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001cb2:	4b5b      	ldr	r3, [pc, #364]	; (8001e20 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001cb4:	685b      	ldr	r3, [r3, #4]
 8001cb6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d04d      	beq.n	8001d5a <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001cbe:	4b58      	ldr	r3, [pc, #352]	; (8001e20 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001cc0:	685b      	ldr	r3, [r3, #4]
 8001cc2:	099b      	lsrs	r3, r3, #6
 8001cc4:	461a      	mov	r2, r3
 8001cc6:	f04f 0300 	mov.w	r3, #0
 8001cca:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001cce:	f04f 0100 	mov.w	r1, #0
 8001cd2:	ea02 0800 	and.w	r8, r2, r0
 8001cd6:	ea03 0901 	and.w	r9, r3, r1
 8001cda:	4640      	mov	r0, r8
 8001cdc:	4649      	mov	r1, r9
 8001cde:	f04f 0200 	mov.w	r2, #0
 8001ce2:	f04f 0300 	mov.w	r3, #0
 8001ce6:	014b      	lsls	r3, r1, #5
 8001ce8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001cec:	0142      	lsls	r2, r0, #5
 8001cee:	4610      	mov	r0, r2
 8001cf0:	4619      	mov	r1, r3
 8001cf2:	ebb0 0008 	subs.w	r0, r0, r8
 8001cf6:	eb61 0109 	sbc.w	r1, r1, r9
 8001cfa:	f04f 0200 	mov.w	r2, #0
 8001cfe:	f04f 0300 	mov.w	r3, #0
 8001d02:	018b      	lsls	r3, r1, #6
 8001d04:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001d08:	0182      	lsls	r2, r0, #6
 8001d0a:	1a12      	subs	r2, r2, r0
 8001d0c:	eb63 0301 	sbc.w	r3, r3, r1
 8001d10:	f04f 0000 	mov.w	r0, #0
 8001d14:	f04f 0100 	mov.w	r1, #0
 8001d18:	00d9      	lsls	r1, r3, #3
 8001d1a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001d1e:	00d0      	lsls	r0, r2, #3
 8001d20:	4602      	mov	r2, r0
 8001d22:	460b      	mov	r3, r1
 8001d24:	eb12 0208 	adds.w	r2, r2, r8
 8001d28:	eb43 0309 	adc.w	r3, r3, r9
 8001d2c:	f04f 0000 	mov.w	r0, #0
 8001d30:	f04f 0100 	mov.w	r1, #0
 8001d34:	0259      	lsls	r1, r3, #9
 8001d36:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8001d3a:	0250      	lsls	r0, r2, #9
 8001d3c:	4602      	mov	r2, r0
 8001d3e:	460b      	mov	r3, r1
 8001d40:	4610      	mov	r0, r2
 8001d42:	4619      	mov	r1, r3
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	461a      	mov	r2, r3
 8001d48:	f04f 0300 	mov.w	r3, #0
 8001d4c:	f7fe fa90 	bl	8000270 <__aeabi_uldivmod>
 8001d50:	4602      	mov	r2, r0
 8001d52:	460b      	mov	r3, r1
 8001d54:	4613      	mov	r3, r2
 8001d56:	60fb      	str	r3, [r7, #12]
 8001d58:	e04a      	b.n	8001df0 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d5a:	4b31      	ldr	r3, [pc, #196]	; (8001e20 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	099b      	lsrs	r3, r3, #6
 8001d60:	461a      	mov	r2, r3
 8001d62:	f04f 0300 	mov.w	r3, #0
 8001d66:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001d6a:	f04f 0100 	mov.w	r1, #0
 8001d6e:	ea02 0400 	and.w	r4, r2, r0
 8001d72:	ea03 0501 	and.w	r5, r3, r1
 8001d76:	4620      	mov	r0, r4
 8001d78:	4629      	mov	r1, r5
 8001d7a:	f04f 0200 	mov.w	r2, #0
 8001d7e:	f04f 0300 	mov.w	r3, #0
 8001d82:	014b      	lsls	r3, r1, #5
 8001d84:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001d88:	0142      	lsls	r2, r0, #5
 8001d8a:	4610      	mov	r0, r2
 8001d8c:	4619      	mov	r1, r3
 8001d8e:	1b00      	subs	r0, r0, r4
 8001d90:	eb61 0105 	sbc.w	r1, r1, r5
 8001d94:	f04f 0200 	mov.w	r2, #0
 8001d98:	f04f 0300 	mov.w	r3, #0
 8001d9c:	018b      	lsls	r3, r1, #6
 8001d9e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001da2:	0182      	lsls	r2, r0, #6
 8001da4:	1a12      	subs	r2, r2, r0
 8001da6:	eb63 0301 	sbc.w	r3, r3, r1
 8001daa:	f04f 0000 	mov.w	r0, #0
 8001dae:	f04f 0100 	mov.w	r1, #0
 8001db2:	00d9      	lsls	r1, r3, #3
 8001db4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001db8:	00d0      	lsls	r0, r2, #3
 8001dba:	4602      	mov	r2, r0
 8001dbc:	460b      	mov	r3, r1
 8001dbe:	1912      	adds	r2, r2, r4
 8001dc0:	eb45 0303 	adc.w	r3, r5, r3
 8001dc4:	f04f 0000 	mov.w	r0, #0
 8001dc8:	f04f 0100 	mov.w	r1, #0
 8001dcc:	0299      	lsls	r1, r3, #10
 8001dce:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001dd2:	0290      	lsls	r0, r2, #10
 8001dd4:	4602      	mov	r2, r0
 8001dd6:	460b      	mov	r3, r1
 8001dd8:	4610      	mov	r0, r2
 8001dda:	4619      	mov	r1, r3
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	461a      	mov	r2, r3
 8001de0:	f04f 0300 	mov.w	r3, #0
 8001de4:	f7fe fa44 	bl	8000270 <__aeabi_uldivmod>
 8001de8:	4602      	mov	r2, r0
 8001dea:	460b      	mov	r3, r1
 8001dec:	4613      	mov	r3, r2
 8001dee:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001df0:	4b0b      	ldr	r3, [pc, #44]	; (8001e20 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	0c1b      	lsrs	r3, r3, #16
 8001df6:	f003 0303 	and.w	r3, r3, #3
 8001dfa:	3301      	adds	r3, #1
 8001dfc:	005b      	lsls	r3, r3, #1
 8001dfe:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001e00:	68fa      	ldr	r2, [r7, #12]
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e08:	60bb      	str	r3, [r7, #8]
      break;
 8001e0a:	e002      	b.n	8001e12 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001e0c:	4b05      	ldr	r3, [pc, #20]	; (8001e24 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8001e0e:	60bb      	str	r3, [r7, #8]
      break;
 8001e10:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e12:	68bb      	ldr	r3, [r7, #8]
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	3710      	adds	r7, #16
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001e1e:	bf00      	nop
 8001e20:	40023800 	.word	0x40023800
 8001e24:	00f42400 	.word	0x00f42400
 8001e28:	007a1200 	.word	0x007a1200

08001e2c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e30:	4b03      	ldr	r3, [pc, #12]	; (8001e40 <HAL_RCC_GetHCLKFreq+0x14>)
 8001e32:	681b      	ldr	r3, [r3, #0]
}
 8001e34:	4618      	mov	r0, r3
 8001e36:	46bd      	mov	sp, r7
 8001e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3c:	4770      	bx	lr
 8001e3e:	bf00      	nop
 8001e40:	20000000 	.word	0x20000000

08001e44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001e48:	f7ff fff0 	bl	8001e2c <HAL_RCC_GetHCLKFreq>
 8001e4c:	4602      	mov	r2, r0
 8001e4e:	4b05      	ldr	r3, [pc, #20]	; (8001e64 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001e50:	689b      	ldr	r3, [r3, #8]
 8001e52:	0a9b      	lsrs	r3, r3, #10
 8001e54:	f003 0307 	and.w	r3, r3, #7
 8001e58:	4903      	ldr	r1, [pc, #12]	; (8001e68 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e5a:	5ccb      	ldrb	r3, [r1, r3]
 8001e5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e60:	4618      	mov	r0, r3
 8001e62:	bd80      	pop	{r7, pc}
 8001e64:	40023800 	.word	0x40023800
 8001e68:	08004a2c 	.word	0x08004a2c

08001e6c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001e70:	f7ff ffdc 	bl	8001e2c <HAL_RCC_GetHCLKFreq>
 8001e74:	4602      	mov	r2, r0
 8001e76:	4b05      	ldr	r3, [pc, #20]	; (8001e8c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001e78:	689b      	ldr	r3, [r3, #8]
 8001e7a:	0b5b      	lsrs	r3, r3, #13
 8001e7c:	f003 0307 	and.w	r3, r3, #7
 8001e80:	4903      	ldr	r1, [pc, #12]	; (8001e90 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e82:	5ccb      	ldrb	r3, [r1, r3]
 8001e84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e88:	4618      	mov	r0, r3
 8001e8a:	bd80      	pop	{r7, pc}
 8001e8c:	40023800 	.word	0x40023800
 8001e90:	08004a2c 	.word	0x08004a2c

08001e94 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b083      	sub	sp, #12
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
 8001e9c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	220f      	movs	r2, #15
 8001ea2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001ea4:	4b12      	ldr	r3, [pc, #72]	; (8001ef0 <HAL_RCC_GetClockConfig+0x5c>)
 8001ea6:	689b      	ldr	r3, [r3, #8]
 8001ea8:	f003 0203 	and.w	r2, r3, #3
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001eb0:	4b0f      	ldr	r3, [pc, #60]	; (8001ef0 <HAL_RCC_GetClockConfig+0x5c>)
 8001eb2:	689b      	ldr	r3, [r3, #8]
 8001eb4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001ebc:	4b0c      	ldr	r3, [pc, #48]	; (8001ef0 <HAL_RCC_GetClockConfig+0x5c>)
 8001ebe:	689b      	ldr	r3, [r3, #8]
 8001ec0:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001ec8:	4b09      	ldr	r3, [pc, #36]	; (8001ef0 <HAL_RCC_GetClockConfig+0x5c>)
 8001eca:	689b      	ldr	r3, [r3, #8]
 8001ecc:	08db      	lsrs	r3, r3, #3
 8001ece:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001ed6:	4b07      	ldr	r3, [pc, #28]	; (8001ef4 <HAL_RCC_GetClockConfig+0x60>)
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f003 0207 	and.w	r2, r3, #7
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	601a      	str	r2, [r3, #0]
}
 8001ee2:	bf00      	nop
 8001ee4:	370c      	adds	r7, #12
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eec:	4770      	bx	lr
 8001eee:	bf00      	nop
 8001ef0:	40023800 	.word	0x40023800
 8001ef4:	40023c00 	.word	0x40023c00

08001ef8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b082      	sub	sp, #8
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d101      	bne.n	8001f0a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001f06:	2301      	movs	r3, #1
 8001f08:	e041      	b.n	8001f8e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f10:	b2db      	uxtb	r3, r3
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d106      	bne.n	8001f24 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2200      	movs	r2, #0
 8001f1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001f1e:	6878      	ldr	r0, [r7, #4]
 8001f20:	f000 f839 	bl	8001f96 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2202      	movs	r2, #2
 8001f28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681a      	ldr	r2, [r3, #0]
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	3304      	adds	r3, #4
 8001f34:	4619      	mov	r1, r3
 8001f36:	4610      	mov	r0, r2
 8001f38:	f000 f9d8 	bl	80022ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	2201      	movs	r2, #1
 8001f40:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2201      	movs	r2, #1
 8001f48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2201      	movs	r2, #1
 8001f50:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2201      	movs	r2, #1
 8001f58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	2201      	movs	r2, #1
 8001f60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2201      	movs	r2, #1
 8001f68:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2201      	movs	r2, #1
 8001f70:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2201      	movs	r2, #1
 8001f78:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2201      	movs	r2, #1
 8001f80:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	2201      	movs	r2, #1
 8001f88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001f8c:	2300      	movs	r3, #0
}
 8001f8e:	4618      	mov	r0, r3
 8001f90:	3708      	adds	r7, #8
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}

08001f96 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001f96:	b480      	push	{r7}
 8001f98:	b083      	sub	sp, #12
 8001f9a:	af00      	add	r7, sp, #0
 8001f9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001f9e:	bf00      	nop
 8001fa0:	370c      	adds	r7, #12
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa8:	4770      	bx	lr
	...

08001fac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001fac:	b480      	push	{r7}
 8001fae:	b085      	sub	sp, #20
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001fba:	b2db      	uxtb	r3, r3
 8001fbc:	2b01      	cmp	r3, #1
 8001fbe:	d001      	beq.n	8001fc4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001fc0:	2301      	movs	r3, #1
 8001fc2:	e04e      	b.n	8002062 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2202      	movs	r2, #2
 8001fc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	68da      	ldr	r2, [r3, #12]
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f042 0201 	orr.w	r2, r2, #1
 8001fda:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a23      	ldr	r2, [pc, #140]	; (8002070 <HAL_TIM_Base_Start_IT+0xc4>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d022      	beq.n	800202c <HAL_TIM_Base_Start_IT+0x80>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fee:	d01d      	beq.n	800202c <HAL_TIM_Base_Start_IT+0x80>
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	4a1f      	ldr	r2, [pc, #124]	; (8002074 <HAL_TIM_Base_Start_IT+0xc8>)
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d018      	beq.n	800202c <HAL_TIM_Base_Start_IT+0x80>
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4a1e      	ldr	r2, [pc, #120]	; (8002078 <HAL_TIM_Base_Start_IT+0xcc>)
 8002000:	4293      	cmp	r3, r2
 8002002:	d013      	beq.n	800202c <HAL_TIM_Base_Start_IT+0x80>
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4a1c      	ldr	r2, [pc, #112]	; (800207c <HAL_TIM_Base_Start_IT+0xd0>)
 800200a:	4293      	cmp	r3, r2
 800200c:	d00e      	beq.n	800202c <HAL_TIM_Base_Start_IT+0x80>
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	4a1b      	ldr	r2, [pc, #108]	; (8002080 <HAL_TIM_Base_Start_IT+0xd4>)
 8002014:	4293      	cmp	r3, r2
 8002016:	d009      	beq.n	800202c <HAL_TIM_Base_Start_IT+0x80>
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	4a19      	ldr	r2, [pc, #100]	; (8002084 <HAL_TIM_Base_Start_IT+0xd8>)
 800201e:	4293      	cmp	r3, r2
 8002020:	d004      	beq.n	800202c <HAL_TIM_Base_Start_IT+0x80>
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	4a18      	ldr	r2, [pc, #96]	; (8002088 <HAL_TIM_Base_Start_IT+0xdc>)
 8002028:	4293      	cmp	r3, r2
 800202a:	d111      	bne.n	8002050 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	689b      	ldr	r3, [r3, #8]
 8002032:	f003 0307 	and.w	r3, r3, #7
 8002036:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	2b06      	cmp	r3, #6
 800203c:	d010      	beq.n	8002060 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	681a      	ldr	r2, [r3, #0]
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f042 0201 	orr.w	r2, r2, #1
 800204c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800204e:	e007      	b.n	8002060 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	681a      	ldr	r2, [r3, #0]
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f042 0201 	orr.w	r2, r2, #1
 800205e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002060:	2300      	movs	r3, #0
}
 8002062:	4618      	mov	r0, r3
 8002064:	3714      	adds	r7, #20
 8002066:	46bd      	mov	sp, r7
 8002068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206c:	4770      	bx	lr
 800206e:	bf00      	nop
 8002070:	40010000 	.word	0x40010000
 8002074:	40000400 	.word	0x40000400
 8002078:	40000800 	.word	0x40000800
 800207c:	40000c00 	.word	0x40000c00
 8002080:	40010400 	.word	0x40010400
 8002084:	40014000 	.word	0x40014000
 8002088:	40001800 	.word	0x40001800

0800208c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b082      	sub	sp, #8
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	691b      	ldr	r3, [r3, #16]
 800209a:	f003 0302 	and.w	r3, r3, #2
 800209e:	2b02      	cmp	r3, #2
 80020a0:	d122      	bne.n	80020e8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	68db      	ldr	r3, [r3, #12]
 80020a8:	f003 0302 	and.w	r3, r3, #2
 80020ac:	2b02      	cmp	r3, #2
 80020ae:	d11b      	bne.n	80020e8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f06f 0202 	mvn.w	r2, #2
 80020b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	2201      	movs	r2, #1
 80020be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	699b      	ldr	r3, [r3, #24]
 80020c6:	f003 0303 	and.w	r3, r3, #3
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d003      	beq.n	80020d6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80020ce:	6878      	ldr	r0, [r7, #4]
 80020d0:	f000 f8ee 	bl	80022b0 <HAL_TIM_IC_CaptureCallback>
 80020d4:	e005      	b.n	80020e2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80020d6:	6878      	ldr	r0, [r7, #4]
 80020d8:	f000 f8e0 	bl	800229c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020dc:	6878      	ldr	r0, [r7, #4]
 80020de:	f000 f8f1 	bl	80022c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	2200      	movs	r2, #0
 80020e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	691b      	ldr	r3, [r3, #16]
 80020ee:	f003 0304 	and.w	r3, r3, #4
 80020f2:	2b04      	cmp	r3, #4
 80020f4:	d122      	bne.n	800213c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	68db      	ldr	r3, [r3, #12]
 80020fc:	f003 0304 	and.w	r3, r3, #4
 8002100:	2b04      	cmp	r3, #4
 8002102:	d11b      	bne.n	800213c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f06f 0204 	mvn.w	r2, #4
 800210c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	2202      	movs	r2, #2
 8002112:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	699b      	ldr	r3, [r3, #24]
 800211a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800211e:	2b00      	cmp	r3, #0
 8002120:	d003      	beq.n	800212a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002122:	6878      	ldr	r0, [r7, #4]
 8002124:	f000 f8c4 	bl	80022b0 <HAL_TIM_IC_CaptureCallback>
 8002128:	e005      	b.n	8002136 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800212a:	6878      	ldr	r0, [r7, #4]
 800212c:	f000 f8b6 	bl	800229c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002130:	6878      	ldr	r0, [r7, #4]
 8002132:	f000 f8c7 	bl	80022c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	2200      	movs	r2, #0
 800213a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	691b      	ldr	r3, [r3, #16]
 8002142:	f003 0308 	and.w	r3, r3, #8
 8002146:	2b08      	cmp	r3, #8
 8002148:	d122      	bne.n	8002190 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	68db      	ldr	r3, [r3, #12]
 8002150:	f003 0308 	and.w	r3, r3, #8
 8002154:	2b08      	cmp	r3, #8
 8002156:	d11b      	bne.n	8002190 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f06f 0208 	mvn.w	r2, #8
 8002160:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2204      	movs	r2, #4
 8002166:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	69db      	ldr	r3, [r3, #28]
 800216e:	f003 0303 	and.w	r3, r3, #3
 8002172:	2b00      	cmp	r3, #0
 8002174:	d003      	beq.n	800217e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002176:	6878      	ldr	r0, [r7, #4]
 8002178:	f000 f89a 	bl	80022b0 <HAL_TIM_IC_CaptureCallback>
 800217c:	e005      	b.n	800218a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800217e:	6878      	ldr	r0, [r7, #4]
 8002180:	f000 f88c 	bl	800229c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002184:	6878      	ldr	r0, [r7, #4]
 8002186:	f000 f89d 	bl	80022c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2200      	movs	r2, #0
 800218e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	691b      	ldr	r3, [r3, #16]
 8002196:	f003 0310 	and.w	r3, r3, #16
 800219a:	2b10      	cmp	r3, #16
 800219c:	d122      	bne.n	80021e4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	68db      	ldr	r3, [r3, #12]
 80021a4:	f003 0310 	and.w	r3, r3, #16
 80021a8:	2b10      	cmp	r3, #16
 80021aa:	d11b      	bne.n	80021e4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f06f 0210 	mvn.w	r2, #16
 80021b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	2208      	movs	r2, #8
 80021ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	69db      	ldr	r3, [r3, #28]
 80021c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d003      	beq.n	80021d2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80021ca:	6878      	ldr	r0, [r7, #4]
 80021cc:	f000 f870 	bl	80022b0 <HAL_TIM_IC_CaptureCallback>
 80021d0:	e005      	b.n	80021de <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80021d2:	6878      	ldr	r0, [r7, #4]
 80021d4:	f000 f862 	bl	800229c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021d8:	6878      	ldr	r0, [r7, #4]
 80021da:	f000 f873 	bl	80022c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	2200      	movs	r2, #0
 80021e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	691b      	ldr	r3, [r3, #16]
 80021ea:	f003 0301 	and.w	r3, r3, #1
 80021ee:	2b01      	cmp	r3, #1
 80021f0:	d10e      	bne.n	8002210 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	68db      	ldr	r3, [r3, #12]
 80021f8:	f003 0301 	and.w	r3, r3, #1
 80021fc:	2b01      	cmp	r3, #1
 80021fe:	d107      	bne.n	8002210 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f06f 0201 	mvn.w	r2, #1
 8002208:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800220a:	6878      	ldr	r0, [r7, #4]
 800220c:	f7fe fc50 	bl	8000ab0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	691b      	ldr	r3, [r3, #16]
 8002216:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800221a:	2b80      	cmp	r3, #128	; 0x80
 800221c:	d10e      	bne.n	800223c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	68db      	ldr	r3, [r3, #12]
 8002224:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002228:	2b80      	cmp	r3, #128	; 0x80
 800222a:	d107      	bne.n	800223c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002234:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002236:	6878      	ldr	r0, [r7, #4]
 8002238:	f000 f902 	bl	8002440 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	691b      	ldr	r3, [r3, #16]
 8002242:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002246:	2b40      	cmp	r3, #64	; 0x40
 8002248:	d10e      	bne.n	8002268 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	68db      	ldr	r3, [r3, #12]
 8002250:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002254:	2b40      	cmp	r3, #64	; 0x40
 8002256:	d107      	bne.n	8002268 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002260:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002262:	6878      	ldr	r0, [r7, #4]
 8002264:	f000 f838 	bl	80022d8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	691b      	ldr	r3, [r3, #16]
 800226e:	f003 0320 	and.w	r3, r3, #32
 8002272:	2b20      	cmp	r3, #32
 8002274:	d10e      	bne.n	8002294 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	68db      	ldr	r3, [r3, #12]
 800227c:	f003 0320 	and.w	r3, r3, #32
 8002280:	2b20      	cmp	r3, #32
 8002282:	d107      	bne.n	8002294 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f06f 0220 	mvn.w	r2, #32
 800228c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800228e:	6878      	ldr	r0, [r7, #4]
 8002290:	f000 f8cc 	bl	800242c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002294:	bf00      	nop
 8002296:	3708      	adds	r7, #8
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}

0800229c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800229c:	b480      	push	{r7}
 800229e:	b083      	sub	sp, #12
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80022a4:	bf00      	nop
 80022a6:	370c      	adds	r7, #12
 80022a8:	46bd      	mov	sp, r7
 80022aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ae:	4770      	bx	lr

080022b0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b083      	sub	sp, #12
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80022b8:	bf00      	nop
 80022ba:	370c      	adds	r7, #12
 80022bc:	46bd      	mov	sp, r7
 80022be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c2:	4770      	bx	lr

080022c4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80022c4:	b480      	push	{r7}
 80022c6:	b083      	sub	sp, #12
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80022cc:	bf00      	nop
 80022ce:	370c      	adds	r7, #12
 80022d0:	46bd      	mov	sp, r7
 80022d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d6:	4770      	bx	lr

080022d8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80022d8:	b480      	push	{r7}
 80022da:	b083      	sub	sp, #12
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80022e0:	bf00      	nop
 80022e2:	370c      	adds	r7, #12
 80022e4:	46bd      	mov	sp, r7
 80022e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ea:	4770      	bx	lr

080022ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80022ec:	b480      	push	{r7}
 80022ee:	b085      	sub	sp, #20
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
 80022f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	4a40      	ldr	r2, [pc, #256]	; (8002400 <TIM_Base_SetConfig+0x114>)
 8002300:	4293      	cmp	r3, r2
 8002302:	d013      	beq.n	800232c <TIM_Base_SetConfig+0x40>
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800230a:	d00f      	beq.n	800232c <TIM_Base_SetConfig+0x40>
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	4a3d      	ldr	r2, [pc, #244]	; (8002404 <TIM_Base_SetConfig+0x118>)
 8002310:	4293      	cmp	r3, r2
 8002312:	d00b      	beq.n	800232c <TIM_Base_SetConfig+0x40>
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	4a3c      	ldr	r2, [pc, #240]	; (8002408 <TIM_Base_SetConfig+0x11c>)
 8002318:	4293      	cmp	r3, r2
 800231a:	d007      	beq.n	800232c <TIM_Base_SetConfig+0x40>
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	4a3b      	ldr	r2, [pc, #236]	; (800240c <TIM_Base_SetConfig+0x120>)
 8002320:	4293      	cmp	r3, r2
 8002322:	d003      	beq.n	800232c <TIM_Base_SetConfig+0x40>
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	4a3a      	ldr	r2, [pc, #232]	; (8002410 <TIM_Base_SetConfig+0x124>)
 8002328:	4293      	cmp	r3, r2
 800232a:	d108      	bne.n	800233e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002332:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	68fa      	ldr	r2, [r7, #12]
 800233a:	4313      	orrs	r3, r2
 800233c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	4a2f      	ldr	r2, [pc, #188]	; (8002400 <TIM_Base_SetConfig+0x114>)
 8002342:	4293      	cmp	r3, r2
 8002344:	d02b      	beq.n	800239e <TIM_Base_SetConfig+0xb2>
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800234c:	d027      	beq.n	800239e <TIM_Base_SetConfig+0xb2>
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	4a2c      	ldr	r2, [pc, #176]	; (8002404 <TIM_Base_SetConfig+0x118>)
 8002352:	4293      	cmp	r3, r2
 8002354:	d023      	beq.n	800239e <TIM_Base_SetConfig+0xb2>
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	4a2b      	ldr	r2, [pc, #172]	; (8002408 <TIM_Base_SetConfig+0x11c>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d01f      	beq.n	800239e <TIM_Base_SetConfig+0xb2>
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	4a2a      	ldr	r2, [pc, #168]	; (800240c <TIM_Base_SetConfig+0x120>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d01b      	beq.n	800239e <TIM_Base_SetConfig+0xb2>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	4a29      	ldr	r2, [pc, #164]	; (8002410 <TIM_Base_SetConfig+0x124>)
 800236a:	4293      	cmp	r3, r2
 800236c:	d017      	beq.n	800239e <TIM_Base_SetConfig+0xb2>
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	4a28      	ldr	r2, [pc, #160]	; (8002414 <TIM_Base_SetConfig+0x128>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d013      	beq.n	800239e <TIM_Base_SetConfig+0xb2>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	4a27      	ldr	r2, [pc, #156]	; (8002418 <TIM_Base_SetConfig+0x12c>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d00f      	beq.n	800239e <TIM_Base_SetConfig+0xb2>
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	4a26      	ldr	r2, [pc, #152]	; (800241c <TIM_Base_SetConfig+0x130>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d00b      	beq.n	800239e <TIM_Base_SetConfig+0xb2>
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	4a25      	ldr	r2, [pc, #148]	; (8002420 <TIM_Base_SetConfig+0x134>)
 800238a:	4293      	cmp	r3, r2
 800238c:	d007      	beq.n	800239e <TIM_Base_SetConfig+0xb2>
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	4a24      	ldr	r2, [pc, #144]	; (8002424 <TIM_Base_SetConfig+0x138>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d003      	beq.n	800239e <TIM_Base_SetConfig+0xb2>
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	4a23      	ldr	r2, [pc, #140]	; (8002428 <TIM_Base_SetConfig+0x13c>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d108      	bne.n	80023b0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80023a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	68db      	ldr	r3, [r3, #12]
 80023aa:	68fa      	ldr	r2, [r7, #12]
 80023ac:	4313      	orrs	r3, r2
 80023ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	695b      	ldr	r3, [r3, #20]
 80023ba:	4313      	orrs	r3, r2
 80023bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	68fa      	ldr	r2, [r7, #12]
 80023c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	689a      	ldr	r2, [r3, #8]
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	681a      	ldr	r2, [r3, #0]
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	4a0a      	ldr	r2, [pc, #40]	; (8002400 <TIM_Base_SetConfig+0x114>)
 80023d8:	4293      	cmp	r3, r2
 80023da:	d003      	beq.n	80023e4 <TIM_Base_SetConfig+0xf8>
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	4a0c      	ldr	r2, [pc, #48]	; (8002410 <TIM_Base_SetConfig+0x124>)
 80023e0:	4293      	cmp	r3, r2
 80023e2:	d103      	bne.n	80023ec <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	691a      	ldr	r2, [r3, #16]
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2201      	movs	r2, #1
 80023f0:	615a      	str	r2, [r3, #20]
}
 80023f2:	bf00      	nop
 80023f4:	3714      	adds	r7, #20
 80023f6:	46bd      	mov	sp, r7
 80023f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fc:	4770      	bx	lr
 80023fe:	bf00      	nop
 8002400:	40010000 	.word	0x40010000
 8002404:	40000400 	.word	0x40000400
 8002408:	40000800 	.word	0x40000800
 800240c:	40000c00 	.word	0x40000c00
 8002410:	40010400 	.word	0x40010400
 8002414:	40014000 	.word	0x40014000
 8002418:	40014400 	.word	0x40014400
 800241c:	40014800 	.word	0x40014800
 8002420:	40001800 	.word	0x40001800
 8002424:	40001c00 	.word	0x40001c00
 8002428:	40002000 	.word	0x40002000

0800242c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800242c:	b480      	push	{r7}
 800242e:	b083      	sub	sp, #12
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002434:	bf00      	nop
 8002436:	370c      	adds	r7, #12
 8002438:	46bd      	mov	sp, r7
 800243a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243e:	4770      	bx	lr

08002440 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002440:	b480      	push	{r7}
 8002442:	b083      	sub	sp, #12
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002448:	bf00      	nop
 800244a:	370c      	adds	r7, #12
 800244c:	46bd      	mov	sp, r7
 800244e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002452:	4770      	bx	lr

08002454 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b082      	sub	sp, #8
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d101      	bne.n	8002466 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002462:	2301      	movs	r3, #1
 8002464:	e03f      	b.n	80024e6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800246c:	b2db      	uxtb	r3, r3
 800246e:	2b00      	cmp	r3, #0
 8002470:	d106      	bne.n	8002480 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2200      	movs	r2, #0
 8002476:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800247a:	6878      	ldr	r0, [r7, #4]
 800247c:	f7fe fb58 	bl	8000b30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2224      	movs	r2, #36	; 0x24
 8002484:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	68da      	ldr	r2, [r3, #12]
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002496:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002498:	6878      	ldr	r0, [r7, #4]
 800249a:	f000 fe7d 	bl	8003198 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	691a      	ldr	r2, [r3, #16]
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80024ac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	695a      	ldr	r2, [r3, #20]
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80024bc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	68da      	ldr	r2, [r3, #12]
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80024cc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	2200      	movs	r2, #0
 80024d2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2220      	movs	r2, #32
 80024d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2220      	movs	r2, #32
 80024e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80024e4:	2300      	movs	r3, #0
}
 80024e6:	4618      	mov	r0, r3
 80024e8:	3708      	adds	r7, #8
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}

080024ee <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80024ee:	b580      	push	{r7, lr}
 80024f0:	b08a      	sub	sp, #40	; 0x28
 80024f2:	af02      	add	r7, sp, #8
 80024f4:	60f8      	str	r0, [r7, #12]
 80024f6:	60b9      	str	r1, [r7, #8]
 80024f8:	603b      	str	r3, [r7, #0]
 80024fa:	4613      	mov	r3, r2
 80024fc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80024fe:	2300      	movs	r3, #0
 8002500:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002508:	b2db      	uxtb	r3, r3
 800250a:	2b20      	cmp	r3, #32
 800250c:	d17c      	bne.n	8002608 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800250e:	68bb      	ldr	r3, [r7, #8]
 8002510:	2b00      	cmp	r3, #0
 8002512:	d002      	beq.n	800251a <HAL_UART_Transmit+0x2c>
 8002514:	88fb      	ldrh	r3, [r7, #6]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d101      	bne.n	800251e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800251a:	2301      	movs	r3, #1
 800251c:	e075      	b.n	800260a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002524:	2b01      	cmp	r3, #1
 8002526:	d101      	bne.n	800252c <HAL_UART_Transmit+0x3e>
 8002528:	2302      	movs	r3, #2
 800252a:	e06e      	b.n	800260a <HAL_UART_Transmit+0x11c>
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	2201      	movs	r2, #1
 8002530:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	2200      	movs	r2, #0
 8002538:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	2221      	movs	r2, #33	; 0x21
 800253e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002542:	f7fe fcf3 	bl	8000f2c <HAL_GetTick>
 8002546:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	88fa      	ldrh	r2, [r7, #6]
 800254c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	88fa      	ldrh	r2, [r7, #6]
 8002552:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	689b      	ldr	r3, [r3, #8]
 8002558:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800255c:	d108      	bne.n	8002570 <HAL_UART_Transmit+0x82>
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	691b      	ldr	r3, [r3, #16]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d104      	bne.n	8002570 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002566:	2300      	movs	r3, #0
 8002568:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800256a:	68bb      	ldr	r3, [r7, #8]
 800256c:	61bb      	str	r3, [r7, #24]
 800256e:	e003      	b.n	8002578 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002570:	68bb      	ldr	r3, [r7, #8]
 8002572:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002574:	2300      	movs	r3, #0
 8002576:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	2200      	movs	r2, #0
 800257c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002580:	e02a      	b.n	80025d8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	9300      	str	r3, [sp, #0]
 8002586:	697b      	ldr	r3, [r7, #20]
 8002588:	2200      	movs	r2, #0
 800258a:	2180      	movs	r1, #128	; 0x80
 800258c:	68f8      	ldr	r0, [r7, #12]
 800258e:	f000 fbc1 	bl	8002d14 <UART_WaitOnFlagUntilTimeout>
 8002592:	4603      	mov	r3, r0
 8002594:	2b00      	cmp	r3, #0
 8002596:	d001      	beq.n	800259c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002598:	2303      	movs	r3, #3
 800259a:	e036      	b.n	800260a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800259c:	69fb      	ldr	r3, [r7, #28]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d10b      	bne.n	80025ba <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80025a2:	69bb      	ldr	r3, [r7, #24]
 80025a4:	881b      	ldrh	r3, [r3, #0]
 80025a6:	461a      	mov	r2, r3
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80025b0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80025b2:	69bb      	ldr	r3, [r7, #24]
 80025b4:	3302      	adds	r3, #2
 80025b6:	61bb      	str	r3, [r7, #24]
 80025b8:	e007      	b.n	80025ca <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80025ba:	69fb      	ldr	r3, [r7, #28]
 80025bc:	781a      	ldrb	r2, [r3, #0]
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80025c4:	69fb      	ldr	r3, [r7, #28]
 80025c6:	3301      	adds	r3, #1
 80025c8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80025ce:	b29b      	uxth	r3, r3
 80025d0:	3b01      	subs	r3, #1
 80025d2:	b29a      	uxth	r2, r3
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80025dc:	b29b      	uxth	r3, r3
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d1cf      	bne.n	8002582 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	9300      	str	r3, [sp, #0]
 80025e6:	697b      	ldr	r3, [r7, #20]
 80025e8:	2200      	movs	r2, #0
 80025ea:	2140      	movs	r1, #64	; 0x40
 80025ec:	68f8      	ldr	r0, [r7, #12]
 80025ee:	f000 fb91 	bl	8002d14 <UART_WaitOnFlagUntilTimeout>
 80025f2:	4603      	mov	r3, r0
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d001      	beq.n	80025fc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80025f8:	2303      	movs	r3, #3
 80025fa:	e006      	b.n	800260a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	2220      	movs	r2, #32
 8002600:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002604:	2300      	movs	r3, #0
 8002606:	e000      	b.n	800260a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002608:	2302      	movs	r3, #2
  }
}
 800260a:	4618      	mov	r0, r3
 800260c:	3720      	adds	r7, #32
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}

08002612 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002612:	b580      	push	{r7, lr}
 8002614:	b08a      	sub	sp, #40	; 0x28
 8002616:	af02      	add	r7, sp, #8
 8002618:	60f8      	str	r0, [r7, #12]
 800261a:	60b9      	str	r1, [r7, #8]
 800261c:	603b      	str	r3, [r7, #0]
 800261e:	4613      	mov	r3, r2
 8002620:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002622:	2300      	movs	r3, #0
 8002624:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800262c:	b2db      	uxtb	r3, r3
 800262e:	2b20      	cmp	r3, #32
 8002630:	f040 808c 	bne.w	800274c <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002634:	68bb      	ldr	r3, [r7, #8]
 8002636:	2b00      	cmp	r3, #0
 8002638:	d002      	beq.n	8002640 <HAL_UART_Receive+0x2e>
 800263a:	88fb      	ldrh	r3, [r7, #6]
 800263c:	2b00      	cmp	r3, #0
 800263e:	d101      	bne.n	8002644 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002640:	2301      	movs	r3, #1
 8002642:	e084      	b.n	800274e <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800264a:	2b01      	cmp	r3, #1
 800264c:	d101      	bne.n	8002652 <HAL_UART_Receive+0x40>
 800264e:	2302      	movs	r3, #2
 8002650:	e07d      	b.n	800274e <HAL_UART_Receive+0x13c>
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	2201      	movs	r2, #1
 8002656:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	2200      	movs	r2, #0
 800265e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	2222      	movs	r2, #34	; 0x22
 8002664:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	2200      	movs	r2, #0
 800266c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800266e:	f7fe fc5d 	bl	8000f2c <HAL_GetTick>
 8002672:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	88fa      	ldrh	r2, [r7, #6]
 8002678:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	88fa      	ldrh	r2, [r7, #6]
 800267e:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	689b      	ldr	r3, [r3, #8]
 8002684:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002688:	d108      	bne.n	800269c <HAL_UART_Receive+0x8a>
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	691b      	ldr	r3, [r3, #16]
 800268e:	2b00      	cmp	r3, #0
 8002690:	d104      	bne.n	800269c <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8002692:	2300      	movs	r3, #0
 8002694:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002696:	68bb      	ldr	r3, [r7, #8]
 8002698:	61bb      	str	r3, [r7, #24]
 800269a:	e003      	b.n	80026a4 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 800269c:	68bb      	ldr	r3, [r7, #8]
 800269e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80026a0:	2300      	movs	r3, #0
 80026a2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	2200      	movs	r2, #0
 80026a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80026ac:	e043      	b.n	8002736 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80026ae:	683b      	ldr	r3, [r7, #0]
 80026b0:	9300      	str	r3, [sp, #0]
 80026b2:	697b      	ldr	r3, [r7, #20]
 80026b4:	2200      	movs	r2, #0
 80026b6:	2120      	movs	r1, #32
 80026b8:	68f8      	ldr	r0, [r7, #12]
 80026ba:	f000 fb2b 	bl	8002d14 <UART_WaitOnFlagUntilTimeout>
 80026be:	4603      	mov	r3, r0
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d001      	beq.n	80026c8 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 80026c4:	2303      	movs	r3, #3
 80026c6:	e042      	b.n	800274e <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 80026c8:	69fb      	ldr	r3, [r7, #28]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d10c      	bne.n	80026e8 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	b29b      	uxth	r3, r3
 80026d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026da:	b29a      	uxth	r2, r3
 80026dc:	69bb      	ldr	r3, [r7, #24]
 80026de:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80026e0:	69bb      	ldr	r3, [r7, #24]
 80026e2:	3302      	adds	r3, #2
 80026e4:	61bb      	str	r3, [r7, #24]
 80026e6:	e01f      	b.n	8002728 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	689b      	ldr	r3, [r3, #8]
 80026ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026f0:	d007      	beq.n	8002702 <HAL_UART_Receive+0xf0>
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	689b      	ldr	r3, [r3, #8]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d10a      	bne.n	8002710 <HAL_UART_Receive+0xfe>
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	691b      	ldr	r3, [r3, #16]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d106      	bne.n	8002710 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	b2da      	uxtb	r2, r3
 800270a:	69fb      	ldr	r3, [r7, #28]
 800270c:	701a      	strb	r2, [r3, #0]
 800270e:	e008      	b.n	8002722 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	b2db      	uxtb	r3, r3
 8002718:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800271c:	b2da      	uxtb	r2, r3
 800271e:	69fb      	ldr	r3, [r7, #28]
 8002720:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8002722:	69fb      	ldr	r3, [r7, #28]
 8002724:	3301      	adds	r3, #1
 8002726:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800272c:	b29b      	uxth	r3, r3
 800272e:	3b01      	subs	r3, #1
 8002730:	b29a      	uxth	r2, r3
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800273a:	b29b      	uxth	r3, r3
 800273c:	2b00      	cmp	r3, #0
 800273e:	d1b6      	bne.n	80026ae <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	2220      	movs	r2, #32
 8002744:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8002748:	2300      	movs	r3, #0
 800274a:	e000      	b.n	800274e <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 800274c:	2302      	movs	r3, #2
  }
}
 800274e:	4618      	mov	r0, r3
 8002750:	3720      	adds	r7, #32
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}

08002756 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002756:	b580      	push	{r7, lr}
 8002758:	b084      	sub	sp, #16
 800275a:	af00      	add	r7, sp, #0
 800275c:	60f8      	str	r0, [r7, #12]
 800275e:	60b9      	str	r1, [r7, #8]
 8002760:	4613      	mov	r3, r2
 8002762:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800276a:	b2db      	uxtb	r3, r3
 800276c:	2b20      	cmp	r3, #32
 800276e:	d11d      	bne.n	80027ac <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8002770:	68bb      	ldr	r3, [r7, #8]
 8002772:	2b00      	cmp	r3, #0
 8002774:	d002      	beq.n	800277c <HAL_UART_Receive_IT+0x26>
 8002776:	88fb      	ldrh	r3, [r7, #6]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d101      	bne.n	8002780 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800277c:	2301      	movs	r3, #1
 800277e:	e016      	b.n	80027ae <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002786:	2b01      	cmp	r3, #1
 8002788:	d101      	bne.n	800278e <HAL_UART_Receive_IT+0x38>
 800278a:	2302      	movs	r3, #2
 800278c:	e00f      	b.n	80027ae <HAL_UART_Receive_IT+0x58>
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	2201      	movs	r2, #1
 8002792:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	2200      	movs	r2, #0
 800279a:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800279c:	88fb      	ldrh	r3, [r7, #6]
 800279e:	461a      	mov	r2, r3
 80027a0:	68b9      	ldr	r1, [r7, #8]
 80027a2:	68f8      	ldr	r0, [r7, #12]
 80027a4:	f000 fb24 	bl	8002df0 <UART_Start_Receive_IT>
 80027a8:	4603      	mov	r3, r0
 80027aa:	e000      	b.n	80027ae <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80027ac:	2302      	movs	r3, #2
  }
}
 80027ae:	4618      	mov	r0, r3
 80027b0:	3710      	adds	r7, #16
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bd80      	pop	{r7, pc}
	...

080027b8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b0ba      	sub	sp, #232	; 0xe8
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	68db      	ldr	r3, [r3, #12]
 80027d0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	695b      	ldr	r3, [r3, #20]
 80027da:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80027de:	2300      	movs	r3, #0
 80027e0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80027e4:	2300      	movs	r3, #0
 80027e6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80027ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80027ee:	f003 030f 	and.w	r3, r3, #15
 80027f2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80027f6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d10f      	bne.n	800281e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80027fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002802:	f003 0320 	and.w	r3, r3, #32
 8002806:	2b00      	cmp	r3, #0
 8002808:	d009      	beq.n	800281e <HAL_UART_IRQHandler+0x66>
 800280a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800280e:	f003 0320 	and.w	r3, r3, #32
 8002812:	2b00      	cmp	r3, #0
 8002814:	d003      	beq.n	800281e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002816:	6878      	ldr	r0, [r7, #4]
 8002818:	f000 fc03 	bl	8003022 <UART_Receive_IT>
      return;
 800281c:	e256      	b.n	8002ccc <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800281e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002822:	2b00      	cmp	r3, #0
 8002824:	f000 80de 	beq.w	80029e4 <HAL_UART_IRQHandler+0x22c>
 8002828:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800282c:	f003 0301 	and.w	r3, r3, #1
 8002830:	2b00      	cmp	r3, #0
 8002832:	d106      	bne.n	8002842 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002834:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002838:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800283c:	2b00      	cmp	r3, #0
 800283e:	f000 80d1 	beq.w	80029e4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002842:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002846:	f003 0301 	and.w	r3, r3, #1
 800284a:	2b00      	cmp	r3, #0
 800284c:	d00b      	beq.n	8002866 <HAL_UART_IRQHandler+0xae>
 800284e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002852:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002856:	2b00      	cmp	r3, #0
 8002858:	d005      	beq.n	8002866 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800285e:	f043 0201 	orr.w	r2, r3, #1
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002866:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800286a:	f003 0304 	and.w	r3, r3, #4
 800286e:	2b00      	cmp	r3, #0
 8002870:	d00b      	beq.n	800288a <HAL_UART_IRQHandler+0xd2>
 8002872:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002876:	f003 0301 	and.w	r3, r3, #1
 800287a:	2b00      	cmp	r3, #0
 800287c:	d005      	beq.n	800288a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002882:	f043 0202 	orr.w	r2, r3, #2
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800288a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800288e:	f003 0302 	and.w	r3, r3, #2
 8002892:	2b00      	cmp	r3, #0
 8002894:	d00b      	beq.n	80028ae <HAL_UART_IRQHandler+0xf6>
 8002896:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800289a:	f003 0301 	and.w	r3, r3, #1
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d005      	beq.n	80028ae <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028a6:	f043 0204 	orr.w	r2, r3, #4
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80028ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80028b2:	f003 0308 	and.w	r3, r3, #8
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d011      	beq.n	80028de <HAL_UART_IRQHandler+0x126>
 80028ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80028be:	f003 0320 	and.w	r3, r3, #32
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d105      	bne.n	80028d2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80028c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80028ca:	f003 0301 	and.w	r3, r3, #1
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d005      	beq.n	80028de <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d6:	f043 0208 	orr.w	r2, r3, #8
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	f000 81ed 	beq.w	8002cc2 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80028e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80028ec:	f003 0320 	and.w	r3, r3, #32
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d008      	beq.n	8002906 <HAL_UART_IRQHandler+0x14e>
 80028f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80028f8:	f003 0320 	and.w	r3, r3, #32
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d002      	beq.n	8002906 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002900:	6878      	ldr	r0, [r7, #4]
 8002902:	f000 fb8e 	bl	8003022 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	695b      	ldr	r3, [r3, #20]
 800290c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002910:	2b40      	cmp	r3, #64	; 0x40
 8002912:	bf0c      	ite	eq
 8002914:	2301      	moveq	r3, #1
 8002916:	2300      	movne	r3, #0
 8002918:	b2db      	uxtb	r3, r3
 800291a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002922:	f003 0308 	and.w	r3, r3, #8
 8002926:	2b00      	cmp	r3, #0
 8002928:	d103      	bne.n	8002932 <HAL_UART_IRQHandler+0x17a>
 800292a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800292e:	2b00      	cmp	r3, #0
 8002930:	d04f      	beq.n	80029d2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002932:	6878      	ldr	r0, [r7, #4]
 8002934:	f000 fa96 	bl	8002e64 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	695b      	ldr	r3, [r3, #20]
 800293e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002942:	2b40      	cmp	r3, #64	; 0x40
 8002944:	d141      	bne.n	80029ca <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	3314      	adds	r3, #20
 800294c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002950:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002954:	e853 3f00 	ldrex	r3, [r3]
 8002958:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800295c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002960:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002964:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	3314      	adds	r3, #20
 800296e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8002972:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8002976:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800297a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800297e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8002982:	e841 2300 	strex	r3, r2, [r1]
 8002986:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800298a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800298e:	2b00      	cmp	r3, #0
 8002990:	d1d9      	bne.n	8002946 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002996:	2b00      	cmp	r3, #0
 8002998:	d013      	beq.n	80029c2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800299e:	4a7d      	ldr	r2, [pc, #500]	; (8002b94 <HAL_UART_IRQHandler+0x3dc>)
 80029a0:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029a6:	4618      	mov	r0, r3
 80029a8:	f7fe fc42 	bl	8001230 <HAL_DMA_Abort_IT>
 80029ac:	4603      	mov	r3, r0
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d016      	beq.n	80029e0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80029b8:	687a      	ldr	r2, [r7, #4]
 80029ba:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80029bc:	4610      	mov	r0, r2
 80029be:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029c0:	e00e      	b.n	80029e0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80029c2:	6878      	ldr	r0, [r7, #4]
 80029c4:	f000 f990 	bl	8002ce8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029c8:	e00a      	b.n	80029e0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80029ca:	6878      	ldr	r0, [r7, #4]
 80029cc:	f000 f98c 	bl	8002ce8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029d0:	e006      	b.n	80029e0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80029d2:	6878      	ldr	r0, [r7, #4]
 80029d4:	f000 f988 	bl	8002ce8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2200      	movs	r2, #0
 80029dc:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80029de:	e170      	b.n	8002cc2 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029e0:	bf00      	nop
    return;
 80029e2:	e16e      	b.n	8002cc2 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029e8:	2b01      	cmp	r3, #1
 80029ea:	f040 814a 	bne.w	8002c82 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80029ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80029f2:	f003 0310 	and.w	r3, r3, #16
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	f000 8143 	beq.w	8002c82 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80029fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002a00:	f003 0310 	and.w	r3, r3, #16
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	f000 813c 	beq.w	8002c82 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	60bb      	str	r3, [r7, #8]
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	60bb      	str	r3, [r7, #8]
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	685b      	ldr	r3, [r3, #4]
 8002a1c:	60bb      	str	r3, [r7, #8]
 8002a1e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	695b      	ldr	r3, [r3, #20]
 8002a26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a2a:	2b40      	cmp	r3, #64	; 0x40
 8002a2c:	f040 80b4 	bne.w	8002b98 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	685b      	ldr	r3, [r3, #4]
 8002a38:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002a3c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	f000 8140 	beq.w	8002cc6 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002a4a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002a4e:	429a      	cmp	r2, r3
 8002a50:	f080 8139 	bcs.w	8002cc6 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002a5a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a60:	69db      	ldr	r3, [r3, #28]
 8002a62:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a66:	f000 8088 	beq.w	8002b7a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	330c      	adds	r3, #12
 8002a70:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a74:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002a78:	e853 3f00 	ldrex	r3, [r3]
 8002a7c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8002a80:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002a84:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002a88:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	330c      	adds	r3, #12
 8002a92:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8002a96:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002a9a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a9e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8002aa2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002aa6:	e841 2300 	strex	r3, r2, [r1]
 8002aaa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8002aae:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d1d9      	bne.n	8002a6a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	3314      	adds	r3, #20
 8002abc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002abe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002ac0:	e853 3f00 	ldrex	r3, [r3]
 8002ac4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002ac6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002ac8:	f023 0301 	bic.w	r3, r3, #1
 8002acc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	3314      	adds	r3, #20
 8002ad6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002ada:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002ade:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ae0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002ae2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002ae6:	e841 2300 	strex	r3, r2, [r1]
 8002aea:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002aec:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d1e1      	bne.n	8002ab6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	3314      	adds	r3, #20
 8002af8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002afa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002afc:	e853 3f00 	ldrex	r3, [r3]
 8002b00:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8002b02:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002b04:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002b08:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	3314      	adds	r3, #20
 8002b12:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8002b16:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002b18:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b1a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002b1c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002b1e:	e841 2300 	strex	r3, r2, [r1]
 8002b22:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8002b24:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d1e3      	bne.n	8002af2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	2220      	movs	r2, #32
 8002b2e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2200      	movs	r2, #0
 8002b36:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	330c      	adds	r3, #12
 8002b3e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b40:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002b42:	e853 3f00 	ldrex	r3, [r3]
 8002b46:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002b48:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002b4a:	f023 0310 	bic.w	r3, r3, #16
 8002b4e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	330c      	adds	r3, #12
 8002b58:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8002b5c:	65ba      	str	r2, [r7, #88]	; 0x58
 8002b5e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b60:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002b62:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002b64:	e841 2300 	strex	r3, r2, [r1]
 8002b68:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002b6a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d1e3      	bne.n	8002b38 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b74:	4618      	mov	r0, r3
 8002b76:	f7fe faeb 	bl	8001150 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002b82:	b29b      	uxth	r3, r3
 8002b84:	1ad3      	subs	r3, r2, r3
 8002b86:	b29b      	uxth	r3, r3
 8002b88:	4619      	mov	r1, r3
 8002b8a:	6878      	ldr	r0, [r7, #4]
 8002b8c:	f000 f8b6 	bl	8002cfc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002b90:	e099      	b.n	8002cc6 <HAL_UART_IRQHandler+0x50e>
 8002b92:	bf00      	nop
 8002b94:	08002f2b 	.word	0x08002f2b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002ba0:	b29b      	uxth	r3, r3
 8002ba2:	1ad3      	subs	r3, r2, r3
 8002ba4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002bac:	b29b      	uxth	r3, r3
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	f000 808b 	beq.w	8002cca <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8002bb4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	f000 8086 	beq.w	8002cca <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	330c      	adds	r3, #12
 8002bc4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002bc8:	e853 3f00 	ldrex	r3, [r3]
 8002bcc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002bce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002bd0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002bd4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	330c      	adds	r3, #12
 8002bde:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8002be2:	647a      	str	r2, [r7, #68]	; 0x44
 8002be4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002be6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002be8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002bea:	e841 2300 	strex	r3, r2, [r1]
 8002bee:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002bf0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d1e3      	bne.n	8002bbe <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	3314      	adds	r3, #20
 8002bfc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c00:	e853 3f00 	ldrex	r3, [r3]
 8002c04:	623b      	str	r3, [r7, #32]
   return(result);
 8002c06:	6a3b      	ldr	r3, [r7, #32]
 8002c08:	f023 0301 	bic.w	r3, r3, #1
 8002c0c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	3314      	adds	r3, #20
 8002c16:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8002c1a:	633a      	str	r2, [r7, #48]	; 0x30
 8002c1c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c1e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002c20:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002c22:	e841 2300 	strex	r3, r2, [r1]
 8002c26:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002c28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d1e3      	bne.n	8002bf6 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2220      	movs	r2, #32
 8002c32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2200      	movs	r2, #0
 8002c3a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	330c      	adds	r3, #12
 8002c42:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c44:	693b      	ldr	r3, [r7, #16]
 8002c46:	e853 3f00 	ldrex	r3, [r3]
 8002c4a:	60fb      	str	r3, [r7, #12]
   return(result);
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	f023 0310 	bic.w	r3, r3, #16
 8002c52:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	330c      	adds	r3, #12
 8002c5c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8002c60:	61fa      	str	r2, [r7, #28]
 8002c62:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c64:	69b9      	ldr	r1, [r7, #24]
 8002c66:	69fa      	ldr	r2, [r7, #28]
 8002c68:	e841 2300 	strex	r3, r2, [r1]
 8002c6c:	617b      	str	r3, [r7, #20]
   return(result);
 8002c6e:	697b      	ldr	r3, [r7, #20]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d1e3      	bne.n	8002c3c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002c74:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002c78:	4619      	mov	r1, r3
 8002c7a:	6878      	ldr	r0, [r7, #4]
 8002c7c:	f000 f83e 	bl	8002cfc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002c80:	e023      	b.n	8002cca <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002c82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002c86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d009      	beq.n	8002ca2 <HAL_UART_IRQHandler+0x4ea>
 8002c8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002c92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d003      	beq.n	8002ca2 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8002c9a:	6878      	ldr	r0, [r7, #4]
 8002c9c:	f000 f959 	bl	8002f52 <UART_Transmit_IT>
    return;
 8002ca0:	e014      	b.n	8002ccc <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002ca2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002ca6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d00e      	beq.n	8002ccc <HAL_UART_IRQHandler+0x514>
 8002cae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002cb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d008      	beq.n	8002ccc <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8002cba:	6878      	ldr	r0, [r7, #4]
 8002cbc:	f000 f999 	bl	8002ff2 <UART_EndTransmit_IT>
    return;
 8002cc0:	e004      	b.n	8002ccc <HAL_UART_IRQHandler+0x514>
    return;
 8002cc2:	bf00      	nop
 8002cc4:	e002      	b.n	8002ccc <HAL_UART_IRQHandler+0x514>
      return;
 8002cc6:	bf00      	nop
 8002cc8:	e000      	b.n	8002ccc <HAL_UART_IRQHandler+0x514>
      return;
 8002cca:	bf00      	nop
  }
}
 8002ccc:	37e8      	adds	r7, #232	; 0xe8
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}
 8002cd2:	bf00      	nop

08002cd4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	b083      	sub	sp, #12
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002cdc:	bf00      	nop
 8002cde:	370c      	adds	r7, #12
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce6:	4770      	bx	lr

08002ce8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002ce8:	b480      	push	{r7}
 8002cea:	b083      	sub	sp, #12
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002cf0:	bf00      	nop
 8002cf2:	370c      	adds	r7, #12
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfa:	4770      	bx	lr

08002cfc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	b083      	sub	sp, #12
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
 8002d04:	460b      	mov	r3, r1
 8002d06:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002d08:	bf00      	nop
 8002d0a:	370c      	adds	r7, #12
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d12:	4770      	bx	lr

08002d14 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b090      	sub	sp, #64	; 0x40
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	60f8      	str	r0, [r7, #12]
 8002d1c:	60b9      	str	r1, [r7, #8]
 8002d1e:	603b      	str	r3, [r7, #0]
 8002d20:	4613      	mov	r3, r2
 8002d22:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d24:	e050      	b.n	8002dc8 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d26:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002d28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d2c:	d04c      	beq.n	8002dc8 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002d2e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d007      	beq.n	8002d44 <UART_WaitOnFlagUntilTimeout+0x30>
 8002d34:	f7fe f8fa 	bl	8000f2c <HAL_GetTick>
 8002d38:	4602      	mov	r2, r0
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	1ad3      	subs	r3, r2, r3
 8002d3e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002d40:	429a      	cmp	r2, r3
 8002d42:	d241      	bcs.n	8002dc8 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	330c      	adds	r3, #12
 8002d4a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d4e:	e853 3f00 	ldrex	r3, [r3]
 8002d52:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d56:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002d5a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	330c      	adds	r3, #12
 8002d62:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002d64:	637a      	str	r2, [r7, #52]	; 0x34
 8002d66:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d68:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002d6a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002d6c:	e841 2300 	strex	r3, r2, [r1]
 8002d70:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002d72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d1e5      	bne.n	8002d44 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	3314      	adds	r3, #20
 8002d7e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d80:	697b      	ldr	r3, [r7, #20]
 8002d82:	e853 3f00 	ldrex	r3, [r3]
 8002d86:	613b      	str	r3, [r7, #16]
   return(result);
 8002d88:	693b      	ldr	r3, [r7, #16]
 8002d8a:	f023 0301 	bic.w	r3, r3, #1
 8002d8e:	63bb      	str	r3, [r7, #56]	; 0x38
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	3314      	adds	r3, #20
 8002d96:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002d98:	623a      	str	r2, [r7, #32]
 8002d9a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d9c:	69f9      	ldr	r1, [r7, #28]
 8002d9e:	6a3a      	ldr	r2, [r7, #32]
 8002da0:	e841 2300 	strex	r3, r2, [r1]
 8002da4:	61bb      	str	r3, [r7, #24]
   return(result);
 8002da6:	69bb      	ldr	r3, [r7, #24]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d1e5      	bne.n	8002d78 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	2220      	movs	r2, #32
 8002db0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	2220      	movs	r2, #32
 8002db8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002dc4:	2303      	movs	r3, #3
 8002dc6:	e00f      	b.n	8002de8 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	681a      	ldr	r2, [r3, #0]
 8002dce:	68bb      	ldr	r3, [r7, #8]
 8002dd0:	4013      	ands	r3, r2
 8002dd2:	68ba      	ldr	r2, [r7, #8]
 8002dd4:	429a      	cmp	r2, r3
 8002dd6:	bf0c      	ite	eq
 8002dd8:	2301      	moveq	r3, #1
 8002dda:	2300      	movne	r3, #0
 8002ddc:	b2db      	uxtb	r3, r3
 8002dde:	461a      	mov	r2, r3
 8002de0:	79fb      	ldrb	r3, [r7, #7]
 8002de2:	429a      	cmp	r2, r3
 8002de4:	d09f      	beq.n	8002d26 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002de6:	2300      	movs	r3, #0
}
 8002de8:	4618      	mov	r0, r3
 8002dea:	3740      	adds	r7, #64	; 0x40
 8002dec:	46bd      	mov	sp, r7
 8002dee:	bd80      	pop	{r7, pc}

08002df0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002df0:	b480      	push	{r7}
 8002df2:	b085      	sub	sp, #20
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	60f8      	str	r0, [r7, #12]
 8002df8:	60b9      	str	r1, [r7, #8]
 8002dfa:	4613      	mov	r3, r2
 8002dfc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	68ba      	ldr	r2, [r7, #8]
 8002e02:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	88fa      	ldrh	r2, [r7, #6]
 8002e08:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	88fa      	ldrh	r2, [r7, #6]
 8002e0e:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	2200      	movs	r2, #0
 8002e14:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	2222      	movs	r2, #34	; 0x22
 8002e1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	2200      	movs	r2, #0
 8002e22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	68da      	ldr	r2, [r3, #12]
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002e34:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	695a      	ldr	r2, [r3, #20]
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f042 0201 	orr.w	r2, r2, #1
 8002e44:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	68da      	ldr	r2, [r3, #12]
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f042 0220 	orr.w	r2, r2, #32
 8002e54:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8002e56:	2300      	movs	r3, #0
}
 8002e58:	4618      	mov	r0, r3
 8002e5a:	3714      	adds	r7, #20
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e62:	4770      	bx	lr

08002e64 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b095      	sub	sp, #84	; 0x54
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	330c      	adds	r3, #12
 8002e72:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e76:	e853 3f00 	ldrex	r3, [r3]
 8002e7a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002e7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e7e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002e82:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	330c      	adds	r3, #12
 8002e8a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002e8c:	643a      	str	r2, [r7, #64]	; 0x40
 8002e8e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e90:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002e92:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002e94:	e841 2300 	strex	r3, r2, [r1]
 8002e98:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002e9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d1e5      	bne.n	8002e6c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	3314      	adds	r3, #20
 8002ea6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ea8:	6a3b      	ldr	r3, [r7, #32]
 8002eaa:	e853 3f00 	ldrex	r3, [r3]
 8002eae:	61fb      	str	r3, [r7, #28]
   return(result);
 8002eb0:	69fb      	ldr	r3, [r7, #28]
 8002eb2:	f023 0301 	bic.w	r3, r3, #1
 8002eb6:	64bb      	str	r3, [r7, #72]	; 0x48
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	3314      	adds	r3, #20
 8002ebe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002ec0:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002ec2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ec4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002ec6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002ec8:	e841 2300 	strex	r3, r2, [r1]
 8002ecc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d1e5      	bne.n	8002ea0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ed8:	2b01      	cmp	r3, #1
 8002eda:	d119      	bne.n	8002f10 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	330c      	adds	r3, #12
 8002ee2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	e853 3f00 	ldrex	r3, [r3]
 8002eea:	60bb      	str	r3, [r7, #8]
   return(result);
 8002eec:	68bb      	ldr	r3, [r7, #8]
 8002eee:	f023 0310 	bic.w	r3, r3, #16
 8002ef2:	647b      	str	r3, [r7, #68]	; 0x44
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	330c      	adds	r3, #12
 8002efa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002efc:	61ba      	str	r2, [r7, #24]
 8002efe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f00:	6979      	ldr	r1, [r7, #20]
 8002f02:	69ba      	ldr	r2, [r7, #24]
 8002f04:	e841 2300 	strex	r3, r2, [r1]
 8002f08:	613b      	str	r3, [r7, #16]
   return(result);
 8002f0a:	693b      	ldr	r3, [r7, #16]
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d1e5      	bne.n	8002edc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2220      	movs	r2, #32
 8002f14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002f1e:	bf00      	nop
 8002f20:	3754      	adds	r7, #84	; 0x54
 8002f22:	46bd      	mov	sp, r7
 8002f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f28:	4770      	bx	lr

08002f2a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002f2a:	b580      	push	{r7, lr}
 8002f2c:	b084      	sub	sp, #16
 8002f2e:	af00      	add	r7, sp, #0
 8002f30:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f36:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	2200      	movs	r2, #0
 8002f42:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002f44:	68f8      	ldr	r0, [r7, #12]
 8002f46:	f7ff fecf 	bl	8002ce8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002f4a:	bf00      	nop
 8002f4c:	3710      	adds	r7, #16
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bd80      	pop	{r7, pc}

08002f52 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002f52:	b480      	push	{r7}
 8002f54:	b085      	sub	sp, #20
 8002f56:	af00      	add	r7, sp, #0
 8002f58:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f60:	b2db      	uxtb	r3, r3
 8002f62:	2b21      	cmp	r3, #33	; 0x21
 8002f64:	d13e      	bne.n	8002fe4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	689b      	ldr	r3, [r3, #8]
 8002f6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f6e:	d114      	bne.n	8002f9a <UART_Transmit_IT+0x48>
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	691b      	ldr	r3, [r3, #16]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d110      	bne.n	8002f9a <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6a1b      	ldr	r3, [r3, #32]
 8002f7c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	881b      	ldrh	r3, [r3, #0]
 8002f82:	461a      	mov	r2, r3
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002f8c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6a1b      	ldr	r3, [r3, #32]
 8002f92:	1c9a      	adds	r2, r3, #2
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	621a      	str	r2, [r3, #32]
 8002f98:	e008      	b.n	8002fac <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6a1b      	ldr	r3, [r3, #32]
 8002f9e:	1c59      	adds	r1, r3, #1
 8002fa0:	687a      	ldr	r2, [r7, #4]
 8002fa2:	6211      	str	r1, [r2, #32]
 8002fa4:	781a      	ldrb	r2, [r3, #0]
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002fb0:	b29b      	uxth	r3, r3
 8002fb2:	3b01      	subs	r3, #1
 8002fb4:	b29b      	uxth	r3, r3
 8002fb6:	687a      	ldr	r2, [r7, #4]
 8002fb8:	4619      	mov	r1, r3
 8002fba:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d10f      	bne.n	8002fe0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	68da      	ldr	r2, [r3, #12]
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002fce:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	68da      	ldr	r2, [r3, #12]
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002fde:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	e000      	b.n	8002fe6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002fe4:	2302      	movs	r3, #2
  }
}
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	3714      	adds	r7, #20
 8002fea:	46bd      	mov	sp, r7
 8002fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff0:	4770      	bx	lr

08002ff2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002ff2:	b580      	push	{r7, lr}
 8002ff4:	b082      	sub	sp, #8
 8002ff6:	af00      	add	r7, sp, #0
 8002ff8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	68da      	ldr	r2, [r3, #12]
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003008:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2220      	movs	r2, #32
 800300e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003012:	6878      	ldr	r0, [r7, #4]
 8003014:	f7ff fe5e 	bl	8002cd4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003018:	2300      	movs	r3, #0
}
 800301a:	4618      	mov	r0, r3
 800301c:	3708      	adds	r7, #8
 800301e:	46bd      	mov	sp, r7
 8003020:	bd80      	pop	{r7, pc}

08003022 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003022:	b580      	push	{r7, lr}
 8003024:	b08c      	sub	sp, #48	; 0x30
 8003026:	af00      	add	r7, sp, #0
 8003028:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003030:	b2db      	uxtb	r3, r3
 8003032:	2b22      	cmp	r3, #34	; 0x22
 8003034:	f040 80ab 	bne.w	800318e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	689b      	ldr	r3, [r3, #8]
 800303c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003040:	d117      	bne.n	8003072 <UART_Receive_IT+0x50>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	691b      	ldr	r3, [r3, #16]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d113      	bne.n	8003072 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800304a:	2300      	movs	r3, #0
 800304c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003052:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	b29b      	uxth	r3, r3
 800305c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003060:	b29a      	uxth	r2, r3
 8003062:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003064:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800306a:	1c9a      	adds	r2, r3, #2
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	629a      	str	r2, [r3, #40]	; 0x28
 8003070:	e026      	b.n	80030c0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003076:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8003078:	2300      	movs	r3, #0
 800307a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	689b      	ldr	r3, [r3, #8]
 8003080:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003084:	d007      	beq.n	8003096 <UART_Receive_IT+0x74>
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	689b      	ldr	r3, [r3, #8]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d10a      	bne.n	80030a4 <UART_Receive_IT+0x82>
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	691b      	ldr	r3, [r3, #16]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d106      	bne.n	80030a4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	685b      	ldr	r3, [r3, #4]
 800309c:	b2da      	uxtb	r2, r3
 800309e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030a0:	701a      	strb	r2, [r3, #0]
 80030a2:	e008      	b.n	80030b6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	b2db      	uxtb	r3, r3
 80030ac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80030b0:	b2da      	uxtb	r2, r3
 80030b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030b4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030ba:	1c5a      	adds	r2, r3, #1
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80030c4:	b29b      	uxth	r3, r3
 80030c6:	3b01      	subs	r3, #1
 80030c8:	b29b      	uxth	r3, r3
 80030ca:	687a      	ldr	r2, [r7, #4]
 80030cc:	4619      	mov	r1, r3
 80030ce:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d15a      	bne.n	800318a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	68da      	ldr	r2, [r3, #12]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f022 0220 	bic.w	r2, r2, #32
 80030e2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	68da      	ldr	r2, [r3, #12]
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80030f2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	695a      	ldr	r2, [r3, #20]
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f022 0201 	bic.w	r2, r2, #1
 8003102:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2220      	movs	r2, #32
 8003108:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003110:	2b01      	cmp	r3, #1
 8003112:	d135      	bne.n	8003180 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2200      	movs	r2, #0
 8003118:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	330c      	adds	r3, #12
 8003120:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003122:	697b      	ldr	r3, [r7, #20]
 8003124:	e853 3f00 	ldrex	r3, [r3]
 8003128:	613b      	str	r3, [r7, #16]
   return(result);
 800312a:	693b      	ldr	r3, [r7, #16]
 800312c:	f023 0310 	bic.w	r3, r3, #16
 8003130:	627b      	str	r3, [r7, #36]	; 0x24
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	330c      	adds	r3, #12
 8003138:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800313a:	623a      	str	r2, [r7, #32]
 800313c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800313e:	69f9      	ldr	r1, [r7, #28]
 8003140:	6a3a      	ldr	r2, [r7, #32]
 8003142:	e841 2300 	strex	r3, r2, [r1]
 8003146:	61bb      	str	r3, [r7, #24]
   return(result);
 8003148:	69bb      	ldr	r3, [r7, #24]
 800314a:	2b00      	cmp	r3, #0
 800314c:	d1e5      	bne.n	800311a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f003 0310 	and.w	r3, r3, #16
 8003158:	2b10      	cmp	r3, #16
 800315a:	d10a      	bne.n	8003172 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800315c:	2300      	movs	r3, #0
 800315e:	60fb      	str	r3, [r7, #12]
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	60fb      	str	r3, [r7, #12]
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	685b      	ldr	r3, [r3, #4]
 800316e:	60fb      	str	r3, [r7, #12]
 8003170:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003176:	4619      	mov	r1, r3
 8003178:	6878      	ldr	r0, [r7, #4]
 800317a:	f7ff fdbf 	bl	8002cfc <HAL_UARTEx_RxEventCallback>
 800317e:	e002      	b.n	8003186 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003180:	6878      	ldr	r0, [r7, #4]
 8003182:	f7fd fc5b 	bl	8000a3c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003186:	2300      	movs	r3, #0
 8003188:	e002      	b.n	8003190 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800318a:	2300      	movs	r3, #0
 800318c:	e000      	b.n	8003190 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800318e:	2302      	movs	r3, #2
  }
}
 8003190:	4618      	mov	r0, r3
 8003192:	3730      	adds	r7, #48	; 0x30
 8003194:	46bd      	mov	sp, r7
 8003196:	bd80      	pop	{r7, pc}

08003198 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003198:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800319c:	b09f      	sub	sp, #124	; 0x7c
 800319e:	af00      	add	r7, sp, #0
 80031a0:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80031a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	691b      	ldr	r3, [r3, #16]
 80031a8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80031ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80031ae:	68d9      	ldr	r1, [r3, #12]
 80031b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80031b2:	681a      	ldr	r2, [r3, #0]
 80031b4:	ea40 0301 	orr.w	r3, r0, r1
 80031b8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80031ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80031bc:	689a      	ldr	r2, [r3, #8]
 80031be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80031c0:	691b      	ldr	r3, [r3, #16]
 80031c2:	431a      	orrs	r2, r3
 80031c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80031c6:	695b      	ldr	r3, [r3, #20]
 80031c8:	431a      	orrs	r2, r3
 80031ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80031cc:	69db      	ldr	r3, [r3, #28]
 80031ce:	4313      	orrs	r3, r2
 80031d0:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80031d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	68db      	ldr	r3, [r3, #12]
 80031d8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80031dc:	f021 010c 	bic.w	r1, r1, #12
 80031e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80031e2:	681a      	ldr	r2, [r3, #0]
 80031e4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80031e6:	430b      	orrs	r3, r1
 80031e8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80031ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	695b      	ldr	r3, [r3, #20]
 80031f0:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80031f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80031f6:	6999      	ldr	r1, [r3, #24]
 80031f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80031fa:	681a      	ldr	r2, [r3, #0]
 80031fc:	ea40 0301 	orr.w	r3, r0, r1
 8003200:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003202:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003204:	681a      	ldr	r2, [r3, #0]
 8003206:	4bc5      	ldr	r3, [pc, #788]	; (800351c <UART_SetConfig+0x384>)
 8003208:	429a      	cmp	r2, r3
 800320a:	d004      	beq.n	8003216 <UART_SetConfig+0x7e>
 800320c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800320e:	681a      	ldr	r2, [r3, #0]
 8003210:	4bc3      	ldr	r3, [pc, #780]	; (8003520 <UART_SetConfig+0x388>)
 8003212:	429a      	cmp	r2, r3
 8003214:	d103      	bne.n	800321e <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003216:	f7fe fe29 	bl	8001e6c <HAL_RCC_GetPCLK2Freq>
 800321a:	6778      	str	r0, [r7, #116]	; 0x74
 800321c:	e002      	b.n	8003224 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800321e:	f7fe fe11 	bl	8001e44 <HAL_RCC_GetPCLK1Freq>
 8003222:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003224:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003226:	69db      	ldr	r3, [r3, #28]
 8003228:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800322c:	f040 80b6 	bne.w	800339c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003230:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003232:	461c      	mov	r4, r3
 8003234:	f04f 0500 	mov.w	r5, #0
 8003238:	4622      	mov	r2, r4
 800323a:	462b      	mov	r3, r5
 800323c:	1891      	adds	r1, r2, r2
 800323e:	6439      	str	r1, [r7, #64]	; 0x40
 8003240:	415b      	adcs	r3, r3
 8003242:	647b      	str	r3, [r7, #68]	; 0x44
 8003244:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003248:	1912      	adds	r2, r2, r4
 800324a:	eb45 0303 	adc.w	r3, r5, r3
 800324e:	f04f 0000 	mov.w	r0, #0
 8003252:	f04f 0100 	mov.w	r1, #0
 8003256:	00d9      	lsls	r1, r3, #3
 8003258:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800325c:	00d0      	lsls	r0, r2, #3
 800325e:	4602      	mov	r2, r0
 8003260:	460b      	mov	r3, r1
 8003262:	1911      	adds	r1, r2, r4
 8003264:	6639      	str	r1, [r7, #96]	; 0x60
 8003266:	416b      	adcs	r3, r5
 8003268:	667b      	str	r3, [r7, #100]	; 0x64
 800326a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800326c:	685b      	ldr	r3, [r3, #4]
 800326e:	461a      	mov	r2, r3
 8003270:	f04f 0300 	mov.w	r3, #0
 8003274:	1891      	adds	r1, r2, r2
 8003276:	63b9      	str	r1, [r7, #56]	; 0x38
 8003278:	415b      	adcs	r3, r3
 800327a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800327c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003280:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8003284:	f7fc fff4 	bl	8000270 <__aeabi_uldivmod>
 8003288:	4602      	mov	r2, r0
 800328a:	460b      	mov	r3, r1
 800328c:	4ba5      	ldr	r3, [pc, #660]	; (8003524 <UART_SetConfig+0x38c>)
 800328e:	fba3 2302 	umull	r2, r3, r3, r2
 8003292:	095b      	lsrs	r3, r3, #5
 8003294:	011e      	lsls	r6, r3, #4
 8003296:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003298:	461c      	mov	r4, r3
 800329a:	f04f 0500 	mov.w	r5, #0
 800329e:	4622      	mov	r2, r4
 80032a0:	462b      	mov	r3, r5
 80032a2:	1891      	adds	r1, r2, r2
 80032a4:	6339      	str	r1, [r7, #48]	; 0x30
 80032a6:	415b      	adcs	r3, r3
 80032a8:	637b      	str	r3, [r7, #52]	; 0x34
 80032aa:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80032ae:	1912      	adds	r2, r2, r4
 80032b0:	eb45 0303 	adc.w	r3, r5, r3
 80032b4:	f04f 0000 	mov.w	r0, #0
 80032b8:	f04f 0100 	mov.w	r1, #0
 80032bc:	00d9      	lsls	r1, r3, #3
 80032be:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80032c2:	00d0      	lsls	r0, r2, #3
 80032c4:	4602      	mov	r2, r0
 80032c6:	460b      	mov	r3, r1
 80032c8:	1911      	adds	r1, r2, r4
 80032ca:	65b9      	str	r1, [r7, #88]	; 0x58
 80032cc:	416b      	adcs	r3, r5
 80032ce:	65fb      	str	r3, [r7, #92]	; 0x5c
 80032d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80032d2:	685b      	ldr	r3, [r3, #4]
 80032d4:	461a      	mov	r2, r3
 80032d6:	f04f 0300 	mov.w	r3, #0
 80032da:	1891      	adds	r1, r2, r2
 80032dc:	62b9      	str	r1, [r7, #40]	; 0x28
 80032de:	415b      	adcs	r3, r3
 80032e0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80032e2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80032e6:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80032ea:	f7fc ffc1 	bl	8000270 <__aeabi_uldivmod>
 80032ee:	4602      	mov	r2, r0
 80032f0:	460b      	mov	r3, r1
 80032f2:	4b8c      	ldr	r3, [pc, #560]	; (8003524 <UART_SetConfig+0x38c>)
 80032f4:	fba3 1302 	umull	r1, r3, r3, r2
 80032f8:	095b      	lsrs	r3, r3, #5
 80032fa:	2164      	movs	r1, #100	; 0x64
 80032fc:	fb01 f303 	mul.w	r3, r1, r3
 8003300:	1ad3      	subs	r3, r2, r3
 8003302:	00db      	lsls	r3, r3, #3
 8003304:	3332      	adds	r3, #50	; 0x32
 8003306:	4a87      	ldr	r2, [pc, #540]	; (8003524 <UART_SetConfig+0x38c>)
 8003308:	fba2 2303 	umull	r2, r3, r2, r3
 800330c:	095b      	lsrs	r3, r3, #5
 800330e:	005b      	lsls	r3, r3, #1
 8003310:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003314:	441e      	add	r6, r3
 8003316:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003318:	4618      	mov	r0, r3
 800331a:	f04f 0100 	mov.w	r1, #0
 800331e:	4602      	mov	r2, r0
 8003320:	460b      	mov	r3, r1
 8003322:	1894      	adds	r4, r2, r2
 8003324:	623c      	str	r4, [r7, #32]
 8003326:	415b      	adcs	r3, r3
 8003328:	627b      	str	r3, [r7, #36]	; 0x24
 800332a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800332e:	1812      	adds	r2, r2, r0
 8003330:	eb41 0303 	adc.w	r3, r1, r3
 8003334:	f04f 0400 	mov.w	r4, #0
 8003338:	f04f 0500 	mov.w	r5, #0
 800333c:	00dd      	lsls	r5, r3, #3
 800333e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003342:	00d4      	lsls	r4, r2, #3
 8003344:	4622      	mov	r2, r4
 8003346:	462b      	mov	r3, r5
 8003348:	1814      	adds	r4, r2, r0
 800334a:	653c      	str	r4, [r7, #80]	; 0x50
 800334c:	414b      	adcs	r3, r1
 800334e:	657b      	str	r3, [r7, #84]	; 0x54
 8003350:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	461a      	mov	r2, r3
 8003356:	f04f 0300 	mov.w	r3, #0
 800335a:	1891      	adds	r1, r2, r2
 800335c:	61b9      	str	r1, [r7, #24]
 800335e:	415b      	adcs	r3, r3
 8003360:	61fb      	str	r3, [r7, #28]
 8003362:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003366:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800336a:	f7fc ff81 	bl	8000270 <__aeabi_uldivmod>
 800336e:	4602      	mov	r2, r0
 8003370:	460b      	mov	r3, r1
 8003372:	4b6c      	ldr	r3, [pc, #432]	; (8003524 <UART_SetConfig+0x38c>)
 8003374:	fba3 1302 	umull	r1, r3, r3, r2
 8003378:	095b      	lsrs	r3, r3, #5
 800337a:	2164      	movs	r1, #100	; 0x64
 800337c:	fb01 f303 	mul.w	r3, r1, r3
 8003380:	1ad3      	subs	r3, r2, r3
 8003382:	00db      	lsls	r3, r3, #3
 8003384:	3332      	adds	r3, #50	; 0x32
 8003386:	4a67      	ldr	r2, [pc, #412]	; (8003524 <UART_SetConfig+0x38c>)
 8003388:	fba2 2303 	umull	r2, r3, r2, r3
 800338c:	095b      	lsrs	r3, r3, #5
 800338e:	f003 0207 	and.w	r2, r3, #7
 8003392:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	4432      	add	r2, r6
 8003398:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800339a:	e0b9      	b.n	8003510 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800339c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800339e:	461c      	mov	r4, r3
 80033a0:	f04f 0500 	mov.w	r5, #0
 80033a4:	4622      	mov	r2, r4
 80033a6:	462b      	mov	r3, r5
 80033a8:	1891      	adds	r1, r2, r2
 80033aa:	6139      	str	r1, [r7, #16]
 80033ac:	415b      	adcs	r3, r3
 80033ae:	617b      	str	r3, [r7, #20]
 80033b0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80033b4:	1912      	adds	r2, r2, r4
 80033b6:	eb45 0303 	adc.w	r3, r5, r3
 80033ba:	f04f 0000 	mov.w	r0, #0
 80033be:	f04f 0100 	mov.w	r1, #0
 80033c2:	00d9      	lsls	r1, r3, #3
 80033c4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80033c8:	00d0      	lsls	r0, r2, #3
 80033ca:	4602      	mov	r2, r0
 80033cc:	460b      	mov	r3, r1
 80033ce:	eb12 0804 	adds.w	r8, r2, r4
 80033d2:	eb43 0905 	adc.w	r9, r3, r5
 80033d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	4618      	mov	r0, r3
 80033dc:	f04f 0100 	mov.w	r1, #0
 80033e0:	f04f 0200 	mov.w	r2, #0
 80033e4:	f04f 0300 	mov.w	r3, #0
 80033e8:	008b      	lsls	r3, r1, #2
 80033ea:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80033ee:	0082      	lsls	r2, r0, #2
 80033f0:	4640      	mov	r0, r8
 80033f2:	4649      	mov	r1, r9
 80033f4:	f7fc ff3c 	bl	8000270 <__aeabi_uldivmod>
 80033f8:	4602      	mov	r2, r0
 80033fa:	460b      	mov	r3, r1
 80033fc:	4b49      	ldr	r3, [pc, #292]	; (8003524 <UART_SetConfig+0x38c>)
 80033fe:	fba3 2302 	umull	r2, r3, r3, r2
 8003402:	095b      	lsrs	r3, r3, #5
 8003404:	011e      	lsls	r6, r3, #4
 8003406:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003408:	4618      	mov	r0, r3
 800340a:	f04f 0100 	mov.w	r1, #0
 800340e:	4602      	mov	r2, r0
 8003410:	460b      	mov	r3, r1
 8003412:	1894      	adds	r4, r2, r2
 8003414:	60bc      	str	r4, [r7, #8]
 8003416:	415b      	adcs	r3, r3
 8003418:	60fb      	str	r3, [r7, #12]
 800341a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800341e:	1812      	adds	r2, r2, r0
 8003420:	eb41 0303 	adc.w	r3, r1, r3
 8003424:	f04f 0400 	mov.w	r4, #0
 8003428:	f04f 0500 	mov.w	r5, #0
 800342c:	00dd      	lsls	r5, r3, #3
 800342e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003432:	00d4      	lsls	r4, r2, #3
 8003434:	4622      	mov	r2, r4
 8003436:	462b      	mov	r3, r5
 8003438:	1814      	adds	r4, r2, r0
 800343a:	64bc      	str	r4, [r7, #72]	; 0x48
 800343c:	414b      	adcs	r3, r1
 800343e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003440:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	4618      	mov	r0, r3
 8003446:	f04f 0100 	mov.w	r1, #0
 800344a:	f04f 0200 	mov.w	r2, #0
 800344e:	f04f 0300 	mov.w	r3, #0
 8003452:	008b      	lsls	r3, r1, #2
 8003454:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003458:	0082      	lsls	r2, r0, #2
 800345a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800345e:	f7fc ff07 	bl	8000270 <__aeabi_uldivmod>
 8003462:	4602      	mov	r2, r0
 8003464:	460b      	mov	r3, r1
 8003466:	4b2f      	ldr	r3, [pc, #188]	; (8003524 <UART_SetConfig+0x38c>)
 8003468:	fba3 1302 	umull	r1, r3, r3, r2
 800346c:	095b      	lsrs	r3, r3, #5
 800346e:	2164      	movs	r1, #100	; 0x64
 8003470:	fb01 f303 	mul.w	r3, r1, r3
 8003474:	1ad3      	subs	r3, r2, r3
 8003476:	011b      	lsls	r3, r3, #4
 8003478:	3332      	adds	r3, #50	; 0x32
 800347a:	4a2a      	ldr	r2, [pc, #168]	; (8003524 <UART_SetConfig+0x38c>)
 800347c:	fba2 2303 	umull	r2, r3, r2, r3
 8003480:	095b      	lsrs	r3, r3, #5
 8003482:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003486:	441e      	add	r6, r3
 8003488:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800348a:	4618      	mov	r0, r3
 800348c:	f04f 0100 	mov.w	r1, #0
 8003490:	4602      	mov	r2, r0
 8003492:	460b      	mov	r3, r1
 8003494:	1894      	adds	r4, r2, r2
 8003496:	603c      	str	r4, [r7, #0]
 8003498:	415b      	adcs	r3, r3
 800349a:	607b      	str	r3, [r7, #4]
 800349c:	e9d7 2300 	ldrd	r2, r3, [r7]
 80034a0:	1812      	adds	r2, r2, r0
 80034a2:	eb41 0303 	adc.w	r3, r1, r3
 80034a6:	f04f 0400 	mov.w	r4, #0
 80034aa:	f04f 0500 	mov.w	r5, #0
 80034ae:	00dd      	lsls	r5, r3, #3
 80034b0:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80034b4:	00d4      	lsls	r4, r2, #3
 80034b6:	4622      	mov	r2, r4
 80034b8:	462b      	mov	r3, r5
 80034ba:	eb12 0a00 	adds.w	sl, r2, r0
 80034be:	eb43 0b01 	adc.w	fp, r3, r1
 80034c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80034c4:	685b      	ldr	r3, [r3, #4]
 80034c6:	4618      	mov	r0, r3
 80034c8:	f04f 0100 	mov.w	r1, #0
 80034cc:	f04f 0200 	mov.w	r2, #0
 80034d0:	f04f 0300 	mov.w	r3, #0
 80034d4:	008b      	lsls	r3, r1, #2
 80034d6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80034da:	0082      	lsls	r2, r0, #2
 80034dc:	4650      	mov	r0, sl
 80034de:	4659      	mov	r1, fp
 80034e0:	f7fc fec6 	bl	8000270 <__aeabi_uldivmod>
 80034e4:	4602      	mov	r2, r0
 80034e6:	460b      	mov	r3, r1
 80034e8:	4b0e      	ldr	r3, [pc, #56]	; (8003524 <UART_SetConfig+0x38c>)
 80034ea:	fba3 1302 	umull	r1, r3, r3, r2
 80034ee:	095b      	lsrs	r3, r3, #5
 80034f0:	2164      	movs	r1, #100	; 0x64
 80034f2:	fb01 f303 	mul.w	r3, r1, r3
 80034f6:	1ad3      	subs	r3, r2, r3
 80034f8:	011b      	lsls	r3, r3, #4
 80034fa:	3332      	adds	r3, #50	; 0x32
 80034fc:	4a09      	ldr	r2, [pc, #36]	; (8003524 <UART_SetConfig+0x38c>)
 80034fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003502:	095b      	lsrs	r3, r3, #5
 8003504:	f003 020f 	and.w	r2, r3, #15
 8003508:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4432      	add	r2, r6
 800350e:	609a      	str	r2, [r3, #8]
}
 8003510:	bf00      	nop
 8003512:	377c      	adds	r7, #124	; 0x7c
 8003514:	46bd      	mov	sp, r7
 8003516:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800351a:	bf00      	nop
 800351c:	40011000 	.word	0x40011000
 8003520:	40011400 	.word	0x40011400
 8003524:	51eb851f 	.word	0x51eb851f

08003528 <__errno>:
 8003528:	4b01      	ldr	r3, [pc, #4]	; (8003530 <__errno+0x8>)
 800352a:	6818      	ldr	r0, [r3, #0]
 800352c:	4770      	bx	lr
 800352e:	bf00      	nop
 8003530:	2000000c 	.word	0x2000000c

08003534 <__libc_init_array>:
 8003534:	b570      	push	{r4, r5, r6, lr}
 8003536:	4d0d      	ldr	r5, [pc, #52]	; (800356c <__libc_init_array+0x38>)
 8003538:	4c0d      	ldr	r4, [pc, #52]	; (8003570 <__libc_init_array+0x3c>)
 800353a:	1b64      	subs	r4, r4, r5
 800353c:	10a4      	asrs	r4, r4, #2
 800353e:	2600      	movs	r6, #0
 8003540:	42a6      	cmp	r6, r4
 8003542:	d109      	bne.n	8003558 <__libc_init_array+0x24>
 8003544:	4d0b      	ldr	r5, [pc, #44]	; (8003574 <__libc_init_array+0x40>)
 8003546:	4c0c      	ldr	r4, [pc, #48]	; (8003578 <__libc_init_array+0x44>)
 8003548:	f001 fa16 	bl	8004978 <_init>
 800354c:	1b64      	subs	r4, r4, r5
 800354e:	10a4      	asrs	r4, r4, #2
 8003550:	2600      	movs	r6, #0
 8003552:	42a6      	cmp	r6, r4
 8003554:	d105      	bne.n	8003562 <__libc_init_array+0x2e>
 8003556:	bd70      	pop	{r4, r5, r6, pc}
 8003558:	f855 3b04 	ldr.w	r3, [r5], #4
 800355c:	4798      	blx	r3
 800355e:	3601      	adds	r6, #1
 8003560:	e7ee      	b.n	8003540 <__libc_init_array+0xc>
 8003562:	f855 3b04 	ldr.w	r3, [r5], #4
 8003566:	4798      	blx	r3
 8003568:	3601      	adds	r6, #1
 800356a:	e7f2      	b.n	8003552 <__libc_init_array+0x1e>
 800356c:	08004ad4 	.word	0x08004ad4
 8003570:	08004ad4 	.word	0x08004ad4
 8003574:	08004ad4 	.word	0x08004ad4
 8003578:	08004ad8 	.word	0x08004ad8

0800357c <memset>:
 800357c:	4402      	add	r2, r0
 800357e:	4603      	mov	r3, r0
 8003580:	4293      	cmp	r3, r2
 8003582:	d100      	bne.n	8003586 <memset+0xa>
 8003584:	4770      	bx	lr
 8003586:	f803 1b01 	strb.w	r1, [r3], #1
 800358a:	e7f9      	b.n	8003580 <memset+0x4>

0800358c <iprintf>:
 800358c:	b40f      	push	{r0, r1, r2, r3}
 800358e:	4b0a      	ldr	r3, [pc, #40]	; (80035b8 <iprintf+0x2c>)
 8003590:	b513      	push	{r0, r1, r4, lr}
 8003592:	681c      	ldr	r4, [r3, #0]
 8003594:	b124      	cbz	r4, 80035a0 <iprintf+0x14>
 8003596:	69a3      	ldr	r3, [r4, #24]
 8003598:	b913      	cbnz	r3, 80035a0 <iprintf+0x14>
 800359a:	4620      	mov	r0, r4
 800359c:	f000 fa0e 	bl	80039bc <__sinit>
 80035a0:	ab05      	add	r3, sp, #20
 80035a2:	9a04      	ldr	r2, [sp, #16]
 80035a4:	68a1      	ldr	r1, [r4, #8]
 80035a6:	9301      	str	r3, [sp, #4]
 80035a8:	4620      	mov	r0, r4
 80035aa:	f000 fd43 	bl	8004034 <_vfiprintf_r>
 80035ae:	b002      	add	sp, #8
 80035b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80035b4:	b004      	add	sp, #16
 80035b6:	4770      	bx	lr
 80035b8:	2000000c 	.word	0x2000000c

080035bc <setvbuf>:
 80035bc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80035c0:	461d      	mov	r5, r3
 80035c2:	4b5d      	ldr	r3, [pc, #372]	; (8003738 <setvbuf+0x17c>)
 80035c4:	681f      	ldr	r7, [r3, #0]
 80035c6:	4604      	mov	r4, r0
 80035c8:	460e      	mov	r6, r1
 80035ca:	4690      	mov	r8, r2
 80035cc:	b127      	cbz	r7, 80035d8 <setvbuf+0x1c>
 80035ce:	69bb      	ldr	r3, [r7, #24]
 80035d0:	b913      	cbnz	r3, 80035d8 <setvbuf+0x1c>
 80035d2:	4638      	mov	r0, r7
 80035d4:	f000 f9f2 	bl	80039bc <__sinit>
 80035d8:	4b58      	ldr	r3, [pc, #352]	; (800373c <setvbuf+0x180>)
 80035da:	429c      	cmp	r4, r3
 80035dc:	d167      	bne.n	80036ae <setvbuf+0xf2>
 80035de:	687c      	ldr	r4, [r7, #4]
 80035e0:	f1b8 0f02 	cmp.w	r8, #2
 80035e4:	d006      	beq.n	80035f4 <setvbuf+0x38>
 80035e6:	f1b8 0f01 	cmp.w	r8, #1
 80035ea:	f200 809f 	bhi.w	800372c <setvbuf+0x170>
 80035ee:	2d00      	cmp	r5, #0
 80035f0:	f2c0 809c 	blt.w	800372c <setvbuf+0x170>
 80035f4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80035f6:	07db      	lsls	r3, r3, #31
 80035f8:	d405      	bmi.n	8003606 <setvbuf+0x4a>
 80035fa:	89a3      	ldrh	r3, [r4, #12]
 80035fc:	0598      	lsls	r0, r3, #22
 80035fe:	d402      	bmi.n	8003606 <setvbuf+0x4a>
 8003600:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003602:	f000 fa79 	bl	8003af8 <__retarget_lock_acquire_recursive>
 8003606:	4621      	mov	r1, r4
 8003608:	4638      	mov	r0, r7
 800360a:	f000 f943 	bl	8003894 <_fflush_r>
 800360e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003610:	b141      	cbz	r1, 8003624 <setvbuf+0x68>
 8003612:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003616:	4299      	cmp	r1, r3
 8003618:	d002      	beq.n	8003620 <setvbuf+0x64>
 800361a:	4638      	mov	r0, r7
 800361c:	f000 fada 	bl	8003bd4 <_free_r>
 8003620:	2300      	movs	r3, #0
 8003622:	6363      	str	r3, [r4, #52]	; 0x34
 8003624:	2300      	movs	r3, #0
 8003626:	61a3      	str	r3, [r4, #24]
 8003628:	6063      	str	r3, [r4, #4]
 800362a:	89a3      	ldrh	r3, [r4, #12]
 800362c:	0619      	lsls	r1, r3, #24
 800362e:	d503      	bpl.n	8003638 <setvbuf+0x7c>
 8003630:	6921      	ldr	r1, [r4, #16]
 8003632:	4638      	mov	r0, r7
 8003634:	f000 face 	bl	8003bd4 <_free_r>
 8003638:	89a3      	ldrh	r3, [r4, #12]
 800363a:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800363e:	f023 0303 	bic.w	r3, r3, #3
 8003642:	f1b8 0f02 	cmp.w	r8, #2
 8003646:	81a3      	strh	r3, [r4, #12]
 8003648:	d06c      	beq.n	8003724 <setvbuf+0x168>
 800364a:	ab01      	add	r3, sp, #4
 800364c:	466a      	mov	r2, sp
 800364e:	4621      	mov	r1, r4
 8003650:	4638      	mov	r0, r7
 8003652:	f000 fa53 	bl	8003afc <__swhatbuf_r>
 8003656:	89a3      	ldrh	r3, [r4, #12]
 8003658:	4318      	orrs	r0, r3
 800365a:	81a0      	strh	r0, [r4, #12]
 800365c:	2d00      	cmp	r5, #0
 800365e:	d130      	bne.n	80036c2 <setvbuf+0x106>
 8003660:	9d00      	ldr	r5, [sp, #0]
 8003662:	4628      	mov	r0, r5
 8003664:	f000 faae 	bl	8003bc4 <malloc>
 8003668:	4606      	mov	r6, r0
 800366a:	2800      	cmp	r0, #0
 800366c:	d155      	bne.n	800371a <setvbuf+0x15e>
 800366e:	f8dd 9000 	ldr.w	r9, [sp]
 8003672:	45a9      	cmp	r9, r5
 8003674:	d14a      	bne.n	800370c <setvbuf+0x150>
 8003676:	f04f 35ff 	mov.w	r5, #4294967295
 800367a:	2200      	movs	r2, #0
 800367c:	60a2      	str	r2, [r4, #8]
 800367e:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8003682:	6022      	str	r2, [r4, #0]
 8003684:	6122      	str	r2, [r4, #16]
 8003686:	2201      	movs	r2, #1
 8003688:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800368c:	6162      	str	r2, [r4, #20]
 800368e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003690:	f043 0302 	orr.w	r3, r3, #2
 8003694:	07d2      	lsls	r2, r2, #31
 8003696:	81a3      	strh	r3, [r4, #12]
 8003698:	d405      	bmi.n	80036a6 <setvbuf+0xea>
 800369a:	f413 7f00 	tst.w	r3, #512	; 0x200
 800369e:	d102      	bne.n	80036a6 <setvbuf+0xea>
 80036a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80036a2:	f000 fa2a 	bl	8003afa <__retarget_lock_release_recursive>
 80036a6:	4628      	mov	r0, r5
 80036a8:	b003      	add	sp, #12
 80036aa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80036ae:	4b24      	ldr	r3, [pc, #144]	; (8003740 <setvbuf+0x184>)
 80036b0:	429c      	cmp	r4, r3
 80036b2:	d101      	bne.n	80036b8 <setvbuf+0xfc>
 80036b4:	68bc      	ldr	r4, [r7, #8]
 80036b6:	e793      	b.n	80035e0 <setvbuf+0x24>
 80036b8:	4b22      	ldr	r3, [pc, #136]	; (8003744 <setvbuf+0x188>)
 80036ba:	429c      	cmp	r4, r3
 80036bc:	bf08      	it	eq
 80036be:	68fc      	ldreq	r4, [r7, #12]
 80036c0:	e78e      	b.n	80035e0 <setvbuf+0x24>
 80036c2:	2e00      	cmp	r6, #0
 80036c4:	d0cd      	beq.n	8003662 <setvbuf+0xa6>
 80036c6:	69bb      	ldr	r3, [r7, #24]
 80036c8:	b913      	cbnz	r3, 80036d0 <setvbuf+0x114>
 80036ca:	4638      	mov	r0, r7
 80036cc:	f000 f976 	bl	80039bc <__sinit>
 80036d0:	f1b8 0f01 	cmp.w	r8, #1
 80036d4:	bf08      	it	eq
 80036d6:	89a3      	ldrheq	r3, [r4, #12]
 80036d8:	6026      	str	r6, [r4, #0]
 80036da:	bf04      	itt	eq
 80036dc:	f043 0301 	orreq.w	r3, r3, #1
 80036e0:	81a3      	strheq	r3, [r4, #12]
 80036e2:	89a2      	ldrh	r2, [r4, #12]
 80036e4:	f012 0308 	ands.w	r3, r2, #8
 80036e8:	e9c4 6504 	strd	r6, r5, [r4, #16]
 80036ec:	d01c      	beq.n	8003728 <setvbuf+0x16c>
 80036ee:	07d3      	lsls	r3, r2, #31
 80036f0:	bf41      	itttt	mi
 80036f2:	2300      	movmi	r3, #0
 80036f4:	426d      	negmi	r5, r5
 80036f6:	60a3      	strmi	r3, [r4, #8]
 80036f8:	61a5      	strmi	r5, [r4, #24]
 80036fa:	bf58      	it	pl
 80036fc:	60a5      	strpl	r5, [r4, #8]
 80036fe:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8003700:	f015 0501 	ands.w	r5, r5, #1
 8003704:	d115      	bne.n	8003732 <setvbuf+0x176>
 8003706:	f412 7f00 	tst.w	r2, #512	; 0x200
 800370a:	e7c8      	b.n	800369e <setvbuf+0xe2>
 800370c:	4648      	mov	r0, r9
 800370e:	f000 fa59 	bl	8003bc4 <malloc>
 8003712:	4606      	mov	r6, r0
 8003714:	2800      	cmp	r0, #0
 8003716:	d0ae      	beq.n	8003676 <setvbuf+0xba>
 8003718:	464d      	mov	r5, r9
 800371a:	89a3      	ldrh	r3, [r4, #12]
 800371c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003720:	81a3      	strh	r3, [r4, #12]
 8003722:	e7d0      	b.n	80036c6 <setvbuf+0x10a>
 8003724:	2500      	movs	r5, #0
 8003726:	e7a8      	b.n	800367a <setvbuf+0xbe>
 8003728:	60a3      	str	r3, [r4, #8]
 800372a:	e7e8      	b.n	80036fe <setvbuf+0x142>
 800372c:	f04f 35ff 	mov.w	r5, #4294967295
 8003730:	e7b9      	b.n	80036a6 <setvbuf+0xea>
 8003732:	2500      	movs	r5, #0
 8003734:	e7b7      	b.n	80036a6 <setvbuf+0xea>
 8003736:	bf00      	nop
 8003738:	2000000c 	.word	0x2000000c
 800373c:	08004a58 	.word	0x08004a58
 8003740:	08004a78 	.word	0x08004a78
 8003744:	08004a38 	.word	0x08004a38

08003748 <siprintf>:
 8003748:	b40e      	push	{r1, r2, r3}
 800374a:	b500      	push	{lr}
 800374c:	b09c      	sub	sp, #112	; 0x70
 800374e:	ab1d      	add	r3, sp, #116	; 0x74
 8003750:	9002      	str	r0, [sp, #8]
 8003752:	9006      	str	r0, [sp, #24]
 8003754:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003758:	4809      	ldr	r0, [pc, #36]	; (8003780 <siprintf+0x38>)
 800375a:	9107      	str	r1, [sp, #28]
 800375c:	9104      	str	r1, [sp, #16]
 800375e:	4909      	ldr	r1, [pc, #36]	; (8003784 <siprintf+0x3c>)
 8003760:	f853 2b04 	ldr.w	r2, [r3], #4
 8003764:	9105      	str	r1, [sp, #20]
 8003766:	6800      	ldr	r0, [r0, #0]
 8003768:	9301      	str	r3, [sp, #4]
 800376a:	a902      	add	r1, sp, #8
 800376c:	f000 fb38 	bl	8003de0 <_svfiprintf_r>
 8003770:	9b02      	ldr	r3, [sp, #8]
 8003772:	2200      	movs	r2, #0
 8003774:	701a      	strb	r2, [r3, #0]
 8003776:	b01c      	add	sp, #112	; 0x70
 8003778:	f85d eb04 	ldr.w	lr, [sp], #4
 800377c:	b003      	add	sp, #12
 800377e:	4770      	bx	lr
 8003780:	2000000c 	.word	0x2000000c
 8003784:	ffff0208 	.word	0xffff0208

08003788 <__sflush_r>:
 8003788:	898a      	ldrh	r2, [r1, #12]
 800378a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800378e:	4605      	mov	r5, r0
 8003790:	0710      	lsls	r0, r2, #28
 8003792:	460c      	mov	r4, r1
 8003794:	d458      	bmi.n	8003848 <__sflush_r+0xc0>
 8003796:	684b      	ldr	r3, [r1, #4]
 8003798:	2b00      	cmp	r3, #0
 800379a:	dc05      	bgt.n	80037a8 <__sflush_r+0x20>
 800379c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800379e:	2b00      	cmp	r3, #0
 80037a0:	dc02      	bgt.n	80037a8 <__sflush_r+0x20>
 80037a2:	2000      	movs	r0, #0
 80037a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80037a8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80037aa:	2e00      	cmp	r6, #0
 80037ac:	d0f9      	beq.n	80037a2 <__sflush_r+0x1a>
 80037ae:	2300      	movs	r3, #0
 80037b0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80037b4:	682f      	ldr	r7, [r5, #0]
 80037b6:	602b      	str	r3, [r5, #0]
 80037b8:	d032      	beq.n	8003820 <__sflush_r+0x98>
 80037ba:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80037bc:	89a3      	ldrh	r3, [r4, #12]
 80037be:	075a      	lsls	r2, r3, #29
 80037c0:	d505      	bpl.n	80037ce <__sflush_r+0x46>
 80037c2:	6863      	ldr	r3, [r4, #4]
 80037c4:	1ac0      	subs	r0, r0, r3
 80037c6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80037c8:	b10b      	cbz	r3, 80037ce <__sflush_r+0x46>
 80037ca:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80037cc:	1ac0      	subs	r0, r0, r3
 80037ce:	2300      	movs	r3, #0
 80037d0:	4602      	mov	r2, r0
 80037d2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80037d4:	6a21      	ldr	r1, [r4, #32]
 80037d6:	4628      	mov	r0, r5
 80037d8:	47b0      	blx	r6
 80037da:	1c43      	adds	r3, r0, #1
 80037dc:	89a3      	ldrh	r3, [r4, #12]
 80037de:	d106      	bne.n	80037ee <__sflush_r+0x66>
 80037e0:	6829      	ldr	r1, [r5, #0]
 80037e2:	291d      	cmp	r1, #29
 80037e4:	d82c      	bhi.n	8003840 <__sflush_r+0xb8>
 80037e6:	4a2a      	ldr	r2, [pc, #168]	; (8003890 <__sflush_r+0x108>)
 80037e8:	40ca      	lsrs	r2, r1
 80037ea:	07d6      	lsls	r6, r2, #31
 80037ec:	d528      	bpl.n	8003840 <__sflush_r+0xb8>
 80037ee:	2200      	movs	r2, #0
 80037f0:	6062      	str	r2, [r4, #4]
 80037f2:	04d9      	lsls	r1, r3, #19
 80037f4:	6922      	ldr	r2, [r4, #16]
 80037f6:	6022      	str	r2, [r4, #0]
 80037f8:	d504      	bpl.n	8003804 <__sflush_r+0x7c>
 80037fa:	1c42      	adds	r2, r0, #1
 80037fc:	d101      	bne.n	8003802 <__sflush_r+0x7a>
 80037fe:	682b      	ldr	r3, [r5, #0]
 8003800:	b903      	cbnz	r3, 8003804 <__sflush_r+0x7c>
 8003802:	6560      	str	r0, [r4, #84]	; 0x54
 8003804:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003806:	602f      	str	r7, [r5, #0]
 8003808:	2900      	cmp	r1, #0
 800380a:	d0ca      	beq.n	80037a2 <__sflush_r+0x1a>
 800380c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003810:	4299      	cmp	r1, r3
 8003812:	d002      	beq.n	800381a <__sflush_r+0x92>
 8003814:	4628      	mov	r0, r5
 8003816:	f000 f9dd 	bl	8003bd4 <_free_r>
 800381a:	2000      	movs	r0, #0
 800381c:	6360      	str	r0, [r4, #52]	; 0x34
 800381e:	e7c1      	b.n	80037a4 <__sflush_r+0x1c>
 8003820:	6a21      	ldr	r1, [r4, #32]
 8003822:	2301      	movs	r3, #1
 8003824:	4628      	mov	r0, r5
 8003826:	47b0      	blx	r6
 8003828:	1c41      	adds	r1, r0, #1
 800382a:	d1c7      	bne.n	80037bc <__sflush_r+0x34>
 800382c:	682b      	ldr	r3, [r5, #0]
 800382e:	2b00      	cmp	r3, #0
 8003830:	d0c4      	beq.n	80037bc <__sflush_r+0x34>
 8003832:	2b1d      	cmp	r3, #29
 8003834:	d001      	beq.n	800383a <__sflush_r+0xb2>
 8003836:	2b16      	cmp	r3, #22
 8003838:	d101      	bne.n	800383e <__sflush_r+0xb6>
 800383a:	602f      	str	r7, [r5, #0]
 800383c:	e7b1      	b.n	80037a2 <__sflush_r+0x1a>
 800383e:	89a3      	ldrh	r3, [r4, #12]
 8003840:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003844:	81a3      	strh	r3, [r4, #12]
 8003846:	e7ad      	b.n	80037a4 <__sflush_r+0x1c>
 8003848:	690f      	ldr	r7, [r1, #16]
 800384a:	2f00      	cmp	r7, #0
 800384c:	d0a9      	beq.n	80037a2 <__sflush_r+0x1a>
 800384e:	0793      	lsls	r3, r2, #30
 8003850:	680e      	ldr	r6, [r1, #0]
 8003852:	bf08      	it	eq
 8003854:	694b      	ldreq	r3, [r1, #20]
 8003856:	600f      	str	r7, [r1, #0]
 8003858:	bf18      	it	ne
 800385a:	2300      	movne	r3, #0
 800385c:	eba6 0807 	sub.w	r8, r6, r7
 8003860:	608b      	str	r3, [r1, #8]
 8003862:	f1b8 0f00 	cmp.w	r8, #0
 8003866:	dd9c      	ble.n	80037a2 <__sflush_r+0x1a>
 8003868:	6a21      	ldr	r1, [r4, #32]
 800386a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800386c:	4643      	mov	r3, r8
 800386e:	463a      	mov	r2, r7
 8003870:	4628      	mov	r0, r5
 8003872:	47b0      	blx	r6
 8003874:	2800      	cmp	r0, #0
 8003876:	dc06      	bgt.n	8003886 <__sflush_r+0xfe>
 8003878:	89a3      	ldrh	r3, [r4, #12]
 800387a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800387e:	81a3      	strh	r3, [r4, #12]
 8003880:	f04f 30ff 	mov.w	r0, #4294967295
 8003884:	e78e      	b.n	80037a4 <__sflush_r+0x1c>
 8003886:	4407      	add	r7, r0
 8003888:	eba8 0800 	sub.w	r8, r8, r0
 800388c:	e7e9      	b.n	8003862 <__sflush_r+0xda>
 800388e:	bf00      	nop
 8003890:	20400001 	.word	0x20400001

08003894 <_fflush_r>:
 8003894:	b538      	push	{r3, r4, r5, lr}
 8003896:	690b      	ldr	r3, [r1, #16]
 8003898:	4605      	mov	r5, r0
 800389a:	460c      	mov	r4, r1
 800389c:	b913      	cbnz	r3, 80038a4 <_fflush_r+0x10>
 800389e:	2500      	movs	r5, #0
 80038a0:	4628      	mov	r0, r5
 80038a2:	bd38      	pop	{r3, r4, r5, pc}
 80038a4:	b118      	cbz	r0, 80038ae <_fflush_r+0x1a>
 80038a6:	6983      	ldr	r3, [r0, #24]
 80038a8:	b90b      	cbnz	r3, 80038ae <_fflush_r+0x1a>
 80038aa:	f000 f887 	bl	80039bc <__sinit>
 80038ae:	4b14      	ldr	r3, [pc, #80]	; (8003900 <_fflush_r+0x6c>)
 80038b0:	429c      	cmp	r4, r3
 80038b2:	d11b      	bne.n	80038ec <_fflush_r+0x58>
 80038b4:	686c      	ldr	r4, [r5, #4]
 80038b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d0ef      	beq.n	800389e <_fflush_r+0xa>
 80038be:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80038c0:	07d0      	lsls	r0, r2, #31
 80038c2:	d404      	bmi.n	80038ce <_fflush_r+0x3a>
 80038c4:	0599      	lsls	r1, r3, #22
 80038c6:	d402      	bmi.n	80038ce <_fflush_r+0x3a>
 80038c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80038ca:	f000 f915 	bl	8003af8 <__retarget_lock_acquire_recursive>
 80038ce:	4628      	mov	r0, r5
 80038d0:	4621      	mov	r1, r4
 80038d2:	f7ff ff59 	bl	8003788 <__sflush_r>
 80038d6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80038d8:	07da      	lsls	r2, r3, #31
 80038da:	4605      	mov	r5, r0
 80038dc:	d4e0      	bmi.n	80038a0 <_fflush_r+0xc>
 80038de:	89a3      	ldrh	r3, [r4, #12]
 80038e0:	059b      	lsls	r3, r3, #22
 80038e2:	d4dd      	bmi.n	80038a0 <_fflush_r+0xc>
 80038e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80038e6:	f000 f908 	bl	8003afa <__retarget_lock_release_recursive>
 80038ea:	e7d9      	b.n	80038a0 <_fflush_r+0xc>
 80038ec:	4b05      	ldr	r3, [pc, #20]	; (8003904 <_fflush_r+0x70>)
 80038ee:	429c      	cmp	r4, r3
 80038f0:	d101      	bne.n	80038f6 <_fflush_r+0x62>
 80038f2:	68ac      	ldr	r4, [r5, #8]
 80038f4:	e7df      	b.n	80038b6 <_fflush_r+0x22>
 80038f6:	4b04      	ldr	r3, [pc, #16]	; (8003908 <_fflush_r+0x74>)
 80038f8:	429c      	cmp	r4, r3
 80038fa:	bf08      	it	eq
 80038fc:	68ec      	ldreq	r4, [r5, #12]
 80038fe:	e7da      	b.n	80038b6 <_fflush_r+0x22>
 8003900:	08004a58 	.word	0x08004a58
 8003904:	08004a78 	.word	0x08004a78
 8003908:	08004a38 	.word	0x08004a38

0800390c <std>:
 800390c:	2300      	movs	r3, #0
 800390e:	b510      	push	{r4, lr}
 8003910:	4604      	mov	r4, r0
 8003912:	e9c0 3300 	strd	r3, r3, [r0]
 8003916:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800391a:	6083      	str	r3, [r0, #8]
 800391c:	8181      	strh	r1, [r0, #12]
 800391e:	6643      	str	r3, [r0, #100]	; 0x64
 8003920:	81c2      	strh	r2, [r0, #14]
 8003922:	6183      	str	r3, [r0, #24]
 8003924:	4619      	mov	r1, r3
 8003926:	2208      	movs	r2, #8
 8003928:	305c      	adds	r0, #92	; 0x5c
 800392a:	f7ff fe27 	bl	800357c <memset>
 800392e:	4b05      	ldr	r3, [pc, #20]	; (8003944 <std+0x38>)
 8003930:	6263      	str	r3, [r4, #36]	; 0x24
 8003932:	4b05      	ldr	r3, [pc, #20]	; (8003948 <std+0x3c>)
 8003934:	62a3      	str	r3, [r4, #40]	; 0x28
 8003936:	4b05      	ldr	r3, [pc, #20]	; (800394c <std+0x40>)
 8003938:	62e3      	str	r3, [r4, #44]	; 0x2c
 800393a:	4b05      	ldr	r3, [pc, #20]	; (8003950 <std+0x44>)
 800393c:	6224      	str	r4, [r4, #32]
 800393e:	6323      	str	r3, [r4, #48]	; 0x30
 8003940:	bd10      	pop	{r4, pc}
 8003942:	bf00      	nop
 8003944:	080045dd 	.word	0x080045dd
 8003948:	080045ff 	.word	0x080045ff
 800394c:	08004637 	.word	0x08004637
 8003950:	0800465b 	.word	0x0800465b

08003954 <_cleanup_r>:
 8003954:	4901      	ldr	r1, [pc, #4]	; (800395c <_cleanup_r+0x8>)
 8003956:	f000 b8af 	b.w	8003ab8 <_fwalk_reent>
 800395a:	bf00      	nop
 800395c:	08003895 	.word	0x08003895

08003960 <__sfmoreglue>:
 8003960:	b570      	push	{r4, r5, r6, lr}
 8003962:	1e4a      	subs	r2, r1, #1
 8003964:	2568      	movs	r5, #104	; 0x68
 8003966:	4355      	muls	r5, r2
 8003968:	460e      	mov	r6, r1
 800396a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800396e:	f000 f981 	bl	8003c74 <_malloc_r>
 8003972:	4604      	mov	r4, r0
 8003974:	b140      	cbz	r0, 8003988 <__sfmoreglue+0x28>
 8003976:	2100      	movs	r1, #0
 8003978:	e9c0 1600 	strd	r1, r6, [r0]
 800397c:	300c      	adds	r0, #12
 800397e:	60a0      	str	r0, [r4, #8]
 8003980:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003984:	f7ff fdfa 	bl	800357c <memset>
 8003988:	4620      	mov	r0, r4
 800398a:	bd70      	pop	{r4, r5, r6, pc}

0800398c <__sfp_lock_acquire>:
 800398c:	4801      	ldr	r0, [pc, #4]	; (8003994 <__sfp_lock_acquire+0x8>)
 800398e:	f000 b8b3 	b.w	8003af8 <__retarget_lock_acquire_recursive>
 8003992:	bf00      	nop
 8003994:	200005ac 	.word	0x200005ac

08003998 <__sfp_lock_release>:
 8003998:	4801      	ldr	r0, [pc, #4]	; (80039a0 <__sfp_lock_release+0x8>)
 800399a:	f000 b8ae 	b.w	8003afa <__retarget_lock_release_recursive>
 800399e:	bf00      	nop
 80039a0:	200005ac 	.word	0x200005ac

080039a4 <__sinit_lock_acquire>:
 80039a4:	4801      	ldr	r0, [pc, #4]	; (80039ac <__sinit_lock_acquire+0x8>)
 80039a6:	f000 b8a7 	b.w	8003af8 <__retarget_lock_acquire_recursive>
 80039aa:	bf00      	nop
 80039ac:	200005a7 	.word	0x200005a7

080039b0 <__sinit_lock_release>:
 80039b0:	4801      	ldr	r0, [pc, #4]	; (80039b8 <__sinit_lock_release+0x8>)
 80039b2:	f000 b8a2 	b.w	8003afa <__retarget_lock_release_recursive>
 80039b6:	bf00      	nop
 80039b8:	200005a7 	.word	0x200005a7

080039bc <__sinit>:
 80039bc:	b510      	push	{r4, lr}
 80039be:	4604      	mov	r4, r0
 80039c0:	f7ff fff0 	bl	80039a4 <__sinit_lock_acquire>
 80039c4:	69a3      	ldr	r3, [r4, #24]
 80039c6:	b11b      	cbz	r3, 80039d0 <__sinit+0x14>
 80039c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80039cc:	f7ff bff0 	b.w	80039b0 <__sinit_lock_release>
 80039d0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80039d4:	6523      	str	r3, [r4, #80]	; 0x50
 80039d6:	4b13      	ldr	r3, [pc, #76]	; (8003a24 <__sinit+0x68>)
 80039d8:	4a13      	ldr	r2, [pc, #76]	; (8003a28 <__sinit+0x6c>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	62a2      	str	r2, [r4, #40]	; 0x28
 80039de:	42a3      	cmp	r3, r4
 80039e0:	bf04      	itt	eq
 80039e2:	2301      	moveq	r3, #1
 80039e4:	61a3      	streq	r3, [r4, #24]
 80039e6:	4620      	mov	r0, r4
 80039e8:	f000 f820 	bl	8003a2c <__sfp>
 80039ec:	6060      	str	r0, [r4, #4]
 80039ee:	4620      	mov	r0, r4
 80039f0:	f000 f81c 	bl	8003a2c <__sfp>
 80039f4:	60a0      	str	r0, [r4, #8]
 80039f6:	4620      	mov	r0, r4
 80039f8:	f000 f818 	bl	8003a2c <__sfp>
 80039fc:	2200      	movs	r2, #0
 80039fe:	60e0      	str	r0, [r4, #12]
 8003a00:	2104      	movs	r1, #4
 8003a02:	6860      	ldr	r0, [r4, #4]
 8003a04:	f7ff ff82 	bl	800390c <std>
 8003a08:	68a0      	ldr	r0, [r4, #8]
 8003a0a:	2201      	movs	r2, #1
 8003a0c:	2109      	movs	r1, #9
 8003a0e:	f7ff ff7d 	bl	800390c <std>
 8003a12:	68e0      	ldr	r0, [r4, #12]
 8003a14:	2202      	movs	r2, #2
 8003a16:	2112      	movs	r1, #18
 8003a18:	f7ff ff78 	bl	800390c <std>
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	61a3      	str	r3, [r4, #24]
 8003a20:	e7d2      	b.n	80039c8 <__sinit+0xc>
 8003a22:	bf00      	nop
 8003a24:	08004a34 	.word	0x08004a34
 8003a28:	08003955 	.word	0x08003955

08003a2c <__sfp>:
 8003a2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a2e:	4607      	mov	r7, r0
 8003a30:	f7ff ffac 	bl	800398c <__sfp_lock_acquire>
 8003a34:	4b1e      	ldr	r3, [pc, #120]	; (8003ab0 <__sfp+0x84>)
 8003a36:	681e      	ldr	r6, [r3, #0]
 8003a38:	69b3      	ldr	r3, [r6, #24]
 8003a3a:	b913      	cbnz	r3, 8003a42 <__sfp+0x16>
 8003a3c:	4630      	mov	r0, r6
 8003a3e:	f7ff ffbd 	bl	80039bc <__sinit>
 8003a42:	3648      	adds	r6, #72	; 0x48
 8003a44:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8003a48:	3b01      	subs	r3, #1
 8003a4a:	d503      	bpl.n	8003a54 <__sfp+0x28>
 8003a4c:	6833      	ldr	r3, [r6, #0]
 8003a4e:	b30b      	cbz	r3, 8003a94 <__sfp+0x68>
 8003a50:	6836      	ldr	r6, [r6, #0]
 8003a52:	e7f7      	b.n	8003a44 <__sfp+0x18>
 8003a54:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003a58:	b9d5      	cbnz	r5, 8003a90 <__sfp+0x64>
 8003a5a:	4b16      	ldr	r3, [pc, #88]	; (8003ab4 <__sfp+0x88>)
 8003a5c:	60e3      	str	r3, [r4, #12]
 8003a5e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003a62:	6665      	str	r5, [r4, #100]	; 0x64
 8003a64:	f000 f847 	bl	8003af6 <__retarget_lock_init_recursive>
 8003a68:	f7ff ff96 	bl	8003998 <__sfp_lock_release>
 8003a6c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8003a70:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8003a74:	6025      	str	r5, [r4, #0]
 8003a76:	61a5      	str	r5, [r4, #24]
 8003a78:	2208      	movs	r2, #8
 8003a7a:	4629      	mov	r1, r5
 8003a7c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003a80:	f7ff fd7c 	bl	800357c <memset>
 8003a84:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8003a88:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8003a8c:	4620      	mov	r0, r4
 8003a8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003a90:	3468      	adds	r4, #104	; 0x68
 8003a92:	e7d9      	b.n	8003a48 <__sfp+0x1c>
 8003a94:	2104      	movs	r1, #4
 8003a96:	4638      	mov	r0, r7
 8003a98:	f7ff ff62 	bl	8003960 <__sfmoreglue>
 8003a9c:	4604      	mov	r4, r0
 8003a9e:	6030      	str	r0, [r6, #0]
 8003aa0:	2800      	cmp	r0, #0
 8003aa2:	d1d5      	bne.n	8003a50 <__sfp+0x24>
 8003aa4:	f7ff ff78 	bl	8003998 <__sfp_lock_release>
 8003aa8:	230c      	movs	r3, #12
 8003aaa:	603b      	str	r3, [r7, #0]
 8003aac:	e7ee      	b.n	8003a8c <__sfp+0x60>
 8003aae:	bf00      	nop
 8003ab0:	08004a34 	.word	0x08004a34
 8003ab4:	ffff0001 	.word	0xffff0001

08003ab8 <_fwalk_reent>:
 8003ab8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003abc:	4606      	mov	r6, r0
 8003abe:	4688      	mov	r8, r1
 8003ac0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003ac4:	2700      	movs	r7, #0
 8003ac6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003aca:	f1b9 0901 	subs.w	r9, r9, #1
 8003ace:	d505      	bpl.n	8003adc <_fwalk_reent+0x24>
 8003ad0:	6824      	ldr	r4, [r4, #0]
 8003ad2:	2c00      	cmp	r4, #0
 8003ad4:	d1f7      	bne.n	8003ac6 <_fwalk_reent+0xe>
 8003ad6:	4638      	mov	r0, r7
 8003ad8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003adc:	89ab      	ldrh	r3, [r5, #12]
 8003ade:	2b01      	cmp	r3, #1
 8003ae0:	d907      	bls.n	8003af2 <_fwalk_reent+0x3a>
 8003ae2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003ae6:	3301      	adds	r3, #1
 8003ae8:	d003      	beq.n	8003af2 <_fwalk_reent+0x3a>
 8003aea:	4629      	mov	r1, r5
 8003aec:	4630      	mov	r0, r6
 8003aee:	47c0      	blx	r8
 8003af0:	4307      	orrs	r7, r0
 8003af2:	3568      	adds	r5, #104	; 0x68
 8003af4:	e7e9      	b.n	8003aca <_fwalk_reent+0x12>

08003af6 <__retarget_lock_init_recursive>:
 8003af6:	4770      	bx	lr

08003af8 <__retarget_lock_acquire_recursive>:
 8003af8:	4770      	bx	lr

08003afa <__retarget_lock_release_recursive>:
 8003afa:	4770      	bx	lr

08003afc <__swhatbuf_r>:
 8003afc:	b570      	push	{r4, r5, r6, lr}
 8003afe:	460e      	mov	r6, r1
 8003b00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b04:	2900      	cmp	r1, #0
 8003b06:	b096      	sub	sp, #88	; 0x58
 8003b08:	4614      	mov	r4, r2
 8003b0a:	461d      	mov	r5, r3
 8003b0c:	da07      	bge.n	8003b1e <__swhatbuf_r+0x22>
 8003b0e:	2300      	movs	r3, #0
 8003b10:	602b      	str	r3, [r5, #0]
 8003b12:	89b3      	ldrh	r3, [r6, #12]
 8003b14:	061a      	lsls	r2, r3, #24
 8003b16:	d410      	bmi.n	8003b3a <__swhatbuf_r+0x3e>
 8003b18:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003b1c:	e00e      	b.n	8003b3c <__swhatbuf_r+0x40>
 8003b1e:	466a      	mov	r2, sp
 8003b20:	f000 fe82 	bl	8004828 <_fstat_r>
 8003b24:	2800      	cmp	r0, #0
 8003b26:	dbf2      	blt.n	8003b0e <__swhatbuf_r+0x12>
 8003b28:	9a01      	ldr	r2, [sp, #4]
 8003b2a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003b2e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003b32:	425a      	negs	r2, r3
 8003b34:	415a      	adcs	r2, r3
 8003b36:	602a      	str	r2, [r5, #0]
 8003b38:	e7ee      	b.n	8003b18 <__swhatbuf_r+0x1c>
 8003b3a:	2340      	movs	r3, #64	; 0x40
 8003b3c:	2000      	movs	r0, #0
 8003b3e:	6023      	str	r3, [r4, #0]
 8003b40:	b016      	add	sp, #88	; 0x58
 8003b42:	bd70      	pop	{r4, r5, r6, pc}

08003b44 <__smakebuf_r>:
 8003b44:	898b      	ldrh	r3, [r1, #12]
 8003b46:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003b48:	079d      	lsls	r5, r3, #30
 8003b4a:	4606      	mov	r6, r0
 8003b4c:	460c      	mov	r4, r1
 8003b4e:	d507      	bpl.n	8003b60 <__smakebuf_r+0x1c>
 8003b50:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003b54:	6023      	str	r3, [r4, #0]
 8003b56:	6123      	str	r3, [r4, #16]
 8003b58:	2301      	movs	r3, #1
 8003b5a:	6163      	str	r3, [r4, #20]
 8003b5c:	b002      	add	sp, #8
 8003b5e:	bd70      	pop	{r4, r5, r6, pc}
 8003b60:	ab01      	add	r3, sp, #4
 8003b62:	466a      	mov	r2, sp
 8003b64:	f7ff ffca 	bl	8003afc <__swhatbuf_r>
 8003b68:	9900      	ldr	r1, [sp, #0]
 8003b6a:	4605      	mov	r5, r0
 8003b6c:	4630      	mov	r0, r6
 8003b6e:	f000 f881 	bl	8003c74 <_malloc_r>
 8003b72:	b948      	cbnz	r0, 8003b88 <__smakebuf_r+0x44>
 8003b74:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003b78:	059a      	lsls	r2, r3, #22
 8003b7a:	d4ef      	bmi.n	8003b5c <__smakebuf_r+0x18>
 8003b7c:	f023 0303 	bic.w	r3, r3, #3
 8003b80:	f043 0302 	orr.w	r3, r3, #2
 8003b84:	81a3      	strh	r3, [r4, #12]
 8003b86:	e7e3      	b.n	8003b50 <__smakebuf_r+0xc>
 8003b88:	4b0d      	ldr	r3, [pc, #52]	; (8003bc0 <__smakebuf_r+0x7c>)
 8003b8a:	62b3      	str	r3, [r6, #40]	; 0x28
 8003b8c:	89a3      	ldrh	r3, [r4, #12]
 8003b8e:	6020      	str	r0, [r4, #0]
 8003b90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003b94:	81a3      	strh	r3, [r4, #12]
 8003b96:	9b00      	ldr	r3, [sp, #0]
 8003b98:	6163      	str	r3, [r4, #20]
 8003b9a:	9b01      	ldr	r3, [sp, #4]
 8003b9c:	6120      	str	r0, [r4, #16]
 8003b9e:	b15b      	cbz	r3, 8003bb8 <__smakebuf_r+0x74>
 8003ba0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003ba4:	4630      	mov	r0, r6
 8003ba6:	f000 fe51 	bl	800484c <_isatty_r>
 8003baa:	b128      	cbz	r0, 8003bb8 <__smakebuf_r+0x74>
 8003bac:	89a3      	ldrh	r3, [r4, #12]
 8003bae:	f023 0303 	bic.w	r3, r3, #3
 8003bb2:	f043 0301 	orr.w	r3, r3, #1
 8003bb6:	81a3      	strh	r3, [r4, #12]
 8003bb8:	89a0      	ldrh	r0, [r4, #12]
 8003bba:	4305      	orrs	r5, r0
 8003bbc:	81a5      	strh	r5, [r4, #12]
 8003bbe:	e7cd      	b.n	8003b5c <__smakebuf_r+0x18>
 8003bc0:	08003955 	.word	0x08003955

08003bc4 <malloc>:
 8003bc4:	4b02      	ldr	r3, [pc, #8]	; (8003bd0 <malloc+0xc>)
 8003bc6:	4601      	mov	r1, r0
 8003bc8:	6818      	ldr	r0, [r3, #0]
 8003bca:	f000 b853 	b.w	8003c74 <_malloc_r>
 8003bce:	bf00      	nop
 8003bd0:	2000000c 	.word	0x2000000c

08003bd4 <_free_r>:
 8003bd4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003bd6:	2900      	cmp	r1, #0
 8003bd8:	d048      	beq.n	8003c6c <_free_r+0x98>
 8003bda:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003bde:	9001      	str	r0, [sp, #4]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	f1a1 0404 	sub.w	r4, r1, #4
 8003be6:	bfb8      	it	lt
 8003be8:	18e4      	addlt	r4, r4, r3
 8003bea:	f000 fe79 	bl	80048e0 <__malloc_lock>
 8003bee:	4a20      	ldr	r2, [pc, #128]	; (8003c70 <_free_r+0x9c>)
 8003bf0:	9801      	ldr	r0, [sp, #4]
 8003bf2:	6813      	ldr	r3, [r2, #0]
 8003bf4:	4615      	mov	r5, r2
 8003bf6:	b933      	cbnz	r3, 8003c06 <_free_r+0x32>
 8003bf8:	6063      	str	r3, [r4, #4]
 8003bfa:	6014      	str	r4, [r2, #0]
 8003bfc:	b003      	add	sp, #12
 8003bfe:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003c02:	f000 be73 	b.w	80048ec <__malloc_unlock>
 8003c06:	42a3      	cmp	r3, r4
 8003c08:	d90b      	bls.n	8003c22 <_free_r+0x4e>
 8003c0a:	6821      	ldr	r1, [r4, #0]
 8003c0c:	1862      	adds	r2, r4, r1
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	bf04      	itt	eq
 8003c12:	681a      	ldreq	r2, [r3, #0]
 8003c14:	685b      	ldreq	r3, [r3, #4]
 8003c16:	6063      	str	r3, [r4, #4]
 8003c18:	bf04      	itt	eq
 8003c1a:	1852      	addeq	r2, r2, r1
 8003c1c:	6022      	streq	r2, [r4, #0]
 8003c1e:	602c      	str	r4, [r5, #0]
 8003c20:	e7ec      	b.n	8003bfc <_free_r+0x28>
 8003c22:	461a      	mov	r2, r3
 8003c24:	685b      	ldr	r3, [r3, #4]
 8003c26:	b10b      	cbz	r3, 8003c2c <_free_r+0x58>
 8003c28:	42a3      	cmp	r3, r4
 8003c2a:	d9fa      	bls.n	8003c22 <_free_r+0x4e>
 8003c2c:	6811      	ldr	r1, [r2, #0]
 8003c2e:	1855      	adds	r5, r2, r1
 8003c30:	42a5      	cmp	r5, r4
 8003c32:	d10b      	bne.n	8003c4c <_free_r+0x78>
 8003c34:	6824      	ldr	r4, [r4, #0]
 8003c36:	4421      	add	r1, r4
 8003c38:	1854      	adds	r4, r2, r1
 8003c3a:	42a3      	cmp	r3, r4
 8003c3c:	6011      	str	r1, [r2, #0]
 8003c3e:	d1dd      	bne.n	8003bfc <_free_r+0x28>
 8003c40:	681c      	ldr	r4, [r3, #0]
 8003c42:	685b      	ldr	r3, [r3, #4]
 8003c44:	6053      	str	r3, [r2, #4]
 8003c46:	4421      	add	r1, r4
 8003c48:	6011      	str	r1, [r2, #0]
 8003c4a:	e7d7      	b.n	8003bfc <_free_r+0x28>
 8003c4c:	d902      	bls.n	8003c54 <_free_r+0x80>
 8003c4e:	230c      	movs	r3, #12
 8003c50:	6003      	str	r3, [r0, #0]
 8003c52:	e7d3      	b.n	8003bfc <_free_r+0x28>
 8003c54:	6825      	ldr	r5, [r4, #0]
 8003c56:	1961      	adds	r1, r4, r5
 8003c58:	428b      	cmp	r3, r1
 8003c5a:	bf04      	itt	eq
 8003c5c:	6819      	ldreq	r1, [r3, #0]
 8003c5e:	685b      	ldreq	r3, [r3, #4]
 8003c60:	6063      	str	r3, [r4, #4]
 8003c62:	bf04      	itt	eq
 8003c64:	1949      	addeq	r1, r1, r5
 8003c66:	6021      	streq	r1, [r4, #0]
 8003c68:	6054      	str	r4, [r2, #4]
 8003c6a:	e7c7      	b.n	8003bfc <_free_r+0x28>
 8003c6c:	b003      	add	sp, #12
 8003c6e:	bd30      	pop	{r4, r5, pc}
 8003c70:	20000094 	.word	0x20000094

08003c74 <_malloc_r>:
 8003c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c76:	1ccd      	adds	r5, r1, #3
 8003c78:	f025 0503 	bic.w	r5, r5, #3
 8003c7c:	3508      	adds	r5, #8
 8003c7e:	2d0c      	cmp	r5, #12
 8003c80:	bf38      	it	cc
 8003c82:	250c      	movcc	r5, #12
 8003c84:	2d00      	cmp	r5, #0
 8003c86:	4606      	mov	r6, r0
 8003c88:	db01      	blt.n	8003c8e <_malloc_r+0x1a>
 8003c8a:	42a9      	cmp	r1, r5
 8003c8c:	d903      	bls.n	8003c96 <_malloc_r+0x22>
 8003c8e:	230c      	movs	r3, #12
 8003c90:	6033      	str	r3, [r6, #0]
 8003c92:	2000      	movs	r0, #0
 8003c94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003c96:	f000 fe23 	bl	80048e0 <__malloc_lock>
 8003c9a:	4921      	ldr	r1, [pc, #132]	; (8003d20 <_malloc_r+0xac>)
 8003c9c:	680a      	ldr	r2, [r1, #0]
 8003c9e:	4614      	mov	r4, r2
 8003ca0:	b99c      	cbnz	r4, 8003cca <_malloc_r+0x56>
 8003ca2:	4f20      	ldr	r7, [pc, #128]	; (8003d24 <_malloc_r+0xb0>)
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	b923      	cbnz	r3, 8003cb2 <_malloc_r+0x3e>
 8003ca8:	4621      	mov	r1, r4
 8003caa:	4630      	mov	r0, r6
 8003cac:	f000 fc86 	bl	80045bc <_sbrk_r>
 8003cb0:	6038      	str	r0, [r7, #0]
 8003cb2:	4629      	mov	r1, r5
 8003cb4:	4630      	mov	r0, r6
 8003cb6:	f000 fc81 	bl	80045bc <_sbrk_r>
 8003cba:	1c43      	adds	r3, r0, #1
 8003cbc:	d123      	bne.n	8003d06 <_malloc_r+0x92>
 8003cbe:	230c      	movs	r3, #12
 8003cc0:	6033      	str	r3, [r6, #0]
 8003cc2:	4630      	mov	r0, r6
 8003cc4:	f000 fe12 	bl	80048ec <__malloc_unlock>
 8003cc8:	e7e3      	b.n	8003c92 <_malloc_r+0x1e>
 8003cca:	6823      	ldr	r3, [r4, #0]
 8003ccc:	1b5b      	subs	r3, r3, r5
 8003cce:	d417      	bmi.n	8003d00 <_malloc_r+0x8c>
 8003cd0:	2b0b      	cmp	r3, #11
 8003cd2:	d903      	bls.n	8003cdc <_malloc_r+0x68>
 8003cd4:	6023      	str	r3, [r4, #0]
 8003cd6:	441c      	add	r4, r3
 8003cd8:	6025      	str	r5, [r4, #0]
 8003cda:	e004      	b.n	8003ce6 <_malloc_r+0x72>
 8003cdc:	6863      	ldr	r3, [r4, #4]
 8003cde:	42a2      	cmp	r2, r4
 8003ce0:	bf0c      	ite	eq
 8003ce2:	600b      	streq	r3, [r1, #0]
 8003ce4:	6053      	strne	r3, [r2, #4]
 8003ce6:	4630      	mov	r0, r6
 8003ce8:	f000 fe00 	bl	80048ec <__malloc_unlock>
 8003cec:	f104 000b 	add.w	r0, r4, #11
 8003cf0:	1d23      	adds	r3, r4, #4
 8003cf2:	f020 0007 	bic.w	r0, r0, #7
 8003cf6:	1ac2      	subs	r2, r0, r3
 8003cf8:	d0cc      	beq.n	8003c94 <_malloc_r+0x20>
 8003cfa:	1a1b      	subs	r3, r3, r0
 8003cfc:	50a3      	str	r3, [r4, r2]
 8003cfe:	e7c9      	b.n	8003c94 <_malloc_r+0x20>
 8003d00:	4622      	mov	r2, r4
 8003d02:	6864      	ldr	r4, [r4, #4]
 8003d04:	e7cc      	b.n	8003ca0 <_malloc_r+0x2c>
 8003d06:	1cc4      	adds	r4, r0, #3
 8003d08:	f024 0403 	bic.w	r4, r4, #3
 8003d0c:	42a0      	cmp	r0, r4
 8003d0e:	d0e3      	beq.n	8003cd8 <_malloc_r+0x64>
 8003d10:	1a21      	subs	r1, r4, r0
 8003d12:	4630      	mov	r0, r6
 8003d14:	f000 fc52 	bl	80045bc <_sbrk_r>
 8003d18:	3001      	adds	r0, #1
 8003d1a:	d1dd      	bne.n	8003cd8 <_malloc_r+0x64>
 8003d1c:	e7cf      	b.n	8003cbe <_malloc_r+0x4a>
 8003d1e:	bf00      	nop
 8003d20:	20000094 	.word	0x20000094
 8003d24:	20000098 	.word	0x20000098

08003d28 <__ssputs_r>:
 8003d28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d2c:	688e      	ldr	r6, [r1, #8]
 8003d2e:	429e      	cmp	r6, r3
 8003d30:	4682      	mov	sl, r0
 8003d32:	460c      	mov	r4, r1
 8003d34:	4690      	mov	r8, r2
 8003d36:	461f      	mov	r7, r3
 8003d38:	d838      	bhi.n	8003dac <__ssputs_r+0x84>
 8003d3a:	898a      	ldrh	r2, [r1, #12]
 8003d3c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003d40:	d032      	beq.n	8003da8 <__ssputs_r+0x80>
 8003d42:	6825      	ldr	r5, [r4, #0]
 8003d44:	6909      	ldr	r1, [r1, #16]
 8003d46:	eba5 0901 	sub.w	r9, r5, r1
 8003d4a:	6965      	ldr	r5, [r4, #20]
 8003d4c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003d50:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003d54:	3301      	adds	r3, #1
 8003d56:	444b      	add	r3, r9
 8003d58:	106d      	asrs	r5, r5, #1
 8003d5a:	429d      	cmp	r5, r3
 8003d5c:	bf38      	it	cc
 8003d5e:	461d      	movcc	r5, r3
 8003d60:	0553      	lsls	r3, r2, #21
 8003d62:	d531      	bpl.n	8003dc8 <__ssputs_r+0xa0>
 8003d64:	4629      	mov	r1, r5
 8003d66:	f7ff ff85 	bl	8003c74 <_malloc_r>
 8003d6a:	4606      	mov	r6, r0
 8003d6c:	b950      	cbnz	r0, 8003d84 <__ssputs_r+0x5c>
 8003d6e:	230c      	movs	r3, #12
 8003d70:	f8ca 3000 	str.w	r3, [sl]
 8003d74:	89a3      	ldrh	r3, [r4, #12]
 8003d76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003d7a:	81a3      	strh	r3, [r4, #12]
 8003d7c:	f04f 30ff 	mov.w	r0, #4294967295
 8003d80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d84:	6921      	ldr	r1, [r4, #16]
 8003d86:	464a      	mov	r2, r9
 8003d88:	f000 fd82 	bl	8004890 <memcpy>
 8003d8c:	89a3      	ldrh	r3, [r4, #12]
 8003d8e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003d92:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d96:	81a3      	strh	r3, [r4, #12]
 8003d98:	6126      	str	r6, [r4, #16]
 8003d9a:	6165      	str	r5, [r4, #20]
 8003d9c:	444e      	add	r6, r9
 8003d9e:	eba5 0509 	sub.w	r5, r5, r9
 8003da2:	6026      	str	r6, [r4, #0]
 8003da4:	60a5      	str	r5, [r4, #8]
 8003da6:	463e      	mov	r6, r7
 8003da8:	42be      	cmp	r6, r7
 8003daa:	d900      	bls.n	8003dae <__ssputs_r+0x86>
 8003dac:	463e      	mov	r6, r7
 8003dae:	4632      	mov	r2, r6
 8003db0:	6820      	ldr	r0, [r4, #0]
 8003db2:	4641      	mov	r1, r8
 8003db4:	f000 fd7a 	bl	80048ac <memmove>
 8003db8:	68a3      	ldr	r3, [r4, #8]
 8003dba:	6822      	ldr	r2, [r4, #0]
 8003dbc:	1b9b      	subs	r3, r3, r6
 8003dbe:	4432      	add	r2, r6
 8003dc0:	60a3      	str	r3, [r4, #8]
 8003dc2:	6022      	str	r2, [r4, #0]
 8003dc4:	2000      	movs	r0, #0
 8003dc6:	e7db      	b.n	8003d80 <__ssputs_r+0x58>
 8003dc8:	462a      	mov	r2, r5
 8003dca:	f000 fd95 	bl	80048f8 <_realloc_r>
 8003dce:	4606      	mov	r6, r0
 8003dd0:	2800      	cmp	r0, #0
 8003dd2:	d1e1      	bne.n	8003d98 <__ssputs_r+0x70>
 8003dd4:	6921      	ldr	r1, [r4, #16]
 8003dd6:	4650      	mov	r0, sl
 8003dd8:	f7ff fefc 	bl	8003bd4 <_free_r>
 8003ddc:	e7c7      	b.n	8003d6e <__ssputs_r+0x46>
	...

08003de0 <_svfiprintf_r>:
 8003de0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003de4:	4698      	mov	r8, r3
 8003de6:	898b      	ldrh	r3, [r1, #12]
 8003de8:	061b      	lsls	r3, r3, #24
 8003dea:	b09d      	sub	sp, #116	; 0x74
 8003dec:	4607      	mov	r7, r0
 8003dee:	460d      	mov	r5, r1
 8003df0:	4614      	mov	r4, r2
 8003df2:	d50e      	bpl.n	8003e12 <_svfiprintf_r+0x32>
 8003df4:	690b      	ldr	r3, [r1, #16]
 8003df6:	b963      	cbnz	r3, 8003e12 <_svfiprintf_r+0x32>
 8003df8:	2140      	movs	r1, #64	; 0x40
 8003dfa:	f7ff ff3b 	bl	8003c74 <_malloc_r>
 8003dfe:	6028      	str	r0, [r5, #0]
 8003e00:	6128      	str	r0, [r5, #16]
 8003e02:	b920      	cbnz	r0, 8003e0e <_svfiprintf_r+0x2e>
 8003e04:	230c      	movs	r3, #12
 8003e06:	603b      	str	r3, [r7, #0]
 8003e08:	f04f 30ff 	mov.w	r0, #4294967295
 8003e0c:	e0d1      	b.n	8003fb2 <_svfiprintf_r+0x1d2>
 8003e0e:	2340      	movs	r3, #64	; 0x40
 8003e10:	616b      	str	r3, [r5, #20]
 8003e12:	2300      	movs	r3, #0
 8003e14:	9309      	str	r3, [sp, #36]	; 0x24
 8003e16:	2320      	movs	r3, #32
 8003e18:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003e1c:	f8cd 800c 	str.w	r8, [sp, #12]
 8003e20:	2330      	movs	r3, #48	; 0x30
 8003e22:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8003fcc <_svfiprintf_r+0x1ec>
 8003e26:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003e2a:	f04f 0901 	mov.w	r9, #1
 8003e2e:	4623      	mov	r3, r4
 8003e30:	469a      	mov	sl, r3
 8003e32:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003e36:	b10a      	cbz	r2, 8003e3c <_svfiprintf_r+0x5c>
 8003e38:	2a25      	cmp	r2, #37	; 0x25
 8003e3a:	d1f9      	bne.n	8003e30 <_svfiprintf_r+0x50>
 8003e3c:	ebba 0b04 	subs.w	fp, sl, r4
 8003e40:	d00b      	beq.n	8003e5a <_svfiprintf_r+0x7a>
 8003e42:	465b      	mov	r3, fp
 8003e44:	4622      	mov	r2, r4
 8003e46:	4629      	mov	r1, r5
 8003e48:	4638      	mov	r0, r7
 8003e4a:	f7ff ff6d 	bl	8003d28 <__ssputs_r>
 8003e4e:	3001      	adds	r0, #1
 8003e50:	f000 80aa 	beq.w	8003fa8 <_svfiprintf_r+0x1c8>
 8003e54:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003e56:	445a      	add	r2, fp
 8003e58:	9209      	str	r2, [sp, #36]	; 0x24
 8003e5a:	f89a 3000 	ldrb.w	r3, [sl]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	f000 80a2 	beq.w	8003fa8 <_svfiprintf_r+0x1c8>
 8003e64:	2300      	movs	r3, #0
 8003e66:	f04f 32ff 	mov.w	r2, #4294967295
 8003e6a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003e6e:	f10a 0a01 	add.w	sl, sl, #1
 8003e72:	9304      	str	r3, [sp, #16]
 8003e74:	9307      	str	r3, [sp, #28]
 8003e76:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003e7a:	931a      	str	r3, [sp, #104]	; 0x68
 8003e7c:	4654      	mov	r4, sl
 8003e7e:	2205      	movs	r2, #5
 8003e80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003e84:	4851      	ldr	r0, [pc, #324]	; (8003fcc <_svfiprintf_r+0x1ec>)
 8003e86:	f7fc f9a3 	bl	80001d0 <memchr>
 8003e8a:	9a04      	ldr	r2, [sp, #16]
 8003e8c:	b9d8      	cbnz	r0, 8003ec6 <_svfiprintf_r+0xe6>
 8003e8e:	06d0      	lsls	r0, r2, #27
 8003e90:	bf44      	itt	mi
 8003e92:	2320      	movmi	r3, #32
 8003e94:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003e98:	0711      	lsls	r1, r2, #28
 8003e9a:	bf44      	itt	mi
 8003e9c:	232b      	movmi	r3, #43	; 0x2b
 8003e9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003ea2:	f89a 3000 	ldrb.w	r3, [sl]
 8003ea6:	2b2a      	cmp	r3, #42	; 0x2a
 8003ea8:	d015      	beq.n	8003ed6 <_svfiprintf_r+0xf6>
 8003eaa:	9a07      	ldr	r2, [sp, #28]
 8003eac:	4654      	mov	r4, sl
 8003eae:	2000      	movs	r0, #0
 8003eb0:	f04f 0c0a 	mov.w	ip, #10
 8003eb4:	4621      	mov	r1, r4
 8003eb6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003eba:	3b30      	subs	r3, #48	; 0x30
 8003ebc:	2b09      	cmp	r3, #9
 8003ebe:	d94e      	bls.n	8003f5e <_svfiprintf_r+0x17e>
 8003ec0:	b1b0      	cbz	r0, 8003ef0 <_svfiprintf_r+0x110>
 8003ec2:	9207      	str	r2, [sp, #28]
 8003ec4:	e014      	b.n	8003ef0 <_svfiprintf_r+0x110>
 8003ec6:	eba0 0308 	sub.w	r3, r0, r8
 8003eca:	fa09 f303 	lsl.w	r3, r9, r3
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	9304      	str	r3, [sp, #16]
 8003ed2:	46a2      	mov	sl, r4
 8003ed4:	e7d2      	b.n	8003e7c <_svfiprintf_r+0x9c>
 8003ed6:	9b03      	ldr	r3, [sp, #12]
 8003ed8:	1d19      	adds	r1, r3, #4
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	9103      	str	r1, [sp, #12]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	bfbb      	ittet	lt
 8003ee2:	425b      	neglt	r3, r3
 8003ee4:	f042 0202 	orrlt.w	r2, r2, #2
 8003ee8:	9307      	strge	r3, [sp, #28]
 8003eea:	9307      	strlt	r3, [sp, #28]
 8003eec:	bfb8      	it	lt
 8003eee:	9204      	strlt	r2, [sp, #16]
 8003ef0:	7823      	ldrb	r3, [r4, #0]
 8003ef2:	2b2e      	cmp	r3, #46	; 0x2e
 8003ef4:	d10c      	bne.n	8003f10 <_svfiprintf_r+0x130>
 8003ef6:	7863      	ldrb	r3, [r4, #1]
 8003ef8:	2b2a      	cmp	r3, #42	; 0x2a
 8003efa:	d135      	bne.n	8003f68 <_svfiprintf_r+0x188>
 8003efc:	9b03      	ldr	r3, [sp, #12]
 8003efe:	1d1a      	adds	r2, r3, #4
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	9203      	str	r2, [sp, #12]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	bfb8      	it	lt
 8003f08:	f04f 33ff 	movlt.w	r3, #4294967295
 8003f0c:	3402      	adds	r4, #2
 8003f0e:	9305      	str	r3, [sp, #20]
 8003f10:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8003fdc <_svfiprintf_r+0x1fc>
 8003f14:	7821      	ldrb	r1, [r4, #0]
 8003f16:	2203      	movs	r2, #3
 8003f18:	4650      	mov	r0, sl
 8003f1a:	f7fc f959 	bl	80001d0 <memchr>
 8003f1e:	b140      	cbz	r0, 8003f32 <_svfiprintf_r+0x152>
 8003f20:	2340      	movs	r3, #64	; 0x40
 8003f22:	eba0 000a 	sub.w	r0, r0, sl
 8003f26:	fa03 f000 	lsl.w	r0, r3, r0
 8003f2a:	9b04      	ldr	r3, [sp, #16]
 8003f2c:	4303      	orrs	r3, r0
 8003f2e:	3401      	adds	r4, #1
 8003f30:	9304      	str	r3, [sp, #16]
 8003f32:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003f36:	4826      	ldr	r0, [pc, #152]	; (8003fd0 <_svfiprintf_r+0x1f0>)
 8003f38:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003f3c:	2206      	movs	r2, #6
 8003f3e:	f7fc f947 	bl	80001d0 <memchr>
 8003f42:	2800      	cmp	r0, #0
 8003f44:	d038      	beq.n	8003fb8 <_svfiprintf_r+0x1d8>
 8003f46:	4b23      	ldr	r3, [pc, #140]	; (8003fd4 <_svfiprintf_r+0x1f4>)
 8003f48:	bb1b      	cbnz	r3, 8003f92 <_svfiprintf_r+0x1b2>
 8003f4a:	9b03      	ldr	r3, [sp, #12]
 8003f4c:	3307      	adds	r3, #7
 8003f4e:	f023 0307 	bic.w	r3, r3, #7
 8003f52:	3308      	adds	r3, #8
 8003f54:	9303      	str	r3, [sp, #12]
 8003f56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003f58:	4433      	add	r3, r6
 8003f5a:	9309      	str	r3, [sp, #36]	; 0x24
 8003f5c:	e767      	b.n	8003e2e <_svfiprintf_r+0x4e>
 8003f5e:	fb0c 3202 	mla	r2, ip, r2, r3
 8003f62:	460c      	mov	r4, r1
 8003f64:	2001      	movs	r0, #1
 8003f66:	e7a5      	b.n	8003eb4 <_svfiprintf_r+0xd4>
 8003f68:	2300      	movs	r3, #0
 8003f6a:	3401      	adds	r4, #1
 8003f6c:	9305      	str	r3, [sp, #20]
 8003f6e:	4619      	mov	r1, r3
 8003f70:	f04f 0c0a 	mov.w	ip, #10
 8003f74:	4620      	mov	r0, r4
 8003f76:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003f7a:	3a30      	subs	r2, #48	; 0x30
 8003f7c:	2a09      	cmp	r2, #9
 8003f7e:	d903      	bls.n	8003f88 <_svfiprintf_r+0x1a8>
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d0c5      	beq.n	8003f10 <_svfiprintf_r+0x130>
 8003f84:	9105      	str	r1, [sp, #20]
 8003f86:	e7c3      	b.n	8003f10 <_svfiprintf_r+0x130>
 8003f88:	fb0c 2101 	mla	r1, ip, r1, r2
 8003f8c:	4604      	mov	r4, r0
 8003f8e:	2301      	movs	r3, #1
 8003f90:	e7f0      	b.n	8003f74 <_svfiprintf_r+0x194>
 8003f92:	ab03      	add	r3, sp, #12
 8003f94:	9300      	str	r3, [sp, #0]
 8003f96:	462a      	mov	r2, r5
 8003f98:	4b0f      	ldr	r3, [pc, #60]	; (8003fd8 <_svfiprintf_r+0x1f8>)
 8003f9a:	a904      	add	r1, sp, #16
 8003f9c:	4638      	mov	r0, r7
 8003f9e:	f3af 8000 	nop.w
 8003fa2:	1c42      	adds	r2, r0, #1
 8003fa4:	4606      	mov	r6, r0
 8003fa6:	d1d6      	bne.n	8003f56 <_svfiprintf_r+0x176>
 8003fa8:	89ab      	ldrh	r3, [r5, #12]
 8003faa:	065b      	lsls	r3, r3, #25
 8003fac:	f53f af2c 	bmi.w	8003e08 <_svfiprintf_r+0x28>
 8003fb0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003fb2:	b01d      	add	sp, #116	; 0x74
 8003fb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003fb8:	ab03      	add	r3, sp, #12
 8003fba:	9300      	str	r3, [sp, #0]
 8003fbc:	462a      	mov	r2, r5
 8003fbe:	4b06      	ldr	r3, [pc, #24]	; (8003fd8 <_svfiprintf_r+0x1f8>)
 8003fc0:	a904      	add	r1, sp, #16
 8003fc2:	4638      	mov	r0, r7
 8003fc4:	f000 f9d4 	bl	8004370 <_printf_i>
 8003fc8:	e7eb      	b.n	8003fa2 <_svfiprintf_r+0x1c2>
 8003fca:	bf00      	nop
 8003fcc:	08004a98 	.word	0x08004a98
 8003fd0:	08004aa2 	.word	0x08004aa2
 8003fd4:	00000000 	.word	0x00000000
 8003fd8:	08003d29 	.word	0x08003d29
 8003fdc:	08004a9e 	.word	0x08004a9e

08003fe0 <__sfputc_r>:
 8003fe0:	6893      	ldr	r3, [r2, #8]
 8003fe2:	3b01      	subs	r3, #1
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	b410      	push	{r4}
 8003fe8:	6093      	str	r3, [r2, #8]
 8003fea:	da08      	bge.n	8003ffe <__sfputc_r+0x1e>
 8003fec:	6994      	ldr	r4, [r2, #24]
 8003fee:	42a3      	cmp	r3, r4
 8003ff0:	db01      	blt.n	8003ff6 <__sfputc_r+0x16>
 8003ff2:	290a      	cmp	r1, #10
 8003ff4:	d103      	bne.n	8003ffe <__sfputc_r+0x1e>
 8003ff6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003ffa:	f000 bb33 	b.w	8004664 <__swbuf_r>
 8003ffe:	6813      	ldr	r3, [r2, #0]
 8004000:	1c58      	adds	r0, r3, #1
 8004002:	6010      	str	r0, [r2, #0]
 8004004:	7019      	strb	r1, [r3, #0]
 8004006:	4608      	mov	r0, r1
 8004008:	f85d 4b04 	ldr.w	r4, [sp], #4
 800400c:	4770      	bx	lr

0800400e <__sfputs_r>:
 800400e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004010:	4606      	mov	r6, r0
 8004012:	460f      	mov	r7, r1
 8004014:	4614      	mov	r4, r2
 8004016:	18d5      	adds	r5, r2, r3
 8004018:	42ac      	cmp	r4, r5
 800401a:	d101      	bne.n	8004020 <__sfputs_r+0x12>
 800401c:	2000      	movs	r0, #0
 800401e:	e007      	b.n	8004030 <__sfputs_r+0x22>
 8004020:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004024:	463a      	mov	r2, r7
 8004026:	4630      	mov	r0, r6
 8004028:	f7ff ffda 	bl	8003fe0 <__sfputc_r>
 800402c:	1c43      	adds	r3, r0, #1
 800402e:	d1f3      	bne.n	8004018 <__sfputs_r+0xa>
 8004030:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004034 <_vfiprintf_r>:
 8004034:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004038:	460d      	mov	r5, r1
 800403a:	b09d      	sub	sp, #116	; 0x74
 800403c:	4614      	mov	r4, r2
 800403e:	4698      	mov	r8, r3
 8004040:	4606      	mov	r6, r0
 8004042:	b118      	cbz	r0, 800404c <_vfiprintf_r+0x18>
 8004044:	6983      	ldr	r3, [r0, #24]
 8004046:	b90b      	cbnz	r3, 800404c <_vfiprintf_r+0x18>
 8004048:	f7ff fcb8 	bl	80039bc <__sinit>
 800404c:	4b89      	ldr	r3, [pc, #548]	; (8004274 <_vfiprintf_r+0x240>)
 800404e:	429d      	cmp	r5, r3
 8004050:	d11b      	bne.n	800408a <_vfiprintf_r+0x56>
 8004052:	6875      	ldr	r5, [r6, #4]
 8004054:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004056:	07d9      	lsls	r1, r3, #31
 8004058:	d405      	bmi.n	8004066 <_vfiprintf_r+0x32>
 800405a:	89ab      	ldrh	r3, [r5, #12]
 800405c:	059a      	lsls	r2, r3, #22
 800405e:	d402      	bmi.n	8004066 <_vfiprintf_r+0x32>
 8004060:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004062:	f7ff fd49 	bl	8003af8 <__retarget_lock_acquire_recursive>
 8004066:	89ab      	ldrh	r3, [r5, #12]
 8004068:	071b      	lsls	r3, r3, #28
 800406a:	d501      	bpl.n	8004070 <_vfiprintf_r+0x3c>
 800406c:	692b      	ldr	r3, [r5, #16]
 800406e:	b9eb      	cbnz	r3, 80040ac <_vfiprintf_r+0x78>
 8004070:	4629      	mov	r1, r5
 8004072:	4630      	mov	r0, r6
 8004074:	f000 fb5a 	bl	800472c <__swsetup_r>
 8004078:	b1c0      	cbz	r0, 80040ac <_vfiprintf_r+0x78>
 800407a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800407c:	07dc      	lsls	r4, r3, #31
 800407e:	d50e      	bpl.n	800409e <_vfiprintf_r+0x6a>
 8004080:	f04f 30ff 	mov.w	r0, #4294967295
 8004084:	b01d      	add	sp, #116	; 0x74
 8004086:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800408a:	4b7b      	ldr	r3, [pc, #492]	; (8004278 <_vfiprintf_r+0x244>)
 800408c:	429d      	cmp	r5, r3
 800408e:	d101      	bne.n	8004094 <_vfiprintf_r+0x60>
 8004090:	68b5      	ldr	r5, [r6, #8]
 8004092:	e7df      	b.n	8004054 <_vfiprintf_r+0x20>
 8004094:	4b79      	ldr	r3, [pc, #484]	; (800427c <_vfiprintf_r+0x248>)
 8004096:	429d      	cmp	r5, r3
 8004098:	bf08      	it	eq
 800409a:	68f5      	ldreq	r5, [r6, #12]
 800409c:	e7da      	b.n	8004054 <_vfiprintf_r+0x20>
 800409e:	89ab      	ldrh	r3, [r5, #12]
 80040a0:	0598      	lsls	r0, r3, #22
 80040a2:	d4ed      	bmi.n	8004080 <_vfiprintf_r+0x4c>
 80040a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80040a6:	f7ff fd28 	bl	8003afa <__retarget_lock_release_recursive>
 80040aa:	e7e9      	b.n	8004080 <_vfiprintf_r+0x4c>
 80040ac:	2300      	movs	r3, #0
 80040ae:	9309      	str	r3, [sp, #36]	; 0x24
 80040b0:	2320      	movs	r3, #32
 80040b2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80040b6:	f8cd 800c 	str.w	r8, [sp, #12]
 80040ba:	2330      	movs	r3, #48	; 0x30
 80040bc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8004280 <_vfiprintf_r+0x24c>
 80040c0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80040c4:	f04f 0901 	mov.w	r9, #1
 80040c8:	4623      	mov	r3, r4
 80040ca:	469a      	mov	sl, r3
 80040cc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80040d0:	b10a      	cbz	r2, 80040d6 <_vfiprintf_r+0xa2>
 80040d2:	2a25      	cmp	r2, #37	; 0x25
 80040d4:	d1f9      	bne.n	80040ca <_vfiprintf_r+0x96>
 80040d6:	ebba 0b04 	subs.w	fp, sl, r4
 80040da:	d00b      	beq.n	80040f4 <_vfiprintf_r+0xc0>
 80040dc:	465b      	mov	r3, fp
 80040de:	4622      	mov	r2, r4
 80040e0:	4629      	mov	r1, r5
 80040e2:	4630      	mov	r0, r6
 80040e4:	f7ff ff93 	bl	800400e <__sfputs_r>
 80040e8:	3001      	adds	r0, #1
 80040ea:	f000 80aa 	beq.w	8004242 <_vfiprintf_r+0x20e>
 80040ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80040f0:	445a      	add	r2, fp
 80040f2:	9209      	str	r2, [sp, #36]	; 0x24
 80040f4:	f89a 3000 	ldrb.w	r3, [sl]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	f000 80a2 	beq.w	8004242 <_vfiprintf_r+0x20e>
 80040fe:	2300      	movs	r3, #0
 8004100:	f04f 32ff 	mov.w	r2, #4294967295
 8004104:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004108:	f10a 0a01 	add.w	sl, sl, #1
 800410c:	9304      	str	r3, [sp, #16]
 800410e:	9307      	str	r3, [sp, #28]
 8004110:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004114:	931a      	str	r3, [sp, #104]	; 0x68
 8004116:	4654      	mov	r4, sl
 8004118:	2205      	movs	r2, #5
 800411a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800411e:	4858      	ldr	r0, [pc, #352]	; (8004280 <_vfiprintf_r+0x24c>)
 8004120:	f7fc f856 	bl	80001d0 <memchr>
 8004124:	9a04      	ldr	r2, [sp, #16]
 8004126:	b9d8      	cbnz	r0, 8004160 <_vfiprintf_r+0x12c>
 8004128:	06d1      	lsls	r1, r2, #27
 800412a:	bf44      	itt	mi
 800412c:	2320      	movmi	r3, #32
 800412e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004132:	0713      	lsls	r3, r2, #28
 8004134:	bf44      	itt	mi
 8004136:	232b      	movmi	r3, #43	; 0x2b
 8004138:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800413c:	f89a 3000 	ldrb.w	r3, [sl]
 8004140:	2b2a      	cmp	r3, #42	; 0x2a
 8004142:	d015      	beq.n	8004170 <_vfiprintf_r+0x13c>
 8004144:	9a07      	ldr	r2, [sp, #28]
 8004146:	4654      	mov	r4, sl
 8004148:	2000      	movs	r0, #0
 800414a:	f04f 0c0a 	mov.w	ip, #10
 800414e:	4621      	mov	r1, r4
 8004150:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004154:	3b30      	subs	r3, #48	; 0x30
 8004156:	2b09      	cmp	r3, #9
 8004158:	d94e      	bls.n	80041f8 <_vfiprintf_r+0x1c4>
 800415a:	b1b0      	cbz	r0, 800418a <_vfiprintf_r+0x156>
 800415c:	9207      	str	r2, [sp, #28]
 800415e:	e014      	b.n	800418a <_vfiprintf_r+0x156>
 8004160:	eba0 0308 	sub.w	r3, r0, r8
 8004164:	fa09 f303 	lsl.w	r3, r9, r3
 8004168:	4313      	orrs	r3, r2
 800416a:	9304      	str	r3, [sp, #16]
 800416c:	46a2      	mov	sl, r4
 800416e:	e7d2      	b.n	8004116 <_vfiprintf_r+0xe2>
 8004170:	9b03      	ldr	r3, [sp, #12]
 8004172:	1d19      	adds	r1, r3, #4
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	9103      	str	r1, [sp, #12]
 8004178:	2b00      	cmp	r3, #0
 800417a:	bfbb      	ittet	lt
 800417c:	425b      	neglt	r3, r3
 800417e:	f042 0202 	orrlt.w	r2, r2, #2
 8004182:	9307      	strge	r3, [sp, #28]
 8004184:	9307      	strlt	r3, [sp, #28]
 8004186:	bfb8      	it	lt
 8004188:	9204      	strlt	r2, [sp, #16]
 800418a:	7823      	ldrb	r3, [r4, #0]
 800418c:	2b2e      	cmp	r3, #46	; 0x2e
 800418e:	d10c      	bne.n	80041aa <_vfiprintf_r+0x176>
 8004190:	7863      	ldrb	r3, [r4, #1]
 8004192:	2b2a      	cmp	r3, #42	; 0x2a
 8004194:	d135      	bne.n	8004202 <_vfiprintf_r+0x1ce>
 8004196:	9b03      	ldr	r3, [sp, #12]
 8004198:	1d1a      	adds	r2, r3, #4
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	9203      	str	r2, [sp, #12]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	bfb8      	it	lt
 80041a2:	f04f 33ff 	movlt.w	r3, #4294967295
 80041a6:	3402      	adds	r4, #2
 80041a8:	9305      	str	r3, [sp, #20]
 80041aa:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8004290 <_vfiprintf_r+0x25c>
 80041ae:	7821      	ldrb	r1, [r4, #0]
 80041b0:	2203      	movs	r2, #3
 80041b2:	4650      	mov	r0, sl
 80041b4:	f7fc f80c 	bl	80001d0 <memchr>
 80041b8:	b140      	cbz	r0, 80041cc <_vfiprintf_r+0x198>
 80041ba:	2340      	movs	r3, #64	; 0x40
 80041bc:	eba0 000a 	sub.w	r0, r0, sl
 80041c0:	fa03 f000 	lsl.w	r0, r3, r0
 80041c4:	9b04      	ldr	r3, [sp, #16]
 80041c6:	4303      	orrs	r3, r0
 80041c8:	3401      	adds	r4, #1
 80041ca:	9304      	str	r3, [sp, #16]
 80041cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80041d0:	482c      	ldr	r0, [pc, #176]	; (8004284 <_vfiprintf_r+0x250>)
 80041d2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80041d6:	2206      	movs	r2, #6
 80041d8:	f7fb fffa 	bl	80001d0 <memchr>
 80041dc:	2800      	cmp	r0, #0
 80041de:	d03f      	beq.n	8004260 <_vfiprintf_r+0x22c>
 80041e0:	4b29      	ldr	r3, [pc, #164]	; (8004288 <_vfiprintf_r+0x254>)
 80041e2:	bb1b      	cbnz	r3, 800422c <_vfiprintf_r+0x1f8>
 80041e4:	9b03      	ldr	r3, [sp, #12]
 80041e6:	3307      	adds	r3, #7
 80041e8:	f023 0307 	bic.w	r3, r3, #7
 80041ec:	3308      	adds	r3, #8
 80041ee:	9303      	str	r3, [sp, #12]
 80041f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80041f2:	443b      	add	r3, r7
 80041f4:	9309      	str	r3, [sp, #36]	; 0x24
 80041f6:	e767      	b.n	80040c8 <_vfiprintf_r+0x94>
 80041f8:	fb0c 3202 	mla	r2, ip, r2, r3
 80041fc:	460c      	mov	r4, r1
 80041fe:	2001      	movs	r0, #1
 8004200:	e7a5      	b.n	800414e <_vfiprintf_r+0x11a>
 8004202:	2300      	movs	r3, #0
 8004204:	3401      	adds	r4, #1
 8004206:	9305      	str	r3, [sp, #20]
 8004208:	4619      	mov	r1, r3
 800420a:	f04f 0c0a 	mov.w	ip, #10
 800420e:	4620      	mov	r0, r4
 8004210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004214:	3a30      	subs	r2, #48	; 0x30
 8004216:	2a09      	cmp	r2, #9
 8004218:	d903      	bls.n	8004222 <_vfiprintf_r+0x1ee>
 800421a:	2b00      	cmp	r3, #0
 800421c:	d0c5      	beq.n	80041aa <_vfiprintf_r+0x176>
 800421e:	9105      	str	r1, [sp, #20]
 8004220:	e7c3      	b.n	80041aa <_vfiprintf_r+0x176>
 8004222:	fb0c 2101 	mla	r1, ip, r1, r2
 8004226:	4604      	mov	r4, r0
 8004228:	2301      	movs	r3, #1
 800422a:	e7f0      	b.n	800420e <_vfiprintf_r+0x1da>
 800422c:	ab03      	add	r3, sp, #12
 800422e:	9300      	str	r3, [sp, #0]
 8004230:	462a      	mov	r2, r5
 8004232:	4b16      	ldr	r3, [pc, #88]	; (800428c <_vfiprintf_r+0x258>)
 8004234:	a904      	add	r1, sp, #16
 8004236:	4630      	mov	r0, r6
 8004238:	f3af 8000 	nop.w
 800423c:	4607      	mov	r7, r0
 800423e:	1c78      	adds	r0, r7, #1
 8004240:	d1d6      	bne.n	80041f0 <_vfiprintf_r+0x1bc>
 8004242:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004244:	07d9      	lsls	r1, r3, #31
 8004246:	d405      	bmi.n	8004254 <_vfiprintf_r+0x220>
 8004248:	89ab      	ldrh	r3, [r5, #12]
 800424a:	059a      	lsls	r2, r3, #22
 800424c:	d402      	bmi.n	8004254 <_vfiprintf_r+0x220>
 800424e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004250:	f7ff fc53 	bl	8003afa <__retarget_lock_release_recursive>
 8004254:	89ab      	ldrh	r3, [r5, #12]
 8004256:	065b      	lsls	r3, r3, #25
 8004258:	f53f af12 	bmi.w	8004080 <_vfiprintf_r+0x4c>
 800425c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800425e:	e711      	b.n	8004084 <_vfiprintf_r+0x50>
 8004260:	ab03      	add	r3, sp, #12
 8004262:	9300      	str	r3, [sp, #0]
 8004264:	462a      	mov	r2, r5
 8004266:	4b09      	ldr	r3, [pc, #36]	; (800428c <_vfiprintf_r+0x258>)
 8004268:	a904      	add	r1, sp, #16
 800426a:	4630      	mov	r0, r6
 800426c:	f000 f880 	bl	8004370 <_printf_i>
 8004270:	e7e4      	b.n	800423c <_vfiprintf_r+0x208>
 8004272:	bf00      	nop
 8004274:	08004a58 	.word	0x08004a58
 8004278:	08004a78 	.word	0x08004a78
 800427c:	08004a38 	.word	0x08004a38
 8004280:	08004a98 	.word	0x08004a98
 8004284:	08004aa2 	.word	0x08004aa2
 8004288:	00000000 	.word	0x00000000
 800428c:	0800400f 	.word	0x0800400f
 8004290:	08004a9e 	.word	0x08004a9e

08004294 <_printf_common>:
 8004294:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004298:	4616      	mov	r6, r2
 800429a:	4699      	mov	r9, r3
 800429c:	688a      	ldr	r2, [r1, #8]
 800429e:	690b      	ldr	r3, [r1, #16]
 80042a0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80042a4:	4293      	cmp	r3, r2
 80042a6:	bfb8      	it	lt
 80042a8:	4613      	movlt	r3, r2
 80042aa:	6033      	str	r3, [r6, #0]
 80042ac:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80042b0:	4607      	mov	r7, r0
 80042b2:	460c      	mov	r4, r1
 80042b4:	b10a      	cbz	r2, 80042ba <_printf_common+0x26>
 80042b6:	3301      	adds	r3, #1
 80042b8:	6033      	str	r3, [r6, #0]
 80042ba:	6823      	ldr	r3, [r4, #0]
 80042bc:	0699      	lsls	r1, r3, #26
 80042be:	bf42      	ittt	mi
 80042c0:	6833      	ldrmi	r3, [r6, #0]
 80042c2:	3302      	addmi	r3, #2
 80042c4:	6033      	strmi	r3, [r6, #0]
 80042c6:	6825      	ldr	r5, [r4, #0]
 80042c8:	f015 0506 	ands.w	r5, r5, #6
 80042cc:	d106      	bne.n	80042dc <_printf_common+0x48>
 80042ce:	f104 0a19 	add.w	sl, r4, #25
 80042d2:	68e3      	ldr	r3, [r4, #12]
 80042d4:	6832      	ldr	r2, [r6, #0]
 80042d6:	1a9b      	subs	r3, r3, r2
 80042d8:	42ab      	cmp	r3, r5
 80042da:	dc26      	bgt.n	800432a <_printf_common+0x96>
 80042dc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80042e0:	1e13      	subs	r3, r2, #0
 80042e2:	6822      	ldr	r2, [r4, #0]
 80042e4:	bf18      	it	ne
 80042e6:	2301      	movne	r3, #1
 80042e8:	0692      	lsls	r2, r2, #26
 80042ea:	d42b      	bmi.n	8004344 <_printf_common+0xb0>
 80042ec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80042f0:	4649      	mov	r1, r9
 80042f2:	4638      	mov	r0, r7
 80042f4:	47c0      	blx	r8
 80042f6:	3001      	adds	r0, #1
 80042f8:	d01e      	beq.n	8004338 <_printf_common+0xa4>
 80042fa:	6823      	ldr	r3, [r4, #0]
 80042fc:	68e5      	ldr	r5, [r4, #12]
 80042fe:	6832      	ldr	r2, [r6, #0]
 8004300:	f003 0306 	and.w	r3, r3, #6
 8004304:	2b04      	cmp	r3, #4
 8004306:	bf08      	it	eq
 8004308:	1aad      	subeq	r5, r5, r2
 800430a:	68a3      	ldr	r3, [r4, #8]
 800430c:	6922      	ldr	r2, [r4, #16]
 800430e:	bf0c      	ite	eq
 8004310:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004314:	2500      	movne	r5, #0
 8004316:	4293      	cmp	r3, r2
 8004318:	bfc4      	itt	gt
 800431a:	1a9b      	subgt	r3, r3, r2
 800431c:	18ed      	addgt	r5, r5, r3
 800431e:	2600      	movs	r6, #0
 8004320:	341a      	adds	r4, #26
 8004322:	42b5      	cmp	r5, r6
 8004324:	d11a      	bne.n	800435c <_printf_common+0xc8>
 8004326:	2000      	movs	r0, #0
 8004328:	e008      	b.n	800433c <_printf_common+0xa8>
 800432a:	2301      	movs	r3, #1
 800432c:	4652      	mov	r2, sl
 800432e:	4649      	mov	r1, r9
 8004330:	4638      	mov	r0, r7
 8004332:	47c0      	blx	r8
 8004334:	3001      	adds	r0, #1
 8004336:	d103      	bne.n	8004340 <_printf_common+0xac>
 8004338:	f04f 30ff 	mov.w	r0, #4294967295
 800433c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004340:	3501      	adds	r5, #1
 8004342:	e7c6      	b.n	80042d2 <_printf_common+0x3e>
 8004344:	18e1      	adds	r1, r4, r3
 8004346:	1c5a      	adds	r2, r3, #1
 8004348:	2030      	movs	r0, #48	; 0x30
 800434a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800434e:	4422      	add	r2, r4
 8004350:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004354:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004358:	3302      	adds	r3, #2
 800435a:	e7c7      	b.n	80042ec <_printf_common+0x58>
 800435c:	2301      	movs	r3, #1
 800435e:	4622      	mov	r2, r4
 8004360:	4649      	mov	r1, r9
 8004362:	4638      	mov	r0, r7
 8004364:	47c0      	blx	r8
 8004366:	3001      	adds	r0, #1
 8004368:	d0e6      	beq.n	8004338 <_printf_common+0xa4>
 800436a:	3601      	adds	r6, #1
 800436c:	e7d9      	b.n	8004322 <_printf_common+0x8e>
	...

08004370 <_printf_i>:
 8004370:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004374:	460c      	mov	r4, r1
 8004376:	4691      	mov	r9, r2
 8004378:	7e27      	ldrb	r7, [r4, #24]
 800437a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800437c:	2f78      	cmp	r7, #120	; 0x78
 800437e:	4680      	mov	r8, r0
 8004380:	469a      	mov	sl, r3
 8004382:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004386:	d807      	bhi.n	8004398 <_printf_i+0x28>
 8004388:	2f62      	cmp	r7, #98	; 0x62
 800438a:	d80a      	bhi.n	80043a2 <_printf_i+0x32>
 800438c:	2f00      	cmp	r7, #0
 800438e:	f000 80d8 	beq.w	8004542 <_printf_i+0x1d2>
 8004392:	2f58      	cmp	r7, #88	; 0x58
 8004394:	f000 80a3 	beq.w	80044de <_printf_i+0x16e>
 8004398:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800439c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80043a0:	e03a      	b.n	8004418 <_printf_i+0xa8>
 80043a2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80043a6:	2b15      	cmp	r3, #21
 80043a8:	d8f6      	bhi.n	8004398 <_printf_i+0x28>
 80043aa:	a001      	add	r0, pc, #4	; (adr r0, 80043b0 <_printf_i+0x40>)
 80043ac:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80043b0:	08004409 	.word	0x08004409
 80043b4:	0800441d 	.word	0x0800441d
 80043b8:	08004399 	.word	0x08004399
 80043bc:	08004399 	.word	0x08004399
 80043c0:	08004399 	.word	0x08004399
 80043c4:	08004399 	.word	0x08004399
 80043c8:	0800441d 	.word	0x0800441d
 80043cc:	08004399 	.word	0x08004399
 80043d0:	08004399 	.word	0x08004399
 80043d4:	08004399 	.word	0x08004399
 80043d8:	08004399 	.word	0x08004399
 80043dc:	08004529 	.word	0x08004529
 80043e0:	0800444d 	.word	0x0800444d
 80043e4:	0800450b 	.word	0x0800450b
 80043e8:	08004399 	.word	0x08004399
 80043ec:	08004399 	.word	0x08004399
 80043f0:	0800454b 	.word	0x0800454b
 80043f4:	08004399 	.word	0x08004399
 80043f8:	0800444d 	.word	0x0800444d
 80043fc:	08004399 	.word	0x08004399
 8004400:	08004399 	.word	0x08004399
 8004404:	08004513 	.word	0x08004513
 8004408:	680b      	ldr	r3, [r1, #0]
 800440a:	1d1a      	adds	r2, r3, #4
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	600a      	str	r2, [r1, #0]
 8004410:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004414:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004418:	2301      	movs	r3, #1
 800441a:	e0a3      	b.n	8004564 <_printf_i+0x1f4>
 800441c:	6825      	ldr	r5, [r4, #0]
 800441e:	6808      	ldr	r0, [r1, #0]
 8004420:	062e      	lsls	r6, r5, #24
 8004422:	f100 0304 	add.w	r3, r0, #4
 8004426:	d50a      	bpl.n	800443e <_printf_i+0xce>
 8004428:	6805      	ldr	r5, [r0, #0]
 800442a:	600b      	str	r3, [r1, #0]
 800442c:	2d00      	cmp	r5, #0
 800442e:	da03      	bge.n	8004438 <_printf_i+0xc8>
 8004430:	232d      	movs	r3, #45	; 0x2d
 8004432:	426d      	negs	r5, r5
 8004434:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004438:	485e      	ldr	r0, [pc, #376]	; (80045b4 <_printf_i+0x244>)
 800443a:	230a      	movs	r3, #10
 800443c:	e019      	b.n	8004472 <_printf_i+0x102>
 800443e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004442:	6805      	ldr	r5, [r0, #0]
 8004444:	600b      	str	r3, [r1, #0]
 8004446:	bf18      	it	ne
 8004448:	b22d      	sxthne	r5, r5
 800444a:	e7ef      	b.n	800442c <_printf_i+0xbc>
 800444c:	680b      	ldr	r3, [r1, #0]
 800444e:	6825      	ldr	r5, [r4, #0]
 8004450:	1d18      	adds	r0, r3, #4
 8004452:	6008      	str	r0, [r1, #0]
 8004454:	0628      	lsls	r0, r5, #24
 8004456:	d501      	bpl.n	800445c <_printf_i+0xec>
 8004458:	681d      	ldr	r5, [r3, #0]
 800445a:	e002      	b.n	8004462 <_printf_i+0xf2>
 800445c:	0669      	lsls	r1, r5, #25
 800445e:	d5fb      	bpl.n	8004458 <_printf_i+0xe8>
 8004460:	881d      	ldrh	r5, [r3, #0]
 8004462:	4854      	ldr	r0, [pc, #336]	; (80045b4 <_printf_i+0x244>)
 8004464:	2f6f      	cmp	r7, #111	; 0x6f
 8004466:	bf0c      	ite	eq
 8004468:	2308      	moveq	r3, #8
 800446a:	230a      	movne	r3, #10
 800446c:	2100      	movs	r1, #0
 800446e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004472:	6866      	ldr	r6, [r4, #4]
 8004474:	60a6      	str	r6, [r4, #8]
 8004476:	2e00      	cmp	r6, #0
 8004478:	bfa2      	ittt	ge
 800447a:	6821      	ldrge	r1, [r4, #0]
 800447c:	f021 0104 	bicge.w	r1, r1, #4
 8004480:	6021      	strge	r1, [r4, #0]
 8004482:	b90d      	cbnz	r5, 8004488 <_printf_i+0x118>
 8004484:	2e00      	cmp	r6, #0
 8004486:	d04d      	beq.n	8004524 <_printf_i+0x1b4>
 8004488:	4616      	mov	r6, r2
 800448a:	fbb5 f1f3 	udiv	r1, r5, r3
 800448e:	fb03 5711 	mls	r7, r3, r1, r5
 8004492:	5dc7      	ldrb	r7, [r0, r7]
 8004494:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004498:	462f      	mov	r7, r5
 800449a:	42bb      	cmp	r3, r7
 800449c:	460d      	mov	r5, r1
 800449e:	d9f4      	bls.n	800448a <_printf_i+0x11a>
 80044a0:	2b08      	cmp	r3, #8
 80044a2:	d10b      	bne.n	80044bc <_printf_i+0x14c>
 80044a4:	6823      	ldr	r3, [r4, #0]
 80044a6:	07df      	lsls	r7, r3, #31
 80044a8:	d508      	bpl.n	80044bc <_printf_i+0x14c>
 80044aa:	6923      	ldr	r3, [r4, #16]
 80044ac:	6861      	ldr	r1, [r4, #4]
 80044ae:	4299      	cmp	r1, r3
 80044b0:	bfde      	ittt	le
 80044b2:	2330      	movle	r3, #48	; 0x30
 80044b4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80044b8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80044bc:	1b92      	subs	r2, r2, r6
 80044be:	6122      	str	r2, [r4, #16]
 80044c0:	f8cd a000 	str.w	sl, [sp]
 80044c4:	464b      	mov	r3, r9
 80044c6:	aa03      	add	r2, sp, #12
 80044c8:	4621      	mov	r1, r4
 80044ca:	4640      	mov	r0, r8
 80044cc:	f7ff fee2 	bl	8004294 <_printf_common>
 80044d0:	3001      	adds	r0, #1
 80044d2:	d14c      	bne.n	800456e <_printf_i+0x1fe>
 80044d4:	f04f 30ff 	mov.w	r0, #4294967295
 80044d8:	b004      	add	sp, #16
 80044da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80044de:	4835      	ldr	r0, [pc, #212]	; (80045b4 <_printf_i+0x244>)
 80044e0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80044e4:	6823      	ldr	r3, [r4, #0]
 80044e6:	680e      	ldr	r6, [r1, #0]
 80044e8:	061f      	lsls	r7, r3, #24
 80044ea:	f856 5b04 	ldr.w	r5, [r6], #4
 80044ee:	600e      	str	r6, [r1, #0]
 80044f0:	d514      	bpl.n	800451c <_printf_i+0x1ac>
 80044f2:	07d9      	lsls	r1, r3, #31
 80044f4:	bf44      	itt	mi
 80044f6:	f043 0320 	orrmi.w	r3, r3, #32
 80044fa:	6023      	strmi	r3, [r4, #0]
 80044fc:	b91d      	cbnz	r5, 8004506 <_printf_i+0x196>
 80044fe:	6823      	ldr	r3, [r4, #0]
 8004500:	f023 0320 	bic.w	r3, r3, #32
 8004504:	6023      	str	r3, [r4, #0]
 8004506:	2310      	movs	r3, #16
 8004508:	e7b0      	b.n	800446c <_printf_i+0xfc>
 800450a:	6823      	ldr	r3, [r4, #0]
 800450c:	f043 0320 	orr.w	r3, r3, #32
 8004510:	6023      	str	r3, [r4, #0]
 8004512:	2378      	movs	r3, #120	; 0x78
 8004514:	4828      	ldr	r0, [pc, #160]	; (80045b8 <_printf_i+0x248>)
 8004516:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800451a:	e7e3      	b.n	80044e4 <_printf_i+0x174>
 800451c:	065e      	lsls	r6, r3, #25
 800451e:	bf48      	it	mi
 8004520:	b2ad      	uxthmi	r5, r5
 8004522:	e7e6      	b.n	80044f2 <_printf_i+0x182>
 8004524:	4616      	mov	r6, r2
 8004526:	e7bb      	b.n	80044a0 <_printf_i+0x130>
 8004528:	680b      	ldr	r3, [r1, #0]
 800452a:	6826      	ldr	r6, [r4, #0]
 800452c:	6960      	ldr	r0, [r4, #20]
 800452e:	1d1d      	adds	r5, r3, #4
 8004530:	600d      	str	r5, [r1, #0]
 8004532:	0635      	lsls	r5, r6, #24
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	d501      	bpl.n	800453c <_printf_i+0x1cc>
 8004538:	6018      	str	r0, [r3, #0]
 800453a:	e002      	b.n	8004542 <_printf_i+0x1d2>
 800453c:	0671      	lsls	r1, r6, #25
 800453e:	d5fb      	bpl.n	8004538 <_printf_i+0x1c8>
 8004540:	8018      	strh	r0, [r3, #0]
 8004542:	2300      	movs	r3, #0
 8004544:	6123      	str	r3, [r4, #16]
 8004546:	4616      	mov	r6, r2
 8004548:	e7ba      	b.n	80044c0 <_printf_i+0x150>
 800454a:	680b      	ldr	r3, [r1, #0]
 800454c:	1d1a      	adds	r2, r3, #4
 800454e:	600a      	str	r2, [r1, #0]
 8004550:	681e      	ldr	r6, [r3, #0]
 8004552:	6862      	ldr	r2, [r4, #4]
 8004554:	2100      	movs	r1, #0
 8004556:	4630      	mov	r0, r6
 8004558:	f7fb fe3a 	bl	80001d0 <memchr>
 800455c:	b108      	cbz	r0, 8004562 <_printf_i+0x1f2>
 800455e:	1b80      	subs	r0, r0, r6
 8004560:	6060      	str	r0, [r4, #4]
 8004562:	6863      	ldr	r3, [r4, #4]
 8004564:	6123      	str	r3, [r4, #16]
 8004566:	2300      	movs	r3, #0
 8004568:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800456c:	e7a8      	b.n	80044c0 <_printf_i+0x150>
 800456e:	6923      	ldr	r3, [r4, #16]
 8004570:	4632      	mov	r2, r6
 8004572:	4649      	mov	r1, r9
 8004574:	4640      	mov	r0, r8
 8004576:	47d0      	blx	sl
 8004578:	3001      	adds	r0, #1
 800457a:	d0ab      	beq.n	80044d4 <_printf_i+0x164>
 800457c:	6823      	ldr	r3, [r4, #0]
 800457e:	079b      	lsls	r3, r3, #30
 8004580:	d413      	bmi.n	80045aa <_printf_i+0x23a>
 8004582:	68e0      	ldr	r0, [r4, #12]
 8004584:	9b03      	ldr	r3, [sp, #12]
 8004586:	4298      	cmp	r0, r3
 8004588:	bfb8      	it	lt
 800458a:	4618      	movlt	r0, r3
 800458c:	e7a4      	b.n	80044d8 <_printf_i+0x168>
 800458e:	2301      	movs	r3, #1
 8004590:	4632      	mov	r2, r6
 8004592:	4649      	mov	r1, r9
 8004594:	4640      	mov	r0, r8
 8004596:	47d0      	blx	sl
 8004598:	3001      	adds	r0, #1
 800459a:	d09b      	beq.n	80044d4 <_printf_i+0x164>
 800459c:	3501      	adds	r5, #1
 800459e:	68e3      	ldr	r3, [r4, #12]
 80045a0:	9903      	ldr	r1, [sp, #12]
 80045a2:	1a5b      	subs	r3, r3, r1
 80045a4:	42ab      	cmp	r3, r5
 80045a6:	dcf2      	bgt.n	800458e <_printf_i+0x21e>
 80045a8:	e7eb      	b.n	8004582 <_printf_i+0x212>
 80045aa:	2500      	movs	r5, #0
 80045ac:	f104 0619 	add.w	r6, r4, #25
 80045b0:	e7f5      	b.n	800459e <_printf_i+0x22e>
 80045b2:	bf00      	nop
 80045b4:	08004aa9 	.word	0x08004aa9
 80045b8:	08004aba 	.word	0x08004aba

080045bc <_sbrk_r>:
 80045bc:	b538      	push	{r3, r4, r5, lr}
 80045be:	4d06      	ldr	r5, [pc, #24]	; (80045d8 <_sbrk_r+0x1c>)
 80045c0:	2300      	movs	r3, #0
 80045c2:	4604      	mov	r4, r0
 80045c4:	4608      	mov	r0, r1
 80045c6:	602b      	str	r3, [r5, #0]
 80045c8:	f7fc fc08 	bl	8000ddc <_sbrk>
 80045cc:	1c43      	adds	r3, r0, #1
 80045ce:	d102      	bne.n	80045d6 <_sbrk_r+0x1a>
 80045d0:	682b      	ldr	r3, [r5, #0]
 80045d2:	b103      	cbz	r3, 80045d6 <_sbrk_r+0x1a>
 80045d4:	6023      	str	r3, [r4, #0]
 80045d6:	bd38      	pop	{r3, r4, r5, pc}
 80045d8:	200005b0 	.word	0x200005b0

080045dc <__sread>:
 80045dc:	b510      	push	{r4, lr}
 80045de:	460c      	mov	r4, r1
 80045e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80045e4:	f000 f9ae 	bl	8004944 <_read_r>
 80045e8:	2800      	cmp	r0, #0
 80045ea:	bfab      	itete	ge
 80045ec:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80045ee:	89a3      	ldrhlt	r3, [r4, #12]
 80045f0:	181b      	addge	r3, r3, r0
 80045f2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80045f6:	bfac      	ite	ge
 80045f8:	6563      	strge	r3, [r4, #84]	; 0x54
 80045fa:	81a3      	strhlt	r3, [r4, #12]
 80045fc:	bd10      	pop	{r4, pc}

080045fe <__swrite>:
 80045fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004602:	461f      	mov	r7, r3
 8004604:	898b      	ldrh	r3, [r1, #12]
 8004606:	05db      	lsls	r3, r3, #23
 8004608:	4605      	mov	r5, r0
 800460a:	460c      	mov	r4, r1
 800460c:	4616      	mov	r6, r2
 800460e:	d505      	bpl.n	800461c <__swrite+0x1e>
 8004610:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004614:	2302      	movs	r3, #2
 8004616:	2200      	movs	r2, #0
 8004618:	f000 f928 	bl	800486c <_lseek_r>
 800461c:	89a3      	ldrh	r3, [r4, #12]
 800461e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004622:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004626:	81a3      	strh	r3, [r4, #12]
 8004628:	4632      	mov	r2, r6
 800462a:	463b      	mov	r3, r7
 800462c:	4628      	mov	r0, r5
 800462e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004632:	f000 b869 	b.w	8004708 <_write_r>

08004636 <__sseek>:
 8004636:	b510      	push	{r4, lr}
 8004638:	460c      	mov	r4, r1
 800463a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800463e:	f000 f915 	bl	800486c <_lseek_r>
 8004642:	1c43      	adds	r3, r0, #1
 8004644:	89a3      	ldrh	r3, [r4, #12]
 8004646:	bf15      	itete	ne
 8004648:	6560      	strne	r0, [r4, #84]	; 0x54
 800464a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800464e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004652:	81a3      	strheq	r3, [r4, #12]
 8004654:	bf18      	it	ne
 8004656:	81a3      	strhne	r3, [r4, #12]
 8004658:	bd10      	pop	{r4, pc}

0800465a <__sclose>:
 800465a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800465e:	f000 b8d3 	b.w	8004808 <_close_r>
	...

08004664 <__swbuf_r>:
 8004664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004666:	460e      	mov	r6, r1
 8004668:	4614      	mov	r4, r2
 800466a:	4605      	mov	r5, r0
 800466c:	b118      	cbz	r0, 8004676 <__swbuf_r+0x12>
 800466e:	6983      	ldr	r3, [r0, #24]
 8004670:	b90b      	cbnz	r3, 8004676 <__swbuf_r+0x12>
 8004672:	f7ff f9a3 	bl	80039bc <__sinit>
 8004676:	4b21      	ldr	r3, [pc, #132]	; (80046fc <__swbuf_r+0x98>)
 8004678:	429c      	cmp	r4, r3
 800467a:	d12b      	bne.n	80046d4 <__swbuf_r+0x70>
 800467c:	686c      	ldr	r4, [r5, #4]
 800467e:	69a3      	ldr	r3, [r4, #24]
 8004680:	60a3      	str	r3, [r4, #8]
 8004682:	89a3      	ldrh	r3, [r4, #12]
 8004684:	071a      	lsls	r2, r3, #28
 8004686:	d52f      	bpl.n	80046e8 <__swbuf_r+0x84>
 8004688:	6923      	ldr	r3, [r4, #16]
 800468a:	b36b      	cbz	r3, 80046e8 <__swbuf_r+0x84>
 800468c:	6923      	ldr	r3, [r4, #16]
 800468e:	6820      	ldr	r0, [r4, #0]
 8004690:	1ac0      	subs	r0, r0, r3
 8004692:	6963      	ldr	r3, [r4, #20]
 8004694:	b2f6      	uxtb	r6, r6
 8004696:	4283      	cmp	r3, r0
 8004698:	4637      	mov	r7, r6
 800469a:	dc04      	bgt.n	80046a6 <__swbuf_r+0x42>
 800469c:	4621      	mov	r1, r4
 800469e:	4628      	mov	r0, r5
 80046a0:	f7ff f8f8 	bl	8003894 <_fflush_r>
 80046a4:	bb30      	cbnz	r0, 80046f4 <__swbuf_r+0x90>
 80046a6:	68a3      	ldr	r3, [r4, #8]
 80046a8:	3b01      	subs	r3, #1
 80046aa:	60a3      	str	r3, [r4, #8]
 80046ac:	6823      	ldr	r3, [r4, #0]
 80046ae:	1c5a      	adds	r2, r3, #1
 80046b0:	6022      	str	r2, [r4, #0]
 80046b2:	701e      	strb	r6, [r3, #0]
 80046b4:	6963      	ldr	r3, [r4, #20]
 80046b6:	3001      	adds	r0, #1
 80046b8:	4283      	cmp	r3, r0
 80046ba:	d004      	beq.n	80046c6 <__swbuf_r+0x62>
 80046bc:	89a3      	ldrh	r3, [r4, #12]
 80046be:	07db      	lsls	r3, r3, #31
 80046c0:	d506      	bpl.n	80046d0 <__swbuf_r+0x6c>
 80046c2:	2e0a      	cmp	r6, #10
 80046c4:	d104      	bne.n	80046d0 <__swbuf_r+0x6c>
 80046c6:	4621      	mov	r1, r4
 80046c8:	4628      	mov	r0, r5
 80046ca:	f7ff f8e3 	bl	8003894 <_fflush_r>
 80046ce:	b988      	cbnz	r0, 80046f4 <__swbuf_r+0x90>
 80046d0:	4638      	mov	r0, r7
 80046d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80046d4:	4b0a      	ldr	r3, [pc, #40]	; (8004700 <__swbuf_r+0x9c>)
 80046d6:	429c      	cmp	r4, r3
 80046d8:	d101      	bne.n	80046de <__swbuf_r+0x7a>
 80046da:	68ac      	ldr	r4, [r5, #8]
 80046dc:	e7cf      	b.n	800467e <__swbuf_r+0x1a>
 80046de:	4b09      	ldr	r3, [pc, #36]	; (8004704 <__swbuf_r+0xa0>)
 80046e0:	429c      	cmp	r4, r3
 80046e2:	bf08      	it	eq
 80046e4:	68ec      	ldreq	r4, [r5, #12]
 80046e6:	e7ca      	b.n	800467e <__swbuf_r+0x1a>
 80046e8:	4621      	mov	r1, r4
 80046ea:	4628      	mov	r0, r5
 80046ec:	f000 f81e 	bl	800472c <__swsetup_r>
 80046f0:	2800      	cmp	r0, #0
 80046f2:	d0cb      	beq.n	800468c <__swbuf_r+0x28>
 80046f4:	f04f 37ff 	mov.w	r7, #4294967295
 80046f8:	e7ea      	b.n	80046d0 <__swbuf_r+0x6c>
 80046fa:	bf00      	nop
 80046fc:	08004a58 	.word	0x08004a58
 8004700:	08004a78 	.word	0x08004a78
 8004704:	08004a38 	.word	0x08004a38

08004708 <_write_r>:
 8004708:	b538      	push	{r3, r4, r5, lr}
 800470a:	4d07      	ldr	r5, [pc, #28]	; (8004728 <_write_r+0x20>)
 800470c:	4604      	mov	r4, r0
 800470e:	4608      	mov	r0, r1
 8004710:	4611      	mov	r1, r2
 8004712:	2200      	movs	r2, #0
 8004714:	602a      	str	r2, [r5, #0]
 8004716:	461a      	mov	r2, r3
 8004718:	f7fb ff54 	bl	80005c4 <_write>
 800471c:	1c43      	adds	r3, r0, #1
 800471e:	d102      	bne.n	8004726 <_write_r+0x1e>
 8004720:	682b      	ldr	r3, [r5, #0]
 8004722:	b103      	cbz	r3, 8004726 <_write_r+0x1e>
 8004724:	6023      	str	r3, [r4, #0]
 8004726:	bd38      	pop	{r3, r4, r5, pc}
 8004728:	200005b0 	.word	0x200005b0

0800472c <__swsetup_r>:
 800472c:	4b32      	ldr	r3, [pc, #200]	; (80047f8 <__swsetup_r+0xcc>)
 800472e:	b570      	push	{r4, r5, r6, lr}
 8004730:	681d      	ldr	r5, [r3, #0]
 8004732:	4606      	mov	r6, r0
 8004734:	460c      	mov	r4, r1
 8004736:	b125      	cbz	r5, 8004742 <__swsetup_r+0x16>
 8004738:	69ab      	ldr	r3, [r5, #24]
 800473a:	b913      	cbnz	r3, 8004742 <__swsetup_r+0x16>
 800473c:	4628      	mov	r0, r5
 800473e:	f7ff f93d 	bl	80039bc <__sinit>
 8004742:	4b2e      	ldr	r3, [pc, #184]	; (80047fc <__swsetup_r+0xd0>)
 8004744:	429c      	cmp	r4, r3
 8004746:	d10f      	bne.n	8004768 <__swsetup_r+0x3c>
 8004748:	686c      	ldr	r4, [r5, #4]
 800474a:	89a3      	ldrh	r3, [r4, #12]
 800474c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004750:	0719      	lsls	r1, r3, #28
 8004752:	d42c      	bmi.n	80047ae <__swsetup_r+0x82>
 8004754:	06dd      	lsls	r5, r3, #27
 8004756:	d411      	bmi.n	800477c <__swsetup_r+0x50>
 8004758:	2309      	movs	r3, #9
 800475a:	6033      	str	r3, [r6, #0]
 800475c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004760:	81a3      	strh	r3, [r4, #12]
 8004762:	f04f 30ff 	mov.w	r0, #4294967295
 8004766:	e03e      	b.n	80047e6 <__swsetup_r+0xba>
 8004768:	4b25      	ldr	r3, [pc, #148]	; (8004800 <__swsetup_r+0xd4>)
 800476a:	429c      	cmp	r4, r3
 800476c:	d101      	bne.n	8004772 <__swsetup_r+0x46>
 800476e:	68ac      	ldr	r4, [r5, #8]
 8004770:	e7eb      	b.n	800474a <__swsetup_r+0x1e>
 8004772:	4b24      	ldr	r3, [pc, #144]	; (8004804 <__swsetup_r+0xd8>)
 8004774:	429c      	cmp	r4, r3
 8004776:	bf08      	it	eq
 8004778:	68ec      	ldreq	r4, [r5, #12]
 800477a:	e7e6      	b.n	800474a <__swsetup_r+0x1e>
 800477c:	0758      	lsls	r0, r3, #29
 800477e:	d512      	bpl.n	80047a6 <__swsetup_r+0x7a>
 8004780:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004782:	b141      	cbz	r1, 8004796 <__swsetup_r+0x6a>
 8004784:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004788:	4299      	cmp	r1, r3
 800478a:	d002      	beq.n	8004792 <__swsetup_r+0x66>
 800478c:	4630      	mov	r0, r6
 800478e:	f7ff fa21 	bl	8003bd4 <_free_r>
 8004792:	2300      	movs	r3, #0
 8004794:	6363      	str	r3, [r4, #52]	; 0x34
 8004796:	89a3      	ldrh	r3, [r4, #12]
 8004798:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800479c:	81a3      	strh	r3, [r4, #12]
 800479e:	2300      	movs	r3, #0
 80047a0:	6063      	str	r3, [r4, #4]
 80047a2:	6923      	ldr	r3, [r4, #16]
 80047a4:	6023      	str	r3, [r4, #0]
 80047a6:	89a3      	ldrh	r3, [r4, #12]
 80047a8:	f043 0308 	orr.w	r3, r3, #8
 80047ac:	81a3      	strh	r3, [r4, #12]
 80047ae:	6923      	ldr	r3, [r4, #16]
 80047b0:	b94b      	cbnz	r3, 80047c6 <__swsetup_r+0x9a>
 80047b2:	89a3      	ldrh	r3, [r4, #12]
 80047b4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80047b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80047bc:	d003      	beq.n	80047c6 <__swsetup_r+0x9a>
 80047be:	4621      	mov	r1, r4
 80047c0:	4630      	mov	r0, r6
 80047c2:	f7ff f9bf 	bl	8003b44 <__smakebuf_r>
 80047c6:	89a0      	ldrh	r0, [r4, #12]
 80047c8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80047cc:	f010 0301 	ands.w	r3, r0, #1
 80047d0:	d00a      	beq.n	80047e8 <__swsetup_r+0xbc>
 80047d2:	2300      	movs	r3, #0
 80047d4:	60a3      	str	r3, [r4, #8]
 80047d6:	6963      	ldr	r3, [r4, #20]
 80047d8:	425b      	negs	r3, r3
 80047da:	61a3      	str	r3, [r4, #24]
 80047dc:	6923      	ldr	r3, [r4, #16]
 80047de:	b943      	cbnz	r3, 80047f2 <__swsetup_r+0xc6>
 80047e0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80047e4:	d1ba      	bne.n	800475c <__swsetup_r+0x30>
 80047e6:	bd70      	pop	{r4, r5, r6, pc}
 80047e8:	0781      	lsls	r1, r0, #30
 80047ea:	bf58      	it	pl
 80047ec:	6963      	ldrpl	r3, [r4, #20]
 80047ee:	60a3      	str	r3, [r4, #8]
 80047f0:	e7f4      	b.n	80047dc <__swsetup_r+0xb0>
 80047f2:	2000      	movs	r0, #0
 80047f4:	e7f7      	b.n	80047e6 <__swsetup_r+0xba>
 80047f6:	bf00      	nop
 80047f8:	2000000c 	.word	0x2000000c
 80047fc:	08004a58 	.word	0x08004a58
 8004800:	08004a78 	.word	0x08004a78
 8004804:	08004a38 	.word	0x08004a38

08004808 <_close_r>:
 8004808:	b538      	push	{r3, r4, r5, lr}
 800480a:	4d06      	ldr	r5, [pc, #24]	; (8004824 <_close_r+0x1c>)
 800480c:	2300      	movs	r3, #0
 800480e:	4604      	mov	r4, r0
 8004810:	4608      	mov	r0, r1
 8004812:	602b      	str	r3, [r5, #0]
 8004814:	f7fb ff02 	bl	800061c <_close>
 8004818:	1c43      	adds	r3, r0, #1
 800481a:	d102      	bne.n	8004822 <_close_r+0x1a>
 800481c:	682b      	ldr	r3, [r5, #0]
 800481e:	b103      	cbz	r3, 8004822 <_close_r+0x1a>
 8004820:	6023      	str	r3, [r4, #0]
 8004822:	bd38      	pop	{r3, r4, r5, pc}
 8004824:	200005b0 	.word	0x200005b0

08004828 <_fstat_r>:
 8004828:	b538      	push	{r3, r4, r5, lr}
 800482a:	4d07      	ldr	r5, [pc, #28]	; (8004848 <_fstat_r+0x20>)
 800482c:	2300      	movs	r3, #0
 800482e:	4604      	mov	r4, r0
 8004830:	4608      	mov	r0, r1
 8004832:	4611      	mov	r1, r2
 8004834:	602b      	str	r3, [r5, #0]
 8004836:	f7fb ff41 	bl	80006bc <_fstat>
 800483a:	1c43      	adds	r3, r0, #1
 800483c:	d102      	bne.n	8004844 <_fstat_r+0x1c>
 800483e:	682b      	ldr	r3, [r5, #0]
 8004840:	b103      	cbz	r3, 8004844 <_fstat_r+0x1c>
 8004842:	6023      	str	r3, [r4, #0]
 8004844:	bd38      	pop	{r3, r4, r5, pc}
 8004846:	bf00      	nop
 8004848:	200005b0 	.word	0x200005b0

0800484c <_isatty_r>:
 800484c:	b538      	push	{r3, r4, r5, lr}
 800484e:	4d06      	ldr	r5, [pc, #24]	; (8004868 <_isatty_r+0x1c>)
 8004850:	2300      	movs	r3, #0
 8004852:	4604      	mov	r4, r0
 8004854:	4608      	mov	r0, r1
 8004856:	602b      	str	r3, [r5, #0]
 8004858:	f7fb fe9e 	bl	8000598 <_isatty>
 800485c:	1c43      	adds	r3, r0, #1
 800485e:	d102      	bne.n	8004866 <_isatty_r+0x1a>
 8004860:	682b      	ldr	r3, [r5, #0]
 8004862:	b103      	cbz	r3, 8004866 <_isatty_r+0x1a>
 8004864:	6023      	str	r3, [r4, #0]
 8004866:	bd38      	pop	{r3, r4, r5, pc}
 8004868:	200005b0 	.word	0x200005b0

0800486c <_lseek_r>:
 800486c:	b538      	push	{r3, r4, r5, lr}
 800486e:	4d07      	ldr	r5, [pc, #28]	; (800488c <_lseek_r+0x20>)
 8004870:	4604      	mov	r4, r0
 8004872:	4608      	mov	r0, r1
 8004874:	4611      	mov	r1, r2
 8004876:	2200      	movs	r2, #0
 8004878:	602a      	str	r2, [r5, #0]
 800487a:	461a      	mov	r2, r3
 800487c:	f7fb fee5 	bl	800064a <_lseek>
 8004880:	1c43      	adds	r3, r0, #1
 8004882:	d102      	bne.n	800488a <_lseek_r+0x1e>
 8004884:	682b      	ldr	r3, [r5, #0]
 8004886:	b103      	cbz	r3, 800488a <_lseek_r+0x1e>
 8004888:	6023      	str	r3, [r4, #0]
 800488a:	bd38      	pop	{r3, r4, r5, pc}
 800488c:	200005b0 	.word	0x200005b0

08004890 <memcpy>:
 8004890:	440a      	add	r2, r1
 8004892:	4291      	cmp	r1, r2
 8004894:	f100 33ff 	add.w	r3, r0, #4294967295
 8004898:	d100      	bne.n	800489c <memcpy+0xc>
 800489a:	4770      	bx	lr
 800489c:	b510      	push	{r4, lr}
 800489e:	f811 4b01 	ldrb.w	r4, [r1], #1
 80048a2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80048a6:	4291      	cmp	r1, r2
 80048a8:	d1f9      	bne.n	800489e <memcpy+0xe>
 80048aa:	bd10      	pop	{r4, pc}

080048ac <memmove>:
 80048ac:	4288      	cmp	r0, r1
 80048ae:	b510      	push	{r4, lr}
 80048b0:	eb01 0402 	add.w	r4, r1, r2
 80048b4:	d902      	bls.n	80048bc <memmove+0x10>
 80048b6:	4284      	cmp	r4, r0
 80048b8:	4623      	mov	r3, r4
 80048ba:	d807      	bhi.n	80048cc <memmove+0x20>
 80048bc:	1e43      	subs	r3, r0, #1
 80048be:	42a1      	cmp	r1, r4
 80048c0:	d008      	beq.n	80048d4 <memmove+0x28>
 80048c2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80048c6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80048ca:	e7f8      	b.n	80048be <memmove+0x12>
 80048cc:	4402      	add	r2, r0
 80048ce:	4601      	mov	r1, r0
 80048d0:	428a      	cmp	r2, r1
 80048d2:	d100      	bne.n	80048d6 <memmove+0x2a>
 80048d4:	bd10      	pop	{r4, pc}
 80048d6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80048da:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80048de:	e7f7      	b.n	80048d0 <memmove+0x24>

080048e0 <__malloc_lock>:
 80048e0:	4801      	ldr	r0, [pc, #4]	; (80048e8 <__malloc_lock+0x8>)
 80048e2:	f7ff b909 	b.w	8003af8 <__retarget_lock_acquire_recursive>
 80048e6:	bf00      	nop
 80048e8:	200005a8 	.word	0x200005a8

080048ec <__malloc_unlock>:
 80048ec:	4801      	ldr	r0, [pc, #4]	; (80048f4 <__malloc_unlock+0x8>)
 80048ee:	f7ff b904 	b.w	8003afa <__retarget_lock_release_recursive>
 80048f2:	bf00      	nop
 80048f4:	200005a8 	.word	0x200005a8

080048f8 <_realloc_r>:
 80048f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048fa:	4607      	mov	r7, r0
 80048fc:	4614      	mov	r4, r2
 80048fe:	460e      	mov	r6, r1
 8004900:	b921      	cbnz	r1, 800490c <_realloc_r+0x14>
 8004902:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004906:	4611      	mov	r1, r2
 8004908:	f7ff b9b4 	b.w	8003c74 <_malloc_r>
 800490c:	b922      	cbnz	r2, 8004918 <_realloc_r+0x20>
 800490e:	f7ff f961 	bl	8003bd4 <_free_r>
 8004912:	4625      	mov	r5, r4
 8004914:	4628      	mov	r0, r5
 8004916:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004918:	f000 f826 	bl	8004968 <_malloc_usable_size_r>
 800491c:	42a0      	cmp	r0, r4
 800491e:	d20f      	bcs.n	8004940 <_realloc_r+0x48>
 8004920:	4621      	mov	r1, r4
 8004922:	4638      	mov	r0, r7
 8004924:	f7ff f9a6 	bl	8003c74 <_malloc_r>
 8004928:	4605      	mov	r5, r0
 800492a:	2800      	cmp	r0, #0
 800492c:	d0f2      	beq.n	8004914 <_realloc_r+0x1c>
 800492e:	4631      	mov	r1, r6
 8004930:	4622      	mov	r2, r4
 8004932:	f7ff ffad 	bl	8004890 <memcpy>
 8004936:	4631      	mov	r1, r6
 8004938:	4638      	mov	r0, r7
 800493a:	f7ff f94b 	bl	8003bd4 <_free_r>
 800493e:	e7e9      	b.n	8004914 <_realloc_r+0x1c>
 8004940:	4635      	mov	r5, r6
 8004942:	e7e7      	b.n	8004914 <_realloc_r+0x1c>

08004944 <_read_r>:
 8004944:	b538      	push	{r3, r4, r5, lr}
 8004946:	4d07      	ldr	r5, [pc, #28]	; (8004964 <_read_r+0x20>)
 8004948:	4604      	mov	r4, r0
 800494a:	4608      	mov	r0, r1
 800494c:	4611      	mov	r1, r2
 800494e:	2200      	movs	r2, #0
 8004950:	602a      	str	r2, [r5, #0]
 8004952:	461a      	mov	r2, r3
 8004954:	f7fb fe8a 	bl	800066c <_read>
 8004958:	1c43      	adds	r3, r0, #1
 800495a:	d102      	bne.n	8004962 <_read_r+0x1e>
 800495c:	682b      	ldr	r3, [r5, #0]
 800495e:	b103      	cbz	r3, 8004962 <_read_r+0x1e>
 8004960:	6023      	str	r3, [r4, #0]
 8004962:	bd38      	pop	{r3, r4, r5, pc}
 8004964:	200005b0 	.word	0x200005b0

08004968 <_malloc_usable_size_r>:
 8004968:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800496c:	1f18      	subs	r0, r3, #4
 800496e:	2b00      	cmp	r3, #0
 8004970:	bfbc      	itt	lt
 8004972:	580b      	ldrlt	r3, [r1, r0]
 8004974:	18c0      	addlt	r0, r0, r3
 8004976:	4770      	bx	lr

08004978 <_init>:
 8004978:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800497a:	bf00      	nop
 800497c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800497e:	bc08      	pop	{r3}
 8004980:	469e      	mov	lr, r3
 8004982:	4770      	bx	lr

08004984 <_fini>:
 8004984:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004986:	bf00      	nop
 8004988:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800498a:	bc08      	pop	{r3}
 800498c:	469e      	mov	lr, r3
 800498e:	4770      	bx	lr
