{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1359576384844 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1359576384844 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 30 14:06:23 2013 " "Processing started: Wed Jan 30 14:06:23 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1359576384844 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1359576384844 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MDOnAChip -c MDOnAChip " "Command: quartus_map --read_settings_files=on --write_settings_files=off MDOnAChip -c MDOnAChip" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1359576384845 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "" 0 -1 1359576389337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tg68/trunk/vhdl/tg68_fast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tg68/trunk/vhdl/tg68_fast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG68_fast-logic " "Found design unit 1: TG68_fast-logic" {  } { { "tg68/trunk/VHDL/TG68_fast.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/tg68/trunk/VHDL/TG68_fast.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359576390987 ""} { "Info" "ISGN_ENTITY_NAME" "1 TG68_fast " "Found entity 1: TG68_fast" {  } { { "tg68/trunk/VHDL/TG68_fast.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/tg68/trunk/VHDL/TG68_fast.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359576390987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359576390987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tg68/trunk/vhdl/tg68.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tg68/trunk/vhdl/tg68.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG68-logic " "Found design unit 1: TG68-logic" {  } { { "tg68/trunk/VHDL/TG68.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/tg68/trunk/VHDL/TG68.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359576390992 ""} { "Info" "ISGN_ENTITY_NAME" "1 TG68 " "Found entity 1: TG68" {  } { { "tg68/trunk/VHDL/TG68.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/tg68/trunk/VHDL/TG68.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359576390992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359576390992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdonachip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mdonachip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MDOnAChip-Behavioral " "Found design unit 1: MDOnAChip-Behavioral" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359576390999 ""} { "Info" "ISGN_ENTITY_NAME" "1 MDOnAChip " "Found entity 1: MDOnAChip" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359576390999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359576390999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainsystempll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mainsystempll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mainsystempll-SYN " "Found design unit 1: mainsystempll-SYN" {  } { { "MainSystemPLL.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MainSystemPLL.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359576391006 ""} { "Info" "ISGN_ENTITY_NAME" "1 MainSystemPLL " "Found entity 1: MainSystemPLL" {  } { { "MainSystemPLL.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MainSystemPLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359576391006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359576391006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vdp_cram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vdp_cram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vdp_cram-SYN " "Found design unit 1: vdp_cram-SYN" {  } { { "VDP_CRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_CRAM.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359576391012 ""} { "Info" "ISGN_ENTITY_NAME" "1 VDP_CRAM " "Found entity 1: VDP_CRAM" {  } { { "VDP_CRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_CRAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359576391012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359576391012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vdp_vscram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vdp_vscram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vdp_vscram-SYN " "Found design unit 1: vdp_vscram-SYN" {  } { { "VDP_VSCRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_VSCRAM.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359576391037 ""} { "Info" "ISGN_ENTITY_NAME" "1 VDP_VSCRAM " "Found entity 1: VDP_VSCRAM" {  } { { "VDP_VSCRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_VSCRAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359576391037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359576391037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vdp_writefifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vdp_writefifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vdp_writefifo-SYN " "Found design unit 1: vdp_writefifo-SYN" {  } { { "VDP_WriteFIFO.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_WriteFIFO.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359576391043 ""} { "Info" "ISGN_ENTITY_NAME" "1 VDP_WriteFIFO " "Found entity 1: VDP_WriteFIFO" {  } { { "VDP_WriteFIFO.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_WriteFIFO.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359576391043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359576391043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vdp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vdp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VDP-Behavioral " "Found design unit 1: VDP-Behavioral" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359576391050 ""} { "Info" "ISGN_ENTITY_NAME" "1 VDP " "Found entity 1: VDP" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359576391050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359576391050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdpll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mdpll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mdpll-SYN " "Found design unit 1: mdpll-SYN" {  } { { "MDPLL.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDPLL.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359576391093 ""} { "Info" "ISGN_ENTITY_NAME" "1 MDPLL " "Found entity 1: MDPLL" {  } { { "MDPLL.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDPLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359576391093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359576391093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdclkgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mdclkgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MDClockGen-Behavioral " "Found design unit 1: MDClockGen-Behavioral" {  } { { "MDClkGen.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDClkGen.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359576391104 ""} { "Info" "ISGN_ENTITY_NAME" "1 MDClockGen " "Found entity 1: MDClockGen" {  } { { "MDClkGen.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDClkGen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359576391104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359576391104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "md_testprgrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file md_testprgrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 md_testprgrom-SYN " "Found design unit 1: md_testprgrom-SYN" {  } { { "MD_TestPrgROM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MD_TestPrgROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359576391111 ""} { "Info" "ISGN_ENTITY_NAME" "1 MD_TestPrgROM " "Found entity 1: MD_TestPrgROM" {  } { { "MD_TestPrgROM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MD_TestPrgROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359576391111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359576391111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegdriver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegdriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegDriver-Behavioral " "Found design unit 1: SevenSegDriver-Behavioral" {  } { { "SevenSegDriver.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SevenSegDriver.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359576391118 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegDriver " "Found entity 1: SevenSegDriver" {  } { { "SevenSegDriver.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SevenSegDriver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359576391118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359576391118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sramcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sramcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAMController-Behavioral " "Found design unit 1: SRAMController-Behavioral" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359576391125 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAMController " "Found entity 1: SRAMController" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359576391125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359576391125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vdp_scanlinebuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vdp_scanlinebuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vdp_scanlinebuffer-SYN " "Found design unit 1: vdp_scanlinebuffer-SYN" {  } { { "VDP_ScanlineBuffer.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_ScanlineBuffer.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359576391158 ""} { "Info" "ISGN_ENTITY_NAME" "1 VDP_ScanlineBuffer " "Found entity 1: VDP_ScanlineBuffer" {  } { { "VDP_ScanlineBuffer.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP_ScanlineBuffer.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359576391158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359576391158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z80_prgram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file z80_prgram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 z80_prgram-SYN " "Found design unit 1: z80_prgram-SYN" {  } { { "Z80_PRGRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/Z80_PRGRAM.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359576391186 ""} { "Info" "ISGN_ENTITY_NAME" "1 Z80_PRGRAM " "Found entity 1: Z80_PRGRAM" {  } { { "Z80_PRGRAM.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/Z80_PRGRAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359576391186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359576391186 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MDOnAChip " "Elaborating entity \"MDOnAChip\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1359576391978 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RS232_TXD MDOnAChip.vhd(20) " "VHDL Signal Declaration warning at MDOnAChip.vhd(20): used implicit default value for signal \"RS232_TXD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359576392007 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_DACLRCK MDOnAChip.vhd(32) " "VHDL Signal Declaration warning at MDOnAChip.vhd(32): used implicit default value for signal \"AUD_DACLRCK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359576392007 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_DACLRDAT MDOnAChip.vhd(33) " "VHDL Signal Declaration warning at MDOnAChip.vhd(33): used implicit default value for signal \"AUD_DACLRDAT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359576392007 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_XCK MDOnAChip.vhd(34) " "VHDL Signal Declaration warning at MDOnAChip.vhd(34): used implicit default value for signal \"AUD_XCK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359576392007 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_BCLK MDOnAChip.vhd(35) " "VHDL Signal Declaration warning at MDOnAChip.vhd(35): used implicit default value for signal \"AUD_BCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359576392008 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SDRAM_Addr MDOnAChip.vhd(40) " "VHDL Signal Declaration warning at MDOnAChip.vhd(40): used implicit default value for signal \"SDRAM_Addr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359576392008 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SDRAM_Bank MDOnAChip.vhd(41) " "VHDL Signal Declaration warning at MDOnAChip.vhd(41): used implicit default value for signal \"SDRAM_Bank\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359576392008 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SDRAM_LDQM MDOnAChip.vhd(45) " "VHDL Signal Declaration warning at MDOnAChip.vhd(45): used implicit default value for signal \"SDRAM_LDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359576392008 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SDRAM_UDQM MDOnAChip.vhd(46) " "VHDL Signal Declaration warning at MDOnAChip.vhd(46): used implicit default value for signal \"SDRAM_UDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359576392008 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SDRAM_WE MDOnAChip.vhd(47) " "VHDL Signal Declaration warning at MDOnAChip.vhd(47): used implicit default value for signal \"SDRAM_WE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359576392008 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SDRAM_CS MDOnAChip.vhd(48) " "VHDL Signal Declaration warning at MDOnAChip.vhd(48): used implicit default value for signal \"SDRAM_CS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359576392009 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SDRAM_RAS MDOnAChip.vhd(50) " "VHDL Signal Declaration warning at MDOnAChip.vhd(50): used implicit default value for signal \"SDRAM_RAS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359576392009 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SDRAM_CAS MDOnAChip.vhd(51) " "VHDL Signal Declaration warning at MDOnAChip.vhd(51): used implicit default value for signal \"SDRAM_CAS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359576392009 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SDRAM_CKE MDOnAChip.vhd(53) " "VHDL Signal Declaration warning at MDOnAChip.vhd(53): used implicit default value for signal \"SDRAM_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359576392009 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SDRAM_CLK MDOnAChip.vhd(54) " "VHDL Signal Declaration warning at MDOnAChip.vhd(54): used implicit default value for signal \"SDRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359576392009 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "CPU_ClkEna_In MDOnAChip.vhd(86) " "VHDL Signal Declaration warning at MDOnAChip.vhd(86): used explicit default value for signal \"CPU_ClkEna_In\" because signal was never assigned a value" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 86 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1359576392009 "|MDOnAChip"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CPU_Data_Out MDOnAChip.vhd(91) " "Verilog HDL or VHDL warning at MDOnAChip.vhd(91): object \"CPU_Data_Out\" assigned a value but never read" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359576392009 "|MDOnAChip"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CPU_drive_data MDOnAChip.vhd(96) " "Verilog HDL or VHDL warning at MDOnAChip.vhd(96): object \"CPU_drive_data\" assigned a value but never read" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359576392010 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VDP_Mem_RW MDOnAChip.vhd(110) " "VHDL Signal Declaration warning at MDOnAChip.vhd(110): used implicit default value for signal \"VDP_Mem_RW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 110 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359576392010 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VDP_Mem_AS MDOnAChip.vhd(111) " "VHDL Signal Declaration warning at MDOnAChip.vhd(111): used implicit default value for signal \"VDP_Mem_AS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 111 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359576392010 "|MDOnAChip"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VDP_Mem_DTACK MDOnAChip.vhd(112) " "Verilog HDL or VHDL warning at MDOnAChip.vhd(112): object \"VDP_Mem_DTACK\" assigned a value but never read" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359576392010 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_CLK_Real MDOnAChip.vhd(328) " "VHDL Process Statement warning at MDOnAChip.vhd(328): signal \"CPU_CLK_Real\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359576392010 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_CLK_Slow MDOnAChip.vhd(330) " "VHDL Process Statement warning at MDOnAChip.vhd(330): signal \"CPU_CLK_Slow\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359576392010 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW_Push MDOnAChip.vhd(333) " "VHDL Process Statement warning at MDOnAChip.vhd(333): signal \"SW_Push\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 333 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359576392010 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_AS MDOnAChip.vhd(340) " "VHDL Process Statement warning at MDOnAChip.vhd(340): signal \"CPU_AS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 340 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359576392011 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Addr MDOnAChip.vhd(343) " "VHDL Process Statement warning at MDOnAChip.vhd(343): signal \"CPU_Addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 343 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359576392011 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Data_in MDOnAChip.vhd(347) " "VHDL Process Statement warning at MDOnAChip.vhd(347): signal \"CPU_Data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 347 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359576392011 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_AS MDOnAChip.vhd(372) " "VHDL Process Statement warning at MDOnAChip.vhd(372): signal \"CPU_AS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 372 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359576392011 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Addr MDOnAChip.vhd(374) " "VHDL Process Statement warning at MDOnAChip.vhd(374): signal \"CPU_Addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 374 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359576392011 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Addr MDOnAChip.vhd(377) " "VHDL Process Statement warning at MDOnAChip.vhd(377): signal \"CPU_Addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 377 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359576392011 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Addr MDOnAChip.vhd(379) " "VHDL Process Statement warning at MDOnAChip.vhd(379): signal \"CPU_Addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 379 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359576392011 "|MDOnAChip"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ROM_Data MDOnAChip.vhd(381) " "VHDL Process Statement warning at MDOnAChip.vhd(381): signal \"ROM_Data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 381 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359576392012 "|MDOnAChip"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CPU_DTACK MDOnAChip.vhd(369) " "VHDL Process Statement warning at MDOnAChip.vhd(369): inferring latch(es) for signal or variable \"CPU_DTACK\", which holds its previous value in one or more paths through the process" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 369 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1359576392012 "|MDOnAChip"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CPU_Data_in MDOnAChip.vhd(369) " "VHDL Process Statement warning at MDOnAChip.vhd(369): inferring latch(es) for signal or variable \"CPU_Data_in\", which holds its previous value in one or more paths through the process" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 369 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1359576392012 "|MDOnAChip"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LED_Red\[9..1\] MDOnAChip.vhd(26) " "Using initial value X (don't care) for net \"LED_Red\[9..1\]\" at MDOnAChip.vhd(26)" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 26 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392012 "|MDOnAChip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Data_in\[0\] MDOnAChip.vhd(369) " "Inferred latch for \"CPU_Data_in\[0\]\" at MDOnAChip.vhd(369)" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 369 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392012 "|MDOnAChip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Data_in\[1\] MDOnAChip.vhd(369) " "Inferred latch for \"CPU_Data_in\[1\]\" at MDOnAChip.vhd(369)" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 369 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392012 "|MDOnAChip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Data_in\[2\] MDOnAChip.vhd(369) " "Inferred latch for \"CPU_Data_in\[2\]\" at MDOnAChip.vhd(369)" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 369 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392012 "|MDOnAChip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Data_in\[3\] MDOnAChip.vhd(369) " "Inferred latch for \"CPU_Data_in\[3\]\" at MDOnAChip.vhd(369)" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 369 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392012 "|MDOnAChip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Data_in\[4\] MDOnAChip.vhd(369) " "Inferred latch for \"CPU_Data_in\[4\]\" at MDOnAChip.vhd(369)" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 369 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392013 "|MDOnAChip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Data_in\[5\] MDOnAChip.vhd(369) " "Inferred latch for \"CPU_Data_in\[5\]\" at MDOnAChip.vhd(369)" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 369 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392013 "|MDOnAChip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Data_in\[6\] MDOnAChip.vhd(369) " "Inferred latch for \"CPU_Data_in\[6\]\" at MDOnAChip.vhd(369)" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 369 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392013 "|MDOnAChip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Data_in\[7\] MDOnAChip.vhd(369) " "Inferred latch for \"CPU_Data_in\[7\]\" at MDOnAChip.vhd(369)" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 369 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392013 "|MDOnAChip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Data_in\[8\] MDOnAChip.vhd(369) " "Inferred latch for \"CPU_Data_in\[8\]\" at MDOnAChip.vhd(369)" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 369 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392013 "|MDOnAChip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Data_in\[9\] MDOnAChip.vhd(369) " "Inferred latch for \"CPU_Data_in\[9\]\" at MDOnAChip.vhd(369)" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 369 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392013 "|MDOnAChip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Data_in\[10\] MDOnAChip.vhd(369) " "Inferred latch for \"CPU_Data_in\[10\]\" at MDOnAChip.vhd(369)" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 369 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392013 "|MDOnAChip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Data_in\[11\] MDOnAChip.vhd(369) " "Inferred latch for \"CPU_Data_in\[11\]\" at MDOnAChip.vhd(369)" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 369 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392013 "|MDOnAChip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Data_in\[12\] MDOnAChip.vhd(369) " "Inferred latch for \"CPU_Data_in\[12\]\" at MDOnAChip.vhd(369)" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 369 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392014 "|MDOnAChip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Data_in\[13\] MDOnAChip.vhd(369) " "Inferred latch for \"CPU_Data_in\[13\]\" at MDOnAChip.vhd(369)" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 369 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392014 "|MDOnAChip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Data_in\[14\] MDOnAChip.vhd(369) " "Inferred latch for \"CPU_Data_in\[14\]\" at MDOnAChip.vhd(369)" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 369 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392014 "|MDOnAChip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_Data_in\[15\] MDOnAChip.vhd(369) " "Inferred latch for \"CPU_Data_in\[15\]\" at MDOnAChip.vhd(369)" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 369 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392014 "|MDOnAChip"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DTACK MDOnAChip.vhd(369) " "Inferred latch for \"CPU_DTACK\" at MDOnAChip.vhd(369)" {  } { { "MDOnAChip.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 369 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392014 "|MDOnAChip"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAMController SRAMController:SRAMMultiplexer " "Elaborating entity \"SRAMController\" for hierarchy \"SRAMController:SRAMMultiplexer\"" {  } { { "MDOnAChip.vhd" "SRAMMultiplexer" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359576392017 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_UB SRAMController.vhd(15) " "VHDL Signal Declaration warning at SRAMController.vhd(15): used implicit default value for signal \"SRAM_UB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359576392059 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_LB SRAMController.vhd(16) " "VHDL Signal Declaration warning at SRAMController.vhd(16): used implicit default value for signal \"SRAM_LB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359576392059 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ActualSRAMByteMask SRAMController.vhd(47) " "Verilog HDL or VHDL warning at SRAMController.vhd(47): object \"ActualSRAMByteMask\" assigned a value but never read" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359576392059 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ActualSRAMAddress SRAMController.vhd(102) " "VHDL Process Statement warning at SRAMController.vhd(102): signal \"ActualSRAMAddress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359576392059 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ActualSRAMReadMode SRAMController.vhd(105) " "VHDL Process Statement warning at SRAMController.vhd(105): signal \"ActualSRAMReadMode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359576392060 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ActualSRAMData SRAMController.vhd(107) " "VHDL Process Statement warning at SRAMController.vhd(107): signal \"ActualSRAMData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359576392060 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ActualSRAMReadMode SRAMController.vhd(113) " "VHDL Process Statement warning at SRAMController.vhd(113): signal \"ActualSRAMReadMode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359576392060 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SRAM_Data SRAMController.vhd(114) " "VHDL Process Statement warning at SRAMController.vhd(114): signal \"SRAM_Data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359576392060 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CurrentMemoryCycle SRAMController.vhd(117) " "VHDL Process Statement warning at SRAMController.vhd(117): signal \"CurrentMemoryCycle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359576392060 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_CS SRAMController.vhd(117) " "VHDL Process Statement warning at SRAMController.vhd(117): signal \"CPU_CS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359576392060 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ActualSRAMReadMode SRAMController.vhd(126) " "VHDL Process Statement warning at SRAMController.vhd(126): signal \"ActualSRAMReadMode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359576392061 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CurrentMemoryCycle SRAMController.vhd(127) " "VHDL Process Statement warning at SRAMController.vhd(127): signal \"CurrentMemoryCycle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359576392061 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_CS SRAMController.vhd(127) " "VHDL Process Statement warning at SRAMController.vhd(127): signal \"CPU_CS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359576392061 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ActualReadSRAMData SRAMController.vhd(128) " "VHDL Process Statement warning at SRAMController.vhd(128): signal \"ActualReadSRAMData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359576392061 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ActualReadSRAMData SRAMController.vhd(130) " "VHDL Process Statement warning at SRAMController.vhd(130): signal \"ActualReadSRAMData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359576392061 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CPU_DTACK SRAMController.vhd(91) " "VHDL Process Statement warning at SRAMController.vhd(91): inferring latch(es) for signal or variable \"CPU_DTACK\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1359576392061 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "VDP_DTACK SRAMController.vhd(91) " "VHDL Process Statement warning at SRAMController.vhd(91): inferring latch(es) for signal or variable \"VDP_DTACK\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1359576392061 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_CS SRAMController.vhd(91) " "VHDL Process Statement warning at SRAMController.vhd(91): inferring latch(es) for signal or variable \"SRAM_CS\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1359576392062 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_OE SRAMController.vhd(91) " "VHDL Process Statement warning at SRAMController.vhd(91): inferring latch(es) for signal or variable \"SRAM_OE\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1359576392062 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_Addr SRAMController.vhd(91) " "VHDL Process Statement warning at SRAMController.vhd(91): inferring latch(es) for signal or variable \"SRAM_Addr\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1359576392062 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_WE SRAMController.vhd(91) " "VHDL Process Statement warning at SRAMController.vhd(91): inferring latch(es) for signal or variable \"SRAM_WE\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1359576392062 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_Data SRAMController.vhd(91) " "VHDL Process Statement warning at SRAMController.vhd(91): inferring latch(es) for signal or variable \"SRAM_Data\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1359576392062 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ActualReadSRAMData SRAMController.vhd(91) " "VHDL Process Statement warning at SRAMController.vhd(91): inferring latch(es) for signal or variable \"ActualReadSRAMData\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1359576392062 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CPU_DataOut SRAMController.vhd(91) " "VHDL Process Statement warning at SRAMController.vhd(91): inferring latch(es) for signal or variable \"CPU_DataOut\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1359576392063 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "VDP_Data SRAMController.vhd(91) " "VHDL Process Statement warning at SRAMController.vhd(91): inferring latch(es) for signal or variable \"VDP_Data\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1359576392063 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VDP_Data\[0\] SRAMController.vhd(91) " "Inferred latch for \"VDP_Data\[0\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392063 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VDP_Data\[1\] SRAMController.vhd(91) " "Inferred latch for \"VDP_Data\[1\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392063 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VDP_Data\[2\] SRAMController.vhd(91) " "Inferred latch for \"VDP_Data\[2\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392063 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VDP_Data\[3\] SRAMController.vhd(91) " "Inferred latch for \"VDP_Data\[3\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392063 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VDP_Data\[4\] SRAMController.vhd(91) " "Inferred latch for \"VDP_Data\[4\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392063 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VDP_Data\[5\] SRAMController.vhd(91) " "Inferred latch for \"VDP_Data\[5\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392063 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VDP_Data\[6\] SRAMController.vhd(91) " "Inferred latch for \"VDP_Data\[6\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392064 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VDP_Data\[7\] SRAMController.vhd(91) " "Inferred latch for \"VDP_Data\[7\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392064 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VDP_Data\[8\] SRAMController.vhd(91) " "Inferred latch for \"VDP_Data\[8\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392064 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VDP_Data\[9\] SRAMController.vhd(91) " "Inferred latch for \"VDP_Data\[9\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392064 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VDP_Data\[10\] SRAMController.vhd(91) " "Inferred latch for \"VDP_Data\[10\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392064 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VDP_Data\[11\] SRAMController.vhd(91) " "Inferred latch for \"VDP_Data\[11\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392064 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VDP_Data\[12\] SRAMController.vhd(91) " "Inferred latch for \"VDP_Data\[12\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392064 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VDP_Data\[13\] SRAMController.vhd(91) " "Inferred latch for \"VDP_Data\[13\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392064 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VDP_Data\[14\] SRAMController.vhd(91) " "Inferred latch for \"VDP_Data\[14\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392065 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VDP_Data\[15\] SRAMController.vhd(91) " "Inferred latch for \"VDP_Data\[15\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392065 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[0\] SRAMController.vhd(91) " "Inferred latch for \"CPU_DataOut\[0\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392065 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[1\] SRAMController.vhd(91) " "Inferred latch for \"CPU_DataOut\[1\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392065 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[2\] SRAMController.vhd(91) " "Inferred latch for \"CPU_DataOut\[2\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392065 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[3\] SRAMController.vhd(91) " "Inferred latch for \"CPU_DataOut\[3\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392065 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[4\] SRAMController.vhd(91) " "Inferred latch for \"CPU_DataOut\[4\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392065 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[5\] SRAMController.vhd(91) " "Inferred latch for \"CPU_DataOut\[5\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392065 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[6\] SRAMController.vhd(91) " "Inferred latch for \"CPU_DataOut\[6\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392065 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[7\] SRAMController.vhd(91) " "Inferred latch for \"CPU_DataOut\[7\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392066 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[8\] SRAMController.vhd(91) " "Inferred latch for \"CPU_DataOut\[8\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392066 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[9\] SRAMController.vhd(91) " "Inferred latch for \"CPU_DataOut\[9\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392066 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[10\] SRAMController.vhd(91) " "Inferred latch for \"CPU_DataOut\[10\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392066 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[11\] SRAMController.vhd(91) " "Inferred latch for \"CPU_DataOut\[11\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392066 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[12\] SRAMController.vhd(91) " "Inferred latch for \"CPU_DataOut\[12\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392066 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[13\] SRAMController.vhd(91) " "Inferred latch for \"CPU_DataOut\[13\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392066 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[14\] SRAMController.vhd(91) " "Inferred latch for \"CPU_DataOut\[14\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392067 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[15\] SRAMController.vhd(91) " "Inferred latch for \"CPU_DataOut\[15\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392067 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ActualReadSRAMData\[0\] SRAMController.vhd(91) " "Inferred latch for \"ActualReadSRAMData\[0\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392067 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ActualReadSRAMData\[1\] SRAMController.vhd(91) " "Inferred latch for \"ActualReadSRAMData\[1\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392067 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ActualReadSRAMData\[2\] SRAMController.vhd(91) " "Inferred latch for \"ActualReadSRAMData\[2\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392067 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ActualReadSRAMData\[3\] SRAMController.vhd(91) " "Inferred latch for \"ActualReadSRAMData\[3\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392067 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ActualReadSRAMData\[4\] SRAMController.vhd(91) " "Inferred latch for \"ActualReadSRAMData\[4\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392067 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ActualReadSRAMData\[5\] SRAMController.vhd(91) " "Inferred latch for \"ActualReadSRAMData\[5\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392067 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ActualReadSRAMData\[6\] SRAMController.vhd(91) " "Inferred latch for \"ActualReadSRAMData\[6\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392068 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ActualReadSRAMData\[7\] SRAMController.vhd(91) " "Inferred latch for \"ActualReadSRAMData\[7\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392068 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ActualReadSRAMData\[8\] SRAMController.vhd(91) " "Inferred latch for \"ActualReadSRAMData\[8\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392068 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ActualReadSRAMData\[9\] SRAMController.vhd(91) " "Inferred latch for \"ActualReadSRAMData\[9\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392068 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ActualReadSRAMData\[10\] SRAMController.vhd(91) " "Inferred latch for \"ActualReadSRAMData\[10\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392068 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ActualReadSRAMData\[11\] SRAMController.vhd(91) " "Inferred latch for \"ActualReadSRAMData\[11\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392068 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ActualReadSRAMData\[12\] SRAMController.vhd(91) " "Inferred latch for \"ActualReadSRAMData\[12\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392068 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ActualReadSRAMData\[13\] SRAMController.vhd(91) " "Inferred latch for \"ActualReadSRAMData\[13\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392068 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ActualReadSRAMData\[14\] SRAMController.vhd(91) " "Inferred latch for \"ActualReadSRAMData\[14\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392068 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ActualReadSRAMData\[15\] SRAMController.vhd(91) " "Inferred latch for \"ActualReadSRAMData\[15\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392069 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Data\[0\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Data\[0\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392069 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Data\[1\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Data\[1\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392069 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Data\[2\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Data\[2\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392069 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Data\[3\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Data\[3\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392069 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Data\[4\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Data\[4\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392069 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Data\[5\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Data\[5\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392069 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Data\[6\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Data\[6\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392069 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Data\[7\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Data\[7\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392070 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Data\[8\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Data\[8\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392070 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Data\[9\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Data\[9\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392070 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Data\[10\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Data\[10\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392070 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Data\[11\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Data\[11\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392070 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Data\[12\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Data\[12\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392070 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Data\[13\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Data\[13\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392070 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Data\[14\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Data\[14\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392070 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Data\[15\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Data\[15\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392071 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_WE SRAMController.vhd(91) " "Inferred latch for \"SRAM_WE\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392071 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Addr\[0\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Addr\[0\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392071 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Addr\[1\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Addr\[1\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392071 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Addr\[2\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Addr\[2\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392071 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Addr\[3\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Addr\[3\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392071 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Addr\[4\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Addr\[4\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392071 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Addr\[5\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Addr\[5\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392071 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Addr\[6\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Addr\[6\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392072 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Addr\[7\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Addr\[7\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392072 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Addr\[8\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Addr\[8\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392072 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Addr\[9\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Addr\[9\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392072 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Addr\[10\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Addr\[10\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392072 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Addr\[11\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Addr\[11\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392072 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Addr\[12\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Addr\[12\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392072 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Addr\[13\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Addr\[13\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392072 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Addr\[14\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Addr\[14\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392072 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Addr\[15\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Addr\[15\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392073 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Addr\[16\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Addr\[16\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392073 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_Addr\[17\] SRAMController.vhd(91) " "Inferred latch for \"SRAM_Addr\[17\]\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392073 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_OE SRAMController.vhd(91) " "Inferred latch for \"SRAM_OE\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392073 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_CS SRAMController.vhd(91) " "Inferred latch for \"SRAM_CS\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392073 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VDP_DTACK SRAMController.vhd(91) " "Inferred latch for \"VDP_DTACK\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392073 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DTACK SRAMController.vhd(91) " "Inferred latch for \"CPU_DTACK\" at SRAMController.vhd(91)" {  } { { "SRAMController.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/SRAMController.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392073 "|MDOnAChip|SRAMController:SRAMMultiplexer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainSystemPLL MainSystemPLL:MainPLL " "Elaborating entity \"MainSystemPLL\" for hierarchy \"MainSystemPLL:MainPLL\"" {  } { { "MDOnAChip.vhd" "MainPLL" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359576392076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll MainSystemPLL:MainPLL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"MainSystemPLL:MainPLL\|altpll:altpll_component\"" {  } { { "MainSystemPLL.vhd" "altpll_component" { Text "C:/FPGAStuff/MDOnAChip/MainSystemPLL.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359576392317 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MainSystemPLL:MainPLL\|altpll:altpll_component " "Elaborated megafunction instantiation \"MainSystemPLL:MainPLL\|altpll:altpll_component\"" {  } { { "MainSystemPLL.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MainSystemPLL.vhd" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1359576392330 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MainSystemPLL:MainPLL\|altpll:altpll_component " "Instantiated megafunction \"MainSystemPLL:MainPLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=MainSystemPLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=MainSystemPLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392335 ""}  } { { "MainSystemPLL.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MainSystemPLL.vhd" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1359576392335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDPLL MDPLL:MegaDriveClkPLL " "Elaborating entity \"MDPLL\" for hierarchy \"MDPLL:MegaDriveClkPLL\"" {  } { { "MDOnAChip.vhd" "MegaDriveClkPLL" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359576392343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll MDPLL:MegaDriveClkPLL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"MDPLL:MegaDriveClkPLL\|altpll:altpll_component\"" {  } { { "MDPLL.vhd" "altpll_component" { Text "C:/FPGAStuff/MDOnAChip/MDPLL.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359576392499 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MDPLL:MegaDriveClkPLL\|altpll:altpll_component " "Elaborated megafunction instantiation \"MDPLL:MegaDriveClkPLL\|altpll:altpll_component\"" {  } { { "MDPLL.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDPLL.vhd" 130 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1359576392510 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MDPLL:MegaDriveClkPLL\|altpll:altpll_component " "Instantiated megafunction \"MDPLL:MegaDriveClkPLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 13 " "Parameter \"clk0_divide_by\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 29 " "Parameter \"clk0_multiply_by\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 41666 " "Parameter \"inclk0_input_frequency\" = \"41666\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=MDPLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=MDPLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1359576392512 ""}  } { { "MDPLL.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/MDPLL.vhd" 130 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1359576392512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDClockGen MDClockGen:MegaDriveClkGen " "Elaborating entity \"MDClockGen\" for hierarchy \"MDClockGen:MegaDriveClkGen\"" {  } { { "MDOnAChip.vhd" "MegaDriveClkGen" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359576392521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TG68 TG68:CPU " "Elaborating entity \"TG68\" for hierarchy \"TG68:CPU\"" {  } { { "MDOnAChip.vhd" "CPU" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359576392526 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clkena_in TG68.vhd(130) " "VHDL Process Statement warning at TG68.vhd(130): signal \"clkena_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tg68/trunk/VHDL/TG68.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/tg68/trunk/VHDL/TG68.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359576392529 "|MDOnAChip|TG68:CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clkena_e TG68.vhd(130) " "VHDL Process Statement warning at TG68.vhd(130): signal \"clkena_e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tg68/trunk/VHDL/TG68.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/tg68/trunk/VHDL/TG68.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359576392529 "|MDOnAChip|TG68:CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state TG68.vhd(130) " "VHDL Process Statement warning at TG68.vhd(130): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tg68/trunk/VHDL/TG68.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/tg68/trunk/VHDL/TG68.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359576392530 "|MDOnAChip|TG68:CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TG68_fast TG68:CPU\|TG68_fast:TG68_fast_inst " "Elaborating entity \"TG68_fast\" for hierarchy \"TG68:CPU\|TG68_fast:TG68_fast_inst\"" {  } { { "tg68/trunk/VHDL/TG68.vhd" "TG68_fast_inst" { Text "C:/FPGAStuff/MDOnAChip/tg68/trunk/VHDL/TG68.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359576392531 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegal_write_mode TG68_fast.vhd(335) " "Verilog HDL or VHDL warning at TG68_fast.vhd(335): object \"illegal_write_mode\" assigned a value but never read" {  } { { "tg68/trunk/VHDL/TG68_fast.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/tg68/trunk/VHDL/TG68_fast.vhd" 335 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359576392577 "|MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegal_read_mode TG68_fast.vhd(336) " "Verilog HDL or VHDL warning at TG68_fast.vhd(336): object \"illegal_read_mode\" assigned a value but never read" {  } { { "tg68/trunk/VHDL/TG68_fast.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/tg68/trunk/VHDL/TG68_fast.vhd" 336 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359576392577 "|MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegal_byteaddr TG68_fast.vhd(337) " "Verilog HDL or VHDL warning at TG68_fast.vhd(337): object \"illegal_byteaddr\" assigned a value but never read" {  } { { "tg68/trunk/VHDL/TG68_fast.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/tg68/trunk/VHDL/TG68_fast.vhd" 337 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359576392577 "|MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "trap_chk TG68_fast.vhd(345) " "Verilog HDL or VHDL warning at TG68_fast.vhd(345): object \"trap_chk\" assigned a value but never read" {  } { { "tg68/trunk/VHDL/TG68_fast.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/tg68/trunk/VHDL/TG68_fast.vhd" 345 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359576392578 "|MDOnAChip|TG68:CPU|TG68_fast:TG68_fast_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VDP VDP:MD_VDP " "Elaborating entity \"VDP\" for hierarchy \"VDP:MD_VDP\"" {  } { { "MDOnAChip.vhd" "MD_VDP" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359576392581 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Mem_DTACK VDP.vhd(35) " "VHDL Signal Declaration warning at VDP.vhd(35): used implicit default value for signal \"Mem_DTACK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359576392585 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CRAM_DIn VDP.vhd(40) " "VHDL Signal Declaration warning at VDP.vhd(40): used implicit default value for signal \"CRAM_DIn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359576392586 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CRAM_AIn VDP.vhd(41) " "VHDL Signal Declaration warning at VDP.vhd(41): used implicit default value for signal \"CRAM_AIn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359576392586 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CRAM_WE VDP.vhd(42) " "VHDL Signal Declaration warning at VDP.vhd(42): used implicit default value for signal \"CRAM_WE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359576392586 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CRAM_DOut VDP.vhd(43) " "Verilog HDL or VHDL warning at VDP.vhd(43): object \"CRAM_DOut\" assigned a value but never read" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359576392587 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CRAM_AOut VDP.vhd(44) " "VHDL Signal Declaration warning at VDP.vhd(44): used implicit default value for signal \"CRAM_AOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359576392587 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VSCRAM_DIn VDP.vhd(46) " "VHDL Signal Declaration warning at VDP.vhd(46): used implicit default value for signal \"VSCRAM_DIn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359576392587 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VSCRAM_AIn VDP.vhd(47) " "VHDL Signal Declaration warning at VDP.vhd(47): used implicit default value for signal \"VSCRAM_AIn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359576392588 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VSCRAM_WE VDP.vhd(48) " "VHDL Signal Declaration warning at VDP.vhd(48): used implicit default value for signal \"VSCRAM_WE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359576392588 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VSCRAM_DOut VDP.vhd(49) " "Verilog HDL or VHDL warning at VDP.vhd(49): object \"VSCRAM_DOut\" assigned a value but never read" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359576392588 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VSCRAM_AOut VDP.vhd(50) " "VHDL Signal Declaration warning at VDP.vhd(50): used implicit default value for signal \"VSCRAM_AOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359576392588 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FIFO_DIn VDP.vhd(52) " "VHDL Signal Declaration warning at VDP.vhd(52): used implicit default value for signal \"FIFO_DIn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359576392589 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FIFO_RdReq VDP.vhd(53) " "VHDL Signal Declaration warning at VDP.vhd(53): used implicit default value for signal \"FIFO_RdReq\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359576392589 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FIFO_WrReq VDP.vhd(54) " "VHDL Signal Declaration warning at VDP.vhd(54): used implicit default value for signal \"FIFO_WrReq\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359576392589 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FIFO_DOut VDP.vhd(55) " "Verilog HDL or VHDL warning at VDP.vhd(55): object \"FIFO_DOut\" assigned a value but never read" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359576392589 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CmdWrd VDP.vhd(62) " "Verilog HDL or VHDL warning at VDP.vhd(62): object \"CmdWrd\" assigned a value but never read" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359576392590 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WriteData VDP.vhd(67) " "Verilog HDL or VHDL warning at VDP.vhd(67): object \"WriteData\" assigned a value but never read" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359576392590 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ReadData VDP.vhd(68) " "VHDL Signal Declaration warning at VDP.vhd(68): used implicit default value for signal \"ReadData\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359576392590 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HVCounter VDP.vhd(91) " "VHDL Signal Declaration warning at VDP.vhd(91): used implicit default value for signal \"HVCounter\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 91 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359576392591 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Sprite_SO VDP.vhd(96) " "VHDL Signal Declaration warning at VDP.vhd(96): used implicit default value for signal \"Sprite_SO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 96 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359576392591 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Sprite_SC VDP.vhd(97) " "VHDL Signal Declaration warning at VDP.vhd(97): used implicit default value for signal \"Sprite_SC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 97 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359576392591 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DMA_FILL VDP.vhd(103) " "VHDL Signal Declaration warning at VDP.vhd(103): used implicit default value for signal \"DMA_FILL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 103 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359576392592 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DMA_COPY VDP.vhd(104) " "VHDL Signal Declaration warning at VDP.vhd(104): used implicit default value for signal \"DMA_COPY\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 104 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359576392592 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DMA_68K VDP.vhd(105) " "VHDL Signal Declaration warning at VDP.vhd(105): used implicit default value for signal \"DMA_68K\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 105 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359576392592 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HV_Latch VDP.vhd(118) " "Verilog HDL or VHDL warning at VDP.vhd(118): object \"HV_Latch\" assigned a value but never read" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359576392593 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DispEn VDP.vhd(119) " "Verilog HDL or VHDL warning at VDP.vhd(119): object \"DispEn\" assigned a value but never read" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359576392594 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DMAEn VDP.vhd(120) " "Verilog HDL or VHDL warning at VDP.vhd(120): object \"DMAEn\" assigned a value but never read" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359576392594 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NTAB VDP.vhd(124) " "Verilog HDL or VHDL warning at VDP.vhd(124): object \"NTAB\" assigned a value but never read" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359576392594 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NTBB VDP.vhd(125) " "Verilog HDL or VHDL warning at VDP.vhd(125): object \"NTBB\" assigned a value but never read" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359576392594 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NAWB VDP.vhd(126) " "Verilog HDL or VHDL warning at VDP.vhd(126): object \"NAWB\" assigned a value but never read" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359576392594 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HSCB VDP.vhd(127) " "Verilog HDL or VHDL warning at VDP.vhd(127): object \"HSCB\" assigned a value but never read" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359576392595 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SATB VDP.vhd(128) " "Verilog HDL or VHDL warning at VDP.vhd(128): object \"SATB\" assigned a value but never read" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359576392595 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BGColour VDP.vhd(130) " "Verilog HDL or VHDL warning at VDP.vhd(130): object \"BGColour\" assigned a value but never read" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359576392595 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VScroll VDP.vhd(134) " "Verilog HDL or VHDL warning at VDP.vhd(134): object \"VScroll\" assigned a value but never read" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359576392595 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HScroll VDP.vhd(135) " "Verilog HDL or VHDL warning at VDP.vhd(135): object \"HScroll\" assigned a value but never read" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359576392596 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H40 VDP.vhd(137) " "Verilog HDL or VHDL warning at VDP.vhd(137): object \"H40\" assigned a value but never read" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359576392596 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SHI VDP.vhd(138) " "Verilog HDL or VHDL warning at VDP.vhd(138): object \"SHI\" assigned a value but never read" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359576392596 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LSM VDP.vhd(139) " "Verilog HDL or VHDL warning at VDP.vhd(139): object \"LSM\" assigned a value but never read" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359576392597 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AutoInc VDP.vhd(141) " "Verilog HDL or VHDL warning at VDP.vhd(141): object \"AutoInc\" assigned a value but never read" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359576392597 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HSize VDP.vhd(143) " "Verilog HDL or VHDL warning at VDP.vhd(143): object \"HSize\" assigned a value but never read" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 143 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359576392597 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VSize VDP.vhd(144) " "Verilog HDL or VHDL warning at VDP.vhd(144): object \"VSize\" assigned a value but never read" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359576392597 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WINH VDP.vhd(146) " "Verilog HDL or VHDL warning at VDP.vhd(146): object \"WINH\" assigned a value but never read" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359576392597 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WINHD VDP.vhd(147) " "Verilog HDL or VHDL warning at VDP.vhd(147): object \"WINHD\" assigned a value but never read" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359576392598 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WINV VDP.vhd(148) " "Verilog HDL or VHDL warning at VDP.vhd(148): object \"WINV\" assigned a value but never read" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359576392598 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WINVD VDP.vhd(149) " "Verilog HDL or VHDL warning at VDP.vhd(149): object \"WINVD\" assigned a value but never read" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359576392598 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REG_SET_REQ VDP.vhd(263) " "VHDL Process Statement warning at VDP.vhd(263): signal \"REG_SET_REQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 263 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359576392605 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Addr VDP.vhd(280) " "VHDL Process Statement warning at VDP.vhd(280): signal \"CPU_Addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 280 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359576392613 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Addr VDP.vhd(284) " "VHDL Process Statement warning at VDP.vhd(284): signal \"CPU_Addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 284 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359576392614 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_RW VDP.vhd(285) " "VHDL Process Statement warning at VDP.vhd(285): signal \"CPU_RW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 285 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359576392614 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Addr VDP.vhd(286) " "VHDL Process Statement warning at VDP.vhd(286): signal \"CPU_Addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 286 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359576392614 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_DataIn VDP.vhd(288) " "VHDL Process Statement warning at VDP.vhd(288): signal \"CPU_DataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359576392614 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_DataIn VDP.vhd(289) " "VHDL Process Statement warning at VDP.vhd(289): signal \"CPU_DataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 289 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359576392615 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REG_SET_ACK VDP.vhd(291) " "VHDL Process Statement warning at VDP.vhd(291): signal \"REG_SET_ACK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359576392615 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_DataIn VDP.vhd(295) " "VHDL Process Statement warning at VDP.vhd(295): signal \"CPU_DataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 295 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359576392615 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_DataIn VDP.vhd(300) " "VHDL Process Statement warning at VDP.vhd(300): signal \"CPU_DataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 300 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359576392616 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "StatusReg VDP.vhd(305) " "VHDL Process Statement warning at VDP.vhd(305): signal \"StatusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 305 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359576392617 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Addr VDP.vhd(308) " "VHDL Process Statement warning at VDP.vhd(308): signal \"CPU_Addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 308 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359576392617 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_RW VDP.vhd(309) " "VHDL Process Statement warning at VDP.vhd(309): signal \"CPU_RW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 309 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359576392618 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_DataIn VDP.vhd(310) " "VHDL Process Statement warning at VDP.vhd(310): signal \"CPU_DataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 310 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359576392618 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ReadData VDP.vhd(312) " "VHDL Process Statement warning at VDP.vhd(312): signal \"ReadData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 312 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359576392619 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Addr VDP.vhd(315) " "VHDL Process Statement warning at VDP.vhd(315): signal \"CPU_Addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359576392619 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_RW VDP.vhd(317) " "VHDL Process Statement warning at VDP.vhd(317): signal \"CPU_RW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 317 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359576392619 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HVCounter VDP.vhd(318) " "VHDL Process Statement warning at VDP.vhd(318): signal \"HVCounter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 318 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359576392619 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Addr VDP.vhd(321) " "VHDL Process Statement warning at VDP.vhd(321): signal \"CPU_Addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 321 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359576392620 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_Addr VDP.vhd(324) " "VHDL Process Statement warning at VDP.vhd(324): signal \"CPU_Addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 324 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359576392620 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "REG_SET_REQ VDP.vhd(277) " "VHDL Process Statement warning at VDP.vhd(277): inferring latch(es) for signal or variable \"REG_SET_REQ\", which holds its previous value in one or more paths through the process" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 277 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1359576392622 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "REG_LATCH VDP.vhd(277) " "VHDL Process Statement warning at VDP.vhd(277): inferring latch(es) for signal or variable \"REG_LATCH\", which holds its previous value in one or more paths through the process" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 277 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1359576392622 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CmdWrdDone VDP.vhd(277) " "VHDL Process Statement warning at VDP.vhd(277): inferring latch(es) for signal or variable \"CmdWrdDone\", which holds its previous value in one or more paths through the process" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 277 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1359576392623 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CPU_DataOut VDP.vhd(277) " "VHDL Process Statement warning at VDP.vhd(277): inferring latch(es) for signal or variable \"CPU_DataOut\", which holds its previous value in one or more paths through the process" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 277 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1359576392623 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CPU_DTACK VDP.vhd(277) " "VHDL Process Statement warning at VDP.vhd(277): inferring latch(es) for signal or variable \"CPU_DTACK\", which holds its previous value in one or more paths through the process" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 277 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1359576392624 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VInt_En VDP.vhd(429) " "VHDL Process Statement warning at VDP.vhd(429): signal \"VInt_En\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 429 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359576392630 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HInt_En VDP.vhd(432) " "VHDL Process Statement warning at VDP.vhd(432): signal \"HInt_En\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 432 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359576392630 "|MDOnAChip|VDP:MD_VDP"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "frameNumber VDP.vhd(87) " "Using initial value X (don't care) for net \"frameNumber\" at VDP.vhd(87)" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 87 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392640 "|MDOnAChip|VDP:MD_VDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DTACK VDP.vhd(277) " "Inferred latch for \"CPU_DTACK\" at VDP.vhd(277)" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392649 "|MDOnAChip|VDP:MD_VDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[0\] VDP.vhd(277) " "Inferred latch for \"CPU_DataOut\[0\]\" at VDP.vhd(277)" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392649 "|MDOnAChip|VDP:MD_VDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[1\] VDP.vhd(277) " "Inferred latch for \"CPU_DataOut\[1\]\" at VDP.vhd(277)" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392650 "|MDOnAChip|VDP:MD_VDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[2\] VDP.vhd(277) " "Inferred latch for \"CPU_DataOut\[2\]\" at VDP.vhd(277)" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392650 "|MDOnAChip|VDP:MD_VDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[3\] VDP.vhd(277) " "Inferred latch for \"CPU_DataOut\[3\]\" at VDP.vhd(277)" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392650 "|MDOnAChip|VDP:MD_VDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[4\] VDP.vhd(277) " "Inferred latch for \"CPU_DataOut\[4\]\" at VDP.vhd(277)" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392650 "|MDOnAChip|VDP:MD_VDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[5\] VDP.vhd(277) " "Inferred latch for \"CPU_DataOut\[5\]\" at VDP.vhd(277)" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392651 "|MDOnAChip|VDP:MD_VDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[6\] VDP.vhd(277) " "Inferred latch for \"CPU_DataOut\[6\]\" at VDP.vhd(277)" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392651 "|MDOnAChip|VDP:MD_VDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[7\] VDP.vhd(277) " "Inferred latch for \"CPU_DataOut\[7\]\" at VDP.vhd(277)" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392651 "|MDOnAChip|VDP:MD_VDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[8\] VDP.vhd(277) " "Inferred latch for \"CPU_DataOut\[8\]\" at VDP.vhd(277)" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392651 "|MDOnAChip|VDP:MD_VDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[9\] VDP.vhd(277) " "Inferred latch for \"CPU_DataOut\[9\]\" at VDP.vhd(277)" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392652 "|MDOnAChip|VDP:MD_VDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[10\] VDP.vhd(277) " "Inferred latch for \"CPU_DataOut\[10\]\" at VDP.vhd(277)" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392653 "|MDOnAChip|VDP:MD_VDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[11\] VDP.vhd(277) " "Inferred latch for \"CPU_DataOut\[11\]\" at VDP.vhd(277)" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392653 "|MDOnAChip|VDP:MD_VDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[12\] VDP.vhd(277) " "Inferred latch for \"CPU_DataOut\[12\]\" at VDP.vhd(277)" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392653 "|MDOnAChip|VDP:MD_VDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[13\] VDP.vhd(277) " "Inferred latch for \"CPU_DataOut\[13\]\" at VDP.vhd(277)" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392653 "|MDOnAChip|VDP:MD_VDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[14\] VDP.vhd(277) " "Inferred latch for \"CPU_DataOut\[14\]\" at VDP.vhd(277)" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392654 "|MDOnAChip|VDP:MD_VDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_DataOut\[15\] VDP.vhd(277) " "Inferred latch for \"CPU_DataOut\[15\]\" at VDP.vhd(277)" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392654 "|MDOnAChip|VDP:MD_VDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_LATCH\[0\] VDP.vhd(277) " "Inferred latch for \"REG_LATCH\[0\]\" at VDP.vhd(277)" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392654 "|MDOnAChip|VDP:MD_VDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_LATCH\[1\] VDP.vhd(277) " "Inferred latch for \"REG_LATCH\[1\]\" at VDP.vhd(277)" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392655 "|MDOnAChip|VDP:MD_VDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_LATCH\[2\] VDP.vhd(277) " "Inferred latch for \"REG_LATCH\[2\]\" at VDP.vhd(277)" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392655 "|MDOnAChip|VDP:MD_VDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_LATCH\[3\] VDP.vhd(277) " "Inferred latch for \"REG_LATCH\[3\]\" at VDP.vhd(277)" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392655 "|MDOnAChip|VDP:MD_VDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_LATCH\[4\] VDP.vhd(277) " "Inferred latch for \"REG_LATCH\[4\]\" at VDP.vhd(277)" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392655 "|MDOnAChip|VDP:MD_VDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_LATCH\[5\] VDP.vhd(277) " "Inferred latch for \"REG_LATCH\[5\]\" at VDP.vhd(277)" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392656 "|MDOnAChip|VDP:MD_VDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_LATCH\[6\] VDP.vhd(277) " "Inferred latch for \"REG_LATCH\[6\]\" at VDP.vhd(277)" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392656 "|MDOnAChip|VDP:MD_VDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_LATCH\[7\] VDP.vhd(277) " "Inferred latch for \"REG_LATCH\[7\]\" at VDP.vhd(277)" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392657 "|MDOnAChip|VDP:MD_VDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_LATCH\[8\] VDP.vhd(277) " "Inferred latch for \"REG_LATCH\[8\]\" at VDP.vhd(277)" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392658 "|MDOnAChip|VDP:MD_VDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_LATCH\[9\] VDP.vhd(277) " "Inferred latch for \"REG_LATCH\[9\]\" at VDP.vhd(277)" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392658 "|MDOnAChip|VDP:MD_VDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_LATCH\[10\] VDP.vhd(277) " "Inferred latch for \"REG_LATCH\[10\]\" at VDP.vhd(277)" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392658 "|MDOnAChip|VDP:MD_VDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_LATCH\[11\] VDP.vhd(277) " "Inferred latch for \"REG_LATCH\[11\]\" at VDP.vhd(277)" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392659 "|MDOnAChip|VDP:MD_VDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_LATCH\[12\] VDP.vhd(277) " "Inferred latch for \"REG_LATCH\[12\]\" at VDP.vhd(277)" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392659 "|MDOnAChip|VDP:MD_VDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_SET_REQ VDP.vhd(277) " "Inferred latch for \"REG_SET_REQ\" at VDP.vhd(277)" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392659 "|MDOnAChip|VDP:MD_VDP"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "REG_SET_ACK VDP.vhd(267) " "Can't infer register for \"REG_SET_ACK\" at VDP.vhd(267) because it does not hold its value outside the clock edge" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 267 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1 1359576392711 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_SET_ACK VDP.vhd(259) " "Inferred latch for \"REG_SET_ACK\" at VDP.vhd(259)" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359576392711 "|MDOnAChip|VDP:MD_VDP"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "VDP.vhd(267) " "HDL error at VDP.vhd(267): couldn't implement registers for assignments on this clock edge" {  } { { "VDP.vhd" "" { Text "C:/FPGAStuff/MDOnAChip/VDP.vhd" 267 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "" 0 -1 1359576392716 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "VDP:MD_VDP " "Can't elaborate user hierarchy \"VDP:MD_VDP\"" {  } { { "MDOnAChip.vhd" "MD_VDP" { Text "C:/FPGAStuff/MDOnAChip/MDOnAChip.vhd" 290 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1 1359576392724 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 140 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 3 errors, 140 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "376 " "Peak virtual memory: 376 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1359576393992 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jan 30 14:06:33 2013 " "Processing ended: Wed Jan 30 14:06:33 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1359576393992 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1359576393992 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1359576393992 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1359576393992 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 140 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 140 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1359576394686 ""}
