eagle_s20
13 2680 3102 25328 993930 86 0
-3.152 0.143 TOP_Simple_RMII_L2_SWITCH eagle_s20 BG256 Detail 11 10
clock: phy0_ref_clk
13 18172 368 4
Setup check
23 3
Endpoint: PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13
23 8.845000 1850 3
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13
25 8.845000 23.336000 14.491000 10 12
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_gray_sync[13] _al_u2231|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12.c[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b4.b[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[2] PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u7130.e[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u7131.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u7_al_u7132.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c11 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u11_al_u7133.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/diff_adr_w[12] PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_11.b[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.fci

Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13
73 8.916000 23.336000 14.420000 9 14
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_gray_sync[13] _al_u2231|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12.c[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b4.b[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.d[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.b[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[7] _al_u1545|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0.b[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[0] PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u7130.e[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/diff_adr_w[2] PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_2|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_1.b[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c3 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_3.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c5 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_5.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c7 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_7.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c9 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_9.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c11 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_11.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.fci

Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13
125 8.951000 23.336000 14.385000 10 12
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_gray_sync[13] _al_u2231|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12.c[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b4.b[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.d[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.b[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[7] _al_u1545|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0.b[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[0] PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u7130.e[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u7131.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u7_al_u7132.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c11 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u11_al_u7133.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/diff_adr_w[12] PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_11.b[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.fci


Endpoint: PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13
173 8.965000 1850 3
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13
175 8.965000 23.443000 14.478000 9 14
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_gray_sync[13] _al_u2231|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12.c[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b4.b[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.d[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.b[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[7] _al_u1545|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0.b[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[0] PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u7130.e[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/diff_adr_w[2] PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_2|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_1.b[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c3 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_3.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c5 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_5.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c7 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_7.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c9 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_9.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c11 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_11.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13.fci

Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13
227 8.985000 23.443000 14.458000 10 12
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_gray_sync[13] _al_u2231|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12.c[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b4.b[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[2] PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u7130.e[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u7131.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u7_al_u7132.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/diff_adr_w[9] PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_9.b[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c11 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_11.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13.fci

Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13
275 8.999000 23.443000 14.444000 10 14
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_gray_sync[13] _al_u2231|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12.c[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b4.b[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[2] PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u7130.e[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u7131.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/diff_adr_w[4] PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_3.b[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c5 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_5.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c7 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_7.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c9 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_9.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c11 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_11.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13.fci


Endpoint: PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/full_flag_reg
327 9.382000 620 3
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/full_flag_reg
PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/full_flag_reg
329 9.382000 23.336000 13.954000 10 10
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_gray_sync[13] _al_u2231|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12.c[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b4.b[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[2] PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b2|_al_u2096.b[1]
_al_u2095_o PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b2|_al_u2096.a[0]
_al_u2096_o PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b3.d[1]
_al_u2099_o PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/full_flag_reg.a[1]

Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/full_flag_reg
PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/full_flag_reg
373 9.382000 23.336000 13.954000 10 10
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_gray_sync[13] _al_u2231|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12.c[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b4.b[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[2] PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b2|_al_u2096.b[1]
_al_u2095_o PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b2|_al_u2096.a[0]
_al_u2096_o PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b3.d[1]
_al_u2099_o PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/full_flag_reg.a[0]

Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/full_flag_reg
PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/full_flag_reg
417 9.934000 23.336000 13.402000 9 9
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_gray_sync[13] _al_u2231|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12.c[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b4.b[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.d[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.b[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[7] _al_u1545|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0.b[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[1] PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b2|_al_u2096.c[0]
_al_u2096_o PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b3.d[1]
_al_u2099_o PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/full_flag_reg.a[1]



Hold check
459 3
Endpoint: PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9
461 0.359000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b10|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b9.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9
PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b10|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b9.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9
463 0.359000 3.450000 3.809000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/temp1[10] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.mi[1]


Endpoint: PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7
489 0.359000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b8.clk->PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7
PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b8.clk
PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7
491 0.359000 3.450000 3.809000 1 1
PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/temp1[8] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7.mi[1]


Endpoint: PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7
517 0.359000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b1|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b7.clk->PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7
PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b1|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b7.clk
PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7
519 0.359000 3.450000 3.809000 1 1
PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/temp1[7] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7.mi[0]



Recovery check
545 2
Endpoint: PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
547 17.554000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2040.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2040.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
549 17.554000 23.202000 5.648000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta


Endpoint: PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
575 17.696000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2040.clk->PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2040.clk
PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
577 17.696000 23.202000 5.506000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_w PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb



Removal check
603 2
Endpoint: PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
605 1.363000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2040.clk->PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2040.clk
PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
607 1.363000 3.626000 4.989000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_w PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb


Endpoint: PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
633 1.461000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2040.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2040.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
635 1.461000 3.626000 5.087000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta




clock: phy1_ref_clk
661 18814 368 4
Setup check
671 3
Endpoint: PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13
671 9.245000 1850 3
Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13
673 9.245000 23.336000 14.091000 10 11
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.e[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.b[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7] _al_u2647|_al_u1549.b[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[5] PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7143.d[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7144.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c11 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u11_al_u7145.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci

Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13
719 9.412000 23.336000 13.924000 10 12
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.e[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.b[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7] _al_u2647|_al_u1549.b[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[5] PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7143.d[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7144.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[8] PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_7.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c9 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_9.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c11 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci

Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13
767 9.526000 23.336000 13.810000 10 12
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.e[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.b[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7] _al_u2647|_al_u1549.b[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[5] PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7143.d[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7144.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[7] PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_7.b[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c9 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_9.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c11 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci


Endpoint: PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13
815 9.337000 1850 3
Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13
817 9.337000 23.336000 13.999000 10 11
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.e[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.b[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7] _al_u2647|_al_u1549.b[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[5] PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7143.d[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7144.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[9] PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_9.b[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c11 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci

Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13
863 9.426000 23.336000 13.910000 10 11
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.e[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.b[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7] _al_u2647|_al_u1549.b[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[5] PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7143.d[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7144.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c11 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u11_al_u7145.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci

Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13
909 9.540000 23.336000 13.796000 10 11
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.e[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.b[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7] _al_u2647|_al_u1549.b[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[5] PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7143.d[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7144.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c11 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u11_al_u7145.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[11] PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.b[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci


Endpoint: PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg
955 10.597000 652 3
Timing path: PHY_RX_INTERFACE[1]$phy_rx/reg1_b0|PHY_RX_INTERFACE[1]$phy_rx/reg1_b1.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg
PHY_RX_INTERFACE[1]$phy_rx/reg1_b0|PHY_RX_INTERFACE[1]$phy_rx/reg1_b1.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg
957 10.573000 23.443000 12.870000 10 12
PHY_RX_INTERFACE[1]$phy_rx/cnt_reg[0] _al_u1558|mac_dec/vec_sync_afull/reg1_b1.c[1]
frame_fifo_rx_fifo_wren[1] _al_u1694|_al_u1702.a[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/n5[0] PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/ucin_al_u7134.e[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c3 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u3_al_u7135.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c7 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u7_al_u7136.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c11 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u11_al_u7137.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/wadr_next[13] PHY_RX_INTERFACE[1]$frame_fifo_rx/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg0_b13.a[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/n16 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b11.b[1]
_al_u2122_o PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b4.c[1]
_al_u2124_o PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b4.d[0]
_al_u2125_o _al_u2129|_al_u2127.b[1]
_al_u2129_o PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg.a[1]

Timing path: PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg
PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg
1005 10.597000 23.443000 12.846000 10 12
PHY_RX_INTERFACE[1]$phy_rx/STATE_reg[1] _al_u1558|mac_dec/vec_sync_afull/reg1_b1.b[1]
frame_fifo_rx_fifo_wren[1] _al_u1694|_al_u1702.a[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/n5[0] PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/ucin_al_u7134.e[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c3 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u3_al_u7135.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c7 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u7_al_u7136.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c11 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u11_al_u7137.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/wadr_next[13] PHY_RX_INTERFACE[1]$frame_fifo_rx/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg0_b13.a[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/n16 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b11.b[1]
_al_u2122_o PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b4.c[1]
_al_u2124_o PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b4.d[0]
_al_u2125_o _al_u2129|_al_u2127.b[1]
_al_u2129_o PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg.a[1]

Timing path: PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg
PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg
1053 10.597000 23.443000 12.846000 10 12
PHY_RX_INTERFACE[1]$phy_rx/STATE_reg[1] _al_u1558|mac_dec/vec_sync_afull/reg1_b1.b[1]
frame_fifo_rx_fifo_wren[1] _al_u1694|_al_u1702.a[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/n5[0] PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/ucin_al_u7134.e[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c3 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u3_al_u7135.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c7 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u7_al_u7136.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c11 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u11_al_u7137.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/wadr_next[13] PHY_RX_INTERFACE[1]$frame_fifo_rx/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg0_b13.a[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/n16 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b11.b[1]
_al_u2122_o PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b4.c[1]
_al_u2124_o PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b4.d[0]
_al_u2125_o _al_u2129|_al_u2127.b[1]
_al_u2129_o PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg.a[0]



Hold check
1101 3
Endpoint: PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
1103 0.337000 22 3
Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/ucin_al_u7134.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/ucin_al_u7134.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
1105 0.337000 3.576000 3.913000 1 1
PHY_RX_INTERFACE[1]$frame_fifo_rx/wadr[0] PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[0]

Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b4.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b4.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
1131 0.483000 3.576000 4.059000 1 1
PHY_RX_INTERFACE[1]$frame_fifo_rx/wadr[9] PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[9]

Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b12|_al_u2144.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b12|_al_u2144.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
1157 0.566000 3.576000 4.142000 1 1
PHY_RX_INTERFACE[1]$frame_fifo_rx/wadr[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[12]


Endpoint: PHY_RX_INTERFACE[1]$phy_rx/reg4_b0|PHY_RX_INTERFACE[1]$phy_rx/reg4_b2
1183 0.357000 1 1
Timing path: _al_u1698|PHY_RX_INTERFACE[1]$phy_rx/reg4_b4.clk->PHY_RX_INTERFACE[1]$phy_rx/reg4_b0|PHY_RX_INTERFACE[1]$phy_rx/reg4_b2
_al_u1698|PHY_RX_INTERFACE[1]$phy_rx/reg4_b4.clk
PHY_RX_INTERFACE[1]$phy_rx/reg4_b0|PHY_RX_INTERFACE[1]$phy_rx/reg4_b2
1185 0.357000 3.450000 3.807000 1 1
PHY_RX_INTERFACE[1]$phy_rx/seq_reg[4] PHY_RX_INTERFACE[1]$phy_rx/reg4_b0|PHY_RX_INTERFACE[1]$phy_rx/reg4_b2.mi[0]


Endpoint: PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2269
1211 0.480000 1 1
Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg|_al_u2262.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2269
PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg|_al_u2262.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2269
1213 0.480000 3.450000 3.930000 1 1
PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2269.mi[1]



Recovery check
1239 2
Endpoint: PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
1241 17.949000 1 1
Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2269.clk->PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2269.clk
PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
1243 17.949000 23.202000 5.253000 1 1
PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_n_w PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb


Endpoint: PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
1269 18.140000 1 1
Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2269.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2269.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
1271 18.140000 23.202000 5.062000 1 1
PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta



Removal check
1297 2
Endpoint: PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
1299 0.940000 1 1
Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2269.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2269.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
1301 0.940000 3.626000 4.566000 1 1
PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta


Endpoint: PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
1327 1.135000 1 1
Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2269.clk->PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2269.clk
PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
1329 1.135000 3.626000 4.761000 1 1
PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_n_w PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb




clock: phy2_ref_clk
1355 18624 364 4
Setup check
1365 3
Endpoint: PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000
1365 8.661000 150 3
Timing path: PHY_TX_INTERFACE[2]$phy_tx/reg2_b1|PHY_TX_INTERFACE[2]$phy_tx/reg2_b0.clk->PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000
PHY_TX_INTERFACE[2]$phy_tx/reg2_b1|PHY_TX_INTERFACE[2]$phy_tx/reg2_b0.clk
PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000
1367 8.661000 22.192000 13.531000 5 7
PHY_TX_INTERFACE[2]$phy_tx/cnt_reg[1] _al_u1818|_al_u1817.a[0]
_al_u1817_o _al_u1818|_al_u1817.a[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/n22[0] PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/ucin_al_u7206.e[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/c3 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u3_al_u7207.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/c7 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u7_al_u7208.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/c11 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u11_al_u7209.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/radr_next[11] PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000.addrb[10]

Timing path: PHY_TX_INTERFACE[2]$phy_tx/reg2_b1|PHY_TX_INTERFACE[2]$phy_tx/reg2_b0.clk->PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000
PHY_TX_INTERFACE[2]$phy_tx/reg2_b1|PHY_TX_INTERFACE[2]$phy_tx/reg2_b0.clk
PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000
1405 8.862000 22.192000 13.330000 5 7
PHY_TX_INTERFACE[2]$phy_tx/cnt_reg[0] _al_u1818|_al_u1817.d[0]
_al_u1817_o _al_u1818|_al_u1817.a[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/n22[0] PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/ucin_al_u7206.e[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/c3 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u3_al_u7207.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/c7 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u7_al_u7208.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/c11 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u11_al_u7209.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/radr_next[11] PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000.addrb[10]

Timing path: PHY_TX_INTERFACE[2]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b5.clk->PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000
PHY_TX_INTERFACE[2]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b5.clk
PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000
1443 9.039000 22.192000 13.153000 5 7
frame_fifo_tx_empty_flag[2] _al_u1792|PHY_TX_INTERFACE[2]$phy_tx/reg3_b0.b[1]
PHY_TX_INTERFACE[2]$phy_tx/sel2/B0 _al_u1818|_al_u1817.c[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/n22[0] PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/ucin_al_u7206.e[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/c3 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u3_al_u7207.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/c7 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u7_al_u7208.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/c11 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u11_al_u7209.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/radr_next[11] PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000.addrb[10]


Endpoint: PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000
1481 9.741000 150 3
Timing path: PHY_TX_INTERFACE[2]$phy_tx/reg2_b1|PHY_TX_INTERFACE[2]$phy_tx/reg2_b0.clk->PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000
PHY_TX_INTERFACE[2]$phy_tx/reg2_b1|PHY_TX_INTERFACE[2]$phy_tx/reg2_b0.clk
PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000
1483 9.741000 22.192000 12.451000 5 5
PHY_TX_INTERFACE[2]$phy_tx/cnt_reg[1] _al_u1818|_al_u1817.a[0]
_al_u1817_o _al_u1818|_al_u1817.a[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/n22[0] PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/ucin_al_u7206.e[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/c3 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u3_al_u7207.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/radr_next[3] PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000.addrb[2]

Timing path: PHY_TX_INTERFACE[2]$phy_tx/reg2_b1|PHY_TX_INTERFACE[2]$phy_tx/reg2_b0.clk->PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000
PHY_TX_INTERFACE[2]$phy_tx/reg2_b1|PHY_TX_INTERFACE[2]$phy_tx/reg2_b0.clk
PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000
1517 9.903000 22.192000 12.289000 5 6
PHY_TX_INTERFACE[2]$phy_tx/cnt_reg[1] _al_u1818|_al_u1817.a[0]
_al_u1817_o _al_u1818|_al_u1817.a[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/n22[0] PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/ucin_al_u7206.e[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/c3 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u3_al_u7207.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/c7 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u7_al_u7208.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/radr_next[10] PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000.addrb[9]

Timing path: PHY_TX_INTERFACE[2]$phy_tx/reg2_b1|PHY_TX_INTERFACE[2]$phy_tx/reg2_b0.clk->PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000
PHY_TX_INTERFACE[2]$phy_tx/reg2_b1|PHY_TX_INTERFACE[2]$phy_tx/reg2_b0.clk
PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000
1553 9.942000 22.192000 12.250000 5 5
PHY_TX_INTERFACE[2]$phy_tx/cnt_reg[0] _al_u1818|_al_u1817.d[0]
_al_u1817_o _al_u1818|_al_u1817.a[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/n22[0] PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/ucin_al_u7206.e[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/c3 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u3_al_u7207.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/radr_next[3] PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000.addrb[2]


Endpoint: PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13
1587 10.200000 1850 3
Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13
1589 10.200000 23.336000 13.136000 10 13
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13] _al_u2300|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12.b[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.d[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.c[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.d[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.c[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.d[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[2] PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7154.e[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u7155.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u7_al_u7156.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[8] PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_7.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c9 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_9.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c11 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci

Timing path: _al_u2300|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13
_al_u2300|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13
1639 10.688000 23.336000 12.648000 10 13
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[12] _al_u2300|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12.a[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.d[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.c[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.d[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.c[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.d[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[2] PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7154.e[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u7155.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u7_al_u7156.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[8] PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_7.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c9 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_9.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c11 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci

Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13
1689 10.690000 23.336000 12.646000 10 14
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13] _al_u2300|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12.b[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.d[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.c[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.d[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.c[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.d[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[2] PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7154.e[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u7155.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[4] PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_3.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c5 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_5.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c7 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_7.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c9 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_9.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c11 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci



Hold check
1741 3
Endpoint: _al_u1721|PHY_RX_INTERFACE[2]$phy_rx/reg4_b1
1743 0.347000 1 1
Timing path: PHY_RX_INTERFACE[2]$phy_rx/reg4_b3|PHY_RX_INTERFACE[2]$phy_rx/reg4_b5.clk->_al_u1721|PHY_RX_INTERFACE[2]$phy_rx/reg4_b1
PHY_RX_INTERFACE[2]$phy_rx/reg4_b3|PHY_RX_INTERFACE[2]$phy_rx/reg4_b5.clk
_al_u1721|PHY_RX_INTERFACE[2]$phy_rx/reg4_b1
1745 0.347000 3.450000 3.797000 1 1
PHY_RX_INTERFACE[2]$phy_rx/seq_reg[3] _al_u1721|PHY_RX_INTERFACE[2]$phy_rx/reg4_b1.mi[0]


Endpoint: PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b3|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b1
1771 0.359000 1 1
Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b3|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b3.clk->PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b3|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b1
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b3|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b3.clk
PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b3|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b1
1773 0.359000 3.450000 3.809000 1 1
PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/temp1[3] PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b3|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b1.mi[1]


Endpoint: PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
1799 0.463000 22 3
Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/add0/ucin_al_u7146.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[2]$frame_fifo_rx/add0/ucin_al_u7146.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
1801 0.463000 3.576000 4.039000 1 1
PHY_RX_INTERFACE[2]$frame_fifo_rx/wadr[0] PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[0]

Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/add0/ucin_al_u7146.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[2]$frame_fifo_rx/add0/ucin_al_u7146.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
1827 0.463000 3.576000 4.039000 1 1
PHY_RX_INTERFACE[2]$frame_fifo_rx/wadr[1] PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[1]

Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b8.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b8.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
1853 0.563000 3.576000 4.139000 1 1
PHY_RX_INTERFACE[2]$frame_fifo_rx/wadr[10] PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[10]



Recovery check
1879 2
Endpoint: PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
1881 17.724000 1 1
Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2302.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2302.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
1883 17.724000 23.202000 5.478000 1 1
PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta


Endpoint: PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
1909 18.693000 1 1
Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2302.clk->PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2302.clk
PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
1911 18.693000 23.202000 4.509000 1 1
PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb



Removal check
1937 2
Endpoint: PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
1939 0.440000 1 1
Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2302.clk->PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2302.clk
PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
1941 0.440000 3.626000 4.066000 1 1
PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb


Endpoint: PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
1967 1.306000 1 1
Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2302.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2302.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
1969 1.306000 3.626000 4.932000 1 1
PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta




clock: phy3_ref_clk
1995 18034 364 4
Setup check
2005 3
Endpoint: PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13
2005 7.456000 1850 3
Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13
2007 7.456000 23.961000 16.505000 9 12
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_gray_sync[12] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.a[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.d[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.d[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[10] _al_u1446|_al_u1661.c[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.d[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[7] _al_u1312|_al_u1570.a[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[5] PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u7167.d[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/diff_adr_w[6] PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_5.b[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c7 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_7.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c9 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_9.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c11 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_11.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13.fci

Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13
2055 7.506000 23.961000 16.455000 9 12
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.d[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.d[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.d[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[10] _al_u1446|_al_u1661.c[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.d[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[7] _al_u1312|_al_u1570.a[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[5] PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u7167.d[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/diff_adr_w[6] PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_5.b[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c7 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_7.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c9 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_9.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c11 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_11.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13.fci

Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13
2103 7.565000 23.961000 16.396000 10 12
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_gray_sync[12] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.a[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.d[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.d[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[10] _al_u1446|_al_u1661.c[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.d[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[7] _al_u1312|_al_u1570.a[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[5] PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u7167.d[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u7_al_u7168.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/diff_adr_w[8] PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_7.b[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c9 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_9.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c11 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_11.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13.fci


Endpoint: PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13
2151 7.752000 1850 3
Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13
2153 7.752000 23.961000 16.209000 10 11
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_gray_sync[12] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.a[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.d[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.d[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[10] _al_u1446|_al_u1661.c[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.d[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[7] _al_u1312|_al_u1570.a[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[5] PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u7167.d[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u7_al_u7168.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c11 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u11_al_u7169.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/diff_adr_w[12] PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_11.b[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13.fci

Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13
2199 7.802000 23.961000 16.159000 10 11
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.d[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.d[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.d[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[10] _al_u1446|_al_u1661.c[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.d[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[7] _al_u1312|_al_u1570.a[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[5] PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u7167.d[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u7_al_u7168.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c11 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u11_al_u7169.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/diff_adr_w[12] PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_11.b[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13.fci

Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13
2245 7.867000 23.961000 16.094000 10 11
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_gray_sync[12] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.a[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.d[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.d[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[10] _al_u1446|_al_u1661.c[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.d[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[7] _al_u1312|_al_u1570.a[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[5] PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u7167.d[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u7_al_u7168.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/diff_adr_w[9] PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_9.b[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c11 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_11.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13.fci


Endpoint: PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b3
2291 10.260000 279 3
Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b3
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b3
2293 10.260000 24.042000 13.782000 7 7
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_gray_sync[12] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.a[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.d[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.d[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[10] _al_u1446|_al_u1661.c[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.d[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[7] _al_u1312|_al_u1570.a[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[5] PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b3.c[1]

Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b3
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b3
2331 10.417000 24.042000 13.625000 7 7
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.d[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.d[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.d[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[10] _al_u1446|_al_u1661.c[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.d[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[7] _al_u1312|_al_u1570.a[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[5] PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b3.c[1]

Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b3
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b3
2369 10.636000 24.042000 13.406000 6 6
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_gray_sync[11] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.a[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.d[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[10] _al_u1446|_al_u1661.c[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[9] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.d[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[7] _al_u1312|_al_u1570.a[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[5] PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b3.c[1]



Hold check
2405 3
Endpoint: PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
2407 0.286000 22 3
Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/ucin_al_u7158.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/ucin_al_u7158.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
2409 0.286000 4.256000 4.542000 1 1
PHY_RX_INTERFACE[3]$frame_fifo_rx/wadr[1] PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[1]

Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b11|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b10.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b11|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b10.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
2435 0.387000 4.256000 4.643000 1 1
PHY_RX_INTERFACE[3]$frame_fifo_rx/wadr[11] PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[11]

Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/ucin_al_u7158.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/ucin_al_u7158.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
2461 0.432000 4.256000 4.688000 1 1
PHY_RX_INTERFACE[3]$frame_fifo_rx/wadr[0] PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[0]


Endpoint: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4
2487 0.347000 1 1
Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b9.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b9.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4
2489 0.347000 4.130000 4.477000 1 1
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/temp1[10] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.mi[1]


Endpoint: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4
2515 0.347000 1 1
Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b4.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b4.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4
2517 0.347000 4.130000 4.477000 1 1
PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/temp1[4] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.mi[0]



Recovery check
2543 2
Endpoint: PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
2545 17.591000 1 1
Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
2547 17.591000 23.908000 6.317000 1 1
PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_n_w PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb


Endpoint: PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
2573 17.973000 1 1
Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
2575 17.973000 23.827000 5.854000 1 1
PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta



Removal check
2601 2
Endpoint: PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
2603 0.929000 1 1
Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
2605 0.929000 4.387000 5.316000 1 1
PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta


Endpoint: PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
2631 1.438000 1 1
Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
2633 1.438000 4.306000 5.744000 1 1
PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_n_w PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb




clock: raw_clock
2659 0 0 0

clock: pll_impl/pll_inst.clkc[0]
2670 920178 23788 4
Setup check
2680 3
Endpoint: PHY_TX_INTERFACE[1]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_13
2680 -3.152000 5845 3
Timing path: packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000.clka->PHY_TX_INTERFACE[1]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_13
packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000.clka
PHY_TX_INTERFACE[1]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_13
2682 -3.152000 11.889000 15.041000 8 12
packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_doa_i1_000 _al_u1655|_al_u1654.d[0]
_al_u1654_o _al_u1655|_al_u1654.a[1]
_al_u1655_o _al_u2637|_al_u2641.d[0]
PHY_TX_INTERFACE[1]$frame_fifo_tx/n5[0] PHY_TX_INTERFACE[1]$frame_fifo_tx/add0/ucin_al_u7186.e[0]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_next[2] PHY_TX_INTERFACE[1]$frame_fifo_tx/sub0/ucin_al_u7194.b[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/sub0/c3 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub0/u3_al_u7195.fci
PHY_TX_INTERFACE[1]$frame_fifo_tx/diff_adr_w[4] PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_4|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_3.b[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_c5 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_6|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_5.fci
PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_c7 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_8|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_7.fci
PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_c9 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_10|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_9.fci
PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_c11 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_12|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_11.fci
PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_c13 PHY_TX_INTERFACE[1]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_13.fci

Timing path: packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_000000_000.clka->PHY_TX_INTERFACE[1]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_13
packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_000000_000.clka
PHY_TX_INTERFACE[1]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_13
2730 -2.933000 11.889000 14.822000 8 12
packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_doa_i0_000 _al_u1655|_al_u1654.c[0]
_al_u1654_o _al_u1655|_al_u1654.a[1]
_al_u1655_o _al_u2637|_al_u2641.d[0]
PHY_TX_INTERFACE[1]$frame_fifo_tx/n5[0] PHY_TX_INTERFACE[1]$frame_fifo_tx/add0/ucin_al_u7186.e[0]
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_next[2] PHY_TX_INTERFACE[1]$frame_fifo_tx/sub0/ucin_al_u7194.b[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/sub0/c3 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub0/u3_al_u7195.fci
PHY_TX_INTERFACE[1]$frame_fifo_tx/diff_adr_w[4] PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_4|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_3.b[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_c5 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_6|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_5.fci
PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_c7 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_8|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_7.fci
PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_c9 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_10|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_9.fci
PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_c11 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_12|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_11.fci
PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_c13 PHY_TX_INTERFACE[1]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_13.fci

Timing path: packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000.clka->PHY_TX_INTERFACE[1]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_13
packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000.clka
PHY_TX_INTERFACE[1]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_13
2778 -2.883000 11.889000 14.772000 8 12
packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_doa_i1_000 _al_u1655|_al_u1654.d[0]
_al_u1654_o _al_u1655|_al_u1654.a[1]
_al_u1655_o _al_u2637|_al_u2641.d[0]
PHY_TX_INTERFACE[1]$frame_fifo_tx/n5[0] PHY_TX_INTERFACE[1]$frame_fifo_tx/add0/ucin_al_u7186.e[0]
PHY_TX_INTERFACE[1]$frame_fifo_tx/add0/c3 PHY_TX_INTERFACE[1]$frame_fifo_tx/add0/u3_al_u7187.fci
PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_next[4] PHY_TX_INTERFACE[1]$frame_fifo_tx/sub0/u3_al_u7195.b[0]
PHY_TX_INTERFACE[1]$frame_fifo_tx/diff_adr_w[4] PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_4|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_3.b[1]
PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_c5 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_6|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_5.fci
PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_c7 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_8|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_7.fci
PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_c9 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_10|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_9.fci
PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_c11 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_12|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_11.fci
PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_c13 PHY_TX_INTERFACE[1]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_13.fci


Endpoint: PHY_TX_INTERFACE[2]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_13
2826 -3.130000 5845 3
Timing path: packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000.clka->PHY_TX_INTERFACE[2]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_13
packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000.clka
PHY_TX_INTERFACE[2]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_13
2828 -3.130000 11.889000 15.019000 9 10
packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_doa_i1_000 _al_u1655|_al_u1654.d[0]
_al_u1654_o _al_u1655|_al_u1654.a[1]
_al_u1655_o _al_u2637|_al_u2641.d[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/n5[0] PHY_TX_INTERFACE[2]$frame_fifo_tx/add0/ucin_al_u7202.e[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/add0/c3 PHY_TX_INTERFACE[2]$frame_fifo_tx/add0/u3_al_u7203.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_next[5] PHY_TX_INTERFACE[2]$frame_fifo_tx/sub0/u3_al_u7211.a[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/sub0/c7 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub0/u7_al_u7212.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/diff_adr_w[10] PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_10|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_9.b[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_c11 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_12|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_11.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_c13 PHY_TX_INTERFACE[2]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_13.fci

Timing path: packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000.clka->PHY_TX_INTERFACE[2]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_13
packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000.clka
PHY_TX_INTERFACE[2]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_13
2872 -3.039000 11.889000 14.928000 9 11
packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_doa_i1_000 _al_u1655|_al_u1654.d[0]
_al_u1654_o _al_u1655|_al_u1654.a[1]
_al_u1655_o _al_u2637|_al_u2641.d[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/n5[0] PHY_TX_INTERFACE[2]$frame_fifo_tx/add0/ucin_al_u7202.e[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/add0/c3 PHY_TX_INTERFACE[2]$frame_fifo_tx/add0/u3_al_u7203.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_next[5] PHY_TX_INTERFACE[2]$frame_fifo_tx/sub0/u3_al_u7211.a[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/sub0/c7 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub0/u7_al_u7212.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/diff_adr_w[7] PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_8|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_7.b[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_c9 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_10|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_9.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_c11 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_12|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_11.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_c13 PHY_TX_INTERFACE[2]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_13.fci

Timing path: packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000.clka->PHY_TX_INTERFACE[2]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_13
packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000.clka
PHY_TX_INTERFACE[2]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_13
2918 -2.992000 11.889000 14.881000 9 10
packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_doa_i1_000 _al_u1655|_al_u1654.d[0]
_al_u1654_o _al_u1655|_al_u1654.a[1]
_al_u1655_o _al_u2637|_al_u2641.d[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/n5[0] PHY_TX_INTERFACE[2]$frame_fifo_tx/add0/ucin_al_u7202.e[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/add0/c3 PHY_TX_INTERFACE[2]$frame_fifo_tx/add0/u3_al_u7203.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_next[5] PHY_TX_INTERFACE[2]$frame_fifo_tx/sub0/u3_al_u7211.a[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/sub0/c7 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub0/u7_al_u7212.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/sub0/c11 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub0/u11_al_u7213.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/diff_adr_w[12] PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_12|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_11.b[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_c13 PHY_TX_INTERFACE[2]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_13.fci


Endpoint: PHY_TX_INTERFACE[3]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_13
2962 -2.614000 5845 3
Timing path: packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000.clka->PHY_TX_INTERFACE[3]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_13
packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000.clka
PHY_TX_INTERFACE[3]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_13
2964 -2.614000 11.889000 14.503000 8 12
packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_doa_i1_000 _al_u1655|_al_u1654.d[0]
_al_u1654_o _al_u1655|_al_u1654.a[1]
_al_u1655_o _al_u2633|_al_u2645.d[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/n5[0] PHY_TX_INTERFACE[3]$frame_fifo_tx/add0/ucin_al_u7218.e[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_next[2] PHY_TX_INTERFACE[3]$frame_fifo_tx/sub0/ucin_al_u7226.b[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/sub0/c3 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub0/u3_al_u7227.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/diff_adr_w[4] PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_4|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_3.b[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_c5 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_6|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_5.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_c7 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_8|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_7.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_c9 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_10|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_9.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_c11 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_12|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_11.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_c13 PHY_TX_INTERFACE[3]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_13.fci

Timing path: packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000.clka->PHY_TX_INTERFACE[3]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_13
packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000.clka
PHY_TX_INTERFACE[3]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_13
3012 -2.593000 11.889000 14.482000 8 10
packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_doa_i1_000 _al_u1655|_al_u1654.d[0]
_al_u1654_o _al_u1655|_al_u1654.a[1]
_al_u1655_o _al_u2633|_al_u2645.d[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/n5[0] PHY_TX_INTERFACE[3]$frame_fifo_tx/add0/ucin_al_u7218.e[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_next[2] PHY_TX_INTERFACE[3]$frame_fifo_tx/sub0/ucin_al_u7226.b[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/sub0/c3 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub0/u3_al_u7227.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/sub0/c7 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub0/u7_al_u7228.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/diff_adr_w[10] PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_10|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_9.b[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_c11 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_12|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_11.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_c13 PHY_TX_INTERFACE[3]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_13.fci

Timing path: packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000.clka->PHY_TX_INTERFACE[3]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_13
packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000.clka
PHY_TX_INTERFACE[3]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_13
3056 -2.581000 11.889000 14.470000 9 10
packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_doa_i1_000 _al_u1655|_al_u1654.d[0]
_al_u1654_o _al_u1655|_al_u1654.a[1]
_al_u1655_o _al_u2633|_al_u2645.d[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/n5[0] PHY_TX_INTERFACE[3]$frame_fifo_tx/add0/ucin_al_u7218.e[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/add0/c3 PHY_TX_INTERFACE[3]$frame_fifo_tx/add0/u3_al_u7219.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_next[6] PHY_TX_INTERFACE[3]$frame_fifo_tx/sub0/u3_al_u7227.b[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/sub0/c7 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub0/u7_al_u7228.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/diff_adr_w[10] PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_10|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_9.b[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_c11 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_12|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_11.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_c13 PHY_TX_INTERFACE[3]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_13.fci



Hold check
3100 3
Endpoint: PHY_RX_INTERFACE[0]$frame_fifo_rx/bram32k_impl_0/inst_4096x8_sub_000000_000
3102 0.143000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_15.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/bram32k_impl_0/inst_4096x8_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_15.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/bram32k_impl_0/inst_4096x8_sub_000000_000
3104 0.143000 2.403000 2.546000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_15 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram32k_impl_0/inst_4096x8_sub_000000_000.rstb


Endpoint: header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_063
3130 0.155000 21 3
Timing path: mac_dec/reg2_b79|mac_dec/reg2_b71.clk->header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_063
mac_dec/reg2_b79|mac_dec/reg2_b71.clk
header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_063
3132 0.155000 2.162000 2.317000 1 1
h_fifo_din[71] header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_063.dib[8]

Timing path: mac_dec/reg2_b78|mac_dec/reg2_b70.clk->header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_063
mac_dec/reg2_b78|mac_dec/reg2_b70.clk
header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_063
3158 0.289000 2.162000 2.451000 1 1
h_fifo_din[70] header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_063.dib[7]

Timing path: mac_dec/reg2_b76|mac_dec/reg2_b68.clk->header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_063
mac_dec/reg2_b76|mac_dec/reg2_b68.clk
header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_063
3184 0.293000 2.162000 2.455000 1 1
h_fifo_din[68] header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_063.dib[5]


Endpoint: header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_045
3210 0.155000 21 3
Timing path: mac_dec/reg2_b49|mac_dec/reg2_b57.clk->header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_045
mac_dec/reg2_b49|mac_dec/reg2_b57.clk
header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_045
3212 0.155000 2.162000 2.317000 1 1
h_fifo_din[49] header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_045.dib[4]

Timing path: mac_dec/reg2_b37|mac_dec/reg2_b45.clk->header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_045
mac_dec/reg2_b37|mac_dec/reg2_b45.clk
header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_045
3238 0.226000 2.162000 2.388000 1 1
h_fifo_din[45] header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_045.dib[0]

Timing path: mac_dec/reg2_b48|mac_dec/reg2_b56.clk->header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_045
mac_dec/reg2_b48|mac_dec/reg2_b56.clk
header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_045
3264 0.289000 2.162000 2.451000 1 1
h_fifo_din[48] header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_045.dib[3]



Recovery check
3290 3
Endpoint: packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b2|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b1
3292 3.938000 6 3
Timing path: reg0_b4|reg0_b3.clk->packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b2|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b1
reg0_b4|reg0_b3.clk
packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b2|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b1
3294 3.938000 11.624000 7.686000 5 5
reset_cnt[3] _al_u1446|_al_u1661.a[0]
_al_u1661_o _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.d[1]
n0 _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.d[0]
arst_n_placeOpt_1 _al_u1908|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0.c[0]
PHY_RX_INTERFACE[0]$phy_rx/n14 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b2|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b1.sr

Timing path: reg0_b4|reg0_b3.clk->packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b2|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b1
reg0_b4|reg0_b3.clk
packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b2|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b1
3328 4.014000 11.624000 7.610000 5 5
reset_cnt[4] _al_u1446|_al_u1661.c[0]
_al_u1661_o _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.d[1]
n0 _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.d[0]
arst_n_placeOpt_1 _al_u1908|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0.c[0]
PHY_RX_INTERFACE[0]$phy_rx/n14 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b2|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b1.sr

Timing path: reg0_b2|reg0_b1.clk->packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b2|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b1
reg0_b2|reg0_b1.clk
packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b2|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b1
3362 4.086000 11.624000 7.538000 5 5
reset_cnt[2] _al_u1446|_al_u1661.e[0]
_al_u1661_o _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.d[1]
n0 _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.d[0]
arst_n_placeOpt_1 _al_u1908|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0.c[0]
PHY_RX_INTERFACE[0]$phy_rx/n14 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b2|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b1.sr


Endpoint: mac_dec/reg2_b52|mac_dec/reg2_b60
3396 4.114000 6 3
Timing path: reg0_b4|reg0_b3.clk->mac_dec/reg2_b52|mac_dec/reg2_b60
reg0_b4|reg0_b3.clk
mac_dec/reg2_b52|mac_dec/reg2_b60
3398 4.114000 11.624000 7.510000 4 4
reset_cnt[3] _al_u1446|_al_u1661.a[0]
_al_u1661_o _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.d[1]
n0 _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_3.c[0]
arst_n_placeOpt_3 mac_dec/reg2_b52|mac_dec/reg2_b60.sr

Timing path: reg0_b4|reg0_b3.clk->mac_dec/reg2_b52|mac_dec/reg2_b60
reg0_b4|reg0_b3.clk
mac_dec/reg2_b52|mac_dec/reg2_b60
3430 4.190000 11.624000 7.434000 4 4
reset_cnt[4] _al_u1446|_al_u1661.c[0]
_al_u1661_o _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.d[1]
n0 _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_3.c[0]
arst_n_placeOpt_3 mac_dec/reg2_b52|mac_dec/reg2_b60.sr

Timing path: reg0_b2|reg0_b1.clk->mac_dec/reg2_b52|mac_dec/reg2_b60
reg0_b2|reg0_b1.clk
mac_dec/reg2_b52|mac_dec/reg2_b60
3462 4.262000 11.624000 7.362000 4 4
reset_cnt[2] _al_u1446|_al_u1661.e[0]
_al_u1661_o _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.d[1]
n0 _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_3.c[0]
arst_n_placeOpt_3 mac_dec/reg2_b52|mac_dec/reg2_b60.sr


Endpoint: mac_dec/reg2_b50|mac_dec/reg2_b58
3494 4.114000 6 3
Timing path: reg0_b4|reg0_b3.clk->mac_dec/reg2_b50|mac_dec/reg2_b58
reg0_b4|reg0_b3.clk
mac_dec/reg2_b50|mac_dec/reg2_b58
3496 4.114000 11.624000 7.510000 4 4
reset_cnt[3] _al_u1446|_al_u1661.a[0]
_al_u1661_o _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.d[1]
n0 _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_3.c[0]
arst_n_placeOpt_3 mac_dec/reg2_b50|mac_dec/reg2_b58.sr

Timing path: reg0_b4|reg0_b3.clk->mac_dec/reg2_b50|mac_dec/reg2_b58
reg0_b4|reg0_b3.clk
mac_dec/reg2_b50|mac_dec/reg2_b58
3528 4.190000 11.624000 7.434000 4 4
reset_cnt[4] _al_u1446|_al_u1661.c[0]
_al_u1661_o _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.d[1]
n0 _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_3.c[0]
arst_n_placeOpt_3 mac_dec/reg2_b50|mac_dec/reg2_b58.sr

Timing path: reg0_b2|reg0_b1.clk->mac_dec/reg2_b50|mac_dec/reg2_b58
reg0_b2|reg0_b1.clk
mac_dec/reg2_b50|mac_dec/reg2_b58
3560 4.262000 11.624000 7.362000 4 4
reset_cnt[2] _al_u1446|_al_u1661.e[0]
_al_u1661_o _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.d[1]
n0 _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_3.c[0]
arst_n_placeOpt_3 mac_dec/reg2_b50|mac_dec/reg2_b58.sr



Removal check
3592 3
Endpoint: PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
3594 0.248000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_8.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_8.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
3596 0.248000 2.212000 2.460000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_8 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rstb


Endpoint: PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
3622 0.265000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_11.clk->PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_11.clk
PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
3624 0.265000 2.212000 2.477000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_11 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rsta


Endpoint: PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
3650 0.411000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_11.clk->PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_11.clk
PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
3652 0.411000 2.212000 2.623000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_11 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rsta




Set input delay: , and 2ns min. 
3678 27 19 1
Hold check
3687 3
Endpoint: PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN
3689 1.630000 1 1
Timing path: PHY_CRS_DV[0]->PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN
PHY_CRS_DV[0]
PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN
3691 1.630000 3.549000 5.179000 0 1
PHY_CRS_DV[0] PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipad


Endpoint: PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1
3718 5.810000 1 1
Timing path: PHY_CRS_DV[0]->PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1
PHY_CRS_DV[0]
PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1
3720 5.810000 3.654000 9.464000 1 2
PHY_CRS_DV[0] PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[0] PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1.e[0]


Endpoint: PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1
3749 5.935000 2 2
Timing path: PHY_CRS_DV[0]->PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1
PHY_CRS_DV[0]
PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1
3751 5.935000 3.654000 9.589000 1 2
PHY_CRS_DV[0] PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[0] PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1.a[1]

Timing path: PHY_CRS_DV[0]->PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1
PHY_CRS_DV[0]
PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1
3780 6.374000 3.654000 10.028000 2 3
PHY_CRS_DV[0] PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[0] _al_u1809|_al_u1683.a[0]
frame_fifo_rx_EOD_in[0] PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1.c[1]




Set input delay: , and 2ns min. 
3811 27 19 1
Hold check
3820 3
Endpoint: PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN
3822 1.630000 1 1
Timing path: PHY_CRS_DV[1]->PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN
PHY_CRS_DV[1]
PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN
3824 1.630000 3.549000 5.179000 0 1
PHY_CRS_DV[1] PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad


Endpoint: PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1
3851 3.015000 1 1
Timing path: PHY_CRS_DV[1]->PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1
PHY_CRS_DV[1]
PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1
3853 3.015000 3.654000 6.669000 1 2
PHY_CRS_DV[1] PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[1] PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.b[0]


Endpoint: PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1
3882 3.074000 2 2
Timing path: PHY_CRS_DV[1]->PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1
PHY_CRS_DV[1]
PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1
3884 3.074000 3.654000 6.728000 1 2
PHY_CRS_DV[1] PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[1] PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.a[1]

Timing path: PHY_CRS_DV[1]->PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1
PHY_CRS_DV[1]
PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1
3913 4.072000 3.654000 7.726000 2 3
PHY_CRS_DV[1] PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[1] _al_u1810|_al_u1703.b[0]
frame_fifo_rx_EOD_in[1] PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.c[1]




Set input delay: , and 2ns min. 
3944 27 19 1
Hold check
3953 3
Endpoint: PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN
3955 1.630000 1 1
Timing path: PHY_CRS_DV[2]->PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN
PHY_CRS_DV[2]
PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN
3957 1.630000 3.549000 5.179000 0 1
PHY_CRS_DV[2] PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipad


Endpoint: PHY_RX_INTERFACE[2]$phy_rx/reg1_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1
3984 3.523000 1 1
Timing path: PHY_CRS_DV[2]->PHY_RX_INTERFACE[2]$phy_rx/reg1_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1
PHY_CRS_DV[2]
PHY_RX_INTERFACE[2]$phy_rx/reg1_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1
3986 3.523000 3.654000 7.177000 1 2
PHY_CRS_DV[2] PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[2] PHY_RX_INTERFACE[2]$phy_rx/reg1_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1.d[0]


Endpoint: PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
4015 3.742000 1 1
Timing path: PHY_CRS_DV[2]->PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_CRS_DV[2]
PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
4017 3.742000 3.780000 7.522000 2 3
PHY_CRS_DV[2] PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[2] _al_u1714|_al_u1723.d[0]
frame_fifo_rx_EOD_in[2] PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.dia[1]




Set input delay: , and 2ns min. 
4048 27 19 1
Hold check
4057 3
Endpoint: PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN
4059 0.924000 1 1
Timing path: PHY_CRS_DV[3]->PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN
PHY_CRS_DV[3]
PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN
4061 0.924000 4.255000 5.179000 0 1
PHY_CRS_DV[3] PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipad


Endpoint: PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1
4088 3.530000 2 2
Timing path: PHY_CRS_DV[3]->PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1
PHY_CRS_DV[3]
PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1
4090 3.530000 4.360000 7.890000 1 2
PHY_CRS_DV[3] PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[3] PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.b[1]

Timing path: PHY_CRS_DV[3]->PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1
PHY_CRS_DV[3]
PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1
4119 4.311000 4.360000 8.671000 2 3
PHY_CRS_DV[3] PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[3] _al_u1812|_al_u1743.a[0]
frame_fifo_rx_EOD_in[3] PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.e[1]


Endpoint: PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1
4150 3.530000 1 1
Timing path: PHY_CRS_DV[3]->PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1
PHY_CRS_DV[3]
PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1
4152 3.530000 4.360000 7.890000 1 2
PHY_CRS_DV[3] PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[3] PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.b[0]





Timing group statistics: 
	Clock constraints: 
	  Clock Name                                  Min Period     Max Freq           Skew      Fanout            TNS
	  pll_impl/pll_inst.clkc[0] (100.010MHz)        13.151ns      76.040MHz        0.491ns      4293      -57.006ns
	  phy3_ref_clk (50.000MHz)                      12.544ns      79.719MHz        0.488ns       111        0.000ns
	  phy0_ref_clk (50.000MHz)                      11.155ns      89.646MHz        0.399ns       105        0.000ns
	  phy1_ref_clk (50.000MHz)                      10.755ns      92.980MHz        0.399ns       104        0.000ns
	  phy2_ref_clk (50.000MHz)                      11.339ns      88.191MHz        0.399ns       103        0.000ns
	Minimum input arrival time before clock: no constraint path
	Maximum output required time after clock: no constraint path
	Maximum combinational path delay: no constraint path

