[{"DBLP title": "Design and Analysis of Configurable Ring Oscillators for True Random Number Generation Based on Coherent Sampling.", "DBLP authors": ["Adriaan Peetermans", "Vladimir Rozic", "Ingrid Verbauwhede"], "year": 2021, "MAG papers": [{"PaperId": 3168229806, "PaperTitle": "design and analysis of configurable ring oscillators for true random number generation based on coherent sampling", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"katholieke universiteit leuven": 3.0}}], "source": "ES"}, {"DBLP title": "Practical Model Checking on FPGAs.", "DBLP authors": ["Shenghsun Cho", "Mrunal Patel", "Michael Ferdman", "Peter A. Milder"], "year": 2021, "MAG papers": [{"PaperId": 3182395188, "PaperTitle": "practical model checking on fpgas", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"stony brook university": 3.0, "university of california los angeles": 1.0}}], "source": "ES"}, {"DBLP title": "Specializing FGPU for Persistent Deep Learning.", "DBLP authors": ["Rui Ma", "Jia-Ching Hsu", "Tian Tan", "Eriko Nurvitadhi", "David Sheffield", "Rob Pelt", "Martin Langhammer", "Jaewoong Sim", "Aravind Dasu", "Derek Chiou"], "year": 2021, "MAG papers": [{"PaperId": 3180683307, "PaperTitle": "specializing fgpu for persistent deep learning", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of texas at austin": 4.0, "intel": 6.0}}], "source": "ES"}, {"DBLP title": "A Software/Hardware Co-Design of Crystals-Dilithium Signature Scheme.", "DBLP authors": ["Zhen Zhou", "Debiao He", "Zhe Liu", "Min Luo", "Kim-Kwang Raymond Choo"], "year": 2021, "MAG papers": [{"PaperId": 3166957364, "PaperTitle": "a software hardware co design of crystals dilithium signature scheme", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of texas at san antonio": 1.0, "nanjing university of aeronautics and astronautics": 1.0, "wuhan university": 3.0}}], "source": "ES"}, {"DBLP title": "Analytical Performance Estimation for Large-Scale Reconfigurable Dataflow Platforms.", "DBLP authors": ["Ryota Yasudo", "Jos\u00e9 Gabriel de Figueiredo Coutinho", "Ana Lucia Varbanescu", "Wayne Luk", "Hideharu Amano", "Tobias Becker", "Ce Guo"], "year": 2021, "MAG papers": [{"PaperId": 3193665245, "PaperTitle": "analytical performance estimation for large scale reconfigurable dataflow platforms", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"hiroshima university": 1.0, "imperial college london": 3.0, "keio university": 1.0, "university of amsterdam": 1.0}}], "source": "ES"}, {"DBLP title": "Process Variability Analysis in Interconnect, Logic, and Arithmetic Blocks of 16-nm FinFET FPGAs.", "DBLP authors": ["Endri Taka", "Konstantinos Maragos", "George Lentaris", "Dimitrios Soudris"], "year": 2021, "MAG papers": [{"PaperId": 3196238133, "PaperTitle": "process variability analysis in interconnect logic and arithmetic blocks of 16 nm finfet fpgas", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national technical university of athens": 4.0}}], "source": "ES"}, {"DBLP title": "Hardware Context Switch-based Cryptographic Accelerator for Handling Multiple Streams.", "DBLP authors": ["Arif Sasongko", "I. M. Narendra Kumara", "Arief Wicaksana", "Fr\u00e9d\u00e9ric Rousseau", "Olivier Muller"], "year": 2021, "MAG papers": [{"PaperId": 3196070409, "PaperTitle": "hardware context switch based cryptographic accelerator for handling multiple streams", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of grenoble": 3.0, "bandung institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Enhancing the Scalability of Multi-FPGA Stencil Computations via Highly Optimized HDL Components.", "DBLP authors": ["Enrico Reggiani", "Emanuele Del Sozzo", "Davide Conficconi", "Giuseppe Natale", "Carlo Moroni", "Marco D. Santambrogio"], "year": 2021, "MAG papers": [{"PaperId": 3195130375, "PaperTitle": "enhancing the scalability of multi fpga stencil computations via highly optimized hdl components", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"barcelona supercomputing center": 1.0, "polytechnic university of milan": 4.0}}], "source": "ES"}, {"DBLP title": "A Deep Learning Framework to Predict Routability for FPGA Circuit Placement.", "DBLP authors": ["Abeer Y. Al-Hyari", "Hannah Szentimrey", "Ahmed Shamli", "Timothy Martin", "Gary Gr\u00e9wal", "Shawki Areibi"], "year": 2021, "MAG papers": [{"PaperId": 3193692689, "PaperTitle": "a deep learning framework to predict routability for fpga circuit placement", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of guelph": 6.0}}], "source": "ES"}, {"DBLP title": "Programming and Synthesis for Software-defined FPGA Acceleration: Status and Future Prospects.", "DBLP authors": ["Yi-Hsiang Lai", "Ecenur Ustun", "Shaojie Xiang", "Zhenman Fang", "Hongbo Rong", "Zhiru Zhang"], "year": 2021, "MAG papers": [{"PaperId": 3200826900, "PaperTitle": "programming and synthesis for software defined fpga acceleration status and future prospects", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"simon fraser university": 1.0, "cornell university": 4.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "BISWSRBS: A Winograd-based CNN Accelerator with a Fine-grained Regular Sparsity Pattern and Mixed Precision Quantization.", "DBLP authors": ["Tao Yang", "Zhezhi He", "Tengchuan Kou", "Qingzheng Li", "Qi Han", "Haibao Yu", "Fangxin Liu", "Yun Liang", "Li Jiang"], "year": 2021, "MAG papers": [{"PaperId": 3199348509, "PaperTitle": "biswsrbs a winograd based cnn accelerator with a fine grained regular sparsity pattern and mixed precision quantization", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"shanghai jiao tong university": 5.0, "sensetime": 3.0, "peking university": 1.0}}], "source": "ES"}, {"DBLP title": "CGRA-EAM - Rapid Energy and Area Estimation for Coarse-grained Reconfigurable Architectures.", "DBLP authors": ["Mark Wijtvliet", "Henk Corporaal", "Akash Kumar"], "year": 2021, "MAG papers": [{"PaperId": 3201108873, "PaperTitle": "cgra eam rapid energy and area estimation for coarse grained reconfigurable architectures", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"dresden university of technology": 2.0, "eindhoven university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Dependency Graph-based High-level Synthesis for Maximum Instruction Parallelism.", "DBLP authors": ["Zhenghua Gu", "Wenqin Wan", "Jundong Xie", "Chang Wu"], "year": 2021, "MAG papers": [{"PaperId": 3199987448, "PaperTitle": "dependency graph based high level synthesis for maximum instruction parallelism", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"fudan university": 4.0}}], "source": "ES"}, {"DBLP title": "ACE-GCN: A Fast Data-driven FPGA Accelerator for GCN Embedding.", "DBLP authors": ["Jos\u00e9 Romero Hung", "Chao Li", "Pengyu Wang", "Chuanming Shao", "Jinyang Guo", "Jing Wang", "Guoyong Shi"], "year": 2021, "MAG papers": [{"PaperId": 3201267481, "PaperTitle": "ace gcn a fast data driven fpga accelerator for gcn embedding", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"shanghai jiao tong university": 7.0}}], "source": "ES"}, {"DBLP title": "Reconfigurable Framework for Resilient Semantic Segmentation for Space Applications.", "DBLP authors": ["Sebastian Sabogal", "Alan D. George", "Gary Crum"], "year": 2021, "MAG papers": [{"PaperId": 3199457779, "PaperTitle": "reconfigurable framework for resilient semantic segmentation for space applications", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of pittsburgh": 2.0, "goddard space flight center": 1.0}}], "source": "ES"}]