15:30:40 INFO  : Registering command handlers for Vitis TCF services
15:30:40 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\FPGA\FPGA\qinrushi_vitis\hello_world\vitis\temp_xsdb_launch_script.tcl
15:30:42 INFO  : Platform repository initialization has completed.
15:30:42 INFO  : XSCT server has started successfully.
15:30:42 INFO  : Successfully done setting XSCT server connection channel  
15:30:42 INFO  : plnx-install-location is set to ''
15:30:42 INFO  : Successfully done setting workspace for the tool. 
15:30:42 INFO  : Successfully done query RDI_DATADIR 
15:32:10 INFO  : Result from executing command 'getProjects': system_wrapper
15:32:10 INFO  : Result from executing command 'getPlatforms': 
15:32:10 WARN  : An unexpected exception occurred in the module 'platform project logging'
15:32:10 INFO  : Platform 'system_wrapper' is added to custom repositories.
15:32:17 INFO  : Platform 'system_wrapper' is added to custom repositories.
15:38:38 INFO  : Result from executing command 'getProjects': system_wrapper
15:38:38 INFO  : Result from executing command 'getPlatforms': system_wrapper|D:/FPGA/FPGA/qinrushi_vitis/hello_world/vitis/system_wrapper/export/system_wrapper/system_wrapper.xpfm
15:38:38 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
15:56:18 INFO  : Checking for BSP changes to sync application flags for project 'hello_world'...
15:58:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:14 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:58:14 INFO  : 'jtag frequency' command is executed.
15:58:14 INFO  : Context for 'APU' is selected.
15:58:14 INFO  : System reset is completed.
15:58:17 INFO  : 'after 3000' command is executed.
15:58:17 INFO  : Context for 'APU' is selected.
15:58:17 INFO  : Hardware design and registers information is loaded from 'D:/FPGA/FPGA/qinrushi_vitis/hello_world/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
15:58:17 INFO  : 'configparams force-mem-access 1' command is executed.
15:58:17 INFO  : Context for 'APU' is selected.
15:58:17 INFO  : Sourcing of 'D:/FPGA/FPGA/qinrushi_vitis/hello_world/vitis/hello_world/_ide/psinit/ps7_init.tcl' is done.
15:58:17 INFO  : 'ps7_init' command is executed.
15:58:17 INFO  : 'ps7_post_config' command is executed.
15:58:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:17 INFO  : The application 'D:/FPGA/FPGA/qinrushi_vitis/hello_world/vitis/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:58:17 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/FPGA/qinrushi_vitis/hello_world/vitis/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/FPGA/qinrushi_vitis/hello_world/vitis/hello_world/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/FPGA/qinrushi_vitis/hello_world/vitis/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:17 INFO  : 'con' command is executed.
15:58:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:58:17 INFO  : Launch script is exported to file 'D:\FPGA\FPGA\qinrushi_vitis\hello_world\vitis\hello_world_system\_ide\scripts\debugger_hello_world-default.tcl'
16:21:07 INFO  : Disconnected from the channel tcfchan#2.
