

================================================================
== Vivado HLS Report for 'relu_ap_fixed_ap_fixed_16_8_5_3_0_ReLU_config3_s'
================================================================
* Date:           Sun Oct 23 21:52:44 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     2.746|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     220|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|       -|    -|
|Register         |        -|      -|       -|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|       0|     220|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1090|    900|  437200|  218600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|       0|   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |icmp_ln1494_1_fu_126_p2  |   icmp   |      0|  0|   7|          16|           1|
    |icmp_ln1494_2_fu_148_p2  |   icmp   |      0|  0|   7|          16|           1|
    |icmp_ln1494_3_fu_170_p2  |   icmp   |      0|  0|   7|          16|           1|
    |icmp_ln1494_4_fu_192_p2  |   icmp   |      0|  0|   7|          16|           1|
    |icmp_ln1494_5_fu_214_p2  |   icmp   |      0|  0|   7|          16|           1|
    |icmp_ln1494_6_fu_236_p2  |   icmp   |      0|  0|   7|          16|           1|
    |icmp_ln1494_7_fu_258_p2  |   icmp   |      0|  0|   7|          16|           1|
    |icmp_ln1494_8_fu_280_p2  |   icmp   |      0|  0|   7|          16|           1|
    |icmp_ln1494_9_fu_302_p2  |   icmp   |      0|  0|   7|          16|           1|
    |icmp_ln1494_fu_104_p2    |   icmp   |      0|  0|   7|          16|           1|
    |select_ln81_1_fu_136_p3  |  select  |      0|  0|  15|           1|          15|
    |select_ln81_2_fu_158_p3  |  select  |      0|  0|  15|           1|          15|
    |select_ln81_3_fu_180_p3  |  select  |      0|  0|  15|           1|          15|
    |select_ln81_4_fu_202_p3  |  select  |      0|  0|  15|           1|          15|
    |select_ln81_5_fu_224_p3  |  select  |      0|  0|  15|           1|          15|
    |select_ln81_6_fu_246_p3  |  select  |      0|  0|  15|           1|          15|
    |select_ln81_7_fu_268_p3  |  select  |      0|  0|  15|           1|          15|
    |select_ln81_8_fu_290_p3  |  select  |      0|  0|  15|           1|          15|
    |select_ln81_9_fu_312_p3  |  select  |      0|  0|  15|           1|          15|
    |select_ln81_fu_114_p3    |  select  |      0|  0|  15|           1|          15|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 220|         170|         160|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+---------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_ready       | out |    1| ap_ctrl_hs | relu<ap_fixed,ap_fixed<16,8,5,3,0>,ReLU_config3> | return value |
|ap_return_0    | out |   16| ap_ctrl_hs | relu<ap_fixed,ap_fixed<16,8,5,3,0>,ReLU_config3> | return value |
|ap_return_1    | out |   16| ap_ctrl_hs | relu<ap_fixed,ap_fixed<16,8,5,3,0>,ReLU_config3> | return value |
|ap_return_2    | out |   16| ap_ctrl_hs | relu<ap_fixed,ap_fixed<16,8,5,3,0>,ReLU_config3> | return value |
|ap_return_3    | out |   16| ap_ctrl_hs | relu<ap_fixed,ap_fixed<16,8,5,3,0>,ReLU_config3> | return value |
|ap_return_4    | out |   16| ap_ctrl_hs | relu<ap_fixed,ap_fixed<16,8,5,3,0>,ReLU_config3> | return value |
|ap_return_5    | out |   16| ap_ctrl_hs | relu<ap_fixed,ap_fixed<16,8,5,3,0>,ReLU_config3> | return value |
|ap_return_6    | out |   16| ap_ctrl_hs | relu<ap_fixed,ap_fixed<16,8,5,3,0>,ReLU_config3> | return value |
|ap_return_7    | out |   16| ap_ctrl_hs | relu<ap_fixed,ap_fixed<16,8,5,3,0>,ReLU_config3> | return value |
|ap_return_8    | out |   16| ap_ctrl_hs | relu<ap_fixed,ap_fixed<16,8,5,3,0>,ReLU_config3> | return value |
|ap_return_9    | out |   16| ap_ctrl_hs | relu<ap_fixed,ap_fixed<16,8,5,3,0>,ReLU_config3> | return value |
|data_0_V_read  |  in |   16|   ap_none  |                   data_0_V_read                  |    scalar    |
|data_1_V_read  |  in |   16|   ap_none  |                   data_1_V_read                  |    scalar    |
|data_2_V_read  |  in |   16|   ap_none  |                   data_2_V_read                  |    scalar    |
|data_3_V_read  |  in |   16|   ap_none  |                   data_3_V_read                  |    scalar    |
|data_4_V_read  |  in |   16|   ap_none  |                   data_4_V_read                  |    scalar    |
|data_5_V_read  |  in |   16|   ap_none  |                   data_5_V_read                  |    scalar    |
|data_6_V_read  |  in |   16|   ap_none  |                   data_6_V_read                  |    scalar    |
|data_7_V_read  |  in |   16|   ap_none  |                   data_7_V_read                  |    scalar    |
|data_8_V_read  |  in |   16|   ap_none  |                   data_8_V_read                  |    scalar    |
|data_9_V_read  |  in |   16|   ap_none  |                   data_9_V_read                  |    scalar    |
+---------------+-----+-----+------------+--------------------------------------------------+--------------+

