$date
	Tue Oct 10 23:04:02 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fifo_TB $end
$scope module uut $end
$var wire 1 ! clk $end
$var wire 8 " data_in [7:0] $end
$var wire 8 # data_out [7:0] $end
$var wire 1 $ empty $end
$var wire 1 % full $end
$var wire 1 & rd $end
$var wire 1 ' reset $end
$var wire 1 ( wr $end
$var wire 1 ) wr_en $end
$var reg 1 * empty_next $end
$var reg 1 + empty_reg $end
$var reg 1 , full_next $end
$var reg 1 - full_reg $end
$var reg 4 . r_ptr_next [3:0] $end
$var reg 4 / r_ptr_reg [3:0] $end
$var reg 4 0 w_ptr_next [3:0] $end
$var reg 4 1 w_ptr_reg [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 1
bx 0
bx /
bx .
x-
x,
x+
x*
x)
x(
x'
x&
x%
x$
bx #
bx "
x!
$end
#200
