# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab10.srcs/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd" \
"../../../../Lab10.srcs/sources_1/new/AU.vhd" \
"../../../../Lab10.srcs/sources_1/new/Computer.vhd" \
"../../../../Lab10.srcs/sources_1/new/Decoder_8.vhd" \
"../../../../Lab10.srcs/sources_1/new/Display_Driver.vhd" \
"../../../../Lab10.srcs/sources_1/new/Instruction_Decoder.vhd" \
"../../../../Lab10.srcs/sources_1/new/Load_Selector.vhd" \
"../../../../Lab10.srcs/sources_1/new/MUX8.vhd" \
"../../../../Lab10.srcs/sources_1/new/NanoProcessor.vhd" \
"../../../../Lab10.srcs/sources_1/new/PC_Inc_Behav.vhd" \
"../../../../Lab10.srcs/sources_1/new/Register_4bit.vhd" \
"../../../../Lab10.srcs/sources_1/new/Register_Bank.vhd" \
"../../../../Lab10.srcs/sources_1/new/Register_PC.vhd" \
"../../../../Lab10.srcs/sources_1/imports/new/Slow_Clk.vhd" \

vhdl2008 xil_defaultlib  \
"../../../../Lab10.srcs/sources_1/new/Program_ROM.vhd" \

vhdl xil_defaultlib  \
"../../../../Lab10.srcs/sim_1/new/Test_Comp.vhd" \

# Do not sort compile order
nosort
