<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>H:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml sd_ddr_vga.twx sd_ddr_vga.ncd -o sd_ddr_vga.twr
sd_ddr_vga.pcf -ucf mig_39_2.ucf

</twCmdLine><twDesign>sd_ddr_vga.ncd</twDesign><twDesignPath>sd_ddr_vga.ncd</twDesignPath><twPCF>sd_ddr_vga.pcf</twPCF><twPcfPath>sd_ddr_vga.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 50000 kHz;" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 50 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 50 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.548" period="1.600" constraintValue="1.600" deviceLimit="1.052" freqLimit="950.570" physResource="ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" logResource="ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/clk_2x_0"/><twPinLimit anchorID="8" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.548" period="1.600" constraintValue="1.600" deviceLimit="1.052" freqLimit="950.570" physResource="ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" logResource="ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" locationPin="PLL_ADV_X0Y1.CLKOUT1" clockNet="ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/clk_2x_180"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="10.134" period="12.800" constraintValue="12.800" deviceLimit="2.666" freqLimit="375.094" physResource="ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT3" logResource="ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT3" locationPin="PLL_ADV_X0Y1.CLKOUT3" clockNet="ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/mcb_drp_clk_bufg_in"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 50000 kHz;" ScopeName="">TS_ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in =         PERIOD TIMEGRP         &quot;ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;         TS_sys_clk_pin * 1.5625 HIGH 50%;</twConstName><twItemCnt>23776</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1655</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>11.024</twMinPer></twConstHead><twPathRptBanner iPaths="118" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (SLICE_X18Y92.SR), 118 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.776</twSlack><twSrc BELType="FF">ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32</twSrc><twDest BELType="FF">ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3</twDest><twTotPathDel>10.874</twTotPathDel><twClkSkew dest = "0.612" src = "0.619">0.007</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32</twSrc><twDest BELType='FF'>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X42Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_rw_inst/mig_37_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X42Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd30</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y103.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">4.382</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y103.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd23</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2111</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable211</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd23</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable211</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y101.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable221</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable24</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y96.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.988</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y96.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y96.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable101</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y92.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.259</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y92.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;3&gt;</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3</twBEL></twPathDel><twLogDel>2.271</twLogDel><twRouteDel>8.603</twRouteDel><twTotDel>10.874</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">ddr_rw_inst/mig_37_inst/c3_mcb_drp_clk</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.050</twSlack><twSrc BELType="FF">ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd40</twSrc><twDest BELType="FF">ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3</twDest><twTotPathDel>10.594</twTotPathDel><twClkSkew dest = "0.612" src = "0.625">0.013</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd40</twSrc><twDest BELType='FF'>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X12Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_rw_inst/mig_37_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd40</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y104.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.889</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd40</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y104.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd54</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y101.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.144</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable221</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y101.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable26</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable221</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable24</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y96.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.988</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y96.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y96.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable101</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y92.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.259</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y92.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;3&gt;</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3</twBEL></twPathDel><twLogDel>2.193</twLogDel><twRouteDel>8.401</twRouteDel><twTotDel>10.594</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">ddr_rw_inst/mig_37_inst/c3_mcb_drp_clk</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.622</twSlack><twSrc BELType="FF">ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17</twSrc><twDest BELType="FF">ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3</twDest><twTotPathDel>10.026</twTotPathDel><twClkSkew dest = "0.612" src = "0.621">0.009</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17</twSrc><twDest BELType='FF'>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X22Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_rw_inst/mig_37_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X22Y104.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y103.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.666</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y103.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd23</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1063_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y103.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.215</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1063_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd23</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable211</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y101.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable221</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable24</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y96.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.988</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y96.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y96.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable101</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y92.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.259</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y92.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;3&gt;</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3</twBEL></twPathDel><twLogDel>2.371</twLogDel><twRouteDel>7.655</twRouteDel><twTotDel>10.026</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">ddr_rw_inst/mig_37_inst/c3_mcb_drp_clk</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="118" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (SLICE_X18Y93.SR), 118 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.779</twSlack><twSrc BELType="FF">ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32</twSrc><twDest BELType="FF">ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7</twDest><twTotPathDel>10.872</twTotPathDel><twClkSkew dest = "0.613" src = "0.619">0.006</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32</twSrc><twDest BELType='FF'>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X42Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_rw_inst/mig_37_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X42Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd30</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y103.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">4.382</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y103.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd23</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2111</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable211</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd23</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable211</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y101.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable221</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable24</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y96.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.988</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y96.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y96.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable101</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y93.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y93.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;7&gt;</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7</twBEL></twPathDel><twLogDel>2.271</twLogDel><twRouteDel>8.601</twRouteDel><twTotDel>10.872</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">ddr_rw_inst/mig_37_inst/c3_mcb_drp_clk</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.053</twSlack><twSrc BELType="FF">ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd40</twSrc><twDest BELType="FF">ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7</twDest><twTotPathDel>10.592</twTotPathDel><twClkSkew dest = "0.613" src = "0.625">0.012</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd40</twSrc><twDest BELType='FF'>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X12Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_rw_inst/mig_37_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd40</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y104.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.889</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd40</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y104.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd54</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y101.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.144</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable221</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y101.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable26</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable221</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable24</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y96.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.988</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y96.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y96.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable101</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y93.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y93.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;7&gt;</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7</twBEL></twPathDel><twLogDel>2.193</twLogDel><twRouteDel>8.399</twRouteDel><twTotDel>10.592</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">ddr_rw_inst/mig_37_inst/c3_mcb_drp_clk</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.625</twSlack><twSrc BELType="FF">ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17</twSrc><twDest BELType="FF">ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7</twDest><twTotPathDel>10.024</twTotPathDel><twClkSkew dest = "0.613" src = "0.621">0.008</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17</twSrc><twDest BELType='FF'>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X22Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_rw_inst/mig_37_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X22Y104.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y103.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.666</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y103.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd23</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1063_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y103.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.215</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1063_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd23</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable211</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y101.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable221</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable24</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y96.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.988</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y96.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y96.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable101</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y93.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y93.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;7&gt;</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7</twBEL></twPathDel><twLogDel>2.371</twLogDel><twRouteDel>7.653</twRouteDel><twTotDel>10.024</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">ddr_rw_inst/mig_37_inst/c3_mcb_drp_clk</twDestClk><twPctLog>23.7</twPctLog><twPctRoute>76.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="118" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2 (SLICE_X18Y92.SR), 118 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.785</twSlack><twSrc BELType="FF">ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32</twSrc><twDest BELType="FF">ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2</twDest><twTotPathDel>10.865</twTotPathDel><twClkSkew dest = "0.612" src = "0.619">0.007</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32</twSrc><twDest BELType='FF'>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X42Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_rw_inst/mig_37_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X42Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd30</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y103.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">4.382</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y103.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd23</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2111</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable211</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd23</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable211</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y101.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable221</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable24</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y96.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.988</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y96.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y96.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable101</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y92.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.259</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y92.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;3&gt;</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2</twBEL></twPathDel><twLogDel>2.262</twLogDel><twRouteDel>8.603</twRouteDel><twTotDel>10.865</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">ddr_rw_inst/mig_37_inst/c3_mcb_drp_clk</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.059</twSlack><twSrc BELType="FF">ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd40</twSrc><twDest BELType="FF">ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2</twDest><twTotPathDel>10.585</twTotPathDel><twClkSkew dest = "0.612" src = "0.625">0.013</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd40</twSrc><twDest BELType='FF'>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X12Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_rw_inst/mig_37_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd40</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y104.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.889</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd40</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y104.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd54</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y101.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.144</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable221</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y101.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable26</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable221</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable24</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y96.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.988</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y96.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y96.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable101</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y92.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.259</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y92.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;3&gt;</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2</twBEL></twPathDel><twLogDel>2.184</twLogDel><twRouteDel>8.401</twRouteDel><twTotDel>10.585</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">ddr_rw_inst/mig_37_inst/c3_mcb_drp_clk</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.631</twSlack><twSrc BELType="FF">ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17</twSrc><twDest BELType="FF">ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2</twDest><twTotPathDel>10.017</twTotPathDel><twClkSkew dest = "0.612" src = "0.621">0.009</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17</twSrc><twDest BELType='FF'>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X22Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_rw_inst/mig_37_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X22Y104.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y103.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.666</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y103.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd23</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1063_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y103.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.215</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1063_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd23</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable211</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y101.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable221</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable24</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y96.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.988</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y96.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y96.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable101</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y92.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.259</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y92.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;3&gt;</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2</twBEL></twPathDel><twLogDel>2.362</twLogDel><twRouteDel>7.655</twRouteDel><twTotDel>10.017</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">ddr_rw_inst/mig_37_inst/c3_mcb_drp_clk</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in =
        PERIOD TIMEGRP
        &quot;ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;
        TS_sys_clk_pin * 1.5625 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2 (SLICE_X20Y75.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.385</twSlack><twSrc BELType="FF">ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1</twSrc><twDest BELType="FF">ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2</twDest><twTotPathDel>0.385</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1</twSrc><twDest BELType='FF'>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">ddr_rw_inst/mig_37_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X20Y75.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y75.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.137</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y75.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.137</twRouteDel><twTotDel>0.385</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">ddr_rw_inst/mig_37_inst/c3_mcb_drp_clk</twDestClk><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_0 (SLICE_X4Y89.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.421</twSlack><twSrc BELType="FF">ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_0</twSrc><twDest BELType="FF">ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_0</twDest><twTotPathDel>0.421</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_0</twSrc><twDest BELType='FF'>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">ddr_rw_inst/mig_37_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X4Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt&lt;1&gt;</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y89.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.031</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y89.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt&lt;1&gt;</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/Mcount_bit_cnt_xor&lt;0&gt;11_INV_0</twBEL><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_0</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.031</twRouteDel><twTotDel>0.421</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">ddr_rw_inst/mig_37_inst/c3_mcb_drp_clk</twDestClk><twPctLog>92.6</twPctLog><twPctRoute>7.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase (SLICE_X4Y106.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.421</twSlack><twSrc BELType="FF">ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase</twSrc><twDest BELType="FF">ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase</twDest><twTotPathDel>0.421</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase</twSrc><twDest BELType='FF'>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">ddr_rw_inst/mig_37_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X4Y106.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y106.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.031</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y106.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/Mmux_state[2]_AddressPhase_MUX_1501_o11</twBEL><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.031</twRouteDel><twTotDel>0.421</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">ddr_rw_inst/mig_37_inst/c3_mcb_drp_clk</twDestClk><twPctLog>92.6</twPctLog><twPctRoute>7.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in =
        PERIOD TIMEGRP
        &quot;ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;
        TS_sys_clk_pin * 1.5625 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Tbcper_I" slack="10.134" period="12.800" constraintValue="12.800" deviceLimit="2.666" freqLimit="375.094" physResource="ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0" logResource="ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/mcb_drp_clk_bufg_in"/><twPinLimit anchorID="37" type="MINPERIOD" name="Tmcbcper_UICLK" slack="11.800" period="12.800" constraintValue="12.800" deviceLimit="1.000" freqLimit="1000.000" physResource="ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK" logResource="ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK" locationPin="MCB_X0Y1.UICLK" clockNet="ddr_rw_inst/mig_37_inst/c3_mcb_drp_clk"/><twPinLimit anchorID="38" type="MINPERIOD" name="Tcp" slack="12.320" period="12.800" constraintValue="12.800" deviceLimit="0.480" freqLimit="2083.333" physResource="ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter&lt;3&gt;/CLK" logResource="ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0/CK" locationPin="SLICE_X14Y91.CLK" clockNet="ddr_rw_inst/mig_37_inst/c3_mcb_drp_clk"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 50000 kHz;" ScopeName="">TS_ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_clk_2x_180 = PERIOD         TIMEGRP &quot;ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_clk_2x_180&quot;         TS_sys_clk_pin * 12.5 PHASE 0.8 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.499</twMinPer></twConstHead><twPinLimitRpt anchorID="40"><twPinLimitBanner>Component Switching Limit Checks: TS_ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_clk_2x_180 = PERIOD
        TIMEGRP &quot;ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_clk_2x_180&quot;
        TS_sys_clk_pin * 12.5 PHASE 0.8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="41" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.101" period="1.600" constraintValue="1.600" deviceLimit="1.499" freqLimit="667.111" physResource="ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="ddr_rw_inst/mig_37_inst/c3_sysclk_2x_180"/></twPinLimitRpt></twConst><twConst anchorID="42" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 50000 kHz;" ScopeName="">TS_ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_vga_clk_bufg_in = PERIOD         TIMEGRP         &quot;ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_vga_clk_bufg_in&quot;         TS_sys_clk_pin * 1.38888889 HIGH 50%;</twConstName><twItemCnt>2787</twItemCnt><twErrCntSetup>128</twErrCntSetup><twErrCntEndPt>128</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>709</twEndPtCnt><twPathErrCnt>128</twPathErrCnt><twMinPer>91.746</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point vga_disp_inst/ddr_data_reg_112 (SLICE_X1Y41.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.291</twSlack><twSrc BELType="CPU">ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">vga_disp_inst/ddr_data_reg_112</twDest><twTotPathDel>4.411</twTotPathDel><twClkSkew dest = "2.011" src = "2.426">0.415</twClkSkew><twDelConst>0.800</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.281" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.265</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>vga_disp_inst/ddr_data_reg_112</twDest><twLogLvls>0</twLogLvls><twSrcSite>MCB_X0Y1.P4CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="64.000">ddr_rw_inst/c3_clk0</twSrcClk><twPathDel><twSite>MCB_X0Y1.P4RDDATA16</twSite><twDelType>Tmcbcko_RDDATA</twDelType><twDelInfo twEdge="twRising">2.700</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y41.AX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.597</twDelInfo><twComp>c3_p0_rd_data&lt;112&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y41.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>vga_disp_inst/ddr_data_reg&lt;115&gt;</twComp><twBEL>vga_disp_inst/ddr_data_reg_112</twBEL></twPathDel><twLogDel>2.814</twLogDel><twRouteDel>1.597</twRouteDel><twTotDel>4.411</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="64.800">vga_clk</twDestClk><twPctLog>63.8</twPctLog><twPctRoute>36.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point vga_disp_inst/ddr_data_reg_39 (SLICE_X1Y52.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.074</twSlack><twSrc BELType="CPU">ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">vga_disp_inst/ddr_data_reg_39</twDest><twTotPathDel>4.202</twTotPathDel><twClkSkew dest = "2.043" src = "2.450">0.407</twClkSkew><twDelConst>0.800</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.281" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.265</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>vga_disp_inst/ddr_data_reg_39</twDest><twLogLvls>1</twLogLvls><twSrcSite>MCB_X0Y1.P1RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="64.000">ddr_rw_inst/c3_clk0</twSrcClk><twPathDel><twSite>MCB_X0Y1.P1RDDATA7</twSite><twDelType>Tmcbcko_RDDATA</twDelType><twDelInfo twEdge="twRising">2.700</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y52.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.238</twDelInfo><twComp>c3_p0_rd_data&lt;39&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y52.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>vga_disp_inst/ddr_data_reg&lt;43&gt;</twComp><twBEL>c3_p0_rd_data&lt;39&gt;_rt</twBEL><twBEL>vga_disp_inst/ddr_data_reg_39</twBEL></twPathDel><twLogDel>2.964</twLogDel><twRouteDel>1.238</twRouteDel><twTotDel>4.202</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="64.800">vga_clk</twDestClk><twPctLog>70.5</twPctLog><twPctRoute>29.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point vga_disp_inst/ddr_data_reg_17 (SLICE_X0Y59.B3), 1 path
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.050</twSlack><twSrc BELType="CPU">ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">vga_disp_inst/ddr_data_reg_17</twDest><twTotPathDel>4.171</twTotPathDel><twClkSkew dest = "2.043" src = "2.457">0.414</twClkSkew><twDelConst>0.800</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.281" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.265</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>vga_disp_inst/ddr_data_reg_17</twDest><twLogLvls>1</twLogLvls><twSrcSite>MCB_X0Y1.P0RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="64.000">ddr_rw_inst/c3_clk0</twSrcClk><twPathDel><twSite>MCB_X0Y1.P0RDDATA17</twSite><twDelType>Tmcbcko_RDDATA</twDelType><twDelInfo twEdge="twRising">2.700</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y59.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.250</twDelInfo><twComp>c3_p0_rd_data&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y59.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>vga_disp_inst/ddr_data_reg&lt;31&gt;</twComp><twBEL>c3_p0_rd_data&lt;17&gt;_rt</twBEL><twBEL>vga_disp_inst/ddr_data_reg_17</twBEL></twPathDel><twLogDel>2.921</twLogDel><twRouteDel>1.250</twRouteDel><twTotDel>4.171</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="64.800">vga_clk</twDestClk><twPctLog>70.0</twPctLog><twPctRoute>30.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_vga_clk_bufg_in = PERIOD
        TIMEGRP
        &quot;ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_vga_clk_bufg_in&quot;
        TS_sys_clk_pin * 1.38888889 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vga_disp_inst/vga_g_reg_2 (SLICE_X0Y58.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.442</twSlack><twSrc BELType="FF">vga_disp_inst/ddr_data_reg_7</twSrc><twDest BELType="FF">vga_disp_inst/vga_g_reg_2</twDest><twTotPathDel>0.444</twTotPathDel><twClkSkew dest = "0.037" src = "0.035">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vga_disp_inst/ddr_data_reg_7</twSrc><twDest BELType='FF'>vga_disp_inst/vga_g_reg_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y58.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="21.600">vga_clk</twSrcClk><twPathDel><twSite>SLICE_X1Y58.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>vga_disp_inst/ddr_data_reg&lt;7&gt;</twComp><twBEL>vga_disp_inst/ddr_data_reg_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y58.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.018</twDelInfo><twComp>vga_disp_inst/ddr_data_reg&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y58.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.228</twDelInfo><twComp>vga_disp_inst/vga_g_reg&lt;2&gt;</twComp><twBEL>vga_disp_inst/Mmux_num_counter[3]_ddr_data_reg[122]_select_36_OUT_32</twBEL><twBEL>vga_disp_inst/Mmux_num_counter[3]_ddr_data_reg[122]_select_36_OUT_2_f7_1</twBEL><twBEL>vga_disp_inst/vga_g_reg_2</twBEL></twPathDel><twLogDel>0.426</twLogDel><twRouteDel>0.018</twRouteDel><twTotDel>0.444</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="21.600">vga_clk</twDestClk><twPctLog>95.9</twPctLog><twPctRoute>4.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vga_disp_inst/vsync_r (SLICE_X35Y83.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.445</twSlack><twSrc BELType="FF">vga_disp_inst/vsync_r</twSrc><twDest BELType="FF">vga_disp_inst/vsync_r</twDest><twTotPathDel>0.445</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vga_disp_inst/vsync_r</twSrc><twDest BELType='FF'>vga_disp_inst/vsync_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="14.400">vga_clk</twSrcClk><twPathDel><twSite>SLICE_X35Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>vga_vsync_OBUF</twComp><twBEL>vga_disp_inst/vsync_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y83.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.032</twDelInfo><twComp>vga_vsync_OBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y83.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>vga_vsync_OBUF</twComp><twBEL>vga_disp_inst/vsync_r_glue_set</twBEL><twBEL>vga_disp_inst/vsync_r</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.032</twRouteDel><twTotDel>0.445</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="14.400">vga_clk</twDestClk><twPctLog>92.8</twPctLog><twPctRoute>7.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vga_disp_inst/hsync_de (SLICE_X21Y76.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.459</twSlack><twSrc BELType="FF">vga_disp_inst/hsync_de</twSrc><twDest BELType="FF">vga_disp_inst/hsync_de</twDest><twTotPathDel>0.459</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vga_disp_inst/hsync_de</twSrc><twDest BELType='FF'>vga_disp_inst/hsync_de</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="14.400">vga_clk</twSrcClk><twPathDel><twSite>SLICE_X21Y76.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>vga_disp_inst/hsync_de</twComp><twBEL>vga_disp_inst/hsync_de</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y76.D6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twFalling">0.046</twDelInfo><twComp>vga_disp_inst/hsync_de</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y76.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>vga_disp_inst/hsync_de</twComp><twBEL>vga_disp_inst/hsync_de_glue_set</twBEL><twBEL>vga_disp_inst/hsync_de</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.046</twRouteDel><twTotDel>0.459</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="14.400">vga_clk</twDestClk><twPctLog>90.0</twPctLog><twPctRoute>10.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="55"><twPinLimitBanner>Component Switching Limit Checks: TS_ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_vga_clk_bufg_in = PERIOD
        TIMEGRP
        &quot;ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_vga_clk_bufg_in&quot;
        TS_sys_clk_pin * 1.38888889 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="56" type="MINPERIOD" name="Tbcper_I" slack="11.734" period="14.400" constraintValue="14.400" deviceLimit="2.666" freqLimit="375.094" physResource="ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/U_BUFG_CLK3/I0" logResource="ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/U_BUFG_CLK3/I0" locationPin="BUFGMUX_X2Y3.I0" clockNet="ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/vga_clk_bufg_in"/><twPinLimit anchorID="57" type="MINPERIOD" name="Tcp" slack="13.920" period="14.400" constraintValue="14.400" deviceLimit="0.480" freqLimit="2083.333" physResource="vga_disp_inst/y_cnt&lt;3&gt;/CLK" logResource="vga_disp_inst/y_cnt_0/CK" locationPin="SLICE_X34Y82.CLK" clockNet="vga_clk"/><twPinLimit anchorID="58" type="MINPERIOD" name="Tcp" slack="13.920" period="14.400" constraintValue="14.400" deviceLimit="0.480" freqLimit="2083.333" physResource="vga_disp_inst/y_cnt&lt;3&gt;/CLK" logResource="vga_disp_inst/y_cnt_1/CK" locationPin="SLICE_X34Y82.CLK" clockNet="vga_clk"/></twPinLimitRpt></twConst><twConst anchorID="59" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 50000 kHz;" ScopeName="">TS_ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP         &quot;ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_clk_2x_0&quot;         TS_sys_clk_pin * 12.5 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.499</twMinPer></twConstHead><twPinLimitRpt anchorID="60"><twPinLimitBanner>Component Switching Limit Checks: TS_ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        &quot;ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_clk_2x_0&quot;
        TS_sys_clk_pin * 12.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="61" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.101" period="1.600" constraintValue="1.600" deviceLimit="1.499" freqLimit="667.111" physResource="ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="ddr_rw_inst/mig_37_inst/c3_sysclk_2x"/></twPinLimitRpt></twConst><twConst anchorID="62" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 50000 kHz;" ScopeName="">TS_ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_spi_clk_bufg_in = PERIOD         TIMEGRP         &quot;ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_spi_clk_bufg_in&quot;         TS_sys_clk_pin * 0.25 HIGH 50%;</twConstName><twItemCnt>20150</twItemCnt><twErrCntSetup>268</twErrCntSetup><twErrCntEndPt>268</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3144</twEndPtCnt><twPathErrCnt>268</twPathErrCnt><twMinPer>222.950</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point ddr_rw_inst/ddr_wdata_reg_58 (SLICE_X30Y38.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.859</twSlack><twSrc BELType="FF">ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_24</twSrc><twDest BELType="FF">ddr_rw_inst/ddr_wdata_reg_58</twDest><twTotPathDel>3.701</twTotPathDel><twClkSkew dest = "1.990" src = "2.435">0.445</twClkSkew><twDelConst>1.600</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.379" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.313</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_24</twSrc><twDest BELType='FF'>ddr_rw_inst/ddr_wdata_reg_58</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="38.400">ddr_rw_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X29Y28.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>c3_rst0</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y28.A6</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.206</twDelInfo><twComp>c3_rst0</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>c3_rst0</twComp><twBEL>ddr_rw_inst/mig_37_inst_c3_rst0_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.256</twDelInfo><twComp>ddr_rw_inst/mig_37_inst_c3_rst0_4</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>ddr_rw_inst/ddr_wdata_reg&lt;43&gt;</twComp><twBEL>ddr_rw_inst/c3_rst0_c3_calib_done_OR_264_o1_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y38.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>ddr_rw_inst/c3_rst0_c3_calib_done_OR_264_o15</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y38.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>ddr_rw_inst/ddr_wdata_reg&lt;55&gt;</twComp><twBEL>ddr_rw_inst/ddr_wdata_reg_58</twBEL></twPathDel><twLogDel>1.487</twLogDel><twRouteDel>2.214</twRouteDel><twTotDel>3.701</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="40.000">SD_clk_OBUF</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point ddr_rw_inst/ddr_wdata_reg_57 (SLICE_X30Y38.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.819</twSlack><twSrc BELType="FF">ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_24</twSrc><twDest BELType="FF">ddr_rw_inst/ddr_wdata_reg_57</twDest><twTotPathDel>3.661</twTotPathDel><twClkSkew dest = "1.990" src = "2.435">0.445</twClkSkew><twDelConst>1.600</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.379" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.313</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_24</twSrc><twDest BELType='FF'>ddr_rw_inst/ddr_wdata_reg_57</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="38.400">ddr_rw_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X29Y28.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>c3_rst0</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y28.A6</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.206</twDelInfo><twComp>c3_rst0</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>c3_rst0</twComp><twBEL>ddr_rw_inst/mig_37_inst_c3_rst0_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.256</twDelInfo><twComp>ddr_rw_inst/mig_37_inst_c3_rst0_4</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>ddr_rw_inst/ddr_wdata_reg&lt;43&gt;</twComp><twBEL>ddr_rw_inst/c3_rst0_c3_calib_done_OR_264_o1_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y38.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>ddr_rw_inst/c3_rst0_c3_calib_done_OR_264_o15</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y38.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>ddr_rw_inst/ddr_wdata_reg&lt;55&gt;</twComp><twBEL>ddr_rw_inst/ddr_wdata_reg_57</twBEL></twPathDel><twLogDel>1.447</twLogDel><twRouteDel>2.214</twRouteDel><twTotDel>3.661</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="40.000">SD_clk_OBUF</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point ddr_rw_inst/ddr_wdata_reg_55 (SLICE_X30Y38.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.785</twSlack><twSrc BELType="FF">ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_24</twSrc><twDest BELType="FF">ddr_rw_inst/ddr_wdata_reg_55</twDest><twTotPathDel>3.627</twTotPathDel><twClkSkew dest = "1.990" src = "2.435">0.445</twClkSkew><twDelConst>1.600</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.379" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.313</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_24</twSrc><twDest BELType='FF'>ddr_rw_inst/ddr_wdata_reg_55</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="38.400">ddr_rw_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X29Y28.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>c3_rst0</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y28.A6</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.206</twDelInfo><twComp>c3_rst0</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>c3_rst0</twComp><twBEL>ddr_rw_inst/mig_37_inst_c3_rst0_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.256</twDelInfo><twComp>ddr_rw_inst/mig_37_inst_c3_rst0_4</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>ddr_rw_inst/ddr_wdata_reg&lt;43&gt;</twComp><twBEL>ddr_rw_inst/c3_rst0_c3_calib_done_OR_264_o1_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y38.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>ddr_rw_inst/c3_rst0_c3_calib_done_OR_264_o15</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y38.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>ddr_rw_inst/ddr_wdata_reg&lt;55&gt;</twComp><twBEL>ddr_rw_inst/ddr_wdata_reg_55</twBEL></twPathDel><twLogDel>1.413</twLogDel><twRouteDel>2.214</twRouteDel><twTotDel>3.627</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="40.000">SD_clk_OBUF</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_spi_clk_bufg_in = PERIOD
        TIMEGRP
        &quot;ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_spi_clk_bufg_in&quot;
        TS_sys_clk_pin * 0.25 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_sd_top/sd_read_inst/myvalid_o (SLICE_X44Y22.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.336</twSlack><twSrc BELType="FF">u_sd_top/sd_read_inst/read_step_FSM_FFd1</twSrc><twDest BELType="FF">u_sd_top/sd_read_inst/myvalid_o</twDest><twTotPathDel>0.342</twTotPathDel><twClkSkew dest = "0.067" src = "0.061">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_sd_top/sd_read_inst/read_step_FSM_FFd1</twSrc><twDest BELType='FF'>u_sd_top/sd_read_inst/myvalid_o</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">SD_clk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X46Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>u_sd_top/sd_read_inst/read_step_FSM_FFd1</twComp><twBEL>u_sd_top/sd_read_inst/read_step_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y22.CE</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twFalling">0.250</twDelInfo><twComp>u_sd_top/sd_read_inst/read_step_FSM_FFd1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y22.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>myvalid_o</twComp><twBEL>u_sd_top/sd_read_inst/myvalid_o</twBEL></twPathDel><twLogDel>0.092</twLogDel><twRouteDel>0.250</twRouteDel><twTotDel>0.342</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">SD_clk_OBUF</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_rw_inst/sd_data_reg_117 (SLICE_X28Y29.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.385</twSlack><twSrc BELType="FF">ddr_rw_inst/sd_data_reg_109</twSrc><twDest BELType="FF">ddr_rw_inst/sd_data_reg_117</twDest><twTotPathDel>0.387</twTotPathDel><twClkSkew dest = "0.044" src = "0.042">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ddr_rw_inst/sd_data_reg_109</twSrc><twDest BELType='FF'>ddr_rw_inst/sd_data_reg_117</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y29.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="120.000">SD_clk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X29Y29.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>ddr_rw_inst/sd_data_reg&lt;110&gt;</twComp><twBEL>ddr_rw_inst/sd_data_reg_109</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y29.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.068</twDelInfo><twComp>ddr_rw_inst/sd_data_reg&lt;109&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y29.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>ddr_rw_inst/sd_data_reg&lt;118&gt;</twComp><twBEL>ddr_rw_inst/Mmux_GND_7_o_sd_data_reg[119]_mux_3_OUT201</twBEL><twBEL>ddr_rw_inst/sd_data_reg_117</twBEL></twPathDel><twLogDel>0.319</twLogDel><twRouteDel>0.068</twRouteDel><twTotDel>0.387</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="120.000">SD_clk_OBUF</twDestClk><twPctLog>82.4</twPctLog><twPctRoute>17.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_sd_top/sd_initial_inst/rx_31 (SLICE_X46Y14.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.385</twSlack><twSrc BELType="FF">u_sd_top/sd_initial_inst/rx_30</twSrc><twDest BELType="FF">u_sd_top/sd_initial_inst/rx_31</twDest><twTotPathDel>0.385</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_sd_top/sd_initial_inst/rx_30</twSrc><twDest BELType='FF'>u_sd_top/sd_initial_inst/rx_31</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">SD_clk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X46Y14.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>u_sd_top/sd_initial_inst/rx&lt;31&gt;</twComp><twBEL>u_sd_top/sd_initial_inst/rx_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y14.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.137</twDelInfo><twComp>u_sd_top/sd_initial_inst/rx&lt;30&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y14.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>u_sd_top/sd_initial_inst/rx&lt;31&gt;</twComp><twBEL>u_sd_top/sd_initial_inst/rx_31</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.137</twRouteDel><twTotDel>0.385</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">SD_clk_OBUF</twDestClk><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="75"><twPinLimitBanner>Component Switching Limit Checks: TS_ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_spi_clk_bufg_in = PERIOD
        TIMEGRP
        &quot;ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_spi_clk_bufg_in&quot;
        TS_sys_clk_pin * 0.25 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="76" type="MINPERIOD" name="Tbcper_I" slack="77.334" period="80.000" constraintValue="80.000" deviceLimit="2.666" freqLimit="375.094" physResource="ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/U_BUFG_CLK2/I0" logResource="ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/U_BUFG_CLK2/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/spi_clk_bufg_in"/><twPinLimit anchorID="77" type="MINPERIOD" name="Tcp" slack="79.520" period="80.000" constraintValue="80.000" deviceLimit="0.480" freqLimit="2083.333" physResource="u_sd_top/sd_read_inst/sec&lt;3&gt;/CLK" logResource="u_sd_top/sd_read_inst/sec_0/CK" locationPin="SLICE_X48Y30.CLK" clockNet="SD_clk_OBUF"/><twPinLimit anchorID="78" type="MINPERIOD" name="Tcp" slack="79.520" period="80.000" constraintValue="80.000" deviceLimit="0.480" freqLimit="2083.333" physResource="u_sd_top/sd_read_inst/sec&lt;3&gt;/CLK" logResource="u_sd_top/sd_read_inst/sec_1/CK" locationPin="SLICE_X48Y30.CLK" clockNet="SD_clk_OBUF"/></twPinLimitRpt></twConst><twConst anchorID="79" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 50000 kHz;" ScopeName="">TS_ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD         TIMEGRP         &quot;ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_clk0_bufg_in&quot;         TS_sys_clk_pin * 1.5625 HIGH 50%;</twConstName><twItemCnt>134900</twItemCnt><twErrCntSetup>1667</twErrCntSetup><twErrCntEndPt>1667</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>12731</twEndPtCnt><twPathErrCnt>1691</twPathErrCnt><twMinPer>52.528</twMinPer></twConstHead><twPathRptBanner iPaths="5" iCriticalPaths="1" sType="EndPoint">Paths for end point ddr_rw_inst/exd_code_datwo_0_103 (SLICE_X19Y54.CE), 5 paths
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.966</twSlack><twSrc BELType="FF">u_sd_top/sd_read_inst/read_o</twSrc><twDest BELType="FF">ddr_rw_inst/exd_code_datwo_0_103</twDest><twTotPathDel>5.861</twTotPathDel><twClkSkew dest = "2.037" src = "2.429">0.392</twClkSkew><twDelConst>1.600</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.379" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.313</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_sd_top/sd_read_inst/read_o</twSrc><twDest BELType='FF'>ddr_rw_inst/exd_code_datwo_0_103</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y73.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="280.000">SD_clk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X38Y73.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>pic_read_done</twComp><twBEL>u_sd_top/sd_read_inst/read_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y53.A2</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">3.324</twDelInfo><twComp>pic_read_done</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ddr_rw_inst/exd_code_datwo_0&lt;67&gt;</twComp><twBEL>ddr_rw_inst/_n1744_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y54.CE</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">1.369</twDelInfo><twComp>ddr_rw_inst/_n1744_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y54.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ddr_rw_inst/exd_code_data_0&lt;32&gt;</twComp><twBEL>ddr_rw_inst/exd_code_datwo_0_103</twBEL></twPathDel><twLogDel>1.168</twLogDel><twRouteDel>4.693</twRouteDel><twTotDel>5.861</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="281.600">ddr_rw_inst/c3_clk0</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.263</twSlack><twSrc BELType="FF">ddr_rw_inst/ddr_write_busy</twSrc><twDest BELType="FF">ddr_rw_inst/exd_code_datwo_0_103</twDest><twTotPathDel>6.353</twTotPathDel><twClkSkew dest = "0.722" src = "0.763">0.041</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ddr_rw_inst/ddr_write_busy</twSrc><twDest BELType='FF'>ddr_rw_inst/exd_code_datwo_0_103</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_rw_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X26Y74.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>ddr_rw_inst/ddr_write_busy</twComp><twBEL>ddr_rw_inst/ddr_write_busy</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y53.A6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">3.816</twDelInfo><twComp>ddr_rw_inst/ddr_write_busy</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ddr_rw_inst/exd_code_datwo_0&lt;67&gt;</twComp><twBEL>ddr_rw_inst/_n1744_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y54.CE</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">1.369</twDelInfo><twComp>ddr_rw_inst/_n1744_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y54.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ddr_rw_inst/exd_code_data_0&lt;32&gt;</twComp><twBEL>ddr_rw_inst/exd_code_datwo_0_103</twBEL></twPathDel><twLogDel>1.168</twLogDel><twRouteDel>5.185</twRouteDel><twTotDel>6.353</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">ddr_rw_inst/c3_clk0</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.510</twSlack><twSrc BELType="FF">ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_24</twSrc><twDest BELType="FF">ddr_rw_inst/exd_code_datwo_0_103</twDest><twTotPathDel>6.130</twTotPathDel><twClkSkew dest = "0.630" src = "0.647">0.017</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_24</twSrc><twDest BELType='FF'>ddr_rw_inst/exd_code_datwo_0_103</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_rw_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X29Y28.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>c3_rst0</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y28.A6</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.206</twDelInfo><twComp>c3_rst0</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>c3_rst0</twComp><twBEL>ddr_rw_inst/mig_37_inst_c3_rst0_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y53.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.223</twDelInfo><twComp>ddr_rw_inst/mig_37_inst_c3_rst0_4</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ddr_rw_inst/exd_code_datwo_0&lt;67&gt;</twComp><twBEL>ddr_rw_inst/_n1744_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y54.CE</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">1.369</twDelInfo><twComp>ddr_rw_inst/_n1744_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y54.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ddr_rw_inst/exd_code_data_0&lt;32&gt;</twComp><twBEL>ddr_rw_inst/exd_code_datwo_0_103</twBEL></twPathDel><twLogDel>1.332</twLogDel><twRouteDel>4.798</twRouteDel><twTotDel>6.130</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">ddr_rw_inst/c3_clk0</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="1" sType="EndPoint">Paths for end point ddr_rw_inst/exd_code_dathree_0_84 (SLICE_X19Y54.CE), 5 paths
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.948</twSlack><twSrc BELType="FF">u_sd_top/sd_read_inst/read_o</twSrc><twDest BELType="FF">ddr_rw_inst/exd_code_dathree_0_84</twDest><twTotPathDel>5.843</twTotPathDel><twClkSkew dest = "2.037" src = "2.429">0.392</twClkSkew><twDelConst>1.600</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.379" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.313</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_sd_top/sd_read_inst/read_o</twSrc><twDest BELType='FF'>ddr_rw_inst/exd_code_dathree_0_84</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y73.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="280.000">SD_clk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X38Y73.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>pic_read_done</twComp><twBEL>u_sd_top/sd_read_inst/read_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y53.A2</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">3.324</twDelInfo><twComp>pic_read_done</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ddr_rw_inst/exd_code_datwo_0&lt;67&gt;</twComp><twBEL>ddr_rw_inst/_n1744_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y54.CE</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">1.369</twDelInfo><twComp>ddr_rw_inst/_n1744_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y54.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>ddr_rw_inst/exd_code_data_0&lt;32&gt;</twComp><twBEL>ddr_rw_inst/exd_code_dathree_0_84</twBEL></twPathDel><twLogDel>1.150</twLogDel><twRouteDel>4.693</twRouteDel><twTotDel>5.843</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="281.600">ddr_rw_inst/c3_clk0</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.281</twSlack><twSrc BELType="FF">ddr_rw_inst/ddr_write_busy</twSrc><twDest BELType="FF">ddr_rw_inst/exd_code_dathree_0_84</twDest><twTotPathDel>6.335</twTotPathDel><twClkSkew dest = "0.722" src = "0.763">0.041</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ddr_rw_inst/ddr_write_busy</twSrc><twDest BELType='FF'>ddr_rw_inst/exd_code_dathree_0_84</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_rw_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X26Y74.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>ddr_rw_inst/ddr_write_busy</twComp><twBEL>ddr_rw_inst/ddr_write_busy</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y53.A6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">3.816</twDelInfo><twComp>ddr_rw_inst/ddr_write_busy</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ddr_rw_inst/exd_code_datwo_0&lt;67&gt;</twComp><twBEL>ddr_rw_inst/_n1744_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y54.CE</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">1.369</twDelInfo><twComp>ddr_rw_inst/_n1744_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y54.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>ddr_rw_inst/exd_code_data_0&lt;32&gt;</twComp><twBEL>ddr_rw_inst/exd_code_dathree_0_84</twBEL></twPathDel><twLogDel>1.150</twLogDel><twRouteDel>5.185</twRouteDel><twTotDel>6.335</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">ddr_rw_inst/c3_clk0</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.528</twSlack><twSrc BELType="FF">ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_24</twSrc><twDest BELType="FF">ddr_rw_inst/exd_code_dathree_0_84</twDest><twTotPathDel>6.112</twTotPathDel><twClkSkew dest = "0.630" src = "0.647">0.017</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_24</twSrc><twDest BELType='FF'>ddr_rw_inst/exd_code_dathree_0_84</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_rw_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X29Y28.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>c3_rst0</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y28.A6</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.206</twDelInfo><twComp>c3_rst0</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>c3_rst0</twComp><twBEL>ddr_rw_inst/mig_37_inst_c3_rst0_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y53.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.223</twDelInfo><twComp>ddr_rw_inst/mig_37_inst_c3_rst0_4</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ddr_rw_inst/exd_code_datwo_0&lt;67&gt;</twComp><twBEL>ddr_rw_inst/_n1744_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y54.CE</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">1.369</twDelInfo><twComp>ddr_rw_inst/_n1744_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y54.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>ddr_rw_inst/exd_code_data_0&lt;32&gt;</twComp><twBEL>ddr_rw_inst/exd_code_dathree_0_84</twBEL></twPathDel><twLogDel>1.314</twLogDel><twRouteDel>4.798</twRouteDel><twTotDel>6.112</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">ddr_rw_inst/c3_clk0</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="1" sType="EndPoint">Paths for end point ddr_rw_inst/exd_code_data_0_32 (SLICE_X19Y54.CE), 5 paths
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.940</twSlack><twSrc BELType="FF">u_sd_top/sd_read_inst/read_o</twSrc><twDest BELType="FF">ddr_rw_inst/exd_code_data_0_32</twDest><twTotPathDel>5.835</twTotPathDel><twClkSkew dest = "2.037" src = "2.429">0.392</twClkSkew><twDelConst>1.600</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.379" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.313</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_sd_top/sd_read_inst/read_o</twSrc><twDest BELType='FF'>ddr_rw_inst/exd_code_data_0_32</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y73.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="280.000">SD_clk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X38Y73.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>pic_read_done</twComp><twBEL>u_sd_top/sd_read_inst/read_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y53.A2</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">3.324</twDelInfo><twComp>pic_read_done</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ddr_rw_inst/exd_code_datwo_0&lt;67&gt;</twComp><twBEL>ddr_rw_inst/_n1744_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y54.CE</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">1.369</twDelInfo><twComp>ddr_rw_inst/_n1744_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y54.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>ddr_rw_inst/exd_code_data_0&lt;32&gt;</twComp><twBEL>ddr_rw_inst/exd_code_data_0_32</twBEL></twPathDel><twLogDel>1.142</twLogDel><twRouteDel>4.693</twRouteDel><twTotDel>5.835</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="281.600">ddr_rw_inst/c3_clk0</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.289</twSlack><twSrc BELType="FF">ddr_rw_inst/ddr_write_busy</twSrc><twDest BELType="FF">ddr_rw_inst/exd_code_data_0_32</twDest><twTotPathDel>6.327</twTotPathDel><twClkSkew dest = "0.722" src = "0.763">0.041</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ddr_rw_inst/ddr_write_busy</twSrc><twDest BELType='FF'>ddr_rw_inst/exd_code_data_0_32</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_rw_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X26Y74.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>ddr_rw_inst/ddr_write_busy</twComp><twBEL>ddr_rw_inst/ddr_write_busy</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y53.A6</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">3.816</twDelInfo><twComp>ddr_rw_inst/ddr_write_busy</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ddr_rw_inst/exd_code_datwo_0&lt;67&gt;</twComp><twBEL>ddr_rw_inst/_n1744_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y54.CE</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">1.369</twDelInfo><twComp>ddr_rw_inst/_n1744_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y54.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>ddr_rw_inst/exd_code_data_0&lt;32&gt;</twComp><twBEL>ddr_rw_inst/exd_code_data_0_32</twBEL></twPathDel><twLogDel>1.142</twLogDel><twRouteDel>5.185</twRouteDel><twTotDel>6.327</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">ddr_rw_inst/c3_clk0</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.536</twSlack><twSrc BELType="FF">ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_24</twSrc><twDest BELType="FF">ddr_rw_inst/exd_code_data_0_32</twDest><twTotPathDel>6.104</twTotPathDel><twClkSkew dest = "0.630" src = "0.647">0.017</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_24</twSrc><twDest BELType='FF'>ddr_rw_inst/exd_code_data_0_32</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr_rw_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X29Y28.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>c3_rst0</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y28.A6</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.206</twDelInfo><twComp>c3_rst0</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>c3_rst0</twComp><twBEL>ddr_rw_inst/mig_37_inst_c3_rst0_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y53.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.223</twDelInfo><twComp>ddr_rw_inst/mig_37_inst_c3_rst0_4</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ddr_rw_inst/exd_code_datwo_0&lt;67&gt;</twComp><twBEL>ddr_rw_inst/_n1744_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y54.CE</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">1.369</twDelInfo><twComp>ddr_rw_inst/_n1744_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y54.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>ddr_rw_inst/exd_code_data_0&lt;32&gt;</twComp><twBEL>ddr_rw_inst/exd_code_data_0_32</twBEL></twPathDel><twLogDel>1.306</twLogDel><twRouteDel>4.798</twRouteDel><twTotDel>6.104</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">ddr_rw_inst/c3_clk0</twDestClk><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD
        TIMEGRP
        &quot;ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_clk0_bufg_in&quot;
        TS_sys_clk_pin * 1.5625 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_3 (SLICE_X17Y25.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.399</twSlack><twSrc BELType="FF">ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_2</twSrc><twDest BELType="FF">ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_3</twDest><twTotPathDel>0.399</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_2</twSrc><twDest BELType='FF'>ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">ddr_rw_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X17Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r&lt;3&gt;</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y25.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y25.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r&lt;3&gt;</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_3</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.142</twRouteDel><twTotDel>0.399</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">ddr_rw_inst/c3_clk0</twDestClk><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_19 (SLICE_X21Y25.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.399</twSlack><twSrc BELType="FF">ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_18</twSrc><twDest BELType="FF">ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_19</twDest><twTotPathDel>0.399</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_18</twSrc><twDest BELType='FF'>ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_19</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">ddr_rw_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X21Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r&lt;19&gt;</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y25.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r&lt;18&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y25.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r&lt;19&gt;</twComp><twBEL>ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_19</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.142</twRouteDel><twTotDel>0.399</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">ddr_rw_inst/c3_clk0</twDestClk><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_rw_inst/ddr_write_state_FSM_FFd13 (SLICE_X24Y76.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.432</twSlack><twSrc BELType="FF">ddr_rw_inst/ddr_write_state_FSM_FFd13</twSrc><twDest BELType="FF">ddr_rw_inst/ddr_write_state_FSM_FFd13</twDest><twTotPathDel>0.432</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ddr_rw_inst/ddr_write_state_FSM_FFd13</twSrc><twDest BELType='FF'>ddr_rw_inst/ddr_write_state_FSM_FFd13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">ddr_rw_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X24Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>ddr_rw_inst/ddr_write_state_FSM_FFd13</twComp><twBEL>ddr_rw_inst/ddr_write_state_FSM_FFd13</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y76.A6</twSite><twDelType>net</twDelType><twFanCnt>164</twFanCnt><twDelInfo twEdge="twFalling">0.042</twDelInfo><twComp>ddr_rw_inst/ddr_write_state_FSM_FFd13</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y76.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>ddr_rw_inst/ddr_write_state_FSM_FFd13</twComp><twBEL>ddr_rw_inst/ddr_write_state_FSM_FFd13-In1</twBEL><twBEL>ddr_rw_inst/ddr_write_state_FSM_FFd13</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.042</twRouteDel><twTotDel>0.432</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">ddr_rw_inst/c3_clk0</twDestClk><twPctLog>90.3</twPctLog><twPctRoute>9.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="104"><twPinLimitBanner>Component Switching Limit Checks: TS_ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD
        TIMEGRP
        &quot;ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_clk0_bufg_in&quot;
        TS_sys_clk_pin * 1.5625 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="105" type="MINPERIOD" name="Tbcper_I" slack="10.134" period="12.800" constraintValue="12.800" deviceLimit="2.666" freqLimit="375.094" physResource="ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/U_BUFG_CLK0/I0" logResource="ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/U_BUFG_CLK0/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/clk0_bufg_in"/><twPinLimit anchorID="106" type="MINPERIOD" name="Tmcbcper_POCMDCLK" slack="11.300" period="12.800" constraintValue="12.800" deviceLimit="1.500" freqLimit="666.667" physResource="ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/P0CMDCLK" logResource="ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/P0CMDCLK" locationPin="MCB_X0Y1.P0CMDCLK" clockNet="ddr_rw_inst/c3_clk0"/><twPinLimit anchorID="107" type="MINPERIOD" name="Tmcbcper_PORDCLK" slack="11.800" period="12.800" constraintValue="12.800" deviceLimit="1.000" freqLimit="1000.000" physResource="ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/P0RDCLK" logResource="ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/P0RDCLK" locationPin="MCB_X0Y1.P0RDCLK" clockNet="ddr_rw_inst/c3_clk0"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="108"><twConstRollup name="TS_sys_clk_pin" fullName="TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 50 MHz HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="5.000" actualRollup="127.425" errors="0" errorRollup="2063" items="0" itemsRollup="181613"/><twConstRollup name="TS_ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" fullName="TS_ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in =         PERIOD TIMEGRP         &quot;ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;         TS_sys_clk_pin * 1.5625 HIGH 50%;" type="child" depth="1" requirement="12.800" prefType="period" actual="11.024" actualRollup="N/A" errors="0" errorRollup="0" items="23776" itemsRollup="0"/><twConstRollup name="TS_ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_clk_2x_180" fullName="TS_ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_clk_2x_180 = PERIOD         TIMEGRP &quot;ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_clk_2x_180&quot;         TS_sys_clk_pin * 12.5 PHASE 0.8 ns HIGH 50%;" type="child" depth="1" requirement="1.600" prefType="period" actual="1.499" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_vga_clk_bufg_in" fullName="TS_ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_vga_clk_bufg_in = PERIOD         TIMEGRP         &quot;ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_vga_clk_bufg_in&quot;         TS_sys_clk_pin * 1.38888889 HIGH 50%;" type="child" depth="1" requirement="14.400" prefType="period" actual="91.746" actualRollup="N/A" errors="128" errorRollup="0" items="2787" itemsRollup="0"/><twConstRollup name="TS_ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_clk_2x_0" fullName="TS_ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP         &quot;ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_clk_2x_0&quot;         TS_sys_clk_pin * 12.5 HIGH 50%;" type="child" depth="1" requirement="1.600" prefType="period" actual="1.499" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_spi_clk_bufg_in" fullName="TS_ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_spi_clk_bufg_in = PERIOD         TIMEGRP         &quot;ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_spi_clk_bufg_in&quot;         TS_sys_clk_pin * 0.25 HIGH 50%;" type="child" depth="1" requirement="80.000" prefType="period" actual="222.950" actualRollup="N/A" errors="268" errorRollup="0" items="20150" itemsRollup="0"/><twConstRollup name="TS_ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_clk0_bufg_in" fullName="TS_ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD         TIMEGRP         &quot;ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_clk0_bufg_in&quot;         TS_sys_clk_pin * 1.5625 HIGH 50%;" type="child" depth="1" requirement="12.800" prefType="period" actual="52.528" actualRollup="N/A" errors="1667" errorRollup="0" items="134900" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="109">3</twUnmetConstCnt><twDataSheet anchorID="110" twNameLen="15"><twClk2SUList anchorID="111" twDestWidth="7"><twDest>clk_50M</twDest><twClk2SU><twSrc>clk_50M</twSrc><twRiseRise>12.264</twRiseRise><twFallRise>6.566</twFallRise><twRiseFall>8.786</twRiseFall><twFallFall>9.662</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="112"><twErrCnt>2063</twErrCnt><twScore>5931101</twScore><twSetupScore>5931101</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>181613</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>19779</twConnCnt></twConstCov><twStats anchorID="113"><twMinPer>222.950</twMinPer><twFootnote number="1" /><twMaxFreq>4.485</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Jun 26 15:24:22 2018 </twTimestamp></twFoot><twClientInfo anchorID="114"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 349 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
