#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Mar  6 23:45:50 2021
# Process ID: 17032
# Current directory: D:/Apps/1. ALL_Labs/ENEL489Labs/Lab2/Lab2_Task2B
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17820 D:\Apps\1. ALL_Labs\ENEL489Labs\Lab2\Lab2_Task2B\Lab2_Task2B.xpr
# Log file: D:/Apps/1. ALL_Labs/ENEL489Labs/Lab2/Lab2_Task2B/vivado.log
# Journal file: D:/Apps/1. ALL_Labs/ENEL489Labs/Lab2/Lab2_Task2B\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Apps/1. ALL_Labs/ENEL489Labs/Lab2/Lab2_Task2B/Lab2_Task2B.xpr}
INFO: [Project 1-313] Project file moved from 'D:/Apps/ALL_Labs/ENEL489Labs/Lab2/Lab2_Task2B' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Apps/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Apps/1. ALL_Labs/ENEL489Labs/Lab2/Lab2_Task2B/Lab2_Task2B.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Apps/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/Apps/1. ALL_Labs/ENEL489Labs/Lab2/Lab2_Task2B/Lab2_Task2B.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'adderCore_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Apps/1. ALL_Labs/ENEL489Labs/Lab2/Lab2_Task2B/Lab2_Task2B.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj adderCore_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Apps/1. ALL_Labs/ENEL489Labs/Lab2/Lab2_Task2B/Lab2_Task2B.gen/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Apps/1. ALL_Labs/ENEL489Labs/Lab2/Lab2_Task2B/Lab2_Task2B.srcs/sources_1/new/IPCore_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IPCore_Adder'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Apps/1. ALL_Labs/ENEL489Labs/Lab2/Lab2_Task2B/Lab2_Task2B.srcs/sim_1/new/adderCore_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adderCore_TB'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Apps/1. ALL_Labs/ENEL489Labs/Lab2/Lab2_Task2B/Lab2_Task2B.sim/sim_1/behav/xsim'
"xelab -wto c17d294ff0fc40f1b140a910be9dc4dd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L secureip -L xpm --snapshot adderCore_TB_behav xil_defaultlib.adderCore_TB -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Apps/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c17d294ff0fc40f1b140a910be9dc4dd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L secureip -L xpm --snapshot adderCore_TB_behav xil_defaultlib.adderCore_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <CLK> does not exist in entity <c_addsub_0>.  Please compare the definition of block <c_addsub_0> to its component declaration and its instantion to detect the mismatch. [D:/Apps/1. ALL_Labs/ENEL489Labs/Lab2/Lab2_Task2B/Lab2_Task2B.srcs/sources_1/new/IPCore_Adder.vhd:43]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit addercore_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Apps/1. ALL_Labs/ENEL489Labs/Lab2/Lab2_Task2B/Lab2_Task2B.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Apps/1. ALL_Labs/ENEL489Labs/Lab2/Lab2_Task2B/Lab2_Task2B.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1216.641 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar  7 00:17:04 2021...
