Library {
  Name			  "cfr_3fir_lib"
  Version		  8.7
  MdlSubVersion		  1
  SavedCharacterEncoding  "UTF-8"
  LibraryType		  "BlockLibrary"
  LockLinksToLibrary	  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime off
  DisableAllScopes	  off
  FPTRunName		  "Run 1"
  MaxMDLFileLineLength	  120
  LastSavedArchitecture	  "glnxa64"
  Object {
    $PropName		    "BdWindowsInfo"
    $ObjectID		    1
    $ClassName		    "Simulink.BDWindowsInfo"
    Object {
      $PropName		      "WindowsInfo"
      $ObjectID		      2
      $ClassName	      "Simulink.WindowInfo"
      IsActive		      [1]
      Location		      [0.0, 28.0, 1920.0, 1030.0]
      Object {
	$PropName		"ModelBrowserInfo"
	$ObjectID		3
	$ClassName		"Simulink.ModelBrowserInfo"
	Visible			[1]
	DockPosition		"Left"
	Width			[50]
	Height			[50]
	Filter			[9]
      }
      Object {
	$PropName		"ExplorerBarInfo"
	$ObjectID		4
	$ClassName		"Simulink.ExplorerBarInfo"
	Visible			[1]
      }
      Object {
	$PropName		"EditorsInfo"
	$ObjectID		5
	$ClassName		"Simulink.EditorInfo"
	IsActive		[1]
	ViewObjType		"SimulinkTopLevel"
	LoadSaveID		"0"
	Extents			[1691.0, 855.0]
	ZoomFactor		[1.0]
	Offset			[-384.22308612440179, -20.438995215310797]
      }
    }
  }
  Created		  "Fri Jan 16 13:52:52 2015"
  Creator		  "nsafari"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "5g"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Thu Jun 22 18:28:16 2017"
  RTWModifiedTimeStamp	  420056893
  ModelVersionFormat	  "1.%<AutoIncrement:153>"
  ConfigurationManager	  "none"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "disabled"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowEditTimeErrors	  on
  ShowEditTimeWarnings	  off
  ShowEditTimeAdvisorChecks off
  ShowPortUnits		  off
  ShowDesignRanges	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  VariantCondition	  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  ShowVisualizeInsertedRTB on
  ShowMarkup		  on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  FunctionConnectors	  off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  PauseTimes		  "5"
  NumberOfSteps		  1
  SnapshotBufferSize	  10
  SnapshotInterval	  10
  NumberOfLastSnapshots	  0
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      6
      Version		      "1.16.2"
      Array {
	Type			"Handle"
	Dimension		9
	Simulink.SolverCC {
	  $ObjectID		  7
	  Version		  "1.16.2"
	  StartTime		  "0.0"
	  StopTime		  "10.0"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  EnableConcurrentExecution off
	  ConcurrentTasks	  off
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverInfoToggleStatus  off
	  IsAutoAppliedInSIP	  off
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  8
	  Version		  "1.16.2"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SignalLoggingSaveFormat "Dataset"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  VisualizeSimOutput	  on
	  StreamToWorkspace	  off
	  StreamVariableName	  "streamout"
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	  LoggingToFile		  off
	  LoggingFileName	  "out.mat"
	  LoggingIntervals	  "[-inf, inf]"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  9
	  Version		  "1.16.2"
	  Array {
	    Type		    "Cell"
	    Dimension		    8
	    Cell		    "BooleansAsBitfields"
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "UseSpecifiedMinMax"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  DefaultParameterBehavior "Tunable"
	  UseDivisionForNetSlopeComputation "off"
	  UseFloatMulNetSlope	  off
	  DefaultUnderspecifiedDataType	"double"
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  CachingGlobalReferences off
	  GlobalBufferReuse	  on
	  StrengthReduction	  off
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  PassReuseOutputArgsThreshold 12
	  ExpressionDepthLimit	  128
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  StateBitsets		  off
	  DataBitsets		  off
	  ActiveStateOutputEnumStorageType "Native Integer"
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  10
	  Version		  "1.16.2"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Simplified"
	  MergeDetectMultiDrivingBlocksExec "error"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "EnableAllAsError"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  FrameProcessingCompatibilityMsg "error"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  AllowSymbolicDim	  on
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "none"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  SimStateOlderReleaseMsg "error"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "ErrorLevel1"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  SymbolicDimMinMaxWarning "warning"
	  LossOfSymbolicDimsSimulationWarning "warning"
	  LossOfSymbolicDimsCodeGenerationWarning "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	  SFUnconditionalTransitionShadowingDiag "warning"
	  SFUndirectedBroadcastEventsDiag "warning"
	  SFTransitionActionBeforeConditionDiag	"warning"
	  SFOutputUsedAsStateInMooreChartDiag "error"
	  IntegerSaturationMsg	  "warning"
	  AllowedUnitSystems	  "all"
	  UnitsInconsistencyMsg	  "warning"
	  AllowAutomaticUnitConversions	on
	}
	Simulink.HardwareCC {
	  $ObjectID		  11
	  Version		  "1.16.2"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerLongLong	  64
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdLongLongMode	  off
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerLongLong	  64
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetLongLongMode	  off
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	  UseEmbeddedCoderFeatures on
	  UseSimulinkCoderFeatures on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  12
	  Version		  "1.16.2"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  EnableRefExpFcnMdlSchedulingChecks on
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  13
	  Version		  "1.16.2"
	  SFSimEcho		  on
	  SimCtrlC		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	  SimGenImportedTypeDefs  off
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  14
	  Version		  "1.16.2"
	  Array {
	    Type		    "Cell"
	    Dimension		    15
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    Cell		    "PortableWordSizes"
	    Cell		    "GenerateWebview"
	    Cell		    "GenerateCodeMetricsReport"
	    Cell		    "GenerateCodeReplacementReport"
	    Cell		    "GenerateErtSFunction"
	    Cell		    "CreateSILPILBlock"
	    Cell		    "CodeExecutionProfiling"
	    Cell		    "CodeProfilingSaveOptions"
	    Cell		    "CodeProfilingInstrumentation"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  HardwareBoard		  "None"
	  TLCOptions		  ""
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  PackageGeneratedCodeAndArtifacts off
	  TemplateMakefile	  "grt_default_tmf"
	  PostCodeGenCommand	  ""
	  Description		  ""
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  Toolchain		  "Automatically locate an installed toolchain"
	  BuildConfiguration	  "Faster Builds"
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  PortableWordSizes	  off
	  CreateSILPILBlock	  "None"
	  CodeExecutionProfiling  off
	  CodeExecutionProfileVariable "executionProfile"
	  CodeProfilingSaveOptions "SummaryOnly"
	  CodeProfilingInstrumentation off
	  SILDebugging		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateWebview	  off
	  GenerateCodeMetricsReport off
	  GenerateCodeReplacementReport	off
	  GenerateMissedCodeReplacementReport off
	  RTWCompilerOptimization "off"
	  RTWCustomCompilerOptimizations ""
	  CheckMdlBeforeBuild	  "Off"
	  SharedConstantsCachingThreshold 1024
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      15
	      Version		      "1.16.2"
	      Array {
		Type			"Cell"
		Dimension		23
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"InsertPolySpaceComments"
		Cell			"SFDataObjDesc"
		Cell			"MATLABFcnDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InternalIdentifier"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrFcnArg"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		Cell			"CustomSymbolStrUtil"
		Cell			"ReqsInCode"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      CommentStyle	      "Auto"
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      OperatorAnnotations     off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M_T"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      CustomSymbolStrUtil     "$N$C"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InternalIdentifier      "Shortened"
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      16
	      Version		      "1.16.2"
	      Array {
		Type			"Cell"
		Dimension		13
		Cell			"GeneratePreprocessorConditionals"
		Cell			"IncludeMdlTerminateFcn"
		Cell			"SupportNonInlinedSFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"GenerateAllocFcn"
		Cell			"PurelyIntegerCode"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      GenFloatMathFcnCalls    "NOT IN USE"
	      TargetLangStandard      "C89/C90 (ANSI)"
	      CodeReplacementLibrary  "None"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      InferredTypesCompatibility off
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      ConcurrentExecutionCompliant on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns on
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      CodeInterfacePackaging  "Nonreusable function"
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      ParenthesesLevel	      "Nominal"
	      CastingMode	      "Nominal"
	      MATLABClassNameForMDSCustomization "Simulink.SoftwareTarget.GRTCustomization"
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    on
	      AutosarCompliant	      off
	      GRTInterface	      off
	      GenerateAllocFcn	      off
	      UseToolchainInfoCompliant	on
	      GenerateSharedConstants on
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      RTWCAPIRootIO	      off
	      GenerateASAP2	      off
	      MultiInstanceErrorCode  "Error"
	    }
	    PropName		    "Components"
	  }
	}
	SlCovCC.ConfigComp {
	  $ObjectID		  17
	  Version		  "1.16.2"
	  Description		  "Simulink Coverage Configuration Component"
	  Name			  "Simulink Coverage"
	  CovEnable		  off
	  CovScope		  "EntireSystem"
	  CovIncludeTopModel	  on
	  RecordCoverage	  off
	  CovPath		  "/"
	  CovSaveName		  "covdata"
	  CovMetricSettings	  "dw"
	  CovNameIncrementing	  off
	  CovHtmlReporting	  on
	  CovForceBlockReductionOff on
	  CovEnableCumulative	  on
	  CovSaveCumulativeToWorkspaceVar on
	  CovSaveSingleToWorkspaceVar on
	  CovCumulativeVarName	  "covCumulativeData"
	  CovCumulativeReport	  off
	  CovSaveOutputData	  on
	  CovOutputDir		  "slcov_output/$ModelName$"
	  CovDataFileName	  "$ModelName$_cvdata"
	  CovReportOnPause	  on
	  CovModelRefEnable	  "Off"
	  CovExternalEMLEnable	  off
	  CovSFcnEnable		  on
	  CovBoundaryAbsTol	  1e-05
	  CovBoundaryRelTol	  0.01
	  CovUseTimeInterval	  off
	  CovStartTime		  0
	  CovStopTime		  0
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition     [ 420, 280, 1500, 920 ] 
    }
    PropName		    "ConfigurationSets"
  }
  ExplicitPartitioning	  off
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  MaskDefaults {
    SelfModifiable	    "off"
    IconFrame		    "on"
    IconOpaque		    "opaque"
    RunInitForIconRedraw    "off"
    IconRotate		    "none"
    PortRotate		    "default"
    IconUnits		    "autoscale"
  }
  MaskParameterDefaults {
    Evaluate		    "on"
    Tunable		    "on"
    NeverSave		    "off"
    Internal		    "off"
    ReadOnly		    "off"
    Enabled		    "on"
    Visible		    "on"
    ToolTip		    "on"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      ComplexToRealImag
      Output		      "Real and imag"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      OutputFunctionCall      off
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      Unit		      "inherit"
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      Unit		      "inherit"
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      RealImagToComplex
      Input		      "Real and imag"
      ConstantPart	      "0"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Scope
      DefaultConfigurationName "Simulink.scopes.TimeScopeBlockCfg"
      NumInputPorts	      "1"
      Floating		      off
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWSystemCode	      "Auto"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      FunctionInterfaceSpec   "void_void"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      Opaque		      off
      MaskHideContents	      off
      SFBlockType	      "NONE"
      GeneratePreprocessorConditionals off
      TreatAsGroupedWhenPropagatingVariantConditions on
      ContentPreviewEnabled   off
      IsWebBlock	      off
    }
    Block {
      BlockType		      Terminator
    }
  }
  System {
    Name		    "cfr_3fir_lib"
    Location		    [0, 28, 1920, 1058]
    Open		    on
    ModelBrowserVisibility  on
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "A4"
    PaperUnits		    "centimeters"
    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "30"
    Block {
      BlockType		      SubSystem
      Name		      "CFR_Block"
      SID		      "29"
      Ports		      [3, 3]
      Position		      [495, 290, 655, 640]
      ZOrder		      599
      BackgroundColor	      "lightBlue"
      RequestExecContextInheritance off
      Variant		      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		18
	$ClassName		"Simulink.Mask"
	Type			"Altera CFR Library Block   "
	Description		"The block has the following parameters:\n\n\"system clock\" - the clock rate CFR module runs.\n\n\"samp"
	"le rate\" - input signal sampling rate.\n\n\"Folding Factor\" - the number of folding for the module time-sharing; \n"
	"It takes integer values between 1 and floor(system clock / sample rate).\n\n\"Unique ID of CFR\" is a unique numerica"
	"l integer identifier for the CFR \nblock, this is used once the block is in a larger system to confirm the \ncorrect "
	"block is being accessed. \n\n\"CFR ID address\" this is the relative address of the \"Unique ID of CFR\"\ntypically t"
	"his is zero (at the CFR base address). \n\n\"CFR Configuration Structure\" - an array structure containing the \nconf"
	"iguration of the CFR block. The length of this parameter specifies the \nnumber of CFR core iterations instantiated.\n"
	"\n\"Register Map\" a structure containing the register map for CFR block. \n\nThe settings of the above are exemplifi"
	"ed in the setup script of the \naltera_cfr example design."
	Initialization		"\n%setup_cfr_block(iters, Iter_Params, REG, block_id, block_id_addr);\n"
	SelfModifiable		"on"
	Display			"fprintf('FIR-based \\n Peak Cancelling CFR \\n \\n Folding Factor: %d\\n', Folding);\nport_label('input',1"
	",'d');\nport_label('input',2,'v');\nport_label('input',3,'c');\nport_label('output',1,'q');\nport_label('output',2,'q"
	"_v');\nport_label('output',3,'q_c');\n"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  10
	  Object {
	    $ObjectID		    19
	    Type		    "edit"
	    Name		    "clk"
	    Prompt		    "System clock"
	    Value		    "clock_rate"
	  }
	  Object {
	    $ObjectID		    20
	    Type		    "edit"
	    Name		    "sample_rate"
	    Prompt		    "sample rate"
	    Value		    "sample_rate"
	  }
	  Object {
	    $ObjectID		    21
	    Type		    "edit"
	    Name		    "Folding"
	    Prompt		    "Folding Factor"
	    Value		    "Folding"
	  }
	  Object {
	    $ObjectID		    22
	    Type		    "edit"
	    Name		    "block_id"
	    Prompt		    "Unique ID of CFR "
	    Value		    "cfr0_id"
	  }
	  Object {
	    $ObjectID		    23
	    Type		    "edit"
	    Name		    "block_id_addr"
	    Prompt		    "CFR ID address"
	    Value		    "REG_dut_id_addr"
	  }
	  Object {
	    $ObjectID		    24
	    Type		    "edit"
	    Name		    "cfr_Params"
	    Prompt		    "CFR Configuration Structure"
	    Value		    "cfr_Params(1)"
	    Tunable		    "off"
	  }
	  Object {
	    $ObjectID		    25
	    Type		    "edit"
	    Name		    "REG"
	    Prompt		    "Register Map"
	    Value		    "REG"
	  }
	  Object {
	    $ObjectID		    26
	    Type		    "edit"
	    Name		    "Pipeline_stages"
	    Prompt		    "Pipeline_stages"
	    Value		    "0"
	  }
	  Object {
	    $ObjectID		    27
	    Type		    "edit"
	    Name		    "ClockMargin"
	    Prompt		    "ClockMargin"
	    Value		    "0"
	  }
	  Object {
	    $ObjectID		    28
	    Type		    "edit"
	    Name		    "Pipeline_stages_actual_data"
	    Prompt		    "Pipeline_stages_actual_data"
	    Value		    "0"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"CFR_Block"
	Location		[0, 25, 1920, 1055]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"194"
	SIDHighWatermark	"4647"
	SIDPrevWatermark	"3737"
	Block {
	  BlockType		  Inport
	  Name			  "d"
	  SID			  "29:2660"
	  Position		  [1145, 643, 1175, 657]
	  ZOrder		  630
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "v"
	  SID			  "29:2658"
	  Position		  [1145, 723, 1175, 737]
	  ZOrder		  628
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "c"
	  SID			  "29:2659"
	  Position		  [1145, 803, 1175, 817]
	  ZOrder		  629
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "CFR"
	  SID			  "29:4373"
	  Ports			  [3, 3]
	  Position		  [1475, 610, 1660, 850]
	  ZOrder		  1583
	  BackgroundColor	  "lightBlue"
	  RequestExecContextInheritance	off
	  Variant		  off
	  System {
	    Name		    "CFR"
	    Location		    [0, 25, 1920, 1055]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "82"
	    Block {
	      BlockType		      Inport
	      Name		      "d"
	      SID		      "29:4376"
	      Position		      [20, 803, 50, 817]
	      ZOrder		      1585
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "v"
	      SID		      "29:4374"
	      Position		      [20, 173, 50, 187]
	      ZOrder		      1583
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "c"
	      SID		      "29:4375"
	      Position		      [20, 488, 50, 502]
	      ZOrder		      1584
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Complex Pulse Generation"
	      SID		      "29:3739"
	      Ports		      [6, 4]
	      Position		      [1470, 59, 1675, 926]
	      ZOrder		      644
	      RequestExecContextInheritance off
	      Variant		      off
	      System {
		Name			"Complex Pulse Generation"
		Location		[0, 25, 1920, 1055]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"121"
		Block {
		  BlockType		  Inport
		  Name			  "In_v"
		  SID			  "29:3815"
		  Position		  [110, 278, 140, 292]
		  ZOrder		  513
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "In_c"
		  SID			  "29:3816"
		  Position		  [105, 368, 135, 382]
		  ZOrder		  514
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "In_r"
		  SID			  "29:3814"
		  Position		  [105, 458, 135, 472]
		  ZOrder		  512
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "In_i"
		  SID			  "29:3817"
		  Position		  [105, 548, 135, 562]
		  ZOrder		  515
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "In_r+i"
		  SID			  "29:3818"
		  Position		  [105, 638, 135, 652]
		  ZOrder		  516
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "In_sig"
		  SID			  "29:3819"
		  Position		  [105, 728, 135, 742]
		  ZOrder		  518
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ChannelIn"
		  SID			  "29:3820"
		  Ports			  [6, 6]
		  Position		  [385, 232, 490, 788]
		  ZOrder		  511
		  LibraryVersion	  "1.426"
		  SourceBlock		  "DSPBAPrim/ChannelIn"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "channelin"
		  nInputs		  "dspba_internal_get_channel_ports(gcb)"
		  nOutputs		  "dspba_internal_get_channel_ports(gcb)"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "4"
		  inPortNames		  "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; 'H'; 'I"
		  "'; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
		  outPortNames		  "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; 'H'; '"
		  "I'; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('In');"
		  style			  "Optimised"
		  dataSignals		  "4"
		  foldingEnabled	  off
		  channels		  "1"
		  sampleRate		  "200"
		  packetBeginPresent	  off
		  packetBeginEnabled	  "off"
		  visibilities		  "dspba_ChannelInVis(gcb)"
		  latencyCorrection	  "0"
		  version		  "20141013"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ChannelOut"
		  SID			  "29:3821"
		  Ports			  [4, 4]
		  Position		  [1275, 219, 1370, 741]
		  ZOrder		  482
		  LibraryVersion	  "1.426"
		  SourceBlock		  "DSPBAPrim/ChannelOut"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "channelout"
		  nInputs		  "dspba_internal_get_channel_ports(gcb)"
		  nOutputs		  "dspba_internal_get_channel_ports(gcb)"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "2"
		  inPortNames		  "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; 'H'; 'I"
		  "'; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
		  outPortNames		  "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; 'H'; '"
		  "I'; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('Out%s', AdvDSPBChannelOutDisplay(latency));"
		  style			  "Optimised"
		  dataSignals		  "2"
		  foldingEnabled	  off
		  channels		  "1"
		  sampleRate		  "200"
		  packetBeginPresent	  off
		  packetBeginEnabled	  "off"
		  visibilities		  "dspba_ChannelOutVis(gcb)"
		  latency		  "2"
		  latencyCorrection	  "0"
		  version		  "20141013"
		}
		Block {
		  BlockType		  RealImagToComplex
		  Name			  "Real-Imag to\nComplex"
		  SID			  "29:3822"
		  Ports			  [2, 1]
		  Position		  [1185, 508, 1215, 552]
		  ZOrder		  491
		  ShowName		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Sub1"
		  SID			  "29:3823"
		  Ports			  [2, 1]
		  Position		  [945, 603, 970, 647]
		  ZOrder		  523
		  LibraryVersion	  "1.426"
		  SourceBlock		  "DSPBAPrim/Sub"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "sub"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '-';]"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('-');"
		  style			  "Optimised"
		  visibilities		  "8"
		  floatRounding		  "correct"
		  advOptions		  "[]"
		  version		  "20130115"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Sub2"
		  SID			  "29:3824"
		  Ports			  [2, 1]
		  Position		  [845, 603, 870, 647]
		  ZOrder		  524
		  LibraryVersion	  "1.426"
		  SourceBlock		  "DSPBAPrim/Sub"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "sub"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '-';]"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('-');"
		  style			  "Optimised"
		  visibilities		  "8"
		  floatRounding		  "correct"
		  advOptions		  "[]"
		  version		  "20130115"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Sub3"
		  SID			  "29:3825"
		  Ports			  [2, 1]
		  Position		  [945, 448, 970, 492]
		  ZOrder		  477
		  LibraryVersion	  "1.426"
		  SourceBlock		  "DSPBAPrim/Sub"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "sub"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '-';]"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('-');"
		  style			  "Optimised"
		  visibilities		  "8"
		  floatRounding		  "correct"
		  advOptions		  "[]"
		  version		  "20130115"
		}
		Block {
		  BlockType		  Reference
		  Name			  "SynthesisInfo"
		  SID			  "29:3826"
		  Ports			  []
		  Position		  [435, 120, 557, 169]
		  ZOrder		  490
		  LibraryVersion	  "1.426"
		  SourceBlock		  "DSPBAPrim/SynthesisInfo"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "synthinfo"
		  nInputs		  "0"
		  nOutputs		  "0"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Truncate"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "99"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('Style=%s', style);"
		  style			  "Scheduled"
		  visibilities		  "32768"
		  constraintInUse	  on
		  constraintRelation	  ">"
		  constraintLimit	  "5"
		  bitAccurate		  off
		  version		  "20090407"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "29:3827"
		  Position		  [1420, 268, 1450, 282]
		  ZOrder		  519
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out2"
		  SID			  "29:3828"
		  Position		  [1420, 398, 1450, 412]
		  ZOrder		  520
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out3"
		  SID			  "29:3829"
		  Position		  [1420, 528, 1450, 542]
		  ZOrder		  521
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out4"
		  SID			  "29:3830"
		  Position		  [1420, 658, 1450, 672]
		  ZOrder		  522
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  ZOrder		  1
		  SrcBlock		  "Sub2"
		  SrcPort		  1
		  Points		  [33, 0; 0, -10]
		  DstBlock		  "Sub1"
		  DstPort		  1
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "ChannelOut"
		  SrcPort		  2
		  Points		  [30, 0]
		  DstBlock		  "Out2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "ChannelIn"
		  SrcPort		  3
		  Points		  [403, 0]
		  Branch {
		    ZOrder		    4
		    Points		    [0, 170]
		    DstBlock		    "Sub1"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    5
		    Points		    [0, -5]
		    DstBlock		    "Sub3"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "ChannelIn"
		  SrcPort		  4
		  Points		  [318, 0]
		  Branch {
		    ZOrder		    7
		    Points		    [0, 80]
		    DstBlock		    "Sub2"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    8
		    Points		    [0, -75]
		    DstBlock		    "Sub3"
		    DstPort		    2
		  }
		}
		Line {
		  ZOrder		  9
		  SrcBlock		  "ChannelIn"
		  SrcPort		  5
		  Points		  [157, 0; 0, -30]
		  DstBlock		  "Sub2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  10
		  SrcBlock		  "Sub1"
		  SrcPort		  1
		  Points		  [40, 0; 0, -85]
		  DstBlock		  "Real-Imag to\nComplex"
		  DstPort		  2
		}
		Line {
		  ZOrder		  11
		  SrcBlock		  "Real-Imag to\nComplex"
		  SrcPort		  1
		  Points		  [25, 0; 0, 15]
		  DstBlock		  "ChannelOut"
		  DstPort		  3
		}
		Line {
		  ZOrder		  12
		  SrcBlock		  "ChannelOut"
		  SrcPort		  3
		  Points		  [20, 0; 0, -10]
		  DstBlock		  "Out3"
		  DstPort		  1
		}
		Line {
		  ZOrder		  13
		  SrcBlock		  "ChannelOut"
		  SrcPort		  4
		  Points		  [20, 0; 0, -10]
		  DstBlock		  "Out4"
		  DstPort		  1
		}
		Line {
		  ZOrder		  14
		  SrcBlock		  "ChannelOut"
		  SrcPort		  1
		  Points		  [20, 0; 0, -10]
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  ZOrder		  15
		  SrcBlock		  "Sub3"
		  SrcPort		  1
		  Points		  [38, 0; 0, 50]
		  DstBlock		  "Real-Imag to\nComplex"
		  DstPort		  1
		}
		Line {
		  ZOrder		  16
		  SrcBlock		  "ChannelIn"
		  SrcPort		  6
		  Points		  [485, 0; 0, -60]
		  DstBlock		  "ChannelOut"
		  DstPort		  4
		}
		Line {
		  ZOrder		  17
		  SrcBlock		  "In_v"
		  SrcPort		  1
		  DstBlock		  "ChannelIn"
		  DstPort		  1
		}
		Line {
		  ZOrder		  18
		  SrcBlock		  "In_r+i"
		  SrcPort		  1
		  DstBlock		  "ChannelIn"
		  DstPort		  5
		}
		Line {
		  ZOrder		  19
		  SrcBlock		  "In_sig"
		  SrcPort		  1
		  DstBlock		  "ChannelIn"
		  DstPort		  6
		}
		Line {
		  ZOrder		  20
		  SrcBlock		  "ChannelIn"
		  SrcPort		  2
		  Points		  [747, 0; 0, 40]
		  DstBlock		  "ChannelOut"
		  DstPort		  2
		}
		Line {
		  ZOrder		  21
		  SrcBlock		  "ChannelIn"
		  SrcPort		  1
		  DstBlock		  "ChannelOut"
		  DstPort		  1
		}
		Line {
		  ZOrder		  22
		  SrcBlock		  "In_c"
		  SrcPort		  1
		  DstBlock		  "ChannelIn"
		  DstPort		  2
		}
		Line {
		  ZOrder		  23
		  SrcBlock		  "In_i"
		  SrcPort		  1
		  DstBlock		  "ChannelIn"
		  DstPort		  4
		}
		Line {
		  ZOrder		  24
		  SrcBlock		  "In_r"
		  SrcPort		  1
		  DstBlock		  "ChannelIn"
		  DstPort		  3
		}
	      }
	    }
	    Block {
	      BlockType		      ComplexToRealImag
	      Name		      "Complex to\nReal-Iag"
	      SID		      "29:2941"
	      Ports		      [1, 2]
	      Position		      [350, 468, 385, 517]
	      ZOrder		      636
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert1"
	      SID		      "29:3738"
	      Ports		      [1, 1]
	      Position		      [960, 698, 1005, 722]
	      ZOrder		      643
	      LibraryVersion	      "1.426"
	      SourceBlock	      "DSPBAPrim/Convert"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "convert"
	      nInputs		      "1"
	      nOutputs		      "1"
	      omode		      "Specify via dialog"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "None"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "round([0:255]/17)"
	      inPortNames	      "[' '; ' ';]"
	      outPortNames	      "[' '; 'c']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('convert');"
	      style		      "Optimised"
	      visibilities	      "8+64+256+2^17"
	      clipdetect	      off
	      floatPrecision	      "float32_m23"
	      advOptions	      "[]"
	      version		      "20130211"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert2"
	      SID		      "29:2961"
	      Ports		      [1, 1]
	      Position		      [960, 428, 1005, 452]
	      ZOrder		      642
	      LibraryVersion	      "1.426"
	      SourceBlock	      "DSPBAPrim/Convert"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "convert"
	      nInputs		      "1"
	      nOutputs		      "1"
	      omode		      "Specify via dialog"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "None"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "round([0:255]/17)"
	      inPortNames	      "[' '; ' ';]"
	      outPortNames	      "[' '; 'c']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('convert');"
	      style		      "Optimised"
	      visibilities	      "8+64+256+2^17"
	      clipdetect	      off
	      floatPrecision	      "float32_m23"
	      advOptions	      "[]"
	      version		      "20130211"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert4"
	      SID		      "29:2963"
	      Ports		      [1, 1]
	      Position		      [960, 118, 1005, 142]
	      ZOrder		      641
	      LibraryVersion	      "1.426"
	      SourceBlock	      "DSPBAPrim/Convert"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      primtype		      "convert"
	      nInputs		      "1"
	      nOutputs		      "1"
	      omode		      "Specify via dialog"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "None"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "round([0:255]/17)"
	      inPortNames	      "[' '; ' ';]"
	      outPortNames	      "[' '; 'c']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('convert');"
	      style		      "Optimised"
	      visibilities	      "8+64+256+2^17"
	      clipdetect	      off
	      floatPrecision	      "float32_m23"
	      advOptions	      "[]"
	      version		      "20130211"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Peak Cancellation"
	      SID		      "29:2759"
	      Ports		      [4, 3]
	      Position		      [1765, 57, 1940, 928]
	      ZOrder		      631
	      ForegroundColor	      "red"
	      RequestExecContextInheritance off
	      Variant		      off
	      System {
		Name			"Peak Cancellation"
		Location		[0, 25, 1920, 1055]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"81"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "29:2760"
		  Position		  [285, 373, 315, 387]
		  ZOrder		  384
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "In2"
		  SID			  "29:2761"
		  Position		  [285, 468, 315, 482]
		  ZOrder		  385
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "In4"
		  SID			  "29:2765"
		  Position		  [285, 563, 315, 577]
		  ZOrder		  386
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "In5"
		  SID			  "29:2766"
		  Position		  [285, 658, 315, 672]
		  ZOrder		  387
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ChannelIn1"
		  SID			  "29:2773"
		  Ports			  [4, 4]
		  Position		  [365, 336, 430, 709]
		  ZOrder		  382
		  ForegroundColor	  "red"
		  LibraryVersion	  "1.426"
		  SourceBlock		  "DSPBAPrim/ChannelIn"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "channelin"
		  nInputs		  "dspba_internal_get_channel_ports(gcb)"
		  nOutputs		  "dspba_internal_get_channel_ports(gcb)"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "2"
		  inPortNames		  "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; 'H'; 'I"
		  "'; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
		  outPortNames		  "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; 'H'; '"
		  "I'; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('In');"
		  style			  "Optimised"
		  dataSignals		  "2"
		  foldingEnabled	  off
		  channels		  "1"
		  sampleRate		  "200"
		  packetBeginPresent	  off
		  packetBeginEnabled	  "off"
		  visibilities		  "dspba_ChannelInVis(gcb)"
		  latencyCorrection	  "0"
		  version		  "20141013"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ChannelOut1"
		  SID			  "29:2774"
		  Ports			  [3, 3]
		  Position		  [1750, 316, 1815, 694]
		  ZOrder		  383
		  ForegroundColor	  "red"
		  LibraryVersion	  "1.426"
		  SourceBlock		  "DSPBAPrim/ChannelOut"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "channelout"
		  nInputs		  "dspba_internal_get_channel_ports(gcb)"
		  nOutputs		  "dspba_internal_get_channel_ports(gcb)"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; 'H'; 'I"
		  "'; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
		  outPortNames		  "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; 'H'; '"
		  "I'; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('Out%s', AdvDSPBChannelOutDisplay(latency));"
		  style			  "Optimised"
		  dataSignals		  "1"
		  foldingEnabled	  off
		  channels		  "1"
		  sampleRate		  "200"
		  packetBeginPresent	  off
		  packetBeginEnabled	  "off"
		  visibilities		  "dspba_ChannelOutVis(gcb)"
		  latency		  "8"
		  latencyCorrection	  "0"
		  version		  "20141013"
		}
		Block {
		  BlockType		  ComplexToRealImag
		  Name			  "Complex to\nReal-Iag1"
		  SID			  "29:2663"
		  Ports			  [1, 2]
		  Position		  [590, 638, 625, 687]
		  ZOrder		  315
		  ShowName		  off
		}
		Block {
		  BlockType		  ComplexToRealImag
		  Name			  "Complex to\nReal-Iag2"
		  SID			  "29:2768"
		  Ports			  [1, 2]
		  Position		  [590, 543, 625, 592]
		  ZOrder		  377
		  ShowName		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const"
		  SID			  "29:3391"
		  Ports			  [0, 1]
		  Position		  [670, 925, 720, 975]
		  ZOrder		  495
		  LibraryVersion	  "1.426"
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  floatPrecision	  "float32_m23"
		  version		  "20120820"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  SID			  "29:2785"
		  Ports			  [1, 1]
		  Position		  [1290, 543, 1335, 567]
		  ZOrder		  397
		  LibraryVersion	  "1.426"
		  SourceBlock		  "DSPBAPrim/Convert"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "convert"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "None"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "round([0:255]/17)"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' '; 'c']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('convert');"
		  style			  "Optimised"
		  visibilities		  "8+64+256+2^17"
		  clipdetect		  off
		  floatPrecision	  "float32_m23"
		  advOptions		  "[]"
		  version		  "20130211"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert1"
		  SID			  "29:2786"
		  Ports			  [1, 1]
		  Position		  [1290, 668, 1335, 692]
		  ZOrder		  398
		  LibraryVersion	  "1.426"
		  SourceBlock		  "DSPBAPrim/Convert"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "convert"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "None"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "round([0:255]/17)"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' '; 'c']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('convert');"
		  style			  "Optimised"
		  visibilities		  "8+64+256+2^17"
		  clipdetect		  off
		  floatPrecision	  "float32_m23"
		  advOptions		  "[]"
		  version		  "20130211"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  SID			  "29:2783"
		  Ports			  [2, 1]
		  Position		  [1205, 535, 1245, 570]
		  ZOrder		  395
		  LibraryVersion	  "1.426"
		  SourceBlock		  "DSPBAPrim/Mult"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "mult"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('X');"
		  style			  "Optimised"
		  visibilities		  "8+2^18+2^19"
		  floatPrecision	  "float32_m23"
		  floatRounding		  "correct"
		  advOptions		  "[]"
		  version		  "20130115"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  SID			  "29:2784"
		  Ports			  [2, 1]
		  Position		  [1205, 660, 1245, 695]
		  ZOrder		  396
		  LibraryVersion	  "1.426"
		  SourceBlock		  "DSPBAPrim/Mult"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "mult"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('X');"
		  style			  "Optimised"
		  visibilities		  "8+2^18+2^19"
		  floatPrecision	  "float32_m23"
		  floatRounding		  "correct"
		  advOptions		  "[]"
		  version		  "20130115"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  SID			  "29:3389"
		  Ports			  [3, 1]
		  Position		  [800, 823, 850, 927]
		  ZOrder		  493
		  LibraryVersion	  "1.426"
		  SourceBlock		  "DSPBAPrim/Mux"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "mux"
		  nInputs		  "evalAionMaskParam(gcb,'value',1)+1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "2"
		  inPortNames		  "['s '; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('%s', primtype);"
		  style			  "Optimised"
		  visibilities		  "1032"
		  version		  "20131025"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  SID			  "29:3390"
		  Ports			  [3, 1]
		  Position		  [800, 978, 850, 1082]
		  ZOrder		  494
		  LibraryVersion	  "1.426"
		  SourceBlock		  "DSPBAPrim/Mux"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "mux"
		  nInputs		  "evalAionMaskParam(gcb,'value',1)+1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "2"
		  inPortNames		  "['s '; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('%s', primtype);"
		  style			  "Optimised"
		  visibilities		  "1032"
		  version		  "20131025"
		}
		Block {
		  BlockType		  RealImagToComplex
		  Name			  "Real-Imag to\nComplex"
		  SID			  "29:2715"
		  Ports			  [2, 1]
		  Position		  [1460, 608, 1490, 652]
		  ZOrder		  314
		  ShowName		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "RegField"
		  SID			  "29:2782"
		  Ports			  [0, 1]
		  Position		  [980, 595, 1105, 635]
		  ZOrder		  393
		  LibraryVersion	  "1.84"
		  SourceBlock		  "DSPBAModelBus/RegField"
		  SourceType		  "DSP Builder Advanced Blockset RegField"
		  reg_name		  "cfr_Params.BaseAddr + REG.Scaling"
		  reg_rwmode		  "Read/Write"
		  reg_msb		  "15"
		  reg_lsb		  "0"
		  reg_mode		  "Specify via dialog"
		  reg_type		  "ufix(9)"
		  reg_scale		  "2^-8"
		  reg_init		  "cfr_Params.Scaling"
		  reg_desc		  "Scaling value"
		  reg_modal		  off
		  reg_desc0		  "0"
		  reg_desc1		  "0"
		  reg_desc2		  "0"
		  reg_desc3		  "0"
		  reg_desc4		  "0"
		  reg_desc5		  "0"
		  reg_desc6		  "0"
		  reg_desc7		  "0"
		  SampleTime		  "1"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "RegField1"
		  SID			  "29:3388"
		  Ports			  [0, 1]
		  Position		  [420, 820, 545, 860]
		  ZOrder		  492
		  LibraryVersion	  "1.84"
		  SourceBlock		  "DSPBAModelBus/RegField"
		  SourceType		  "DSP Builder Advanced Blockset RegField"
		  reg_name		  "cfr_Params.BaseAddr + REG.Enable"
		  reg_rwmode		  "Read/Write"
		  reg_msb		  "0"
		  reg_lsb		  "0"
		  reg_mode		  "Specify via dialog"
		  reg_type		  "ufix(1)"
		  reg_scale		  "2^0"
		  reg_init		  "cfr_Params.Enable"
		  reg_desc		  "Enable CFR"
		  reg_modal		  off
		  reg_desc0		  "0"
		  reg_desc1		  "0"
		  reg_desc2		  "0"
		  reg_desc3		  "0"
		  reg_desc4		  "0"
		  reg_desc5		  "0"
		  reg_desc6		  "0"
		  reg_desc7		  "0"
		  SampleTime		  "1"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "SampleDelay2"
		  SID			  "29:2718"
		  Ports			  [1, 1]
		  Position		  [470, 640, 520, 690]
		  ZOrder		  392
		  LibraryVersion	  "1.426"
		  SourceBlock		  "DSPBAPrim/SampleDelay"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "sampdelay"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "(floor(length(cfr_Params.firCOEF)/2)*Folding)"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "dpoly(1, eye(1,value+1), 'z')"
		  style			  "Optimised"
		  visibilities		  "8 + 1024 + 2^17 + 2^18"
		  flexible		  off
		  slackgroup		  "0"
		  augmented		  "0"
		  version		  "20090407"
		  advOptions		  "[]"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Sub1"
		  SID			  "29:2725"
		  Ports			  [2, 1]
		  Position		  [940, 523, 980, 567]
		  ZOrder		  312
		  LibraryVersion	  "1.426"
		  SourceBlock		  "DSPBAPrim/Sub"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "sub"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '-';]"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('-');"
		  style			  "Optimised"
		  visibilities		  "8"
		  floatRounding		  "correct"
		  advOptions		  "[]"
		  version		  "20130115"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Sub2"
		  SID			  "29:2726"
		  Ports			  [2, 1]
		  Position		  [940, 663, 980, 707]
		  ZOrder		  313
		  LibraryVersion	  "1.426"
		  SourceBlock		  "DSPBAPrim/Sub"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "sub"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '-';]"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('-');"
		  style			  "Optimised"
		  visibilities		  "8"
		  floatRounding		  "correct"
		  advOptions		  "[]"
		  version		  "20130115"
		}
		Block {
		  BlockType		  Reference
		  Name			  "SynthesisInfo"
		  SID			  "29:2988"
		  Ports			  []
		  Position		  [285, 75, 407, 124]
		  ZOrder		  491
		  ForegroundColor	  "red"
		  LibraryVersion	  "1.426"
		  SourceBlock		  "DSPBAPrim/SynthesisInfo"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "synthinfo"
		  nInputs		  "0"
		  nOutputs		  "0"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Truncate"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "99"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('Style=%s', style);"
		  style			  "Scheduled"
		  visibilities		  "32768"
		  constraintInUse	  on
		  constraintRelation	  ">"
		  constraintLimit	  "12"
		  bitAccurate		  off
		  version		  "20090407"
		}
		Block {
		  BlockType		  Outport
		  Name			  "q_v"
		  SID			  "29:2763"
		  Position		  [1905, 373, 1935, 387]
		  ZOrder		  388
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "q_c"
		  SID			  "29:2770"
		  Position		  [1905, 498, 1935, 512]
		  ZOrder		  389
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "q"
		  SID			  "29:2771"
		  Position		  [1900, 623, 1930, 637]
		  ZOrder		  390
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Line {
		  ZOrder		  1
		  SrcBlock		  "Convert1"
		  SrcPort		  1
		  Points		  [30, 0; 0, -40]
		  DstBlock		  "Real-Imag to\nComplex"
		  DstPort		  2
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  Points		  [30, 0; 0, 65]
		  DstBlock		  "Real-Imag to\nComplex"
		  DstPort		  1
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "Sub2"
		  SrcPort		  1
		  DstBlock		  "Mult1"
		  DstPort		  2
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "Sub1"
		  SrcPort		  1
		  DstBlock		  "Mult"
		  DstPort		  1
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  DstBlock		  "Convert1"
		  DstPort		  1
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "Convert"
		  DstPort		  1
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "RegField"
		  SrcPort		  1
		  Points		  [45, 0]
		  Branch {
		    ZOrder		    8
		    Points		    [0, -55]
		    DstBlock		    "Mult"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    9
		    Points		    [0, 55]
		    DstBlock		    "Mult1"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  10
		  SrcBlock		  "SampleDelay2"
		  SrcPort		  1
		  DstBlock		  "Complex to\nReal-Iag1"
		  DstPort		  1
		}
		Line {
		  ZOrder		  11
		  SrcBlock		  "ChannelOut1"
		  SrcPort		  3
		  DstBlock		  "q"
		  DstPort		  1
		}
		Line {
		  ZOrder		  12
		  SrcBlock		  "ChannelOut1"
		  SrcPort		  2
		  DstBlock		  "q_c"
		  DstPort		  1
		}
		Line {
		  ZOrder		  13
		  SrcBlock		  "ChannelOut1"
		  SrcPort		  1
		  DstBlock		  "q_v"
		  DstPort		  1
		}
		Line {
		  ZOrder		  14
		  SrcBlock		  "In5"
		  SrcPort		  1
		  DstBlock		  "ChannelIn1"
		  DstPort		  4
		}
		Line {
		  ZOrder		  15
		  SrcBlock		  "In2"
		  SrcPort		  1
		  DstBlock		  "ChannelIn1"
		  DstPort		  2
		}
		Line {
		  ZOrder		  16
		  SrcBlock		  "In4"
		  SrcPort		  1
		  DstBlock		  "ChannelIn1"
		  DstPort		  3
		}
		Line {
		  ZOrder		  17
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "ChannelIn1"
		  DstPort		  1
		}
		Line {
		  ZOrder		  18
		  SrcBlock		  "ChannelIn1"
		  SrcPort		  2
		  Points		  [555, 0; 0, 30]
		  DstBlock		  "ChannelOut1"
		  DstPort		  2
		}
		Line {
		  ZOrder		  19
		  SrcBlock		  "ChannelIn1"
		  SrcPort		  1
		  DstBlock		  "ChannelOut1"
		  DstPort		  1
		}
		Line {
		  ZOrder		  20
		  SrcBlock		  "Complex to\nReal-Iag1"
		  SrcPort		  2
		  DstBlock		  "Sub2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  21
		  SrcBlock		  "Complex to\nReal-Iag1"
		  SrcPort		  1
		  Points		  [237, 0; 0, -115]
		  DstBlock		  "Sub1"
		  DstPort		  1
		}
		Line {
		  ZOrder		  22
		  SrcBlock		  "Real-Imag to\nComplex"
		  SrcPort		  1
		  DstBlock		  "ChannelOut1"
		  DstPort		  3
		}
		Line {
		  ZOrder		  23
		  SrcBlock		  "ChannelIn1"
		  SrcPort		  4
		  DstBlock		  "SampleDelay2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  24
		  SrcBlock		  "ChannelIn1"
		  SrcPort		  3
		  DstBlock		  "Complex to\nReal-Iag2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  25
		  SrcBlock		  "RegField1"
		  SrcPort		  1
		  Points		  [47, 0]
		  Branch {
		    ZOrder		    26
		    DstBlock		    "Mux"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    27
		    Points		    [0, 155]
		    DstBlock		    "Mux1"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  28
		  SrcBlock		  "Complex to\nReal-Iag2"
		  SrcPort		  1
		  Points		  [35, 0; 0, 355]
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  ZOrder		  29
		  SrcBlock		  "Complex to\nReal-Iag2"
		  SrcPort		  2
		  Points		  [14, 0; 0, 485]
		  DstBlock		  "Mux1"
		  DstPort		  3
		}
		Line {
		  ZOrder		  30
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [39, 0; 0, -320]
		  DstBlock		  "Sub1"
		  DstPort		  2
		}
		Line {
		  ZOrder		  31
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  Points		  [54, 0; 0, -335]
		  DstBlock		  "Sub2"
		  DstPort		  2
		}
		Line {
		  ZOrder		  32
		  SrcBlock		  "Const"
		  SrcPort		  1
		  Points		  [35, 0]
		  Branch {
		    ZOrder		    33
		    Points		    [0, 80]
		    DstBlock		    "Mux1"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    34
		    Points		    [0, -75]
		    DstBlock		    "Mux"
		    DstPort		    2
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "PipeReg1"
	      SID		      "29:4361"
	      Ports		      [3, 3]
	      Position		      [1175, 109, 1270, 231]
	      ZOrder		      1572
	      LibraryVersion	      "1.78"
	      SourceBlock	      "Pipereg_lib/PipeReg"
	      SourceType	      ""
	      NPipe		      "Pipeline_stages"
	      Clock_Margin	      "ClockMargin"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "PipeReg10"
	      SID		      "29:4368"
	      Ports		      [3, 3]
	      Position		      [1050, 419, 1145, 541]
	      ZOrder		      1579
	      LibraryVersion	      "1.78"
	      SourceBlock	      "Pipereg_lib/PipeReg"
	      SourceType	      ""
	      NPipe		      "Pipeline_stages"
	      Clock_Margin	      "ClockMargin"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "PipeReg11"
	      SID		      "29:4369"
	      Ports		      [3, 3]
	      Position		      [1050, 689, 1145, 811]
	      ZOrder		      1581
	      LibraryVersion	      "1.78"
	      SourceBlock	      "Pipereg_lib/PipeReg"
	      SourceType	      ""
	      NPipe		      "Pipeline_stages"
	      Clock_Margin	      "ClockMargin"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "PipeReg12"
	      SID		      "29:4370"
	      Ports		      [3, 3]
	      Position		      [1175, 689, 1270, 811]
	      ZOrder		      1580
	      LibraryVersion	      "1.78"
	      SourceBlock	      "Pipereg_lib/PipeReg"
	      SourceType	      ""
	      NPipe		      "Pipeline_stages"
	      Clock_Margin	      "ClockMargin"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "PipeReg13"
	      SID		      "29:4359"
	      Ports		      [3, 3]
	      Position		      [655, 109, 750, 231]
	      ZOrder		      1570
	      LibraryVersion	      "1.78"
	      SourceBlock	      "Pipereg_lib/PipeReg"
	      SourceType	      ""
	      NPipe		      "Pipeline_stages"
	      Clock_Margin	      "ClockMargin"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "PipeReg2"
	      SID		      "29:4362"
	      Ports		      [3, 3]
	      Position		      [1045, 109, 1140, 231]
	      ZOrder		      1573
	      LibraryVersion	      "1.78"
	      SourceBlock	      "Pipereg_lib/PipeReg"
	      SourceType	      ""
	      NPipe		      "Pipeline_stages"
	      Clock_Margin	      "ClockMargin"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "PipeReg3"
	      SID		      "29:4360"
	      Ports		      [3, 3]
	      Position		      [520, 109, 615, 231]
	      ZOrder		      1571
	      LibraryVersion	      "1.78"
	      SourceBlock	      "Pipereg_lib/PipeReg"
	      SourceType	      ""
	      NPipe		      "Pipeline_stages"
	      Clock_Margin	      "ClockMargin"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "PipeReg4"
	      SID		      "29:4363"
	      Ports		      [3, 3]
	      Position		      [655, 419, 750, 541]
	      ZOrder		      1574
	      LibraryVersion	      "1.78"
	      SourceBlock	      "Pipereg_lib/PipeReg"
	      SourceType	      ""
	      NPipe		      "Pipeline_stages"
	      Clock_Margin	      "ClockMargin"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "PipeReg5"
	      SID		      "29:4364"
	      Ports		      [3, 3]
	      Position		      [530, 419, 625, 541]
	      ZOrder		      1575
	      LibraryVersion	      "1.78"
	      SourceBlock	      "Pipereg_lib/PipeReg"
	      SourceType	      ""
	      NPipe		      "Pipeline_stages"
	      Clock_Margin	      "ClockMargin"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "PipeReg6"
	      SID		      "29:4371"
	      Ports		      [3, 3]
	      Position		      [935, 854, 1030, 976]
	      ZOrder		      1582
	      LibraryVersion	      "1.78"
	      SourceBlock	      "Pipereg_lib/PipeReg"
	      SourceType	      ""
	      NPipe		      "Pipeline_stages_actual_data"
	      Clock_Margin	      "ClockMargin"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "PipeReg7"
	      SID		      "29:4365"
	      Ports		      [3, 3]
	      Position		      [655, 689, 750, 811]
	      ZOrder		      1576
	      LibraryVersion	      "1.78"
	      SourceBlock	      "Pipereg_lib/PipeReg"
	      SourceType	      ""
	      NPipe		      "Pipeline_stages"
	      Clock_Margin	      "ClockMargin"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "PipeReg8"
	      SID		      "29:4366"
	      Ports		      [3, 3]
	      Position		      [530, 689, 625, 811]
	      ZOrder		      1577
	      LibraryVersion	      "1.78"
	      SourceBlock	      "Pipereg_lib/PipeReg"
	      SourceType	      ""
	      NPipe		      "Pipeline_stages"
	      Clock_Margin	      "ClockMargin"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "PipeReg9"
	      SID		      "29:4367"
	      Ports		      [3, 3]
	      Position		      [1175, 419, 1270, 541]
	      ZOrder		      1578
	      LibraryVersion	      "1.78"
	      SourceBlock	      "Pipereg_lib/PipeReg"
	      SourceType	      ""
	      NPipe		      "Pipeline_stages"
	      Clock_Margin	      "ClockMargin"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "PulseScaling"
	      SID		      "29:2669"
	      Ports		      [3, 5]
	      Position		      [100, 24, 295, 966]
	      ZOrder		      627
	      ForegroundColor	      "red"
	      RequestExecContextInheritance off
	      Variant		      off
	      System {
		Name			"PulseScaling"
		Location		[0, 25, 1920, 1055]
		Open			off
		ModelBrowserVisibility	on
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"127"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "29:2670"
		  Position		  [70, 323, 100, 337]
		  ZOrder		  316
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "In2"
		  SID			  "29:2671"
		  Position		  [70, 408, 100, 422]
		  ZOrder		  317
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "In3"
		  SID			  "29:2672"
		  Position		  [70, 493, 100, 507]
		  ZOrder		  318
		  ForegroundColor	  "red"
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ChannelIn"
		  SID			  "29:2673"
		  Ports			  [3, 3]
		  Position		  [245, 289, 290, 541]
		  ZOrder		  323
		  ForegroundColor	  "red"
		  LibraryVersion	  "1.426"
		  SourceBlock		  "DSPBAPrim/ChannelIn"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "channelin"
		  nInputs		  "dspba_internal_get_channel_ports(gcb)"
		  nOutputs		  "dspba_internal_get_channel_ports(gcb)"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; 'H'; 'I"
		  "'; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
		  outPortNames		  "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; 'H'; '"
		  "I'; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('In');"
		  style			  "Optimised"
		  dataSignals		  "1"
		  foldingEnabled	  off
		  channels		  "1"
		  sampleRate		  "200"
		  packetBeginPresent	  off
		  packetBeginEnabled	  "off"
		  visibilities		  "dspba_ChannelInVis(gcb)"
		  latencyCorrection	  "0"
		  version		  "20141013"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ChannelOut"
		  SID			  "29:2674"
		  Ports			  [5, 5]
		  Position		  [1115, 280, 1165, 630]
		  ZOrder		  324
		  ForegroundColor	  "red"
		  LibraryVersion	  "1.426"
		  SourceBlock		  "DSPBAPrim/ChannelOut"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "channelout"
		  nInputs		  "dspba_internal_get_channel_ports(gcb)"
		  nOutputs		  "dspba_internal_get_channel_ports(gcb)"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "3"
		  inPortNames		  "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; 'H'; 'I"
		  "'; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
		  outPortNames		  "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; 'H'; '"
		  "I'; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('Out%s', AdvDSPBChannelOutDisplay(latency));"
		  style			  "Optimised"
		  dataSignals		  "3"
		  foldingEnabled	  off
		  channels		  "1"
		  sampleRate		  "200"
		  packetBeginPresent	  off
		  packetBeginEnabled	  "off"
		  visibilities		  "dspba_ChannelOutVis(gcb)"
		  latency		  "40"
		  latencyCorrection	  "0"
		  version		  "20141013"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ScalFact"
		  SID			  "29:2675"
		  Ports			  [3, 4]
		  Position		  [545, 285, 700, 540]
		  ZOrder		  315
		  RequestExecContextInheritance	off
		  Variant		  off
		  Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    29
		    $ClassName		    "Simulink.Mask"
		    Object {
		    $PropName		    "Parameters"
		    $ObjectID		    30
		    $ClassName		    "Simulink.MaskParameter"
		    Type		    "edit"
		    Name		    "ClipVal"
		    Prompt		    "cLipping Value"
		    Value		    "cfr_Params.ClipVal"
		    }
		  }
		  System {
		    Name		    "ScalFact"
		    Location		    [0, 25, 1920, 1055]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "108"
		    Block {
		    BlockType		    Inport
		    Name		    "v"
		    SID			    "29:2676"
		    Position		    [135, 343, 165, 357]
		    ZOrder		    56
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    SID			    "29:2677"
		    Position		    [135, 438, 165, 452]
		    ZOrder		    57
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "d"
		    SID			    "29:2678"
		    Position		    [135, 533, 165, 547]
		    ZOrder		    58
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Add1"
		    SID			    "29:3264"
		    Ports		    [2, 1]
		    Position		    [1440, 594, 1475, 641]
		    ZOrder		    223
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Add"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "add"
		    nInputs		    "evalAionMaskParam(gcb,'value',1)"
		    nOutputs		    "1"
		    omode		    "Inherit via internal rule with word growth"
		    otype		    "sfix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "2"
		    inPortNames		    "[' '; ' ';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('+');"
		    style		    "Optimised"
		    visibilities	    "1032+2^17+2^18+2^19"
		    genFPC		    off
		    floatRounding	    "correct"
		    advOptions		    "[]"
		    version		    "20130821"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "BitExtract"
		    SID			    "29:2679"
		    Ports		    [1, 1]
		    Position		    [785, 593, 825, 617]
		    ZOrder		    119
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/BitExtract"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "bitextract"
		    nInputs		    "1"
		    nOutputs		    "1"
		    omode		    "boolean"
		    otype		    "sfix(16)"
		    scale		    "1"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "7"
		    inPortNames		    "[' '; ' ';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('..%d', value);"
		    style		    "Optimised"
		    visibilities	    "8 + 1024"
		    version		    "20090407"
		    }
		    Block {
		    BlockType		    ComplexToRealImag
		    Name		    "Complex to\nReal-Iag"
		    SID			    "29:2682"
		    Ports		    [1, 2]
		    Position		    [335, 513, 370, 562]
		    ZOrder		    68
		    ShowName		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Const2"
		    SID			    "29:2684"
		    Ports		    [0, 1]
		    Position		    [875, 689, 900, 721]
		    ZOrder		    122
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Const"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "const"
		    nInputs		    "0"
		    nOutputs		    "1"
		    omode		    "Inherit via internal rule"
		    otype		    "sfix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "0"
		    inPortNames		    "['+'; '+';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('%s', num2str(value));"
		    style		    "Optimised"
		    visibilities	    "8 + 1024"
		    floatPrecision	    "float32_m23"
		    version		    "20120820"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    SID			    "29:2685"
		    Ports		    [1, 1]
		    Position		    [1175, 498, 1220, 522]
		    ZOrder		    78
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Convert"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "convert"
		    nInputs		    "1"
		    nOutputs		    "1"
		    omode		    "Specify via dialog"
		    otype		    "sfix(12)"
		    scale		    "2^-11"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "None"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "round([0:255]/17)"
		    inPortNames		    "[' '; ' ';]"
		    outPortNames	    "[' '; 'c']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('convert');"
		    style		    "Optimised"
		    visibilities	    "8+64+256+2^17"
		    clipdetect		    off
		    floatPrecision	    "float32_m23"
		    advOptions		    "[]"
		    version		    "20130211"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    SID			    "29:2686"
		    Ports		    [1, 1]
		    Position		    [1175, 573, 1220, 597]
		    ZOrder		    91
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Convert"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "convert"
		    nInputs		    "1"
		    nOutputs		    "1"
		    omode		    "Specify via dialog"
		    otype		    "sfix(12)"
		    scale		    "2^-11"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "None"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "round([0:255]/17)"
		    inPortNames		    "[' '; ' ';]"
		    outPortNames	    "[' '; 'c']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('convert');"
		    style		    "Optimised"
		    visibilities	    "8+64+256+2^17"
		    clipdetect		    off
		    floatPrecision	    "float32_m23"
		    advOptions		    "[]"
		    version		    "20130211"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert10"
		    SID			    "29:3752"
		    Ports		    [1, 1]
		    Position		    [655, 853, 700, 877]
		    ZOrder		    243
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Convert"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "convert"
		    nInputs		    "1"
		    nOutputs		    "1"
		    omode		    "Specify via dialog"
		    otype		    "ufix(8)"
		    scale		    "2^-6"
		    rndmethod		    "Truncate"
		    factor		    "1"
		    satmethod		    "None"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "round([0:255]/17)"
		    inPortNames		    "[' '; ' ';]"
		    outPortNames	    "[' '; 'c']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('convert');"
		    style		    "Optimised"
		    visibilities	    "8+64+256+2^17"
		    clipdetect		    off
		    floatPrecision	    "float32_m23"
		    advOptions		    "[]"
		    version		    "20130211"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert5"
		    SID			    "29:2690"
		    Ports		    [1, 1]
		    Position		    [730, 513, 790, 537]
		    ZOrder		    81
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Convert"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "convert"
		    nInputs		    "1"
		    nOutputs		    "1"
		    omode		    "Specify via dialog"
		    otype		    "sfix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "None"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "round([0:255]/17)"
		    inPortNames		    "[' '; ' ';]"
		    outPortNames	    "[' '; 'c']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('convert');"
		    style		    "Optimised"
		    visibilities	    "8+64+256+2^17"
		    clipdetect		    off
		    floatPrecision	    "float32_m23"
		    advOptions		    "[]"
		    version		    "20130211"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert6"
		    SID			    "29:2691"
		    Ports		    [1, 1]
		    Position		    [730, 538, 790, 562]
		    ZOrder		    82
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Convert"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "convert"
		    nInputs		    "1"
		    nOutputs		    "1"
		    omode		    "Specify via dialog"
		    otype		    "sfix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "None"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "round([0:255]/17)"
		    inPortNames		    "[' '; ' ';]"
		    outPortNames	    "[' '; 'c']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('convert');"
		    style		    "Optimised"
		    visibilities	    "8+64+256+2^17"
		    clipdetect		    off
		    floatPrecision	    "float32_m23"
		    advOptions		    "[]"
		    version		    "20130211"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert8"
		    SID			    "29:2789"
		    Ports		    [1, 1]
		    Position		    [1030, 653, 1075, 677]
		    ZOrder		    214
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Convert"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "convert"
		    nInputs		    "1"
		    nOutputs		    "1"
		    omode		    "Specify via dialog"
		    otype		    "ufix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "None"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "round([0:255]/17)"
		    inPortNames		    "[' '; ' ';]"
		    outPortNames	    "[' '; 'c']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('convert');"
		    style		    "Optimised"
		    visibilities	    "8+64+256+2^17"
		    clipdetect		    off
		    floatPrecision	    "float32_m23"
		    advOptions		    "[]"
		    version		    "20130211"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Divide"
		    SID			    "29:2693"
		    Ports		    [2, 1]
		    Position		    [795, 644, 835, 686]
		    ZOrder		    71
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Divide"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "divide"
		    nInputs		    "2"
		    nOutputs		    "1"
		    omode		    "Inherit via internal rule"
		    otype		    "ufix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "round([0:255]/17)"
		    inPortNames		    "[' '; ' ';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('a\\n----\\nb');"
		    style		    "Optimised"
		    visibilities	    "8+2^17+2^18"
		    floatRounding	    "correct"
		    advOptions		    "[]"
		    version		    "20130115"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mult"
		    SID			    "29:2695"
		    Ports		    [2, 1]
		    Position		    [1115, 490, 1155, 525]
		    ZOrder		    69
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Mult"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "mult"
		    nInputs		    "2"
		    nOutputs		    "1"
		    omode		    "Inherit via internal rule"
		    otype		    "sfix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "0"
		    inPortNames		    "[' '; ' ';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('X');"
		    style		    "Optimised"
		    visibilities	    "8+2^18+2^19"
		    floatPrecision	    "float32_m23"
		    floatRounding	    "correct"
		    advOptions		    "[]"
		    version		    "20130115"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mult1"
		    SID			    "29:2696"
		    Ports		    [2, 1]
		    Position		    [1115, 565, 1155, 605]
		    ZOrder		    72
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Mult"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "mult"
		    nInputs		    "2"
		    nOutputs		    "1"
		    omode		    "Inherit via internal rule"
		    otype		    "sfix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "0"
		    inPortNames		    "[' '; ' ';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('X');"
		    style		    "Optimised"
		    visibilities	    "8+2^18+2^19"
		    floatPrecision	    "float32_m23"
		    floatRounding	    "correct"
		    advOptions		    "[]"
		    version		    "20130115"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    SID			    "29:2697"
		    Ports		    [3, 1]
		    Position		    [925, 608, 970, 722]
		    ZOrder		    76
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Mux"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "mux"
		    nInputs		    "evalAionMaskParam(gcb,'value',1)+1"
		    nOutputs		    "1"
		    omode		    "Inherit via internal rule"
		    otype		    "sfix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "2"
		    inPortNames		    "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('%s', primtype);"
		    style		    "Optimised"
		    visibilities	    "1032"
		    version		    "20131025"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "One2"
		    SID			    "29:3753"
		    Ports		    [0, 1]
		    Position		    [440, 921, 485, 949]
		    ZOrder		    236
		    ShowName		    off
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Const"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "const"
		    nInputs		    "0"
		    nOutputs		    "1"
		    omode		    "Specify via dialog"
		    otype		    "sfix(18)"
		    scale		    "2^-14"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "0"
		    inPortNames		    "['+'; '+';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('%s', num2str(value));"
		    style		    "Optimised"
		    visibilities	    "8 + 1024"
		    floatPrecision	    "float32_m23"
		    version		    "20120820"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "One3"
		    SID			    "29:3754"
		    Ports		    [0, 1]
		    Position		    [410, 781, 455, 809]
		    ZOrder		    263
		    ShowName		    off
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Const"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "const"
		    nInputs		    "0"
		    nOutputs		    "1"
		    omode		    "boolean"
		    otype		    "sfix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "1"
		    inPortNames		    "['+'; '+';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('%s', num2str(value));"
		    style		    "Optimised"
		    visibilities	    "8 + 1024"
		    floatPrecision	    "float32_m23"
		    version		    "20120820"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "One4"
		    SID			    "29:3755"
		    Ports		    [0, 1]
		    Position		    [410, 816, 455, 844]
		    ZOrder		    264
		    ShowName		    off
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Const"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "const"
		    nInputs		    "0"
		    nOutputs		    "1"
		    omode		    "Specify via dialog"
		    otype		    "uint(8)"
		    scale		    "1"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "0"
		    inPortNames		    "['+'; '+';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('%s', num2str(value));"
		    style		    "Optimised"
		    visibilities	    "8 + 1024"
		    floatPrecision	    "float32_m23"
		    version		    "20120820"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "One5"
		    SID			    "29:3838"
		    Ports		    [0, 1]
		    Position		    [310, 886, 355, 914]
		    ZOrder		    262
		    ShowName		    off
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Const"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "const"
		    nInputs		    "0"
		    nOutputs		    "1"
		    omode		    "Specify via dialog"
		    otype		    "uint(4)"
		    scale		    "2^0"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "2"
		    inPortNames		    "['+'; '+';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('%s', num2str(value));"
		    style		    "Optimised"
		    visibilities	    "8 + 1024"
		    floatPrecision	    "float32_m23"
		    version		    "20120820"
		    }
		    Block {
		    BlockType		    RealImagToComplex
		    Name		    "Real-Imag to Complex"
		    SID			    "29:2701"
		    Ports		    [2, 1]
		    Position		    [1300, 528, 1330, 557]
		    ZOrder		    94
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "RegField"
		    SID			    "29:2702"
		    Ports		    [0, 1]
		    Position		    [460, 625, 585, 665]
		    ZOrder		    104
		    LibraryVersion	    "1.84"
		    SourceBlock		    "DSPBAModelBus/RegField"
		    SourceType		    "DSP Builder Advanced Blockset RegField"
		    reg_name		    "cfr_Params.BaseAddr + REG.Threshold"
		    reg_rwmode		    "Read/Write"
		    reg_msb		    "15"
		    reg_lsb		    "0"
		    reg_mode		    "Specify via dialog"
		    reg_type		    "ufix(8)"
		    reg_scale		    "2^-6"
		    reg_init		    "cfr_Params.ClipVal"
		    reg_desc		    "Clipping value"
		    reg_modal		    off
		    reg_desc0		    "0"
		    reg_desc1		    "0"
		    reg_desc2		    "0"
		    reg_desc3		    "0"
		    reg_desc4		    "0"
		    reg_desc5		    "0"
		    reg_desc6		    "0"
		    reg_desc7		    "0"
		    SampleTime		    "1"
		    version		    "20090407"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift"
		    SID			    "29:3836"
		    Ports		    [2, 1]
		    Position		    [420, 849, 450, 876]
		    ZOrder		    260
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Shift"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "shift"
		    nInputs		    "2"
		    nOutputs		    "1"
		    omode		    "Specify via dialog"
		    otype		    "sfix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "0"
		    inPortNames		    "['a'; 'b';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('a >> b');"
		    style		    "Optimised"
		    visibilities	    "8"
		    version		    "20090407"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift1"
		    SID			    "29:3837"
		    Ports		    [2, 1]
		    Position		    [420, 884, 450, 911]
		    ZOrder		    261
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Shift"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "shift"
		    nInputs		    "2"
		    nOutputs		    "1"
		    omode		    "Specify via dialog"
		    otype		    "sfix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "0"
		    inPortNames		    "['a'; 'b';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('a >> b');"
		    style		    "Optimised"
		    visibilities	    "8"
		    version		    "20090407"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Sub1"
		    SID			    "29:2703"
		    Ports		    [2, 1]
		    Position		    [725, 616, 760, 654]
		    ZOrder		    73
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Sub"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "sub"
		    nInputs		    "2"
		    nOutputs		    "1"
		    omode		    "Inherit via internal rule"
		    otype		    "sfix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "0"
		    inPortNames		    "['+'; '-';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('-');"
		    style		    "Optimised"
		    visibilities	    "8"
		    floatRounding	    "correct"
		    advOptions		    "[]"
		    version		    "20130115"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Subsystem"
		    SID			    "29:3756"
		    Ports		    [5, 5]
		    Position		    [500, 777, 605, 953]
		    ZOrder		    235
		    AncestorBlock	    "CORDIC_lib/Subsystem"
		    LibraryVersion	    "*1.14"
		    RequestExecContextInheritance off
		    Variant		    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    31
		    $ClassName		    "Simulink.Mask"
		    Initialization	    "sys = gcb;\n\n% error trapping\nif (angle_bits-angle_frac_bits)<3\n    fprintf(['Warning (' "
		    "sys ') not sufficient angle integer bits to represent full angle swing (-pi to pi)']);\nend\n\nif angle_bits < s"
		    "tages \n    fprintf(['Warning (' sys ') #angle bits < stages behaviour may be unexpected']);\nend\n\nif xy_bits "
		    "< stages \n    fprintf(['Warning (' sys ') #xy bits < stages behaviour may be unexpected']);\nend"
		    Display		    "% calculate gain\ngain = 1;\nfor i=0:stages\n    gain = gain*(sqrt((1+2^(-2*i))));\nend\ncolor('w'"
		    ");image(imread('dspba_prim.jpg'));\nfprintf('CORDIC\\nRotate\\n(pi to -pi)\\ngain=%1.4f\\niterations=%i',gain,st"
		    "ages+1);\nport_label('input',1,'v_in'); \nport_label('input',2,'c_in'); \nport_label('input',3,'x_in');\nport_la"
		    "bel('input',4,'y_in'); \nport_label('input',5,'p_in'); \nport_label('output',1,'v_out'); \nport_label('output',2"
		    ",'c_out'); \nport_label('output',3,'x_out');\nport_label('output',4,'y_out'); \nport_label('output',5,'p_out'); "
		    "\n"
		    IconFrame		    "off"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    5
		    Object {
		    $ObjectID		    32
		    Type		    "edit"
		    Name		    "stages"
		    Prompt		    "stages "
		    Value		    "8"
		    }
		    Object {
		    $ObjectID		    33
		    Type		    "edit"
		    Name		    "angle_bits"
		    Prompt		    "Angle bits"
		    Value		    "16"
		    }
		    Object {
		    $ObjectID		    34
		    Type		    "edit"
		    Name		    "angle_frac_bits"
		    Prompt		    "Angle fractional bits"
		    Value		    "15"
		    }
		    Object {
		    $ObjectID		    35
		    Type		    "edit"
		    Name		    "xy_bits"
		    Prompt		    "XY bits"
		    Value		    "18"
		    }
		    Object {
		    $ObjectID		    36
		    Type		    "edit"
		    Name		    "xy_frac_bits"
		    Prompt		    "XY fractional bits"
		    Value		    "14"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "Subsystem"
		    Location		    [100, 76, 1823, 1113]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "80"
		    SIDHighWatermark	    "356"
		    SIDPrevWatermark	    "90"
		    Block {
		    BlockType		    Inport
		    Name		    "av"
		    SID			    "29:3756:48"
		    Position		    [30, 73, 60, 87]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "ac"
		    SID			    "29:3756:49"
		    Position		    [30, 163, 60, 177]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "xin"
		    SID			    "29:3756:50"
		    Position		    [205, 253, 235, 267]
		    ZOrder		    -3
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "yin"
		    SID			    "29:3756:51"
		    Position		    [205, 343, 235, 357]
		    ZOrder		    -4
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "pin"
		    SID			    "29:3756:52"
		    Position		    [30, 433, 60, 447]
		    ZOrder		    -5
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "BitExtract"
		    SID			    "29:3756:53"
		    Ports		    [1, 1]
		    Position		    [325, 396, 375, 444]
		    ZOrder		    -6
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/BitExtract"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "bitextract"
		    nInputs		    "1"
		    nOutputs		    "1"
		    omode		    "Specify via dialog"
		    otype		    "sfix(angle_bits-1)"
		    scale		    "2^-angle_frac_bits"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "0"
		    inPortNames		    "[' '; ' ';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('..%d', value);"
		    style		    "Optimised"
		    visibilities	    "8 + 1024"
		    version		    "20090407"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "BitExtract1"
		    SID			    "29:3756:54"
		    Ports		    [1, 1]
		    Position		    [965, 306, 1015, 354]
		    ZOrder		    -7
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/BitExtract"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "bitextract"
		    nInputs		    "1"
		    nOutputs		    "1"
		    omode		    "Specify via dialog"
		    otype		    "sfix(xy_bits)"
		    scale		    "2^-xy_frac_bits"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "0"
		    inPortNames		    "[' '; ' ';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('..%d', value);"
		    style		    "Optimised"
		    visibilities	    "8 + 1024"
		    version		    "20090407"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "BitExtract2"
		    SID			    "29:3756:55"
		    Ports		    [1, 1]
		    Position		    [965, 471, 1015, 519]
		    ZOrder		    -8
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/BitExtract"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "bitextract"
		    nInputs		    "1"
		    nOutputs		    "1"
		    omode		    "Specify via dialog"
		    otype		    "sfix(xy_bits)"
		    scale		    "2^-xy_frac_bits"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "0"
		    inPortNames		    "[' '; ' ';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('..%d', value);"
		    style		    "Optimised"
		    visibilities	    "8 + 1024"
		    version		    "20090407"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Const2"
		    SID			    "29:3756:56"
		    Ports		    [0, 1]
		    Position		    [360, 520, 405, 540]
		    ZOrder		    -9
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Const"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "const"
		    nInputs		    "0"
		    nOutputs		    "1"
		    omode		    "Specify via dialog"
		    otype		    "uint(1)"
		    scale		    "2^0"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "1"
		    inPortNames		    "['+'; '+';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('%s', num2str(value));"
		    style		    "Optimised"
		    visibilities	    "8 + 1024"
		    floatPrecision	    "float32_m23"
		    version		    "20120820"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Cordic"
		    SID			    "29:3756:57"
		    Ports		    [6, 5]
		    Position		    [490, 29, 625, 581]
		    ZOrder		    -10
		    AncestorBlock	    "CORDIC_lib/Cordic"
		    LibraryVersion	    "*1.14"
		    RequestExecContextInheritance off
		    Variant		    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    37
		    $ClassName		    "Simulink.Mask"
		    Type		    "CORDIC range -pi/2 to pi/2"
		    Description		    "Primitive block implementation of CORDIC. \nRange -pi/2 to pi/2\n\nSee \"Help\" for informatio"
		    "n on parameter selection. "
		    Help		    "By default it is expected that stages = angle_bits = xy_bits also that \nangle_frac_bits = angle_bits"
		    "-2 (i.e. 2 integer angle bits) \n\nIt is assumed that stages <= angle_bits and stages <= xy_bits  \n\nParameter "
		    "description:\n\nStages (stages) \nNumber of CORDIC stages \nNote counting starts at zero so \"iterations = stage"
		    "s+1\"\n\nAngle bits (angle_bits)            \nNumber of bits used to represent the angle, data format is \"sfix\""
		    "\n\nAngle fractional bits (angle_frac_bits)  \nNumber of angle bits which are fractional \nAngle format will be "
		    "\"sfix[angle_bits]_[angle_frac_bits]\"\n\nXY bits (xy_bits)               \nNumber of bits used to represent inp"
		    "uts x,y, data format is \"sfix\"\n\nXY fractional bits (xy_frac_bits)    \nNumber of x,y bits which are fraction"
		    "al \nFormat will be \"sfix[xy_bits]_[xy_frac_bits]\"\n\n\nFor more information on CORDIC see the following paper"
		    " (from which this \nimplementation was created):\n\n\"A survey of CORDIC algorithms for FPGAs\" \nRay Andraka, F"
		    "PGA '98\n"
		    Initialization	    "setup_cordic_block(stages, angle_bits, angle_frac_bits, xy_bits, xy_frac_bits);\n\n"
		    SelfModifiable	    "on"
		    Display		    "% calculate gain\ngain = 1;\nfor i=0:stages\n    gain = gain*(sqrt((1+2^(-2*i))));\nend\ncolor('w'"
		    ");image(imread('dspba_prim.jpg'));\nfprintf('CORDIC\\n(pi/2 to -pi/2)\\ngain=%1.4f\\niterations=%i',gain,stages+"
		    "1);\n\nport_label('input',1,'v_in'); \nport_label('input',2,'c_in'); \nport_label('input',3,'x_in');\nport_label"
		    "('input',4,'y_in'); \nport_label('input',5,'p_in'); \nport_label('input',6,'mode'); \nport_label('output',1,'v_o"
		    "ut'); \nport_label('output',2,'c_out'); \nport_label('output',3,'x_out');\nport_label('output',4,'y_out'); \npor"
		    "t_label('output',5,'p_out'); \n\n\n\n\n"
		    IconFrame		    "off"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    5
		    Object {
		    $ObjectID		    38
		    Type		    "edit"
		    Name		    "stages"
		    Prompt		    "stages"
		    Value		    "stages"
		    }
		    Object {
		    $ObjectID		    39
		    Type		    "edit"
		    Name		    "angle_bits"
		    Prompt		    "Angle bits"
		    Value		    "angle_bits-1"
		    }
		    Object {
		    $ObjectID		    40
		    Type		    "edit"
		    Name		    "angle_frac_bits"
		    Prompt		    "Angle fractional bits"
		    Value		    "angle_frac_bits"
		    }
		    Object {
		    $ObjectID		    41
		    Type		    "edit"
		    Name		    "xy_bits"
		    Prompt		    "XY bits"
		    Value		    "xy_bits"
		    }
		    Object {
		    $ObjectID		    42
		    Type		    "edit"
		    Name		    "xy_frac_bits"
		    Prompt		    "XY fractional bits"
		    Value		    "xy_frac_bits"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "Cordic"
		    Location		    [98, 25, 1825, 1055]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "125"
		    SIDHighWatermark	    "16928"
		    SIDPrevWatermark	    "16729"
		    Block {
		    BlockType		    Inport
		    Name		    "av"
		    SID			    "29:3756:57:15847"
		    Position		    [15, 38, 45, 52]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "ac"
		    SID			    "29:3756:57:15848"
		    Position		    [15, 73, 45, 87]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "xin"
		    SID			    "29:3756:57:15849"
		    Position		    [15, 193, 45, 207]
		    ZOrder		    -3
		    Port		    "3"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "a"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "yin"
		    SID			    "29:3756:57:15850"
		    Position		    [15, 228, 45, 242]
		    ZOrder		    -4
		    Port		    "4"
		    IconDisplay		    "Port number"
		    Port {
		    PortNumber		    1
		    Name		    "b"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "pin"
		    SID			    "29:3756:57:15851"
		    Position		    [15, 263, 45, 277]
		    ZOrder		    -5
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "v"
		    SID			    "29:3756:57:15852"
		    Position		    [1870, 113, 1900, 127]
		    ZOrder		    -6
		    Port		    "6"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    SID			    "29:3756:57:15853"
		    Ports		    [3, 1]
		    Position		    [1975, 103, 2025, 207]
		    ZOrder		    -7
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Mux"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "mux"
		    nInputs		    "evalAionMaskParam(gcb,'value',1)+1"
		    nOutputs		    "1"
		    omode		    "Inherit via internal rule"
		    otype		    "sfix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "2"
		    inPortNames		    "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('%s', primtype);"
		    style		    "Optimised"
		    visibilities	    "1032"
		    version		    "20131025"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    SID			    "29:3756:57:15854"
		    Ports		    [3, 1]
		    Position		    [1975, 253, 2025, 357]
		    ZOrder		    -8
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Mux"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "mux"
		    nInputs		    "evalAionMaskParam(gcb,'value',1)+1"
		    nOutputs		    "1"
		    omode		    "Inherit via internal rule"
		    otype		    "sfix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "2"
		    inPortNames		    "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('%s', primtype);"
		    style		    "Optimised"
		    visibilities	    "1032"
		    version		    "20131025"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    SID			    "29:3756:57:15855"
		    Ports		    [3, 1]
		    Position		    [1975, 428, 2025, 532]
		    ZOrder		    -9
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Mux"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "mux"
		    nInputs		    "evalAionMaskParam(gcb,'value',1)+1"
		    nOutputs		    "1"
		    omode		    "Inherit via internal rule"
		    otype		    "sfix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "2"
		    inPortNames		    "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('%s', primtype);"
		    style		    "Optimised"
		    visibilities	    "1032"
		    version		    "20131025"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Rotate0"
		    SID			    "29:3756:57:16712"
		    Ports		    [3, 3]
		    Position		    [300, 137, 395, 243]
		    ZOrder		    361
		    ForegroundColor	    "red"
		    LibraryVersion	    "1.15"
		    SourceBlock		    "CORDIC_lib/Rotate"
		    SourceType		    ""
		    stage		    "0"
		    angle_bits		    "15"
		    angle_frac_bits	    "15"
		    xy_bits		    "18"
		    xy_frac_bits	    "14"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Rotate1"
		    SID			    "29:3756:57:16714"
		    Ports		    [3, 3]
		    Position		    [485, 137, 580, 243]
		    ZOrder		    363
		    ForegroundColor	    "red"
		    LibraryVersion	    "1.15"
		    SourceBlock		    "CORDIC_lib/Rotate"
		    SourceType		    ""
		    stage		    "1"
		    angle_bits		    "15"
		    angle_frac_bits	    "15"
		    xy_bits		    "18"
		    xy_frac_bits	    "14"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Rotate2"
		    SID			    "29:3756:57:16716"
		    Ports		    [3, 3]
		    Position		    [670, 137, 765, 243]
		    ZOrder		    365
		    ForegroundColor	    "red"
		    LibraryVersion	    "1.15"
		    SourceBlock		    "CORDIC_lib/Rotate"
		    SourceType		    ""
		    stage		    "2"
		    angle_bits		    "15"
		    angle_frac_bits	    "15"
		    xy_bits		    "18"
		    xy_frac_bits	    "14"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Rotate3"
		    SID			    "29:3756:57:16718"
		    Ports		    [3, 3]
		    Position		    [860, 137, 950, 243]
		    ZOrder		    367
		    ForegroundColor	    "red"
		    LibraryVersion	    "1.15"
		    SourceBlock		    "CORDIC_lib/Rotate"
		    SourceType		    ""
		    stage		    "3"
		    angle_bits		    "15"
		    angle_frac_bits	    "15"
		    xy_bits		    "18"
		    xy_frac_bits	    "14"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Rotate4"
		    SID			    "29:3756:57:16720"
		    Ports		    [3, 3]
		    Position		    [1045, 137, 1135, 243]
		    ZOrder		    369
		    ForegroundColor	    "red"
		    LibraryVersion	    "1.15"
		    SourceBlock		    "CORDIC_lib/Rotate"
		    SourceType		    ""
		    stage		    "4"
		    angle_bits		    "15"
		    angle_frac_bits	    "15"
		    xy_bits		    "18"
		    xy_frac_bits	    "14"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Rotate5"
		    SID			    "29:3756:57:16722"
		    Ports		    [3, 3]
		    Position		    [1230, 137, 1325, 243]
		    ZOrder		    371
		    ForegroundColor	    "red"
		    LibraryVersion	    "1.15"
		    SourceBlock		    "CORDIC_lib/Rotate"
		    SourceType		    ""
		    stage		    "5"
		    angle_bits		    "15"
		    angle_frac_bits	    "15"
		    xy_bits		    "18"
		    xy_frac_bits	    "14"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Rotate6"
		    SID			    "29:3756:57:16724"
		    Ports		    [3, 3]
		    Position		    [1415, 137, 1510, 243]
		    ZOrder		    373
		    ForegroundColor	    "red"
		    LibraryVersion	    "1.15"
		    SourceBlock		    "CORDIC_lib/Rotate"
		    SourceType		    ""
		    stage		    "6"
		    angle_bits		    "15"
		    angle_frac_bits	    "15"
		    xy_bits		    "18"
		    xy_frac_bits	    "14"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Rotate7"
		    SID			    "29:3756:57:16726"
		    Ports		    [3, 3]
		    Position		    [1600, 137, 1695, 243]
		    ZOrder		    375
		    ForegroundColor	    "red"
		    LibraryVersion	    "1.15"
		    SourceBlock		    "CORDIC_lib/Rotate"
		    SourceType		    ""
		    stage		    "7"
		    angle_bits		    "15"
		    angle_frac_bits	    "15"
		    xy_bits		    "18"
		    xy_frac_bits	    "14"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Rotate8"
		    SID			    "29:3756:57:16728"
		    Ports		    [3, 3]
		    Position		    [1790, 137, 1880, 243]
		    ZOrder		    377
		    ForegroundColor	    "red"
		    LibraryVersion	    "1.15"
		    SourceBlock		    "CORDIC_lib/Rotate"
		    SourceType		    ""
		    stage		    "8"
		    angle_bits		    "15"
		    angle_frac_bits	    "15"
		    xy_bits		    "18"
		    xy_frac_bits	    "14"
		    }
		    Block {
		    BlockType		    Scope
		    Name		    "Scope"
		    SID			    "29:3756:57:16730"
		    Ports		    [9]
		    Position		    [375, 510, 1555, 545]
		    ZOrder		    379
		    BlockRotation	    270
		    BlockMirror		    on
		    NamePlacement	    "alternate"
		    ScopeSpecificationString "C++SS(StrPVP('Location','[9, 56, 1369, 735]'),StrPVP('Open','off'),MxPVP('AxesTitles',"
		    "24,'struct(''axes1'',''%<SignalLabel>'',''axes2'',''%<SignalLabel>'',''axes3'',''%<SignalLabel>'',''axes4'',''%<"
		    "SignalLabel>'',''axes5'',''%<SignalLabel>'',''axes6'',''%<SignalLabel>'',''axes7'',''%<SignalLabel>'',''axes8'',"
		    "''%<SignalLabel>'',''axes9'',''%<SignalLabel>'')'),MxPVP('ScopeGraphics',28,'struct(''FigureColor'',''[0.5 0.5 0"
		    ".5]'',''AxesColor'',''[0 0 0]'',''AxesTickColor'',''[1 1 1]'',''LineColors'',''[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 "
		    "0 1]'',''LineStyles'',''-|-|-|-|-|-'',''LineWidths'',''[0.5 0.5 0.5 0.5 0.5 0.5]'',''MarkerStyles'',''none|none|"
		    "none|none|none|none'')'),StrPVP('ShowLegends','off'),StrPVP('YMin','-5~-5~-5~-5~-5~-5~-5~-5~-5'),StrPVP('YMax','"
		    "5~5~5~5~5~5~5~5~5'),StrPVP('SaveName','ScopeData6'),StrPVP('DataFormat','StructureWithTime'),StrPVP('BlockParamS"
		    "ampleTime','0'),StrPVP('LimitDataPoints','on'),StrPVP('Decimation','1'),StrPVP('BlockParamSampleInput','off'))"
		    NumInputPorts	    "9"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Vector0"
		    SID			    "29:3756:57:16713"
		    Ports		    [3, 3]
		    Position		    [300, 287, 395, 393]
		    ZOrder		    362
		    AncestorBlock	    "CORDIC_lib/Vector"
		    LibraryVersion	    "*1.14"
		    RequestExecContextInheritance off
		    Variant		    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    43
		    $ClassName		    "Simulink.Mask"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    5
		    Object {
		    $ObjectID		    44
		    Type		    "edit"
		    Name		    "stage"
		    Prompt		    "stage"
		    Value		    "0"
		    Tunable		    "off"
		    }
		    Object {
		    $ObjectID		    45
		    Type		    "edit"
		    Name		    "angle_bits"
		    Prompt		    "Angle bits"
		    Value		    "15"
		    }
		    Object {
		    $ObjectID		    46
		    Type		    "edit"
		    Name		    "angle_frac_bits"
		    Prompt		    "Angle fractional bits"
		    Value		    "15"
		    }
		    Object {
		    $ObjectID		    47
		    Type		    "edit"
		    Name		    "xy_bits"
		    Prompt		    "XY bits"
		    Value		    "18"
		    }
		    Object {
		    $ObjectID		    48
		    Type		    "edit"
		    Name		    "xy_frac_bits"
		    Prompt		    "XY fractional bits"
		    Value		    "14"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "Vector0"
		    Location		    [1, 0, 1365, 728]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "125"
		    SIDHighWatermark	    "183"
		    SIDPrevWatermark	    "48"
		    Block {
		    BlockType		    Inport
		    Name		    "x"
		    SID			    "29:3756:57:16713:23"
		    Position		    [30, 238, 60, 252]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "y"
		    SID			    "29:3756:57:16713:24"
		    Position		    [30, 283, 60, 297]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "p"
		    SID			    "29:3756:57:16713:25"
		    Position		    [80, 1278, 110, 1292]
		    ZOrder		    -3
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Add"
		    SID			    "29:3756:57:16713:26"
		    Ports		    [2, 1]
		    Position		    [655, 450, 685, 545]
		    ZOrder		    -4
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Add"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "add"
		    nInputs		    "evalAionMaskParam(gcb,'value',1)"
		    nOutputs		    "1"
		    omode		    "Inherit via internal rule with word growth"
		    otype		    "sfix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "2"
		    inPortNames		    "[' '; ' ';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('+');"
		    style		    "Optimised"
		    visibilities	    "1032"
		    genFPC		    off
		    floatRounding	    "correct"
		    advOptions		    "[]"
		    version		    "20130821"
		    Port {
		    PortNumber		    1
		    Name		    "r"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Add1"
		    SID			    "29:3756:57:16713:27"
		    Ports		    [2, 1]
		    Position		    [660, 965, 690, 1060]
		    ZOrder		    -5
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Add"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "add"
		    nInputs		    "evalAionMaskParam(gcb,'value',1)"
		    nOutputs		    "1"
		    omode		    "Inherit via internal rule"
		    otype		    "sfix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "2"
		    inPortNames		    "[' '; ' ';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('+');"
		    style		    "Optimised"
		    visibilities	    "1032"
		    genFPC		    off
		    floatRounding	    "correct"
		    advOptions		    "[]"
		    version		    "20130821"
		    Port {
		    PortNumber		    1
		    Name		    "r"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Add2"
		    SID			    "29:3756:57:16713:28"
		    Ports		    [2, 1]
		    Position		    [650, 1260, 680, 1355]
		    ZOrder		    -6
		    NamePlacement	    "alternate"
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Add"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "add"
		    nInputs		    "evalAionMaskParam(gcb,'value',1)"
		    nOutputs		    "1"
		    omode		    "Inherit via internal rule"
		    otype		    "sfix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "2"
		    inPortNames		    "[' '; ' ';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('+');"
		    style		    "Optimised"
		    visibilities	    "1032"
		    genFPC		    off
		    floatRounding	    "correct"
		    advOptions		    "[]"
		    version		    "20130821"
		    Port {
		    PortNumber		    1
		    Name		    "r"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "BitExtract1"
		    SID			    "29:3756:57:16713:29"
		    Ports		    [1, 1]
		    Position		    [602, 320, 628, 360]
		    ZOrder		    -7
		    BlockRotation	    270
		    BlockMirror		    on
		    ShowName		    off
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/BitExtract"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "bitextract"
		    nInputs		    "1"
		    nOutputs		    "1"
		    omode		    "Specify via dialog"
		    otype		    "sfix(16)"
		    scale		    "2^-14"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "stage"
		    inPortNames		    "[' '; ' ';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('..%d', value);"
		    style		    "Optimised"
		    visibilities	    "8 + 1024"
		    version		    "20090407"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "BitExtract2"
		    SID			    "29:3756:57:16713:30"
		    Ports		    [1, 1]
		    Position		    [522, 320, 548, 360]
		    ZOrder		    -8
		    BlockRotation	    270
		    BlockMirror		    on
		    ShowName		    off
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/BitExtract"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "bitextract"
		    nInputs		    "1"
		    nOutputs		    "1"
		    omode		    "Specify via dialog"
		    otype		    "sfix(16)"
		    scale		    "2^-14"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "stage"
		    inPortNames		    "[' '; ' ';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('..%d', value);"
		    style		    "Optimised"
		    visibilities	    "8 + 1024"
		    version		    "20090407"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Const"
		    SID			    "29:3756:57:16713:31"
		    Ports		    [0, 1]
		    Position		    [385, 1318, 490, 1342]
		    ZOrder		    -9
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Const"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "const"
		    nInputs		    "0"
		    nOutputs		    "1"
		    omode		    "Specify via dialog"
		    otype		    "sfix(16)"
		    scale		    "2^-14"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "atan(2^-stage)"
		    inPortNames		    "['+'; '+';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('%g', value);"
		    style		    "Optimised"
		    visibilities	    "8 + 1024"
		    floatPrecision	    "float32_m23"
		    version		    "20120820"
		    }
		    Block {
		    BlockType		    Scope
		    Name		    "Scope"
		    SID			    "29:3756:57:16713:49"
		    Ports		    [6]
		    Position		    [1040, 16, 1105, 229]
		    ZOrder		    1
		    ScopeSpecificationString "C++SS(StrPVP('Location','[625, 126, 1200, 685]'),StrPVP('Open','off'),StrPVP('ZoomMode"
		    "','xonly'),MxPVP('AxesTitles',24,'struct(''axes1'',''%<SignalLabel>'',''axes2'',''%<SignalLabel>'',''axes3'',''%"
		    "<SignalLabel>'',''axes4'',''%<SignalLabel>'',''axes5'',''%<SignalLabel>'',''axes6'',''%<SignalLabel>'')'),MxPVP("
		    "'ScopeGraphics',28,'struct(''FigureColor'',''[0.5 0.5 0.5]'',''AxesColor'',''[0 0 0]'',''AxesTickColor'',''[1 1 "
		    "1]'',''LineColors'',''[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]'',''LineStyles'',''-|-|-|-|-|-'',''LineWidths'',''[0"
		    ".5 0.5 0.5 0.5 0.5 0.5]'',''MarkerStyles'',''none|none|none|none|none|none'')'),StrPVP('ShowLegends','off'),StrP"
		    "VP('YMin','-5~-5~-5~-5~-5~-5'),StrPVP('YMax','5~5~5~5~5~5'),StrPVP('SaveName','ScopeData7'),StrPVP('DataFormat',"
		    "'StructureWithTime'),StrPVP('BlockParamSampleTime','0'),StrPVP('LimitDataPoints','on'),StrPVP('Decimation','1'),"
		    "StrPVP('BlockParamSampleInput','off'))"
		    NumInputPorts	    "6"
		    }
		    Block {
		    BlockType		    Scope
		    Name		    "Scope1"
		    SID			    "29:3756:57:16713:50"
		    Ports		    [4]
		    Position		    [665, 121, 730, 334]
		    ZOrder		    2
		    ScopeSpecificationString "C++SS(StrPVP('Location','[1, 48, 1361, 727]'),StrPVP('Open','off'),StrPVP('ZoomMode','"
		    "yonly'),MxPVP('AxesTitles',24,'struct(''axes1'',''%<SignalLabel>'',''axes2'',''%<SignalLabel>'',''axes3'',''%<Si"
		    "gnalLabel>'',''axes4'',''%<SignalLabel>'')'),MxPVP('ScopeGraphics',28,'struct(''FigureColor'',''[0.5 0.5 0.5]'',"
		    "''AxesColor'',''[0 0 0]'',''AxesTickColor'',''[1 1 1]'',''LineColors'',''[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]''"
		    ",''LineStyles'',''-|-|-|-|-|-'',''LineWidths'',''[0.5 0.5 0.5 0.5 0.5 0.5]'',''MarkerStyles'',''none|none|none|n"
		    "one|none|none'')'),StrPVP('ShowLegends','off'),StrPVP('YMin','-5~-5~-5~-5'),StrPVP('YMax','5~5~5~5'),StrPVP('Sav"
		    "eName','ScopeData8'),StrPVP('DataFormat','StructureWithTime'),StrPVP('BlockParamSampleTime','0'),StrPVP('LimitDa"
		    "taPoints','on'),StrPVP('Decimation','1'),StrPVP('BlockParamSampleInput','off'))"
		    NumInputPorts	    "4"
		    }
		    Block {
		    BlockType		    Scope
		    Name		    "Scope2"
		    SID			    "29:3756:57:16713:51"
		    Ports		    [3]
		    Position		    [745, 701, 780, 759]
		    ZOrder		    3
		    ScopeSpecificationString "C++SS(StrPVP('Location','[188, 390, 512, 629]'),StrPVP('Open','off'),MxPVP('AxesTitles"
		    "',24,'struct(''axes1'',''%<SignalLabel>'',''axes2'',''%<SignalLabel>'',''axes3'',''%<SignalLabel>'')'),MxPVP('Sc"
		    "opeGraphics',28,'struct(''FigureColor'',''[0.5 0.5 0.5]'',''AxesColor'',''[0 0 0]'',''AxesTickColor'',''[1 1 1]'"
		    "',''LineColors'',''[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]'',''LineStyles'',''-|-|-|-|-|-'',''LineWidths'',''[0.5 "
		    "0.5 0.5 0.5 0.5 0.5]'',''MarkerStyles'',''none|none|none|none|none|none'')'),StrPVP('ShowLegends','off'),StrPVP("
		    "'YMin','-5~-5~-5'),StrPVP('YMax','5~5~5'),StrPVP('SaveName','ScopeData9'),StrPVP('DataFormat','StructureWithTime"
		    "'),StrPVP('BlockParamSampleTime','0'),StrPVP('LimitDataPoints','on'),StrPVP('Decimation','1'),StrPVP('BlockParam"
		    "SampleInput','off'))"
		    NumInputPorts	    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Sub"
		    SID			    "29:3756:57:16713:32"
		    Ports		    [2, 1]
		    Position		    [655, 566, 685, 659]
		    ZOrder		    -10
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Sub"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "sub"
		    nInputs		    "2"
		    nOutputs		    "1"
		    omode		    "Inherit via internal rule"
		    otype		    "sfix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "0"
		    inPortNames		    "['+'; '-';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('-');"
		    style		    "Optimised"
		    visibilities	    "8"
		    floatRounding	    "correct"
		    advOptions		    "[]"
		    version		    "20130115"
		    Port {
		    PortNumber		    1
		    Name		    "r"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Sub1"
		    SID			    "29:3756:57:16713:33"
		    Ports		    [2, 1]
		    Position		    [655, 851, 685, 944]
		    ZOrder		    -11
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Sub"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "sub"
		    nInputs		    "2"
		    nOutputs		    "1"
		    omode		    "Inherit via internal rule"
		    otype		    "sfix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "0"
		    inPortNames		    "['+'; '-';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('-');"
		    style		    "Optimised"
		    visibilities	    "8"
		    floatRounding	    "correct"
		    advOptions		    "[]"
		    version		    "20130115"
		    Port {
		    PortNumber		    1
		    Name		    "r"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Sub2"
		    SID			    "29:3756:57:16713:34"
		    Ports		    [2, 1]
		    Position		    [650, 1376, 680, 1469]
		    ZOrder		    -12
		    NamePlacement	    "alternate"
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Sub"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "sub"
		    nInputs		    "2"
		    nOutputs		    "1"
		    omode		    "Inherit via internal rule"
		    otype		    "sfix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "0"
		    inPortNames		    "['+'; '-';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('-');"
		    style		    "Optimised"
		    visibilities	    "8"
		    floatRounding	    "correct"
		    advOptions		    "[]"
		    version		    "20130115"
		    Port {
		    PortNumber		    1
		    Name		    "r"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "a_msb1"
		    SID			    "29:3756:57:16713:35"
		    Ports		    [1, 1]
		    Position		    [384, 315, 406, 350]
		    ZOrder		    -13
		    BlockRotation	    270
		    BlockMirror		    on
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/BitExtract"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "bitextract"
		    nInputs		    "1"
		    nOutputs		    "1"
		    omode		    "Specify via dialog"
		    otype		    "ufix(1)"
		    scale		    "2^-0"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "15"
		    inPortNames		    "[' '; ' ';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('..%d', value);"
		    style		    "Optimised"
		    visibilities	    "8 + 1024"
		    version		    "20090407"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "pMux"
		    SID			    "29:3756:57:16713:36"
		    Ports		    [3, 1]
		    Position		    [795, 1134, 845, 1486]
		    ZOrder		    -14
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Mux"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "mux"
		    nInputs		    "evalAionMaskParam(gcb,'value',1)+1"
		    nOutputs		    "1"
		    omode		    "Inherit via internal rule"
		    otype		    "sfix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "2"
		    inPortNames		    "['s'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8']"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('%s', primtype);"
		    style		    "Optimised"
		    visibilities	    "1032"
		    version		    "20131025"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "xMux"
		    SID			    "29:3756:57:16713:37"
		    Ports		    [3, 1]
		    Position		    [795, 324, 845, 676]
		    ZOrder		    -15
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Mux"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "mux"
		    nInputs		    "evalAionMaskParam(gcb,'value',1)+1"
		    nOutputs		    "1"
		    omode		    "Inherit via internal rule"
		    otype		    "sfix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "2"
		    inPortNames		    "['s'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8']"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('%s', primtype);"
		    style		    "Optimised"
		    visibilities	    "1032"
		    version		    "20131025"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "yMux"
		    SID			    "29:3756:57:16713:38"
		    Ports		    [3, 1]
		    Position		    [795, 724, 845, 1076]
		    ZOrder		    -16
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Mux"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "mux"
		    nInputs		    "evalAionMaskParam(gcb,'value',1)+1"
		    nOutputs		    "1"
		    omode		    "Inherit via internal rule"
		    otype		    "sfix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "2"
		    inPortNames		    "['s'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8']"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('%s', primtype);"
		    style		    "Optimised"
		    visibilities	    "1032"
		    version		    "20131025"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "qx"
		    SID			    "29:3756:57:16713:39"
		    Position		    [1075, 493, 1105, 507]
		    ZOrder		    -17
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "qy"
		    SID			    "29:3756:57:16713:40"
		    Position		    [1075, 893, 1105, 907]
		    ZOrder		    -18
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "qp"
		    SID			    "29:3756:57:16713:41"
		    Position		    [1070, 1303, 1100, 1317]
		    ZOrder		    -19
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    ZOrder		    1
		    SrcBlock		    "BitExtract2"
		    SrcPort		    1
		    Points		    [0, 7]
		    Branch {
		    ZOrder		    2
		    Points		    [29, 0; 0, -172]
		    DstBlock		    "Scope1"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    3
		    Points		    [0, 548]
		    Branch {
		    ZOrder		    4
		    Points		    [0, 115]
		    DstBlock		    "Add1"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    5
		    DstBlock		    "Sub1"
		    DstPort		    2
		    }
		    }
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "a_msb1"
		    SrcPort		    1
		    Points		    [0, 30]
		    Branch {
		    ZOrder		    7
		    Points		    [285, 0]
		    Branch {
		    ZOrder		    8
		    Points		    [0, -280]
		    DstBlock		    "Scope"
		    DstPort		    3
		    }
		    Branch {
		    ZOrder		    9
		    DstBlock		    "xMux"
		    DstPort		    1
		    }
		    }
		    Branch {
		    ZOrder		    10
		    Points		    [0, 400]
		    Branch {
		    ZOrder		    11
		    DstBlock		    "yMux"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    12
		    Points		    [0, 410]
		    DstBlock		    "pMux"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "Const"
		    SrcPort		    1
		    Points		    [75, 0]
		    Branch {
		    ZOrder		    14
		    Points		    [0, 115]
		    DstBlock		    "Sub2"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    15
		    DstBlock		    "Add2"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    16
		    SrcBlock		    "p"
		    SrcPort		    1
		    Points		    [495, 0]
		    Branch {
		    ZOrder		    17
		    Points		    [0, 115]
		    DstBlock		    "Sub2"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    18
		    DstBlock		    "Add2"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    19
		    SrcBlock		    "pMux"
		    SrcPort		    1
		    DstBlock		    "qp"
		    DstPort		    1
		    }
		    Line {
		    Name		    "r"
		    ZOrder		    20
		    Labels		    [0, 0]
		    SrcBlock		    "Sub2"
		    SrcPort		    1
		    DstBlock		    "pMux"
		    DstPort		    3
		    }
		    Line {
		    Name		    "r"
		    ZOrder		    21
		    Labels		    [0, 0]
		    SrcBlock		    "Add2"
		    SrcPort		    1
		    DstBlock		    "pMux"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    22
		    SrcBlock		    "yMux"
		    SrcPort		    1
		    DstBlock		    "qy"
		    DstPort		    1
		    }
		    Line {
		    Name		    "r"
		    ZOrder		    23
		    Labels		    [0, 0]
		    SrcBlock		    "Add1"
		    SrcPort		    1
		    DstBlock		    "yMux"
		    DstPort		    3
		    }
		    Line {
		    Name		    "r"
		    ZOrder		    24
		    Labels		    [0, 0]
		    SrcBlock		    "Sub1"
		    SrcPort		    1
		    DstBlock		    "yMux"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    25
		    SrcBlock		    "xMux"
		    SrcPort		    1
		    Points		    [101, 0]
		    Branch {
		    ZOrder		    26
		    Points		    [0, -290]
		    DstBlock		    "Scope"
		    DstPort		    6
		    }
		    Branch {
		    ZOrder		    27
		    DstBlock		    "qx"
		    DstPort		    1
		    }
		    }
		    Line {
		    Name		    "r"
		    ZOrder		    28
		    Labels		    [0, 0]
		    SrcBlock		    "Sub"
		    SrcPort		    1
		    Points		    [56, 0]
		    Branch {
		    ZOrder		    29
		    Points		    [0, -440]
		    DstBlock		    "Scope"
		    DstPort		    5
		    }
		    Branch {
		    ZOrder		    30
		    DstBlock		    "xMux"
		    DstPort		    3
		    }
		    }
		    Line {
		    Name		    "r"
		    ZOrder		    31
		    Labels		    [0, 0]
		    SrcBlock		    "Add"
		    SrcPort		    1
		    Points		    [22, 0]
		    Branch {
		    ZOrder		    32
		    Points		    [0, 250]
		    DstBlock		    "Scope2"
		    DstPort		    3
		    }
		    Branch {
		    ZOrder		    33
		    Points		    [19, 0]
		    Branch {
		    ZOrder		    34
		    Points		    [0, -360]
		    DstBlock		    "Scope"
		    DstPort		    4
		    }
		    Branch {
		    ZOrder		    35
		    DstBlock		    "xMux"
		    DstPort		    2
		    }
		    }
		    }
		    Line {
		    ZOrder		    36
		    SrcBlock		    "x"
		    SrcPort		    1
		    Points		    [151, 0]
		    Branch {
		    ZOrder		    37
		    Points		    [0, -210]
		    DstBlock		    "Scope"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    38
		    Points		    [289, 0]
		    Branch {
		    ZOrder		    39
		    Points		    [21, 0]
		    Branch {
		    ZOrder		    40
		    Points		    [0, -100]
		    DstBlock		    "Scope1"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    41
		    Points		    [9, 0]
		    DstBlock		    "BitExtract2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    ZOrder		    42
		    Points		    [0, 230]
		    Branch {
		    ZOrder		    43
		    Points		    [0, 115]
		    DstBlock		    "Sub"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    44
		    Points		    [45, 0]
		    Branch {
		    ZOrder		    45
		    Points		    [0, 235]
		    DstBlock		    "Scope2"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    46
		    DstBlock		    "Add"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    }
		    Line {
		    ZOrder		    47
		    SrcBlock		    "y"
		    SrcPort		    1
		    Points		    [243, 0]
		    Branch {
		    ZOrder		    48
		    Points		    [0, -220]
		    DstBlock		    "Scope"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    49
		    Points		    [87, 0]
		    Branch {
		    ZOrder		    50
		    Points		    [185, 0]
		    Branch {
		    ZOrder		    51
		    Points		    [0, 585]
		    Branch {
		    ZOrder		    52
		    Points		    [0, 115]
		    DstBlock		    "Add1"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    53
		    DstBlock		    "Sub1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    ZOrder		    54
		    Points		    [33, 0]
		    Branch {
		    ZOrder		    55
		    Points		    [0, -35]
		    DstBlock		    "Scope1"
		    DstPort		    3
		    }
		    Branch {
		    ZOrder		    56
		    Points		    [2, 0]
		    DstBlock		    "BitExtract1"
		    DstPort		    1
		    }
		    }
		    }
		    Branch {
		    ZOrder		    57
		    DstBlock		    "a_msb1"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    ZOrder		    58
		    SrcBlock		    "BitExtract1"
		    SrcPort		    1
		    Points		    [0, 55]
		    Branch {
		    ZOrder		    59
		    Points		    [32, 0; 0, -110]
		    DstBlock		    "Scope1"
		    DstPort		    4
		    }
		    Branch {
		    ZOrder		    60
		    Points		    [0, 100]
		    Branch {
		    ZOrder		    61
		    Points		    [0, 115]
		    Branch {
		    ZOrder		    62
		    Points		    [0, 95]
		    DstBlock		    "Scope2"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    63
		    DstBlock		    "Sub"
		    DstPort		    2
		    }
		    }
		    Branch {
		    ZOrder		    64
		    DstBlock		    "Add"
		    DstPort		    2
		    }
		    }
		    }
		    Annotation {
		    SID			    "29:3756:57:16713:48"
		    Name		    "yIsNeg"
		    Position		    [415, 400, 448, 414]
		    InternalMargins	    [0, 0, 0, 0]
		    FixedHeight		    off
		    FixedWidth		    off
		    ZOrder		    -1
		    }
		    Annotation {
		    SID			    "29:3756:57:16713:47"
		    Name		    "vector mode"
		    Position		    [470, 241, 526, 255]
		    InternalMargins	    [0, 0, 0, 0]
		    FixedHeight		    off
		    FixedWidth		    off
		    ZOrder		    -2
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Vector1"
		    SID			    "29:3756:57:16715"
		    Ports		    [3, 3]
		    Position		    [485, 287, 580, 393]
		    ZOrder		    364
		    ForegroundColor	    "red"
		    LibraryVersion	    "1.15"
		    SourceBlock		    "CORDIC_lib/Vector"
		    SourceType		    ""
		    stage		    "1"
		    angle_bits		    "15"
		    angle_frac_bits	    "15"
		    xy_bits		    "18"
		    xy_frac_bits	    "14"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Vector2"
		    SID			    "29:3756:57:16717"
		    Ports		    [3, 3]
		    Position		    [670, 287, 765, 393]
		    ZOrder		    366
		    ForegroundColor	    "red"
		    LibraryVersion	    "1.15"
		    SourceBlock		    "CORDIC_lib/Vector"
		    SourceType		    ""
		    stage		    "2"
		    angle_bits		    "15"
		    angle_frac_bits	    "15"
		    xy_bits		    "18"
		    xy_frac_bits	    "14"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Vector3"
		    SID			    "29:3756:57:16719"
		    Ports		    [3, 3]
		    Position		    [860, 287, 950, 393]
		    ZOrder		    368
		    ForegroundColor	    "red"
		    LibraryVersion	    "1.15"
		    SourceBlock		    "CORDIC_lib/Vector"
		    SourceType		    ""
		    stage		    "3"
		    angle_bits		    "15"
		    angle_frac_bits	    "15"
		    xy_bits		    "18"
		    xy_frac_bits	    "14"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Vector4"
		    SID			    "29:3756:57:16721"
		    Ports		    [3, 3]
		    Position		    [1045, 287, 1135, 393]
		    ZOrder		    370
		    ForegroundColor	    "red"
		    LibraryVersion	    "1.15"
		    SourceBlock		    "CORDIC_lib/Vector"
		    SourceType		    ""
		    stage		    "4"
		    angle_bits		    "15"
		    angle_frac_bits	    "15"
		    xy_bits		    "18"
		    xy_frac_bits	    "14"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Vector5"
		    SID			    "29:3756:57:16723"
		    Ports		    [3, 3]
		    Position		    [1230, 287, 1325, 393]
		    ZOrder		    372
		    ForegroundColor	    "red"
		    LibraryVersion	    "1.15"
		    SourceBlock		    "CORDIC_lib/Vector"
		    SourceType		    ""
		    stage		    "5"
		    angle_bits		    "15"
		    angle_frac_bits	    "15"
		    xy_bits		    "18"
		    xy_frac_bits	    "14"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Vector6"
		    SID			    "29:3756:57:16725"
		    Ports		    [3, 3]
		    Position		    [1415, 287, 1510, 393]
		    ZOrder		    374
		    ForegroundColor	    "red"
		    LibraryVersion	    "1.15"
		    SourceBlock		    "CORDIC_lib/Vector"
		    SourceType		    ""
		    stage		    "6"
		    angle_bits		    "15"
		    angle_frac_bits	    "15"
		    xy_bits		    "18"
		    xy_frac_bits	    "14"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Vector7"
		    SID			    "29:3756:57:16727"
		    Ports		    [3, 3]
		    Position		    [1600, 287, 1695, 393]
		    ZOrder		    376
		    ForegroundColor	    "red"
		    LibraryVersion	    "1.15"
		    SourceBlock		    "CORDIC_lib/Vector"
		    SourceType		    ""
		    stage		    "7"
		    angle_bits		    "15"
		    angle_frac_bits	    "15"
		    xy_bits		    "18"
		    xy_frac_bits	    "14"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Vector8"
		    SID			    "29:3756:57:16729"
		    Ports		    [3, 3]
		    Position		    [1790, 287, 1880, 393]
		    ZOrder		    378
		    ForegroundColor	    "red"
		    LibraryVersion	    "1.15"
		    SourceBlock		    "CORDIC_lib/Vector"
		    SourceType		    ""
		    stage		    "8"
		    angle_bits		    "15"
		    angle_frac_bits	    "15"
		    xy_bits		    "18"
		    xy_frac_bits	    "14"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "qv"
		    SID			    "29:3756:57:15856"
		    Position		    [2070, 38, 2100, 52]
		    ZOrder		    -44
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "qc"
		    SID			    "29:3756:57:15857"
		    Position		    [2070, 73, 2100, 87]
		    ZOrder		    -45
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "xout"
		    SID			    "29:3756:57:15858"
		    Position		    [2070, 148, 2100, 162]
		    ZOrder		    -46
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "yout"
		    SID			    "29:3756:57:15859"
		    Position		    [2070, 298, 2100, 312]
		    ZOrder		    -47
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "pout"
		    SID			    "29:3756:57:15860"
		    Position		    [2070, 473, 2100, 487]
		    ZOrder		    -48
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    ZOrder		    1
		    SrcBlock		    "av"
		    SrcPort		    1
		    DstBlock		    "qv"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "ac"
		    SrcPort		    1
		    DstBlock		    "qc"
		    DstPort		    1
		    }
		    Line {
		    Name		    "a"
		    ZOrder		    3
		    SrcBlock		    "xin"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    4
		    Labels		    [1, 0]
		    DstBlock		    "Rotate0"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    5
		    Labels		    [1, 0]
		    Points		    [222, 99]
		    Branch {
		    ZOrder		    6
		    Points		    [0, 159; 173, 0]
		    DstBlock		    "Scope"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    7
		    DstBlock		    "Vector0"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    Name		    "b"
		    ZOrder		    8
		    SrcBlock		    "yin"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    9
		    Labels		    [1, 0]
		    DstBlock		    "Rotate0"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    10
		    Labels		    [1, 0]
		    DstBlock		    "Vector0"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "pin"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    12
		    DstBlock		    "Rotate0"
		    DstPort		    3
		    }
		    Branch {
		    ZOrder		    13
		    DstBlock		    "Vector0"
		    DstPort		    3
		    }
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "Rotate0"
		    SrcPort		    1
		    DstBlock		    "Rotate1"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "Vector0"
		    SrcPort		    1
		    Points		    [54, 0]
		    Branch {
		    ZOrder		    16
		    Points		    [0, 127; 121, 0]
		    DstBlock		    "Scope"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    17
		    DstBlock		    "Vector1"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    18
		    SrcBlock		    "Rotate0"
		    SrcPort		    2
		    DstBlock		    "Rotate1"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    19
		    SrcBlock		    "Vector0"
		    SrcPort		    2
		    DstBlock		    "Vector1"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    20
		    SrcBlock		    "Rotate0"
		    SrcPort		    3
		    DstBlock		    "Rotate1"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    21
		    SrcBlock		    "Vector0"
		    SrcPort		    3
		    DstBlock		    "Vector1"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    22
		    SrcBlock		    "Rotate1"
		    SrcPort		    1
		    DstBlock		    "Rotate2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    23
		    SrcBlock		    "Vector1"
		    SrcPort		    1
		    Points		    [55, 0]
		    Branch {
		    ZOrder		    24
		    Points		    [0, 153; 65, 0]
		    DstBlock		    "Scope"
		    DstPort		    3
		    }
		    Branch {
		    ZOrder		    25
		    DstBlock		    "Vector2"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    26
		    SrcBlock		    "Rotate1"
		    SrcPort		    2
		    DstBlock		    "Rotate2"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    27
		    SrcBlock		    "Vector1"
		    SrcPort		    2
		    DstBlock		    "Vector2"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    28
		    SrcBlock		    "Rotate1"
		    SrcPort		    3
		    DstBlock		    "Rotate2"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    29
		    SrcBlock		    "Vector1"
		    SrcPort		    3
		    DstBlock		    "Vector2"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    30
		    SrcBlock		    "Rotate2"
		    SrcPort		    1
		    DstBlock		    "Rotate3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    31
		    SrcBlock		    "Vector2"
		    SrcPort		    1
		    Points		    [65, 0]
		    Branch {
		    ZOrder		    32
		    DstBlock		    "Scope"
		    DstPort		    4
		    }
		    Branch {
		    ZOrder		    33
		    DstBlock		    "Vector3"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    34
		    SrcBlock		    "Rotate2"
		    SrcPort		    2
		    DstBlock		    "Rotate3"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    35
		    SrcBlock		    "Vector2"
		    SrcPort		    2
		    DstBlock		    "Vector3"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    36
		    SrcBlock		    "Rotate2"
		    SrcPort		    3
		    DstBlock		    "Rotate3"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    37
		    SrcBlock		    "Vector2"
		    SrcPort		    3
		    DstBlock		    "Vector3"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    38
		    SrcBlock		    "Rotate3"
		    SrcPort		    1
		    DstBlock		    "Rotate4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    39
		    SrcBlock		    "Vector3"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    ZOrder		    40
		    DstBlock		    "Vector4"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    41
		    DstBlock		    "Scope"
		    DstPort		    5
		    }
		    }
		    Line {
		    ZOrder		    42
		    SrcBlock		    "Rotate3"
		    SrcPort		    2
		    DstBlock		    "Rotate4"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    43
		    SrcBlock		    "Vector3"
		    SrcPort		    2
		    DstBlock		    "Vector4"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    44
		    SrcBlock		    "Rotate3"
		    SrcPort		    3
		    DstBlock		    "Rotate4"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    45
		    SrcBlock		    "Vector3"
		    SrcPort		    3
		    DstBlock		    "Vector4"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    46
		    SrcBlock		    "Rotate4"
		    SrcPort		    1
		    DstBlock		    "Rotate5"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    47
		    SrcBlock		    "Vector4"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    ZOrder		    48
		    Points		    [0, 153; -75, 0]
		    DstBlock		    "Scope"
		    DstPort		    6
		    }
		    Branch {
		    ZOrder		    49
		    DstBlock		    "Vector5"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    50
		    SrcBlock		    "Rotate4"
		    SrcPort		    2
		    DstBlock		    "Rotate5"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    51
		    SrcBlock		    "Vector4"
		    SrcPort		    2
		    DstBlock		    "Vector5"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    52
		    SrcBlock		    "Rotate4"
		    SrcPort		    3
		    DstBlock		    "Rotate5"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    53
		    SrcBlock		    "Vector4"
		    SrcPort		    3
		    DstBlock		    "Vector5"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    54
		    SrcBlock		    "Rotate5"
		    SrcPort		    1
		    DstBlock		    "Rotate6"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    55
		    SrcBlock		    "Vector5"
		    SrcPort		    1
		    Points		    [35, 0]
		    Branch {
		    ZOrder		    56
		    Points		    [0, 153; -140, 0]
		    DstBlock		    "Scope"
		    DstPort		    7
		    }
		    Branch {
		    ZOrder		    57
		    DstBlock		    "Vector6"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    58
		    SrcBlock		    "Rotate5"
		    SrcPort		    2
		    DstBlock		    "Rotate6"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    59
		    SrcBlock		    "Vector5"
		    SrcPort		    2
		    DstBlock		    "Vector6"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    60
		    SrcBlock		    "Rotate5"
		    SrcPort		    3
		    DstBlock		    "Rotate6"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    61
		    SrcBlock		    "Vector5"
		    SrcPort		    3
		    DstBlock		    "Vector6"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    62
		    SrcBlock		    "Rotate6"
		    SrcPort		    1
		    DstBlock		    "Rotate7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    63
		    SrcBlock		    "Vector6"
		    SrcPort		    1
		    Points		    [40, 0]
		    Branch {
		    ZOrder		    64
		    Points		    [0, 179; -200, 0]
		    DstBlock		    "Scope"
		    DstPort		    8
		    }
		    Branch {
		    ZOrder		    65
		    DstBlock		    "Vector7"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    66
		    SrcBlock		    "Rotate6"
		    SrcPort		    2
		    DstBlock		    "Rotate7"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    67
		    SrcBlock		    "Vector6"
		    SrcPort		    2
		    DstBlock		    "Vector7"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    68
		    SrcBlock		    "Rotate6"
		    SrcPort		    3
		    DstBlock		    "Rotate7"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    69
		    SrcBlock		    "Vector6"
		    SrcPort		    3
		    DstBlock		    "Vector7"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    70
		    SrcBlock		    "Rotate7"
		    SrcPort		    1
		    DstBlock		    "Rotate8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    71
		    SrcBlock		    "Vector7"
		    SrcPort		    1
		    Points		    [42, 0]
		    Branch {
		    ZOrder		    72
		    Points		    [0, 190]
		    DstBlock		    "Scope"
		    DstPort		    9
		    }
		    Branch {
		    ZOrder		    73
		    DstBlock		    "Vector8"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    74
		    SrcBlock		    "Rotate7"
		    SrcPort		    2
		    DstBlock		    "Rotate8"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    75
		    SrcBlock		    "Vector7"
		    SrcPort		    2
		    DstBlock		    "Vector8"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    76
		    SrcBlock		    "Rotate7"
		    SrcPort		    3
		    DstBlock		    "Rotate8"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    77
		    SrcBlock		    "Vector7"
		    SrcPort		    3
		    DstBlock		    "Vector8"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    78
		    SrcBlock		    "v"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    ZOrder		    79
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    80
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    81
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    82
		    SrcBlock		    "Rotate8"
		    SrcPort		    1
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    83
		    SrcBlock		    "Vector8"
		    SrcPort		    1
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    84
		    SrcBlock		    "Rotate8"
		    SrcPort		    2
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    85
		    SrcBlock		    "Vector8"
		    SrcPort		    2
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    86
		    SrcBlock		    "Rotate8"
		    SrcPort		    3
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    87
		    SrcBlock		    "Vector8"
		    SrcPort		    3
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    88
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    DstBlock		    "xout"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    89
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "yout"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    90
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "pout"
		    DstPort		    1
		    }
		    Annotation {
		    SID			    "29:3756:57:16351"
		    Position		    [49, 452, 51, 466]
		    InternalMargins	    [0, 0, 0, 0]
		    FixedHeight		    off
		    FixedWidth		    off
		    ZOrder		    -1
		    }
		    }
		    }
		    Block {
		    BlockType		    Scope
		    Name		    "Scope"
		    SID			    "29:3756:92"
		    Ports		    [3]
		    Position		    [1080, 159, 1110, 191]
		    ZOrder		    1
		    ScopeSpecificationString "C++SS(StrPVP('Location','[179, 262, 503, 501]'),StrPVP('Open','off'),MxPVP('AxesTitles"
		    "',24,'struct(''axes1'',''%<SignalLabel>'',''axes2'',''%<SignalLabel>'',''axes3'',''%<SignalLabel>'')'),MxPVP('Sc"
		    "opeGraphics',28,'struct(''FigureColor'',''[0.5 0.5 0.5]'',''AxesColor'',''[0 0 0]'',''AxesTickColor'',''[1 1 1]'"
		    "',''LineColors'',''[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]'',''LineStyles'',''-|-|-|-|-|-'',''LineWidths'',''[0.5 "
		    "0.5 0.5 0.5 0.5 0.5]'',''MarkerStyles'',''none|none|none|none|none|none'')'),StrPVP('ShowLegends','off'),StrPVP("
		    "'TimeRange','4916700'),StrPVP('YMin','-5~-5~-5'),StrPVP('YMax','5~5~5'),StrPVP('SaveName','ScopeData5'),StrPVP('"
		    "DataFormat','StructureWithTime'),StrPVP('BlockParamSampleTime','0'),StrPVP('LimitDataPoints','on'),StrPVP('Decim"
		    "ation','1'),StrPVP('BlockParamSampleInput','off'))"
		    NumInputPorts	    "3"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "gt_div2pi_det"
		    SID			    "29:3756:58"
		    Ports		    [1, 2]
		    Position		    [130, 401, 210, 479]
		    ZOrder		    -11
		    RequestExecContextInheritance off
		    Variant		    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    49
		    $ClassName		    "Simulink.Mask"
		    Object {
		    $PropName		    "Parameters"
		    $ObjectID		    50
		    $ClassName		    "Simulink.MaskParameter"
		    Type		    "edit"
		    Name		    "angle_bits"
		    Prompt		    "Angle bits"
		    Value		    "angle_bits"
		    }
		    }
		    System {
		    Name		    "gt_div2pi_det"
		    Location		    [1, 0, 1359, 728]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "angle_in"
		    SID			    "29:3756:59"
		    Position		    [30, 293, 60, 307]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Add"
		    SID			    "29:3756:60"
		    Ports		    [2, 1]
		    Position		    [320, 334, 370, 381]
		    ZOrder		    -2
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Add"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "add"
		    nInputs		    "evalAionMaskParam(gcb,'value',1)"
		    nOutputs		    "1"
		    omode		    "Inherit via internal rule with word growth"
		    otype		    "sfix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "2"
		    inPortNames		    "[' '; ' ';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('+');"
		    style		    "Optimised"
		    visibilities	    "1032"
		    genFPC		    off
		    floatRounding	    "correct"
		    advOptions		    "[]"
		    version		    "20130821"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "CmpGE"
		    SID			    "29:3756:61"
		    Ports		    [2, 1]
		    Position		    [215, 113, 265, 162]
		    ZOrder		    -3
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/CmpGE"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "cmpgte"
		    nInputs		    "2"
		    nOutputs		    "1"
		    omode		    "boolean"
		    otype		    "sfix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "0"
		    inPortNames		    "['a'; 'b';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('a>=b');"
		    style		    "Optimised"
		    visibilities	    "0"
		    advOptions		    "[]"
		    version		    "20130117"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "CmpGE1"
		    SID			    "29:3756:62"
		    Ports		    [2, 1]
		    Position		    [215, 38, 265, 87]
		    ZOrder		    -4
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/CmpGE"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "cmpgte"
		    nInputs		    "2"
		    nOutputs		    "1"
		    omode		    "boolean"
		    otype		    "sfix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "0"
		    inPortNames		    "['a'; 'b';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('a>=b');"
		    style		    "Optimised"
		    visibilities	    "0"
		    advOptions		    "[]"
		    version		    "20130117"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Const1"
		    SID			    "29:3756:63"
		    Ports		    [0, 1]
		    Position		    [115, 140, 160, 160]
		    ZOrder		    -5
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Const"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "const"
		    nInputs		    "0"
		    nOutputs		    "1"
		    omode		    "Specify via dialog"
		    otype		    "sfix(angle_bits)"
		    scale		    "2^-(angle_bits-3)"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "pi/2"
		    inPortNames		    "['+'; '+';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('%s', num2str(value));"
		    style		    "Optimised"
		    visibilities	    "8 + 1024"
		    floatPrecision	    "float32_m23"
		    version		    "20120820"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Const2"
		    SID			    "29:3756:64"
		    Ports		    [0, 1]
		    Position		    [170, 310, 215, 330]
		    ZOrder		    -6
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Const"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "const"
		    nInputs		    "0"
		    nOutputs		    "1"
		    omode		    "Specify via dialog"
		    otype		    "sfix(angle_bits)"
		    scale		    "2^-(angle_bits-3)"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "pi/2"
		    inPortNames		    "['+'; '+';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('%s', num2str(value));"
		    style		    "Optimised"
		    visibilities	    "8 + 1024"
		    floatPrecision	    "float32_m23"
		    version		    "20120820"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Const3"
		    SID			    "29:3756:65"
		    Ports		    [0, 1]
		    Position		    [115, 40, 160, 60]
		    ZOrder		    -7
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Const"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "const"
		    nInputs		    "0"
		    nOutputs		    "1"
		    omode		    "Specify via dialog"
		    otype		    "sfix(angle_bits)"
		    scale		    "2^-(angle_bits-3)"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "-pi/2"
		    inPortNames		    "['+'; '+';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('%s', num2str(value));"
		    style		    "Optimised"
		    visibilities	    "8 + 1024"
		    floatPrecision	    "float32_m23"
		    version		    "20120820"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    SID			    "29:3756:66"
		    Ports		    [3, 1]
		    Position		    [470, 234, 515, 356]
		    ZOrder		    -8
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Mux"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "mux"
		    nInputs		    "evalAionMaskParam(gcb,'value',1)+1"
		    nOutputs		    "1"
		    omode		    "Inherit via internal rule"
		    otype		    "sfix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "2"
		    inPortNames		    "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('%s', primtype);"
		    style		    "Optimised"
		    visibilities	    "1032"
		    version		    "20131025"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    SID			    "29:3756:67"
		    Ports		    [3, 1]
		    Position		    [620, 234, 665, 356]
		    ZOrder		    -9
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Mux"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "mux"
		    nInputs		    "evalAionMaskParam(gcb,'value',1)+1"
		    nOutputs		    "1"
		    omode		    "Inherit via internal rule"
		    otype		    "sfix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "2"
		    inPortNames		    "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('%s', primtype);"
		    style		    "Optimised"
		    visibilities	    "1032"
		    version		    "20131025"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Not"
		    SID			    "29:3756:68"
		    Ports		    [1, 1]
		    Position		    [340, 115, 390, 165]
		    ZOrder		    -10
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Not"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "not"
		    nInputs		    "1"
		    nOutputs		    "1"
		    omode		    "Inherit via internal rule"
		    otype		    "sfix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "0"
		    inPortNames		    "[' '; ' ';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('~');"
		    style		    "Optimised"
		    visibilities	    "8"
		    version		    "20090407"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Not1"
		    SID			    "29:3756:69"
		    Ports		    [1, 1]
		    Position		    [470, 50, 520, 100]
		    ZOrder		    -11
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Not"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "not"
		    nInputs		    "1"
		    nOutputs		    "1"
		    omode		    "Inherit via internal rule"
		    otype		    "sfix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "0"
		    inPortNames		    "[' '; ' ';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('~');"
		    style		    "Optimised"
		    visibilities	    "8"
		    version		    "20090407"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Or"
		    SID			    "29:3756:70"
		    Ports		    [2, 1]
		    Position		    [340, 48, 390, 97]
		    ZOrder		    -12
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Or"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "or"
		    nInputs		    "2"
		    nOutputs		    "1"
		    omode		    "Inherit via internal rule"
		    otype		    "sfix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "0"
		    inPortNames		    "[' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('|');"
		    style		    "Optimised"
		    visibilities	    "8+2"
		    version		    "20090407"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Sub"
		    SID			    "29:3756:71"
		    Ports		    [2, 1]
		    Position		    [320, 249, 370, 296]
		    ZOrder		    -13
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Sub"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "sub"
		    nInputs		    "2"
		    nOutputs		    "1"
		    omode		    "Inherit via internal rule with word growth"
		    otype		    "sfix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "0"
		    inPortNames		    "['+'; '-';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('-');"
		    style		    "Optimised"
		    visibilities	    "8"
		    floatRounding	    "correct"
		    advOptions		    "[]"
		    version		    "20130115"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "angle_out"
		    SID			    "29:3756:72"
		    Position		    [740, 288, 770, 302]
		    ZOrder		    -14
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "flip_output"
		    SID			    "29:3756:73"
		    Position		    [740, 23, 770, 37]
		    ZOrder		    -15
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    ZOrder		    1
		    SrcBlock		    "Sub"
		    SrcPort		    1
		    Points		    [60, 0; 0, 20]
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "Const2"
		    SrcPort		    1
		    Points		    [65, 0]
		    Branch {
		    ZOrder		    3
		    Points		    [0, -35]
		    DstBlock		    "Sub"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    4
		    Points		    [0, 25]
		    DstBlock		    "Add"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "Add"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "angle_in"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    ZOrder		    7
		    Points		    [40, 0]
		    Branch {
		    ZOrder		    8
		    Points		    [0, -40]
		    DstBlock		    "Sub"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    9
		    Points		    [0, 70]
		    DstBlock		    "Add"
		    DstPort		    2
		    }
		    }
		    Branch {
		    ZOrder		    10
		    Points		    [0, -175]
		    Branch {
		    ZOrder		    11
		    DstBlock		    "CmpGE"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    12
		    Points		    [0, -50]
		    DstBlock		    "CmpGE1"
		    DstPort		    2
		    }
		    }
		    Branch {
		    ZOrder		    13
		    Points		    [0, 115; 465, 0; 0, -80]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "angle_out"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "Const1"
		    SrcPort		    1
		    DstBlock		    "CmpGE"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    16
		    SrcBlock		    "CmpGE"
		    SrcPort		    1
		    Points		    [40, 0]
		    Branch {
		    ZOrder		    17
		    DstBlock		    "Not"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    18
		    Points		    [0, -55]
		    DstBlock		    "Or"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    19
		    SrcBlock		    "Not"
		    SrcPort		    1
		    Points		    [45, 0; 0, 115]
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    20
		    SrcBlock		    "Const3"
		    SrcPort		    1
		    DstBlock		    "CmpGE1"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    21
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    22
		    SrcBlock		    "Not1"
		    SrcPort		    1
		    Points		    [40, 0; 0, 180]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    23
		    SrcBlock		    "Or"
		    SrcPort		    1
		    Points		    [55, 0]
		    Branch {
		    ZOrder		    24
		    DstBlock		    "Not1"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    25
		    Points		    [0, -45]
		    DstBlock		    "flip_output"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    26
		    SrcBlock		    "CmpGE1"
		    SrcPort		    1
		    Points		    [25, 0; 0, -5]
		    DstBlock		    "Or"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "rotate_pi"
		    SID			    "29:3756:74"
		    Ports		    [3, 2]
		    Position		    [820, 252, 900, 578]
		    ZOrder		    -12
		    RequestExecContextInheritance off
		    Variant		    off
		    System {
		    Name		    "rotate_pi"
		    Location		    [1, 0, 1359, 728]
		    Open		    off
		    ModelBrowserVisibility  on
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "105"
		    Block {
		    BlockType		    Inport
		    Name		    "x_in"
		    SID			    "29:3756:75"
		    Position		    [270, 83, 300, 97]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "y_in"
		    SID			    "29:3756:76"
		    Position		    [275, 238, 305, 252]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "add_pi"
		    SID			    "29:3756:77"
		    Position		    [160, 198, 190, 212]
		    ZOrder		    -3
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Const"
		    SID			    "29:3756:78"
		    Ports		    [0, 1]
		    Position		    [265, 130, 310, 150]
		    ZOrder		    -4
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Const"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "const"
		    nInputs		    "0"
		    nOutputs		    "1"
		    omode		    "Specify via dialog"
		    otype		    "sfix(2)"
		    scale		    "2^-0"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "-1"
		    inPortNames		    "['+'; '+';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('%s', num2str(value));"
		    style		    "Optimised"
		    visibilities	    "8 + 1024"
		    floatPrecision	    "float32_m23"
		    version		    "20120820"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Const1"
		    SID			    "29:3756:79"
		    Ports		    [0, 1]
		    Position		    [270, 285, 315, 305]
		    ZOrder		    -5
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Const"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "const"
		    nInputs		    "0"
		    nOutputs		    "1"
		    omode		    "Specify via dialog"
		    otype		    "sfix(2)"
		    scale		    "2^-0"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "-1"
		    inPortNames		    "['+'; '+';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('%s', num2str(value));"
		    style		    "Optimised"
		    visibilities	    "8 + 1024"
		    floatPrecision	    "float32_m23"
		    version		    "20120820"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mult"
		    SID			    "29:3756:80"
		    Ports		    [2, 1]
		    Position		    [395, 103, 445, 152]
		    ZOrder		    -6
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Mult"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "mult"
		    nInputs		    "2"
		    nOutputs		    "1"
		    omode		    "Inherit via internal rule"
		    otype		    "sfix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "0"
		    inPortNames		    "[' '; ' ';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('X');"
		    style		    "Optimised"
		    visibilities	    "8"
		    floatPrecision	    "float32_m23"
		    floatRounding	    "correct"
		    advOptions		    "[]"
		    version		    "20130115"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mult1"
		    SID			    "29:3756:81"
		    Ports		    [2, 1]
		    Position		    [395, 258, 445, 307]
		    ZOrder		    -7
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Mult"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "mult"
		    nInputs		    "2"
		    nOutputs		    "1"
		    omode		    "Inherit via internal rule"
		    otype		    "sfix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "0"
		    inPortNames		    "[' '; ' ';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('X');"
		    style		    "Optimised"
		    visibilities	    "8"
		    floatPrecision	    "float32_m23"
		    floatRounding	    "correct"
		    advOptions		    "[]"
		    version		    "20130115"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    SID			    "29:3756:82"
		    Ports		    [3, 1]
		    Position		    [535, 29, 580, 151]
		    ZOrder		    -8
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Mux"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "mux"
		    nInputs		    "evalAionMaskParam(gcb,'value',1)+1"
		    nOutputs		    "1"
		    omode		    "Inherit via internal rule"
		    otype		    "sfix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "2"
		    inPortNames		    "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('%s', primtype);"
		    style		    "Optimised"
		    visibilities	    "1032"
		    version		    "20131025"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux4"
		    SID			    "29:3756:83"
		    Ports		    [3, 1]
		    Position		    [535, 184, 580, 306]
		    ZOrder		    -9
		    LibraryVersion	    "1.426"
		    SourceBlock		    "DSPBAPrim/Mux"
		    SourceType		    "DSP Builder Advanced Blockset primitive"
		    primtype		    "mux"
		    nInputs		    "evalAionMaskParam(gcb,'value',1)+1"
		    nOutputs		    "1"
		    omode		    "Inherit via internal rule"
		    otype		    "sfix(16)"
		    scale		    "2^-15"
		    rndmethod		    "Unbiased"
		    factor		    "1"
		    satmethod		    "Symmetric"
		    shift_vec		    "[0 1 2 -1]"
		    value		    "2"
		    inPortNames		    "['s'; 'd0'; 'd1'; 'd2'; 'd3'; 'd4'; 'd5'; 'd6'; 'd7'; 'd8'; 'd9';]"
		    outPortNames	    "[' ']"
		    dspbaimage		    "dspba_prim.jpg"
		    text		    "fprintf('%s', primtype);"
		    style		    "Optimised"
		    visibilities	    "1032"
		    version		    "20131025"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "x_out"
		    SID			    "29:3756:84"
		    Position		    [655, 83, 685, 97]
		    ZOrder		    -10
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "y_out"
		    SID			    "29:3756:85"
		    Position		    [655, 238, 685, 252]
		    ZOrder		    -11
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    ZOrder		    1
		    SrcBlock		    "Mult"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "Mux4"
		    SrcPort		    1
		    DstBlock		    "y_out"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "x_out"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "y_in"
		    SrcPort		    1
		    Points		    [40, 0]
		    Branch {
		    ZOrder		    5
		    DstBlock		    "Mux4"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    6
		    Points		    [0, 25]
		    DstBlock		    "Mult1"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "Const1"
		    SrcPort		    1
		    DstBlock		    "Mult1"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "x_in"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    ZOrder		    9
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    10
		    Points		    [0, 25]
		    DstBlock		    "Mult"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "Mult1"
		    SrcPort		    1
		    DstBlock		    "Mux4"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "add_pi"
		    SrcPort		    1
		    Points		    [60, 0]
		    Branch {
		    ZOrder		    13
		    DstBlock		    "Mux4"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    14
		    Points		    [0, -155]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "Const"
		    SrcPort		    1
		    DstBlock		    "Mult"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "qv"
		    SID			    "29:3756:86"
		    Position		    [705, 78, 735, 92]
		    ZOrder		    -13
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "qc"
		    SID			    "29:3756:87"
		    Position		    [705, 188, 735, 202]
		    ZOrder		    -14
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "xout"
		    SID			    "29:3756:88"
		    Position		    [1060, 323, 1090, 337]
		    ZOrder		    -15
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "yout"
		    SID			    "29:3756:89"
		    Position		    [1060, 488, 1090, 502]
		    ZOrder		    -16
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "pout"
		    SID			    "29:3756:90"
		    Position		    [705, 518, 735, 532]
		    ZOrder		    -17
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    ZOrder		    1
		    SrcBlock		    "av"
		    SrcPort		    1
		    DstBlock		    "Cordic"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "ac"
		    SrcPort		    1
		    DstBlock		    "Cordic"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    3
		    SrcBlock		    "Cordic"
		    SrcPort		    1
		    DstBlock		    "qv"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    4
		    SrcBlock		    "Cordic"
		    SrcPort		    2
		    DstBlock		    "qc"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "Cordic"
		    SrcPort		    3
		    Points		    [156, 0]
		    Branch {
		    ZOrder		    6
		    Points		    [0, -140]
		    DstBlock		    "Scope"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    7
		    DstBlock		    "rotate_pi"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "Cordic"
		    SrcPort		    4
		    DstBlock		    "rotate_pi"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "Cordic"
		    SrcPort		    5
		    DstBlock		    "pout"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    Labels		    [0, 0]
		    SrcBlock		    "xin"
		    SrcPort		    1
		    DstBlock		    "Cordic"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    11
		    Labels		    [0, 0]
		    SrcBlock		    "yin"
		    SrcPort		    1
		    DstBlock		    "Cordic"
		    DstPort		    4
		    }
		    Line {
		    ZOrder		    12
		    Labels		    [0, 0]
		    SrcBlock		    "pin"
		    SrcPort		    1
		    DstBlock		    "gt_div2pi_det"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    13
		    SrcBlock		    "gt_div2pi_det"
		    SrcPort		    1
		    DstBlock		    "BitExtract"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    14
		    SrcBlock		    "rotate_pi"
		    SrcPort		    1
		    Points		    [0, -5; 36, 0]
		    Branch {
		    ZOrder		    15
		    Points		    [0, -155]
		    DstBlock		    "Scope"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    16
		    DstBlock		    "BitExtract1"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    17
		    SrcBlock		    "rotate_pi"
		    SrcPort		    2
		    Points		    [0, -5]
		    DstBlock		    "BitExtract2"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    18
		    SrcBlock		    "gt_div2pi_det"
		    SrcPort		    2
		    Points		    [60, 0; 0, 140; 510, 0; 0, -75]
		    DstBlock		    "rotate_pi"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    19
		    SrcBlock		    "Const2"
		    SrcPort		    1
		    DstBlock		    "Cordic"
		    DstPort		    6
		    }
		    Line {
		    ZOrder		    20
		    SrcBlock		    "BitExtract"
		    SrcPort		    1
		    Points		    [75, 0; 0, 20]
		    DstBlock		    "Cordic"
		    DstPort		    5
		    }
		    Line {
		    ZOrder		    21
		    SrcBlock		    "BitExtract1"
		    SrcPort		    1
		    Points		    [11, 0]
		    Branch {
		    ZOrder		    22
		    Points		    [0, -145]
		    DstBlock		    "Scope"
		    DstPort		    3
		    }
		    Branch {
		    ZOrder		    23
		    DstBlock		    "xout"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    24
		    SrcBlock		    "BitExtract2"
		    SrcPort		    1
		    DstBlock		    "yout"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "TermY3"
		    SID			    "29:3757"
		    Position		    [655, 925, 675, 945]
		    ZOrder		    239
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "TermY4"
		    SID			    "29:3758"
		    Position		    [655, 890, 675, 910]
		    ZOrder		    240
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "TermY7"
		    SID			    "29:3841"
		    Position		    [655, 820, 675, 840]
		    ZOrder		    267
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "TermY8"
		    SID			    "29:3842"
		    Position		    [655, 785, 675, 805]
		    ZOrder		    268
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "qv"
		    SID			    "29:2707"
		    Position		    [1645, 343, 1675, 357]
		    ZOrder		    207
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "qc"
		    SID			    "29:2708"
		    Position		    [1645, 438, 1675, 452]
		    ZOrder		    208
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out_c"
		    SID			    "29:2709"
		    Position		    [1645, 538, 1675, 552]
		    ZOrder		    209
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "r+i"
		    SID			    "29:3263"
		    Position		    [1645, 613, 1675, 627]
		    ZOrder		    222
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    ZOrder		    1
		    SrcBlock		    "Add1"
		    SrcPort		    1
		    DstBlock		    "r+i"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    2
		    SrcBlock		    "Convert8"
		    SrcPort		    1
		    Points		    [9, 0; 0, -70]
		    Branch {
		    ZOrder		    3
		    DstBlock		    "Mult1"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    4
		    Points		    [0, -80]
		    DstBlock		    "Mult"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    5
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "Convert8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    6
		    SrcBlock		    "Real-Imag to Complex"
		    SrcPort		    1
		    DstBlock		    "Out_c"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    7
		    SrcBlock		    "c"
		    SrcPort		    1
		    DstBlock		    "qc"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    8
		    SrcBlock		    "v"
		    SrcPort		    1
		    DstBlock		    "qv"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    9
		    SrcBlock		    "d"
		    SrcPort		    1
		    DstBlock		    "Complex to\nReal-Iag"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    10
		    SrcBlock		    "Divide"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    11
		    SrcBlock		    "Const2"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    12
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    Points		    [9, 0]
		    Branch {
		    ZOrder		    13
		    Points		    [7, 0; 0, -35]
		    DstBlock		    "Real-Imag to Complex"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    14
		    Points		    [0, 45]
		    DstBlock		    "Add1"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    15
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    Points		    [37, 0; 0, 25]
		    Branch {
		    ZOrder		    16
		    Points		    [0, 70]
		    DstBlock		    "Add1"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    17
		    DstBlock		    "Real-Imag to Complex"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    18
		    SrcBlock		    "Convert6"
		    SrcPort		    1
		    Points		    [140, 0; 0, 25]
		    DstBlock		    "Mult1"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    19
		    SrcBlock		    "Convert5"
		    SrcPort		    1
		    Points		    [138, 0; 0, -25]
		    DstBlock		    "Mult"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    20
		    SrcBlock		    "Mult1"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    21
		    SrcBlock		    "Mult"
		    SrcPort		    1
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    22
		    SrcBlock		    "RegField"
		    SrcPort		    1
		    DstBlock		    "Sub1"
		    DstPort		    2
		    }
		    Line {
		    ZOrder		    23
		    SrcBlock		    "BitExtract"
		    SrcPort		    1
		    Points		    [24, 0; 0, 20]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    24
		    SrcBlock		    "Sub1"
		    SrcPort		    1
		    Points		    [4, 0]
		    Branch {
		    ZOrder		    25
		    Points		    [0, -30]
		    DstBlock		    "BitExtract"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    26
		    Points		    [0, 20]
		    DstBlock		    "Divide"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    27
		    SrcBlock		    "One2"
		    SrcPort		    1
		    DstBlock		    "Subsystem"
		    DstPort		    5
		    }
		    Line {
		    ZOrder		    28
		    SrcBlock		    "Subsystem"
		    SrcPort		    1
		    DstBlock		    "TermY8"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    29
		    SrcBlock		    "Subsystem"
		    SrcPort		    2
		    DstBlock		    "TermY7"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    30
		    SrcBlock		    "Subsystem"
		    SrcPort		    4
		    DstBlock		    "TermY4"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    31
		    SrcBlock		    "Subsystem"
		    SrcPort		    5
		    DstBlock		    "TermY3"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    32
		    SrcBlock		    "Convert10"
		    SrcPort		    1
		    Points		    [7, 0; 0, -190]
		    Branch {
		    ZOrder		    33
		    DstBlock		    "Divide"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    34
		    Points		    [0, -50]
		    DstBlock		    "Sub1"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    35
		    SrcBlock		    "Complex to\nReal-Iag"
		    SrcPort		    1
		    Points		    [18, 0]
		    Branch {
		    ZOrder		    36
		    DstBlock		    "Convert5"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    37
		    Points		    [0, 330]
		    DstBlock		    "Shift"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    38
		    SrcBlock		    "Complex to\nReal-Iag"
		    SrcPort		    2
		    Points		    [8, 0]
		    Branch {
		    ZOrder		    39
		    DstBlock		    "Convert6"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    40
		    Points		    [0, 340]
		    DstBlock		    "Shift1"
		    DstPort		    1
		    }
		    }
		    Line {
		    ZOrder		    41
		    SrcBlock		    "Shift"
		    SrcPort		    1
		    DstBlock		    "Subsystem"
		    DstPort		    3
		    }
		    Line {
		    ZOrder		    42
		    SrcBlock		    "Shift1"
		    SrcPort		    1
		    DstBlock		    "Subsystem"
		    DstPort		    4
		    }
		    Line {
		    ZOrder		    43
		    SrcBlock		    "One5"
		    SrcPort		    1
		    Points		    [9, 0]
		    Branch {
		    ZOrder		    44
		    Points		    [0, -30]
		    DstBlock		    "Shift"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    45
		    Points		    [0, 5]
		    DstBlock		    "Shift1"
		    DstPort		    2
		    }
		    }
		    Line {
		    ZOrder		    46
		    SrcBlock		    "Subsystem"
		    SrcPort		    3
		    DstBlock		    "Convert10"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    47
		    SrcBlock		    "One3"
		    SrcPort		    1
		    DstBlock		    "Subsystem"
		    DstPort		    1
		    }
		    Line {
		    ZOrder		    48
		    SrcBlock		    "One4"
		    SrcPort		    1
		    DstBlock		    "Subsystem"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "SynthesisInfo"
		  SID			  "29:2710"
		  Ports			  []
		  Position		  [95, 140, 217, 189]
		  ZOrder		  325
		  ForegroundColor	  "red"
		  LibraryVersion	  "1.426"
		  SourceBlock		  "DSPBAPrim/SynthesisInfo"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  primtype		  "synthinfo"
		  nInputs		  "0"
		  nOutputs		  "0"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Truncate"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "99"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('Style=%s', style);"
		  style			  "Scheduled"
		  visibilities		  "32768"
		  constraintInUse	  on
		  constraintRelation	  ">"
		  constraintLimit	  "60"
		  bitAccurate		  off
		  version		  "20090407"
		}
		Block {
		  BlockType		  Outport
		  Name			  "v"
		  SID			  "29:2711"
		  Position		  [1345, 308, 1375, 322]
		  ZOrder		  319
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c"
		  SID			  "29:2712"
		  Position		  [1345, 378, 1375, 392]
		  ZOrder		  320
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out_c"
		  SID			  "29:2713"
		  Position		  [1345, 448, 1375, 462]
		  ZOrder		  321
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "r+i"
		  SID			  "29:2714"
		  Position		  [1345, 518, 1375, 532]
		  ZOrder		  322
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Sig"
		  SID			  "29:3265"
		  Position		  [1345, 588, 1375, 602]
		  ZOrder		  326
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Line {
		  ZOrder		  1
		  SrcBlock		  "ChannelOut"
		  SrcPort		  5
		  DstBlock		  "Sig"
		  DstPort		  1
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "ScalFact"
		  SrcPort		  4
		  Points		  [203, 0; 0, 15]
		  DstBlock		  "ChannelOut"
		  DstPort		  4
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "ChannelOut"
		  SrcPort		  4
		  DstBlock		  "r+i"
		  DstPort		  1
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "ChannelOut"
		  SrcPort		  3
		  DstBlock		  "Out_c"
		  DstPort		  1
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "ChannelOut"
		  SrcPort		  2
		  DstBlock		  "c"
		  DstPort		  1
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "ChannelOut"
		  SrcPort		  1
		  DstBlock		  "v"
		  DstPort		  1
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "ChannelIn"
		  SrcPort		  3
		  Points		  [60, 0]
		  Branch {
		    ZOrder		    8
		    DstBlock		    "ScalFact"
		    DstPort		    3
		  }
		  Branch {
		    ZOrder		    9
		    Points		    [0, 95]
		    DstBlock		    "ChannelOut"
		    DstPort		    5
		  }
		}
		Line {
		  ZOrder		  10
		  SrcBlock		  "ChannelIn"
		  SrcPort		  2
		  DstBlock		  "ScalFact"
		  DstPort		  2
		}
		Line {
		  ZOrder		  11
		  SrcBlock		  "ChannelIn"
		  SrcPort		  1
		  DstBlock		  "ScalFact"
		  DstPort		  1
		}
		Line {
		  ZOrder		  12
		  SrcBlock		  "In3"
		  SrcPort		  1
		  DstBlock		  "ChannelIn"
		  DstPort		  3
		}
		Line {
		  ZOrder		  13
		  SrcBlock		  "ScalFact"
		  SrcPort		  3
		  Points		  [9, 0; 0, 10]
		  DstBlock		  "ChannelOut"
		  DstPort		  3
		}
		Line {
		  ZOrder		  14
		  SrcBlock		  "ScalFact"
		  SrcPort		  2
		  Points		  [9, 0; 0, 5]
		  DstBlock		  "ChannelOut"
		  DstPort		  2
		}
		Line {
		  ZOrder		  15
		  SrcBlock		  "ScalFact"
		  SrcPort		  1
		  DstBlock		  "ChannelOut"
		  DstPort		  1
		}
		Line {
		  ZOrder		  16
		  SrcBlock		  "In2"
		  SrcPort		  1
		  DstBlock		  "ChannelIn"
		  DstPort		  2
		}
		Line {
		  ZOrder		  17
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "ChannelIn"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "SingleRateFIR1"
	      SID		      "29:2945"
	      Ports		      [3, 3]
	      Position		      [810, 106, 915, 234]
	      ZOrder		      635
	      AttributesFormatString  "%<latency>"
	      LibraryVersion	      "1.47"
	      SourceBlock	      "DSPBAFilters/SingleRateFIR"
	      SourceType	      "DSP Builder Advanced Blockset Single Rate FIR"
	      nInputRate	      "sample_rate"
	      nchan		      "Folding"
	      symmetry		      "Symmetrical"
	      coef		      "fi(real(cfr_Params.firCOEF)/norm(cfr_Params.firCOEF),1,16,15)"
	      addr		      "cfr_Params.BaseAddr + REG.FirTap1"
	      rwmode		      "Read/Write"
	      nband		      "Use All Taps"
	      latency		      "4"
	      exposebus		      off
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "SingleRateFIR2"
	      SID		      "29:2946"
	      Ports		      [3, 3]
	      Position		      [815, 417, 925, 543]
	      ZOrder		      637
	      AttributesFormatString  "%<latency>"
	      LibraryVersion	      "1.47"
	      SourceBlock	      "DSPBAFilters/SingleRateFIR"
	      SourceType	      "DSP Builder Advanced Blockset Single Rate FIR"
	      nInputRate	      "sample_rate"
	      nchan		      "Folding"
	      symmetry		      "Anti-Symmetrical"
	      coef		      "fi(imag(cfr_Params.firCOEF)/norm(cfr_Params.firCOEF),1,16,15)"
	      addr		      "cfr_Params.BaseAddr + REG.FirTap2"
	      rwmode		      "Constant"
	      nband		      "Use All Taps"
	      latency		      "4"
	      exposebus		      off
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "SingleRateFIR3"
	      SID		      "29:2947"
	      Ports		      [3, 3]
	      Position		      [810, 687, 920, 813]
	      ZOrder		      639
	      AttributesFormatString  "%<latency>"
	      LibraryVersion	      "1.47"
	      SourceBlock	      "DSPBAFilters/SingleRateFIR"
	      SourceType	      "DSP Builder Advanced Blockset Single Rate FIR"
	      nInputRate	      "sample_rate"
	      nchan		      "Folding"
	      symmetry		      "Non Symmetrical"
	      coef		      "fi(real(cfr_Params.firCOEF)/norm(cfr_Params.firCOEF)+imag(cfr_Params.firCOEF)/norm(cfr_Params.firC"
	      "OEF),1,16,15)"
	      addr		      "cfr_Params.BaseAddr + REG.FirTap3"
	      rwmode		      "Read/Write"
	      nband		      "Use All Taps"
	      latency		      "4"
	      exposebus		      off
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator1"
	      SID		      "29:3970"
	      Position		      [1295, 470, 1315, 490]
	      ZOrder		      671
	      ForegroundColor	      "red"
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator2"
	      SID		      "29:2975"
	      Position		      [1295, 200, 1315, 220]
	      ZOrder		      658
	      ForegroundColor	      "red"
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator3"
	      SID		      "29:3971"
	      Position		      [1295, 510, 1315, 530]
	      ZOrder		      672
	      ForegroundColor	      "red"
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator4"
	      SID		      "29:3850"
	      Position		      [1295, 160, 1315, 180]
	      ZOrder		      667
	      ForegroundColor	      "red"
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator5"
	      SID		      "29:3978"
	      Position		      [1080, 905, 1100, 925]
	      ZOrder		      679
	      ForegroundColor	      "red"
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator6"
	      SID		      "29:3979"
	      Position		      [1080, 945, 1100, 965]
	      ZOrder		      680
	      ForegroundColor	      "red"
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "q"
	      SID		      "29:4379"
	      Position		      [2000, 778, 2030, 792]
	      ZOrder		      1588
	      ForegroundColor	      "red"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "q_v"
	      SID		      "29:4377"
	      Position		      [2000, 198, 2030, 212]
	      ZOrder		      1586
	      ForegroundColor	      "red"
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "q_c"
	      SID		      "29:4378"
	      Position		      [2000, 488, 2030, 502]
	      ZOrder		      1587
	      ForegroundColor	      "red"
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      ZOrder		      1
	      SrcBlock		      "Complex Pulse Generation"
	      SrcPort		      3
	      DstBlock		      "Peak Cancellation"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      2
	      SrcBlock		      "PipeReg1"
	      SrcPort		      3
	      DstBlock		      "Terminator2"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      3
	      SrcBlock		      "PipeReg12"
	      SrcPort		      2
	      Points		      [95, 0; 0, -620]
	      DstBlock		      "Complex Pulse Generation"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      4
	      SrcBlock		      "PipeReg9"
	      SrcPort		      1
	      Points		      [67, 0; 0, 125]
	      DstBlock		      "Complex Pulse Generation"
	      DstPort		      4
	    }
	    Line {
	      ZOrder		      5
	      SrcBlock		      "SingleRateFIR3"
	      SrcPort		      3
	      DstBlock		      "PipeReg11"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      6
	      SrcBlock		      "PipeReg2"
	      SrcPort		      3
	      DstBlock		      "PipeReg1"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      7
	      SrcBlock		      "SingleRateFIR2"
	      SrcPort		      1
	      DstBlock		      "Convert2"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      8
	      SrcBlock		      "PipeReg13"
	      SrcPort		      2
	      DstBlock		      "SingleRateFIR1"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      9
	      SrcBlock		      "PipeReg4"
	      SrcPort		      2
	      DstBlock		      "SingleRateFIR2"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      10
	      SrcBlock		      "Complex to\nReal-Iag"
	      SrcPort		      1
	      Points		      [16, 0; 0, -350]
	      DstBlock		      "PipeReg3"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      11
	      SrcBlock		      "SingleRateFIR2"
	      SrcPort		      3
	      DstBlock		      "PipeReg10"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      12
	      SrcBlock		      "c"
	      SrcPort		      1
	      DstBlock		      "PulseScaling"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      13
	      SrcBlock		      "v"
	      SrcPort		      1
	      DstBlock		      "PulseScaling"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      14
	      SrcBlock		      "Complex Pulse Generation"
	      SrcPort		      4
	      DstBlock		      "Peak Cancellation"
	      DstPort		      4
	    }
	    Line {
	      ZOrder		      15
	      SrcBlock		      "SingleRateFIR3"
	      SrcPort		      1
	      DstBlock		      "Convert1"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      16
	      SrcBlock		      "PulseScaling"
	      SrcPort		      4
	      Points		      [68, 0; 0, 25]
	      DstBlock		      "PipeReg8"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      17
	      SrcBlock		      "PulseScaling"
	      SrcPort		      1
	      Points		      [172, 0; 0, 55]
	      Branch {
		ZOrder			18
		DstBlock		"PipeReg3"
		DstPort			2
	      }
	      Branch {
		ZOrder			19
		Points			[0, 310]
		Branch {
		  ZOrder		  20
		  DstBlock		  "PipeReg5"
		  DstPort		  2
		}
		Branch {
		  ZOrder		  21
		  Points		  [0, 270]
		  Branch {
		    ZOrder		    22
		    Points		    [0, 165]
		    DstBlock		    "PipeReg6"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    23
		    DstBlock		    "PipeReg8"
		    DstPort		    2
		  }
		}
	      }
	    }
	    Line {
	      ZOrder		      24
	      SrcBlock		      "PipeReg11"
	      SrcPort		      2
	      DstBlock		      "PipeReg12"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      25
	      SrcBlock		      "PipeReg4"
	      SrcPort		      1
	      DstBlock		      "SingleRateFIR2"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      26
	      SrcBlock		      "Peak Cancellation"
	      SrcPort		      1
	      DstBlock		      "q_v"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      27
	      SrcBlock		      "Complex Pulse Generation"
	      SrcPort		      2
	      DstBlock		      "Peak Cancellation"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      28
	      SrcBlock		      "PipeReg2"
	      SrcPort		      1
	      DstBlock		      "PipeReg1"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      29
	      SrcBlock		      "PipeReg3"
	      SrcPort		      2
	      DstBlock		      "PipeReg13"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      30
	      SrcBlock		      "PipeReg12"
	      SrcPort		      3
	      Points		      [145, 0; 0, -515]
	      DstBlock		      "Complex Pulse Generation"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      31
	      SrcBlock		      "PipeReg8"
	      SrcPort		      2
	      DstBlock		      "PipeReg7"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      32
	      SrcBlock		      "PipeReg8"
	      SrcPort		      1
	      DstBlock		      "PipeReg7"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      33
	      SrcBlock		      "PipeReg13"
	      SrcPort		      1
	      DstBlock		      "SingleRateFIR1"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      34
	      SrcBlock		      "SingleRateFIR2"
	      SrcPort		      2
	      DstBlock		      "PipeReg10"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      35
	      SrcBlock		      "PipeReg6"
	      SrcPort		      3
	      DstBlock		      "Terminator6"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      36
	      SrcBlock		      "PipeReg7"
	      SrcPort		      2
	      DstBlock		      "SingleRateFIR3"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      37
	      SrcBlock		      "PulseScaling"
	      SrcPort		      3
	      DstBlock		      "Complex to\nReal-Iag"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      38
	      SrcBlock		      "SingleRateFIR1"
	      SrcPort		      3
	      DstBlock		      "PipeReg2"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      39
	      SrcBlock		      "PipeReg9"
	      SrcPort		      2
	      DstBlock		      "Terminator1"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      40
	      SrcBlock		      "PipeReg2"
	      SrcPort		      2
	      DstBlock		      "PipeReg1"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      41
	      SrcBlock		      "PipeReg1"
	      SrcPort		      2
	      DstBlock		      "Terminator4"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      42
	      SrcBlock		      "d"
	      SrcPort		      1
	      DstBlock		      "PulseScaling"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      43
	      SrcBlock		      "PipeReg3"
	      SrcPort		      1
	      DstBlock		      "PipeReg13"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      44
	      SrcBlock		      "PulseScaling"
	      SrcPort		      2
	      Points		      [140, 0]
	      Branch {
		ZOrder			45
		Points			[0, -95]
		DstBlock		"PipeReg3"
		DstPort			3
	      }
	      Branch {
		ZOrder			46
		Points			[0, 215]
		Branch {
		  ZOrder		  47
		  DstBlock		  "PipeReg5"
		  DstPort		  3
		}
		Branch {
		  ZOrder		  48
		  Points		  [0, 270; 4, 0]
		  Branch {
		    ZOrder		    49
		    Points		    [0, 165]
		    DstBlock		    "PipeReg6"
		    DstPort		    3
		  }
		  Branch {
		    ZOrder		    50
		    DstBlock		    "PipeReg8"
		    DstPort		    3
		  }
		}
	      }
	    }
	    Line {
	      ZOrder		      51
	      SrcBlock		      "Complex Pulse Generation"
	      SrcPort		      1
	      DstBlock		      "Peak Cancellation"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      52
	      SrcBlock		      "PipeReg12"
	      SrcPort		      1
	      DstBlock		      "Complex Pulse Generation"
	      DstPort		      5
	    }
	    Line {
	      ZOrder		      53
	      SrcBlock		      "PipeReg6"
	      SrcPort		      1
	      Points		      [215, 0; 0, -20]
	      DstBlock		      "Complex Pulse Generation"
	      DstPort		      6
	    }
	    Line {
	      ZOrder		      54
	      SrcBlock		      "PipeReg7"
	      SrcPort		      3
	      DstBlock		      "SingleRateFIR3"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      55
	      SrcBlock		      "PipeReg3"
	      SrcPort		      3
	      DstBlock		      "PipeReg13"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      56
	      SrcBlock		      "Peak Cancellation"
	      SrcPort		      3
	      DstBlock		      "q"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      57
	      SrcBlock		      "PipeReg7"
	      SrcPort		      1
	      DstBlock		      "SingleRateFIR3"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      58
	      SrcBlock		      "Complex to\nReal-Iag"
	      SrcPort		      2
	      Points		      [33, 0; 0, -65]
	      DstBlock		      "PipeReg5"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      59
	      SrcBlock		      "PipeReg4"
	      SrcPort		      3
	      DstBlock		      "SingleRateFIR2"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      60
	      SrcBlock		      "PipeReg6"
	      SrcPort		      2
	      DstBlock		      "Terminator5"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      61
	      SrcBlock		      "Convert2"
	      SrcPort		      1
	      DstBlock		      "PipeReg10"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      62
	      SrcBlock		      "PipeReg9"
	      SrcPort		      3
	      DstBlock		      "Terminator3"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      63
	      SrcBlock		      "Peak Cancellation"
	      SrcPort		      2
	      DstBlock		      "q_c"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      64
	      SrcBlock		      "PipeReg10"
	      SrcPort		      2
	      DstBlock		      "PipeReg9"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      65
	      SrcBlock		      "PipeReg8"
	      SrcPort		      3
	      DstBlock		      "PipeReg7"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      66
	      SrcBlock		      "PulseScaling"
	      SrcPort		      5
	      DstBlock		      "PipeReg6"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      67
	      SrcBlock		      "PipeReg11"
	      SrcPort		      1
	      DstBlock		      "PipeReg12"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      68
	      SrcBlock		      "SingleRateFIR1"
	      SrcPort		      1
	      DstBlock		      "Convert4"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      69
	      SrcBlock		      "PipeReg13"
	      SrcPort		      3
	      DstBlock		      "SingleRateFIR1"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      70
	      SrcBlock		      "PipeReg5"
	      SrcPort		      3
	      DstBlock		      "PipeReg4"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      71
	      SrcBlock		      "PipeReg5"
	      SrcPort		      2
	      DstBlock		      "PipeReg4"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      72
	      SrcBlock		      "PipeReg11"
	      SrcPort		      3
	      DstBlock		      "PipeReg12"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      73
	      SrcBlock		      "Convert4"
	      SrcPort		      1
	      DstBlock		      "PipeReg2"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      74
	      SrcBlock		      "PipeReg1"
	      SrcPort		      1
	      Points		      [67, 0; 0, 290]
	      DstBlock		      "Complex Pulse Generation"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      75
	      SrcBlock		      "Convert1"
	      SrcPort		      1
	      DstBlock		      "PipeReg11"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      76
	      SrcBlock		      "SingleRateFIR3"
	      SrcPort		      2
	      DstBlock		      "PipeReg11"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      77
	      SrcBlock		      "PipeReg5"
	      SrcPort		      1
	      DstBlock		      "PipeReg4"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      78
	      SrcBlock		      "SingleRateFIR1"
	      SrcPort		      2
	      DstBlock		      "PipeReg2"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      79
	      SrcBlock		      "PipeReg10"
	      SrcPort		      1
	      DstBlock		      "PipeReg9"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      80
	      SrcBlock		      "PipeReg10"
	      SrcPort		      3
	      DstBlock		      "PipeReg9"
	      DstPort		      3
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "PipeReg"
	  SID			  "29:4380"
	  Ports			  [3, 3]
	  Position		  [1260, 609, 1400, 851]
	  ZOrder		  1584
	  LibraryVersion	  "1.78"
	  SourceBlock		  "Pipereg_lib/PipeReg"
	  SourceType		  ""
	  NPipe			  "Pipeline_stages"
	  Clock_Margin		  "ClockMargin"
	}
	Block {
	  BlockType		  Reference
	  Name			  "PipeReg1"
	  SID			  "29:4381"
	  Ports			  [3, 3]
	  Position		  [1765, 609, 1905, 851]
	  ZOrder		  1585
	  LibraryVersion	  "1.78"
	  SourceBlock		  "Pipereg_lib/PipeReg"
	  SourceType		  ""
	  NPipe			  "Pipeline_stages"
	  Clock_Margin		  "ClockMargin"
	}
	Block {
	  BlockType		  Outport
	  Name			  "q"
	  SID			  "29:2740"
	  Position		  [1970, 643, 2000, 657]
	  ZOrder		  634
	  ForegroundColor	  "red"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "q_v"
	  SID			  "29:2738"
	  Position		  [1970, 723, 2000, 737]
	  ZOrder		  632
	  ForegroundColor	  "red"
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "q_c"
	  SID			  "29:2739"
	  Position		  [1970, 803, 2000, 817]
	  ZOrder		  633
	  ForegroundColor	  "red"
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Line {
	  ZOrder		  1
	  SrcBlock		  "v"
	  SrcPort		  1
	  DstBlock		  "PipeReg"
	  DstPort		  2
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "c"
	  SrcPort		  1
	  DstBlock		  "PipeReg"
	  DstPort		  3
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "d"
	  SrcPort		  1
	  DstBlock		  "PipeReg"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "PipeReg1"
	  SrcPort		  2
	  DstBlock		  "q_v"
	  DstPort		  1
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "PipeReg1"
	  SrcPort		  3
	  DstBlock		  "q_c"
	  DstPort		  1
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "PipeReg1"
	  SrcPort		  1
	  DstBlock		  "q"
	  DstPort		  1
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "PipeReg"
	  SrcPort		  3
	  DstBlock		  "CFR"
	  DstPort		  3
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "PipeReg"
	  SrcPort		  1
	  DstBlock		  "CFR"
	  DstPort		  1
	}
	Line {
	  ZOrder		  9
	  SrcBlock		  "PipeReg"
	  SrcPort		  2
	  DstBlock		  "CFR"
	  DstPort		  2
	}
	Line {
	  ZOrder		  10
	  SrcBlock		  "CFR"
	  SrcPort		  2
	  DstBlock		  "PipeReg1"
	  DstPort		  2
	}
	Line {
	  ZOrder		  11
	  SrcBlock		  "CFR"
	  SrcPort		  3
	  DstBlock		  "PipeReg1"
	  DstPort		  3
	}
	Line {
	  ZOrder		  12
	  SrcBlock		  "CFR"
	  SrcPort		  1
	  DstBlock		  "PipeReg1"
	  DstPort		  1
	}
      }
    }
    Annotation {
      SID		      "30"
      Name		      "<!DOCTYPE HTML PUBLIC \"-//W3C//DTD HTML 4.0//EN\" \"http://www.w3.org/TR/REC-html40/strict.dtd\">\n"
      "<html><head><meta name=\"qrichtext\" content=\"1\" /><style type=\"text/css\">\np, li { white-space: pre-wrap; }"
      "\n</style></head><body style=\" font-family:'Liberation Sans'; font-size:10px; font-weight:400; font-style:norma"
      "l;\">\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; tex"
      "t-indent:0px; line-height:100%;\"><span style=\" font-size:9px;\"> %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%"
      "%%%%%%%%%%%%%</span></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-"
      "block-indent:0; text-indent:0px; line-height:100%;\"><span style=\" font-size:9px;\"> %  </span></p>\n<p style=\""
      " margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line"
      "-height:100%;\"><span style=\" font-size:9px;\"> % Copyright (c) 2017, BigCat Wireless Pvt Ltd</span></p>\n<p st"
      "yle=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px"
      "; line-height:100%;\"><span style=\" font-size:9px;\"> % All rights reserved.</span></p>\n<p style=\" margin-top"
      ":0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100"
      "%;\"><span style=\" font-size:9px;\"> % </span></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:"
      "0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%;\"><span style=\" font-size:9px;\">"
      " % Redistribution and use in source and binary forms, with or without</span></p>\n<p style=\" margin-top:0px; ma"
      "rgin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%;\"><sp"
      "an style=\" font-size:9px;\"> % modification, are permitted provided that the following conditions are met:</spa"
      "n></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; te"
      "xt-indent:0px; line-height:100%;\"><span style=\" font-size:9px;\"> % </span></p>\n<p style=\" margin-top:0px; m"
      "argin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%;\"><s"
      "pan style=\" font-size:9px;\"> %     * Redistributions of source code must retain the above copyright notice,</s"
      "pan></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; "
      "text-indent:0px; line-height:100%;\"><span style=\" font-size:9px;\"> %       this list of conditions and the fo"
      "llowing disclaimer.</span></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px"
      "; -qt-block-indent:0; text-indent:0px; line-height:100%;\"><span style=\" font-size:9px;\"> %</span></p>\n<p sty"
      "le=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px;"
      " line-height:100%;\"><span style=\" font-size:9px;\"> %     * Redistributions in binary form must reproduce the "
      "above copyright</span></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -q"
      "t-block-indent:0; text-indent:0px; line-height:100%;\"><span style=\" font-size:9px;\"> %       notice, this lis"
      "t of conditions and the following disclaimer in the</span></p>\n<p style=\" margin-top:0px; margin-bottom:0px; m"
      "argin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%;\"><span style=\" font-s"
      "ize:9px;\"> %       documentation and/or other materials provided with the distribution.</span></p>\n<p style=\""
      " margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line"
      "-height:100%;\"><span style=\" font-size:9px;\"> %</span></p>\n<p style=\" margin-top:0px; margin-bottom:0px; ma"
      "rgin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%;\"><span style=\" font-si"
      "ze:9px;\"> %     * Neither the name of the copyright holder nor the names of its contributors</span></p>\n<p sty"
      "le=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px;"
      " line-height:100%;\"><span style=\" font-size:9px;\"> %       may be used to endorse or promote products derived"
      " from this software</span></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px"
      "; -qt-block-indent:0; text-indent:0px; line-height:100%;\"><span style=\" font-size:9px;\"> %       without spec"
      "ific prior written permission.</span></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margi"
      "n-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%;\"><span style=\" font-size:9px;\"> % </span>"
      "</p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text"
      "-indent:0px; line-height:100%;\"><span style=\" font-size:9px;\"> % </span></p>\n<p style=\" margin-top:0px; mar"
      "gin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%;\"><spa"
      "n style=\" font-size:9px;\"> % </span></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; marg"
      "in-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%;\"><span style=\" font-size:9px;\"> % THIS S"
      "OFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></p>\n<p style=\" margin-t"
      "op:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:1"
      "00%;\"><span style=\" font-size:9px;\"> % AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, "
      "THE</span></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-inde"
      "nt:0; text-indent:0px; line-height:100%;\"><span style=\" font-size:9px;\"> % IMPLIED WARRANTIES OF MERCHANTABIL"
      "ITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-l"
      "eft:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%;\"><span style=\" font-size:9px"
      ";\"> % DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE</span></p>\n<p style=\" marg"
      "in-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-heig"
      "ht:100%;\"><span style=\" font-size:9px;\"> % FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSE"
      "QUENTIAL</span></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block"
      "-indent:0; text-indent:0px; line-height:100%;\"><span style=\" font-size:9px;\"> % DAMAGES (INCLUDING, BUT NOT L"
      "IMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR</span></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-"
      "left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%;\"><span style=\" font-size:9p"
      "x;\"> % SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER</span></p>\n<p style=\" margi"
      "n-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-heigh"
      "t:100%;\"><span style=\" font-size:9px;\"> % CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT "
      "LIABILITY,</span></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-blo"
      "ck-indent:0; text-indent:0px; line-height:100%;\"><span style=\" font-size:9px;\"> % OR TORT (INCLUDING NEGLIGEN"
      "CE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></p>\n<p style=\" margin-top:0px; margin-bottom:0px; ma"
      "rgin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%;\"><span style=\" font-si"
      "ze:9px;\"> % OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></p>\n<p style=\" margin"
      "-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height"
      ":100%;\"><span style=\" font-size:9px;\"> % </span></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-l"
      "eft:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%;\"><span style=\" font-size:9px"
      ";\">  %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%</span></p>\n<p style=\"-qt-paragraph-type:empty"
      "; margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; lin"
      "e-height:100%; font-size:9px;\"><br /></p>\n<p style=\"-qt-paragraph-type:empty; margin-top:0px; margin-bottom:0"
      "px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%;\"><br /></p></body"
      "></html>"
      Position		      [-24, 184, 449, 537]
      InternalMargins	      [0, 0, 0, 0]
      FixedHeight	      on
      FixedWidth	      on
      HorizontalAlignment     "left"
      VerticalAlignment	      "top"
      Interpreter	      "rich"
      ZOrder		      -1
    }
  }
}
