<div id="pf39" class="pf w0 h0" data-page-no="39"><div class="pc pc39 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg39.png"/><div class="t m0 x9 he ybe ff1 fs1 fc0 sc0 ls0 ws0">3.4.2<span class="_ _b"> </span>System Mode Controller (SMC) Configuration</div><div class="t m0 x9 hf ybf ff3 fs5 fc0 sc0 ls0 ws0">This section summarizes how the module has been configured in the chip. For a</div><div class="t m0 x9 hf y282 ff3 fs5 fc0 sc0 ls0 ws0">comprehensive description of the module itself, see the module’s dedicated chapter.</div><div class="c x15 y38a w9 h21"><div class="t m2 xaf h1a y38b ff2 fsb fc0 sc0 ls0 ws0">Power Management</div><div class="t m2 xb0 h1a y38c ff2 fsb fc0 sc0 ls0 ws0">Controller (PMC)</div><div class="t m0 xb1 h1a y38d ff2 fsb fc0 sc0 ls0">Register</div><div class="t m0 xb1 h1a y38e ff2 fsb fc0 sc0 ls0">access</div><div class="t m0 x8e h1a y38f ff2 fsb fc0 sc0 ls0">Peripheral</div><div class="t m0 x3d h1a y390 ff2 fsb fc0 sc0 ls0">bridge</div><div class="t m0 x1 h19 y391 ff2 fsa fc0 sc0 ls0 ws0">System Mode</div><div class="t m0 x4f h19 y392 ff2 fsa fc0 sc0 ls0 ws0">Controller (SMC)</div><div class="t m0 x0 h1a y393 ff2 fsb fc0 sc0 ls0">Resets</div></div><div class="t m0 xb2 h9 y394 ff1 fs2 fc0 sc0 ls0 ws0">Figure 3-5. System Mode Controller configuration</div><div class="t m0 x8 h9 y395 ff1 fs2 fc0 sc0 ls0 ws0">Table 3-12.<span class="_ _1a"> </span>Reference links to related information</div><div class="t m0 x37 h10 y396 ff1 fs4 fc0 sc0 ls0 ws0">Topic<span class="_ _69"> </span>Related module<span class="_ _6a"> </span>Reference</div><div class="t m0 x50 h7 y397 ff2 fs4 fc0 sc0 ls0 ws0">Full description<span class="_ _98"> </span>System Mode</div><div class="t m0 x4 h7 y398 ff2 fs4 fc0 sc0 ls0 ws0">Controller (SMC)</div><div class="t m0 xb3 h7 y397 ff2 fs4 fc1 sc0 ls0">SMC</div><div class="t m0 x4b h7 y399 ff2 fs4 fc0 sc0 ls0 ws0">System memory map<span class="_ _12"> </span><span class="fc1">System memory map</span></div><div class="t m0 x88 h7 y39a ff2 fs4 fc0 sc0 ls0 ws0">Power management<span class="_ _6b"> </span><span class="fc1">Power management</span></div><div class="t m0 xb2 h7 y39b ff2 fs4 fc0 sc0 ls0 ws0">Power management</div><div class="t m0 x4 h7 y39c ff2 fs4 fc0 sc0 ls0 ws0">controller (PMC)</div><div class="t m0 xb3 h7 y39b ff2 fs4 fc1 sc0 ls0">PMC</div><div class="t m0 x8d h7 y39d ff2 fs4 fc0 sc0 ls0 ws0">Low-Leakage Wakeup</div><div class="t m0 x9e h7 y39e ff2 fs4 fc0 sc0 ls0 ws0">Unit (LLWU)</div><div class="t m0 x8a h7 y39d ff2 fs4 fc1 sc0 ls0">LLWU</div><div class="t m0 x8d h7 y39f ff2 fs4 fc0 sc0 ls0 ws0">Reset Control Module</div><div class="t m0 x24 h7 y3a0 ff2 fs4 fc0 sc0 ls0">(RCM)</div><div class="t m0 x82 h7 y39f ff2 fs4 fc1 sc0 ls0">Reset</div><div class="t m0 x9 h1b y3a1 ff1 fsc fc0 sc0 ls0 ws0">3.4.2.1<span class="_ _b"> </span>VLLS2 not supported</div><div class="t m0 x9 hf y3a2 ff3 fs5 fc0 sc0 ls0 ws0">VLLS2 power mode is not supported on this device.</div><div class="t m0 x9 he y3a3 ff1 fs1 fc0 sc0 ls0 ws0">3.4.3<span class="_ _b"> </span>PMC Configuration</div><div class="t m0 x9 hf y3a4 ff3 fs5 fc0 sc0 ls0 ws0">This section summarizes how the module has been configured in the chip. For a</div><div class="t m0 x9 hf y3a5 ff3 fs5 fc0 sc0 ls0 ws0">comprehensive description of the module itself, see the module’s dedicated chapter.</div><div class="t m0 x79 h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 3 Chip Configuration</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _9"> </span>57</div><a class="l" href="#pfd9" data-dest-detail='[217,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:396.801000px;bottom:414.394000px;width:19.998000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf69" data-dest-detail='[105,"XYZ",null,457.2,null]'><div class="d m1" style="border-style:none;position:absolute;left:364.293000px;bottom:387.894000px;width:85.014000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf89" data-dest-detail='[137,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:366.534000px;bottom:372.394000px;width:80.532000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfed" data-dest-detail='[237,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:396.801000px;bottom:356.894000px;width:19.998000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pff5" data-dest-detail='[245,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:394.299000px;bottom:330.394000px;width:25.002000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf7f" data-dest-detail='[127,"XYZ",null,183.9,null]'><div class="d m1" style="border-style:none;position:absolute;left:395.046000px;bottom:303.894000px;width:23.508000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
