Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Jun  5 15:25:55 2022
| Host         : DESKTOP-D9K0H0A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_QB_wrapper_timing_summary_routed.rpt -pb design_QB_wrapper_timing_summary_routed.pb -rpx design_QB_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_QB_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.937        0.000                      0                  831        0.122        0.000                      0                  831        5.519        0.000                       0                   338  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 6.499}      12.999          76.929          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          7.937        0.000                      0                  820        0.122        0.000                      0                  820        5.519        0.000                       0                   338  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              10.233        0.000                      0                   11        0.864        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.937ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.519ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.937ns  (required time - arrival time)
  Source:                 design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 0.890ns (18.067%)  route 4.036ns (81.933%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 15.873 - 12.999 ) 
    Source Clock Delay      (SCD):    3.162ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         1.868     3.162    design_QB_i/PL_top_level_0/U0/blinky_0/clock
    SLICE_X108Y29        FDRE                                         r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y29        FDRE (Prop_fdre_C_Q)         0.518     3.680 r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[4]/Q
                         net (fo=7, routed)           1.355     5.035    design_QB_i/PL_top_level_0/U0/blinky_0/sel0[4]
    SLICE_X104Y30        LUT6 (Prop_lut6_I0_O)        0.124     5.159 f  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[31]_i_6/O
                         net (fo=1, routed)           0.574     5.733    design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[31]_i_6_n_0
    SLICE_X105Y30        LUT6 (Prop_lut6_I0_O)        0.124     5.857 r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[31]_i_3/O
                         net (fo=32, routed)          2.107     7.964    design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[31]_i_3_n_0
    SLICE_X108Y35        LUT6 (Prop_lut6_I1_O)        0.124     8.088 r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[30]_i_1/O
                         net (fo=1, routed)           0.000     8.088    design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[30]_i_1_n_0
    SLICE_X108Y35        FDRE                                         r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         1.695    15.873    design_QB_i/PL_top_level_0/U0/blinky_0/clock
    SLICE_X108Y35        FDRE                                         r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[30]/C
                         clock pessimism              0.271    16.144    
                         clock uncertainty           -0.198    15.946    
    SLICE_X108Y35        FDRE (Setup_fdre_C_D)        0.079    16.025    design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[30]
  -------------------------------------------------------------------
                         required time                         16.025    
                         arrival time                          -8.088    
  -------------------------------------------------------------------
                         slack                                  7.937    

Slack (MET) :             7.951ns  (required time - arrival time)
  Source:                 design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.912ns  (logic 0.890ns (18.118%)  route 4.022ns (81.882%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 15.873 - 12.999 ) 
    Source Clock Delay      (SCD):    3.162ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         1.868     3.162    design_QB_i/PL_top_level_0/U0/blinky_0/clock
    SLICE_X108Y29        FDRE                                         r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y29        FDRE (Prop_fdre_C_Q)         0.518     3.680 r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[4]/Q
                         net (fo=7, routed)           1.355     5.035    design_QB_i/PL_top_level_0/U0/blinky_0/sel0[4]
    SLICE_X104Y30        LUT6 (Prop_lut6_I0_O)        0.124     5.159 f  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[31]_i_6/O
                         net (fo=1, routed)           0.574     5.733    design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[31]_i_6_n_0
    SLICE_X105Y30        LUT6 (Prop_lut6_I0_O)        0.124     5.857 r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[31]_i_3/O
                         net (fo=32, routed)          2.093     7.950    design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[31]_i_3_n_0
    SLICE_X108Y35        LUT6 (Prop_lut6_I1_O)        0.124     8.074 r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[29]_i_1/O
                         net (fo=1, routed)           0.000     8.074    design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[29]_i_1_n_0
    SLICE_X108Y35        FDRE                                         r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         1.695    15.873    design_QB_i/PL_top_level_0/U0/blinky_0/clock
    SLICE_X108Y35        FDRE                                         r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[29]/C
                         clock pessimism              0.271    16.144    
                         clock uncertainty           -0.198    15.946    
    SLICE_X108Y35        FDRE (Setup_fdre_C_D)        0.079    16.025    design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[29]
  -------------------------------------------------------------------
                         required time                         16.025    
                         arrival time                          -8.074    
  -------------------------------------------------------------------
                         slack                                  7.951    

Slack (MET) :             8.111ns  (required time - arrival time)
  Source:                 design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.769ns  (logic 0.890ns (18.663%)  route 3.879ns (81.337%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.868ns = ( 15.867 - 12.999 ) 
    Source Clock Delay      (SCD):    3.162ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         1.868     3.162    design_QB_i/PL_top_level_0/U0/blinky_0/clock
    SLICE_X108Y29        FDRE                                         r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y29        FDRE (Prop_fdre_C_Q)         0.518     3.680 r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[4]/Q
                         net (fo=7, routed)           1.355     5.035    design_QB_i/PL_top_level_0/U0/blinky_0/sel0[4]
    SLICE_X104Y30        LUT6 (Prop_lut6_I0_O)        0.124     5.159 f  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[31]_i_6/O
                         net (fo=1, routed)           0.574     5.733    design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[31]_i_6_n_0
    SLICE_X105Y30        LUT6 (Prop_lut6_I0_O)        0.124     5.857 r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[31]_i_3/O
                         net (fo=32, routed)          1.949     7.807    design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[31]_i_3_n_0
    SLICE_X108Y29        LUT6 (Prop_lut6_I1_O)        0.124     7.931 r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[4]_i_1/O
                         net (fo=1, routed)           0.000     7.931    design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[4]_i_1_n_0
    SLICE_X108Y29        FDRE                                         r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         1.689    15.867    design_QB_i/PL_top_level_0/U0/blinky_0/clock
    SLICE_X108Y29        FDRE                                         r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[4]/C
                         clock pessimism              0.294    16.161    
                         clock uncertainty           -0.198    15.963    
    SLICE_X108Y29        FDRE (Setup_fdre_C_D)        0.079    16.042    design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[4]
  -------------------------------------------------------------------
                         required time                         16.042    
                         arrival time                          -7.931    
  -------------------------------------------------------------------
                         slack                                  8.111    

Slack (MET) :             8.136ns  (required time - arrival time)
  Source:                 design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 0.890ns (18.843%)  route 3.833ns (81.157%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 15.871 - 12.999 ) 
    Source Clock Delay      (SCD):    3.162ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         1.868     3.162    design_QB_i/PL_top_level_0/U0/blinky_0/clock
    SLICE_X108Y29        FDRE                                         r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y29        FDRE (Prop_fdre_C_Q)         0.518     3.680 r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[4]/Q
                         net (fo=7, routed)           1.572     5.252    design_QB_i/PL_top_level_0/U0/blinky_0/sel0[4]
    SLICE_X104Y30        LUT4 (Prop_lut4_I0_O)        0.124     5.376 r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[31]_i_10/O
                         net (fo=2, routed)           0.494     5.870    design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[31]_i_10_n_0
    SLICE_X105Y29        LUT4 (Prop_lut4_I2_O)        0.124     5.994 r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[31]_i_4/O
                         net (fo=31, routed)          1.767     7.761    design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[31]_i_4_n_0
    SLICE_X108Y33        LUT6 (Prop_lut6_I2_O)        0.124     7.885 r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[18]_i_1/O
                         net (fo=1, routed)           0.000     7.885    design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[18]_i_1_n_0
    SLICE_X108Y33        FDRE                                         r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         1.693    15.871    design_QB_i/PL_top_level_0/U0/blinky_0/clock
    SLICE_X108Y33        FDRE                                         r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[18]/C
                         clock pessimism              0.271    16.142    
                         clock uncertainty           -0.198    15.944    
    SLICE_X108Y33        FDRE (Setup_fdre_C_D)        0.077    16.021    design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[18]
  -------------------------------------------------------------------
                         required time                         16.021    
                         arrival time                          -7.885    
  -------------------------------------------------------------------
                         slack                                  8.136    

Slack (MET) :             8.147ns  (required time - arrival time)
  Source:                 design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.552ns  (logic 0.890ns (19.550%)  route 3.662ns (80.450%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 15.799 - 12.999 ) 
    Source Clock Delay      (SCD):    3.162ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         1.868     3.162    design_QB_i/PL_top_level_0/U0/blinky_0/clock
    SLICE_X108Y29        FDRE                                         r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y29        FDRE (Prop_fdre_C_Q)         0.518     3.680 r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[4]/Q
                         net (fo=7, routed)           1.572     5.252    design_QB_i/PL_top_level_0/U0/blinky_0/sel0[4]
    SLICE_X104Y30        LUT4 (Prop_lut4_I0_O)        0.124     5.376 r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[31]_i_10/O
                         net (fo=2, routed)           0.494     5.870    design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[31]_i_10_n_0
    SLICE_X105Y29        LUT4 (Prop_lut4_I2_O)        0.124     5.994 r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[31]_i_4/O
                         net (fo=31, routed)          1.596     7.590    design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[31]_i_4_n_0
    SLICE_X105Y35        LUT6 (Prop_lut6_I2_O)        0.124     7.714 r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[31]_i_1/O
                         net (fo=1, routed)           0.000     7.714    design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[31]_i_1_n_0
    SLICE_X105Y35        FDRE                                         r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         1.621    15.799    design_QB_i/PL_top_level_0/U0/blinky_0/clock
    SLICE_X105Y35        FDRE                                         r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[31]/C
                         clock pessimism              0.230    16.029    
                         clock uncertainty           -0.198    15.831    
    SLICE_X105Y35        FDRE (Setup_fdre_C_D)        0.031    15.862    design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[31]
  -------------------------------------------------------------------
                         required time                         15.862    
                         arrival time                          -7.714    
  -------------------------------------------------------------------
                         slack                                  8.147    

Slack (MET) :             8.198ns  (required time - arrival time)
  Source:                 design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 0.890ns (19.461%)  route 3.683ns (80.539%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 15.872 - 12.999 ) 
    Source Clock Delay      (SCD):    3.162ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         1.868     3.162    design_QB_i/PL_top_level_0/U0/blinky_0/clock
    SLICE_X108Y29        FDRE                                         r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y29        FDRE (Prop_fdre_C_Q)         0.518     3.680 r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[4]/Q
                         net (fo=7, routed)           1.355     5.035    design_QB_i/PL_top_level_0/U0/blinky_0/sel0[4]
    SLICE_X104Y30        LUT6 (Prop_lut6_I0_O)        0.124     5.159 f  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[31]_i_6/O
                         net (fo=1, routed)           0.574     5.733    design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[31]_i_6_n_0
    SLICE_X105Y30        LUT6 (Prop_lut6_I0_O)        0.124     5.857 r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[31]_i_3/O
                         net (fo=32, routed)          1.754     7.611    design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[31]_i_3_n_0
    SLICE_X110Y32        LUT6 (Prop_lut6_I1_O)        0.124     7.735 r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[13]_i_1/O
                         net (fo=1, routed)           0.000     7.735    design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[13]_i_1_n_0
    SLICE_X110Y32        FDRE                                         r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         1.694    15.872    design_QB_i/PL_top_level_0/U0/blinky_0/clock
    SLICE_X110Y32        FDRE                                         r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[13]/C
                         clock pessimism              0.230    16.102    
                         clock uncertainty           -0.198    15.904    
    SLICE_X110Y32        FDRE (Setup_fdre_C_D)        0.029    15.933    design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[13]
  -------------------------------------------------------------------
                         required time                         15.933    
                         arrival time                          -7.735    
  -------------------------------------------------------------------
                         slack                                  8.198    

Slack (MET) :             8.207ns  (required time - arrival time)
  Source:                 design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 0.890ns (19.492%)  route 3.676ns (80.508%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 15.872 - 12.999 ) 
    Source Clock Delay      (SCD):    3.162ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         1.868     3.162    design_QB_i/PL_top_level_0/U0/blinky_0/clock
    SLICE_X108Y29        FDRE                                         r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y29        FDRE (Prop_fdre_C_Q)         0.518     3.680 r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[4]/Q
                         net (fo=7, routed)           1.355     5.035    design_QB_i/PL_top_level_0/U0/blinky_0/sel0[4]
    SLICE_X104Y30        LUT6 (Prop_lut6_I0_O)        0.124     5.159 f  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[31]_i_6/O
                         net (fo=1, routed)           0.574     5.733    design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[31]_i_6_n_0
    SLICE_X105Y30        LUT6 (Prop_lut6_I0_O)        0.124     5.857 r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[31]_i_3/O
                         net (fo=32, routed)          1.746     7.604    design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[31]_i_3_n_0
    SLICE_X110Y32        LUT6 (Prop_lut6_I1_O)        0.124     7.728 r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[14]_i_1/O
                         net (fo=1, routed)           0.000     7.728    design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[14]_i_1_n_0
    SLICE_X110Y32        FDRE                                         r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         1.694    15.872    design_QB_i/PL_top_level_0/U0/blinky_0/clock
    SLICE_X110Y32        FDRE                                         r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[14]/C
                         clock pessimism              0.230    16.102    
                         clock uncertainty           -0.198    15.904    
    SLICE_X110Y32        FDRE (Setup_fdre_C_D)        0.031    15.935    design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[14]
  -------------------------------------------------------------------
                         required time                         15.935    
                         arrival time                          -7.728    
  -------------------------------------------------------------------
                         slack                                  8.207    

Slack (MET) :             8.246ns  (required time - arrival time)
  Source:                 design_QB_i/PL_top_level_0/U0/blinky_0/timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_QB_i/PL_top_level_0/U0/blinky_0/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 2.419ns (53.503%)  route 2.102ns (46.497%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 15.874 - 12.999 ) 
    Source Clock Delay      (SCD):    3.168ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         1.874     3.168    design_QB_i/PL_top_level_0/U0/blinky_0/clock
    SLICE_X108Y34        FDRE                                         r  design_QB_i/PL_top_level_0/U0/blinky_0/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y34        FDRE (Prop_fdre_C_Q)         0.518     3.686 r  design_QB_i/PL_top_level_0/U0/blinky_0/timer_reg[0]/Q
                         net (fo=34, routed)          1.271     4.957    design_QB_i/PL_top_level_0/U0/blinky_0/timer_reg_n_0_[0]
    SLICE_X109Y28        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.537 r  design_QB_i/PL_top_level_0/U0/blinky_0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.537    design_QB_i/PL_top_level_0/U0/blinky_0/minusOp_carry_n_0
    SLICE_X109Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  design_QB_i/PL_top_level_0/U0/blinky_0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.651    design_QB_i/PL_top_level_0/U0/blinky_0/minusOp_carry__0_n_0
    SLICE_X109Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  design_QB_i/PL_top_level_0/U0/blinky_0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.765    design_QB_i/PL_top_level_0/U0/blinky_0/minusOp_carry__1_n_0
    SLICE_X109Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  design_QB_i/PL_top_level_0/U0/blinky_0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.879    design_QB_i/PL_top_level_0/U0/blinky_0/minusOp_carry__2_n_0
    SLICE_X109Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  design_QB_i/PL_top_level_0/U0/blinky_0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.993    design_QB_i/PL_top_level_0/U0/blinky_0/minusOp_carry__3_n_0
    SLICE_X109Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  design_QB_i/PL_top_level_0/U0/blinky_0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.107    design_QB_i/PL_top_level_0/U0/blinky_0/minusOp_carry__4_n_0
    SLICE_X109Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.221 r  design_QB_i/PL_top_level_0/U0/blinky_0/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.221    design_QB_i/PL_top_level_0/U0/blinky_0/minusOp_carry__5_n_0
    SLICE_X109Y35        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.555 r  design_QB_i/PL_top_level_0/U0/blinky_0/minusOp_carry__6/O[1]
                         net (fo=1, routed)           0.831     7.386    design_QB_i/PL_top_level_0/U0/blinky_0/minusOp_carry__6_n_6
    SLICE_X111Y34        LUT5 (Prop_lut5_I4_O)        0.303     7.689 r  design_QB_i/PL_top_level_0/U0/blinky_0/timer[30]_i_1__2/O
                         net (fo=1, routed)           0.000     7.689    design_QB_i/PL_top_level_0/U0/blinky_0/timer[30]
    SLICE_X111Y34        FDRE                                         r  design_QB_i/PL_top_level_0/U0/blinky_0/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         1.696    15.874    design_QB_i/PL_top_level_0/U0/blinky_0/clock
    SLICE_X111Y34        FDRE                                         r  design_QB_i/PL_top_level_0/U0/blinky_0/timer_reg[30]/C
                         clock pessimism              0.230    16.104    
                         clock uncertainty           -0.198    15.906    
    SLICE_X111Y34        FDRE (Setup_fdre_C_D)        0.029    15.935    design_QB_i/PL_top_level_0/U0/blinky_0/timer_reg[30]
  -------------------------------------------------------------------
                         required time                         15.935    
                         arrival time                          -7.689    
  -------------------------------------------------------------------
                         slack                                  8.246    

Slack (MET) :             8.262ns  (required time - arrival time)
  Source:                 design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 0.890ns (19.740%)  route 3.619ns (80.260%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.871ns = ( 15.870 - 12.999 ) 
    Source Clock Delay      (SCD):    3.162ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         1.868     3.162    design_QB_i/PL_top_level_0/U0/blinky_0/clock
    SLICE_X108Y29        FDRE                                         r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y29        FDRE (Prop_fdre_C_Q)         0.518     3.680 r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[4]/Q
                         net (fo=7, routed)           1.355     5.035    design_QB_i/PL_top_level_0/U0/blinky_0/sel0[4]
    SLICE_X104Y30        LUT6 (Prop_lut6_I0_O)        0.124     5.159 f  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[31]_i_6/O
                         net (fo=1, routed)           0.574     5.733    design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[31]_i_6_n_0
    SLICE_X105Y30        LUT6 (Prop_lut6_I0_O)        0.124     5.857 r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[31]_i_3/O
                         net (fo=32, routed)          1.689     7.547    design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[31]_i_3_n_0
    SLICE_X110Y31        LUT6 (Prop_lut6_I1_O)        0.124     7.671 r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[9]_i_1/O
                         net (fo=1, routed)           0.000     7.671    design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[9]_i_1_n_0
    SLICE_X110Y31        FDRE                                         r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         1.692    15.870    design_QB_i/PL_top_level_0/U0/blinky_0/clock
    SLICE_X110Y31        FDRE                                         r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[9]/C
                         clock pessimism              0.230    16.100    
                         clock uncertainty           -0.198    15.902    
    SLICE_X110Y31        FDRE (Setup_fdre_C_D)        0.031    15.933    design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[9]
  -------------------------------------------------------------------
                         required time                         15.933    
                         arrival time                          -7.671    
  -------------------------------------------------------------------
                         slack                                  8.262    

Slack (MET) :             8.264ns  (required time - arrival time)
  Source:                 design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.510ns  (logic 0.890ns (19.733%)  route 3.620ns (80.267%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 15.875 - 12.999 ) 
    Source Clock Delay      (SCD):    3.162ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         1.868     3.162    design_QB_i/PL_top_level_0/U0/blinky_0/clock
    SLICE_X108Y29        FDRE                                         r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y29        FDRE (Prop_fdre_C_Q)         0.518     3.680 r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[4]/Q
                         net (fo=7, routed)           1.572     5.252    design_QB_i/PL_top_level_0/U0/blinky_0/sel0[4]
    SLICE_X104Y30        LUT4 (Prop_lut4_I0_O)        0.124     5.376 r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[31]_i_10/O
                         net (fo=2, routed)           0.494     5.870    design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[31]_i_10_n_0
    SLICE_X105Y29        LUT4 (Prop_lut4_I2_O)        0.124     5.994 r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[31]_i_4/O
                         net (fo=31, routed)          1.554     7.548    design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[31]_i_4_n_0
    SLICE_X110Y35        LUT6 (Prop_lut6_I2_O)        0.124     7.672 r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[28]_i_1/O
                         net (fo=1, routed)           0.000     7.672    design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val[28]_i_1_n_0
    SLICE_X110Y35        FDRE                                         r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         1.697    15.875    design_QB_i/PL_top_level_0/U0/blinky_0/clock
    SLICE_X110Y35        FDRE                                         r  design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[28]/C
                         clock pessimism              0.230    16.105    
                         clock uncertainty           -0.198    15.907    
    SLICE_X110Y35        FDRE (Setup_fdre_C_D)        0.029    15.936    design_QB_i/PL_top_level_0/U0/blinky_0/PWM_val_reg[28]
  -------------------------------------------------------------------
                         required time                         15.936    
                         arrival time                          -7.672    
  -------------------------------------------------------------------
                         slack                                  8.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_QB_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_QB_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         0.602     0.938    design_QB_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X99Y23         FDRE                                         r  design_QB_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y23         FDRE (Prop_fdre_C_Q)         0.141     1.079 r  design_QB_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.134    design_QB_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X99Y23         FDRE                                         r  design_QB_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         0.868     1.234    design_QB_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X99Y23         FDRE                                         r  design_QB_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.296     0.938    
    SLICE_X99Y23         FDRE (Hold_fdre_C_D)         0.075     1.013    design_QB_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_QB_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_QB_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         0.602     0.938    design_QB_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X99Y23         FDRE                                         r  design_QB_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y23         FDRE (Prop_fdre_C_Q)         0.141     1.079 r  design_QB_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067     1.146    design_QB_i/proc_sys_reset_0/U0/EXT_LPF/p_1_in
    SLICE_X99Y23         FDRE                                         r  design_QB_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         0.868     1.234    design_QB_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X99Y23         FDRE                                         r  design_QB_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism             -0.296     0.938    
    SLICE_X99Y23         FDRE (Hold_fdre_C_D)         0.078     1.016    design_QB_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_QB_i/PL_top_level_0/U0/debouncer_1/event_cycle_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_QB_i/PL_top_level_0/U0/debouncer_1/event_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         0.608     0.944    design_QB_i/PL_top_level_0/U0/debouncer_1/clock
    SLICE_X99Y32         FDRE                                         r  design_QB_i/PL_top_level_0/U0/debouncer_1/event_cycle_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y32         FDRE (Prop_fdre_C_Q)         0.141     1.085 f  design_QB_i/PL_top_level_0/U0/debouncer_1/event_cycle_cnt_reg[0]/Q
                         net (fo=5, routed)           0.099     1.184    design_QB_i/PL_top_level_0/U0/debouncer_1/event_cycle_cnt_reg[0]
    SLICE_X98Y32         LUT6 (Prop_lut6_I3_O)        0.045     1.229 r  design_QB_i/PL_top_level_0/U0/debouncer_1/event_en_i_1/O
                         net (fo=1, routed)           0.000     1.229    design_QB_i/PL_top_level_0/U0/debouncer_1/event_en_i_1_n_0
    SLICE_X98Y32         FDRE                                         r  design_QB_i/PL_top_level_0/U0/debouncer_1/event_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         0.875     1.241    design_QB_i/PL_top_level_0/U0/debouncer_1/clock
    SLICE_X98Y32         FDRE                                         r  design_QB_i/PL_top_level_0/U0/debouncer_1/event_en_reg/C
                         clock pessimism             -0.284     0.957    
    SLICE_X98Y32         FDRE (Hold_fdre_C_D)         0.120     1.077    design_QB_i/PL_top_level_0/U0/debouncer_1/event_en_reg
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_QB_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_QB_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.937ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         0.601     0.937    design_QB_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X96Y23         FDRE                                         r  design_QB_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y23         FDRE (Prop_fdre_C_Q)         0.164     1.100 r  design_QB_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.156    design_QB_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X96Y23         FDRE                                         r  design_QB_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         0.868     1.234    design_QB_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X96Y23         FDRE                                         r  design_QB_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.297     0.937    
    SLICE_X96Y23         FDRE (Hold_fdre_C_D)         0.060     0.997    design_QB_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_QB_i/PL_top_level_0/U0/debouncer_2/glitchy_in_R_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_QB_i/PL_top_level_0/U0/debouncer_2/glitchy_in_RR_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         0.604     0.940    design_QB_i/PL_top_level_0/U0/debouncer_2/clock
    SLICE_X93Y30         FDRE                                         r  design_QB_i/PL_top_level_0/U0/debouncer_2/glitchy_in_R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y30         FDRE (Prop_fdre_C_Q)         0.141     1.081 r  design_QB_i/PL_top_level_0/U0/debouncer_2/glitchy_in_R_reg/Q
                         net (fo=1, routed)           0.110     1.191    design_QB_i/PL_top_level_0/U0/debouncer_2/glitchy_in_R_reg_n_0
    SLICE_X93Y29         FDRE                                         r  design_QB_i/PL_top_level_0/U0/debouncer_2/glitchy_in_RR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         0.871     1.237    design_QB_i/PL_top_level_0/U0/debouncer_2/clock
    SLICE_X93Y29         FDRE                                         r  design_QB_i/PL_top_level_0/U0/debouncer_2/glitchy_in_RR_reg/C
                         clock pessimism             -0.284     0.953    
    SLICE_X93Y29         FDRE (Hold_fdre_C_D)         0.075     1.028    design_QB_i/PL_top_level_0/U0/debouncer_2/glitchy_in_RR_reg
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_QB_i/PL_top_level_0/U0/debouncer_2/event_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_QB_i/PL_top_level_0/U0/debouncer_2/event_cycle_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.704%)  route 0.115ns (38.296%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         0.603     0.939    design_QB_i/PL_top_level_0/U0/debouncer_2/clock
    SLICE_X93Y29         FDRE                                         r  design_QB_i/PL_top_level_0/U0/debouncer_2/event_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y29         FDRE (Prop_fdre_C_Q)         0.141     1.080 f  design_QB_i/PL_top_level_0/U0/debouncer_2/event_en_reg/Q
                         net (fo=6, routed)           0.115     1.195    design_QB_i/PL_top_level_0/U0/debouncer_2/PB_R_event
    SLICE_X92Y29         LUT5 (Prop_lut5_I2_O)        0.045     1.240 r  design_QB_i/PL_top_level_0/U0/debouncer_2/event_cycle_cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.240    design_QB_i/PL_top_level_0/U0/debouncer_2/p_0_in__0[1]
    SLICE_X92Y29         FDRE                                         r  design_QB_i/PL_top_level_0/U0/debouncer_2/event_cycle_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         0.871     1.237    design_QB_i/PL_top_level_0/U0/debouncer_2/clock
    SLICE_X92Y29         FDRE                                         r  design_QB_i/PL_top_level_0/U0/debouncer_2/event_cycle_cnt_reg[1]/C
                         clock pessimism             -0.285     0.952    
    SLICE_X92Y29         FDRE (Hold_fdre_C_D)         0.121     1.073    design_QB_i/PL_top_level_0/U0/debouncer_2/event_cycle_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_QB_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_QB_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.226ns (81.235%)  route 0.052ns (18.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         0.602     0.938    design_QB_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X99Y23         FDRE                                         r  design_QB_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y23         FDRE (Prop_fdre_C_Q)         0.128     1.066 r  design_QB_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.052     1.118    design_QB_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_lpf[0]
    SLICE_X99Y23         LUT5 (Prop_lut5_I4_O)        0.098     1.216 r  design_QB_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     1.216    design_QB_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X99Y23         FDRE                                         r  design_QB_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         0.868     1.234    design_QB_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X99Y23         FDRE                                         r  design_QB_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.296     0.938    
    SLICE_X99Y23         FDRE (Hold_fdre_C_D)         0.092     1.030    design_QB_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_QB_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_QB_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.524%)  route 0.083ns (28.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         0.603     0.939    design_QB_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X94Y22         FDRE                                         r  design_QB_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y22         FDRE (Prop_fdre_C_Q)         0.164     1.103 r  design_QB_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.083     1.186    design_QB_i/proc_sys_reset_0/U0/SEQ/seq_cnt[0]
    SLICE_X95Y22         LUT4 (Prop_lut4_I1_O)        0.045     1.231 r  design_QB_i/proc_sys_reset_0/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000     1.231    design_QB_i/proc_sys_reset_0/U0/SEQ/pr_dec0__0
    SLICE_X95Y22         FDRE                                         r  design_QB_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         0.870     1.236    design_QB_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X95Y22         FDRE                                         r  design_QB_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism             -0.284     0.952    
    SLICE_X95Y22         FDRE (Hold_fdre_C_D)         0.092     1.044    design_QB_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_QB_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_QB_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.937ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         0.601     0.937    design_QB_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X96Y23         FDRE                                         r  design_QB_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y23         FDRE (Prop_fdre_C_Q)         0.164     1.100 r  design_QB_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.116     1.217    design_QB_i/proc_sys_reset_0/U0/EXT_LPF/p_3_in6_in
    SLICE_X97Y23         FDRE                                         r  design_QB_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         0.868     1.234    design_QB_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X97Y23         FDRE                                         r  design_QB_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism             -0.284     0.950    
    SLICE_X97Y23         FDRE (Hold_fdre_C_D)         0.075     1.025    design_QB_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_QB_i/PL_top_level_0/U0/debouncer_2/event_cycle_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_QB_i/PL_top_level_0/U0/debouncer_2/event_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.908%)  route 0.094ns (31.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         0.603     0.939    design_QB_i/PL_top_level_0/U0/debouncer_2/clock
    SLICE_X92Y29         FDRE                                         r  design_QB_i/PL_top_level_0/U0/debouncer_2/event_cycle_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y29         FDRE (Prop_fdre_C_Q)         0.164     1.103 f  design_QB_i/PL_top_level_0/U0/debouncer_2/event_cycle_cnt_reg[0]/Q
                         net (fo=5, routed)           0.094     1.197    design_QB_i/PL_top_level_0/U0/debouncer_2/event_cycle_cnt_reg[0]
    SLICE_X93Y29         LUT6 (Prop_lut6_I3_O)        0.045     1.242 r  design_QB_i/PL_top_level_0/U0/debouncer_2/event_en_i_1__0/O
                         net (fo=1, routed)           0.000     1.242    design_QB_i/PL_top_level_0/U0/debouncer_2/event_en_i_1__0_n_0
    SLICE_X93Y29         FDRE                                         r  design_QB_i/PL_top_level_0/U0/debouncer_2/event_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         0.871     1.237    design_QB_i/PL_top_level_0/U0/debouncer_2/clock
    SLICE_X93Y29         FDRE                                         r  design_QB_i/PL_top_level_0/U0/debouncer_2/event_en_reg/C
                         clock pessimism             -0.285     0.952    
    SLICE_X93Y29         FDRE (Hold_fdre_C_D)         0.091     1.043    design_QB_i/PL_top_level_0/U0/debouncer_2/event_en_reg
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 6.499 }
Period(ns):         12.999
Sources:            { design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         12.999      10.844     BUFGCTRL_X0Y16  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C      n/a            1.000         12.999      11.999     SLICE_X103Y34   design_QB_i/PL_top_level_0/U0/LED_reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         12.999      11.999     SLICE_X103Y34   design_QB_i/PL_top_level_0/U0/LED_reg_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         12.999      11.999     SLICE_X103Y34   design_QB_i/PL_top_level_0/U0/LED_reg_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         12.999      11.999     SLICE_X103Y34   design_QB_i/PL_top_level_0/U0/LED_reg_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         12.999      11.999     SLICE_X103Y34   design_QB_i/PL_top_level_0/U0/LED_reg_reg[4]/C
Min Period        n/a     FDCE/C      n/a            1.000         12.999      11.999     SLICE_X103Y34   design_QB_i/PL_top_level_0/U0/LED_reg_reg[5]/C
Min Period        n/a     FDCE/C      n/a            1.000         12.999      11.999     SLICE_X103Y34   design_QB_i/PL_top_level_0/U0/LED_reg_reg[6]/C
Min Period        n/a     FDCE/C      n/a            1.000         12.999      11.999     SLICE_X103Y34   design_QB_i/PL_top_level_0/U0/LED_reg_reg[7]/C
Min Period        n/a     FDCE/C      n/a            1.000         12.999      11.999     SLICE_X100Y32   design_QB_i/PL_top_level_0/U0/MUX_pos_reg[0]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X98Y23    design_QB_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         6.500       5.520      SLICE_X98Y23    design_QB_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         6.499       5.999      SLICE_X110Y34   design_QB_i/PL_top_level_0/U0/blinky_0/timer_reg[25]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         6.499       5.999      SLICE_X110Y34   design_QB_i/PL_top_level_0/U0/blinky_0/timer_reg[26]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         6.499       5.999      SLICE_X111Y34   design_QB_i/PL_top_level_0/U0/blinky_0/timer_reg[30]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         6.499       5.999      SLICE_X111Y34   design_QB_i/PL_top_level_0/U0/blinky_0/timer_reg[31]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         6.499       5.999      SLICE_X112Y34   design_QB_i/PL_top_level_0/U0/vesa_0/vesa_core_0/h_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         6.499       5.999      SLICE_X112Y34   design_QB_i/PL_top_level_0/U0/vesa_0/vesa_core_0/h_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         6.499       5.999      SLICE_X112Y34   design_QB_i/PL_top_level_0/U0/vesa_0/vesa_core_0/h_counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         6.499       5.999      SLICE_X112Y34   design_QB_i/PL_top_level_0/U0/vesa_0/vesa_core_0/h_counter_reg[9]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         6.499       5.519      SLICE_X98Y23    design_QB_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         6.500       5.520      SLICE_X98Y23    design_QB_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    FDRE/C      n/a            0.500         6.499       5.999      SLICE_X96Y28    design_QB_i/PL_top_level_0/U0/debouncer_1/out_tmp_reg/C
High Pulse Width  Fast    FDSE/C      n/a            0.500         6.499       5.999      SLICE_X96Y22    design_QB_i/proc_sys_reset_0/U0/SEQ/Core_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         6.499       5.999      SLICE_X103Y26   design_QB_i/PL_top_level_0/U0/blinky_0/PWM_presc_cnt_reg[8]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         6.499       5.999      SLICE_X103Y26   design_QB_i/PL_top_level_0/U0/blinky_0/PWM_presc_cnt_reg[9]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         6.499       5.999      SLICE_X94Y22    design_QB_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         6.499       5.999      SLICE_X94Y22    design_QB_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         6.499       5.999      SLICE_X94Y22    design_QB_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         6.499       5.999      SLICE_X94Y22    design_QB_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       10.233ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.864ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.233ns  (required time - arrival time)
  Source:                 design_QB_i/PL_top_level_0/U0/reset_int_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_QB_i/PL_top_level_0/U0/LED_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 0.478ns (24.708%)  route 1.457ns (75.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 15.797 - 12.999 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         1.785     3.079    design_QB_i/PL_top_level_0/U0/clock
    SLICE_X98Y27         FDSE                                         r  design_QB_i/PL_top_level_0/U0/reset_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y27         FDSE (Prop_fdse_C_Q)         0.478     3.557 f  design_QB_i/PL_top_level_0/U0/reset_int_reg/Q
                         net (fo=86, routed)          1.457     5.014    design_QB_i/PL_top_level_0/U0/reset_int
    SLICE_X103Y34        FDCE                                         f  design_QB_i/PL_top_level_0/U0/LED_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         1.619    15.797    design_QB_i/PL_top_level_0/U0/clock
    SLICE_X103Y34        FDCE                                         r  design_QB_i/PL_top_level_0/U0/LED_reg_reg[0]/C
                         clock pessimism              0.230    16.027    
                         clock uncertainty           -0.198    15.829    
    SLICE_X103Y34        FDCE (Recov_fdce_C_CLR)     -0.582    15.247    design_QB_i/PL_top_level_0/U0/LED_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.247    
                         arrival time                          -5.014    
  -------------------------------------------------------------------
                         slack                                 10.233    

Slack (MET) :             10.233ns  (required time - arrival time)
  Source:                 design_QB_i/PL_top_level_0/U0/reset_int_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_QB_i/PL_top_level_0/U0/LED_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 0.478ns (24.708%)  route 1.457ns (75.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 15.797 - 12.999 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         1.785     3.079    design_QB_i/PL_top_level_0/U0/clock
    SLICE_X98Y27         FDSE                                         r  design_QB_i/PL_top_level_0/U0/reset_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y27         FDSE (Prop_fdse_C_Q)         0.478     3.557 f  design_QB_i/PL_top_level_0/U0/reset_int_reg/Q
                         net (fo=86, routed)          1.457     5.014    design_QB_i/PL_top_level_0/U0/reset_int
    SLICE_X103Y34        FDCE                                         f  design_QB_i/PL_top_level_0/U0/LED_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         1.619    15.797    design_QB_i/PL_top_level_0/U0/clock
    SLICE_X103Y34        FDCE                                         r  design_QB_i/PL_top_level_0/U0/LED_reg_reg[1]/C
                         clock pessimism              0.230    16.027    
                         clock uncertainty           -0.198    15.829    
    SLICE_X103Y34        FDCE (Recov_fdce_C_CLR)     -0.582    15.247    design_QB_i/PL_top_level_0/U0/LED_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.247    
                         arrival time                          -5.014    
  -------------------------------------------------------------------
                         slack                                 10.233    

Slack (MET) :             10.233ns  (required time - arrival time)
  Source:                 design_QB_i/PL_top_level_0/U0/reset_int_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_QB_i/PL_top_level_0/U0/LED_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 0.478ns (24.708%)  route 1.457ns (75.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 15.797 - 12.999 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         1.785     3.079    design_QB_i/PL_top_level_0/U0/clock
    SLICE_X98Y27         FDSE                                         r  design_QB_i/PL_top_level_0/U0/reset_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y27         FDSE (Prop_fdse_C_Q)         0.478     3.557 f  design_QB_i/PL_top_level_0/U0/reset_int_reg/Q
                         net (fo=86, routed)          1.457     5.014    design_QB_i/PL_top_level_0/U0/reset_int
    SLICE_X103Y34        FDCE                                         f  design_QB_i/PL_top_level_0/U0/LED_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         1.619    15.797    design_QB_i/PL_top_level_0/U0/clock
    SLICE_X103Y34        FDCE                                         r  design_QB_i/PL_top_level_0/U0/LED_reg_reg[2]/C
                         clock pessimism              0.230    16.027    
                         clock uncertainty           -0.198    15.829    
    SLICE_X103Y34        FDCE (Recov_fdce_C_CLR)     -0.582    15.247    design_QB_i/PL_top_level_0/U0/LED_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.247    
                         arrival time                          -5.014    
  -------------------------------------------------------------------
                         slack                                 10.233    

Slack (MET) :             10.233ns  (required time - arrival time)
  Source:                 design_QB_i/PL_top_level_0/U0/reset_int_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_QB_i/PL_top_level_0/U0/LED_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 0.478ns (24.708%)  route 1.457ns (75.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 15.797 - 12.999 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         1.785     3.079    design_QB_i/PL_top_level_0/U0/clock
    SLICE_X98Y27         FDSE                                         r  design_QB_i/PL_top_level_0/U0/reset_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y27         FDSE (Prop_fdse_C_Q)         0.478     3.557 f  design_QB_i/PL_top_level_0/U0/reset_int_reg/Q
                         net (fo=86, routed)          1.457     5.014    design_QB_i/PL_top_level_0/U0/reset_int
    SLICE_X103Y34        FDCE                                         f  design_QB_i/PL_top_level_0/U0/LED_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         1.619    15.797    design_QB_i/PL_top_level_0/U0/clock
    SLICE_X103Y34        FDCE                                         r  design_QB_i/PL_top_level_0/U0/LED_reg_reg[3]/C
                         clock pessimism              0.230    16.027    
                         clock uncertainty           -0.198    15.829    
    SLICE_X103Y34        FDCE (Recov_fdce_C_CLR)     -0.582    15.247    design_QB_i/PL_top_level_0/U0/LED_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.247    
                         arrival time                          -5.014    
  -------------------------------------------------------------------
                         slack                                 10.233    

Slack (MET) :             10.233ns  (required time - arrival time)
  Source:                 design_QB_i/PL_top_level_0/U0/reset_int_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_QB_i/PL_top_level_0/U0/LED_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 0.478ns (24.708%)  route 1.457ns (75.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 15.797 - 12.999 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         1.785     3.079    design_QB_i/PL_top_level_0/U0/clock
    SLICE_X98Y27         FDSE                                         r  design_QB_i/PL_top_level_0/U0/reset_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y27         FDSE (Prop_fdse_C_Q)         0.478     3.557 f  design_QB_i/PL_top_level_0/U0/reset_int_reg/Q
                         net (fo=86, routed)          1.457     5.014    design_QB_i/PL_top_level_0/U0/reset_int
    SLICE_X103Y34        FDCE                                         f  design_QB_i/PL_top_level_0/U0/LED_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         1.619    15.797    design_QB_i/PL_top_level_0/U0/clock
    SLICE_X103Y34        FDCE                                         r  design_QB_i/PL_top_level_0/U0/LED_reg_reg[4]/C
                         clock pessimism              0.230    16.027    
                         clock uncertainty           -0.198    15.829    
    SLICE_X103Y34        FDCE (Recov_fdce_C_CLR)     -0.582    15.247    design_QB_i/PL_top_level_0/U0/LED_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.247    
                         arrival time                          -5.014    
  -------------------------------------------------------------------
                         slack                                 10.233    

Slack (MET) :             10.233ns  (required time - arrival time)
  Source:                 design_QB_i/PL_top_level_0/U0/reset_int_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_QB_i/PL_top_level_0/U0/LED_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 0.478ns (24.708%)  route 1.457ns (75.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 15.797 - 12.999 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         1.785     3.079    design_QB_i/PL_top_level_0/U0/clock
    SLICE_X98Y27         FDSE                                         r  design_QB_i/PL_top_level_0/U0/reset_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y27         FDSE (Prop_fdse_C_Q)         0.478     3.557 f  design_QB_i/PL_top_level_0/U0/reset_int_reg/Q
                         net (fo=86, routed)          1.457     5.014    design_QB_i/PL_top_level_0/U0/reset_int
    SLICE_X103Y34        FDCE                                         f  design_QB_i/PL_top_level_0/U0/LED_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         1.619    15.797    design_QB_i/PL_top_level_0/U0/clock
    SLICE_X103Y34        FDCE                                         r  design_QB_i/PL_top_level_0/U0/LED_reg_reg[5]/C
                         clock pessimism              0.230    16.027    
                         clock uncertainty           -0.198    15.829    
    SLICE_X103Y34        FDCE (Recov_fdce_C_CLR)     -0.582    15.247    design_QB_i/PL_top_level_0/U0/LED_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.247    
                         arrival time                          -5.014    
  -------------------------------------------------------------------
                         slack                                 10.233    

Slack (MET) :             10.233ns  (required time - arrival time)
  Source:                 design_QB_i/PL_top_level_0/U0/reset_int_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_QB_i/PL_top_level_0/U0/LED_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 0.478ns (24.708%)  route 1.457ns (75.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 15.797 - 12.999 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         1.785     3.079    design_QB_i/PL_top_level_0/U0/clock
    SLICE_X98Y27         FDSE                                         r  design_QB_i/PL_top_level_0/U0/reset_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y27         FDSE (Prop_fdse_C_Q)         0.478     3.557 f  design_QB_i/PL_top_level_0/U0/reset_int_reg/Q
                         net (fo=86, routed)          1.457     5.014    design_QB_i/PL_top_level_0/U0/reset_int
    SLICE_X103Y34        FDCE                                         f  design_QB_i/PL_top_level_0/U0/LED_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         1.619    15.797    design_QB_i/PL_top_level_0/U0/clock
    SLICE_X103Y34        FDCE                                         r  design_QB_i/PL_top_level_0/U0/LED_reg_reg[6]/C
                         clock pessimism              0.230    16.027    
                         clock uncertainty           -0.198    15.829    
    SLICE_X103Y34        FDCE (Recov_fdce_C_CLR)     -0.582    15.247    design_QB_i/PL_top_level_0/U0/LED_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.247    
                         arrival time                          -5.014    
  -------------------------------------------------------------------
                         slack                                 10.233    

Slack (MET) :             10.233ns  (required time - arrival time)
  Source:                 design_QB_i/PL_top_level_0/U0/reset_int_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_QB_i/PL_top_level_0/U0/LED_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 0.478ns (24.708%)  route 1.457ns (75.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 15.797 - 12.999 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         1.785     3.079    design_QB_i/PL_top_level_0/U0/clock
    SLICE_X98Y27         FDSE                                         r  design_QB_i/PL_top_level_0/U0/reset_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y27         FDSE (Prop_fdse_C_Q)         0.478     3.557 f  design_QB_i/PL_top_level_0/U0/reset_int_reg/Q
                         net (fo=86, routed)          1.457     5.014    design_QB_i/PL_top_level_0/U0/reset_int
    SLICE_X103Y34        FDCE                                         f  design_QB_i/PL_top_level_0/U0/LED_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         1.619    15.797    design_QB_i/PL_top_level_0/U0/clock
    SLICE_X103Y34        FDCE                                         r  design_QB_i/PL_top_level_0/U0/LED_reg_reg[7]/C
                         clock pessimism              0.230    16.027    
                         clock uncertainty           -0.198    15.829    
    SLICE_X103Y34        FDCE (Recov_fdce_C_CLR)     -0.582    15.247    design_QB_i/PL_top_level_0/U0/LED_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.247    
                         arrival time                          -5.014    
  -------------------------------------------------------------------
                         slack                                 10.233    

Slack (MET) :             10.265ns  (required time - arrival time)
  Source:                 design_QB_i/PL_top_level_0/U0/reset_int_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_QB_i/PL_top_level_0/U0/MUX_pos_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 0.478ns (24.117%)  route 1.504ns (75.883%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 15.795 - 12.999 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         1.785     3.079    design_QB_i/PL_top_level_0/U0/clock
    SLICE_X98Y27         FDSE                                         r  design_QB_i/PL_top_level_0/U0/reset_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y27         FDSE (Prop_fdse_C_Q)         0.478     3.557 f  design_QB_i/PL_top_level_0/U0/reset_int_reg/Q
                         net (fo=86, routed)          1.504     5.061    design_QB_i/PL_top_level_0/U0/reset_int
    SLICE_X100Y32        FDCE                                         f  design_QB_i/PL_top_level_0/U0/MUX_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         1.617    15.795    design_QB_i/PL_top_level_0/U0/clock
    SLICE_X100Y32        FDCE                                         r  design_QB_i/PL_top_level_0/U0/MUX_pos_reg[2]/C
                         clock pessimism              0.267    16.062    
                         clock uncertainty           -0.198    15.864    
    SLICE_X100Y32        FDCE (Recov_fdce_C_CLR)     -0.538    15.326    design_QB_i/PL_top_level_0/U0/MUX_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                          -5.061    
  -------------------------------------------------------------------
                         slack                                 10.265    

Slack (MET) :             10.307ns  (required time - arrival time)
  Source:                 design_QB_i/PL_top_level_0/U0/reset_int_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_QB_i/PL_top_level_0/U0/MUX_pos_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 0.478ns (24.117%)  route 1.504ns (75.883%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 15.795 - 12.999 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         1.785     3.079    design_QB_i/PL_top_level_0/U0/clock
    SLICE_X98Y27         FDSE                                         r  design_QB_i/PL_top_level_0/U0/reset_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y27         FDSE (Prop_fdse_C_Q)         0.478     3.557 f  design_QB_i/PL_top_level_0/U0/reset_int_reg/Q
                         net (fo=86, routed)          1.504     5.061    design_QB_i/PL_top_level_0/U0/reset_int
    SLICE_X100Y32        FDCE                                         f  design_QB_i/PL_top_level_0/U0/MUX_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         1.617    15.795    design_QB_i/PL_top_level_0/U0/clock
    SLICE_X100Y32        FDCE                                         r  design_QB_i/PL_top_level_0/U0/MUX_pos_reg[0]/C
                         clock pessimism              0.267    16.062    
                         clock uncertainty           -0.198    15.864    
    SLICE_X100Y32        FDCE (Recov_fdce_C_CLR)     -0.496    15.368    design_QB_i/PL_top_level_0/U0/MUX_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         15.368    
                         arrival time                          -5.061    
  -------------------------------------------------------------------
                         slack                                 10.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 design_QB_i/PL_top_level_0/U0/reset_int_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_QB_i/PL_top_level_0/U0/LED_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.148ns (19.509%)  route 0.611ns (80.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         0.604     0.940    design_QB_i/PL_top_level_0/U0/clock
    SLICE_X98Y27         FDSE                                         r  design_QB_i/PL_top_level_0/U0/reset_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y27         FDSE (Prop_fdse_C_Q)         0.148     1.088 f  design_QB_i/PL_top_level_0/U0/reset_int_reg/Q
                         net (fo=86, routed)          0.611     1.698    design_QB_i/PL_top_level_0/U0/reset_int
    SLICE_X103Y34        FDCE                                         f  design_QB_i/PL_top_level_0/U0/LED_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         0.878     1.244    design_QB_i/PL_top_level_0/U0/clock
    SLICE_X103Y34        FDCE                                         r  design_QB_i/PL_top_level_0/U0/LED_reg_reg[0]/C
                         clock pessimism             -0.263     0.981    
    SLICE_X103Y34        FDCE (Remov_fdce_C_CLR)     -0.146     0.835    design_QB_i/PL_top_level_0/U0/LED_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 design_QB_i/PL_top_level_0/U0/reset_int_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_QB_i/PL_top_level_0/U0/LED_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.148ns (19.509%)  route 0.611ns (80.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         0.604     0.940    design_QB_i/PL_top_level_0/U0/clock
    SLICE_X98Y27         FDSE                                         r  design_QB_i/PL_top_level_0/U0/reset_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y27         FDSE (Prop_fdse_C_Q)         0.148     1.088 f  design_QB_i/PL_top_level_0/U0/reset_int_reg/Q
                         net (fo=86, routed)          0.611     1.698    design_QB_i/PL_top_level_0/U0/reset_int
    SLICE_X103Y34        FDCE                                         f  design_QB_i/PL_top_level_0/U0/LED_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         0.878     1.244    design_QB_i/PL_top_level_0/U0/clock
    SLICE_X103Y34        FDCE                                         r  design_QB_i/PL_top_level_0/U0/LED_reg_reg[1]/C
                         clock pessimism             -0.263     0.981    
    SLICE_X103Y34        FDCE (Remov_fdce_C_CLR)     -0.146     0.835    design_QB_i/PL_top_level_0/U0/LED_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 design_QB_i/PL_top_level_0/U0/reset_int_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_QB_i/PL_top_level_0/U0/LED_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.148ns (19.509%)  route 0.611ns (80.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         0.604     0.940    design_QB_i/PL_top_level_0/U0/clock
    SLICE_X98Y27         FDSE                                         r  design_QB_i/PL_top_level_0/U0/reset_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y27         FDSE (Prop_fdse_C_Q)         0.148     1.088 f  design_QB_i/PL_top_level_0/U0/reset_int_reg/Q
                         net (fo=86, routed)          0.611     1.698    design_QB_i/PL_top_level_0/U0/reset_int
    SLICE_X103Y34        FDCE                                         f  design_QB_i/PL_top_level_0/U0/LED_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         0.878     1.244    design_QB_i/PL_top_level_0/U0/clock
    SLICE_X103Y34        FDCE                                         r  design_QB_i/PL_top_level_0/U0/LED_reg_reg[2]/C
                         clock pessimism             -0.263     0.981    
    SLICE_X103Y34        FDCE (Remov_fdce_C_CLR)     -0.146     0.835    design_QB_i/PL_top_level_0/U0/LED_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 design_QB_i/PL_top_level_0/U0/reset_int_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_QB_i/PL_top_level_0/U0/LED_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.148ns (19.509%)  route 0.611ns (80.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         0.604     0.940    design_QB_i/PL_top_level_0/U0/clock
    SLICE_X98Y27         FDSE                                         r  design_QB_i/PL_top_level_0/U0/reset_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y27         FDSE (Prop_fdse_C_Q)         0.148     1.088 f  design_QB_i/PL_top_level_0/U0/reset_int_reg/Q
                         net (fo=86, routed)          0.611     1.698    design_QB_i/PL_top_level_0/U0/reset_int
    SLICE_X103Y34        FDCE                                         f  design_QB_i/PL_top_level_0/U0/LED_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         0.878     1.244    design_QB_i/PL_top_level_0/U0/clock
    SLICE_X103Y34        FDCE                                         r  design_QB_i/PL_top_level_0/U0/LED_reg_reg[3]/C
                         clock pessimism             -0.263     0.981    
    SLICE_X103Y34        FDCE (Remov_fdce_C_CLR)     -0.146     0.835    design_QB_i/PL_top_level_0/U0/LED_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 design_QB_i/PL_top_level_0/U0/reset_int_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_QB_i/PL_top_level_0/U0/LED_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.148ns (19.509%)  route 0.611ns (80.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         0.604     0.940    design_QB_i/PL_top_level_0/U0/clock
    SLICE_X98Y27         FDSE                                         r  design_QB_i/PL_top_level_0/U0/reset_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y27         FDSE (Prop_fdse_C_Q)         0.148     1.088 f  design_QB_i/PL_top_level_0/U0/reset_int_reg/Q
                         net (fo=86, routed)          0.611     1.698    design_QB_i/PL_top_level_0/U0/reset_int
    SLICE_X103Y34        FDCE                                         f  design_QB_i/PL_top_level_0/U0/LED_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         0.878     1.244    design_QB_i/PL_top_level_0/U0/clock
    SLICE_X103Y34        FDCE                                         r  design_QB_i/PL_top_level_0/U0/LED_reg_reg[4]/C
                         clock pessimism             -0.263     0.981    
    SLICE_X103Y34        FDCE (Remov_fdce_C_CLR)     -0.146     0.835    design_QB_i/PL_top_level_0/U0/LED_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 design_QB_i/PL_top_level_0/U0/reset_int_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_QB_i/PL_top_level_0/U0/LED_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.148ns (19.509%)  route 0.611ns (80.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         0.604     0.940    design_QB_i/PL_top_level_0/U0/clock
    SLICE_X98Y27         FDSE                                         r  design_QB_i/PL_top_level_0/U0/reset_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y27         FDSE (Prop_fdse_C_Q)         0.148     1.088 f  design_QB_i/PL_top_level_0/U0/reset_int_reg/Q
                         net (fo=86, routed)          0.611     1.698    design_QB_i/PL_top_level_0/U0/reset_int
    SLICE_X103Y34        FDCE                                         f  design_QB_i/PL_top_level_0/U0/LED_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         0.878     1.244    design_QB_i/PL_top_level_0/U0/clock
    SLICE_X103Y34        FDCE                                         r  design_QB_i/PL_top_level_0/U0/LED_reg_reg[5]/C
                         clock pessimism             -0.263     0.981    
    SLICE_X103Y34        FDCE (Remov_fdce_C_CLR)     -0.146     0.835    design_QB_i/PL_top_level_0/U0/LED_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 design_QB_i/PL_top_level_0/U0/reset_int_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_QB_i/PL_top_level_0/U0/LED_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.148ns (19.509%)  route 0.611ns (80.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         0.604     0.940    design_QB_i/PL_top_level_0/U0/clock
    SLICE_X98Y27         FDSE                                         r  design_QB_i/PL_top_level_0/U0/reset_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y27         FDSE (Prop_fdse_C_Q)         0.148     1.088 f  design_QB_i/PL_top_level_0/U0/reset_int_reg/Q
                         net (fo=86, routed)          0.611     1.698    design_QB_i/PL_top_level_0/U0/reset_int
    SLICE_X103Y34        FDCE                                         f  design_QB_i/PL_top_level_0/U0/LED_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         0.878     1.244    design_QB_i/PL_top_level_0/U0/clock
    SLICE_X103Y34        FDCE                                         r  design_QB_i/PL_top_level_0/U0/LED_reg_reg[6]/C
                         clock pessimism             -0.263     0.981    
    SLICE_X103Y34        FDCE (Remov_fdce_C_CLR)     -0.146     0.835    design_QB_i/PL_top_level_0/U0/LED_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 design_QB_i/PL_top_level_0/U0/reset_int_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_QB_i/PL_top_level_0/U0/LED_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.148ns (19.509%)  route 0.611ns (80.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         0.604     0.940    design_QB_i/PL_top_level_0/U0/clock
    SLICE_X98Y27         FDSE                                         r  design_QB_i/PL_top_level_0/U0/reset_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y27         FDSE (Prop_fdse_C_Q)         0.148     1.088 f  design_QB_i/PL_top_level_0/U0/reset_int_reg/Q
                         net (fo=86, routed)          0.611     1.698    design_QB_i/PL_top_level_0/U0/reset_int
    SLICE_X103Y34        FDCE                                         f  design_QB_i/PL_top_level_0/U0/LED_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         0.878     1.244    design_QB_i/PL_top_level_0/U0/clock
    SLICE_X103Y34        FDCE                                         r  design_QB_i/PL_top_level_0/U0/LED_reg_reg[7]/C
                         clock pessimism             -0.263     0.981    
    SLICE_X103Y34        FDCE (Remov_fdce_C_CLR)     -0.146     0.835    design_QB_i/PL_top_level_0/U0/LED_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 design_QB_i/PL_top_level_0/U0/reset_int_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_QB_i/PL_top_level_0/U0/MUX_pos_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.148ns (18.951%)  route 0.633ns (81.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         0.604     0.940    design_QB_i/PL_top_level_0/U0/clock
    SLICE_X98Y27         FDSE                                         r  design_QB_i/PL_top_level_0/U0/reset_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y27         FDSE (Prop_fdse_C_Q)         0.148     1.088 f  design_QB_i/PL_top_level_0/U0/reset_int_reg/Q
                         net (fo=86, routed)          0.633     1.720    design_QB_i/PL_top_level_0/U0/reset_int
    SLICE_X100Y32        FDCE                                         f  design_QB_i/PL_top_level_0/U0/MUX_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         0.875     1.241    design_QB_i/PL_top_level_0/U0/clock
    SLICE_X100Y32        FDCE                                         r  design_QB_i/PL_top_level_0/U0/MUX_pos_reg[0]/C
                         clock pessimism             -0.284     0.958    
    SLICE_X100Y32        FDCE (Remov_fdce_C_CLR)     -0.121     0.837    design_QB_i/PL_top_level_0/U0/MUX_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 design_QB_i/PL_top_level_0/U0/reset_int_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_QB_i/PL_top_level_0/U0/MUX_pos_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.148ns (18.951%)  route 0.633ns (81.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         0.604     0.940    design_QB_i/PL_top_level_0/U0/clock
    SLICE_X98Y27         FDSE                                         r  design_QB_i/PL_top_level_0/U0/reset_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y27         FDSE (Prop_fdse_C_Q)         0.148     1.088 f  design_QB_i/PL_top_level_0/U0/reset_int_reg/Q
                         net (fo=86, routed)          0.633     1.720    design_QB_i/PL_top_level_0/U0/reset_int
    SLICE_X100Y32        FDCE                                         f  design_QB_i/PL_top_level_0/U0/MUX_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_QB_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_QB_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_QB_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=339, routed)         0.875     1.241    design_QB_i/PL_top_level_0/U0/clock
    SLICE_X100Y32        FDCE                                         r  design_QB_i/PL_top_level_0/U0/MUX_pos_reg[1]/C
                         clock pessimism             -0.284     0.958    
    SLICE_X100Y32        FDCE (Remov_fdce_C_CLR)     -0.121     0.837    design_QB_i/PL_top_level_0/U0/MUX_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.884    





