<profile>

<section name = "Vitis HLS Report for 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT'" level="0">
<item name = "Date">Sat Sep 28 22:24:49 2024
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">build_hls</item>
<item name = "Solution">hls (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00 ns, 2.487 ns, 0.96 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">20004, 20004, 0.160 ms, 0.160 ms, 20001, 20001, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- MAT_C_ROWS_INIT_MAT_C_COLS_INIT">20002, 20002, 4, 1, 1, 20000, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 105, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 72, -</column>
<column name="Register">-, -, 53, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_8ns_7ns_8ns_15_4_1_U9">mac_muladd_8ns_7ns_8ns_15_4_1, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln48_1_fu_92_p2">+, 0, 0, 22, 15, 1</column>
<column name="add_ln48_fu_104_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln50_fu_136_p2">+, 0, 0, 15, 8, 1</column>
<column name="icmp_ln48_fu_86_p2">icmp, 0, 0, 22, 15, 15</column>
<column name="icmp_ln50_fu_110_p2">icmp, 0, 0, 15, 8, 7</column>
<column name="select_ln48_1_fu_124_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln48_fu_116_p3">select, 0, 0, 8, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_load">9, 2, 7, 14</column>
<column name="ap_sig_allocacmp_indvar_flatten14_load">9, 2, 15, 30</column>
<column name="ap_sig_allocacmp_j_load">9, 2, 8, 16</column>
<column name="i_fu_46">9, 2, 7, 14</column>
<column name="indvar_flatten14_fu_50">9, 2, 15, 30</column>
<column name="j_fu_42">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="i_fu_46">7, 0, 7, 0</column>
<column name="indvar_flatten14_fu_50">15, 0, 15, 0</column>
<column name="j_fu_42">8, 0, 8, 0</column>
<column name="select_ln48_reg_198">8, 0, 8, 0</column>
<column name="select_ln48_reg_198_pp0_iter1_reg">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT, return value</column>
<column name="MatC_address0">out, 15, ap_memory, MatC, array</column>
<column name="MatC_ce0">out, 1, ap_memory, MatC, array</column>
<column name="MatC_we0">out, 1, ap_memory, MatC, array</column>
<column name="MatC_d0">out, 16, ap_memory, MatC, array</column>
</table>
</item>
</section>
</profile>
