

Microchip Technology PIC18 Macro Assembler V2.00 build -1524193055 
                                                                                                           Sun Dec 09 10:43:34 2018


     1                           
     2                           	; Microchip MPLAB XC8 C Compiler V2.00
     3                           	; Copyright (C) 2018 Microchip Technology Inc.
     4                           
     5                           	; Auto-generated runtime startup code for final link stage.
     6                           
     7                           	;
     8                           	; Compiler options:
     9                           	;
    10                           	; -G --chip=18F45K22 -ODebug.cof main.p1 RUTINE~1.p1
    11                           	;
    12                           
    13                           
    14                           	processor	18F45K22
    15                           
    16                           	GLOBAL	_main,start
    17                           	FNROOT	_main
    18                           
    19  0000                     
    20                           	psect	config,class=CONFIG,delta=1,noexec
    21                           	psect	idloc,class=IDLOC,delta=1,noexec
    22                           	psect	const,class=CONST,delta=1,reloc=2,noexec
    23                           	psect	smallconst,class=SMALLCONST,delta=1,reloc=2,noexec
    24                           	psect	mediumconst,class=MEDIUMCONST,delta=1,reloc=2,noexec
    25                           	psect	rbss,class=COMRAM,space=1,noexec
    26                           	psect	bss,class=RAM,space=1,noexec
    27                           	psect	rdata,class=COMRAM,space=1,noexec
    28                           	psect	irdata,class=CODE,space=0,reloc=2,noexec
    29                           	psect	bss,class=RAM,space=1,noexec
    30                           	psect	data,class=RAM,space=1,noexec
    31                           	psect	idata,class=CODE,space=0,reloc=2,noexec
    32                           	psect	nvrram,class=COMRAM,space=1,noexec
    33                           	psect	nvbit,class=COMRAM,bit,space=1,noexec
    34                           	psect	temp,ovrld,class=COMRAM,space=1,noexec
    35                           	psect	struct,ovrld,class=COMRAM,space=1,noexec
    36                           	psect	rbit,class=COMRAM,bit,space=1,noexec
    37                           	psect	bigbss,class=BIGRAM,space=1,noexec
    38                           	psect	bigdata,class=BIGRAM,space=1,noexec
    39                           	psect	ibigdata,class=CODE,space=0,reloc=2,noexec
    40                           	psect	farbss,class=FARRAM,space=0,reloc=2,delta=1,noexec
    41                           	psect	nvFARRAM,class=FARRAM,space=0,reloc=2,delta=1,noexec
    42                           	psect	fardata,class=FARRAM,space=0,reloc=2,delta=1,noexec
    43                           	psect	ifardata,class=CODE,space=0,reloc=2,delta=1,noexec
    44                           
    45                           	psect	reset_vec,class=CODE,delta=1,reloc=2
    46                           	psect	powerup,class=CODE,delta=1,reloc=2
    47                           	psect	init,class=CODE,delta=1,reloc=2
    48                           	psect	text,class=CODE,delta=1,reloc=2
    49                           GLOBAL	intlevel0,intlevel1,intlevel2
    50                           intlevel0:
    51  000000                     intlevel1:
    52  000000                     intlevel2:
    53  000000                     GLOBAL	intlevel3
    54                           intlevel3:
    55  000000                     	psect	clrtext,class=CODE,delta=1,reloc=2
    56                           
    57                           	psect	intcode,class=CODE,delta=1,reloc=2
    58                           	psect	intcode_body,class=CODE,delta=1,reloc=2
    59                           	psect	intcodelo,class=CODE,delta=1,reloc=2
    60                           	psect	intret,class=CODE,delta=1,reloc=2
    61                           	psect	intentry,class=CODE,delta=1,reloc=2
    62                           	psect	intsave_regs,class=BIGRAM,space=1
    63                           
    64                           	psect	eeprom_data,class=EEDATA,delta=1,noexec
    65                           	psect	smallconst
    66                           	GLOBAL	__smallconst
    67                           __smallconst:
    68  000000                     	psect	mediumconst
    69                           	GLOBAL	__mediumconst
    70                           __mediumconst:
    71  007DF2                     wreg	EQU	0FE8h
    72  0000                     fsr0l	EQU	0FE9h
    73  0000                     fsr0h	EQU	0FEAh
    74  0000                     fsr1l	EQU	0FE1h
    75  0000                     fsr1h	EQU	0FE2h
    76  0000                     fsr2l	EQU	0FD9h
    77  0000                     fsr2h	EQU	0FDAh
    78  0000                     postinc0	EQU	0FEEh
    79  0000                     postdec0	EQU	0FEDh
    80  0000                     postinc1	EQU	0FE6h
    81  0000                     postdec1	EQU	0FE5h
    82  0000                     postinc2	EQU	0FDEh
    83  0000                     postdec2	EQU	0FDDh
    84  0000                     tblptrl	EQU	0FF6h
    85  0000                     tblptrh	EQU	0FF7h
    86  0000                     tblptru	EQU	0FF8h
    87  0000                     tablat		EQU	0FF5h
    88  0000                     
    89                           	PSECT	ramtop,class=RAM,noexec
    90                           	GLOBAL	__S1			; top of RAM usage
    91                           	GLOBAL	__ramtop
    92                           	GLOBAL	__LRAM,__HRAM
    93                           __ramtop:
    94  000600                     
    95                           	psect	reset_vec
    96                           reset_vec:
    97  000000                     	; No powerup routine
    98                           	; No interrupt routine
    99                           	GLOBAL __accesstop
   100                           __accesstop EQU 96
   101  0000                     
   102                           ;Initialize the stack pointer (FSR1)
   103                           	global stacklo, stackhi
   104                           	stacklo	equ	060h
   105  0000                     	stackhi	equ	05FFh
   106  0000                     
   107                           
   108                           	psect	stack,class=STACK,space=2,noexec
   109                           	global ___sp,___inthi_sp,___intlo_sp
   110                           ___sp:
   111  000000                     ___inthi_sp:
   112  000000                     ___intlo_sp:
   113  000000                     
   114                           
   115                           
   116                           	psect	init
   117                           start:
   118  000000                     	global start_initialization
   119                           	goto start_initialization	;jump to C runtime clear & initialization
   120  000000  EFA3  F03D         
   121                           ; Padding undefined space
   122                           	psect	config,class=CONFIG,delta=1,noexec
   123                           		org 0x0
   124  300000                     		db 0xFF
   125  300000  FF                 
   126                           ; Config register CONFIG1H @ 0x300001
   127                           ;	Oscillator Selection bits
   128                           ;	FOSC = HSHP, HS oscillator (high power > 16 MHz)
   129                           ;	4X PLL Enable
   130                           ;	PLLCFG = OFF, Oscillator used directly
   131                           ;	Primary clock enable bit
   132                           ;	PRICLKEN = OFF, Primary clock can be disabled by software
   133                           ;	Fail-Safe Clock Monitor Enable bit
   134                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   135                           ;	Internal/External Oscillator Switchover bit
   136                           ;	IESO = OFF, Oscillator Switchover mode disabled
   137                           
   138                           	psect	config,class=CONFIG,delta=1,noexec
   139                           		org 0x1
   140  300001                     		db 0x2
   141  300001  02                 
   142                           ; Config register CONFIG2L @ 0x300002
   143                           ;	Power-up Timer Enable bit
   144                           ;	PWRTEN = OFF, Power up timer disabled
   145                           ;	Brown-out Reset Enable bits
   146                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
   147                           ;	Brown Out Reset Voltage bits
   148                           ;	BORV = 190, VBOR set to 1.90 V nominal
   149                           
   150                           	psect	config,class=CONFIG,delta=1,noexec
   151                           		org 0x2
   152  300002                     		db 0x19
   153  300002  19                 
   154                           ; Config register CONFIG2H @ 0x300003
   155                           ;	Watchdog Timer Enable bits
   156                           ;	WDTEN = OFF, Watch dog timer is always disabled. SWDTEN has no effect.
   157                           ;	Watchdog Timer Postscale Select bits
   158                           ;	WDTPS = 1, 1:1
   159                           
   160                           	psect	config,class=CONFIG,delta=1,noexec
   161                           		org 0x3
   162  300003                     		db 0x0
   163  300003  00                 
   164                           ; Padding undefined space
   165                           	psect	config,class=CONFIG,delta=1,noexec
   166                           		org 0x4
   167  300004                     		db 0xFF
   168  300004  FF                 
   169                           ; Config register CONFIG3H @ 0x300005
   170                           ;	CCP2 MUX bit
   171                           ;	CCP2MX = PORTC1, CCP2 input/output is multiplexed with RC1
   172                           ;	PORTB A/D Enable bit
   173                           ;	PBADEN = OFF, PORTB<5:0> pins are configured as digital I/O on Reset
   174                           ;	P3A/CCP3 Mux bit
   175                           ;	CCP3MX = PORTB5, P3A/CCP3 input/output is multiplexed with RB5
   176                           ;	HFINTOSC Fast Start-up
   177                           ;	HFOFST = OFF, HFINTOSC output and ready status are delayed by the oscillator stable status
   178                           ;	Timer3 Clock input mux bit
   179                           ;	T3CMX = PORTB5, T3CKI is on RB5
   180                           ;	ECCP2 B output mux bit
   181                           ;	P2BMX = 0x1, unprogrammed default
   182                           ;	MCLR Pin Enable bit
   183                           ;	MCLRE = EXTMCLR, MCLR pin enabled, RE3 input pin disabled
   184                           
   185                           	psect	config,class=CONFIG,delta=1,noexec
   186                           		org 0x5
   187  300005                     		db 0xA5
   188  300005  A5                 
   189                           ; Config register CONFIG4L @ 0x300006
   190                           ;	Stack Full/Underflow Reset Enable bit
   191                           ;	STVREN = OFF, Stack full/underflow will not cause Reset
   192                           ;	Single-Supply ICSP Enable bit
   193                           ;	LVP = OFF, Single-Supply ICSP disabled
   194                           ;	Extended Instruction Set Enable bit
   195                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mode)
   196                           ;	Background Debug
   197                           ;	DEBUG = 0x1, unprogrammed default
   198                           
   199                           	psect	config,class=CONFIG,delta=1,noexec
   200                           		org 0x6
   201  300006                     		db 0x80
   202  300006  80                 
   203                           ; Padding undefined space
   204                           	psect	config,class=CONFIG,delta=1,noexec
   205                           		org 0x7
   206  300007                     		db 0xFF
   207  300007  FF                 
   208                           ; Config register CONFIG5L @ 0x300008
   209                           ;	Code Protection Block 0
   210                           ;	CP0 = OFF, Block 0 (000800-001FFFh) not code-protected
   211                           ;	Code Protection Block 1
   212                           ;	CP1 = OFF, Block 1 (002000-003FFFh) not code-protected
   213                           ;	Code Protection Block 2
   214                           ;	CP2 = OFF, Block 2 (004000-005FFFh) not code-protected
   215                           ;	Code Protection Block 3
   216                           ;	CP3 = OFF, Block 3 (006000-007FFFh) not code-protected
   217                           
   218                           	psect	config,class=CONFIG,delta=1,noexec
   219                           		org 0x8
   220  300008                     		db 0xF
   221  300008  0F                 
   222                           ; Config register CONFIG5H @ 0x300009
   223                           ;	Boot Block Code Protection bit
   224                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   225                           ;	Data EEPROM Code Protection bit
   226                           ;	CPD = OFF, Data EEPROM not code-protected
   227                           
   228                           	psect	config,class=CONFIG,delta=1,noexec
   229                           		org 0x9
   230  300009                     		db 0xC0
   231  300009  C0                 
   232                           ; Config register CONFIG6L @ 0x30000A
   233                           ;	Write Protection Block 0
   234                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) not write-protected
   235                           ;	Write Protection Block 1
   236                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) not write-protected
   237                           ;	Write Protection Block 2
   238                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) not write-protected
   239                           ;	Write Protection Block 3
   240                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) not write-protected
   241                           
   242                           	psect	config,class=CONFIG,delta=1,noexec
   243                           		org 0xA
   244  30000A                     		db 0xF
   245  30000A  0F                 
   246                           ; Config register CONFIG6H @ 0x30000B
   247                           ;	Configuration Register Write Protection bit
   248                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   249                           ;	Boot Block Write Protection bit
   250                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   251                           ;	Data EEPROM Write Protection bit
   252                           ;	WRTD = OFF, Data EEPROM not write-protected
   253                           
   254                           	psect	config,class=CONFIG,delta=1,noexec
   255                           		org 0xB
   256  30000B                     		db 0xE0
   257  30000B  E0                 
   258                           ; Config register CONFIG7L @ 0x30000C
   259                           ;	Table Read Protection Block 0
   260                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) not protected from table reads executed in other blocks
   261                           ;	Table Read Protection Block 1
   262                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) not protected from table reads executed in other blocks
   263                           ;	Table Read Protection Block 2
   264                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) not protected from table reads executed in other blocks
   265                           ;	Table Read Protection Block 3
   266                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) not protected from table reads executed in other blocks
   267                           
   268                           	psect	config,class=CONFIG,delta=1,noexec
   269                           		org 0xC
   270  30000C                     		db 0xF
   271  30000C  0F                 
   272                           ; Config register CONFIG7H @ 0x30000D
   273                           ;	Boot Block Table Read Protection bit
   274                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in other blocks
   275                           
   276                           	psect	config,class=CONFIG,delta=1,noexec
   277                           		org 0xD
   278  30000D                     		db 0x40
   279  30000D  40                 


Microchip Technology PIC18 Macro Assembler V2.00 build -1524193055 
Symbol Table                                                                                               Sun Dec 09 10:43:34 2018

                __S1 0021                 ___sp 0000                 _main 7D7E                 start 0000  
              __HRAM 0000                __LRAM 0001         __mediumconst 7DF2               stackhi 0005FF  
             stacklo 000060           __accesstop 000060           ___inthi_sp 0000           ___intlo_sp 0000  
            __ramtop 0600  start_initialization 7B46          __smallconst 0000             intlevel0 0000  
           intlevel1 0000             intlevel2 0000             intlevel3 0000             reset_vec 0000  
