--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf Org-Sword.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc7k160t,fbg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10221 paths analyzed, 730 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.680ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_12 (SLICE_X49Y51.A4), 86 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.486ns (Levels of Logic = 7)
  Clock Path Skew:      -0.319ns (0.993 - 1.312)
  Source Clock:         clk_BUFGP falling at 5.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO24  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X51Y50.B6      net (fanout=1)        0.660   u3_ram_data_out<24>
    SLICE_X51Y50.B       Tilo                  0.043   u4_Cpu_data4bus<24>
                                                       U4/Mmux_Cpu_data4bus171
    SLICE_X51Y50.C6      net (fanout=2)        0.104   u4_Cpu_data4bus<24>
    SLICE_X51Y50.CMUX    Tilo                  0.244   u4_Cpu_data4bus<24>
                                                       U5/MUX1_DispData/Mmux_o_316
                                                       U5/MUX1_DispData/Mmux_o_2_f7_15
    SLICE_X48Y50.A5      net (fanout=13)       0.299   u5_Disp_num<24>
    SLICE_X48Y50.A       Tilo                  0.043   u4_Cpu_data4bus<25>
                                                       U6/SM1/HTS1/MSEG/XLXI_6
    SLICE_X49Y50.B6      net (fanout=2)        0.458   U6/SM1/HTS1/MSEG/XLXN_26
    SLICE_X49Y50.B       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_28
                                                       U6/SM1/HTS1/MSEG/XLXI_29
    SLICE_X49Y50.A4      net (fanout=1)        0.232   U6/SM1/HTS1/MSEG/XLXN_211
    SLICE_X49Y50.A       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_28
                                                       U6/SM1/HTS1/MSEG/XLXI_50
    SLICE_X49Y51.B5      net (fanout=1)        0.233   U6/XLXN_390<12>
    SLICE_X49Y51.B       Tilo                  0.043   U6/M2/buffer<14>
                                                       U6/M2/mux6711
    SLICE_X49Y51.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<12>
    SLICE_X49Y51.CLK     Tas                   0.009   U6/M2/buffer<14>
                                                       U6/M2/buffer_12_rstpot
                                                       U6/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      4.486ns (2.268ns logic, 2.218ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.474ns (Levels of Logic = 7)
  Clock Path Skew:      -0.319ns (0.993 - 1.312)
  Source Clock:         clk_BUFGP falling at 5.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO26  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X48Y48.B6      net (fanout=1)        0.463   u3_ram_data_out<26>
    SLICE_X48Y48.B       Tilo                  0.043   u4_Cpu_data4bus<26>
                                                       U4/Mmux_Cpu_data4bus191
    SLICE_X48Y48.C6      net (fanout=2)        0.109   u4_Cpu_data4bus<26>
    SLICE_X48Y48.CMUX    Tilo                  0.244   u4_Cpu_data4bus<26>
                                                       U5/MUX1_DispData/Mmux_o_318
                                                       U5/MUX1_DispData/Mmux_o_2_f7_17
    SLICE_X48Y50.A4      net (fanout=13)       0.479   u5_Disp_num<26>
    SLICE_X48Y50.A       Tilo                  0.043   u4_Cpu_data4bus<25>
                                                       U6/SM1/HTS1/MSEG/XLXI_6
    SLICE_X49Y50.B6      net (fanout=2)        0.458   U6/SM1/HTS1/MSEG/XLXN_26
    SLICE_X49Y50.B       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_28
                                                       U6/SM1/HTS1/MSEG/XLXI_29
    SLICE_X49Y50.A4      net (fanout=1)        0.232   U6/SM1/HTS1/MSEG/XLXN_211
    SLICE_X49Y50.A       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_28
                                                       U6/SM1/HTS1/MSEG/XLXI_50
    SLICE_X49Y51.B5      net (fanout=1)        0.233   U6/XLXN_390<12>
    SLICE_X49Y51.B       Tilo                  0.043   U6/M2/buffer<14>
                                                       U6/M2/mux6711
    SLICE_X49Y51.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<12>
    SLICE_X49Y51.CLK     Tas                   0.009   U6/M2/buffer<14>
                                                       U6/M2/buffer_12_rstpot
                                                       U6/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      4.474ns (2.268ns logic, 2.206ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.463ns (Levels of Logic = 7)
  Clock Path Skew:      -0.319ns (0.993 - 1.312)
  Source Clock:         clk_BUFGP falling at 5.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO27  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y50.B6      net (fanout=1)        0.501   u3_ram_data_out<27>
    SLICE_X47Y50.B       Tilo                  0.043   u4_Cpu_data4bus<27>
                                                       U4/Mmux_Cpu_data4bus201
    SLICE_X47Y50.C6      net (fanout=2)        0.105   u4_Cpu_data4bus<27>
    SLICE_X47Y50.CMUX    Tilo                  0.244   u4_Cpu_data4bus<27>
                                                       U5/MUX1_DispData/Mmux_o_319
                                                       U5/MUX1_DispData/Mmux_o_2_f7_18
    SLICE_X48Y50.A3      net (fanout=13)       0.434   u5_Disp_num<27>
    SLICE_X48Y50.A       Tilo                  0.043   u4_Cpu_data4bus<25>
                                                       U6/SM1/HTS1/MSEG/XLXI_6
    SLICE_X49Y50.B6      net (fanout=2)        0.458   U6/SM1/HTS1/MSEG/XLXN_26
    SLICE_X49Y50.B       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_28
                                                       U6/SM1/HTS1/MSEG/XLXI_29
    SLICE_X49Y50.A4      net (fanout=1)        0.232   U6/SM1/HTS1/MSEG/XLXN_211
    SLICE_X49Y50.A       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_28
                                                       U6/SM1/HTS1/MSEG/XLXI_50
    SLICE_X49Y51.B5      net (fanout=1)        0.233   U6/XLXN_390<12>
    SLICE_X49Y51.B       Tilo                  0.043   U6/M2/buffer<14>
                                                       U6/M2/mux6711
    SLICE_X49Y51.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<12>
    SLICE_X49Y51.CLK     Tas                   0.009   U6/M2/buffer<14>
                                                       U6/M2/buffer_12_rstpot
                                                       U6/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      4.463ns (2.268ns logic, 2.195ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_13 (SLICE_X48Y53.C5), 56 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.253ns (Levels of Logic = 6)
  Clock Path Skew:      -0.319ns (0.993 - 1.312)
  Source Clock:         clk_BUFGP falling at 5.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO26  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X48Y48.B6      net (fanout=1)        0.463   u3_ram_data_out<26>
    SLICE_X48Y48.B       Tilo                  0.043   u4_Cpu_data4bus<26>
                                                       U4/Mmux_Cpu_data4bus191
    SLICE_X48Y48.C6      net (fanout=2)        0.109   u4_Cpu_data4bus<26>
    SLICE_X48Y48.CMUX    Tilo                  0.244   u4_Cpu_data4bus<26>
                                                       U5/MUX1_DispData/Mmux_o_318
                                                       U5/MUX1_DispData/Mmux_o_2_f7_17
    SLICE_X50Y51.B3      net (fanout=13)       0.763   u5_Disp_num<26>
    SLICE_X50Y51.B       Tilo                  0.043   U6/XLXN_390<14>
                                                       U6/SM1/HTS1/MSEG/XLXI_20
    SLICE_X50Y53.D6      net (fanout=2)        0.285   U6/SM1/HTS1/MSEG/XLXN_74
    SLICE_X50Y53.D       Tilo                  0.043   U6/XLXN_390<13>
                                                       U6/SM1/HTS1/MSEG/XLXI_49
    SLICE_X48Y53.D5      net (fanout=1)        0.249   U6/XLXN_390<13>
    SLICE_X48Y53.D       Tilo                  0.043   U6/M2/buffer<13>
                                                       U6/M2/mux6811
    SLICE_X48Y53.C5      net (fanout=1)        0.159   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<13>
    SLICE_X48Y53.CLK     Tas                   0.009   U6/M2/buffer<13>
                                                       U6/M2/buffer_13_rstpot
                                                       U6/M2/buffer_13
    -------------------------------------------------  ---------------------------
    Total                                      4.253ns (2.225ns logic, 2.028ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.038ns (Levels of Logic = 6)
  Clock Path Skew:      -0.319ns (0.993 - 1.312)
  Source Clock:         clk_BUFGP falling at 5.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO27  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y50.B6      net (fanout=1)        0.501   u3_ram_data_out<27>
    SLICE_X47Y50.B       Tilo                  0.043   u4_Cpu_data4bus<27>
                                                       U4/Mmux_Cpu_data4bus201
    SLICE_X47Y50.C6      net (fanout=2)        0.105   u4_Cpu_data4bus<27>
    SLICE_X47Y50.CMUX    Tilo                  0.244   u4_Cpu_data4bus<27>
                                                       U5/MUX1_DispData/Mmux_o_319
                                                       U5/MUX1_DispData/Mmux_o_2_f7_18
    SLICE_X50Y51.B5      net (fanout=13)       0.514   u5_Disp_num<27>
    SLICE_X50Y51.B       Tilo                  0.043   U6/XLXN_390<14>
                                                       U6/SM1/HTS1/MSEG/XLXI_20
    SLICE_X50Y53.D6      net (fanout=2)        0.285   U6/SM1/HTS1/MSEG/XLXN_74
    SLICE_X50Y53.D       Tilo                  0.043   U6/XLXN_390<13>
                                                       U6/SM1/HTS1/MSEG/XLXI_49
    SLICE_X48Y53.D5      net (fanout=1)        0.249   U6/XLXN_390<13>
    SLICE_X48Y53.D       Tilo                  0.043   U6/M2/buffer<13>
                                                       U6/M2/mux6811
    SLICE_X48Y53.C5      net (fanout=1)        0.159   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<13>
    SLICE_X48Y53.CLK     Tas                   0.009   U6/M2/buffer<13>
                                                       U6/M2/buffer_13_rstpot
                                                       U6/M2/buffer_13
    -------------------------------------------------  ---------------------------
    Total                                      4.038ns (2.225ns logic, 1.813ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.009ns (Levels of Logic = 6)
  Clock Path Skew:      -0.319ns (0.993 - 1.312)
  Source Clock:         clk_BUFGP falling at 5.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO24  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X51Y50.B6      net (fanout=1)        0.660   u3_ram_data_out<24>
    SLICE_X51Y50.B       Tilo                  0.043   u4_Cpu_data4bus<24>
                                                       U4/Mmux_Cpu_data4bus171
    SLICE_X51Y50.C6      net (fanout=2)        0.104   u4_Cpu_data4bus<24>
    SLICE_X51Y50.CMUX    Tilo                  0.244   u4_Cpu_data4bus<24>
                                                       U5/MUX1_DispData/Mmux_o_316
                                                       U5/MUX1_DispData/Mmux_o_2_f7_15
    SLICE_X50Y51.B6      net (fanout=13)       0.327   u5_Disp_num<24>
    SLICE_X50Y51.B       Tilo                  0.043   U6/XLXN_390<14>
                                                       U6/SM1/HTS1/MSEG/XLXI_20
    SLICE_X50Y53.D6      net (fanout=2)        0.285   U6/SM1/HTS1/MSEG/XLXN_74
    SLICE_X50Y53.D       Tilo                  0.043   U6/XLXN_390<13>
                                                       U6/SM1/HTS1/MSEG/XLXI_49
    SLICE_X48Y53.D5      net (fanout=1)        0.249   U6/XLXN_390<13>
    SLICE_X48Y53.D       Tilo                  0.043   U6/M2/buffer<13>
                                                       U6/M2/mux6811
    SLICE_X48Y53.C5      net (fanout=1)        0.159   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<13>
    SLICE_X48Y53.CLK     Tas                   0.009   U6/M2/buffer<13>
                                                       U6/M2/buffer_13_rstpot
                                                       U6/M2/buffer_13
    -------------------------------------------------  ---------------------------
    Total                                      4.009ns (2.225ns logic, 1.784ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_44 (SLICE_X55Y43.A4), 98 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_44 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.417ns (Levels of Logic = 7)
  Clock Path Skew:      -0.079ns (0.549 - 0.628)
  Source Clock:         clk_BUFGP falling at 5.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO9   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X48Y44.B6      net (fanout=1)        0.318   u3_ram_data_out<9>
    SLICE_X48Y44.B       Tilo                  0.043   u4_Cpu_data4bus<9>
                                                       U4/Mmux_Cpu_data4bus321
    SLICE_X53Y43.C6      net (fanout=2)        0.278   u4_Cpu_data4bus<9>
    SLICE_X53Y43.CMUX    Tilo                  0.244   U6/SM1/HTS5/MSEG/XLXN_26
                                                       U5/MUX1_DispData/Mmux_o_331
                                                       U5/MUX1_DispData/Mmux_o_2_f7_30
    SLICE_X53Y42.A5      net (fanout=12)       0.473   u5_Disp_num<9>
    SLICE_X53Y42.A       Tilo                  0.043   U5/disp_data<11>
                                                       U6/SM1/HTS5/MSEG/XLXI_5
    SLICE_X55Y42.B6      net (fanout=2)        0.383   U6/SM1/HTS5/MSEG/XLXN_119
    SLICE_X55Y42.B       Tilo                  0.043   u7_counter_set<1>
                                                       U6/SM1/HTS5/MSEG/XLXI_29
    SLICE_X55Y42.A4      net (fanout=1)        0.232   U6/SM1/HTS5/MSEG/XLXN_211
    SLICE_X55Y42.A       Tilo                  0.043   u7_counter_set<1>
                                                       U6/SM1/HTS5/MSEG/XLXI_50
    SLICE_X55Y43.B5      net (fanout=1)        0.233   U6/XLXN_390<44>
    SLICE_X55Y43.B       Tilo                  0.043   U6/M2/buffer<44>
                                                       U6/M2/mux10211
    SLICE_X55Y43.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<44>
    SLICE_X55Y43.CLK     Tas                   0.009   U6/M2/buffer<44>
                                                       U6/M2/buffer_44_rstpot
                                                       U6/M2/buffer_44
    -------------------------------------------------  ---------------------------
    Total                                      4.417ns (2.268ns logic, 2.149ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_44 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.262ns (Levels of Logic = 7)
  Clock Path Skew:      -0.079ns (0.549 - 0.628)
  Source Clock:         clk_BUFGP falling at 5.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO11  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X52Y44.B6      net (fanout=1)        0.437   u3_ram_data_out<11>
    SLICE_X52Y44.B       Tilo                  0.043   u4_Cpu_data4bus<11>
                                                       U4/Mmux_Cpu_data4bus31
    SLICE_X52Y44.C6      net (fanout=2)        0.110   u4_Cpu_data4bus<11>
    SLICE_X52Y44.CMUX    Tilo                  0.244   u4_Cpu_data4bus<11>
                                                       U5/MUX1_DispData/Mmux_o_32
                                                       U5/MUX1_DispData/Mmux_o_2_f7_1
    SLICE_X53Y42.A4      net (fanout=13)       0.367   u5_Disp_num<11>
    SLICE_X53Y42.A       Tilo                  0.043   U5/disp_data<11>
                                                       U6/SM1/HTS5/MSEG/XLXI_5
    SLICE_X55Y42.B6      net (fanout=2)        0.383   U6/SM1/HTS5/MSEG/XLXN_119
    SLICE_X55Y42.B       Tilo                  0.043   u7_counter_set<1>
                                                       U6/SM1/HTS5/MSEG/XLXI_29
    SLICE_X55Y42.A4      net (fanout=1)        0.232   U6/SM1/HTS5/MSEG/XLXN_211
    SLICE_X55Y42.A       Tilo                  0.043   u7_counter_set<1>
                                                       U6/SM1/HTS5/MSEG/XLXI_50
    SLICE_X55Y43.B5      net (fanout=1)        0.233   U6/XLXN_390<44>
    SLICE_X55Y43.B       Tilo                  0.043   U6/M2/buffer<44>
                                                       U6/M2/mux10211
    SLICE_X55Y43.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<44>
    SLICE_X55Y43.CLK     Tas                   0.009   U6/M2/buffer<44>
                                                       U6/M2/buffer_44_rstpot
                                                       U6/M2/buffer_44
    -------------------------------------------------  ---------------------------
    Total                                      4.262ns (2.268ns logic, 1.994ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_44 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.194ns (Levels of Logic = 7)
  Clock Path Skew:      -0.079ns (0.549 - 0.628)
  Source Clock:         clk_BUFGP falling at 5.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO8   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X53Y41.B6      net (fanout=1)        0.406   u3_ram_data_out<8>
    SLICE_X53Y41.B       Tilo                  0.043   u4_Cpu_data4bus<8>
                                                       U4/Mmux_Cpu_data4bus311
    SLICE_X53Y41.C6      net (fanout=2)        0.104   u4_Cpu_data4bus<8>
    SLICE_X53Y41.CMUX    Tilo                  0.244   u4_Cpu_data4bus<8>
                                                       U5/MUX1_DispData/Mmux_o_330
                                                       U5/MUX1_DispData/Mmux_o_2_f7_29
    SLICE_X53Y42.A6      net (fanout=13)       0.336   u5_Disp_num<8>
    SLICE_X53Y42.A       Tilo                  0.043   U5/disp_data<11>
                                                       U6/SM1/HTS5/MSEG/XLXI_5
    SLICE_X55Y42.B6      net (fanout=2)        0.383   U6/SM1/HTS5/MSEG/XLXN_119
    SLICE_X55Y42.B       Tilo                  0.043   u7_counter_set<1>
                                                       U6/SM1/HTS5/MSEG/XLXI_29
    SLICE_X55Y42.A4      net (fanout=1)        0.232   U6/SM1/HTS5/MSEG/XLXN_211
    SLICE_X55Y42.A       Tilo                  0.043   u7_counter_set<1>
                                                       U6/SM1/HTS5/MSEG/XLXI_50
    SLICE_X55Y43.B5      net (fanout=1)        0.233   U6/XLXN_390<44>
    SLICE_X55Y43.B       Tilo                  0.043   U6/M2/buffer<44>
                                                       U6/M2/mux10211
    SLICE_X55Y43.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<44>
    SLICE_X55Y43.CLK     Tas                   0.009   U6/M2/buffer<44>
                                                       U6/M2/buffer_44_rstpot
                                                       U6/M2/buffer_44
    -------------------------------------------------  ---------------------------
    Total                                      4.194ns (2.268ns logic, 1.926ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_40 (SLICE_X54Y45.C5), 22 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_41 (FF)
  Destination:          U6/M2/buffer_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.338ns (Levels of Logic = 2)
  Clock Path Skew:      0.191ns (0.672 - 0.481)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_41 to U6/M2/buffer_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y44.AQ      Tcko                  0.100   U6/M2/buffer<41>
                                                       U6/M2/buffer_41
    SLICE_X54Y45.D6      net (fanout=2)        0.187   U6/M2/buffer<41>
    SLICE_X54Y45.D       Tilo                  0.028   U6/M2/buffer<40>
                                                       U6/M2/mux9811
    SLICE_X54Y45.C5      net (fanout=1)        0.082   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<40>
    SLICE_X54Y45.CLK     Tah         (-Th)     0.059   U6/M2/buffer<40>
                                                       U6/M2/buffer_40_rstpot
                                                       U6/M2/buffer_40
    -------------------------------------------------  ---------------------------
    Total                                      0.338ns (0.069ns logic, 0.269ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.577ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/SW_OK_0 (FF)
  Destination:          U6/M2/buffer_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.833ns (Levels of Logic = 2)
  Clock Path Skew:      0.256ns (0.744 - 0.488)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U9/SW_OK_0 to U6/M2/buffer_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y54.AQ      Tcko                  0.100   u9_SW_OK<2>
                                                       U9/SW_OK_0
    SLICE_X54Y45.D2      net (fanout=66)       0.682   u9_SW_OK<0>
    SLICE_X54Y45.D       Tilo                  0.028   U6/M2/buffer<40>
                                                       U6/M2/mux9811
    SLICE_X54Y45.C5      net (fanout=1)        0.082   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<40>
    SLICE_X54Y45.CLK     Tah         (-Th)     0.059   U6/M2/buffer<40>
                                                       U6/M2/buffer_40_rstpot
                                                       U6/M2/buffer_40
    -------------------------------------------------  ---------------------------
    Total                                      0.833ns (0.069ns logic, 0.764ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.679ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd1 (FF)
  Destination:          U6/M2/buffer_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.930ns (Levels of Logic = 2)
  Clock Path Skew:      0.251ns (0.744 - 0.493)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd1 to U6/M2/buffer_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y58.AQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd1
    SLICE_X54Y45.D3      net (fanout=73)       0.779   U6/M2/state_FSM_FFd1
    SLICE_X54Y45.D       Tilo                  0.028   U6/M2/buffer<40>
                                                       U6/M2/mux9811
    SLICE_X54Y45.C5      net (fanout=1)        0.082   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<40>
    SLICE_X54Y45.CLK     Tah         (-Th)     0.059   U6/M2/buffer<40>
                                                       U6/M2/buffer_40_rstpot
                                                       U6/M2/buffer_40
    -------------------------------------------------  ---------------------------
    Total                                      0.930ns (0.069ns logic, 0.861ns route)
                                                       (7.4% logic, 92.6% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_31 (SLICE_X47Y43.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.166ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_31 (FF)
  Destination:          U6/M2/buffer_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_31 to U6/M2/buffer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y43.AQ      Tcko                  0.100   U6/M2/buffer<30>
                                                       U6/M2/buffer_31
    SLICE_X47Y43.A6      net (fanout=2)        0.098   U6/M2/buffer<31>
    SLICE_X47Y43.CLK     Tah         (-Th)     0.032   U6/M2/buffer<30>
                                                       U6/M2/buffer_31_rstpot
                                                       U6/M2/buffer_31
    -------------------------------------------------  ---------------------------
    Total                                      0.166ns (0.068ns logic, 0.098ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_3 (SLICE_X49Y48.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.166ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_3 (FF)
  Destination:          U6/M2/buffer_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_3 to U6/M2/buffer_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y48.AQ      Tcko                  0.100   U6/M2/buffer<6>
                                                       U6/M2/buffer_3
    SLICE_X49Y48.A6      net (fanout=2)        0.098   U6/M2/buffer<3>
    SLICE_X49Y48.CLK     Tah         (-Th)     0.032   U6/M2/buffer<6>
                                                       U6/M2/buffer_3_rstpot
                                                       U6/M2/buffer_3
    -------------------------------------------------  ---------------------------
    Total                                      0.166ns (0.068ns logic, 0.098ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y8.CLKARDCLKL
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y8.CLKARDCLKU
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y8.CLKBWRCLKL
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.886|    4.840|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10221 paths, 0 nets, and 2183 connections

Design statistics:
   Minimum period:   9.680ns{1}   (Maximum frequency: 103.306MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Aug 29 10:27:13 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5122 MB



