// Seed: 1068340075
`timescale 1 ps / 1ps `timescale 1ps / 1ps
module module_0 (
    input logic id_1,
    input id_2,
    output logic id_3,
    output id_4,
    input id_5,
    output id_6,
    input id_7,
    output logic id_8,
    output id_9
);
  assign id_2 = 1;
  type_16(
      1, id_4, 1 == id_2
  );
  reg id_10 = id_4;
  defparam id_11.id_12 = id_12;
  always @(posedge id_3) if (id_11) id_10 <= 1'b0;
endmodule
