<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="vsprocessor.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="memram.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="memram.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="memram.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="memram.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="memram.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="memram.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="memram.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="memram.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="memram.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="memram.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="memram.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="memram.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="memram.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="memram.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="memram.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="memram.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="memram.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="memram.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="memram.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="memram_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="memram_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="memram_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="memram_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="memram_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="memram_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="memram_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="memram_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="memram_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="memram_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="memram_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="memram_summary.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="memram_tb.fdo"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="memram_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="memram_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="vsprocessor.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="vsprocessor.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="vsprocessor.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="vsprocessor.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vsprocessor.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="vsprocessor.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="vsprocessor.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="vsprocessor.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="vsprocessor_tb.fdo"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vsprocessor_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1710622341" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1710622341">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1710623419" xil_pn:in_ck="2022687181257049979" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1710623419">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="memram.v"/>
      <outfile xil_pn:name="memram_tb.v"/>
      <outfile xil_pn:name="memrom.v"/>
      <outfile xil_pn:name="vsprocessor.v"/>
      <outfile xil_pn:name="vsprocessor_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1710623317" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2328400505629390475" xil_pn:start_ts="1710623317">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710623317" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8746864159773109043" xil_pn:start_ts="1710623317">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710623317" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1608918364179785890" xil_pn:start_ts="1710623317">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710623419" xil_pn:in_ck="2022687181257049979" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1710623419">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="memram.v"/>
      <outfile xil_pn:name="memram_tb.v"/>
      <outfile xil_pn:name="memrom.v"/>
      <outfile xil_pn:name="vsprocessor.v"/>
      <outfile xil_pn:name="vsprocessor_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1710623420" xil_pn:in_ck="2022687181257049979" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="-3955124671757855930" xil_pn:start_ts="1710623419">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="vsim.wlf"/>
      <outfile xil_pn:name="vsprocessor_tb.fdo"/>
      <outfile xil_pn:name="work"/>
    </transform>
    <transform xil_pn:end_ts="1710622086" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1710622086">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1710622760" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3625154122397847138" xil_pn:start_ts="1710622760">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710622760" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1608918364179785890" xil_pn:start_ts="1710622760">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710622086" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1710622086">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710622760" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-513611607528068000" xil_pn:start_ts="1710622760">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710622086" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745293037926" xil_pn:start_ts="1710622086">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710622760" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6819959522116526360" xil_pn:start_ts="1710622760">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710623047" xil_pn:in_ck="-1819013821790461503" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-4479289224675399507" xil_pn:start_ts="1710623040">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="memram.ngr"/>
      <outfile xil_pn:name="vsprocessor.lso"/>
      <outfile xil_pn:name="vsprocessor.ngc"/>
      <outfile xil_pn:name="vsprocessor.ngr"/>
      <outfile xil_pn:name="vsprocessor.prj"/>
      <outfile xil_pn:name="vsprocessor.stx"/>
      <outfile xil_pn:name="vsprocessor.syr"/>
      <outfile xil_pn:name="vsprocessor.xst"/>
      <outfile xil_pn:name="vsprocessor_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1710622092" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5069202361763250081" xil_pn:start_ts="1710622092">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1710622096" xil_pn:in_ck="5205695635063077" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="321097193436877685" xil_pn:start_ts="1710622092">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="memram.bld"/>
      <outfile xil_pn:name="memram.ngd"/>
      <outfile xil_pn:name="memram_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1710622101" xil_pn:in_ck="5205695635063078" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-3239470449407159120" xil_pn:start_ts="1710622096">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="memram.pcf"/>
      <outfile xil_pn:name="memram_map.map"/>
      <outfile xil_pn:name="memram_map.mrp"/>
      <outfile xil_pn:name="memram_map.ncd"/>
      <outfile xil_pn:name="memram_map.ngm"/>
      <outfile xil_pn:name="memram_map.xrpt"/>
      <outfile xil_pn:name="memram_summary.xml"/>
      <outfile xil_pn:name="memram_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1710622110" xil_pn:in_ck="-6115489376265833665" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1710622101">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="memram.ncd"/>
      <outfile xil_pn:name="memram.pad"/>
      <outfile xil_pn:name="memram.par"/>
      <outfile xil_pn:name="memram.ptwx"/>
      <outfile xil_pn:name="memram.unroutes"/>
      <outfile xil_pn:name="memram.xpi"/>
      <outfile xil_pn:name="memram_pad.csv"/>
      <outfile xil_pn:name="memram_pad.txt"/>
      <outfile xil_pn:name="memram_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1710622110" xil_pn:in_ck="5205695635062946" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1710622107">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="memram.twr"/>
      <outfile xil_pn:name="memram.twx"/>
    </transform>
  </transforms>

</generated_project>
