C51 COMPILER V7.07   MYDACC                                                                05/17/2020 16:52:35 PAGE 1   


C51 COMPILER V7.07, COMPILATION OF MODULE MYDACC
OBJECT MODULE PLACED IN mydacc.OBJ
COMPILER INVOKED BY: C:\Keil\C51\BIN\C51.EXE mydacc.c BROWSE DEBUG OBJECTEXTEND TABS(3)

stmt level    source

   1          #pragma NOIV               // Do not generate interrupt vectors
   2          
   3          #include "fx2.h"
   4          #include "fx2regs.h"
   5          #include "syncdly.h"            // SYNCDELAY macro
   6          
   7          extern BOOL GotSUD;             // Received setup data flag
   8          extern BOOL Sleep;
   9          extern BOOL Rwuen;
  10          extern BOOL Selfpwr;
  11          
  12          BYTE Configuration;             // Current configuration
  13          BYTE AlternateSetting;          // Alternate settings
  14          
  15          #define VENDOR_DEVICE_TYPE 0xC0
  16          #define VENDOR_DEVICE_PARAM 0xC1
  17          #define SET_SAMPLE_RATE 0xC2
  18          
  19          #define DEVICE_TYPE 0x03
  20          #define DATA_PORT_NO 52003
  21          #define CONTROL_PORT_NO 53003
  22          
  23          //-----------------------------------------------------------------------------
  24          // Task Dispatcher hooks
  25          //   The following hooks are called by the task dispatcher.
  26          //-----------------------------------------------------------------------------
  27          
  28          BYTE StateCycle[] = { 11, 1, 11 }; // sample rate : 48MHz / (11 + 1 + 11 + 1) = 2MHz
  29          
  30          unsigned long GetRate()
  31          {
  32   1         BYTE i;
  33   1         unsigned int cycle = 0;
  34   1      
  35   1         for ( i = 0; i < sizeof StateCycle; i++ )
  36   1         {
  37   2            cycle += StateCycle[i] ? StateCycle[i] : 256;
  38   2         }
  39   1         cycle++; // jump to S0
  40   1         return 48000000UL / cycle;
  41   1      }
  42          
  43          void ChangeStateCycle()
  44          {
  45   1         char xdata WaveData[128];
  46   1         BYTE i;
  47   1      
  48   1         AUTOPTRH1 = MSB( &WaveData );
  49   1         AUTOPTRL1 = LSB( &WaveData );  
  50   1         AUTOPTRH2 = 0xE4;
  51   1         AUTOPTRL2 = 0x00;
  52   1         for ( i = 0x00; i < 128; i++ )
  53   1         {
  54   2            EXTAUTODAT1 = EXTAUTODAT2;
  55   2         }
C51 COMPILER V7.07   MYDACC                                                                05/17/2020 16:52:35 PAGE 2   

  56   1      
  57   1         for ( i = 0; i < sizeof StateCycle; i++ )
  58   1         {
  59   2            WaveData[64 + i] = StateCycle[i];
  60   2            WaveData[96 + i] = StateCycle[i];
  61   2         }
  62   1      
  63   1         AUTOPTRH1 = MSB( &WaveData );
  64   1         AUTOPTRL1 = LSB( &WaveData );  
  65   1         AUTOPTRH2 = 0xE4;
  66   1         AUTOPTRL2 = 0x00;
  67   1         for ( i = 0x00; i < 128; i++ )
  68   1         {
  69   2            EXTAUTODAT2 = EXTAUTODAT1;
  70   2         }
  71   1      }
  72          
  73          void GpifInit( void );
  74          
  75          void TD_Init(void)             // Called once at startup
  76          {
  77   1         CPUCS = ((CPUCS & ~bmCLKSPD) | bmCLKSPD1) ;  // 48 MHz CPU clock
  78   1      
  79   1         REVCTL = 0x03; // REVCTL.0 and REVCTL.1 set to 1
  80   1         SYNCDELAY;
  81   1      
  82   1         EP2CFG = 0xA8; // OUT, Bulk, 1024, Quad
  83   1      
  84   1         GpifInit();
  85   1         ChangeStateCycle();
  86   1      
  87   1         // start GPIF FIFO Write
  88   1         FIFORESET = 0x80; // activate NAK-ALL to avoid race conditions
  89   1         SYNCDELAY;
  90   1      
  91   1         EP2FIFOCFG = 0x00; //switching to manual mode
  92   1         SYNCDELAY;
  93   1         FIFORESET = 0x02; // Reset FIFO 2
  94   1         SYNCDELAY;
  95   1         OUTPKTEND = 0X82; //OUTPKTEND done four times as EP2 is quad buffered
  96   1         SYNCDELAY;
  97   1         OUTPKTEND = 0X82;
  98   1         SYNCDELAY;
  99   1         OUTPKTEND = 0X82;
 100   1         SYNCDELAY;
 101   1         OUTPKTEND = 0X82;
 102   1         SYNCDELAY;
 103   1         EP2FIFOCFG = 0x10; //switching to auto mode
 104   1         SYNCDELAY;
 105   1      
 106   1         FIFORESET = 0x00; //Release NAKALL
 107   1         SYNCDELAY;
 108   1      
 109   1         EP2GPIFFLGSEL = 1;  // GPIF FIFOFlag is empty
 110   1         SYNCDELAY;
 111   1      
 112   1         GPIFTCB0 = 1;
 113   1         SYNCDELAY;
 114   1         // trigger FIFO write transactions, using SFR
 115   1         GPIFTRIG = 0 | 0; // R/W=0, EP[1:0]=FIFO_EpNum
 116   1      }
 117          
C51 COMPILER V7.07   MYDACC                                                                05/17/2020 16:52:35 PAGE 3   

 118          void TD_Poll(void)              // Called repeatedly while the device is idle
 119          {
 120   1      }
 121          
 122          BOOL TD_Suspend(void)          // Called before the device goes into suspend mode
 123          {
 124   1         return(TRUE);
 125   1      }
 126          
 127          BOOL TD_Resume(void)          // Called after the device resumes
 128          {
 129   1         return(TRUE);
 130   1      }
 131          
 132          //-----------------------------------------------------------------------------
 133          // Device Request hooks
 134          //   The following hooks are called by the end point 0 device request parser.
 135          //-----------------------------------------------------------------------------
 136          
 137          BOOL DR_GetDescriptor(void)
 138          {
 139   1         return(TRUE);
 140   1      }
 141          
 142          BOOL DR_SetConfiguration(void)   // Called when a Set Configuration command is received
 143          {
 144   1         Configuration = SETUPDAT[2];
 145   1         return(TRUE);            // Handled by user code
 146   1      }
 147          
 148          BOOL DR_GetConfiguration(void)   // Called when a Get Configuration command is received
 149          {
 150   1         EP0BUF[0] = Configuration;
 151   1         EP0BCH = 0;
 152   1         EP0BCL = 1;
 153   1         return(TRUE);            // Handled by user code
 154   1      }
 155          
 156          BOOL DR_SetInterface(void)       // Called when a Set Interface command is received
 157          {
 158   1         AlternateSetting = SETUPDAT[2];
 159   1         return(TRUE);            // Handled by user code
 160   1      }
 161          
 162          BOOL DR_GetInterface(void)       // Called when a Set Interface command is received
 163          {
 164   1         EP0BUF[0] = AlternateSetting;
 165   1         EP0BCH = 0;
 166   1         EP0BCL = 1;
 167   1         return(TRUE);            // Handled by user code
 168   1      }
 169          
 170          BOOL DR_GetStatus(void)
 171          {
 172   1         return(TRUE);
 173   1      }
 174          
 175          BOOL DR_ClearFeature(void)
 176          {
 177   1         return(TRUE);
 178   1      }
 179          
C51 COMPILER V7.07   MYDACC                                                                05/17/2020 16:52:35 PAGE 4   

 180          BOOL DR_SetFeature(void)
 181          {
 182   1         return(TRUE);
 183   1      }
 184          
 185          BOOL DR_VendorCmnd(void)
 186          {
 187   1         switch (SETUPDAT[1])
 188   1         {
 189   2            case VENDOR_DEVICE_TYPE:
 190   2               EP0BUF[0] = DEVICE_TYPE;
 191   2               EP0BCH = 0;
 192   2               EP0BCL = 1;
 193   2               break;
 194   2      
 195   2            case VENDOR_DEVICE_PARAM:
 196   2               EP0BUF[0] = DATA_PORT_NO & 0xFF;
 197   2               EP0BUF[1] = (DATA_PORT_NO >> 8) & 0xFF;
 198   2               EP0BUF[2] = CONTROL_PORT_NO & 0xFF;
 199   2               EP0BUF[3] = (CONTROL_PORT_NO >> 8) & 0xFF;
 200   2               EP0BCH = 0;
 201   2               EP0BCL = 4;
 202   2               break;
 203   2      
 204   2            case SET_SAMPLE_RATE:
 205   2               {
 206   3                  unsigned long rate;
 207   3                  unsigned long cycles;
 208   3      
 209   3                  rate = (unsigned long)SETUPDAT[2]
 210   3                      + ((unsigned long)SETUPDAT[3] << 8)
 211   3                      + ((unsigned long)SETUPDAT[4] << 16)
 212   3                      + ((unsigned long)SETUPDAT[5] << 24);
 213   3                  if (rate == 0)
 214   3                     rate = 1;
 215   3                  cycles = 48000000 / rate;
 216   3                  if (cycles < 4)
 217   3                     cycles = 4; // 12MHz
 218   3                  if (cycles > 500)
 219   3                     cycles = 500; // 96kHz
 220   3                  if (cycles % 2 == 0)
 221   3                  {
 222   4                     StateCycle[0] = (cycles / 2) - 1;
 223   4                     StateCycle[2] = (cycles / 2) - 1;
 224   4                  }
 225   3                  else
 226   3                  {
 227   4                     StateCycle[0] = (cycles / 2) - 1;
 228   4                     StateCycle[2] = (cycles / 2);
 229   4                  }
 230   3                  rate = GetRate();
 231   3      
 232   3                  GPIFABORT = 0xFF; // abort any waveforms pending
 233   3                  while( !( GPIFTRIG & 0x80 ) ) // poll GPIFTRIG.7 Done bit
 234   3                     ;
 235   3      
 236   3                  ChangeStateCycle();
 237   3      
 238   3                  GPIFTCB0 = 1;
 239   3                  SYNCDELAY;
 240   3                  // trigger FIFO write transactions, using SFR
 241   3                  GPIFTRIG = 0 | 0; // R/W=0, EP[1:0]=FIFO_EpNum
C51 COMPILER V7.07   MYDACC                                                                05/17/2020 16:52:35 PAGE 5   

 242   3      
 243   3                  EP0BUF[0] = rate & 0xFF;
 244   3                  EP0BUF[1] = (rate >> 8) & 0xFF;
 245   3                  EP0BUF[2] = (rate >> 16) & 0xFF;
 246   3                  EP0BUF[3] = (rate >> 24) & 0xFF;
 247   3                  EP0BCH = 0;
 248   3                  EP0BCL = 4;
 249   3               }
 250   2               break;
 251   2      
 252   2            default:
 253   2               return(TRUE);
 254   2         }
 255   1      
 256   1         return(FALSE);
 257   1      }
 258          
 259          //-----------------------------------------------------------------------------
 260          // USB Interrupt Handlers
 261          //   The following functions are called by the USB interrupt jump table.
 262          //-----------------------------------------------------------------------------
 263          
 264          // Setup Data Available Interrupt Handler
 265          void ISR_Sudav(void) interrupt 0
 266          {
 267   1         GotSUD = TRUE;            // Set flag
 268   1         EZUSB_IRQ_CLEAR();
 269   1         USBIRQ = bmSUDAV;         // Clear SUDAV IRQ
 270   1      }
 271          
 272          // Setup Token Interrupt Handler
 273          void ISR_Sutok(void) interrupt 0
 274          {
 275   1         EZUSB_IRQ_CLEAR();
 276   1         USBIRQ = bmSUTOK;         // Clear SUTOK IRQ
 277   1      }
 278          
 279          void ISR_Sof(void) interrupt 0
 280          {
 281   1         EZUSB_IRQ_CLEAR();
 282   1         USBIRQ = bmSOF;            // Clear SOF IRQ
 283   1      }
 284          
 285          void ISR_Ures(void) interrupt 0
 286          {
 287   1         // whenever we get a USB reset, we should revert to full speed mode
 288   1         pConfigDscr = pFullSpeedConfigDscr;
 289   1         ((CONFIGDSCR xdata *) pConfigDscr)->type = CONFIG_DSCR;
 290   1         pOtherConfigDscr = pHighSpeedConfigDscr;
 291   1         ((CONFIGDSCR xdata *) pOtherConfigDscr)->type = OTHERSPEED_DSCR;
 292   1      
 293   1         EZUSB_IRQ_CLEAR();
 294   1         USBIRQ = bmURES;         // Clear URES IRQ
 295   1      }
 296          
 297          void ISR_Susp(void) interrupt 0
 298          {
 299   1         Sleep = TRUE;
 300   1         EZUSB_IRQ_CLEAR();
 301   1         USBIRQ = bmSUSP;
 302   1      }
 303          
C51 COMPILER V7.07   MYDACC                                                                05/17/2020 16:52:35 PAGE 6   

 304          void ISR_Highspeed(void) interrupt 0
 305          {
 306   1         if (EZUSB_HIGHSPEED())
 307   1         {
 308   2            pConfigDscr = pHighSpeedConfigDscr;
 309   2            ((CONFIGDSCR xdata *) pConfigDscr)->type = CONFIG_DSCR;
 310   2            pOtherConfigDscr = pFullSpeedConfigDscr;
 311   2            ((CONFIGDSCR xdata *) pOtherConfigDscr)->type = OTHERSPEED_DSCR;
 312   2         }
 313   1      
 314   1         EZUSB_IRQ_CLEAR();
 315   1         USBIRQ = bmHSGRANT;
 316   1      }
 317          void ISR_Ep0ack(void) interrupt 0
 318          {
 319   1      }
 320          void ISR_Stub(void) interrupt 0
 321          {
 322   1      }
 323          void ISR_Ep0in(void) interrupt 0
 324          {
 325   1      }
 326          void ISR_Ep0out(void) interrupt 0
 327          {
 328   1      }
 329          void ISR_Ep1in(void) interrupt 0
 330          {
 331   1      }
 332          void ISR_Ep1out(void) interrupt 0
 333          {
 334   1      }
 335          void ISR_Ep2inout(void) interrupt 0
 336          {
 337   1      }
 338          void ISR_Ep4inout(void) interrupt 0
 339          {
 340   1      }
 341          void ISR_Ep6inout(void) interrupt 0
 342          {
 343   1      }
 344          void ISR_Ep8inout(void) interrupt 0
 345          {
 346   1      }
 347          void ISR_Ibn(void) interrupt 0
 348          {
 349   1      }
 350          void ISR_Ep0pingnak(void) interrupt 0
 351          {
 352   1      }
 353          void ISR_Ep1pingnak(void) interrupt 0
 354          {
 355   1      }
 356          void ISR_Ep2pingnak(void) interrupt 0
 357          {
 358   1      }
 359          void ISR_Ep4pingnak(void) interrupt 0
 360          {
 361   1      }
 362          void ISR_Ep6pingnak(void) interrupt 0
 363          {
 364   1      }
 365          void ISR_Ep8pingnak(void) interrupt 0
C51 COMPILER V7.07   MYDACC                                                                05/17/2020 16:52:35 PAGE 7   

 366          {
 367   1      }
 368          void ISR_Errorlimit(void) interrupt 0
 369          {
 370   1      }
 371          void ISR_Ep2piderror(void) interrupt 0
 372          {
 373   1      }
 374          void ISR_Ep4piderror(void) interrupt 0
 375          {
 376   1      }
 377          void ISR_Ep6piderror(void) interrupt 0
 378          {
 379   1      }
 380          void ISR_Ep8piderror(void) interrupt 0
 381          {
 382   1      }
 383          void ISR_Ep2pflag(void) interrupt 0
 384          {
 385   1      }
 386          void ISR_Ep4pflag(void) interrupt 0
 387          {
 388   1      }
 389          void ISR_Ep6pflag(void) interrupt 0
 390          {
 391   1      }
 392          void ISR_Ep8pflag(void) interrupt 0
 393          {
 394   1      }
 395          void ISR_Ep2eflag(void) interrupt 0
 396          {
 397   1      }
 398          void ISR_Ep4eflag(void) interrupt 0
 399          {
 400   1      }
 401          void ISR_Ep6eflag(void) interrupt 0
 402          {
 403   1      }
 404          void ISR_Ep8eflag(void) interrupt 0
 405          {
 406   1      }
 407          void ISR_Ep2fflag(void) interrupt 0
 408          {
 409   1      }
 410          void ISR_Ep4fflag(void) interrupt 0
 411          {
 412   1      }
 413          void ISR_Ep6fflag(void) interrupt 0
 414          {
 415   1      }
 416          void ISR_Ep8fflag(void) interrupt 0
 417          {
 418   1      }
 419          void ISR_GpifComplete(void) interrupt 0
 420          {
 421   1      }
 422          void ISR_GpifWaveform(void) interrupt 0
 423          {
 424   1      }


MODULE INFORMATION:   STATIC OVERLAYABLE
C51 COMPILER V7.07   MYDACC                                                                05/17/2020 16:52:35 PAGE 8   

   CODE SIZE        =   1040    ----
   CONSTANT SIZE    =   ----    ----
   XDATA SIZE       =   ----     128
   PDATA SIZE       =   ----    ----
   DATA SIZE        =      5       8
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
