`timescale 1 ps / 1 ps

module signExtender_testbench();

	reg [5:0] imm;
	wire [31:0] signExtImm;
	
	signExtender signExtInst (.imm(imm), .signExtImm(signExtImm));
	
	initial
		begin
			opcode = 4'b0000;
			
			#5 opcode = 4'b0001;
			
			#5 opcode = 4'b0010;
			
			#5 opcode = 4'b0011;
			
			#5 opcode = 4'b0100;
			
			#5 opcode = 4'b0101;
			
			#5 opcode = 4'b0110;
			
			#5 opcode = 4'b0111;
			
			#5 opcode = 4'b1000;
			
			#5 opcode = 4'b1001;
			
		end
		
endmodule