

================================================================
== Vivado HLS Report for 'backward'
================================================================
* Date:           Wed Oct 26 23:36:12 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        f_b_0
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                   |      Latency      | Iteration|  Initiation Interval  |  Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1                           |       20|       20|         2|          -|          -|      10|    no    |
        |- Loop 2                           |     2835|     2835|        63|          -|          -|      45|    no    |
        | + Loop 2.1                        |       60|       60|         6|          -|          -|      10|    no    |
        |- Loop 3                           |     4590|     4590|       102|          -|          -|      45|    no    |
        | + Loop 3.1                        |      100|      100|        10|          -|          -|      10|    no    |
        |- Loop 4                           |      180|      495|  4 ~ 11  |          -|          -|      45|    no    |
        |- Loop 5                           |    49140|    49140|       273|          -|          -|     180|    no    |
        | + Loop 5.1                        |      270|      270|         6|          -|          -|      45|    no    |
        |- Loop 6                           |    73260|    73260|       407|          -|          -|     180|    no    |
        | + Loop 6.1                        |      405|      405|         9|          -|          -|      45|    no    |
        |- Loop 7                           |      720|     1980|  4 ~ 11  |          -|          -|     180|    no    |
        |- Loop 8                           |   623808|   623808|      1083|          -|          -|     576|    no    |
        | + Loop 8.1                        |     1080|     1080|         6|          -|          -|     180|    no    |
        |- Loop 9                           |   934272|   934272|      1622|          -|          -|     576|    no    |
        | + Loop 9.1                        |     1620|     1620|         9|          -|          -|     180|    no    |
        |- Loop 10                          |      840|      840|        30|          -|          -|      28|    no    |
        | + Loop 10.1                       |       28|       28|         1|          -|          -|      28|    no    |
        |- Loop 11                          |      728|      728|        28|          -|          -|      26|    no    |
        | + Loop 11.1                       |       26|       26|         1|          -|          -|      26|    no    |
        |- Loop 12                          |       87|       87|        29|          -|          -|       3|    no    |
        | + Loop 12.1                       |       27|       27|         9|          -|          -|       3|    no    |
        |- Loop 13                          |  1037952|  1037952|      1802|          -|          -|     576|    no    |
        | + Loop 13.1                       |     1800|     1800|        10|          -|          -|     180|    no    |
        |- Loop 14                          |    73260|    73260|       407|          -|          -|     180|    no    |
        | + Loop 14.1                       |      405|      405|         9|          -|          -|      45|    no    |
        |- Loop 15                          |     4590|     4590|       102|          -|          -|      45|    no    |
        | + Loop 15.1                       |      100|      100|        10|          -|          -|      10|    no    |
        |- memcpy.conv1.conv_kernel1.gep    |       10|       10|         3|          1|          1|       9|    yes   |
        |- memcpy.conv2.conv_kernel2.gep    |       10|       10|         3|          1|          1|       9|    yes   |
        |- memcpy.conv3.conv_kernel3.gep    |       10|       10|         3|          1|          1|       9|    yes   |
        |- memcpy.fc1.fc_hidden_layer1.gep  |   103681|   103681|         3|          1|          1|  103680|    yes   |
        |- memcpy.fc2.fc_hidden_layer2.gep  |     8101|     8101|         3|          1|          1|    8100|    yes   |
        |- memcpy.fc3.fc_hidden_layer3.gep  |      451|      451|         3|          1|          1|     450|    yes   |
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 3
  * Pipeline-5: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 189
* Pipeline : 6
  Pipeline-0 : II = 1, D = 3, States = { 142 143 144 }
  Pipeline-1 : II = 1, D = 3, States = { 150 151 152 }
  Pipeline-2 : II = 1, D = 3, States = { 158 159 160 }
  Pipeline-3 : II = 1, D = 3, States = { 166 167 168 }
  Pipeline-4 : II = 1, D = 3, States = { 174 175 176 }
  Pipeline-5 : II = 1, D = 3, States = { 182 183 184 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 8 
7 --> 6 
8 --> 9 16 
9 --> 10 
10 --> 11 8 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 10 
16 --> 17 27 
17 --> 18 16 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 17 
27 --> 28 38 
28 --> 29 
29 --> 30 37 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 27 
38 --> 39 46 
39 --> 40 
40 --> 41 38 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 40 
46 --> 47 56 
47 --> 48 46 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 47 
56 --> 57 67 
57 --> 58 
58 --> 59 66 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 56 
67 --> 68 75 
68 --> 69 
69 --> 70 67 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 69 
75 --> 85 76 
76 --> 77 75 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 76 
85 --> 86 
86 --> 88 87 
87 --> 87 86 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 93 92 
92 --> 92 91 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 110 
101 --> 102 100 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 101 
110 --> 111 121 
111 --> 112 110 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 111 
121 --> 122 131 
122 --> 123 121 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 122 
131 --> 132 142 
132 --> 133 131 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 132 
142 --> 145 143 
143 --> 144 
144 --> 142 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 153 151 
151 --> 152 
152 --> 150 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 161 159 
159 --> 160 
160 --> 158 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 169 167 
167 --> 168 
168 --> 166 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 177 175 
175 --> 176 
176 --> 174 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 185 183 
183 --> 184 
184 --> 182 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.79>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%label_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %label_r)" [f_b_0/forw_back.c:229]   --->   Operation 190 'read' 'label_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%rgrad_assign = alloca [450 x float], align 16"   --->   Operation 191 'alloca' 'rgrad_assign' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%second_rgrad = alloca [45 x float], align 16" [f_b_0/forw_back.c:238]   --->   Operation 192 'alloca' 'second_rgrad' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%second_grad = alloca [180 x float], align 16" [f_b_0/forw_back.c:240]   --->   Operation 193 'alloca' 'second_grad' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%rgrad_assign_1 = alloca [8100 x float], align 16"   --->   Operation 194 'alloca' 'rgrad_assign_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%first_rgrad = alloca [180 x float], align 16" [f_b_0/forw_back.c:246]   --->   Operation 195 'alloca' 'first_rgrad' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%first_grad = alloca [180 x float], align 16" [f_b_0/forw_back.c:248]   --->   Operation 196 'alloca' 'first_grad' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%first_wgrad = alloca [103680 x float], align 16" [f_b_0/forw_back.c:250]   --->   Operation 197 'alloca' 'first_wgrad' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%third_conv_grad1 = alloca [576 x float], align 16" [f_b_0/forw_back.c:252]   --->   Operation 198 'alloca' 'third_conv_grad1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%third_kernel_grad = alloca [9 x float], align 16"   --->   Operation 199 'alloca' 'third_kernel_grad' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%second_conv_grad1 = alloca [676 x float], align 16" [f_b_0/forw_back.c:257]   --->   Operation 200 'alloca' 'second_conv_grad1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%third_kernel_overtur = alloca [9 x float], align 16" [f_b_0/forw_back.c:258]   --->   Operation 201 'alloca' 'third_kernel_overtur' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%third_conv_grad_padd = alloca [784 x float], align 16" [f_b_0/forw_back.c:260]   --->   Operation 202 'alloca' 'third_conv_grad_padd' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%second_kernel_grad = alloca [9 x float], align 16"   --->   Operation 203 'alloca' 'second_kernel_grad' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%first_conv_grad = alloca [784 x float], align 16" [f_b_0/forw_back.c:265]   --->   Operation 204 'alloca' 'first_conv_grad' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%second_kernel_overtu = alloca [9 x float], align 16" [f_b_0/forw_back.c:266]   --->   Operation 205 'alloca' 'second_kernel_overtu' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%second_conv_grad_pad = alloca [900 x float], align 16" [f_b_0/forw_back.c:268]   --->   Operation 206 'alloca' 'second_conv_grad_pad' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%first_kernel_grad = alloca [9 x float], align 16"   --->   Operation 207 'alloca' 'first_kernel_grad' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln231 = zext i32 %label_read to i64" [f_b_0/forw_back.c:231]   --->   Operation 208 'zext' 'zext_ln231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%result_addr = getelementptr inbounds [10 x float]* @result, i64 0, i64 %zext_ln231" [f_b_0/forw_back.c:231]   --->   Operation 209 'getelementptr' 'result_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [2/2] (0.79ns)   --->   "%result_load = load float* %result_addr, align 4" [f_b_0/forw_back.c:231]   --->   Operation 210 'load' 'result_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%out_grad_addr = getelementptr inbounds [10 x float]* @out_grad, i64 0, i64 %zext_ln231" [f_b_0/forw_back.c:231]   --->   Operation 211 'getelementptr' 'out_grad_addr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.50>
ST_2 : Operation 212 [1/2] (0.79ns)   --->   "%result_load = load float* %result_addr, align 4" [f_b_0/forw_back.c:231]   --->   Operation 212 'load' 'result_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_2 : Operation 213 [4/4] (7.71ns)   --->   "%tmp = fadd float %result_load, -1.000000e+00" [f_b_0/forw_back.c:231]   --->   Operation 213 'fadd' 'tmp' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.71>
ST_3 : Operation 214 [3/4] (7.71ns)   --->   "%tmp = fadd float %result_load, -1.000000e+00" [f_b_0/forw_back.c:231]   --->   Operation 214 'fadd' 'tmp' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.71>
ST_4 : Operation 215 [2/4] (7.71ns)   --->   "%tmp = fadd float %result_load, -1.000000e+00" [f_b_0/forw_back.c:231]   --->   Operation 215 'fadd' 'tmp' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.71>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%lr_in_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %lr_in_offset)" [f_b_0/forw_back.c:229]   --->   Operation 216 'read' 'lr_in_offset_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%fc3_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %fc3_offset)" [f_b_0/forw_back.c:229]   --->   Operation 217 'read' 'fc3_offset_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%fc2_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %fc2_offset)" [f_b_0/forw_back.c:229]   --->   Operation 218 'read' 'fc2_offset_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%fc1_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %fc1_offset)" [f_b_0/forw_back.c:229]   --->   Operation 219 'read' 'fc1_offset_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%conv3_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %conv3_offset)" [f_b_0/forw_back.c:229]   --->   Operation 220 'read' 'conv3_offset_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%conv2_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %conv2_offset)" [f_b_0/forw_back.c:229]   --->   Operation 221 'read' 'conv2_offset_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%conv1_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %conv1_offset)" [f_b_0/forw_back.c:229]   --->   Operation 222 'read' 'conv1_offset_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln229 = zext i30 %lr_in_offset_read to i64" [f_b_0/forw_back.c:229]   --->   Operation 223 'zext' 'zext_ln229' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%conv1_addr = getelementptr float* %conv1, i64 %zext_ln229" [f_b_0/forw_back.c:229]   --->   Operation 224 'getelementptr' 'conv1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln229_1 = zext i30 %fc3_offset_read to i64" [f_b_0/forw_back.c:229]   --->   Operation 225 'zext' 'zext_ln229_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%conv1_addr_1 = getelementptr float* %conv1, i64 %zext_ln229_1" [f_b_0/forw_back.c:229]   --->   Operation 226 'getelementptr' 'conv1_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln229_2 = zext i30 %fc2_offset_read to i64" [f_b_0/forw_back.c:229]   --->   Operation 227 'zext' 'zext_ln229_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "%conv1_addr_2 = getelementptr float* %conv1, i64 %zext_ln229_2" [f_b_0/forw_back.c:229]   --->   Operation 228 'getelementptr' 'conv1_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln229_3 = zext i30 %fc1_offset_read to i64" [f_b_0/forw_back.c:229]   --->   Operation 229 'zext' 'zext_ln229_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%conv1_addr_3 = getelementptr float* %conv1, i64 %zext_ln229_3" [f_b_0/forw_back.c:229]   --->   Operation 230 'getelementptr' 'conv1_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln229_4 = zext i30 %conv3_offset_read to i64" [f_b_0/forw_back.c:229]   --->   Operation 231 'zext' 'zext_ln229_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%conv1_addr_4 = getelementptr float* %conv1, i64 %zext_ln229_4" [f_b_0/forw_back.c:229]   --->   Operation 232 'getelementptr' 'conv1_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln229_5 = zext i30 %conv2_offset_read to i64" [f_b_0/forw_back.c:229]   --->   Operation 233 'zext' 'zext_ln229_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 234 [1/1] (0.00ns)   --->   "%conv1_addr_5 = getelementptr float* %conv1, i64 %zext_ln229_5" [f_b_0/forw_back.c:229]   --->   Operation 234 'getelementptr' 'conv1_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln229_6 = zext i30 %conv1_offset_read to i64" [f_b_0/forw_back.c:229]   --->   Operation 235 'zext' 'zext_ln229_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 236 [1/1] (0.00ns)   --->   "%conv1_addr_6 = getelementptr float* %conv1, i64 %zext_ln229_6" [f_b_0/forw_back.c:229]   --->   Operation 236 'getelementptr' 'conv1_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %conv1, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32, [5 x i8]* @p_str15, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 237 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 238 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %conv1, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32, [5 x i8]* @p_str15, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 238 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 239 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %conv1, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32, [5 x i8]* @p_str15, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 239 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 240 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %conv1, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32, [5 x i8]* @p_str15, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 240 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 241 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %conv1, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32, [5 x i8]* @p_str15, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 241 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 242 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %conv1, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32, [5 x i8]* @p_str15, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 242 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %conv1, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32, [5 x i8]* @p_str15, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 243 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_0/forw_back.c:230]   --->   Operation 244 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 245 [1/4] (7.71ns)   --->   "%tmp = fadd float %result_load, -1.000000e+00" [f_b_0/forw_back.c:231]   --->   Operation 245 'fadd' 'tmp' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 246 [1/1] (0.75ns)   --->   "br label %1" [f_b_0/forw_back.c:230]   --->   Operation 246 'br' <Predicate = true> <Delay = 0.75>

State 6 <SV = 5> <Delay = 1.77>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i_1, %5 ]"   --->   Operation 247 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln230 = zext i4 %i_0 to i32" [f_b_0/forw_back.c:230]   --->   Operation 248 'zext' 'zext_ln230' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 249 [1/1] (0.88ns)   --->   "%icmp_ln230 = icmp eq i4 %i_0, -6" [f_b_0/forw_back.c:230]   --->   Operation 249 'icmp' 'icmp_ln230' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 250 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 250 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 251 [1/1] (0.86ns)   --->   "%i_1 = add i4 %i_0, 1" [f_b_0/forw_back.c:230]   --->   Operation 251 'add' 'i_1' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 252 [1/1] (0.00ns)   --->   "br i1 %icmp_ln230, label %burst.rd.header.0, label %2" [f_b_0/forw_back.c:230]   --->   Operation 252 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 253 [1/1] (1.11ns)   --->   "%icmp_ln231 = icmp eq i32 %zext_ln230, %label_read" [f_b_0/forw_back.c:231]   --->   Operation 253 'icmp' 'icmp_ln231' <Predicate = (!icmp_ln230)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 254 [1/1] (0.00ns)   --->   "br i1 %icmp_ln231, label %3, label %4" [f_b_0/forw_back.c:231]   --->   Operation 254 'br' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_6 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i4 %i_0 to i64" [f_b_0/forw_back.c:232]   --->   Operation 255 'zext' 'zext_ln232' <Predicate = (!icmp_ln230 & !icmp_ln231)> <Delay = 0.00>
ST_6 : Operation 256 [1/1] (0.00ns)   --->   "%result_addr_2 = getelementptr inbounds [10 x float]* @result, i64 0, i64 %zext_ln232" [f_b_0/forw_back.c:232]   --->   Operation 256 'getelementptr' 'result_addr_2' <Predicate = (!icmp_ln230 & !icmp_ln231)> <Delay = 0.00>
ST_6 : Operation 257 [2/2] (0.79ns)   --->   "%result_load_1 = load float* %result_addr_2, align 4" [f_b_0/forw_back.c:232]   --->   Operation 257 'load' 'result_load_1' <Predicate = (!icmp_ln230 & !icmp_ln231)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_6 : Operation 258 [1/1] (0.79ns)   --->   "store float %tmp, float* %out_grad_addr, align 4" [f_b_0/forw_back.c:231]   --->   Operation 258 'store' <Predicate = (!icmp_ln230 & icmp_ln231)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_6 : Operation 259 [1/1] (0.00ns)   --->   "br label %5" [f_b_0/forw_back.c:231]   --->   Operation 259 'br' <Predicate = (!icmp_ln230 & icmp_ln231)> <Delay = 0.00>
ST_6 : Operation 260 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_0/forw_back.c:148->f_b_0/forw_back.c:236]   --->   Operation 260 'specmemcore' <Predicate = (icmp_ln230)> <Delay = 0.00>
ST_6 : Operation 261 [1/1] (0.75ns)   --->   "br label %.loopexit16" [f_b_0/forw_back.c:148->f_b_0/forw_back.c:236]   --->   Operation 261 'br' <Predicate = (icmp_ln230)> <Delay = 0.75>

State 7 <SV = 6> <Delay = 1.58>
ST_7 : Operation 262 [1/2] (0.79ns)   --->   "%result_load_1 = load float* %result_addr_2, align 4" [f_b_0/forw_back.c:232]   --->   Operation 262 'load' 'result_load_1' <Predicate = (!icmp_ln231)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_7 : Operation 263 [1/1] (0.00ns)   --->   "%out_grad_addr_1 = getelementptr inbounds [10 x float]* @out_grad, i64 0, i64 %zext_ln232" [f_b_0/forw_back.c:232]   --->   Operation 263 'getelementptr' 'out_grad_addr_1' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_7 : Operation 264 [1/1] (0.79ns)   --->   "store float %result_load_1, float* %out_grad_addr_1, align 4" [f_b_0/forw_back.c:232]   --->   Operation 264 'store' <Predicate = (!icmp_ln231)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_7 : Operation 265 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 265 'br' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_7 : Operation 266 [1/1] (0.00ns)   --->   "br label %1" [f_b_0/forw_back.c:230]   --->   Operation 266 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 6> <Delay = 1.35>
ST_8 : Operation 267 [1/1] (0.00ns)   --->   "%i_0_i = phi i6 [ 0, %burst.rd.header.0 ], [ %i, %.loopexit16.loopexit ]"   --->   Operation 267 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 268 [1/1] (0.87ns)   --->   "%icmp_ln148 = icmp eq i6 %i_0_i, -19" [f_b_0/forw_back.c:148->f_b_0/forw_back.c:236]   --->   Operation 268 'icmp' 'icmp_ln148' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 269 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 45, i64 45, i64 45) nounwind"   --->   Operation 269 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 270 [1/1] (0.88ns)   --->   "%i = add i6 %i_0_i, 1" [f_b_0/forw_back.c:148->f_b_0/forw_back.c:236]   --->   Operation 270 'add' 'i' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 271 [1/1] (0.00ns)   --->   "br i1 %icmp_ln148, label %MatrixBackPropagationMultiply1.exit, label %.preheader.preheader.i" [f_b_0/forw_back.c:148->f_b_0/forw_back.c:236]   --->   Operation 271 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i6 %i_0_i to i64" [f_b_0/forw_back.c:150->f_b_0/forw_back.c:236]   --->   Operation 272 'zext' 'zext_ln150' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_8 : Operation 273 [1/1] (0.00ns)   --->   "%second_relu_0_addr = getelementptr [45 x float]* @second_relu_0, i64 0, i64 %zext_ln150" [f_b_0/forw_back.c:150->f_b_0/forw_back.c:236]   --->   Operation 273 'getelementptr' 'second_relu_0_addr' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_8 : Operation 274 [2/2] (1.35ns)   --->   "%second_relu_0_load = load float* %second_relu_0_addr, align 4" [f_b_0/forw_back.c:150->f_b_0/forw_back.c:236]   --->   Operation 274 'load' 'second_relu_0_load' <Predicate = (!icmp_ln148)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_8 : Operation 275 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_0/forw_back.c:169->f_b_0/forw_back.c:239]   --->   Operation 275 'specmemcore' <Predicate = (icmp_ln148)> <Delay = 0.00>
ST_8 : Operation 276 [1/1] (0.75ns)   --->   "br label %.loopexit15" [f_b_0/forw_back.c:169->f_b_0/forw_back.c:239]   --->   Operation 276 'br' <Predicate = (icmp_ln148)> <Delay = 0.75>

State 9 <SV = 7> <Delay = 1.35>
ST_9 : Operation 277 [1/1] (0.00ns)   --->   "%shl_ln = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %i_0_i, i3 0)" [f_b_0/forw_back.c:150->f_b_0/forw_back.c:236]   --->   Operation 277 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 278 [1/1] (0.00ns)   --->   "%shl_ln150_1 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i_0_i, i1 false)" [f_b_0/forw_back.c:150->f_b_0/forw_back.c:236]   --->   Operation 278 'bitconcatenate' 'shl_ln150_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 279 [1/2] (1.35ns)   --->   "%second_relu_0_load = load float* %second_relu_0_addr, align 4" [f_b_0/forw_back.c:150->f_b_0/forw_back.c:236]   --->   Operation 279 'load' 'second_relu_0_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_9 : Operation 280 [1/1] (0.75ns)   --->   "br label %.preheader.i" [f_b_0/forw_back.c:149->f_b_0/forw_back.c:236]   --->   Operation 280 'br' <Predicate = true> <Delay = 0.75>

State 10 <SV = 8> <Delay = 1.81>
ST_10 : Operation 281 [1/1] (0.00ns)   --->   "%j_0_i = phi i4 [ %j, %6 ], [ 0, %.preheader.preheader.i ]"   --->   Operation 281 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln149 = zext i4 %j_0_i to i7" [f_b_0/forw_back.c:149->f_b_0/forw_back.c:236]   --->   Operation 282 'zext' 'zext_ln149' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 283 [1/1] (0.88ns)   --->   "%icmp_ln149 = icmp eq i4 %j_0_i, -6" [f_b_0/forw_back.c:149->f_b_0/forw_back.c:236]   --->   Operation 283 'icmp' 'icmp_ln149' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 284 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 284 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 285 [1/1] (0.86ns)   --->   "%j = add i4 %j_0_i, 1" [f_b_0/forw_back.c:149->f_b_0/forw_back.c:236]   --->   Operation 285 'add' 'j' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 286 [1/1] (0.00ns)   --->   "br i1 %icmp_ln149, label %.loopexit16.loopexit, label %6" [f_b_0/forw_back.c:149->f_b_0/forw_back.c:236]   --->   Operation 286 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln150_1 = zext i4 %j_0_i to i64" [f_b_0/forw_back.c:150->f_b_0/forw_back.c:236]   --->   Operation 287 'zext' 'zext_ln150_1' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_10 : Operation 288 [1/1] (0.00ns)   --->   "%out_grad_addr_2 = getelementptr [10 x float]* @out_grad, i64 0, i64 %zext_ln150_1" [f_b_0/forw_back.c:150->f_b_0/forw_back.c:236]   --->   Operation 288 'getelementptr' 'out_grad_addr_2' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_10 : Operation 289 [2/2] (0.79ns)   --->   "%out_grad_load = load float* %out_grad_addr_2, align 4" [f_b_0/forw_back.c:150->f_b_0/forw_back.c:236]   --->   Operation 289 'load' 'out_grad_load' <Predicate = (!icmp_ln149)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_10 : Operation 290 [1/1] (0.89ns)   --->   "%add_ln150 = add i7 %shl_ln150_1, %zext_ln149" [f_b_0/forw_back.c:150->f_b_0/forw_back.c:236]   --->   Operation 290 'add' 'add_ln150' <Predicate = (!icmp_ln149)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln150_3 = zext i7 %add_ln150 to i9" [f_b_0/forw_back.c:150->f_b_0/forw_back.c:236]   --->   Operation 291 'zext' 'zext_ln150_3' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_10 : Operation 292 [1/1] (0.92ns)   --->   "%add_ln150_1 = add i9 %zext_ln150_3, %shl_ln" [f_b_0/forw_back.c:150->f_b_0/forw_back.c:236]   --->   Operation 292 'add' 'add_ln150_1' <Predicate = (!icmp_ln149)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 293 [1/1] (0.00ns)   --->   "br label %.loopexit16"   --->   Operation 293 'br' <Predicate = (icmp_ln149)> <Delay = 0.00>

State 11 <SV = 9> <Delay = 0.79>
ST_11 : Operation 294 [1/2] (0.79ns)   --->   "%out_grad_load = load float* %out_grad_addr_2, align 4" [f_b_0/forw_back.c:150->f_b_0/forw_back.c:236]   --->   Operation 294 'load' 'out_grad_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>

State 12 <SV = 10> <Delay = 8.28>
ST_12 : Operation 295 [3/3] (8.28ns)   --->   "%tmp_i = fmul float %second_relu_0_load, %out_grad_load" [f_b_0/forw_back.c:150->f_b_0/forw_back.c:236]   --->   Operation 295 'fmul' 'tmp_i' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 8.28>
ST_13 : Operation 296 [2/3] (8.28ns)   --->   "%tmp_i = fmul float %second_relu_0_load, %out_grad_load" [f_b_0/forw_back.c:150->f_b_0/forw_back.c:236]   --->   Operation 296 'fmul' 'tmp_i' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 8.28>
ST_14 : Operation 297 [1/3] (8.28ns)   --->   "%tmp_i = fmul float %second_relu_0_load, %out_grad_load" [f_b_0/forw_back.c:150->f_b_0/forw_back.c:236]   --->   Operation 297 'fmul' 'tmp_i' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 1.35>
ST_15 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln150_2 = zext i9 %add_ln150_1 to i64" [f_b_0/forw_back.c:150->f_b_0/forw_back.c:236]   --->   Operation 298 'zext' 'zext_ln150_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 299 [1/1] (0.00ns)   --->   "%rgrad_assign_addr = getelementptr [450 x float]* %rgrad_assign, i64 0, i64 %zext_ln150_2" [f_b_0/forw_back.c:150->f_b_0/forw_back.c:236]   --->   Operation 299 'getelementptr' 'rgrad_assign_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 300 [1/1] (1.35ns)   --->   "store float %tmp_i, float* %rgrad_assign_addr, align 4" [f_b_0/forw_back.c:150->f_b_0/forw_back.c:236]   --->   Operation 300 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_15 : Operation 301 [1/1] (0.00ns)   --->   "br label %.preheader.i" [f_b_0/forw_back.c:149->f_b_0/forw_back.c:236]   --->   Operation 301 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 7> <Delay = 1.35>
ST_16 : Operation 302 [1/1] (0.00ns)   --->   "%i_0_i136 = phi i6 [ 0, %MatrixBackPropagationMultiply1.exit ], [ %i_2, %.loopexit15.loopexit ]"   --->   Operation 302 'phi' 'i_0_i136' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 303 [1/1] (0.87ns)   --->   "%icmp_ln169 = icmp eq i6 %i_0_i136, -19" [f_b_0/forw_back.c:169->f_b_0/forw_back.c:239]   --->   Operation 303 'icmp' 'icmp_ln169' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 304 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 45, i64 45, i64 45) nounwind"   --->   Operation 304 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 305 [1/1] (0.88ns)   --->   "%i_2 = add i6 %i_0_i136, 1" [f_b_0/forw_back.c:169->f_b_0/forw_back.c:239]   --->   Operation 305 'add' 'i_2' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 306 [1/1] (0.00ns)   --->   "br i1 %icmp_ln169, label %CalculateMatrixGrad1.exit, label %7" [f_b_0/forw_back.c:169->f_b_0/forw_back.c:239]   --->   Operation 306 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln170 = zext i6 %i_0_i136 to i64" [f_b_0/forw_back.c:170->f_b_0/forw_back.c:239]   --->   Operation 307 'zext' 'zext_ln170' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_16 : Operation 308 [1/1] (0.00ns)   --->   "%second_rgrad_addr = getelementptr [45 x float]* %second_rgrad, i64 0, i64 %zext_ln170" [f_b_0/forw_back.c:170->f_b_0/forw_back.c:239]   --->   Operation 308 'getelementptr' 'second_rgrad_addr' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_16 : Operation 309 [1/1] (1.35ns)   --->   "store float 0.000000e+00, float* %second_rgrad_addr, align 4" [f_b_0/forw_back.c:170->f_b_0/forw_back.c:239]   --->   Operation 309 'store' <Predicate = (!icmp_ln169)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_16 : Operation 310 [1/1] (0.00ns)   --->   "%shl_ln2 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %i_0_i136, i3 0)" [f_b_0/forw_back.c:172->f_b_0/forw_back.c:239]   --->   Operation 310 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_16 : Operation 311 [1/1] (0.00ns)   --->   "%shl_ln172_1 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i_0_i136, i1 false)" [f_b_0/forw_back.c:172->f_b_0/forw_back.c:239]   --->   Operation 311 'bitconcatenate' 'shl_ln172_1' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_16 : Operation 312 [1/1] (0.75ns)   --->   "br label %8" [f_b_0/forw_back.c:171->f_b_0/forw_back.c:239]   --->   Operation 312 'br' <Predicate = (!icmp_ln169)> <Delay = 0.75>
ST_16 : Operation 313 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_0/forw_back.c:194->f_b_0/forw_back.c:241]   --->   Operation 313 'specmemcore' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_16 : Operation 314 [1/1] (0.75ns)   --->   "br label %10" [f_b_0/forw_back.c:194->f_b_0/forw_back.c:241]   --->   Operation 314 'br' <Predicate = (icmp_ln169)> <Delay = 0.75>

State 17 <SV = 8> <Delay = 3.16>
ST_17 : Operation 315 [1/1] (0.00ns)   --->   "%empty_35 = phi float [ 0.000000e+00, %7 ], [ %tmp_i_37, %9 ]" [f_b_0/forw_back.c:172->f_b_0/forw_back.c:239]   --->   Operation 315 'phi' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 316 [1/1] (0.00ns)   --->   "%j_0_i137 = phi i4 [ 0, %7 ], [ %j_13, %9 ]"   --->   Operation 316 'phi' 'j_0_i137' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln171 = zext i4 %j_0_i137 to i7" [f_b_0/forw_back.c:171->f_b_0/forw_back.c:239]   --->   Operation 317 'zext' 'zext_ln171' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 318 [1/1] (0.88ns)   --->   "%icmp_ln171 = icmp eq i4 %j_0_i137, -6" [f_b_0/forw_back.c:171->f_b_0/forw_back.c:239]   --->   Operation 318 'icmp' 'icmp_ln171' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 319 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 319 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 320 [1/1] (0.86ns)   --->   "%j_13 = add i4 %j_0_i137, 1" [f_b_0/forw_back.c:171->f_b_0/forw_back.c:239]   --->   Operation 320 'add' 'j_13' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 321 [1/1] (0.00ns)   --->   "br i1 %icmp_ln171, label %.loopexit15.loopexit, label %9" [f_b_0/forw_back.c:171->f_b_0/forw_back.c:239]   --->   Operation 321 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 322 [1/1] (0.89ns)   --->   "%add_ln172 = add i7 %shl_ln172_1, %zext_ln171" [f_b_0/forw_back.c:172->f_b_0/forw_back.c:239]   --->   Operation 322 'add' 'add_ln172' <Predicate = (!icmp_ln171)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln172_2 = zext i7 %add_ln172 to i9" [f_b_0/forw_back.c:172->f_b_0/forw_back.c:239]   --->   Operation 323 'zext' 'zext_ln172_2' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_17 : Operation 324 [1/1] (0.92ns)   --->   "%add_ln172_1 = add i9 %zext_ln172_2, %shl_ln2" [f_b_0/forw_back.c:172->f_b_0/forw_back.c:239]   --->   Operation 324 'add' 'add_ln172_1' <Predicate = (!icmp_ln171)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln172 = zext i9 %add_ln172_1 to i64" [f_b_0/forw_back.c:172->f_b_0/forw_back.c:239]   --->   Operation 325 'zext' 'zext_ln172' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_17 : Operation 326 [1/1] (0.00ns)   --->   "%fc_hidden_layer3_add = getelementptr [450 x float]* @fc_hidden_layer3, i64 0, i64 %zext_ln172" [f_b_0/forw_back.c:172->f_b_0/forw_back.c:239]   --->   Operation 326 'getelementptr' 'fc_hidden_layer3_add' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_17 : Operation 327 [2/2] (1.35ns)   --->   "%fc_hidden_layer3_loa = load float* %fc_hidden_layer3_add, align 4" [f_b_0/forw_back.c:172->f_b_0/forw_back.c:239]   --->   Operation 327 'load' 'fc_hidden_layer3_loa' <Predicate = (!icmp_ln171)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_17 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln172_1 = zext i4 %j_0_i137 to i64" [f_b_0/forw_back.c:172->f_b_0/forw_back.c:239]   --->   Operation 328 'zext' 'zext_ln172_1' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_17 : Operation 329 [1/1] (0.00ns)   --->   "%out_grad_addr_3 = getelementptr [10 x float]* @out_grad, i64 0, i64 %zext_ln172_1" [f_b_0/forw_back.c:172->f_b_0/forw_back.c:239]   --->   Operation 329 'getelementptr' 'out_grad_addr_3' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_17 : Operation 330 [2/2] (0.79ns)   --->   "%out_grad_load_1 = load float* %out_grad_addr_3, align 4" [f_b_0/forw_back.c:172->f_b_0/forw_back.c:239]   --->   Operation 330 'load' 'out_grad_load_1' <Predicate = (!icmp_ln171)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_17 : Operation 331 [1/1] (0.00ns)   --->   "br label %.loopexit15"   --->   Operation 331 'br' <Predicate = (icmp_ln171)> <Delay = 0.00>

State 18 <SV = 9> <Delay = 1.35>
ST_18 : Operation 332 [1/2] (1.35ns)   --->   "%fc_hidden_layer3_loa = load float* %fc_hidden_layer3_add, align 4" [f_b_0/forw_back.c:172->f_b_0/forw_back.c:239]   --->   Operation 332 'load' 'fc_hidden_layer3_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_18 : Operation 333 [1/2] (0.79ns)   --->   "%out_grad_load_1 = load float* %out_grad_addr_3, align 4" [f_b_0/forw_back.c:172->f_b_0/forw_back.c:239]   --->   Operation 333 'load' 'out_grad_load_1' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>

State 19 <SV = 10> <Delay = 8.28>
ST_19 : Operation 334 [3/3] (8.28ns)   --->   "%tmp_i6 = fmul float %fc_hidden_layer3_loa, %out_grad_load_1" [f_b_0/forw_back.c:172->f_b_0/forw_back.c:239]   --->   Operation 334 'fmul' 'tmp_i6' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 11> <Delay = 8.28>
ST_20 : Operation 335 [2/3] (8.28ns)   --->   "%tmp_i6 = fmul float %fc_hidden_layer3_loa, %out_grad_load_1" [f_b_0/forw_back.c:172->f_b_0/forw_back.c:239]   --->   Operation 335 'fmul' 'tmp_i6' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 12> <Delay = 8.28>
ST_21 : Operation 336 [1/3] (8.28ns)   --->   "%tmp_i6 = fmul float %fc_hidden_layer3_loa, %out_grad_load_1" [f_b_0/forw_back.c:172->f_b_0/forw_back.c:239]   --->   Operation 336 'fmul' 'tmp_i6' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 13> <Delay = 7.71>
ST_22 : Operation 337 [4/4] (7.71ns)   --->   "%tmp_i_37 = fadd float %empty_35, %tmp_i6" [f_b_0/forw_back.c:172->f_b_0/forw_back.c:239]   --->   Operation 337 'fadd' 'tmp_i_37' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 14> <Delay = 7.71>
ST_23 : Operation 338 [3/4] (7.71ns)   --->   "%tmp_i_37 = fadd float %empty_35, %tmp_i6" [f_b_0/forw_back.c:172->f_b_0/forw_back.c:239]   --->   Operation 338 'fadd' 'tmp_i_37' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 15> <Delay = 7.71>
ST_24 : Operation 339 [2/4] (7.71ns)   --->   "%tmp_i_37 = fadd float %empty_35, %tmp_i6" [f_b_0/forw_back.c:172->f_b_0/forw_back.c:239]   --->   Operation 339 'fadd' 'tmp_i_37' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 16> <Delay = 7.71>
ST_25 : Operation 340 [1/4] (7.71ns)   --->   "%tmp_i_37 = fadd float %empty_35, %tmp_i6" [f_b_0/forw_back.c:172->f_b_0/forw_back.c:239]   --->   Operation 340 'fadd' 'tmp_i_37' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 17> <Delay = 1.35>
ST_26 : Operation 341 [1/1] (1.35ns)   --->   "store float %tmp_i_37, float* %second_rgrad_addr, align 4" [f_b_0/forw_back.c:172->f_b_0/forw_back.c:239]   --->   Operation 341 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_26 : Operation 342 [1/1] (0.00ns)   --->   "br label %8" [f_b_0/forw_back.c:171->f_b_0/forw_back.c:239]   --->   Operation 342 'br' <Predicate = true> <Delay = 0.00>

State 27 <SV = 8> <Delay = 1.35>
ST_27 : Operation 343 [1/1] (0.00ns)   --->   "%i_0_i143 = phi i6 [ 0, %CalculateMatrixGrad1.exit ], [ %i_4, %14 ]"   --->   Operation 343 'phi' 'i_0_i143' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 344 [1/1] (0.87ns)   --->   "%icmp_ln194 = icmp eq i6 %i_0_i143, -19" [f_b_0/forw_back.c:194->f_b_0/forw_back.c:241]   --->   Operation 344 'icmp' 'icmp_ln194' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 345 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 45, i64 45, i64 45) nounwind"   --->   Operation 345 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 346 [1/1] (0.88ns)   --->   "%i_4 = add i6 %i_0_i143, 1" [f_b_0/forw_back.c:194->f_b_0/forw_back.c:241]   --->   Operation 346 'add' 'i_4' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 347 [1/1] (0.00ns)   --->   "br i1 %icmp_ln194, label %ReluBackPropagation1.exit, label %11" [f_b_0/forw_back.c:194->f_b_0/forw_back.c:241]   --->   Operation 347 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln195 = zext i6 %i_0_i143 to i64" [f_b_0/forw_back.c:195->f_b_0/forw_back.c:241]   --->   Operation 348 'zext' 'zext_ln195' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_27 : Operation 349 [1/1] (0.00ns)   --->   "%second_fc_0_addr = getelementptr [45 x float]* @second_fc_0, i64 0, i64 %zext_ln195" [f_b_0/forw_back.c:195->f_b_0/forw_back.c:241]   --->   Operation 349 'getelementptr' 'second_fc_0_addr' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_27 : Operation 350 [2/2] (1.35ns)   --->   "%second_fc_0_load = load float* %second_fc_0_addr, align 4" [f_b_0/forw_back.c:195->f_b_0/forw_back.c:241]   --->   Operation 350 'load' 'second_fc_0_load' <Predicate = (!icmp_ln194)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_27 : Operation 351 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_0/forw_back.c:155->f_b_0/forw_back.c:243]   --->   Operation 351 'specmemcore' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_27 : Operation 352 [1/1] (0.75ns)   --->   "br label %.loopexit14" [f_b_0/forw_back.c:155->f_b_0/forw_back.c:243]   --->   Operation 352 'br' <Predicate = (icmp_ln194)> <Delay = 0.75>

State 28 <SV = 9> <Delay = 4.70>
ST_28 : Operation 353 [1/2] (1.35ns)   --->   "%second_fc_0_load = load float* %second_fc_0_addr, align 4" [f_b_0/forw_back.c:195->f_b_0/forw_back.c:241]   --->   Operation 353 'load' 'second_fc_0_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_28 : Operation 354 [1/1] (0.00ns)   --->   "%bitcast_ln195 = bitcast float %second_fc_0_load to i32" [f_b_0/forw_back.c:195->f_b_0/forw_back.c:241]   --->   Operation 354 'bitcast' 'bitcast_ln195' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln195, i32 23, i32 30)" [f_b_0/forw_back.c:195->f_b_0/forw_back.c:241]   --->   Operation 355 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 356 [1/1] (0.00ns)   --->   "%trunc_ln195 = trunc i32 %bitcast_ln195 to i23" [f_b_0/forw_back.c:195->f_b_0/forw_back.c:241]   --->   Operation 356 'trunc' 'trunc_ln195' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 357 [1/1] (0.85ns)   --->   "%icmp_ln195 = icmp ne i8 %tmp_12, -1" [f_b_0/forw_back.c:195->f_b_0/forw_back.c:241]   --->   Operation 357 'icmp' 'icmp_ln195' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 358 [1/1] (0.97ns)   --->   "%icmp_ln195_1 = icmp eq i23 %trunc_ln195, 0" [f_b_0/forw_back.c:195->f_b_0/forw_back.c:241]   --->   Operation 358 'icmp' 'icmp_ln195_1' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 359 [2/2] (3.34ns)   --->   "%tmp_13 = fcmp ogt float %second_fc_0_load, 0.000000e+00" [f_b_0/forw_back.c:195->f_b_0/forw_back.c:241]   --->   Operation 359 'fcmp' 'tmp_13' <Predicate = true> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 360 [1/1] (0.00ns)   --->   "%second_rgrad_addr_1 = getelementptr [45 x float]* %second_rgrad, i64 0, i64 %zext_ln195" [f_b_0/forw_back.c:195->f_b_0/forw_back.c:241]   --->   Operation 360 'getelementptr' 'second_rgrad_addr_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 361 [2/2] (1.35ns)   --->   "%second_rgrad_load = load float* %second_rgrad_addr_1, align 4" [f_b_0/forw_back.c:195->f_b_0/forw_back.c:241]   --->   Operation 361 'load' 'second_rgrad_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>

State 29 <SV = 10> <Delay = 4.14>
ST_29 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node and_ln195)   --->   "%or_ln195 = or i1 %icmp_ln195_1, %icmp_ln195" [f_b_0/forw_back.c:195->f_b_0/forw_back.c:241]   --->   Operation 362 'or' 'or_ln195' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 363 [1/2] (3.34ns)   --->   "%tmp_13 = fcmp ogt float %second_fc_0_load, 0.000000e+00" [f_b_0/forw_back.c:195->f_b_0/forw_back.c:241]   --->   Operation 363 'fcmp' 'tmp_13' <Predicate = true> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 364 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln195 = and i1 %or_ln195, %tmp_13" [f_b_0/forw_back.c:195->f_b_0/forw_back.c:241]   --->   Operation 364 'and' 'and_ln195' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 365 [1/2] (1.35ns)   --->   "%second_rgrad_load = load float* %second_rgrad_addr_1, align 4" [f_b_0/forw_back.c:195->f_b_0/forw_back.c:241]   --->   Operation 365 'load' 'second_rgrad_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_29 : Operation 366 [1/1] (0.00ns)   --->   "br i1 %and_ln195, label %12, label %13" [f_b_0/forw_back.c:195->f_b_0/forw_back.c:241]   --->   Operation 366 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 367 [2/2] (2.78ns)   --->   "%tmp_i5 = fpext float %second_rgrad_load to double" [f_b_0/forw_back.c:196->f_b_0/forw_back.c:241]   --->   Operation 367 'fpext' 'tmp_i5' <Predicate = (!and_ln195)> <Delay = 2.78> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 368 [1/1] (0.00ns)   --->   "%second_grad_addr = getelementptr [180 x float]* %second_grad, i64 0, i64 %zext_ln195" [f_b_0/forw_back.c:195->f_b_0/forw_back.c:241]   --->   Operation 368 'getelementptr' 'second_grad_addr' <Predicate = (and_ln195)> <Delay = 0.00>
ST_29 : Operation 369 [1/1] (1.35ns)   --->   "store float %second_rgrad_load, float* %second_grad_addr, align 4" [f_b_0/forw_back.c:195->f_b_0/forw_back.c:241]   --->   Operation 369 'store' <Predicate = (and_ln195)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_29 : Operation 370 [1/1] (0.00ns)   --->   "br label %14" [f_b_0/forw_back.c:195->f_b_0/forw_back.c:241]   --->   Operation 370 'br' <Predicate = (and_ln195)> <Delay = 0.00>

State 30 <SV = 11> <Delay = 2.78>
ST_30 : Operation 371 [1/2] (2.78ns)   --->   "%tmp_i5 = fpext float %second_rgrad_load to double" [f_b_0/forw_back.c:196->f_b_0/forw_back.c:241]   --->   Operation 371 'fpext' 'tmp_i5' <Predicate = true> <Delay = 2.78> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 12> <Delay = 8.33>
ST_31 : Operation 372 [5/5] (8.33ns)   --->   "%tmp_14_i = fmul double %tmp_i5, 5.000000e-02" [f_b_0/forw_back.c:196->f_b_0/forw_back.c:241]   --->   Operation 372 'dmul' 'tmp_14_i' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 13> <Delay = 8.33>
ST_32 : Operation 373 [4/5] (8.33ns)   --->   "%tmp_14_i = fmul double %tmp_i5, 5.000000e-02" [f_b_0/forw_back.c:196->f_b_0/forw_back.c:241]   --->   Operation 373 'dmul' 'tmp_14_i' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 14> <Delay = 8.33>
ST_33 : Operation 374 [3/5] (8.33ns)   --->   "%tmp_14_i = fmul double %tmp_i5, 5.000000e-02" [f_b_0/forw_back.c:196->f_b_0/forw_back.c:241]   --->   Operation 374 'dmul' 'tmp_14_i' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 15> <Delay = 8.33>
ST_34 : Operation 375 [2/5] (8.33ns)   --->   "%tmp_14_i = fmul double %tmp_i5, 5.000000e-02" [f_b_0/forw_back.c:196->f_b_0/forw_back.c:241]   --->   Operation 375 'dmul' 'tmp_14_i' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 16> <Delay = 8.33>
ST_35 : Operation 376 [1/5] (8.33ns)   --->   "%tmp_14_i = fmul double %tmp_i5, 5.000000e-02" [f_b_0/forw_back.c:196->f_b_0/forw_back.c:241]   --->   Operation 376 'dmul' 'tmp_14_i' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 17> <Delay = 3.32>
ST_36 : Operation 377 [2/2] (3.32ns)   --->   "%tmp_15_i = fptrunc double %tmp_14_i to float" [f_b_0/forw_back.c:196->f_b_0/forw_back.c:241]   --->   Operation 377 'fptrunc' 'tmp_15_i' <Predicate = true> <Delay = 3.32> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 18> <Delay = 4.67>
ST_37 : Operation 378 [1/2] (3.32ns)   --->   "%tmp_15_i = fptrunc double %tmp_14_i to float" [f_b_0/forw_back.c:196->f_b_0/forw_back.c:241]   --->   Operation 378 'fptrunc' 'tmp_15_i' <Predicate = (!and_ln195)> <Delay = 3.32> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 379 [1/1] (0.00ns)   --->   "%second_grad_addr_1 = getelementptr [180 x float]* %second_grad, i64 0, i64 %zext_ln195" [f_b_0/forw_back.c:196->f_b_0/forw_back.c:241]   --->   Operation 379 'getelementptr' 'second_grad_addr_1' <Predicate = (!and_ln195)> <Delay = 0.00>
ST_37 : Operation 380 [1/1] (1.35ns)   --->   "store float %tmp_15_i, float* %second_grad_addr_1, align 4" [f_b_0/forw_back.c:196->f_b_0/forw_back.c:241]   --->   Operation 380 'store' <Predicate = (!and_ln195)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_37 : Operation 381 [1/1] (0.00ns)   --->   "br label %14"   --->   Operation 381 'br' <Predicate = (!and_ln195)> <Delay = 0.00>
ST_37 : Operation 382 [1/1] (0.00ns)   --->   "br label %10" [f_b_0/forw_back.c:194->f_b_0/forw_back.c:241]   --->   Operation 382 'br' <Predicate = true> <Delay = 0.00>

State 38 <SV = 9> <Delay = 1.35>
ST_38 : Operation 383 [1/1] (0.00ns)   --->   "%i_0_i150 = phi i8 [ 0, %ReluBackPropagation1.exit ], [ %i_3, %.loopexit14.loopexit ]"   --->   Operation 383 'phi' 'i_0_i150' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 384 [1/1] (0.00ns)   --->   "%phi_mul = phi i13 [ 0, %ReluBackPropagation1.exit ], [ %add_ln157_1, %.loopexit14.loopexit ]" [f_b_0/forw_back.c:157->f_b_0/forw_back.c:243]   --->   Operation 384 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 385 [1/1] (0.97ns)   --->   "%add_ln157_1 = add i13 %phi_mul, 45" [f_b_0/forw_back.c:157->f_b_0/forw_back.c:243]   --->   Operation 385 'add' 'add_ln157_1' <Predicate = true> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 386 [1/1] (0.85ns)   --->   "%icmp_ln155 = icmp eq i8 %i_0_i150, -76" [f_b_0/forw_back.c:155->f_b_0/forw_back.c:243]   --->   Operation 386 'icmp' 'icmp_ln155' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 387 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180) nounwind"   --->   Operation 387 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 388 [1/1] (0.90ns)   --->   "%i_3 = add i8 %i_0_i150, 1" [f_b_0/forw_back.c:155->f_b_0/forw_back.c:243]   --->   Operation 388 'add' 'i_3' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 389 [1/1] (0.00ns)   --->   "br i1 %icmp_ln155, label %MatrixBackPropagationMultiply2.exit, label %.preheader.preheader.i151" [f_b_0/forw_back.c:155->f_b_0/forw_back.c:243]   --->   Operation 389 'br' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i8 %i_0_i150 to i64" [f_b_0/forw_back.c:157->f_b_0/forw_back.c:243]   --->   Operation 390 'zext' 'zext_ln157' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_38 : Operation 391 [1/1] (0.00ns)   --->   "%first_relu_0_addr = getelementptr [180 x float]* @first_relu_0, i64 0, i64 %zext_ln157" [f_b_0/forw_back.c:157->f_b_0/forw_back.c:243]   --->   Operation 391 'getelementptr' 'first_relu_0_addr' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_38 : Operation 392 [2/2] (1.35ns)   --->   "%first_relu_0_load = load float* %first_relu_0_addr, align 4" [f_b_0/forw_back.c:157->f_b_0/forw_back.c:243]   --->   Operation 392 'load' 'first_relu_0_load' <Predicate = (!icmp_ln155)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_38 : Operation 393 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_0/forw_back.c:177->f_b_0/forw_back.c:247]   --->   Operation 393 'specmemcore' <Predicate = (icmp_ln155)> <Delay = 0.00>
ST_38 : Operation 394 [1/1] (0.75ns)   --->   "br label %.loopexit13" [f_b_0/forw_back.c:177->f_b_0/forw_back.c:247]   --->   Operation 394 'br' <Predicate = (icmp_ln155)> <Delay = 0.75>

State 39 <SV = 10> <Delay = 1.35>
ST_39 : Operation 395 [1/2] (1.35ns)   --->   "%first_relu_0_load = load float* %first_relu_0_addr, align 4" [f_b_0/forw_back.c:157->f_b_0/forw_back.c:243]   --->   Operation 395 'load' 'first_relu_0_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_39 : Operation 396 [1/1] (0.75ns)   --->   "br label %.preheader.i153" [f_b_0/forw_back.c:156->f_b_0/forw_back.c:243]   --->   Operation 396 'br' <Predicate = true> <Delay = 0.75>

State 40 <SV = 11> <Delay = 1.35>
ST_40 : Operation 397 [1/1] (0.00ns)   --->   "%j_0_i152 = phi i6 [ %j_14, %15 ], [ 0, %.preheader.preheader.i151 ]"   --->   Operation 397 'phi' 'j_0_i152' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln156 = zext i6 %j_0_i152 to i13" [f_b_0/forw_back.c:156->f_b_0/forw_back.c:243]   --->   Operation 398 'zext' 'zext_ln156' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 399 [1/1] (0.87ns)   --->   "%icmp_ln156 = icmp eq i6 %j_0_i152, -19" [f_b_0/forw_back.c:156->f_b_0/forw_back.c:243]   --->   Operation 399 'icmp' 'icmp_ln156' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 400 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 45, i64 45, i64 45) nounwind"   --->   Operation 400 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 401 [1/1] (0.88ns)   --->   "%j_14 = add i6 %j_0_i152, 1" [f_b_0/forw_back.c:156->f_b_0/forw_back.c:243]   --->   Operation 401 'add' 'j_14' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 402 [1/1] (0.00ns)   --->   "br i1 %icmp_ln156, label %.loopexit14.loopexit, label %15" [f_b_0/forw_back.c:156->f_b_0/forw_back.c:243]   --->   Operation 402 'br' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln157_1 = zext i6 %j_0_i152 to i64" [f_b_0/forw_back.c:157->f_b_0/forw_back.c:243]   --->   Operation 403 'zext' 'zext_ln157_1' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_40 : Operation 404 [1/1] (0.00ns)   --->   "%second_grad_addr_2 = getelementptr [180 x float]* %second_grad, i64 0, i64 %zext_ln157_1" [f_b_0/forw_back.c:157->f_b_0/forw_back.c:243]   --->   Operation 404 'getelementptr' 'second_grad_addr_2' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_40 : Operation 405 [2/2] (1.35ns)   --->   "%second_grad_load = load float* %second_grad_addr_2, align 4" [f_b_0/forw_back.c:157->f_b_0/forw_back.c:243]   --->   Operation 405 'load' 'second_grad_load' <Predicate = (!icmp_ln156)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_40 : Operation 406 [1/1] (0.97ns)   --->   "%add_ln157 = add i13 %phi_mul, %zext_ln156" [f_b_0/forw_back.c:157->f_b_0/forw_back.c:243]   --->   Operation 406 'add' 'add_ln157' <Predicate = (!icmp_ln156)> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 407 [1/1] (0.00ns)   --->   "br label %.loopexit14"   --->   Operation 407 'br' <Predicate = (icmp_ln156)> <Delay = 0.00>

State 41 <SV = 12> <Delay = 1.35>
ST_41 : Operation 408 [1/2] (1.35ns)   --->   "%second_grad_load = load float* %second_grad_addr_2, align 4" [f_b_0/forw_back.c:157->f_b_0/forw_back.c:243]   --->   Operation 408 'load' 'second_grad_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>

State 42 <SV = 13> <Delay = 8.28>
ST_42 : Operation 409 [3/3] (8.28ns)   --->   "%tmp_i7 = fmul float %first_relu_0_load, %second_grad_load" [f_b_0/forw_back.c:157->f_b_0/forw_back.c:243]   --->   Operation 409 'fmul' 'tmp_i7' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 14> <Delay = 8.28>
ST_43 : Operation 410 [2/3] (8.28ns)   --->   "%tmp_i7 = fmul float %first_relu_0_load, %second_grad_load" [f_b_0/forw_back.c:157->f_b_0/forw_back.c:243]   --->   Operation 410 'fmul' 'tmp_i7' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 15> <Delay = 8.28>
ST_44 : Operation 411 [1/3] (8.28ns)   --->   "%tmp_i7 = fmul float %first_relu_0_load, %second_grad_load" [f_b_0/forw_back.c:157->f_b_0/forw_back.c:243]   --->   Operation 411 'fmul' 'tmp_i7' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 16> <Delay = 1.35>
ST_45 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln157_2 = zext i13 %add_ln157 to i64" [f_b_0/forw_back.c:157->f_b_0/forw_back.c:243]   --->   Operation 412 'zext' 'zext_ln157_2' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 413 [1/1] (0.00ns)   --->   "%rgrad_assign_1_addr = getelementptr [8100 x float]* %rgrad_assign_1, i64 0, i64 %zext_ln157_2" [f_b_0/forw_back.c:157->f_b_0/forw_back.c:243]   --->   Operation 413 'getelementptr' 'rgrad_assign_1_addr' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 414 [1/1] (1.35ns)   --->   "store float %tmp_i7, float* %rgrad_assign_1_addr, align 4" [f_b_0/forw_back.c:157->f_b_0/forw_back.c:243]   --->   Operation 414 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_45 : Operation 415 [1/1] (0.00ns)   --->   "br label %.preheader.i153" [f_b_0/forw_back.c:156->f_b_0/forw_back.c:243]   --->   Operation 415 'br' <Predicate = true> <Delay = 0.00>

State 46 <SV = 10> <Delay = 1.18>
ST_46 : Operation 416 [1/1] (0.00ns)   --->   "%i_0_i160 = phi i8 [ 0, %MatrixBackPropagationMultiply2.exit ], [ %i_5, %.loopexit13.loopexit ]"   --->   Operation 416 'phi' 'i_0_i160' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 417 [1/1] (0.00ns)   --->   "%phi_mul360 = phi i13 [ 0, %MatrixBackPropagationMultiply2.exit ], [ %add_ln180_1, %.loopexit13.loopexit ]" [f_b_0/forw_back.c:180->f_b_0/forw_back.c:247]   --->   Operation 417 'phi' 'phi_mul360' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 418 [1/1] (0.97ns)   --->   "%add_ln180_1 = add i13 %phi_mul360, 45" [f_b_0/forw_back.c:180->f_b_0/forw_back.c:247]   --->   Operation 418 'add' 'add_ln180_1' <Predicate = true> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 419 [1/1] (0.85ns)   --->   "%icmp_ln177 = icmp eq i8 %i_0_i160, -76" [f_b_0/forw_back.c:177->f_b_0/forw_back.c:247]   --->   Operation 419 'icmp' 'icmp_ln177' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 420 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180) nounwind"   --->   Operation 420 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 421 [1/1] (0.90ns)   --->   "%i_5 = add i8 %i_0_i160, 1" [f_b_0/forw_back.c:177->f_b_0/forw_back.c:247]   --->   Operation 421 'add' 'i_5' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 422 [1/1] (0.00ns)   --->   "br i1 %icmp_ln177, label %CalculateMatrixGrad2.exit, label %16" [f_b_0/forw_back.c:177->f_b_0/forw_back.c:247]   --->   Operation 422 'br' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln178 = zext i8 %i_0_i160 to i64" [f_b_0/forw_back.c:178->f_b_0/forw_back.c:247]   --->   Operation 423 'zext' 'zext_ln178' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_46 : Operation 424 [1/1] (0.00ns)   --->   "%first_rgrad_addr = getelementptr [180 x float]* %first_rgrad, i64 0, i64 %zext_ln178" [f_b_0/forw_back.c:178->f_b_0/forw_back.c:247]   --->   Operation 424 'getelementptr' 'first_rgrad_addr' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_46 : Operation 425 [1/1] (0.75ns)   --->   "br label %17" [f_b_0/forw_back.c:179->f_b_0/forw_back.c:247]   --->   Operation 425 'br' <Predicate = (!icmp_ln177)> <Delay = 0.75>
ST_46 : Operation 426 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_0/forw_back.c:200->f_b_0/forw_back.c:249]   --->   Operation 426 'specmemcore' <Predicate = (icmp_ln177)> <Delay = 0.00>
ST_46 : Operation 427 [1/1] (0.75ns)   --->   "br label %19" [f_b_0/forw_back.c:200->f_b_0/forw_back.c:249]   --->   Operation 427 'br' <Predicate = (icmp_ln177)> <Delay = 0.75>

State 47 <SV = 11> <Delay = 1.96>
ST_47 : Operation 428 [1/1] (0.00ns)   --->   "%storemerge = phi float [ 0.000000e+00, %16 ], [ %tmp_i6_43, %18 ]" [f_b_0/forw_back.c:180->f_b_0/forw_back.c:247]   --->   Operation 428 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 429 [1/1] (0.00ns)   --->   "%j_0_i162 = phi i6 [ 0, %16 ], [ %j_15, %18 ]"   --->   Operation 429 'phi' 'j_0_i162' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 430 [1/1] (1.35ns)   --->   "store float %storemerge, float* %first_rgrad_addr, align 4" [f_b_0/forw_back.c:180->f_b_0/forw_back.c:247]   --->   Operation 430 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_47 : Operation 431 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i6 %j_0_i162 to i13" [f_b_0/forw_back.c:179->f_b_0/forw_back.c:247]   --->   Operation 431 'zext' 'zext_ln179' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 432 [1/1] (0.87ns)   --->   "%icmp_ln179 = icmp eq i6 %j_0_i162, -19" [f_b_0/forw_back.c:179->f_b_0/forw_back.c:247]   --->   Operation 432 'icmp' 'icmp_ln179' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 433 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 45, i64 45, i64 45) nounwind"   --->   Operation 433 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 434 [1/1] (0.88ns)   --->   "%j_15 = add i6 %j_0_i162, 1" [f_b_0/forw_back.c:179->f_b_0/forw_back.c:247]   --->   Operation 434 'add' 'j_15' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 435 [1/1] (0.00ns)   --->   "br i1 %icmp_ln179, label %.loopexit13.loopexit, label %18" [f_b_0/forw_back.c:179->f_b_0/forw_back.c:247]   --->   Operation 435 'br' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 436 [1/1] (0.97ns)   --->   "%add_ln180 = add i13 %phi_mul360, %zext_ln179" [f_b_0/forw_back.c:180->f_b_0/forw_back.c:247]   --->   Operation 436 'add' 'add_ln180' <Predicate = (!icmp_ln179)> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i13 %add_ln180 to i64" [f_b_0/forw_back.c:180->f_b_0/forw_back.c:247]   --->   Operation 437 'zext' 'zext_ln180' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_47 : Operation 438 [1/1] (0.00ns)   --->   "%fc_hidden_layer2_add = getelementptr [8100 x float]* @fc_hidden_layer2, i64 0, i64 %zext_ln180" [f_b_0/forw_back.c:180->f_b_0/forw_back.c:247]   --->   Operation 438 'getelementptr' 'fc_hidden_layer2_add' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_47 : Operation 439 [2/2] (0.99ns)   --->   "%fc_hidden_layer2_loa = load float* %fc_hidden_layer2_add, align 4" [f_b_0/forw_back.c:180->f_b_0/forw_back.c:247]   --->   Operation 439 'load' 'fc_hidden_layer2_loa' <Predicate = (!icmp_ln179)> <Delay = 0.99> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8100> <RAM>
ST_47 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln180_1 = zext i6 %j_0_i162 to i64" [f_b_0/forw_back.c:180->f_b_0/forw_back.c:247]   --->   Operation 440 'zext' 'zext_ln180_1' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_47 : Operation 441 [1/1] (0.00ns)   --->   "%second_grad_addr_3 = getelementptr [180 x float]* %second_grad, i64 0, i64 %zext_ln180_1" [f_b_0/forw_back.c:180->f_b_0/forw_back.c:247]   --->   Operation 441 'getelementptr' 'second_grad_addr_3' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_47 : Operation 442 [2/2] (1.35ns)   --->   "%second_grad_load_1 = load float* %second_grad_addr_3, align 4" [f_b_0/forw_back.c:180->f_b_0/forw_back.c:247]   --->   Operation 442 'load' 'second_grad_load_1' <Predicate = (!icmp_ln179)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_47 : Operation 443 [1/1] (0.00ns)   --->   "br label %.loopexit13"   --->   Operation 443 'br' <Predicate = (icmp_ln179)> <Delay = 0.00>

State 48 <SV = 12> <Delay = 1.35>
ST_48 : Operation 444 [1/2] (0.99ns)   --->   "%fc_hidden_layer2_loa = load float* %fc_hidden_layer2_add, align 4" [f_b_0/forw_back.c:180->f_b_0/forw_back.c:247]   --->   Operation 444 'load' 'fc_hidden_layer2_loa' <Predicate = true> <Delay = 0.99> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8100> <RAM>
ST_48 : Operation 445 [1/2] (1.35ns)   --->   "%second_grad_load_1 = load float* %second_grad_addr_3, align 4" [f_b_0/forw_back.c:180->f_b_0/forw_back.c:247]   --->   Operation 445 'load' 'second_grad_load_1' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>

State 49 <SV = 13> <Delay = 8.28>
ST_49 : Operation 446 [3/3] (8.28ns)   --->   "%tmp_i9 = fmul float %fc_hidden_layer2_loa, %second_grad_load_1" [f_b_0/forw_back.c:180->f_b_0/forw_back.c:247]   --->   Operation 446 'fmul' 'tmp_i9' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 14> <Delay = 8.28>
ST_50 : Operation 447 [2/3] (8.28ns)   --->   "%tmp_i9 = fmul float %fc_hidden_layer2_loa, %second_grad_load_1" [f_b_0/forw_back.c:180->f_b_0/forw_back.c:247]   --->   Operation 447 'fmul' 'tmp_i9' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 15> <Delay = 8.28>
ST_51 : Operation 448 [1/3] (8.28ns)   --->   "%tmp_i9 = fmul float %fc_hidden_layer2_loa, %second_grad_load_1" [f_b_0/forw_back.c:180->f_b_0/forw_back.c:247]   --->   Operation 448 'fmul' 'tmp_i9' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 16> <Delay = 7.71>
ST_52 : Operation 449 [4/4] (7.71ns)   --->   "%tmp_i6_43 = fadd float %storemerge, %tmp_i9" [f_b_0/forw_back.c:180->f_b_0/forw_back.c:247]   --->   Operation 449 'fadd' 'tmp_i6_43' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 17> <Delay = 7.71>
ST_53 : Operation 450 [3/4] (7.71ns)   --->   "%tmp_i6_43 = fadd float %storemerge, %tmp_i9" [f_b_0/forw_back.c:180->f_b_0/forw_back.c:247]   --->   Operation 450 'fadd' 'tmp_i6_43' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 18> <Delay = 7.71>
ST_54 : Operation 451 [2/4] (7.71ns)   --->   "%tmp_i6_43 = fadd float %storemerge, %tmp_i9" [f_b_0/forw_back.c:180->f_b_0/forw_back.c:247]   --->   Operation 451 'fadd' 'tmp_i6_43' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 19> <Delay = 7.71>
ST_55 : Operation 452 [1/4] (7.71ns)   --->   "%tmp_i6_43 = fadd float %storemerge, %tmp_i9" [f_b_0/forw_back.c:180->f_b_0/forw_back.c:247]   --->   Operation 452 'fadd' 'tmp_i6_43' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 453 [1/1] (0.00ns)   --->   "br label %17" [f_b_0/forw_back.c:179->f_b_0/forw_back.c:247]   --->   Operation 453 'br' <Predicate = true> <Delay = 0.00>

State 56 <SV = 11> <Delay = 1.35>
ST_56 : Operation 454 [1/1] (0.00ns)   --->   "%i_0_i171 = phi i8 [ 0, %CalculateMatrixGrad2.exit ], [ %i_7, %23 ]"   --->   Operation 454 'phi' 'i_0_i171' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 455 [1/1] (0.85ns)   --->   "%icmp_ln200 = icmp eq i8 %i_0_i171, -76" [f_b_0/forw_back.c:200->f_b_0/forw_back.c:249]   --->   Operation 455 'icmp' 'icmp_ln200' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 456 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180) nounwind"   --->   Operation 456 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 457 [1/1] (0.90ns)   --->   "%i_7 = add i8 %i_0_i171, 1" [f_b_0/forw_back.c:200->f_b_0/forw_back.c:249]   --->   Operation 457 'add' 'i_7' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 458 [1/1] (0.00ns)   --->   "br i1 %icmp_ln200, label %ReluBackPropagation2.exit, label %20" [f_b_0/forw_back.c:200->f_b_0/forw_back.c:249]   --->   Operation 458 'br' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln201 = zext i8 %i_0_i171 to i64" [f_b_0/forw_back.c:201->f_b_0/forw_back.c:249]   --->   Operation 459 'zext' 'zext_ln201' <Predicate = (!icmp_ln200)> <Delay = 0.00>
ST_56 : Operation 460 [1/1] (0.00ns)   --->   "%first_fc_0_addr = getelementptr [180 x float]* @first_fc_0, i64 0, i64 %zext_ln201" [f_b_0/forw_back.c:201->f_b_0/forw_back.c:249]   --->   Operation 460 'getelementptr' 'first_fc_0_addr' <Predicate = (!icmp_ln200)> <Delay = 0.00>
ST_56 : Operation 461 [2/2] (1.35ns)   --->   "%first_fc_0_load = load float* %first_fc_0_addr, align 4" [f_b_0/forw_back.c:201->f_b_0/forw_back.c:249]   --->   Operation 461 'load' 'first_fc_0_load' <Predicate = (!icmp_ln200)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_56 : Operation 462 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_0/forw_back.c:162->f_b_0/forw_back.c:251]   --->   Operation 462 'specmemcore' <Predicate = (icmp_ln200)> <Delay = 0.00>
ST_56 : Operation 463 [1/1] (0.75ns)   --->   "br label %.loopexit12" [f_b_0/forw_back.c:162->f_b_0/forw_back.c:251]   --->   Operation 463 'br' <Predicate = (icmp_ln200)> <Delay = 0.75>

State 57 <SV = 12> <Delay = 4.70>
ST_57 : Operation 464 [1/2] (1.35ns)   --->   "%first_fc_0_load = load float* %first_fc_0_addr, align 4" [f_b_0/forw_back.c:201->f_b_0/forw_back.c:249]   --->   Operation 464 'load' 'first_fc_0_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_57 : Operation 465 [1/1] (0.00ns)   --->   "%bitcast_ln201 = bitcast float %first_fc_0_load to i32" [f_b_0/forw_back.c:201->f_b_0/forw_back.c:249]   --->   Operation 465 'bitcast' 'bitcast_ln201' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln201, i32 23, i32 30)" [f_b_0/forw_back.c:201->f_b_0/forw_back.c:249]   --->   Operation 466 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 467 [1/1] (0.00ns)   --->   "%trunc_ln201 = trunc i32 %bitcast_ln201 to i23" [f_b_0/forw_back.c:201->f_b_0/forw_back.c:249]   --->   Operation 467 'trunc' 'trunc_ln201' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 468 [1/1] (0.85ns)   --->   "%icmp_ln201 = icmp ne i8 %tmp_14, -1" [f_b_0/forw_back.c:201->f_b_0/forw_back.c:249]   --->   Operation 468 'icmp' 'icmp_ln201' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 469 [1/1] (0.97ns)   --->   "%icmp_ln201_1 = icmp eq i23 %trunc_ln201, 0" [f_b_0/forw_back.c:201->f_b_0/forw_back.c:249]   --->   Operation 469 'icmp' 'icmp_ln201_1' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 470 [2/2] (3.34ns)   --->   "%tmp_15 = fcmp ogt float %first_fc_0_load, 0.000000e+00" [f_b_0/forw_back.c:201->f_b_0/forw_back.c:249]   --->   Operation 470 'fcmp' 'tmp_15' <Predicate = true> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 471 [1/1] (0.00ns)   --->   "%first_rgrad_addr_1 = getelementptr [180 x float]* %first_rgrad, i64 0, i64 %zext_ln201" [f_b_0/forw_back.c:201->f_b_0/forw_back.c:249]   --->   Operation 471 'getelementptr' 'first_rgrad_addr_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 472 [2/2] (1.35ns)   --->   "%first_rgrad_load = load float* %first_rgrad_addr_1, align 4" [f_b_0/forw_back.c:201->f_b_0/forw_back.c:249]   --->   Operation 472 'load' 'first_rgrad_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>

State 58 <SV = 13> <Delay = 4.14>
ST_58 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node and_ln201)   --->   "%or_ln201 = or i1 %icmp_ln201_1, %icmp_ln201" [f_b_0/forw_back.c:201->f_b_0/forw_back.c:249]   --->   Operation 473 'or' 'or_ln201' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 474 [1/2] (3.34ns)   --->   "%tmp_15 = fcmp ogt float %first_fc_0_load, 0.000000e+00" [f_b_0/forw_back.c:201->f_b_0/forw_back.c:249]   --->   Operation 474 'fcmp' 'tmp_15' <Predicate = true> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 475 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln201 = and i1 %or_ln201, %tmp_15" [f_b_0/forw_back.c:201->f_b_0/forw_back.c:249]   --->   Operation 475 'and' 'and_ln201' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 476 [1/2] (1.35ns)   --->   "%first_rgrad_load = load float* %first_rgrad_addr_1, align 4" [f_b_0/forw_back.c:201->f_b_0/forw_back.c:249]   --->   Operation 476 'load' 'first_rgrad_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_58 : Operation 477 [1/1] (0.00ns)   --->   "br i1 %and_ln201, label %21, label %22" [f_b_0/forw_back.c:201->f_b_0/forw_back.c:249]   --->   Operation 477 'br' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 478 [2/2] (2.78ns)   --->   "%tmp_i7_45 = fpext float %first_rgrad_load to double" [f_b_0/forw_back.c:202->f_b_0/forw_back.c:249]   --->   Operation 478 'fpext' 'tmp_i7_45' <Predicate = (!and_ln201)> <Delay = 2.78> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 479 [1/1] (0.00ns)   --->   "%first_grad_addr = getelementptr [180 x float]* %first_grad, i64 0, i64 %zext_ln201" [f_b_0/forw_back.c:201->f_b_0/forw_back.c:249]   --->   Operation 479 'getelementptr' 'first_grad_addr' <Predicate = (and_ln201)> <Delay = 0.00>
ST_58 : Operation 480 [1/1] (1.35ns)   --->   "store float %first_rgrad_load, float* %first_grad_addr, align 4" [f_b_0/forw_back.c:201->f_b_0/forw_back.c:249]   --->   Operation 480 'store' <Predicate = (and_ln201)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_58 : Operation 481 [1/1] (0.00ns)   --->   "br label %23" [f_b_0/forw_back.c:201->f_b_0/forw_back.c:249]   --->   Operation 481 'br' <Predicate = (and_ln201)> <Delay = 0.00>

State 59 <SV = 14> <Delay = 2.78>
ST_59 : Operation 482 [1/2] (2.78ns)   --->   "%tmp_i7_45 = fpext float %first_rgrad_load to double" [f_b_0/forw_back.c:202->f_b_0/forw_back.c:249]   --->   Operation 482 'fpext' 'tmp_i7_45' <Predicate = true> <Delay = 2.78> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 60 <SV = 15> <Delay = 8.33>
ST_60 : Operation 483 [5/5] (8.33ns)   --->   "%tmp_12_i = fmul double %tmp_i7_45, 5.000000e-02" [f_b_0/forw_back.c:202->f_b_0/forw_back.c:249]   --->   Operation 483 'dmul' 'tmp_12_i' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 16> <Delay = 8.33>
ST_61 : Operation 484 [4/5] (8.33ns)   --->   "%tmp_12_i = fmul double %tmp_i7_45, 5.000000e-02" [f_b_0/forw_back.c:202->f_b_0/forw_back.c:249]   --->   Operation 484 'dmul' 'tmp_12_i' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 17> <Delay = 8.33>
ST_62 : Operation 485 [3/5] (8.33ns)   --->   "%tmp_12_i = fmul double %tmp_i7_45, 5.000000e-02" [f_b_0/forw_back.c:202->f_b_0/forw_back.c:249]   --->   Operation 485 'dmul' 'tmp_12_i' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 18> <Delay = 8.33>
ST_63 : Operation 486 [2/5] (8.33ns)   --->   "%tmp_12_i = fmul double %tmp_i7_45, 5.000000e-02" [f_b_0/forw_back.c:202->f_b_0/forw_back.c:249]   --->   Operation 486 'dmul' 'tmp_12_i' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 19> <Delay = 8.33>
ST_64 : Operation 487 [1/5] (8.33ns)   --->   "%tmp_12_i = fmul double %tmp_i7_45, 5.000000e-02" [f_b_0/forw_back.c:202->f_b_0/forw_back.c:249]   --->   Operation 487 'dmul' 'tmp_12_i' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 20> <Delay = 3.32>
ST_65 : Operation 488 [2/2] (3.32ns)   --->   "%tmp_13_i = fptrunc double %tmp_12_i to float" [f_b_0/forw_back.c:202->f_b_0/forw_back.c:249]   --->   Operation 488 'fptrunc' 'tmp_13_i' <Predicate = true> <Delay = 3.32> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 66 <SV = 21> <Delay = 4.67>
ST_66 : Operation 489 [1/2] (3.32ns)   --->   "%tmp_13_i = fptrunc double %tmp_12_i to float" [f_b_0/forw_back.c:202->f_b_0/forw_back.c:249]   --->   Operation 489 'fptrunc' 'tmp_13_i' <Predicate = (!and_ln201)> <Delay = 3.32> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 490 [1/1] (0.00ns)   --->   "%first_grad_addr_1 = getelementptr [180 x float]* %first_grad, i64 0, i64 %zext_ln201" [f_b_0/forw_back.c:202->f_b_0/forw_back.c:249]   --->   Operation 490 'getelementptr' 'first_grad_addr_1' <Predicate = (!and_ln201)> <Delay = 0.00>
ST_66 : Operation 491 [1/1] (1.35ns)   --->   "store float %tmp_13_i, float* %first_grad_addr_1, align 4" [f_b_0/forw_back.c:202->f_b_0/forw_back.c:249]   --->   Operation 491 'store' <Predicate = (!and_ln201)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_66 : Operation 492 [1/1] (0.00ns)   --->   "br label %23"   --->   Operation 492 'br' <Predicate = (!and_ln201)> <Delay = 0.00>
ST_66 : Operation 493 [1/1] (0.00ns)   --->   "br label %19" [f_b_0/forw_back.c:200->f_b_0/forw_back.c:249]   --->   Operation 493 'br' <Predicate = true> <Delay = 0.00>

State 67 <SV = 12> <Delay = 1.35>
ST_67 : Operation 494 [1/1] (0.00ns)   --->   "%i_0_i178 = phi i10 [ 0, %ReluBackPropagation2.exit ], [ %i_6, %.loopexit12.loopexit ]"   --->   Operation 494 'phi' 'i_0_i178' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 495 [1/1] (0.00ns)   --->   "%phi_mul362 = phi i17 [ 0, %ReluBackPropagation2.exit ], [ %add_ln164_1, %.loopexit12.loopexit ]" [f_b_0/forw_back.c:164->f_b_0/forw_back.c:251]   --->   Operation 495 'phi' 'phi_mul362' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 496 [1/1] (1.02ns)   --->   "%add_ln164_1 = add i17 %phi_mul362, 180" [f_b_0/forw_back.c:164->f_b_0/forw_back.c:251]   --->   Operation 496 'add' 'add_ln164_1' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 497 [1/1] (0.85ns)   --->   "%icmp_ln162 = icmp eq i10 %i_0_i178, -448" [f_b_0/forw_back.c:162->f_b_0/forw_back.c:251]   --->   Operation 497 'icmp' 'icmp_ln162' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 498 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 576, i64 576, i64 576) nounwind"   --->   Operation 498 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 499 [1/1] (0.93ns)   --->   "%i_6 = add i10 %i_0_i178, 1" [f_b_0/forw_back.c:162->f_b_0/forw_back.c:251]   --->   Operation 499 'add' 'i_6' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 500 [1/1] (0.00ns)   --->   "br i1 %icmp_ln162, label %MatrixBackPropagationMultiply3.exit, label %.preheader.preheader.i179" [f_b_0/forw_back.c:162->f_b_0/forw_back.c:251]   --->   Operation 500 'br' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln164 = zext i10 %i_0_i178 to i64" [f_b_0/forw_back.c:164->f_b_0/forw_back.c:251]   --->   Operation 501 'zext' 'zext_ln164' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_67 : Operation 502 [1/1] (0.00ns)   --->   "%flatten_conv_0_addr = getelementptr [576 x float]* @flatten_conv_0, i64 0, i64 %zext_ln164" [f_b_0/forw_back.c:164->f_b_0/forw_back.c:251]   --->   Operation 502 'getelementptr' 'flatten_conv_0_addr' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_67 : Operation 503 [2/2] (1.35ns)   --->   "%flatten_conv_0_load = load float* %flatten_conv_0_addr, align 4" [f_b_0/forw_back.c:164->f_b_0/forw_back.c:251]   --->   Operation 503 'load' 'flatten_conv_0_load' <Predicate = (!icmp_ln162)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_67 : Operation 504 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_0/forw_back.c:185->f_b_0/forw_back.c:253]   --->   Operation 504 'specmemcore' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_67 : Operation 505 [1/1] (0.75ns)   --->   "br label %.loopexit11" [f_b_0/forw_back.c:185->f_b_0/forw_back.c:253]   --->   Operation 505 'br' <Predicate = (icmp_ln162)> <Delay = 0.75>

State 68 <SV = 13> <Delay = 1.35>
ST_68 : Operation 506 [1/2] (1.35ns)   --->   "%flatten_conv_0_load = load float* %flatten_conv_0_addr, align 4" [f_b_0/forw_back.c:164->f_b_0/forw_back.c:251]   --->   Operation 506 'load' 'flatten_conv_0_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_68 : Operation 507 [1/1] (0.75ns)   --->   "br label %.preheader.i181" [f_b_0/forw_back.c:163->f_b_0/forw_back.c:251]   --->   Operation 507 'br' <Predicate = true> <Delay = 0.75>

State 69 <SV = 14> <Delay = 1.35>
ST_69 : Operation 508 [1/1] (0.00ns)   --->   "%j_0_i180 = phi i8 [ %j_16, %24 ], [ 0, %.preheader.preheader.i179 ]"   --->   Operation 508 'phi' 'j_0_i180' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln163 = zext i8 %j_0_i180 to i17" [f_b_0/forw_back.c:163->f_b_0/forw_back.c:251]   --->   Operation 509 'zext' 'zext_ln163' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 510 [1/1] (0.85ns)   --->   "%icmp_ln163 = icmp eq i8 %j_0_i180, -76" [f_b_0/forw_back.c:163->f_b_0/forw_back.c:251]   --->   Operation 510 'icmp' 'icmp_ln163' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 511 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180) nounwind"   --->   Operation 511 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 512 [1/1] (0.90ns)   --->   "%j_16 = add i8 %j_0_i180, 1" [f_b_0/forw_back.c:163->f_b_0/forw_back.c:251]   --->   Operation 512 'add' 'j_16' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 513 [1/1] (0.00ns)   --->   "br i1 %icmp_ln163, label %.loopexit12.loopexit, label %24" [f_b_0/forw_back.c:163->f_b_0/forw_back.c:251]   --->   Operation 513 'br' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 514 [1/1] (0.00ns)   --->   "%zext_ln164_1 = zext i8 %j_0_i180 to i64" [f_b_0/forw_back.c:164->f_b_0/forw_back.c:251]   --->   Operation 514 'zext' 'zext_ln164_1' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_69 : Operation 515 [1/1] (0.00ns)   --->   "%first_grad_addr_2 = getelementptr [180 x float]* %first_grad, i64 0, i64 %zext_ln164_1" [f_b_0/forw_back.c:164->f_b_0/forw_back.c:251]   --->   Operation 515 'getelementptr' 'first_grad_addr_2' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_69 : Operation 516 [2/2] (1.35ns)   --->   "%first_grad_load = load float* %first_grad_addr_2, align 4" [f_b_0/forw_back.c:164->f_b_0/forw_back.c:251]   --->   Operation 516 'load' 'first_grad_load' <Predicate = (!icmp_ln163)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_69 : Operation 517 [1/1] (1.02ns)   --->   "%add_ln164 = add i17 %phi_mul362, %zext_ln163" [f_b_0/forw_back.c:164->f_b_0/forw_back.c:251]   --->   Operation 517 'add' 'add_ln164' <Predicate = (!icmp_ln163)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 518 [1/1] (0.00ns)   --->   "br label %.loopexit12"   --->   Operation 518 'br' <Predicate = (icmp_ln163)> <Delay = 0.00>

State 70 <SV = 15> <Delay = 1.35>
ST_70 : Operation 519 [1/2] (1.35ns)   --->   "%first_grad_load = load float* %first_grad_addr_2, align 4" [f_b_0/forw_back.c:164->f_b_0/forw_back.c:251]   --->   Operation 519 'load' 'first_grad_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>

State 71 <SV = 16> <Delay = 8.28>
ST_71 : Operation 520 [3/3] (8.28ns)   --->   "%tmp_i1 = fmul float %flatten_conv_0_load, %first_grad_load" [f_b_0/forw_back.c:164->f_b_0/forw_back.c:251]   --->   Operation 520 'fmul' 'tmp_i1' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 17> <Delay = 8.28>
ST_72 : Operation 521 [2/3] (8.28ns)   --->   "%tmp_i1 = fmul float %flatten_conv_0_load, %first_grad_load" [f_b_0/forw_back.c:164->f_b_0/forw_back.c:251]   --->   Operation 521 'fmul' 'tmp_i1' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 18> <Delay = 8.28>
ST_73 : Operation 522 [1/3] (8.28ns)   --->   "%tmp_i1 = fmul float %flatten_conv_0_load, %first_grad_load" [f_b_0/forw_back.c:164->f_b_0/forw_back.c:251]   --->   Operation 522 'fmul' 'tmp_i1' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 19> <Delay = 1.35>
ST_74 : Operation 523 [1/1] (0.00ns)   --->   "%zext_ln164_2 = zext i17 %add_ln164 to i64" [f_b_0/forw_back.c:164->f_b_0/forw_back.c:251]   --->   Operation 523 'zext' 'zext_ln164_2' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 524 [1/1] (0.00ns)   --->   "%first_wgrad_addr = getelementptr [103680 x float]* %first_wgrad, i64 0, i64 %zext_ln164_2" [f_b_0/forw_back.c:164->f_b_0/forw_back.c:251]   --->   Operation 524 'getelementptr' 'first_wgrad_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 525 [1/1] (1.35ns)   --->   "store float %tmp_i1, float* %first_wgrad_addr, align 4" [f_b_0/forw_back.c:164->f_b_0/forw_back.c:251]   --->   Operation 525 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_74 : Operation 526 [1/1] (0.00ns)   --->   "br label %.preheader.i181" [f_b_0/forw_back.c:163->f_b_0/forw_back.c:251]   --->   Operation 526 'br' <Predicate = true> <Delay = 0.00>

State 75 <SV = 13> <Delay = 1.18>
ST_75 : Operation 527 [1/1] (0.00ns)   --->   "%i_0_i188 = phi i10 [ 0, %MatrixBackPropagationMultiply3.exit ], [ %i_8, %.loopexit11.loopexit ]"   --->   Operation 527 'phi' 'i_0_i188' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 528 [1/1] (0.00ns)   --->   "%phi_mul364 = phi i17 [ 0, %MatrixBackPropagationMultiply3.exit ], [ %add_ln188_1, %.loopexit11.loopexit ]" [f_b_0/forw_back.c:188->f_b_0/forw_back.c:253]   --->   Operation 528 'phi' 'phi_mul364' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 529 [1/1] (1.02ns)   --->   "%add_ln188_1 = add i17 %phi_mul364, 180" [f_b_0/forw_back.c:188->f_b_0/forw_back.c:253]   --->   Operation 529 'add' 'add_ln188_1' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 530 [1/1] (0.85ns)   --->   "%icmp_ln185 = icmp eq i10 %i_0_i188, -448" [f_b_0/forw_back.c:185->f_b_0/forw_back.c:253]   --->   Operation 530 'icmp' 'icmp_ln185' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 531 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 576, i64 576, i64 576) nounwind"   --->   Operation 531 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 532 [1/1] (0.93ns)   --->   "%i_8 = add i10 %i_0_i188, 1" [f_b_0/forw_back.c:185->f_b_0/forw_back.c:253]   --->   Operation 532 'add' 'i_8' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 533 [1/1] (0.00ns)   --->   "br i1 %icmp_ln185, label %CalculateMatrixGrad3.exit, label %25" [f_b_0/forw_back.c:185->f_b_0/forw_back.c:253]   --->   Operation 533 'br' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i10 %i_0_i188 to i64" [f_b_0/forw_back.c:186->f_b_0/forw_back.c:253]   --->   Operation 534 'zext' 'zext_ln186' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_75 : Operation 535 [1/1] (0.00ns)   --->   "%third_conv_grad1_add = getelementptr [576 x float]* %third_conv_grad1, i64 0, i64 %zext_ln186" [f_b_0/forw_back.c:186->f_b_0/forw_back.c:253]   --->   Operation 535 'getelementptr' 'third_conv_grad1_add' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_75 : Operation 536 [1/1] (0.75ns)   --->   "br label %26" [f_b_0/forw_back.c:187->f_b_0/forw_back.c:253]   --->   Operation 536 'br' <Predicate = (!icmp_ln185)> <Delay = 0.75>
ST_75 : Operation 537 [2/2] (0.00ns)   --->   "call fastcc void @Conv2d_b1([576 x float]* %third_conv_grad1, [9 x float]* %third_kernel_grad) nounwind" [f_b_0/forw_back.c:256]   --->   Operation 537 'call' <Predicate = (icmp_ln185)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_75 : Operation 538 [2/2] (0.75ns)   --->   "call fastcc void @OverturnKernel([9 x float]* @conv_kernel3, [9 x float]* %third_kernel_overtur) nounwind" [f_b_0/forw_back.c:259]   --->   Operation 538 'call' <Predicate = (icmp_ln185)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 14> <Delay = 2.37>
ST_76 : Operation 539 [1/1] (0.00ns)   --->   "%storemerge376 = phi float [ 0.000000e+00, %25 ], [ %tmp_i8, %27 ]" [f_b_0/forw_back.c:188->f_b_0/forw_back.c:253]   --->   Operation 539 'phi' 'storemerge376' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 540 [1/1] (0.00ns)   --->   "%j_0_i190 = phi i8 [ 0, %25 ], [ %j_17, %27 ]"   --->   Operation 540 'phi' 'j_0_i190' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 541 [1/1] (1.35ns)   --->   "store float %storemerge376, float* %third_conv_grad1_add, align 4" [f_b_0/forw_back.c:188->f_b_0/forw_back.c:253]   --->   Operation 541 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_76 : Operation 542 [1/1] (0.00ns)   --->   "%zext_ln187 = zext i8 %j_0_i190 to i17" [f_b_0/forw_back.c:187->f_b_0/forw_back.c:253]   --->   Operation 542 'zext' 'zext_ln187' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 543 [1/1] (0.85ns)   --->   "%icmp_ln187 = icmp eq i8 %j_0_i190, -76" [f_b_0/forw_back.c:187->f_b_0/forw_back.c:253]   --->   Operation 543 'icmp' 'icmp_ln187' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 544 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180) nounwind"   --->   Operation 544 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 545 [1/1] (0.90ns)   --->   "%j_17 = add i8 %j_0_i190, 1" [f_b_0/forw_back.c:187->f_b_0/forw_back.c:253]   --->   Operation 545 'add' 'j_17' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 546 [1/1] (0.00ns)   --->   "br i1 %icmp_ln187, label %.loopexit11.loopexit, label %27" [f_b_0/forw_back.c:187->f_b_0/forw_back.c:253]   --->   Operation 546 'br' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 547 [1/1] (1.02ns)   --->   "%add_ln188 = add i17 %phi_mul364, %zext_ln187" [f_b_0/forw_back.c:188->f_b_0/forw_back.c:253]   --->   Operation 547 'add' 'add_ln188' <Predicate = (!icmp_ln187)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 548 [1/1] (0.00ns)   --->   "%zext_ln188 = zext i17 %add_ln188 to i64" [f_b_0/forw_back.c:188->f_b_0/forw_back.c:253]   --->   Operation 548 'zext' 'zext_ln188' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_76 : Operation 549 [1/1] (0.00ns)   --->   "%fc_hidden_layer1_add = getelementptr [103680 x float]* @fc_hidden_layer1, i64 0, i64 %zext_ln188" [f_b_0/forw_back.c:188->f_b_0/forw_back.c:253]   --->   Operation 549 'getelementptr' 'fc_hidden_layer1_add' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_76 : Operation 550 [2/2] (1.35ns)   --->   "%fc_hidden_layer1_loa = load float* %fc_hidden_layer1_add, align 4" [f_b_0/forw_back.c:188->f_b_0/forw_back.c:253]   --->   Operation 550 'load' 'fc_hidden_layer1_loa' <Predicate = (!icmp_ln187)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_76 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln188_1 = zext i8 %j_0_i190 to i64" [f_b_0/forw_back.c:188->f_b_0/forw_back.c:253]   --->   Operation 551 'zext' 'zext_ln188_1' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_76 : Operation 552 [1/1] (0.00ns)   --->   "%first_grad_addr_3 = getelementptr [180 x float]* %first_grad, i64 0, i64 %zext_ln188_1" [f_b_0/forw_back.c:188->f_b_0/forw_back.c:253]   --->   Operation 552 'getelementptr' 'first_grad_addr_3' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_76 : Operation 553 [2/2] (1.35ns)   --->   "%first_grad_load_1 = load float* %first_grad_addr_3, align 4" [f_b_0/forw_back.c:188->f_b_0/forw_back.c:253]   --->   Operation 553 'load' 'first_grad_load_1' <Predicate = (!icmp_ln187)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_76 : Operation 554 [1/1] (0.00ns)   --->   "br label %.loopexit11"   --->   Operation 554 'br' <Predicate = (icmp_ln187)> <Delay = 0.00>

State 77 <SV = 15> <Delay = 1.35>
ST_77 : Operation 555 [1/2] (1.35ns)   --->   "%fc_hidden_layer1_loa = load float* %fc_hidden_layer1_add, align 4" [f_b_0/forw_back.c:188->f_b_0/forw_back.c:253]   --->   Operation 555 'load' 'fc_hidden_layer1_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_77 : Operation 556 [1/2] (1.35ns)   --->   "%first_grad_load_1 = load float* %first_grad_addr_3, align 4" [f_b_0/forw_back.c:188->f_b_0/forw_back.c:253]   --->   Operation 556 'load' 'first_grad_load_1' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>

State 78 <SV = 16> <Delay = 8.28>
ST_78 : Operation 557 [3/3] (8.28ns)   --->   "%tmp_i2 = fmul float %fc_hidden_layer1_loa, %first_grad_load_1" [f_b_0/forw_back.c:188->f_b_0/forw_back.c:253]   --->   Operation 557 'fmul' 'tmp_i2' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 17> <Delay = 8.28>
ST_79 : Operation 558 [2/3] (8.28ns)   --->   "%tmp_i2 = fmul float %fc_hidden_layer1_loa, %first_grad_load_1" [f_b_0/forw_back.c:188->f_b_0/forw_back.c:253]   --->   Operation 558 'fmul' 'tmp_i2' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 18> <Delay = 8.28>
ST_80 : Operation 559 [1/3] (8.28ns)   --->   "%tmp_i2 = fmul float %fc_hidden_layer1_loa, %first_grad_load_1" [f_b_0/forw_back.c:188->f_b_0/forw_back.c:253]   --->   Operation 559 'fmul' 'tmp_i2' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 19> <Delay = 7.71>
ST_81 : Operation 560 [4/4] (7.71ns)   --->   "%tmp_i8 = fadd float %storemerge376, %tmp_i2" [f_b_0/forw_back.c:188->f_b_0/forw_back.c:253]   --->   Operation 560 'fadd' 'tmp_i8' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 20> <Delay = 7.71>
ST_82 : Operation 561 [3/4] (7.71ns)   --->   "%tmp_i8 = fadd float %storemerge376, %tmp_i2" [f_b_0/forw_back.c:188->f_b_0/forw_back.c:253]   --->   Operation 561 'fadd' 'tmp_i8' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 21> <Delay = 7.71>
ST_83 : Operation 562 [2/4] (7.71ns)   --->   "%tmp_i8 = fadd float %storemerge376, %tmp_i2" [f_b_0/forw_back.c:188->f_b_0/forw_back.c:253]   --->   Operation 562 'fadd' 'tmp_i8' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 22> <Delay = 7.71>
ST_84 : Operation 563 [1/4] (7.71ns)   --->   "%tmp_i8 = fadd float %storemerge376, %tmp_i2" [f_b_0/forw_back.c:188->f_b_0/forw_back.c:253]   --->   Operation 563 'fadd' 'tmp_i8' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 564 [1/1] (0.00ns)   --->   "br label %26" [f_b_0/forw_back.c:187->f_b_0/forw_back.c:253]   --->   Operation 564 'br' <Predicate = true> <Delay = 0.00>

State 85 <SV = 14> <Delay = 0.75>
ST_85 : Operation 565 [1/2] (0.00ns)   --->   "call fastcc void @Conv2d_b1([576 x float]* %third_conv_grad1, [9 x float]* %third_kernel_grad) nounwind" [f_b_0/forw_back.c:256]   --->   Operation 565 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_85 : Operation 566 [1/2] (0.00ns)   --->   "call fastcc void @OverturnKernel([9 x float]* @conv_kernel3, [9 x float]* %third_kernel_overtur) nounwind" [f_b_0/forw_back.c:259]   --->   Operation 566 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_85 : Operation 567 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_0/forw_back.c:207->f_b_0/forw_back.c:261]   --->   Operation 567 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 568 [1/1] (0.75ns)   --->   "br label %.loopexit10" [f_b_0/forw_back.c:207->f_b_0/forw_back.c:261]   --->   Operation 568 'br' <Predicate = true> <Delay = 0.75>

State 86 <SV = 15> <Delay = 1.20>
ST_86 : Operation 569 [1/1] (0.00ns)   --->   "%i_0_i199 = phi i5 [ 0, %CalculateMatrixGrad3.exit ], [ %i_9, %.loopexit10.loopexit ]"   --->   Operation 569 'phi' 'i_0_i199' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 570 [1/1] (0.87ns)   --->   "%icmp_ln207 = icmp eq i5 %i_0_i199, -4" [f_b_0/forw_back.c:207->f_b_0/forw_back.c:261]   --->   Operation 570 'icmp' 'icmp_ln207' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 571 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 571 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 572 [1/1] (0.87ns)   --->   "%i_9 = add i5 %i_0_i199, 1" [f_b_0/forw_back.c:207->f_b_0/forw_back.c:261]   --->   Operation 572 'add' 'i_9' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 573 [1/1] (0.00ns)   --->   "br i1 %icmp_ln207, label %Padding1.exit, label %.preheader.preheader.i200" [f_b_0/forw_back.c:207->f_b_0/forw_back.c:261]   --->   Operation 573 'br' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 574 [1/1] (0.00ns)   --->   "%shl_ln3 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_0_i199, i5 0)" [f_b_0/forw_back.c:209->f_b_0/forw_back.c:261]   --->   Operation 574 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_86 : Operation 575 [1/1] (0.00ns)   --->   "%zext_ln209_1 = zext i10 %shl_ln3 to i11" [f_b_0/forw_back.c:209->f_b_0/forw_back.c:261]   --->   Operation 575 'zext' 'zext_ln209_1' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_86 : Operation 576 [1/1] (0.00ns)   --->   "%shl_ln209_1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i_0_i199, i2 0)" [f_b_0/forw_back.c:209->f_b_0/forw_back.c:261]   --->   Operation 576 'bitconcatenate' 'shl_ln209_1' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_86 : Operation 577 [1/1] (0.00ns)   --->   "%zext_ln209_2 = zext i7 %shl_ln209_1 to i11" [f_b_0/forw_back.c:209->f_b_0/forw_back.c:261]   --->   Operation 577 'zext' 'zext_ln209_2' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_86 : Operation 578 [1/1] (0.93ns)   --->   "%sub_ln209 = sub i11 %zext_ln209_1, %zext_ln209_2" [f_b_0/forw_back.c:209->f_b_0/forw_back.c:261]   --->   Operation 578 'sub' 'sub_ln209' <Predicate = (!icmp_ln207)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 579 [1/1] (0.75ns)   --->   "br label %.preheader.i202" [f_b_0/forw_back.c:208->f_b_0/forw_back.c:261]   --->   Operation 579 'br' <Predicate = (!icmp_ln207)> <Delay = 0.75>
ST_86 : Operation 580 [2/2] (0.00ns)   --->   "call fastcc void @Conv2d_b2([784 x float]* %third_conv_grad_padd, [9 x float]* %third_kernel_overtur, [676 x float]* %second_conv_grad1) nounwind" [f_b_0/forw_back.c:262]   --->   Operation 580 'call' <Predicate = (icmp_ln207)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_86 : Operation 581 [2/2] (0.75ns)   --->   "call fastcc void @OverturnKernel([9 x float]* @conv_kernel2, [9 x float]* %second_kernel_overtu) nounwind" [f_b_0/forw_back.c:267]   --->   Operation 581 'call' <Predicate = (icmp_ln207)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 87 <SV = 16> <Delay = 2.29>
ST_87 : Operation 582 [1/1] (0.00ns)   --->   "%j_0_i201 = phi i5 [ %j_18, %28 ], [ 0, %.preheader.preheader.i200 ]"   --->   Operation 582 'phi' 'j_0_i201' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 583 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i5 %j_0_i201 to i11" [f_b_0/forw_back.c:208->f_b_0/forw_back.c:261]   --->   Operation 583 'zext' 'zext_ln208' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 584 [1/1] (0.87ns)   --->   "%icmp_ln208 = icmp eq i5 %j_0_i201, -4" [f_b_0/forw_back.c:208->f_b_0/forw_back.c:261]   --->   Operation 584 'icmp' 'icmp_ln208' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 585 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 585 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 586 [1/1] (0.87ns)   --->   "%j_18 = add i5 %j_0_i201, 1" [f_b_0/forw_back.c:208->f_b_0/forw_back.c:261]   --->   Operation 586 'add' 'j_18' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 587 [1/1] (0.00ns)   --->   "br i1 %icmp_ln208, label %.loopexit10.loopexit, label %28" [f_b_0/forw_back.c:208->f_b_0/forw_back.c:261]   --->   Operation 587 'br' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 588 [1/1] (0.94ns)   --->   "%add_ln209 = add i11 %sub_ln209, %zext_ln208" [f_b_0/forw_back.c:209->f_b_0/forw_back.c:261]   --->   Operation 588 'add' 'add_ln209' <Predicate = (!icmp_ln208)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 589 [1/1] (0.00ns)   --->   "%sext_ln209 = sext i11 %add_ln209 to i32" [f_b_0/forw_back.c:209->f_b_0/forw_back.c:261]   --->   Operation 589 'sext' 'sext_ln209' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_87 : Operation 590 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i32 %sext_ln209 to i64" [f_b_0/forw_back.c:209->f_b_0/forw_back.c:261]   --->   Operation 590 'zext' 'zext_ln209' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_87 : Operation 591 [1/1] (0.00ns)   --->   "%third_conv_grad_padd_1 = getelementptr [784 x float]* %third_conv_grad_padd, i64 0, i64 %zext_ln209" [f_b_0/forw_back.c:209->f_b_0/forw_back.c:261]   --->   Operation 591 'getelementptr' 'third_conv_grad_padd_1' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_87 : Operation 592 [1/1] (1.35ns)   --->   "store float 0.000000e+00, float* %third_conv_grad_padd_1, align 4" [f_b_0/forw_back.c:209->f_b_0/forw_back.c:261]   --->   Operation 592 'store' <Predicate = (!icmp_ln208)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_87 : Operation 593 [1/1] (0.00ns)   --->   "br label %.preheader.i202" [f_b_0/forw_back.c:208->f_b_0/forw_back.c:261]   --->   Operation 593 'br' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_87 : Operation 594 [1/1] (0.00ns)   --->   "br label %.loopexit10"   --->   Operation 594 'br' <Predicate = (icmp_ln208)> <Delay = 0.00>

State 88 <SV = 16> <Delay = 0.00>
ST_88 : Operation 595 [1/2] (0.00ns)   --->   "call fastcc void @Conv2d_b2([784 x float]* %third_conv_grad_padd, [9 x float]* %third_kernel_overtur, [676 x float]* %second_conv_grad1) nounwind" [f_b_0/forw_back.c:262]   --->   Operation 595 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_88 : Operation 596 [1/2] (0.00ns)   --->   "call fastcc void @OverturnKernel([9 x float]* @conv_kernel2, [9 x float]* %second_kernel_overtu) nounwind" [f_b_0/forw_back.c:267]   --->   Operation 596 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 89 <SV = 17> <Delay = 0.00>
ST_89 : Operation 597 [2/2] (0.00ns)   --->   "call fastcc void @Conv2d_b3([676 x float]* %second_conv_grad1, [9 x float]* %second_kernel_grad) nounwind" [f_b_0/forw_back.c:264]   --->   Operation 597 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 90 <SV = 18> <Delay = 0.75>
ST_90 : Operation 598 [1/2] (0.00ns)   --->   "call fastcc void @Conv2d_b3([676 x float]* %second_conv_grad1, [9 x float]* %second_kernel_grad) nounwind" [f_b_0/forw_back.c:264]   --->   Operation 598 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_90 : Operation 599 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_0/forw_back.c:212->f_b_0/forw_back.c:269]   --->   Operation 599 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 600 [1/1] (0.75ns)   --->   "br label %.loopexit9" [f_b_0/forw_back.c:212->f_b_0/forw_back.c:269]   --->   Operation 600 'br' <Predicate = true> <Delay = 0.75>

State 91 <SV = 19> <Delay = 8.75>
ST_91 : Operation 601 [1/1] (0.00ns)   --->   "%i_0_i206 = phi i5 [ 0, %Padding1.exit ], [ %i_10, %.loopexit9.loopexit ]"   --->   Operation 601 'phi' 'i_0_i206' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 602 [1/1] (0.00ns)   --->   "%phi_mul366 = phi i10 [ 0, %Padding1.exit ], [ %add_ln214_1, %.loopexit9.loopexit ]" [f_b_0/forw_back.c:214->f_b_0/forw_back.c:269]   --->   Operation 602 'phi' 'phi_mul366' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 603 [1/1] (0.93ns)   --->   "%add_ln214_1 = add i10 %phi_mul366, 26" [f_b_0/forw_back.c:214->f_b_0/forw_back.c:269]   --->   Operation 603 'add' 'add_ln214_1' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 604 [1/1] (0.87ns)   --->   "%icmp_ln212 = icmp eq i5 %i_0_i206, -6" [f_b_0/forw_back.c:212->f_b_0/forw_back.c:269]   --->   Operation 604 'icmp' 'icmp_ln212' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 605 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 605 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 606 [1/1] (0.87ns)   --->   "%i_10 = add i5 %i_0_i206, 1" [f_b_0/forw_back.c:212->f_b_0/forw_back.c:269]   --->   Operation 606 'add' 'i_10' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 607 [1/1] (0.00ns)   --->   "br i1 %icmp_ln212, label %burstread.region, label %.preheader.i209.preheader" [f_b_0/forw_back.c:212->f_b_0/forw_back.c:269]   --->   Operation 607 'br' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 608 [1/1] (0.75ns)   --->   "br label %.preheader.i209" [f_b_0/forw_back.c:213->f_b_0/forw_back.c:269]   --->   Operation 608 'br' <Predicate = (!icmp_ln212)> <Delay = 0.75>
ST_91 : Operation 609 [7/7] (8.75ns)   --->   "%conv1_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %conv1_addr, i32 1)" [f_b_0/forw_back.c:275]   --->   Operation 609 'readreq' 'conv1_load_req' <Predicate = (icmp_ln212)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 20> <Delay = 2.28>
ST_92 : Operation 610 [1/1] (0.00ns)   --->   "%j_0_i208 = phi i5 [ %j_19, %29 ], [ 0, %.preheader.i209.preheader ]"   --->   Operation 610 'phi' 'j_0_i208' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 611 [1/1] (0.00ns)   --->   "%zext_ln213 = zext i5 %j_0_i208 to i10" [f_b_0/forw_back.c:213->f_b_0/forw_back.c:269]   --->   Operation 611 'zext' 'zext_ln213' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 612 [1/1] (0.87ns)   --->   "%icmp_ln213 = icmp eq i5 %j_0_i208, -6" [f_b_0/forw_back.c:213->f_b_0/forw_back.c:269]   --->   Operation 612 'icmp' 'icmp_ln213' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 613 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 613 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 614 [1/1] (0.87ns)   --->   "%j_19 = add i5 %j_0_i208, 1" [f_b_0/forw_back.c:213->f_b_0/forw_back.c:269]   --->   Operation 614 'add' 'j_19' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 615 [1/1] (0.00ns)   --->   "br i1 %icmp_ln213, label %.loopexit9.loopexit, label %29" [f_b_0/forw_back.c:213->f_b_0/forw_back.c:269]   --->   Operation 615 'br' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 616 [1/1] (0.93ns)   --->   "%add_ln214 = add i10 %phi_mul366, %zext_ln213" [f_b_0/forw_back.c:214->f_b_0/forw_back.c:269]   --->   Operation 616 'add' 'add_ln214' <Predicate = (!icmp_ln213)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 617 [1/1] (0.00ns)   --->   "%zext_ln214 = zext i10 %add_ln214 to i64" [f_b_0/forw_back.c:214->f_b_0/forw_back.c:269]   --->   Operation 617 'zext' 'zext_ln214' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_92 : Operation 618 [1/1] (0.00ns)   --->   "%second_conv_grad_pad_1 = getelementptr [900 x float]* %second_conv_grad_pad, i64 0, i64 %zext_ln214" [f_b_0/forw_back.c:214->f_b_0/forw_back.c:269]   --->   Operation 618 'getelementptr' 'second_conv_grad_pad_1' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_92 : Operation 619 [1/1] (1.35ns)   --->   "store float 0.000000e+00, float* %second_conv_grad_pad_1, align 4" [f_b_0/forw_back.c:214->f_b_0/forw_back.c:269]   --->   Operation 619 'store' <Predicate = (!icmp_ln213)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_92 : Operation 620 [1/1] (0.00ns)   --->   "br label %.preheader.i209" [f_b_0/forw_back.c:213->f_b_0/forw_back.c:269]   --->   Operation 620 'br' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_92 : Operation 621 [1/1] (0.00ns)   --->   "br label %.loopexit9"   --->   Operation 621 'br' <Predicate = (icmp_ln213)> <Delay = 0.00>

State 93 <SV = 20> <Delay = 8.75>
ST_93 : Operation 622 [6/7] (8.75ns)   --->   "%conv1_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %conv1_addr, i32 1)" [f_b_0/forw_back.c:275]   --->   Operation 622 'readreq' 'conv1_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 21> <Delay = 8.75>
ST_94 : Operation 623 [5/7] (8.75ns)   --->   "%conv1_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %conv1_addr, i32 1)" [f_b_0/forw_back.c:275]   --->   Operation 623 'readreq' 'conv1_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 22> <Delay = 8.75>
ST_95 : Operation 624 [4/7] (8.75ns)   --->   "%conv1_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %conv1_addr, i32 1)" [f_b_0/forw_back.c:275]   --->   Operation 624 'readreq' 'conv1_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 23> <Delay = 8.75>
ST_96 : Operation 625 [2/2] (0.00ns)   --->   "call fastcc void @Conv2d_b4([900 x float]* %second_conv_grad_pad, [9 x float]* %second_kernel_overtu, [784 x float]* %first_conv_grad) nounwind" [f_b_0/forw_back.c:270]   --->   Operation 625 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_96 : Operation 626 [3/7] (8.75ns)   --->   "%conv1_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %conv1_addr, i32 1)" [f_b_0/forw_back.c:275]   --->   Operation 626 'readreq' 'conv1_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 97 <SV = 24> <Delay = 8.75>
ST_97 : Operation 627 [1/2] (0.00ns)   --->   "call fastcc void @Conv2d_b4([900 x float]* %second_conv_grad_pad, [9 x float]* %second_kernel_overtu, [784 x float]* %first_conv_grad) nounwind" [f_b_0/forw_back.c:270]   --->   Operation 627 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_97 : Operation 628 [2/7] (8.75ns)   --->   "%conv1_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %conv1_addr, i32 1)" [f_b_0/forw_back.c:275]   --->   Operation 628 'readreq' 'conv1_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 25> <Delay = 8.75>
ST_98 : Operation 629 [2/2] (0.00ns)   --->   "call fastcc void @Conv2d_b5([900 x float]* @mnist_data, [784 x float]* %first_conv_grad, [9 x float]* %first_kernel_grad) nounwind" [f_b_0/forw_back.c:272]   --->   Operation 629 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_98 : Operation 630 [1/7] (8.75ns)   --->   "%conv1_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %conv1_addr, i32 1)" [f_b_0/forw_back.c:275]   --->   Operation 630 'readreq' 'conv1_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 26> <Delay = 8.75>
ST_99 : Operation 631 [1/2] (0.00ns)   --->   "call fastcc void @Conv2d_b5([900 x float]* @mnist_data, [784 x float]* %first_conv_grad, [9 x float]* %first_kernel_grad) nounwind" [f_b_0/forw_back.c:272]   --->   Operation 631 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_99 : Operation 632 [1/1] (8.75ns)   --->   "%conv1_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %conv1_addr)" [f_b_0/forw_back.c:275]   --->   Operation 632 'read' 'conv1_addr_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_99 : Operation 633 [1/1] (0.75ns)   --->   "br label %.loopexit" [f_b_0/forw_back.c:278]   --->   Operation 633 'br' <Predicate = true> <Delay = 0.75>

State 100 <SV = 27> <Delay = 0.86>
ST_100 : Operation 634 [1/1] (0.00ns)   --->   "%m_0 = phi i2 [ 0, %burstread.region ], [ %m, %.loopexit.loopexit ]"   --->   Operation 634 'phi' 'm_0' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln278 = zext i2 %m_0 to i5" [f_b_0/forw_back.c:278]   --->   Operation 635 'zext' 'zext_ln278' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 636 [1/1] (0.51ns)   --->   "%icmp_ln278 = icmp eq i2 %m_0, -1" [f_b_0/forw_back.c:278]   --->   Operation 636 'icmp' 'icmp_ln278' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 637 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 637 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 638 [1/1] (0.62ns)   --->   "%m = add i2 %m_0, 1" [f_b_0/forw_back.c:278]   --->   Operation 638 'add' 'm' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 639 [1/1] (0.00ns)   --->   "br i1 %icmp_ln278, label %.preheader5.preheader, label %.preheader6.preheader" [f_b_0/forw_back.c:278]   --->   Operation 639 'br' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 640 [1/1] (0.00ns)   --->   "%shl_ln4 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %m_0, i2 0)" [f_b_0/forw_back.c:280]   --->   Operation 640 'bitconcatenate' 'shl_ln4' <Predicate = (!icmp_ln278)> <Delay = 0.00>
ST_100 : Operation 641 [1/1] (0.00ns)   --->   "%zext_ln280 = zext i4 %shl_ln4 to i5" [f_b_0/forw_back.c:280]   --->   Operation 641 'zext' 'zext_ln280' <Predicate = (!icmp_ln278)> <Delay = 0.00>
ST_100 : Operation 642 [1/1] (0.86ns)   --->   "%sub_ln280 = sub i5 %zext_ln280, %zext_ln278" [f_b_0/forw_back.c:280]   --->   Operation 642 'sub' 'sub_ln280' <Predicate = (!icmp_ln278)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 643 [1/1] (0.75ns)   --->   "br label %.preheader6" [f_b_0/forw_back.c:279]   --->   Operation 643 'br' <Predicate = (!icmp_ln278)> <Delay = 0.75>
ST_100 : Operation 644 [1/1] (0.75ns)   --->   "br label %.preheader5" [f_b_0/forw_back.c:285]   --->   Operation 644 'br' <Predicate = (icmp_ln278)> <Delay = 0.75>

State 101 <SV = 28> <Delay = 1.66>
ST_101 : Operation 645 [1/1] (0.00ns)   --->   "%n_0 = phi i2 [ %n, %30 ], [ 0, %.preheader6.preheader ]"   --->   Operation 645 'phi' 'n_0' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 646 [1/1] (0.00ns)   --->   "%zext_ln279 = zext i2 %n_0 to i5" [f_b_0/forw_back.c:279]   --->   Operation 646 'zext' 'zext_ln279' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 647 [1/1] (0.51ns)   --->   "%icmp_ln279 = icmp eq i2 %n_0, -1" [f_b_0/forw_back.c:279]   --->   Operation 647 'icmp' 'icmp_ln279' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 648 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 648 'speclooptripcount' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 649 [1/1] (0.62ns)   --->   "%n = add i2 %n_0, 1" [f_b_0/forw_back.c:279]   --->   Operation 649 'add' 'n' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 650 [1/1] (0.00ns)   --->   "br i1 %icmp_ln279, label %.loopexit.loopexit, label %30" [f_b_0/forw_back.c:279]   --->   Operation 650 'br' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 651 [1/1] (0.87ns)   --->   "%add_ln280 = add i5 %zext_ln279, %sub_ln280" [f_b_0/forw_back.c:280]   --->   Operation 651 'add' 'add_ln280' <Predicate = (!icmp_ln279)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 652 [1/1] (0.00ns)   --->   "%sext_ln280 = sext i5 %add_ln280 to i32" [f_b_0/forw_back.c:280]   --->   Operation 652 'sext' 'sext_ln280' <Predicate = (!icmp_ln279)> <Delay = 0.00>
ST_101 : Operation 653 [1/1] (0.00ns)   --->   "%zext_ln280_1 = zext i32 %sext_ln280 to i64" [f_b_0/forw_back.c:280]   --->   Operation 653 'zext' 'zext_ln280_1' <Predicate = (!icmp_ln279)> <Delay = 0.00>
ST_101 : Operation 654 [1/1] (0.00ns)   --->   "%first_kernel_grad_ad = getelementptr inbounds [9 x float]* %first_kernel_grad, i64 0, i64 %zext_ln280_1" [f_b_0/forw_back.c:280]   --->   Operation 654 'getelementptr' 'first_kernel_grad_ad' <Predicate = (!icmp_ln279)> <Delay = 0.00>
ST_101 : Operation 655 [2/2] (0.79ns)   --->   "%first_kernel_grad_lo = load float* %first_kernel_grad_ad, align 4" [f_b_0/forw_back.c:280]   --->   Operation 655 'load' 'first_kernel_grad_lo' <Predicate = (!icmp_ln279)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_101 : Operation 656 [1/1] (0.00ns)   --->   "%second_kernel_grad_a = getelementptr inbounds [9 x float]* %second_kernel_grad, i64 0, i64 %zext_ln280_1" [f_b_0/forw_back.c:281]   --->   Operation 656 'getelementptr' 'second_kernel_grad_a' <Predicate = (!icmp_ln279)> <Delay = 0.00>
ST_101 : Operation 657 [2/2] (0.79ns)   --->   "%second_kernel_grad_l = load float* %second_kernel_grad_a, align 4" [f_b_0/forw_back.c:281]   --->   Operation 657 'load' 'second_kernel_grad_l' <Predicate = (!icmp_ln279)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_101 : Operation 658 [1/1] (0.00ns)   --->   "%third_kernel_grad_ad = getelementptr inbounds [9 x float]* %third_kernel_grad, i64 0, i64 %zext_ln280_1" [f_b_0/forw_back.c:282]   --->   Operation 658 'getelementptr' 'third_kernel_grad_ad' <Predicate = (!icmp_ln279)> <Delay = 0.00>
ST_101 : Operation 659 [2/2] (0.79ns)   --->   "%third_kernel_grad_lo = load float* %third_kernel_grad_ad, align 4" [f_b_0/forw_back.c:282]   --->   Operation 659 'load' 'third_kernel_grad_lo' <Predicate = (!icmp_ln279)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_101 : Operation 660 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 660 'br' <Predicate = (icmp_ln279)> <Delay = 0.00>

State 102 <SV = 29> <Delay = 0.79>
ST_102 : Operation 661 [1/2] (0.79ns)   --->   "%first_kernel_grad_lo = load float* %first_kernel_grad_ad, align 4" [f_b_0/forw_back.c:280]   --->   Operation 661 'load' 'first_kernel_grad_lo' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_102 : Operation 662 [1/2] (0.79ns)   --->   "%second_kernel_grad_l = load float* %second_kernel_grad_a, align 4" [f_b_0/forw_back.c:281]   --->   Operation 662 'load' 'second_kernel_grad_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_102 : Operation 663 [1/2] (0.79ns)   --->   "%third_kernel_grad_lo = load float* %third_kernel_grad_ad, align 4" [f_b_0/forw_back.c:282]   --->   Operation 663 'load' 'third_kernel_grad_lo' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>

State 103 <SV = 30> <Delay = 8.28>
ST_103 : Operation 664 [3/3] (8.28ns)   --->   "%tmp_s = fmul float %conv1_addr_read, %first_kernel_grad_lo" [f_b_0/forw_back.c:280]   --->   Operation 664 'fmul' 'tmp_s' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 665 [3/3] (8.28ns)   --->   "%tmp_2 = fmul float %conv1_addr_read, %second_kernel_grad_l" [f_b_0/forw_back.c:281]   --->   Operation 665 'fmul' 'tmp_2' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 666 [3/3] (8.28ns)   --->   "%tmp_4 = fmul float %conv1_addr_read, %third_kernel_grad_lo" [f_b_0/forw_back.c:282]   --->   Operation 666 'fmul' 'tmp_4' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 31> <Delay = 8.28>
ST_104 : Operation 667 [2/3] (8.28ns)   --->   "%tmp_s = fmul float %conv1_addr_read, %first_kernel_grad_lo" [f_b_0/forw_back.c:280]   --->   Operation 667 'fmul' 'tmp_s' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 668 [2/3] (8.28ns)   --->   "%tmp_2 = fmul float %conv1_addr_read, %second_kernel_grad_l" [f_b_0/forw_back.c:281]   --->   Operation 668 'fmul' 'tmp_2' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 669 [2/3] (8.28ns)   --->   "%tmp_4 = fmul float %conv1_addr_read, %third_kernel_grad_lo" [f_b_0/forw_back.c:282]   --->   Operation 669 'fmul' 'tmp_4' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 32> <Delay = 8.28>
ST_105 : Operation 670 [1/3] (8.28ns)   --->   "%tmp_s = fmul float %conv1_addr_read, %first_kernel_grad_lo" [f_b_0/forw_back.c:280]   --->   Operation 670 'fmul' 'tmp_s' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 671 [1/1] (0.00ns)   --->   "%sext_ln280_1 = sext i5 %add_ln280 to i64" [f_b_0/forw_back.c:280]   --->   Operation 671 'sext' 'sext_ln280_1' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 672 [1/1] (0.00ns)   --->   "%conv_kernel1_addr = getelementptr [9 x float]* @conv_kernel1, i64 0, i64 %sext_ln280_1" [f_b_0/forw_back.c:280]   --->   Operation 672 'getelementptr' 'conv_kernel1_addr' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 673 [1/1] (0.00ns)   --->   "%conv_kernel2_addr = getelementptr [9 x float]* @conv_kernel2, i64 0, i64 %sext_ln280_1" [f_b_0/forw_back.c:281]   --->   Operation 673 'getelementptr' 'conv_kernel2_addr' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 674 [1/1] (0.00ns)   --->   "%conv_kernel3_addr = getelementptr [9 x float]* @conv_kernel3, i64 0, i64 %sext_ln280_1" [f_b_0/forw_back.c:282]   --->   Operation 674 'getelementptr' 'conv_kernel3_addr' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 675 [2/2] (0.79ns)   --->   "%conv_kernel1_load = load float* %conv_kernel1_addr, align 4" [f_b_0/forw_back.c:280]   --->   Operation 675 'load' 'conv_kernel1_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_105 : Operation 676 [1/3] (8.28ns)   --->   "%tmp_2 = fmul float %conv1_addr_read, %second_kernel_grad_l" [f_b_0/forw_back.c:281]   --->   Operation 676 'fmul' 'tmp_2' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 677 [2/2] (0.79ns)   --->   "%conv_kernel2_load = load float* %conv_kernel2_addr, align 4" [f_b_0/forw_back.c:281]   --->   Operation 677 'load' 'conv_kernel2_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_105 : Operation 678 [1/3] (8.28ns)   --->   "%tmp_4 = fmul float %conv1_addr_read, %third_kernel_grad_lo" [f_b_0/forw_back.c:282]   --->   Operation 678 'fmul' 'tmp_4' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 679 [2/2] (0.79ns)   --->   "%conv_kernel3_load = load float* %conv_kernel3_addr, align 4" [f_b_0/forw_back.c:282]   --->   Operation 679 'load' 'conv_kernel3_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>

State 106 <SV = 33> <Delay = 8.50>
ST_106 : Operation 680 [1/2] (0.79ns)   --->   "%conv_kernel1_load = load float* %conv_kernel1_addr, align 4" [f_b_0/forw_back.c:280]   --->   Operation 680 'load' 'conv_kernel1_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_106 : Operation 681 [4/4] (7.71ns)   --->   "%tmp_1 = fsub float %conv_kernel1_load, %tmp_s" [f_b_0/forw_back.c:280]   --->   Operation 681 'fsub' 'tmp_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 682 [1/2] (0.79ns)   --->   "%conv_kernel2_load = load float* %conv_kernel2_addr, align 4" [f_b_0/forw_back.c:281]   --->   Operation 682 'load' 'conv_kernel2_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_106 : Operation 683 [4/4] (7.71ns)   --->   "%tmp_3 = fsub float %conv_kernel2_load, %tmp_2" [f_b_0/forw_back.c:281]   --->   Operation 683 'fsub' 'tmp_3' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 684 [1/2] (0.79ns)   --->   "%conv_kernel3_load = load float* %conv_kernel3_addr, align 4" [f_b_0/forw_back.c:282]   --->   Operation 684 'load' 'conv_kernel3_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_106 : Operation 685 [4/4] (7.71ns)   --->   "%tmp_5 = fsub float %conv_kernel3_load, %tmp_4" [f_b_0/forw_back.c:282]   --->   Operation 685 'fsub' 'tmp_5' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 34> <Delay = 7.71>
ST_107 : Operation 686 [3/4] (7.71ns)   --->   "%tmp_1 = fsub float %conv_kernel1_load, %tmp_s" [f_b_0/forw_back.c:280]   --->   Operation 686 'fsub' 'tmp_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 687 [3/4] (7.71ns)   --->   "%tmp_3 = fsub float %conv_kernel2_load, %tmp_2" [f_b_0/forw_back.c:281]   --->   Operation 687 'fsub' 'tmp_3' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 688 [3/4] (7.71ns)   --->   "%tmp_5 = fsub float %conv_kernel3_load, %tmp_4" [f_b_0/forw_back.c:282]   --->   Operation 688 'fsub' 'tmp_5' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 35> <Delay = 7.71>
ST_108 : Operation 689 [2/4] (7.71ns)   --->   "%tmp_1 = fsub float %conv_kernel1_load, %tmp_s" [f_b_0/forw_back.c:280]   --->   Operation 689 'fsub' 'tmp_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 690 [2/4] (7.71ns)   --->   "%tmp_3 = fsub float %conv_kernel2_load, %tmp_2" [f_b_0/forw_back.c:281]   --->   Operation 690 'fsub' 'tmp_3' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 691 [2/4] (7.71ns)   --->   "%tmp_5 = fsub float %conv_kernel3_load, %tmp_4" [f_b_0/forw_back.c:282]   --->   Operation 691 'fsub' 'tmp_5' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 36> <Delay = 8.50>
ST_109 : Operation 692 [1/4] (7.71ns)   --->   "%tmp_1 = fsub float %conv_kernel1_load, %tmp_s" [f_b_0/forw_back.c:280]   --->   Operation 692 'fsub' 'tmp_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 693 [1/1] (0.79ns)   --->   "store float %tmp_1, float* %conv_kernel1_addr, align 4" [f_b_0/forw_back.c:280]   --->   Operation 693 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_109 : Operation 694 [1/4] (7.71ns)   --->   "%tmp_3 = fsub float %conv_kernel2_load, %tmp_2" [f_b_0/forw_back.c:281]   --->   Operation 694 'fsub' 'tmp_3' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 695 [1/1] (0.79ns)   --->   "store float %tmp_3, float* %conv_kernel2_addr, align 4" [f_b_0/forw_back.c:281]   --->   Operation 695 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_109 : Operation 696 [1/4] (7.71ns)   --->   "%tmp_5 = fsub float %conv_kernel3_load, %tmp_4" [f_b_0/forw_back.c:282]   --->   Operation 696 'fsub' 'tmp_5' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 697 [1/1] (0.79ns)   --->   "store float %tmp_5, float* %conv_kernel3_addr, align 4" [f_b_0/forw_back.c:282]   --->   Operation 697 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_109 : Operation 698 [1/1] (0.00ns)   --->   "br label %.preheader6" [f_b_0/forw_back.c:279]   --->   Operation 698 'br' <Predicate = true> <Delay = 0.00>

State 110 <SV = 28> <Delay = 1.18>
ST_110 : Operation 699 [1/1] (0.00ns)   --->   "%m_1 = phi i10 [ %m_4, %.preheader5.loopexit ], [ 0, %.preheader5.preheader ]"   --->   Operation 699 'phi' 'm_1' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 700 [1/1] (0.00ns)   --->   "%phi_mul368 = phi i17 [ %add_ln285, %.preheader5.loopexit ], [ 0, %.preheader5.preheader ]" [f_b_0/forw_back.c:285]   --->   Operation 700 'phi' 'phi_mul368' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 701 [1/1] (1.02ns)   --->   "%add_ln285 = add i17 %phi_mul368, 180" [f_b_0/forw_back.c:285]   --->   Operation 701 'add' 'add_ln285' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 702 [1/1] (0.85ns)   --->   "%icmp_ln285 = icmp eq i10 %m_1, -448" [f_b_0/forw_back.c:285]   --->   Operation 702 'icmp' 'icmp_ln285' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 703 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 576, i64 576, i64 576) nounwind"   --->   Operation 703 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 704 [1/1] (0.93ns)   --->   "%m_4 = add i10 %m_1, 1" [f_b_0/forw_back.c:285]   --->   Operation 704 'add' 'm_4' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 705 [1/1] (0.00ns)   --->   "br i1 %icmp_ln285, label %.preheader3.preheader, label %.preheader4.preheader" [f_b_0/forw_back.c:285]   --->   Operation 705 'br' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 706 [1/1] (0.00ns)   --->   "%shl_ln5 = call i19 @_ssdm_op_BitConcatenate.i19.i10.i9(i10 %m_1, i9 0)" [f_b_0/forw_back.c:287]   --->   Operation 706 'bitconcatenate' 'shl_ln5' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_110 : Operation 707 [1/1] (0.00ns)   --->   "%shl_ln287_1 = call i16 @_ssdm_op_BitConcatenate.i16.i10.i6(i10 %m_1, i6 0)" [f_b_0/forw_back.c:287]   --->   Operation 707 'bitconcatenate' 'shl_ln287_1' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_110 : Operation 708 [1/1] (0.75ns)   --->   "br label %.preheader4" [f_b_0/forw_back.c:286]   --->   Operation 708 'br' <Predicate = (!icmp_ln285)> <Delay = 0.75>
ST_110 : Operation 709 [1/1] (0.75ns)   --->   "br label %.preheader3" [f_b_0/forw_back.c:292]   --->   Operation 709 'br' <Predicate = (icmp_ln285)> <Delay = 0.75>

State 111 <SV = 29> <Delay = 3.41>
ST_111 : Operation 710 [1/1] (0.00ns)   --->   "%n_1 = phi i8 [ %n_4, %31 ], [ 0, %.preheader4.preheader ]"   --->   Operation 710 'phi' 'n_1' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 711 [1/1] (0.00ns)   --->   "%zext_ln286 = zext i8 %n_1 to i16" [f_b_0/forw_back.c:286]   --->   Operation 711 'zext' 'zext_ln286' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 712 [1/1] (0.85ns)   --->   "%icmp_ln286 = icmp eq i8 %n_1, -76" [f_b_0/forw_back.c:286]   --->   Operation 712 'icmp' 'icmp_ln286' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 713 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180) nounwind"   --->   Operation 713 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 714 [1/1] (0.90ns)   --->   "%n_4 = add i8 %n_1, 1" [f_b_0/forw_back.c:286]   --->   Operation 714 'add' 'n_4' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 715 [1/1] (0.00ns)   --->   "br i1 %icmp_ln286, label %.preheader5.loopexit, label %31" [f_b_0/forw_back.c:286]   --->   Operation 715 'br' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 716 [1/1] (1.01ns)   --->   "%add_ln287_1 = add i16 %zext_ln286, %shl_ln287_1" [f_b_0/forw_back.c:287]   --->   Operation 716 'add' 'add_ln287_1' <Predicate = (!icmp_ln286)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 717 [1/1] (0.00ns)   --->   "%zext_ln287 = zext i16 %add_ln287_1 to i19" [f_b_0/forw_back.c:287]   --->   Operation 717 'zext' 'zext_ln287' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_111 : Operation 718 [1/1] (1.05ns)   --->   "%add_ln287 = add i19 %shl_ln5, %zext_ln287" [f_b_0/forw_back.c:287]   --->   Operation 718 'add' 'add_ln287' <Predicate = (!icmp_ln286)> <Delay = 1.05> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 719 [1/1] (0.00ns)   --->   "%zext_ln287_1 = zext i19 %add_ln287 to i64" [f_b_0/forw_back.c:287]   --->   Operation 719 'zext' 'zext_ln287_1' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_111 : Operation 720 [1/1] (0.00ns)   --->   "%first_wgrad_addr_1 = getelementptr inbounds [103680 x float]* %first_wgrad, i64 0, i64 %zext_ln287_1" [f_b_0/forw_back.c:287]   --->   Operation 720 'getelementptr' 'first_wgrad_addr_1' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_111 : Operation 721 [2/2] (1.35ns)   --->   "%first_wgrad_load = load float* %first_wgrad_addr_1, align 4" [f_b_0/forw_back.c:287]   --->   Operation 721 'load' 'first_wgrad_load' <Predicate = (!icmp_ln286)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_111 : Operation 722 [1/1] (0.00ns)   --->   "%zext_ln287_2 = zext i8 %n_1 to i17" [f_b_0/forw_back.c:287]   --->   Operation 722 'zext' 'zext_ln287_2' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_111 : Operation 723 [1/1] (1.02ns)   --->   "%add_ln287_2 = add i17 %phi_mul368, %zext_ln287_2" [f_b_0/forw_back.c:287]   --->   Operation 723 'add' 'add_ln287_2' <Predicate = (!icmp_ln286)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 724 [1/1] (0.00ns)   --->   "br label %.preheader5"   --->   Operation 724 'br' <Predicate = (icmp_ln286)> <Delay = 0.00>

State 112 <SV = 30> <Delay = 1.35>
ST_112 : Operation 725 [1/2] (1.35ns)   --->   "%first_wgrad_load = load float* %first_wgrad_addr_1, align 4" [f_b_0/forw_back.c:287]   --->   Operation 725 'load' 'first_wgrad_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>

State 113 <SV = 31> <Delay = 8.28>
ST_113 : Operation 726 [3/3] (8.28ns)   --->   "%tmp_6 = fmul float %conv1_addr_read, %first_wgrad_load" [f_b_0/forw_back.c:287]   --->   Operation 726 'fmul' 'tmp_6' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 32> <Delay = 8.28>
ST_114 : Operation 727 [2/3] (8.28ns)   --->   "%tmp_6 = fmul float %conv1_addr_read, %first_wgrad_load" [f_b_0/forw_back.c:287]   --->   Operation 727 'fmul' 'tmp_6' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 728 [1/1] (0.00ns)   --->   "%zext_ln287_3 = zext i17 %add_ln287_2 to i64" [f_b_0/forw_back.c:287]   --->   Operation 728 'zext' 'zext_ln287_3' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 729 [1/1] (0.00ns)   --->   "%fc_hidden_layer1_add_2 = getelementptr [103680 x float]* @fc_hidden_layer1, i64 0, i64 %zext_ln287_3" [f_b_0/forw_back.c:287]   --->   Operation 729 'getelementptr' 'fc_hidden_layer1_add_2' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 730 [2/2] (1.35ns)   --->   "%fc_hidden_layer1_loa_1 = load float* %fc_hidden_layer1_add_2, align 4" [f_b_0/forw_back.c:287]   --->   Operation 730 'load' 'fc_hidden_layer1_loa_1' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>

State 115 <SV = 33> <Delay = 8.28>
ST_115 : Operation 731 [1/3] (8.28ns)   --->   "%tmp_6 = fmul float %conv1_addr_read, %first_wgrad_load" [f_b_0/forw_back.c:287]   --->   Operation 731 'fmul' 'tmp_6' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 732 [1/2] (1.35ns)   --->   "%fc_hidden_layer1_loa_1 = load float* %fc_hidden_layer1_add_2, align 4" [f_b_0/forw_back.c:287]   --->   Operation 732 'load' 'fc_hidden_layer1_loa_1' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>

State 116 <SV = 34> <Delay = 7.71>
ST_116 : Operation 733 [4/4] (7.71ns)   --->   "%tmp_7 = fsub float %fc_hidden_layer1_loa_1, %tmp_6" [f_b_0/forw_back.c:287]   --->   Operation 733 'fsub' 'tmp_7' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 35> <Delay = 7.71>
ST_117 : Operation 734 [3/4] (7.71ns)   --->   "%tmp_7 = fsub float %fc_hidden_layer1_loa_1, %tmp_6" [f_b_0/forw_back.c:287]   --->   Operation 734 'fsub' 'tmp_7' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 36> <Delay = 7.71>
ST_118 : Operation 735 [2/4] (7.71ns)   --->   "%tmp_7 = fsub float %fc_hidden_layer1_loa_1, %tmp_6" [f_b_0/forw_back.c:287]   --->   Operation 735 'fsub' 'tmp_7' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 37> <Delay = 7.71>
ST_119 : Operation 736 [1/4] (7.71ns)   --->   "%tmp_7 = fsub float %fc_hidden_layer1_loa_1, %tmp_6" [f_b_0/forw_back.c:287]   --->   Operation 736 'fsub' 'tmp_7' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 38> <Delay = 1.35>
ST_120 : Operation 737 [1/1] (1.35ns)   --->   "store float %tmp_7, float* %fc_hidden_layer1_add_2, align 4" [f_b_0/forw_back.c:287]   --->   Operation 737 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_120 : Operation 738 [1/1] (0.00ns)   --->   "br label %.preheader4" [f_b_0/forw_back.c:286]   --->   Operation 738 'br' <Predicate = true> <Delay = 0.00>

State 121 <SV = 29> <Delay = 1.18>
ST_121 : Operation 739 [1/1] (0.00ns)   --->   "%m_2 = phi i8 [ %m_5, %.preheader3.loopexit ], [ 0, %.preheader3.preheader ]"   --->   Operation 739 'phi' 'm_2' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 740 [1/1] (0.00ns)   --->   "%phi_mul370 = phi i15 [ %add_ln292_3, %.preheader3.loopexit ], [ 0, %.preheader3.preheader ]" [f_b_0/forw_back.c:292]   --->   Operation 740 'phi' 'phi_mul370' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 741 [1/1] (0.00ns)   --->   "%phi_mul372 = phi i13 [ %add_ln292_2, %.preheader3.loopexit ], [ 0, %.preheader3.preheader ]" [f_b_0/forw_back.c:292]   --->   Operation 741 'phi' 'phi_mul372' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 742 [1/1] (0.97ns)   --->   "%add_ln292_2 = add i13 %phi_mul372, 45" [f_b_0/forw_back.c:292]   --->   Operation 742 'add' 'add_ln292_2' <Predicate = true> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 743 [1/1] (1.00ns)   --->   "%add_ln292_3 = add i15 %phi_mul370, 180" [f_b_0/forw_back.c:292]   --->   Operation 743 'add' 'add_ln292_3' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 744 [1/1] (0.85ns)   --->   "%icmp_ln290 = icmp eq i8 %m_2, -76" [f_b_0/forw_back.c:290]   --->   Operation 744 'icmp' 'icmp_ln290' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 745 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180) nounwind"   --->   Operation 745 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 746 [1/1] (0.90ns)   --->   "%m_5 = add i8 %m_2, 1" [f_b_0/forw_back.c:290]   --->   Operation 746 'add' 'm_5' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 747 [1/1] (0.00ns)   --->   "br i1 %icmp_ln290, label %.preheader1.preheader, label %.preheader2.preheader" [f_b_0/forw_back.c:290]   --->   Operation 747 'br' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 748 [1/1] (0.75ns)   --->   "br label %.preheader2" [f_b_0/forw_back.c:291]   --->   Operation 748 'br' <Predicate = (!icmp_ln290)> <Delay = 0.75>
ST_121 : Operation 749 [1/1] (0.75ns)   --->   "br label %.preheader1" [f_b_0/forw_back.c:297]   --->   Operation 749 'br' <Predicate = (icmp_ln290)> <Delay = 0.75>

State 122 <SV = 30> <Delay = 2.35>
ST_122 : Operation 750 [1/1] (0.00ns)   --->   "%n_2 = phi i6 [ %n_5, %32 ], [ 0, %.preheader2.preheader ]"   --->   Operation 750 'phi' 'n_2' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 751 [1/1] (0.00ns)   --->   "%zext_ln291 = zext i6 %n_2 to i15" [f_b_0/forw_back.c:291]   --->   Operation 751 'zext' 'zext_ln291' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 752 [1/1] (0.87ns)   --->   "%icmp_ln291 = icmp eq i6 %n_2, -19" [f_b_0/forw_back.c:291]   --->   Operation 752 'icmp' 'icmp_ln291' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 753 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 45, i64 45, i64 45) nounwind"   --->   Operation 753 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 754 [1/1] (0.88ns)   --->   "%n_5 = add i6 %n_2, 1" [f_b_0/forw_back.c:291]   --->   Operation 754 'add' 'n_5' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 755 [1/1] (0.00ns)   --->   "br i1 %icmp_ln291, label %.preheader3.loopexit, label %32" [f_b_0/forw_back.c:291]   --->   Operation 755 'br' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 756 [1/1] (1.00ns)   --->   "%add_ln292 = add i15 %zext_ln291, %phi_mul370" [f_b_0/forw_back.c:292]   --->   Operation 756 'add' 'add_ln292' <Predicate = (!icmp_ln291)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 757 [1/1] (0.00ns)   --->   "%zext_ln292 = zext i15 %add_ln292 to i64" [f_b_0/forw_back.c:292]   --->   Operation 757 'zext' 'zext_ln292' <Predicate = (!icmp_ln291)> <Delay = 0.00>
ST_122 : Operation 758 [1/1] (0.00ns)   --->   "%rgrad_assign_1_addr_1 = getelementptr inbounds [8100 x float]* %rgrad_assign_1, i64 0, i64 %zext_ln292" [f_b_0/forw_back.c:292]   --->   Operation 758 'getelementptr' 'rgrad_assign_1_addr_1' <Predicate = (!icmp_ln291)> <Delay = 0.00>
ST_122 : Operation 759 [2/2] (1.35ns)   --->   "%rgrad_assign_1_load = load float* %rgrad_assign_1_addr_1, align 4" [f_b_0/forw_back.c:292]   --->   Operation 759 'load' 'rgrad_assign_1_load' <Predicate = (!icmp_ln291)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_122 : Operation 760 [1/1] (0.00ns)   --->   "%zext_ln292_1 = zext i6 %n_2 to i13" [f_b_0/forw_back.c:292]   --->   Operation 760 'zext' 'zext_ln292_1' <Predicate = (!icmp_ln291)> <Delay = 0.00>
ST_122 : Operation 761 [1/1] (0.97ns)   --->   "%add_ln292_1 = add i13 %phi_mul372, %zext_ln292_1" [f_b_0/forw_back.c:292]   --->   Operation 761 'add' 'add_ln292_1' <Predicate = (!icmp_ln291)> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 762 [1/1] (0.00ns)   --->   "br label %.preheader3"   --->   Operation 762 'br' <Predicate = (icmp_ln291)> <Delay = 0.00>

State 123 <SV = 31> <Delay = 1.35>
ST_123 : Operation 763 [1/2] (1.35ns)   --->   "%rgrad_assign_1_load = load float* %rgrad_assign_1_addr_1, align 4" [f_b_0/forw_back.c:292]   --->   Operation 763 'load' 'rgrad_assign_1_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>

State 124 <SV = 32> <Delay = 8.28>
ST_124 : Operation 764 [3/3] (8.28ns)   --->   "%tmp_8 = fmul float %conv1_addr_read, %rgrad_assign_1_load" [f_b_0/forw_back.c:292]   --->   Operation 764 'fmul' 'tmp_8' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 33> <Delay = 8.28>
ST_125 : Operation 765 [2/3] (8.28ns)   --->   "%tmp_8 = fmul float %conv1_addr_read, %rgrad_assign_1_load" [f_b_0/forw_back.c:292]   --->   Operation 765 'fmul' 'tmp_8' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 34> <Delay = 8.28>
ST_126 : Operation 766 [1/3] (8.28ns)   --->   "%tmp_8 = fmul float %conv1_addr_read, %rgrad_assign_1_load" [f_b_0/forw_back.c:292]   --->   Operation 766 'fmul' 'tmp_8' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 767 [1/1] (0.00ns)   --->   "%zext_ln292_2 = zext i13 %add_ln292_1 to i64" [f_b_0/forw_back.c:292]   --->   Operation 767 'zext' 'zext_ln292_2' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 768 [1/1] (0.00ns)   --->   "%fc_hidden_layer2_add_2 = getelementptr [8100 x float]* @fc_hidden_layer2, i64 0, i64 %zext_ln292_2" [f_b_0/forw_back.c:292]   --->   Operation 768 'getelementptr' 'fc_hidden_layer2_add_2' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 769 [2/2] (0.99ns)   --->   "%fc_hidden_layer2_loa_1 = load float* %fc_hidden_layer2_add_2, align 4" [f_b_0/forw_back.c:292]   --->   Operation 769 'load' 'fc_hidden_layer2_loa_1' <Predicate = true> <Delay = 0.99> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8100> <RAM>

State 127 <SV = 35> <Delay = 8.70>
ST_127 : Operation 770 [1/2] (0.99ns)   --->   "%fc_hidden_layer2_loa_1 = load float* %fc_hidden_layer2_add_2, align 4" [f_b_0/forw_back.c:292]   --->   Operation 770 'load' 'fc_hidden_layer2_loa_1' <Predicate = true> <Delay = 0.99> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8100> <RAM>
ST_127 : Operation 771 [4/4] (7.71ns)   --->   "%tmp_9 = fsub float %fc_hidden_layer2_loa_1, %tmp_8" [f_b_0/forw_back.c:292]   --->   Operation 771 'fsub' 'tmp_9' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 36> <Delay = 7.71>
ST_128 : Operation 772 [3/4] (7.71ns)   --->   "%tmp_9 = fsub float %fc_hidden_layer2_loa_1, %tmp_8" [f_b_0/forw_back.c:292]   --->   Operation 772 'fsub' 'tmp_9' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 37> <Delay = 7.71>
ST_129 : Operation 773 [2/4] (7.71ns)   --->   "%tmp_9 = fsub float %fc_hidden_layer2_loa_1, %tmp_8" [f_b_0/forw_back.c:292]   --->   Operation 773 'fsub' 'tmp_9' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 38> <Delay = 8.70>
ST_130 : Operation 774 [1/4] (7.71ns)   --->   "%tmp_9 = fsub float %fc_hidden_layer2_loa_1, %tmp_8" [f_b_0/forw_back.c:292]   --->   Operation 774 'fsub' 'tmp_9' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 775 [1/1] (0.99ns)   --->   "store float %tmp_9, float* %fc_hidden_layer2_add_2, align 4" [f_b_0/forw_back.c:292]   --->   Operation 775 'store' <Predicate = true> <Delay = 0.99> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8100> <RAM>
ST_130 : Operation 776 [1/1] (0.00ns)   --->   "br label %.preheader2" [f_b_0/forw_back.c:291]   --->   Operation 776 'br' <Predicate = true> <Delay = 0.00>

State 131 <SV = 30> <Delay = 8.75>
ST_131 : Operation 777 [1/1] (0.00ns)   --->   "%m_3 = phi i6 [ %m_6, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]"   --->   Operation 777 'phi' 'm_3' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 778 [1/1] (0.00ns)   --->   "%phi_mul374 = phi i11 [ %add_ln297_3, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]" [f_b_0/forw_back.c:297]   --->   Operation 778 'phi' 'phi_mul374' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 779 [1/1] (0.94ns)   --->   "%add_ln297_3 = add i11 %phi_mul374, 45" [f_b_0/forw_back.c:297]   --->   Operation 779 'add' 'add_ln297_3' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 780 [1/1] (0.87ns)   --->   "%icmp_ln295 = icmp eq i6 %m_3, -19" [f_b_0/forw_back.c:295]   --->   Operation 780 'icmp' 'icmp_ln295' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 781 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 45, i64 45, i64 45) nounwind"   --->   Operation 781 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 782 [1/1] (0.88ns)   --->   "%m_6 = add i6 %m_3, 1" [f_b_0/forw_back.c:295]   --->   Operation 782 'add' 'm_6' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 783 [1/1] (0.00ns)   --->   "br i1 %icmp_ln295, label %burst.wr.header.preheader, label %.preheader.preheader" [f_b_0/forw_back.c:295]   --->   Operation 783 'br' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 784 [1/1] (0.00ns)   --->   "%tmp_16 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %m_3, i3 0)" [f_b_0/forw_back.c:297]   --->   Operation 784 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_131 : Operation 785 [1/1] (0.00ns)   --->   "%zext_ln297 = zext i9 %tmp_16 to i10" [f_b_0/forw_back.c:297]   --->   Operation 785 'zext' 'zext_ln297' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_131 : Operation 786 [1/1] (0.00ns)   --->   "%tmp_17 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %m_3, i1 false)" [f_b_0/forw_back.c:297]   --->   Operation 786 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_131 : Operation 787 [1/1] (0.00ns)   --->   "%zext_ln297_2 = zext i7 %tmp_17 to i10" [f_b_0/forw_back.c:297]   --->   Operation 787 'zext' 'zext_ln297_2' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_131 : Operation 788 [1/1] (0.92ns)   --->   "%add_ln297_1 = add i10 %zext_ln297_2, %zext_ln297" [f_b_0/forw_back.c:297]   --->   Operation 788 'add' 'add_ln297_1' <Predicate = (!icmp_ln295)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 789 [1/1] (0.75ns)   --->   "br label %.preheader" [f_b_0/forw_back.c:296]   --->   Operation 789 'br' <Predicate = (!icmp_ln295)> <Delay = 0.75>
ST_131 : Operation 790 [1/1] (8.75ns)   --->   "%conv1_addr_6_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %conv1_addr_6, i32 9)" [f_b_0/forw_back.c:300]   --->   Operation 790 'writereq' 'conv1_addr_6_wr_req' <Predicate = (icmp_ln295)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 791 [1/1] (0.75ns)   --->   "br label %burst.wr.header" [f_b_0/forw_back.c:300]   --->   Operation 791 'br' <Predicate = (icmp_ln295)> <Delay = 0.75>

State 132 <SV = 31> <Delay = 2.29>
ST_132 : Operation 792 [1/1] (0.00ns)   --->   "%n_3 = phi i4 [ %n_6, %33 ], [ 0, %.preheader.preheader ]"   --->   Operation 792 'phi' 'n_3' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 793 [1/1] (0.00ns)   --->   "%zext_ln296 = zext i4 %n_3 to i11" [f_b_0/forw_back.c:296]   --->   Operation 793 'zext' 'zext_ln296' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 794 [1/1] (0.88ns)   --->   "%icmp_ln296 = icmp eq i4 %n_3, -6" [f_b_0/forw_back.c:296]   --->   Operation 794 'icmp' 'icmp_ln296' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 795 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 795 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 796 [1/1] (0.86ns)   --->   "%n_6 = add i4 %n_3, 1" [f_b_0/forw_back.c:296]   --->   Operation 796 'add' 'n_6' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 797 [1/1] (0.00ns)   --->   "br i1 %icmp_ln296, label %.preheader1.loopexit, label %33" [f_b_0/forw_back.c:296]   --->   Operation 797 'br' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 798 [1/1] (0.94ns)   --->   "%add_ln297 = add i11 %zext_ln296, %phi_mul374" [f_b_0/forw_back.c:297]   --->   Operation 798 'add' 'add_ln297' <Predicate = (!icmp_ln296)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 799 [1/1] (0.00ns)   --->   "%zext_ln297_1 = zext i11 %add_ln297 to i64" [f_b_0/forw_back.c:297]   --->   Operation 799 'zext' 'zext_ln297_1' <Predicate = (!icmp_ln296)> <Delay = 0.00>
ST_132 : Operation 800 [1/1] (0.00ns)   --->   "%rgrad_assign_addr_1 = getelementptr inbounds [450 x float]* %rgrad_assign, i64 0, i64 %zext_ln297_1" [f_b_0/forw_back.c:297]   --->   Operation 800 'getelementptr' 'rgrad_assign_addr_1' <Predicate = (!icmp_ln296)> <Delay = 0.00>
ST_132 : Operation 801 [2/2] (1.35ns)   --->   "%rgrad_assign_load = load float* %rgrad_assign_addr_1, align 4" [f_b_0/forw_back.c:297]   --->   Operation 801 'load' 'rgrad_assign_load' <Predicate = (!icmp_ln296)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_132 : Operation 802 [1/1] (0.00ns)   --->   "%zext_ln297_3 = zext i4 %n_3 to i10" [f_b_0/forw_back.c:297]   --->   Operation 802 'zext' 'zext_ln297_3' <Predicate = (!icmp_ln296)> <Delay = 0.00>
ST_132 : Operation 803 [1/1] (0.93ns)   --->   "%add_ln297_2 = add i10 %add_ln297_1, %zext_ln297_3" [f_b_0/forw_back.c:297]   --->   Operation 803 'add' 'add_ln297_2' <Predicate = (!icmp_ln296)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 804 [1/1] (0.00ns)   --->   "%zext_ln297_4 = zext i10 %add_ln297_2 to i64" [f_b_0/forw_back.c:297]   --->   Operation 804 'zext' 'zext_ln297_4' <Predicate = (!icmp_ln296)> <Delay = 0.00>
ST_132 : Operation 805 [1/1] (0.00ns)   --->   "%fc_hidden_layer3_add_2 = getelementptr [450 x float]* @fc_hidden_layer3, i64 0, i64 %zext_ln297_4" [f_b_0/forw_back.c:297]   --->   Operation 805 'getelementptr' 'fc_hidden_layer3_add_2' <Predicate = (!icmp_ln296)> <Delay = 0.00>
ST_132 : Operation 806 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 806 'br' <Predicate = (icmp_ln296)> <Delay = 0.00>

State 133 <SV = 32> <Delay = 1.35>
ST_133 : Operation 807 [1/2] (1.35ns)   --->   "%rgrad_assign_load = load float* %rgrad_assign_addr_1, align 4" [f_b_0/forw_back.c:297]   --->   Operation 807 'load' 'rgrad_assign_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>

State 134 <SV = 33> <Delay = 8.28>
ST_134 : Operation 808 [3/3] (8.28ns)   --->   "%tmp_10 = fmul float %conv1_addr_read, %rgrad_assign_load" [f_b_0/forw_back.c:297]   --->   Operation 808 'fmul' 'tmp_10' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 34> <Delay = 8.28>
ST_135 : Operation 809 [2/3] (8.28ns)   --->   "%tmp_10 = fmul float %conv1_addr_read, %rgrad_assign_load" [f_b_0/forw_back.c:297]   --->   Operation 809 'fmul' 'tmp_10' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 810 [2/2] (1.35ns)   --->   "%fc_hidden_layer3_loa_1 = load float* %fc_hidden_layer3_add_2, align 4" [f_b_0/forw_back.c:297]   --->   Operation 810 'load' 'fc_hidden_layer3_loa_1' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>

State 136 <SV = 35> <Delay = 8.28>
ST_136 : Operation 811 [1/3] (8.28ns)   --->   "%tmp_10 = fmul float %conv1_addr_read, %rgrad_assign_load" [f_b_0/forw_back.c:297]   --->   Operation 811 'fmul' 'tmp_10' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 812 [1/2] (1.35ns)   --->   "%fc_hidden_layer3_loa_1 = load float* %fc_hidden_layer3_add_2, align 4" [f_b_0/forw_back.c:297]   --->   Operation 812 'load' 'fc_hidden_layer3_loa_1' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>

State 137 <SV = 36> <Delay = 7.71>
ST_137 : Operation 813 [4/4] (7.71ns)   --->   "%tmp_11 = fsub float %fc_hidden_layer3_loa_1, %tmp_10" [f_b_0/forw_back.c:297]   --->   Operation 813 'fsub' 'tmp_11' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 37> <Delay = 7.71>
ST_138 : Operation 814 [3/4] (7.71ns)   --->   "%tmp_11 = fsub float %fc_hidden_layer3_loa_1, %tmp_10" [f_b_0/forw_back.c:297]   --->   Operation 814 'fsub' 'tmp_11' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 38> <Delay = 7.71>
ST_139 : Operation 815 [2/4] (7.71ns)   --->   "%tmp_11 = fsub float %fc_hidden_layer3_loa_1, %tmp_10" [f_b_0/forw_back.c:297]   --->   Operation 815 'fsub' 'tmp_11' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 39> <Delay = 7.71>
ST_140 : Operation 816 [1/4] (7.71ns)   --->   "%tmp_11 = fsub float %fc_hidden_layer3_loa_1, %tmp_10" [f_b_0/forw_back.c:297]   --->   Operation 816 'fsub' 'tmp_11' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 40> <Delay = 1.35>
ST_141 : Operation 817 [1/1] (1.35ns)   --->   "store float %tmp_11, float* %fc_hidden_layer3_add_2, align 4" [f_b_0/forw_back.c:297]   --->   Operation 817 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>
ST_141 : Operation 818 [1/1] (0.00ns)   --->   "br label %.preheader" [f_b_0/forw_back.c:296]   --->   Operation 818 'br' <Predicate = true> <Delay = 0.00>

State 142 <SV = 31> <Delay = 1.21>
ST_142 : Operation 819 [1/1] (0.00ns)   --->   "%phi_ln300 = phi i4 [ %add_ln300, %burstwrite.region ], [ 0, %burst.wr.header.preheader ]" [f_b_0/forw_back.c:300]   --->   Operation 819 'phi' 'phi_ln300' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 820 [1/1] (0.88ns)   --->   "%icmp_ln300 = icmp eq i4 %phi_ln300, -7" [f_b_0/forw_back.c:300]   --->   Operation 820 'icmp' 'icmp_ln300' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 821 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 821 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 822 [1/1] (0.86ns)   --->   "%add_ln300 = add i4 %phi_ln300, 1" [f_b_0/forw_back.c:300]   --->   Operation 822 'add' 'add_ln300' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 823 [1/1] (0.00ns)   --->   "br i1 %icmp_ln300, label %burst.wr.header20.preheader, label %burstwrite.region" [f_b_0/forw_back.c:300]   --->   Operation 823 'br' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 824 [1/1] (0.00ns)   --->   "%zext_ln300 = zext i4 %phi_ln300 to i64" [f_b_0/forw_back.c:300]   --->   Operation 824 'zext' 'zext_ln300' <Predicate = (!icmp_ln300)> <Delay = 0.00>
ST_142 : Operation 825 [1/1] (0.00ns)   --->   "%conv_kernel1_addr_1 = getelementptr [9 x float]* @conv_kernel1, i64 0, i64 %zext_ln300" [f_b_0/forw_back.c:300]   --->   Operation 825 'getelementptr' 'conv_kernel1_addr_1' <Predicate = (!icmp_ln300)> <Delay = 0.00>
ST_142 : Operation 826 [2/2] (0.79ns)   --->   "%conv_kernel1_load_1 = load float* %conv_kernel1_addr_1, align 4" [f_b_0/forw_back.c:300]   --->   Operation 826 'load' 'conv_kernel1_load_1' <Predicate = (!icmp_ln300)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>

State 143 <SV = 32> <Delay = 0.79>
ST_143 : Operation 827 [1/2] (0.79ns)   --->   "%conv_kernel1_load_1 = load float* %conv_kernel1_addr_1, align 4" [f_b_0/forw_back.c:300]   --->   Operation 827 'load' 'conv_kernel1_load_1' <Predicate = (!icmp_ln300)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>

State 144 <SV = 33> <Delay = 8.75>
ST_144 : Operation 828 [1/1] (0.00ns)   --->   "%burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind" [f_b_0/forw_back.c:300]   --->   Operation 828 'specregionbegin' 'burstwrite_rbegin' <Predicate = (!icmp_ln300)> <Delay = 0.00>
ST_144 : Operation 829 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [f_b_0/forw_back.c:300]   --->   Operation 829 'specpipeline' <Predicate = (!icmp_ln300)> <Delay = 0.00>
ST_144 : Operation 830 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @memcpy_OC_conv1_OC_c)" [f_b_0/forw_back.c:300]   --->   Operation 830 'specloopname' <Predicate = (!icmp_ln300)> <Delay = 0.00>
ST_144 : Operation 831 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %conv1_addr_6, float %conv_kernel1_load_1, i4 -1)" [f_b_0/forw_back.c:300]   --->   Operation 831 'write' <Predicate = (!icmp_ln300)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 832 [1/1] (0.00ns)   --->   "%burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin) nounwind" [f_b_0/forw_back.c:300]   --->   Operation 832 'specregionend' 'burstwrite_rend' <Predicate = (!icmp_ln300)> <Delay = 0.00>
ST_144 : Operation 833 [1/1] (0.00ns)   --->   "br label %burst.wr.header" [f_b_0/forw_back.c:300]   --->   Operation 833 'br' <Predicate = (!icmp_ln300)> <Delay = 0.00>

State 145 <SV = 32> <Delay = 8.75>
ST_145 : Operation 834 [5/5] (8.75ns)   --->   "%conv1_addr_6_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_6)" [f_b_0/forw_back.c:300]   --->   Operation 834 'writeresp' 'conv1_addr_6_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 146 <SV = 33> <Delay = 8.75>
ST_146 : Operation 835 [4/5] (8.75ns)   --->   "%conv1_addr_6_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_6)" [f_b_0/forw_back.c:300]   --->   Operation 835 'writeresp' 'conv1_addr_6_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 147 <SV = 34> <Delay = 8.75>
ST_147 : Operation 836 [3/5] (8.75ns)   --->   "%conv1_addr_6_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_6)" [f_b_0/forw_back.c:300]   --->   Operation 836 'writeresp' 'conv1_addr_6_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 148 <SV = 35> <Delay = 8.75>
ST_148 : Operation 837 [2/5] (8.75ns)   --->   "%conv1_addr_6_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_6)" [f_b_0/forw_back.c:300]   --->   Operation 837 'writeresp' 'conv1_addr_6_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 149 <SV = 36> <Delay = 8.75>
ST_149 : Operation 838 [1/5] (8.75ns)   --->   "%conv1_addr_6_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_6)" [f_b_0/forw_back.c:300]   --->   Operation 838 'writeresp' 'conv1_addr_6_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 839 [1/1] (8.75ns)   --->   "%conv1_addr_5_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %conv1_addr_5, i32 9)" [f_b_0/forw_back.c:301]   --->   Operation 839 'writereq' 'conv1_addr_5_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 840 [1/1] (0.75ns)   --->   "br label %burst.wr.header20" [f_b_0/forw_back.c:301]   --->   Operation 840 'br' <Predicate = true> <Delay = 0.75>

State 150 <SV = 37> <Delay = 1.21>
ST_150 : Operation 841 [1/1] (0.00ns)   --->   "%phi_ln301 = phi i4 [ %add_ln301, %burstwrite.region2 ], [ 0, %burst.wr.header20.preheader ]" [f_b_0/forw_back.c:301]   --->   Operation 841 'phi' 'phi_ln301' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 842 [1/1] (0.88ns)   --->   "%icmp_ln301 = icmp eq i4 %phi_ln301, -7" [f_b_0/forw_back.c:301]   --->   Operation 842 'icmp' 'icmp_ln301' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 843 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 843 'speclooptripcount' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 844 [1/1] (0.86ns)   --->   "%add_ln301 = add i4 %phi_ln301, 1" [f_b_0/forw_back.c:301]   --->   Operation 844 'add' 'add_ln301' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 845 [1/1] (0.00ns)   --->   "br i1 %icmp_ln301, label %burst.wr.header42.preheader, label %burstwrite.region2" [f_b_0/forw_back.c:301]   --->   Operation 845 'br' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 846 [1/1] (0.00ns)   --->   "%zext_ln301 = zext i4 %phi_ln301 to i64" [f_b_0/forw_back.c:301]   --->   Operation 846 'zext' 'zext_ln301' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_150 : Operation 847 [1/1] (0.00ns)   --->   "%conv_kernel2_addr_1 = getelementptr [9 x float]* @conv_kernel2, i64 0, i64 %zext_ln301" [f_b_0/forw_back.c:301]   --->   Operation 847 'getelementptr' 'conv_kernel2_addr_1' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_150 : Operation 848 [2/2] (0.79ns)   --->   "%conv_kernel2_load_1 = load float* %conv_kernel2_addr_1, align 4" [f_b_0/forw_back.c:301]   --->   Operation 848 'load' 'conv_kernel2_load_1' <Predicate = (!icmp_ln301)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>

State 151 <SV = 38> <Delay = 0.79>
ST_151 : Operation 849 [1/2] (0.79ns)   --->   "%conv_kernel2_load_1 = load float* %conv_kernel2_addr_1, align 4" [f_b_0/forw_back.c:301]   --->   Operation 849 'load' 'conv_kernel2_load_1' <Predicate = (!icmp_ln301)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>

State 152 <SV = 39> <Delay = 8.75>
ST_152 : Operation 850 [1/1] (0.00ns)   --->   "%burstwrite_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind" [f_b_0/forw_back.c:301]   --->   Operation 850 'specregionbegin' 'burstwrite_rbegin1' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_152 : Operation 851 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [f_b_0/forw_back.c:301]   --->   Operation 851 'specpipeline' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_152 : Operation 852 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @memcpy_OC_conv2_OC_c)" [f_b_0/forw_back.c:301]   --->   Operation 852 'specloopname' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_152 : Operation 853 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %conv1_addr_5, float %conv_kernel2_load_1, i4 -1)" [f_b_0/forw_back.c:301]   --->   Operation 853 'write' <Predicate = (!icmp_ln301)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 854 [1/1] (0.00ns)   --->   "%burstwrite_rend30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin1) nounwind" [f_b_0/forw_back.c:301]   --->   Operation 854 'specregionend' 'burstwrite_rend30' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_152 : Operation 855 [1/1] (0.00ns)   --->   "br label %burst.wr.header20" [f_b_0/forw_back.c:301]   --->   Operation 855 'br' <Predicate = (!icmp_ln301)> <Delay = 0.00>

State 153 <SV = 38> <Delay = 8.75>
ST_153 : Operation 856 [5/5] (8.75ns)   --->   "%conv1_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_5)" [f_b_0/forw_back.c:301]   --->   Operation 856 'writeresp' 'conv1_addr_5_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 154 <SV = 39> <Delay = 8.75>
ST_154 : Operation 857 [4/5] (8.75ns)   --->   "%conv1_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_5)" [f_b_0/forw_back.c:301]   --->   Operation 857 'writeresp' 'conv1_addr_5_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 155 <SV = 40> <Delay = 8.75>
ST_155 : Operation 858 [3/5] (8.75ns)   --->   "%conv1_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_5)" [f_b_0/forw_back.c:301]   --->   Operation 858 'writeresp' 'conv1_addr_5_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 156 <SV = 41> <Delay = 8.75>
ST_156 : Operation 859 [2/5] (8.75ns)   --->   "%conv1_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_5)" [f_b_0/forw_back.c:301]   --->   Operation 859 'writeresp' 'conv1_addr_5_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 157 <SV = 42> <Delay = 8.75>
ST_157 : Operation 860 [1/5] (8.75ns)   --->   "%conv1_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_5)" [f_b_0/forw_back.c:301]   --->   Operation 860 'writeresp' 'conv1_addr_5_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 861 [1/1] (8.75ns)   --->   "%conv1_addr_4_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %conv1_addr_4, i32 9)" [f_b_0/forw_back.c:302]   --->   Operation 861 'writereq' 'conv1_addr_4_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 862 [1/1] (0.75ns)   --->   "br label %burst.wr.header42" [f_b_0/forw_back.c:302]   --->   Operation 862 'br' <Predicate = true> <Delay = 0.75>

State 158 <SV = 43> <Delay = 1.21>
ST_158 : Operation 863 [1/1] (0.00ns)   --->   "%phi_ln302 = phi i4 [ %add_ln302, %burstwrite.region3 ], [ 0, %burst.wr.header42.preheader ]" [f_b_0/forw_back.c:302]   --->   Operation 863 'phi' 'phi_ln302' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 864 [1/1] (0.88ns)   --->   "%icmp_ln302 = icmp eq i4 %phi_ln302, -7" [f_b_0/forw_back.c:302]   --->   Operation 864 'icmp' 'icmp_ln302' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 865 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 865 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 866 [1/1] (0.86ns)   --->   "%add_ln302 = add i4 %phi_ln302, 1" [f_b_0/forw_back.c:302]   --->   Operation 866 'add' 'add_ln302' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 867 [1/1] (0.00ns)   --->   "br i1 %icmp_ln302, label %burst.wr.header64.preheader, label %burstwrite.region3" [f_b_0/forw_back.c:302]   --->   Operation 867 'br' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 868 [1/1] (0.00ns)   --->   "%zext_ln302 = zext i4 %phi_ln302 to i64" [f_b_0/forw_back.c:302]   --->   Operation 868 'zext' 'zext_ln302' <Predicate = (!icmp_ln302)> <Delay = 0.00>
ST_158 : Operation 869 [1/1] (0.00ns)   --->   "%conv_kernel3_addr_1 = getelementptr [9 x float]* @conv_kernel3, i64 0, i64 %zext_ln302" [f_b_0/forw_back.c:302]   --->   Operation 869 'getelementptr' 'conv_kernel3_addr_1' <Predicate = (!icmp_ln302)> <Delay = 0.00>
ST_158 : Operation 870 [2/2] (0.79ns)   --->   "%conv_kernel3_load_1 = load float* %conv_kernel3_addr_1, align 4" [f_b_0/forw_back.c:302]   --->   Operation 870 'load' 'conv_kernel3_load_1' <Predicate = (!icmp_ln302)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>

State 159 <SV = 44> <Delay = 0.79>
ST_159 : Operation 871 [1/2] (0.79ns)   --->   "%conv_kernel3_load_1 = load float* %conv_kernel3_addr_1, align 4" [f_b_0/forw_back.c:302]   --->   Operation 871 'load' 'conv_kernel3_load_1' <Predicate = (!icmp_ln302)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>

State 160 <SV = 45> <Delay = 8.75>
ST_160 : Operation 872 [1/1] (0.00ns)   --->   "%burstwrite_rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind" [f_b_0/forw_back.c:302]   --->   Operation 872 'specregionbegin' 'burstwrite_rbegin2' <Predicate = (!icmp_ln302)> <Delay = 0.00>
ST_160 : Operation 873 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [f_b_0/forw_back.c:302]   --->   Operation 873 'specpipeline' <Predicate = (!icmp_ln302)> <Delay = 0.00>
ST_160 : Operation 874 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @memcpy_OC_conv3_OC_c)" [f_b_0/forw_back.c:302]   --->   Operation 874 'specloopname' <Predicate = (!icmp_ln302)> <Delay = 0.00>
ST_160 : Operation 875 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %conv1_addr_4, float %conv_kernel3_load_1, i4 -1)" [f_b_0/forw_back.c:302]   --->   Operation 875 'write' <Predicate = (!icmp_ln302)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_160 : Operation 876 [1/1] (0.00ns)   --->   "%burstwrite_rend52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin2) nounwind" [f_b_0/forw_back.c:302]   --->   Operation 876 'specregionend' 'burstwrite_rend52' <Predicate = (!icmp_ln302)> <Delay = 0.00>
ST_160 : Operation 877 [1/1] (0.00ns)   --->   "br label %burst.wr.header42" [f_b_0/forw_back.c:302]   --->   Operation 877 'br' <Predicate = (!icmp_ln302)> <Delay = 0.00>

State 161 <SV = 44> <Delay = 8.75>
ST_161 : Operation 878 [5/5] (8.75ns)   --->   "%conv1_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_4)" [f_b_0/forw_back.c:302]   --->   Operation 878 'writeresp' 'conv1_addr_4_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 162 <SV = 45> <Delay = 8.75>
ST_162 : Operation 879 [4/5] (8.75ns)   --->   "%conv1_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_4)" [f_b_0/forw_back.c:302]   --->   Operation 879 'writeresp' 'conv1_addr_4_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 163 <SV = 46> <Delay = 8.75>
ST_163 : Operation 880 [3/5] (8.75ns)   --->   "%conv1_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_4)" [f_b_0/forw_back.c:302]   --->   Operation 880 'writeresp' 'conv1_addr_4_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 164 <SV = 47> <Delay = 8.75>
ST_164 : Operation 881 [2/5] (8.75ns)   --->   "%conv1_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_4)" [f_b_0/forw_back.c:302]   --->   Operation 881 'writeresp' 'conv1_addr_4_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 165 <SV = 48> <Delay = 8.75>
ST_165 : Operation 882 [1/5] (8.75ns)   --->   "%conv1_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_4)" [f_b_0/forw_back.c:302]   --->   Operation 882 'writeresp' 'conv1_addr_4_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 883 [1/1] (8.75ns)   --->   "%conv1_addr_3_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %conv1_addr_3, i32 103680)" [f_b_0/forw_back.c:303]   --->   Operation 883 'writereq' 'conv1_addr_3_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 884 [1/1] (0.75ns)   --->   "br label %burst.wr.header64" [f_b_0/forw_back.c:303]   --->   Operation 884 'br' <Predicate = true> <Delay = 0.75>

State 166 <SV = 49> <Delay = 1.35>
ST_166 : Operation 885 [1/1] (0.00ns)   --->   "%phi_ln303 = phi i17 [ %add_ln303, %burstwrite.region4 ], [ 0, %burst.wr.header64.preheader ]" [f_b_0/forw_back.c:303]   --->   Operation 885 'phi' 'phi_ln303' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 886 [1/1] (0.88ns)   --->   "%icmp_ln303 = icmp eq i17 %phi_ln303, -27392" [f_b_0/forw_back.c:303]   --->   Operation 886 'icmp' 'icmp_ln303' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 887 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 103680, i64 103680, i64 103680) nounwind"   --->   Operation 887 'speclooptripcount' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 888 [1/1] (1.02ns)   --->   "%add_ln303 = add i17 %phi_ln303, 1" [f_b_0/forw_back.c:303]   --->   Operation 888 'add' 'add_ln303' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 889 [1/1] (0.00ns)   --->   "br i1 %icmp_ln303, label %burst.wr.header86.preheader, label %burstwrite.region4" [f_b_0/forw_back.c:303]   --->   Operation 889 'br' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 890 [1/1] (0.00ns)   --->   "%zext_ln303 = zext i17 %phi_ln303 to i64" [f_b_0/forw_back.c:303]   --->   Operation 890 'zext' 'zext_ln303' <Predicate = (!icmp_ln303)> <Delay = 0.00>
ST_166 : Operation 891 [1/1] (0.00ns)   --->   "%fc_hidden_layer1_add_3 = getelementptr [103680 x float]* @fc_hidden_layer1, i64 0, i64 %zext_ln303" [f_b_0/forw_back.c:303]   --->   Operation 891 'getelementptr' 'fc_hidden_layer1_add_3' <Predicate = (!icmp_ln303)> <Delay = 0.00>
ST_166 : Operation 892 [2/2] (1.35ns)   --->   "%fc_hidden_layer1_loa_2 = load float* %fc_hidden_layer1_add_3, align 4" [f_b_0/forw_back.c:303]   --->   Operation 892 'load' 'fc_hidden_layer1_loa_2' <Predicate = (!icmp_ln303)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>

State 167 <SV = 50> <Delay = 1.35>
ST_167 : Operation 893 [1/2] (1.35ns)   --->   "%fc_hidden_layer1_loa_2 = load float* %fc_hidden_layer1_add_3, align 4" [f_b_0/forw_back.c:303]   --->   Operation 893 'load' 'fc_hidden_layer1_loa_2' <Predicate = (!icmp_ln303)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>

State 168 <SV = 51> <Delay = 8.75>
ST_168 : Operation 894 [1/1] (0.00ns)   --->   "%burstwrite_rbegin3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind" [f_b_0/forw_back.c:303]   --->   Operation 894 'specregionbegin' 'burstwrite_rbegin3' <Predicate = (!icmp_ln303)> <Delay = 0.00>
ST_168 : Operation 895 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [f_b_0/forw_back.c:303]   --->   Operation 895 'specpipeline' <Predicate = (!icmp_ln303)> <Delay = 0.00>
ST_168 : Operation 896 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @memcpy_OC_fc1_OC_fc_s)" [f_b_0/forw_back.c:303]   --->   Operation 896 'specloopname' <Predicate = (!icmp_ln303)> <Delay = 0.00>
ST_168 : Operation 897 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %conv1_addr_3, float %fc_hidden_layer1_loa_2, i4 -1)" [f_b_0/forw_back.c:303]   --->   Operation 897 'write' <Predicate = (!icmp_ln303)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_168 : Operation 898 [1/1] (0.00ns)   --->   "%burstwrite_rend74 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin3) nounwind" [f_b_0/forw_back.c:303]   --->   Operation 898 'specregionend' 'burstwrite_rend74' <Predicate = (!icmp_ln303)> <Delay = 0.00>
ST_168 : Operation 899 [1/1] (0.00ns)   --->   "br label %burst.wr.header64" [f_b_0/forw_back.c:303]   --->   Operation 899 'br' <Predicate = (!icmp_ln303)> <Delay = 0.00>

State 169 <SV = 50> <Delay = 8.75>
ST_169 : Operation 900 [5/5] (8.75ns)   --->   "%conv1_addr_3_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_3)" [f_b_0/forw_back.c:303]   --->   Operation 900 'writeresp' 'conv1_addr_3_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 170 <SV = 51> <Delay = 8.75>
ST_170 : Operation 901 [4/5] (8.75ns)   --->   "%conv1_addr_3_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_3)" [f_b_0/forw_back.c:303]   --->   Operation 901 'writeresp' 'conv1_addr_3_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 171 <SV = 52> <Delay = 8.75>
ST_171 : Operation 902 [3/5] (8.75ns)   --->   "%conv1_addr_3_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_3)" [f_b_0/forw_back.c:303]   --->   Operation 902 'writeresp' 'conv1_addr_3_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 172 <SV = 53> <Delay = 8.75>
ST_172 : Operation 903 [2/5] (8.75ns)   --->   "%conv1_addr_3_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_3)" [f_b_0/forw_back.c:303]   --->   Operation 903 'writeresp' 'conv1_addr_3_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 173 <SV = 54> <Delay = 8.75>
ST_173 : Operation 904 [1/5] (8.75ns)   --->   "%conv1_addr_3_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_3)" [f_b_0/forw_back.c:303]   --->   Operation 904 'writeresp' 'conv1_addr_3_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 905 [1/1] (8.75ns)   --->   "%conv1_addr_2_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %conv1_addr_2, i32 8100)" [f_b_0/forw_back.c:304]   --->   Operation 905 'writereq' 'conv1_addr_2_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 906 [1/1] (0.75ns)   --->   "br label %burst.wr.header86" [f_b_0/forw_back.c:304]   --->   Operation 906 'br' <Predicate = true> <Delay = 0.75>

State 174 <SV = 55> <Delay = 1.19>
ST_174 : Operation 907 [1/1] (0.00ns)   --->   "%phi_ln304 = phi i13 [ %add_ln304, %burstwrite.region5 ], [ 0, %burst.wr.header86.preheader ]" [f_b_0/forw_back.c:304]   --->   Operation 907 'phi' 'phi_ln304' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 908 [1/1] (0.86ns)   --->   "%icmp_ln304 = icmp eq i13 %phi_ln304, -92" [f_b_0/forw_back.c:304]   --->   Operation 908 'icmp' 'icmp_ln304' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 909 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8100, i64 8100, i64 8100) nounwind"   --->   Operation 909 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 910 [1/1] (0.97ns)   --->   "%add_ln304 = add i13 %phi_ln304, 1" [f_b_0/forw_back.c:304]   --->   Operation 910 'add' 'add_ln304' <Predicate = true> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 911 [1/1] (0.00ns)   --->   "br i1 %icmp_ln304, label %burst.wr.header108.preheader, label %burstwrite.region5" [f_b_0/forw_back.c:304]   --->   Operation 911 'br' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 912 [1/1] (0.00ns)   --->   "%zext_ln304 = zext i13 %phi_ln304 to i64" [f_b_0/forw_back.c:304]   --->   Operation 912 'zext' 'zext_ln304' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_174 : Operation 913 [1/1] (0.00ns)   --->   "%fc_hidden_layer2_add_3 = getelementptr [8100 x float]* @fc_hidden_layer2, i64 0, i64 %zext_ln304" [f_b_0/forw_back.c:304]   --->   Operation 913 'getelementptr' 'fc_hidden_layer2_add_3' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_174 : Operation 914 [2/2] (0.99ns)   --->   "%fc_hidden_layer2_loa_2 = load float* %fc_hidden_layer2_add_3, align 4" [f_b_0/forw_back.c:304]   --->   Operation 914 'load' 'fc_hidden_layer2_loa_2' <Predicate = (!icmp_ln304)> <Delay = 0.99> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8100> <RAM>

State 175 <SV = 56> <Delay = 0.99>
ST_175 : Operation 915 [1/2] (0.99ns)   --->   "%fc_hidden_layer2_loa_2 = load float* %fc_hidden_layer2_add_3, align 4" [f_b_0/forw_back.c:304]   --->   Operation 915 'load' 'fc_hidden_layer2_loa_2' <Predicate = (!icmp_ln304)> <Delay = 0.99> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8100> <RAM>

State 176 <SV = 57> <Delay = 8.75>
ST_176 : Operation 916 [1/1] (0.00ns)   --->   "%burstwrite_rbegin4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind" [f_b_0/forw_back.c:304]   --->   Operation 916 'specregionbegin' 'burstwrite_rbegin4' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_176 : Operation 917 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [f_b_0/forw_back.c:304]   --->   Operation 917 'specpipeline' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_176 : Operation 918 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @memcpy_OC_fc2_OC_fc_s)" [f_b_0/forw_back.c:304]   --->   Operation 918 'specloopname' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_176 : Operation 919 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %conv1_addr_2, float %fc_hidden_layer2_loa_2, i4 -1)" [f_b_0/forw_back.c:304]   --->   Operation 919 'write' <Predicate = (!icmp_ln304)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_176 : Operation 920 [1/1] (0.00ns)   --->   "%burstwrite_rend96 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin4) nounwind" [f_b_0/forw_back.c:304]   --->   Operation 920 'specregionend' 'burstwrite_rend96' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_176 : Operation 921 [1/1] (0.00ns)   --->   "br label %burst.wr.header86" [f_b_0/forw_back.c:304]   --->   Operation 921 'br' <Predicate = (!icmp_ln304)> <Delay = 0.00>

State 177 <SV = 56> <Delay = 8.75>
ST_177 : Operation 922 [5/5] (8.75ns)   --->   "%conv1_addr_2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_2)" [f_b_0/forw_back.c:304]   --->   Operation 922 'writeresp' 'conv1_addr_2_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 178 <SV = 57> <Delay = 8.75>
ST_178 : Operation 923 [4/5] (8.75ns)   --->   "%conv1_addr_2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_2)" [f_b_0/forw_back.c:304]   --->   Operation 923 'writeresp' 'conv1_addr_2_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 179 <SV = 58> <Delay = 8.75>
ST_179 : Operation 924 [3/5] (8.75ns)   --->   "%conv1_addr_2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_2)" [f_b_0/forw_back.c:304]   --->   Operation 924 'writeresp' 'conv1_addr_2_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 180 <SV = 59> <Delay = 8.75>
ST_180 : Operation 925 [2/5] (8.75ns)   --->   "%conv1_addr_2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_2)" [f_b_0/forw_back.c:304]   --->   Operation 925 'writeresp' 'conv1_addr_2_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 181 <SV = 60> <Delay = 8.75>
ST_181 : Operation 926 [1/5] (8.75ns)   --->   "%conv1_addr_2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_2)" [f_b_0/forw_back.c:304]   --->   Operation 926 'writeresp' 'conv1_addr_2_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_181 : Operation 927 [1/1] (8.75ns)   --->   "%conv1_addr_1_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %conv1_addr_1, i32 450)" [f_b_0/forw_back.c:305]   --->   Operation 927 'writereq' 'conv1_addr_1_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_181 : Operation 928 [1/1] (0.75ns)   --->   "br label %burst.wr.header108" [f_b_0/forw_back.c:305]   --->   Operation 928 'br' <Predicate = true> <Delay = 0.75>

State 182 <SV = 61> <Delay = 1.35>
ST_182 : Operation 929 [1/1] (0.00ns)   --->   "%phi_ln305 = phi i9 [ %add_ln305, %burstwrite.region6 ], [ 0, %burst.wr.header108.preheader ]" [f_b_0/forw_back.c:305]   --->   Operation 929 'phi' 'phi_ln305' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 930 [1/1] (0.85ns)   --->   "%icmp_ln305 = icmp eq i9 %phi_ln305, -62" [f_b_0/forw_back.c:305]   --->   Operation 930 'icmp' 'icmp_ln305' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 931 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 450, i64 450, i64 450) nounwind"   --->   Operation 931 'speclooptripcount' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 932 [1/1] (0.92ns)   --->   "%add_ln305 = add i9 %phi_ln305, 1" [f_b_0/forw_back.c:305]   --->   Operation 932 'add' 'add_ln305' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 933 [1/1] (0.00ns)   --->   "br i1 %icmp_ln305, label %memcpy.tail119, label %burstwrite.region6" [f_b_0/forw_back.c:305]   --->   Operation 933 'br' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 934 [1/1] (0.00ns)   --->   "%zext_ln305 = zext i9 %phi_ln305 to i64" [f_b_0/forw_back.c:305]   --->   Operation 934 'zext' 'zext_ln305' <Predicate = (!icmp_ln305)> <Delay = 0.00>
ST_182 : Operation 935 [1/1] (0.00ns)   --->   "%fc_hidden_layer3_add_3 = getelementptr [450 x float]* @fc_hidden_layer3, i64 0, i64 %zext_ln305" [f_b_0/forw_back.c:305]   --->   Operation 935 'getelementptr' 'fc_hidden_layer3_add_3' <Predicate = (!icmp_ln305)> <Delay = 0.00>
ST_182 : Operation 936 [2/2] (1.35ns)   --->   "%fc_hidden_layer3_loa_2 = load float* %fc_hidden_layer3_add_3, align 4" [f_b_0/forw_back.c:305]   --->   Operation 936 'load' 'fc_hidden_layer3_loa_2' <Predicate = (!icmp_ln305)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>

State 183 <SV = 62> <Delay = 1.35>
ST_183 : Operation 937 [1/2] (1.35ns)   --->   "%fc_hidden_layer3_loa_2 = load float* %fc_hidden_layer3_add_3, align 4" [f_b_0/forw_back.c:305]   --->   Operation 937 'load' 'fc_hidden_layer3_loa_2' <Predicate = (!icmp_ln305)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 450> <RAM>

State 184 <SV = 63> <Delay = 8.75>
ST_184 : Operation 938 [1/1] (0.00ns)   --->   "%burstwrite_rbegin5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind" [f_b_0/forw_back.c:305]   --->   Operation 938 'specregionbegin' 'burstwrite_rbegin5' <Predicate = (!icmp_ln305)> <Delay = 0.00>
ST_184 : Operation 939 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [f_b_0/forw_back.c:305]   --->   Operation 939 'specpipeline' <Predicate = (!icmp_ln305)> <Delay = 0.00>
ST_184 : Operation 940 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @memcpy_OC_fc3_OC_fc_s)" [f_b_0/forw_back.c:305]   --->   Operation 940 'specloopname' <Predicate = (!icmp_ln305)> <Delay = 0.00>
ST_184 : Operation 941 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %conv1_addr_1, float %fc_hidden_layer3_loa_2, i4 -1)" [f_b_0/forw_back.c:305]   --->   Operation 941 'write' <Predicate = (!icmp_ln305)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 942 [1/1] (0.00ns)   --->   "%burstwrite_rend118 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin5) nounwind" [f_b_0/forw_back.c:305]   --->   Operation 942 'specregionend' 'burstwrite_rend118' <Predicate = (!icmp_ln305)> <Delay = 0.00>
ST_184 : Operation 943 [1/1] (0.00ns)   --->   "br label %burst.wr.header108" [f_b_0/forw_back.c:305]   --->   Operation 943 'br' <Predicate = (!icmp_ln305)> <Delay = 0.00>

State 185 <SV = 62> <Delay = 8.75>
ST_185 : Operation 944 [5/5] (8.75ns)   --->   "%conv1_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_1)" [f_b_0/forw_back.c:305]   --->   Operation 944 'writeresp' 'conv1_addr_1_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 186 <SV = 63> <Delay = 8.75>
ST_186 : Operation 945 [4/5] (8.75ns)   --->   "%conv1_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_1)" [f_b_0/forw_back.c:305]   --->   Operation 945 'writeresp' 'conv1_addr_1_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 187 <SV = 64> <Delay = 8.75>
ST_187 : Operation 946 [3/5] (8.75ns)   --->   "%conv1_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_1)" [f_b_0/forw_back.c:305]   --->   Operation 946 'writeresp' 'conv1_addr_1_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 188 <SV = 65> <Delay = 8.75>
ST_188 : Operation 947 [2/5] (8.75ns)   --->   "%conv1_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_1)" [f_b_0/forw_back.c:305]   --->   Operation 947 'writeresp' 'conv1_addr_1_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 189 <SV = 66> <Delay = 8.75>
ST_189 : Operation 948 [1/5] (8.75ns)   --->   "%conv1_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_1)" [f_b_0/forw_back.c:305]   --->   Operation 948 'writeresp' 'conv1_addr_1_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_189 : Operation 949 [1/1] (0.00ns)   --->   "ret void" [f_b_0/forw_back.c:306]   --->   Operation 949 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.79ns
The critical path consists of the following:
	wire read on port 'label_r' (f_b_0/forw_back.c:229) [33]  (0 ns)
	'getelementptr' operation ('result_addr', f_b_0/forw_back.c:231) [74]  (0 ns)
	'load' operation ('result_load', f_b_0/forw_back.c:231) on array 'result' [75]  (0.79 ns)

 <State 2>: 8.51ns
The critical path consists of the following:
	'load' operation ('result_load', f_b_0/forw_back.c:231) on array 'result' [75]  (0.79 ns)
	'fadd' operation ('tmp', f_b_0/forw_back.c:231) [76]  (7.72 ns)

 <State 3>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp', f_b_0/forw_back.c:231) [76]  (7.72 ns)

 <State 4>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp', f_b_0/forw_back.c:231) [76]  (7.72 ns)

 <State 5>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp', f_b_0/forw_back.c:231) [76]  (7.72 ns)

 <State 6>: 1.77ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln231', f_b_0/forw_back.c:231) [87]  (1.11 ns)
	blocking operation 0.662 ns on control path)

 <State 7>: 1.58ns
The critical path consists of the following:
	'load' operation ('result_load_1', f_b_0/forw_back.c:232) on array 'result' [92]  (0.79 ns)
	'store' operation ('store_ln232', f_b_0/forw_back.c:232) of variable 'result_load_1', f_b_0/forw_back.c:232 on array 'out_grad' [94]  (0.79 ns)

 <State 8>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', f_b_0/forw_back.c:148->f_b_0/forw_back.c:236) [105]  (0 ns)
	'getelementptr' operation ('second_relu_0_addr', f_b_0/forw_back.c:150->f_b_0/forw_back.c:236) [112]  (0 ns)
	'load' operation ('second_relu_0_load', f_b_0/forw_back.c:150->f_b_0/forw_back.c:236) on array 'second_relu_0' [115]  (1.35 ns)

 <State 9>: 1.35ns
The critical path consists of the following:
	'load' operation ('second_relu_0_load', f_b_0/forw_back.c:150->f_b_0/forw_back.c:236) on array 'second_relu_0' [115]  (1.35 ns)

 <State 10>: 1.82ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', f_b_0/forw_back.c:149->f_b_0/forw_back.c:236) [118]  (0 ns)
	'add' operation ('add_ln150', f_b_0/forw_back.c:150->f_b_0/forw_back.c:236) [129]  (0.897 ns)
	'add' operation ('add_ln150_1', f_b_0/forw_back.c:150->f_b_0/forw_back.c:236) [131]  (0.921 ns)

 <State 11>: 0.79ns
The critical path consists of the following:
	'load' operation ('out_grad_load', f_b_0/forw_back.c:150->f_b_0/forw_back.c:236) on array 'out_grad' [127]  (0.79 ns)

 <State 12>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_i', f_b_0/forw_back.c:150->f_b_0/forw_back.c:236) [128]  (8.29 ns)

 <State 13>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_i', f_b_0/forw_back.c:150->f_b_0/forw_back.c:236) [128]  (8.29 ns)

 <State 14>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_i', f_b_0/forw_back.c:150->f_b_0/forw_back.c:236) [128]  (8.29 ns)

 <State 15>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('rgrad_assign_addr', f_b_0/forw_back.c:150->f_b_0/forw_back.c:236) [133]  (0 ns)
	'store' operation ('store_ln150', f_b_0/forw_back.c:150->f_b_0/forw_back.c:236) of variable 'tmp_i', f_b_0/forw_back.c:150->f_b_0/forw_back.c:236 on array 'rgrad' [134]  (1.35 ns)

 <State 16>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', f_b_0/forw_back.c:169->f_b_0/forw_back.c:239) [142]  (0 ns)
	'getelementptr' operation ('second_rgrad_addr', f_b_0/forw_back.c:170->f_b_0/forw_back.c:239) [149]  (0 ns)
	'store' operation ('store_ln170', f_b_0/forw_back.c:170->f_b_0/forw_back.c:239) of constant 0 on array 'second_rgrad', f_b_0/forw_back.c:238 [150]  (1.35 ns)

 <State 17>: 3.17ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', f_b_0/forw_back.c:171->f_b_0/forw_back.c:239) [156]  (0 ns)
	'add' operation ('add_ln172', f_b_0/forw_back.c:172->f_b_0/forw_back.c:239) [163]  (0.897 ns)
	'add' operation ('add_ln172_1', f_b_0/forw_back.c:172->f_b_0/forw_back.c:239) [165]  (0.921 ns)
	'getelementptr' operation ('fc_hidden_layer3_add', f_b_0/forw_back.c:172->f_b_0/forw_back.c:239) [167]  (0 ns)
	'load' operation ('fc_hidden_layer3_loa', f_b_0/forw_back.c:172->f_b_0/forw_back.c:239) on array 'fc_hidden_layer3' [168]  (1.35 ns)

 <State 18>: 1.35ns
The critical path consists of the following:
	'load' operation ('fc_hidden_layer3_loa', f_b_0/forw_back.c:172->f_b_0/forw_back.c:239) on array 'fc_hidden_layer3' [168]  (1.35 ns)

 <State 19>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_i6', f_b_0/forw_back.c:172->f_b_0/forw_back.c:239) [172]  (8.29 ns)

 <State 20>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_i6', f_b_0/forw_back.c:172->f_b_0/forw_back.c:239) [172]  (8.29 ns)

 <State 21>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_i6', f_b_0/forw_back.c:172->f_b_0/forw_back.c:239) [172]  (8.29 ns)

 <State 22>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp_i_37', f_b_0/forw_back.c:172->f_b_0/forw_back.c:239) [173]  (7.72 ns)

 <State 23>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp_i_37', f_b_0/forw_back.c:172->f_b_0/forw_back.c:239) [173]  (7.72 ns)

 <State 24>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp_i_37', f_b_0/forw_back.c:172->f_b_0/forw_back.c:239) [173]  (7.72 ns)

 <State 25>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp_i_37', f_b_0/forw_back.c:172->f_b_0/forw_back.c:239) [173]  (7.72 ns)

 <State 26>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln172', f_b_0/forw_back.c:172->f_b_0/forw_back.c:239) of variable 'tmp_i_37', f_b_0/forw_back.c:172->f_b_0/forw_back.c:239 on array 'second_rgrad', f_b_0/forw_back.c:238 [174]  (1.35 ns)

 <State 27>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', f_b_0/forw_back.c:194->f_b_0/forw_back.c:241) [182]  (0 ns)
	'getelementptr' operation ('second_fc_0_addr', f_b_0/forw_back.c:195->f_b_0/forw_back.c:241) [189]  (0 ns)
	'load' operation ('second_fc_0_load', f_b_0/forw_back.c:195->f_b_0/forw_back.c:241) on array 'second_fc_0' [190]  (1.35 ns)

 <State 28>: 4.7ns
The critical path consists of the following:
	'load' operation ('second_fc_0_load', f_b_0/forw_back.c:195->f_b_0/forw_back.c:241) on array 'second_fc_0' [190]  (1.35 ns)
	'fcmp' operation ('tmp_13', f_b_0/forw_back.c:195->f_b_0/forw_back.c:241) [197]  (3.35 ns)

 <State 29>: 4.14ns
The critical path consists of the following:
	'load' operation ('second_rgrad_load', f_b_0/forw_back.c:195->f_b_0/forw_back.c:241) on array 'second_rgrad', f_b_0/forw_back.c:238 [200]  (1.35 ns)
	'fpext' operation ('tmp_i5', f_b_0/forw_back.c:196->f_b_0/forw_back.c:241) [203]  (2.79 ns)

 <State 30>: 2.79ns
The critical path consists of the following:
	'fpext' operation ('tmp_i5', f_b_0/forw_back.c:196->f_b_0/forw_back.c:241) [203]  (2.79 ns)

 <State 31>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_14_i', f_b_0/forw_back.c:196->f_b_0/forw_back.c:241) [204]  (8.33 ns)

 <State 32>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_14_i', f_b_0/forw_back.c:196->f_b_0/forw_back.c:241) [204]  (8.33 ns)

 <State 33>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_14_i', f_b_0/forw_back.c:196->f_b_0/forw_back.c:241) [204]  (8.33 ns)

 <State 34>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_14_i', f_b_0/forw_back.c:196->f_b_0/forw_back.c:241) [204]  (8.33 ns)

 <State 35>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_14_i', f_b_0/forw_back.c:196->f_b_0/forw_back.c:241) [204]  (8.33 ns)

 <State 36>: 3.32ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_15_i', f_b_0/forw_back.c:196->f_b_0/forw_back.c:241) [205]  (3.32 ns)

 <State 37>: 4.67ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_15_i', f_b_0/forw_back.c:196->f_b_0/forw_back.c:241) [205]  (3.32 ns)
	'store' operation ('store_ln196', f_b_0/forw_back.c:196->f_b_0/forw_back.c:241) of variable 'tmp_15_i', f_b_0/forw_back.c:196->f_b_0/forw_back.c:241 on array 'second_grad', f_b_0/forw_back.c:240 [207]  (1.35 ns)

 <State 38>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', f_b_0/forw_back.c:155->f_b_0/forw_back.c:243) [219]  (0 ns)
	'getelementptr' operation ('first_relu_0_addr', f_b_0/forw_back.c:157->f_b_0/forw_back.c:243) [228]  (0 ns)
	'load' operation ('first_relu_0_load', f_b_0/forw_back.c:157->f_b_0/forw_back.c:243) on array 'first_relu_0' [229]  (1.35 ns)

 <State 39>: 1.35ns
The critical path consists of the following:
	'load' operation ('first_relu_0_load', f_b_0/forw_back.c:157->f_b_0/forw_back.c:243) on array 'first_relu_0' [229]  (1.35 ns)

 <State 40>: 1.35ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', f_b_0/forw_back.c:156->f_b_0/forw_back.c:243) [232]  (0 ns)
	'getelementptr' operation ('second_grad_addr_2', f_b_0/forw_back.c:157->f_b_0/forw_back.c:243) [240]  (0 ns)
	'load' operation ('second_grad_load', f_b_0/forw_back.c:157->f_b_0/forw_back.c:243) on array 'second_grad', f_b_0/forw_back.c:240 [241]  (1.35 ns)

 <State 41>: 1.35ns
The critical path consists of the following:
	'load' operation ('second_grad_load', f_b_0/forw_back.c:157->f_b_0/forw_back.c:243) on array 'second_grad', f_b_0/forw_back.c:240 [241]  (1.35 ns)

 <State 42>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_i7', f_b_0/forw_back.c:157->f_b_0/forw_back.c:243) [242]  (8.29 ns)

 <State 43>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_i7', f_b_0/forw_back.c:157->f_b_0/forw_back.c:243) [242]  (8.29 ns)

 <State 44>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_i7', f_b_0/forw_back.c:157->f_b_0/forw_back.c:243) [242]  (8.29 ns)

 <State 45>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('rgrad_assign_1_addr', f_b_0/forw_back.c:157->f_b_0/forw_back.c:243) [245]  (0 ns)
	'store' operation ('store_ln157', f_b_0/forw_back.c:157->f_b_0/forw_back.c:243) of variable 'tmp_i7', f_b_0/forw_back.c:157->f_b_0/forw_back.c:243 on array 'rgrad' [246]  (1.35 ns)

 <State 46>: 1.19ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln177', f_b_0/forw_back.c:177->f_b_0/forw_back.c:247) [257]  (0.856 ns)
	blocking operation 0.331 ns on control path)

 <State 47>: 1.97ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', f_b_0/forw_back.c:179->f_b_0/forw_back.c:247) [267]  (0 ns)
	'add' operation ('add_ln180', f_b_0/forw_back.c:180->f_b_0/forw_back.c:247) [275]  (0.975 ns)
	'getelementptr' operation ('fc_hidden_layer2_add', f_b_0/forw_back.c:180->f_b_0/forw_back.c:247) [277]  (0 ns)
	'load' operation ('fc_hidden_layer2_loa', f_b_0/forw_back.c:180->f_b_0/forw_back.c:247) on array 'fc_hidden_layer2' [278]  (0.99 ns)

 <State 48>: 1.35ns
The critical path consists of the following:
	'load' operation ('second_grad_load_1', f_b_0/forw_back.c:180->f_b_0/forw_back.c:247) on array 'second_grad', f_b_0/forw_back.c:240 [281]  (1.35 ns)

 <State 49>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_i9', f_b_0/forw_back.c:180->f_b_0/forw_back.c:247) [282]  (8.29 ns)

 <State 50>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_i9', f_b_0/forw_back.c:180->f_b_0/forw_back.c:247) [282]  (8.29 ns)

 <State 51>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_i9', f_b_0/forw_back.c:180->f_b_0/forw_back.c:247) [282]  (8.29 ns)

 <State 52>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp_i6_43', f_b_0/forw_back.c:180->f_b_0/forw_back.c:247) [283]  (7.72 ns)

 <State 53>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp_i6_43', f_b_0/forw_back.c:180->f_b_0/forw_back.c:247) [283]  (7.72 ns)

 <State 54>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp_i6_43', f_b_0/forw_back.c:180->f_b_0/forw_back.c:247) [283]  (7.72 ns)

 <State 55>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp_i6_43', f_b_0/forw_back.c:180->f_b_0/forw_back.c:247) [283]  (7.72 ns)

 <State 56>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', f_b_0/forw_back.c:200->f_b_0/forw_back.c:249) [291]  (0 ns)
	'getelementptr' operation ('first_fc_0_addr', f_b_0/forw_back.c:201->f_b_0/forw_back.c:249) [298]  (0 ns)
	'load' operation ('first_fc_0_load', f_b_0/forw_back.c:201->f_b_0/forw_back.c:249) on array 'first_fc_0' [299]  (1.35 ns)

 <State 57>: 4.7ns
The critical path consists of the following:
	'load' operation ('first_fc_0_load', f_b_0/forw_back.c:201->f_b_0/forw_back.c:249) on array 'first_fc_0' [299]  (1.35 ns)
	'fcmp' operation ('tmp_15', f_b_0/forw_back.c:201->f_b_0/forw_back.c:249) [306]  (3.35 ns)

 <State 58>: 4.14ns
The critical path consists of the following:
	'load' operation ('first_rgrad_load', f_b_0/forw_back.c:201->f_b_0/forw_back.c:249) on array 'first_rgrad', f_b_0/forw_back.c:246 [309]  (1.35 ns)
	'fpext' operation ('tmp_i7_45', f_b_0/forw_back.c:202->f_b_0/forw_back.c:249) [312]  (2.79 ns)

 <State 59>: 2.79ns
The critical path consists of the following:
	'fpext' operation ('tmp_i7_45', f_b_0/forw_back.c:202->f_b_0/forw_back.c:249) [312]  (2.79 ns)

 <State 60>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_12_i', f_b_0/forw_back.c:202->f_b_0/forw_back.c:249) [313]  (8.33 ns)

 <State 61>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_12_i', f_b_0/forw_back.c:202->f_b_0/forw_back.c:249) [313]  (8.33 ns)

 <State 62>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_12_i', f_b_0/forw_back.c:202->f_b_0/forw_back.c:249) [313]  (8.33 ns)

 <State 63>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_12_i', f_b_0/forw_back.c:202->f_b_0/forw_back.c:249) [313]  (8.33 ns)

 <State 64>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_12_i', f_b_0/forw_back.c:202->f_b_0/forw_back.c:249) [313]  (8.33 ns)

 <State 65>: 3.32ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_13_i', f_b_0/forw_back.c:202->f_b_0/forw_back.c:249) [314]  (3.32 ns)

 <State 66>: 4.67ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_13_i', f_b_0/forw_back.c:202->f_b_0/forw_back.c:249) [314]  (3.32 ns)
	'store' operation ('store_ln202', f_b_0/forw_back.c:202->f_b_0/forw_back.c:249) of variable 'tmp_13_i', f_b_0/forw_back.c:202->f_b_0/forw_back.c:249 on array 'first_grad', f_b_0/forw_back.c:248 [316]  (1.35 ns)

 <State 67>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', f_b_0/forw_back.c:162->f_b_0/forw_back.c:251) [328]  (0 ns)
	'getelementptr' operation ('flatten_conv_0_addr', f_b_0/forw_back.c:164->f_b_0/forw_back.c:251) [337]  (0 ns)
	'load' operation ('flatten_conv_0_load', f_b_0/forw_back.c:164->f_b_0/forw_back.c:251) on array 'flatten_conv_0' [338]  (1.35 ns)

 <State 68>: 1.35ns
The critical path consists of the following:
	'load' operation ('flatten_conv_0_load', f_b_0/forw_back.c:164->f_b_0/forw_back.c:251) on array 'flatten_conv_0' [338]  (1.35 ns)

 <State 69>: 1.35ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', f_b_0/forw_back.c:163->f_b_0/forw_back.c:251) [341]  (0 ns)
	'getelementptr' operation ('first_grad_addr_2', f_b_0/forw_back.c:164->f_b_0/forw_back.c:251) [349]  (0 ns)
	'load' operation ('first_grad_load', f_b_0/forw_back.c:164->f_b_0/forw_back.c:251) on array 'first_grad', f_b_0/forw_back.c:248 [350]  (1.35 ns)

 <State 70>: 1.35ns
The critical path consists of the following:
	'load' operation ('first_grad_load', f_b_0/forw_back.c:164->f_b_0/forw_back.c:251) on array 'first_grad', f_b_0/forw_back.c:248 [350]  (1.35 ns)

 <State 71>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_i1', f_b_0/forw_back.c:164->f_b_0/forw_back.c:251) [351]  (8.29 ns)

 <State 72>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_i1', f_b_0/forw_back.c:164->f_b_0/forw_back.c:251) [351]  (8.29 ns)

 <State 73>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_i1', f_b_0/forw_back.c:164->f_b_0/forw_back.c:251) [351]  (8.29 ns)

 <State 74>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('first_wgrad_addr', f_b_0/forw_back.c:164->f_b_0/forw_back.c:251) [354]  (0 ns)
	'store' operation ('store_ln164', f_b_0/forw_back.c:164->f_b_0/forw_back.c:251) of variable 'tmp_i1', f_b_0/forw_back.c:164->f_b_0/forw_back.c:251 on array 'first_wgrad', f_b_0/forw_back.c:250 [355]  (1.35 ns)

 <State 75>: 1.19ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln185', f_b_0/forw_back.c:185->f_b_0/forw_back.c:253) [366]  (0.859 ns)
	blocking operation 0.331 ns on control path)

 <State 76>: 2.38ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', f_b_0/forw_back.c:187->f_b_0/forw_back.c:253) [376]  (0 ns)
	'add' operation ('add_ln188', f_b_0/forw_back.c:188->f_b_0/forw_back.c:253) [384]  (1.03 ns)
	'getelementptr' operation ('fc_hidden_layer1_add', f_b_0/forw_back.c:188->f_b_0/forw_back.c:253) [386]  (0 ns)
	'load' operation ('fc_hidden_layer1_loa', f_b_0/forw_back.c:188->f_b_0/forw_back.c:253) on array 'fc_hidden_layer1' [387]  (1.35 ns)

 <State 77>: 1.35ns
The critical path consists of the following:
	'load' operation ('fc_hidden_layer1_loa', f_b_0/forw_back.c:188->f_b_0/forw_back.c:253) on array 'fc_hidden_layer1' [387]  (1.35 ns)

 <State 78>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_i2', f_b_0/forw_back.c:188->f_b_0/forw_back.c:253) [391]  (8.29 ns)

 <State 79>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_i2', f_b_0/forw_back.c:188->f_b_0/forw_back.c:253) [391]  (8.29 ns)

 <State 80>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_i2', f_b_0/forw_back.c:188->f_b_0/forw_back.c:253) [391]  (8.29 ns)

 <State 81>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp_i8', f_b_0/forw_back.c:188->f_b_0/forw_back.c:253) [392]  (7.72 ns)

 <State 82>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp_i8', f_b_0/forw_back.c:188->f_b_0/forw_back.c:253) [392]  (7.72 ns)

 <State 83>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp_i8', f_b_0/forw_back.c:188->f_b_0/forw_back.c:253) [392]  (7.72 ns)

 <State 84>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp_i8', f_b_0/forw_back.c:188->f_b_0/forw_back.c:253) [392]  (7.72 ns)

 <State 85>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', f_b_0/forw_back.c:207->f_b_0/forw_back.c:261) [402]  (0.755 ns)

 <State 86>: 1.21ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln207', f_b_0/forw_back.c:207->f_b_0/forw_back.c:261) [403]  (0.877 ns)
	blocking operation 0.331 ns on control path)

 <State 87>: 2.3ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', f_b_0/forw_back.c:208->f_b_0/forw_back.c:261) [415]  (0 ns)
	'add' operation ('add_ln209', f_b_0/forw_back.c:209->f_b_0/forw_back.c:261) [422]  (0.948 ns)
	'getelementptr' operation ('third_conv_grad_padd_1', f_b_0/forw_back.c:209->f_b_0/forw_back.c:261) [425]  (0 ns)
	'store' operation ('store_ln209', f_b_0/forw_back.c:209->f_b_0/forw_back.c:261) of constant 0 on array 'third_conv_grad_padding1', f_b_0/forw_back.c:260 [426]  (1.35 ns)

 <State 88>: 0ns
The critical path consists of the following:

 <State 89>: 0ns
The critical path consists of the following:

 <State 90>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', f_b_0/forw_back.c:212->f_b_0/forw_back.c:269) [437]  (0.755 ns)

 <State 91>: 8.75ns
The critical path consists of the following:
	bus request on port 'conv1' (f_b_0/forw_back.c:275) [464]  (8.75 ns)

 <State 92>: 2.29ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', f_b_0/forw_back.c:213->f_b_0/forw_back.c:269) [447]  (0 ns)
	'add' operation ('add_ln214', f_b_0/forw_back.c:214->f_b_0/forw_back.c:269) [454]  (0.934 ns)
	'getelementptr' operation ('second_conv_grad_pad_1', f_b_0/forw_back.c:214->f_b_0/forw_back.c:269) [456]  (0 ns)
	'store' operation ('store_ln214', f_b_0/forw_back.c:214->f_b_0/forw_back.c:269) of constant 0 on array 'second_conv_grad_padding1', f_b_0/forw_back.c:268 [457]  (1.35 ns)

 <State 93>: 8.75ns
The critical path consists of the following:
	bus request on port 'conv1' (f_b_0/forw_back.c:275) [464]  (8.75 ns)

 <State 94>: 8.75ns
The critical path consists of the following:
	bus request on port 'conv1' (f_b_0/forw_back.c:275) [464]  (8.75 ns)

 <State 95>: 8.75ns
The critical path consists of the following:
	bus request on port 'conv1' (f_b_0/forw_back.c:275) [464]  (8.75 ns)

 <State 96>: 8.75ns
The critical path consists of the following:
	bus request on port 'conv1' (f_b_0/forw_back.c:275) [464]  (8.75 ns)

 <State 97>: 8.75ns
The critical path consists of the following:
	bus request on port 'conv1' (f_b_0/forw_back.c:275) [464]  (8.75 ns)

 <State 98>: 8.75ns
The critical path consists of the following:
	bus request on port 'conv1' (f_b_0/forw_back.c:275) [464]  (8.75 ns)

 <State 99>: 8.75ns
The critical path consists of the following:
	bus read on port 'conv1' (f_b_0/forw_back.c:275) [465]  (8.75 ns)

 <State 100>: 0.868ns
The critical path consists of the following:
	'phi' operation ('m') with incoming values : ('m', f_b_0/forw_back.c:278) [468]  (0 ns)
	'sub' operation ('sub_ln280', f_b_0/forw_back.c:280) [477]  (0.868 ns)

 <State 101>: 1.67ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', f_b_0/forw_back.c:279) [480]  (0 ns)
	'add' operation ('add_ln280', f_b_0/forw_back.c:280) [487]  (0.878 ns)
	'getelementptr' operation ('first_kernel_grad_ad', f_b_0/forw_back.c:280) [490]  (0 ns)
	'load' operation ('first_kernel_grad_lo', f_b_0/forw_back.c:280) on array 'first_kernel_grad' [491]  (0.79 ns)

 <State 102>: 0.79ns
The critical path consists of the following:
	'load' operation ('first_kernel_grad_lo', f_b_0/forw_back.c:280) on array 'first_kernel_grad' [491]  (0.79 ns)

 <State 103>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', f_b_0/forw_back.c:280) [492]  (8.29 ns)

 <State 104>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', f_b_0/forw_back.c:280) [492]  (8.29 ns)

 <State 105>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', f_b_0/forw_back.c:280) [492]  (8.29 ns)

 <State 106>: 8.51ns
The critical path consists of the following:
	'load' operation ('conv_kernel1_load', f_b_0/forw_back.c:280) on array 'conv_kernel1' [497]  (0.79 ns)
	'fsub' operation ('tmp_1', f_b_0/forw_back.c:280) [498]  (7.72 ns)

 <State 107>: 7.72ns
The critical path consists of the following:
	'fsub' operation ('tmp_1', f_b_0/forw_back.c:280) [498]  (7.72 ns)

 <State 108>: 7.72ns
The critical path consists of the following:
	'fsub' operation ('tmp_1', f_b_0/forw_back.c:280) [498]  (7.72 ns)

 <State 109>: 8.51ns
The critical path consists of the following:
	'fsub' operation ('tmp_1', f_b_0/forw_back.c:280) [498]  (7.72 ns)
	'store' operation ('store_ln280', f_b_0/forw_back.c:280) of variable 'tmp_1', f_b_0/forw_back.c:280 on array 'conv_kernel1' [499]  (0.79 ns)

 <State 110>: 1.19ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln285', f_b_0/forw_back.c:285) [521]  (0.859 ns)
	blocking operation 0.331 ns on control path)

 <State 111>: 3.42ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', f_b_0/forw_back.c:286) [530]  (0 ns)
	'add' operation ('add_ln287_1', f_b_0/forw_back.c:287) [537]  (1.02 ns)
	'add' operation ('add_ln287', f_b_0/forw_back.c:287) [539]  (1.05 ns)
	'getelementptr' operation ('first_wgrad_addr_1', f_b_0/forw_back.c:287) [541]  (0 ns)
	'load' operation ('first_wgrad_load', f_b_0/forw_back.c:287) on array 'first_wgrad', f_b_0/forw_back.c:250 [542]  (1.35 ns)

 <State 112>: 1.35ns
The critical path consists of the following:
	'load' operation ('first_wgrad_load', f_b_0/forw_back.c:287) on array 'first_wgrad', f_b_0/forw_back.c:250 [542]  (1.35 ns)

 <State 113>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_6', f_b_0/forw_back.c:287) [543]  (8.29 ns)

 <State 114>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_6', f_b_0/forw_back.c:287) [543]  (8.29 ns)

 <State 115>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_6', f_b_0/forw_back.c:287) [543]  (8.29 ns)

 <State 116>: 7.72ns
The critical path consists of the following:
	'fsub' operation ('tmp_7', f_b_0/forw_back.c:287) [549]  (7.72 ns)

 <State 117>: 7.72ns
The critical path consists of the following:
	'fsub' operation ('tmp_7', f_b_0/forw_back.c:287) [549]  (7.72 ns)

 <State 118>: 7.72ns
The critical path consists of the following:
	'fsub' operation ('tmp_7', f_b_0/forw_back.c:287) [549]  (7.72 ns)

 <State 119>: 7.72ns
The critical path consists of the following:
	'fsub' operation ('tmp_7', f_b_0/forw_back.c:287) [549]  (7.72 ns)

 <State 120>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln287', f_b_0/forw_back.c:287) of variable 'tmp_7', f_b_0/forw_back.c:287 on array 'fc_hidden_layer1' [550]  (1.35 ns)

 <State 121>: 1.19ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln290', f_b_0/forw_back.c:290) [562]  (0.856 ns)
	blocking operation 0.331 ns on control path)

 <State 122>: 2.35ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', f_b_0/forw_back.c:291) [569]  (0 ns)
	'add' operation ('add_ln292', f_b_0/forw_back.c:292) [576]  (1 ns)
	'getelementptr' operation ('rgrad_assign_1_addr_1', f_b_0/forw_back.c:292) [578]  (0 ns)
	'load' operation ('rgrad_assign_1_load', f_b_0/forw_back.c:292) on array 'rgrad' [579]  (1.35 ns)

 <State 123>: 1.35ns
The critical path consists of the following:
	'load' operation ('rgrad_assign_1_load', f_b_0/forw_back.c:292) on array 'rgrad' [579]  (1.35 ns)

 <State 124>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_8', f_b_0/forw_back.c:292) [580]  (8.29 ns)

 <State 125>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_8', f_b_0/forw_back.c:292) [580]  (8.29 ns)

 <State 126>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_8', f_b_0/forw_back.c:292) [580]  (8.29 ns)

 <State 127>: 8.71ns
The critical path consists of the following:
	'load' operation ('fc_hidden_layer2_loa_1', f_b_0/forw_back.c:292) on array 'fc_hidden_layer2' [585]  (0.99 ns)
	'fsub' operation ('tmp_9', f_b_0/forw_back.c:292) [586]  (7.72 ns)

 <State 128>: 7.72ns
The critical path consists of the following:
	'fsub' operation ('tmp_9', f_b_0/forw_back.c:292) [586]  (7.72 ns)

 <State 129>: 7.72ns
The critical path consists of the following:
	'fsub' operation ('tmp_9', f_b_0/forw_back.c:292) [586]  (7.72 ns)

 <State 130>: 8.71ns
The critical path consists of the following:
	'fsub' operation ('tmp_9', f_b_0/forw_back.c:292) [586]  (7.72 ns)
	'store' operation ('store_ln292', f_b_0/forw_back.c:292) of variable 'tmp_9', f_b_0/forw_back.c:292 on array 'fc_hidden_layer2' [587]  (0.99 ns)

 <State 131>: 8.75ns
The critical path consists of the following:
	bus request on port 'conv1' (f_b_0/forw_back.c:300) [632]  (8.75 ns)

 <State 132>: 2.3ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', f_b_0/forw_back.c:296) [609]  (0 ns)
	'add' operation ('add_ln297', f_b_0/forw_back.c:297) [616]  (0.948 ns)
	'getelementptr' operation ('rgrad_assign_addr_1', f_b_0/forw_back.c:297) [618]  (0 ns)
	'load' operation ('rgrad_assign_load', f_b_0/forw_back.c:297) on array 'rgrad' [619]  (1.35 ns)

 <State 133>: 1.35ns
The critical path consists of the following:
	'load' operation ('rgrad_assign_load', f_b_0/forw_back.c:297) on array 'rgrad' [619]  (1.35 ns)

 <State 134>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_10', f_b_0/forw_back.c:297) [620]  (8.29 ns)

 <State 135>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_10', f_b_0/forw_back.c:297) [620]  (8.29 ns)

 <State 136>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_10', f_b_0/forw_back.c:297) [620]  (8.29 ns)

 <State 137>: 7.72ns
The critical path consists of the following:
	'fsub' operation ('tmp_11', f_b_0/forw_back.c:297) [626]  (7.72 ns)

 <State 138>: 7.72ns
The critical path consists of the following:
	'fsub' operation ('tmp_11', f_b_0/forw_back.c:297) [626]  (7.72 ns)

 <State 139>: 7.72ns
The critical path consists of the following:
	'fsub' operation ('tmp_11', f_b_0/forw_back.c:297) [626]  (7.72 ns)

 <State 140>: 7.72ns
The critical path consists of the following:
	'fsub' operation ('tmp_11', f_b_0/forw_back.c:297) [626]  (7.72 ns)

 <State 141>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln297', f_b_0/forw_back.c:297) of variable 'tmp_11', f_b_0/forw_back.c:297 on array 'fc_hidden_layer3' [627]  (1.35 ns)

 <State 142>: 1.22ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln300', f_b_0/forw_back.c:300) [636]  (0.884 ns)
	blocking operation 0.331 ns on control path)

 <State 143>: 0.79ns
The critical path consists of the following:
	'load' operation ('conv_kernel1_load_1', f_b_0/forw_back.c:300) on array 'conv_kernel1' [646]  (0.79 ns)

 <State 144>: 8.75ns
The critical path consists of the following:
	bus write on port 'conv1' (f_b_0/forw_back.c:300) [647]  (8.75 ns)

 <State 145>: 8.75ns
The critical path consists of the following:
	bus access on port 'conv1' (f_b_0/forw_back.c:300) [651]  (8.75 ns)

 <State 146>: 8.75ns
The critical path consists of the following:
	bus access on port 'conv1' (f_b_0/forw_back.c:300) [651]  (8.75 ns)

 <State 147>: 8.75ns
The critical path consists of the following:
	bus access on port 'conv1' (f_b_0/forw_back.c:300) [651]  (8.75 ns)

 <State 148>: 8.75ns
The critical path consists of the following:
	bus access on port 'conv1' (f_b_0/forw_back.c:300) [651]  (8.75 ns)

 <State 149>: 8.75ns
The critical path consists of the following:
	bus access on port 'conv1' (f_b_0/forw_back.c:300) [651]  (8.75 ns)

 <State 150>: 1.22ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln301', f_b_0/forw_back.c:301) [656]  (0.884 ns)
	blocking operation 0.331 ns on control path)

 <State 151>: 0.79ns
The critical path consists of the following:
	'load' operation ('conv_kernel2_load_1', f_b_0/forw_back.c:301) on array 'conv_kernel2' [666]  (0.79 ns)

 <State 152>: 8.75ns
The critical path consists of the following:
	bus write on port 'conv1' (f_b_0/forw_back.c:301) [667]  (8.75 ns)

 <State 153>: 8.75ns
The critical path consists of the following:
	bus access on port 'conv1' (f_b_0/forw_back.c:301) [671]  (8.75 ns)

 <State 154>: 8.75ns
The critical path consists of the following:
	bus access on port 'conv1' (f_b_0/forw_back.c:301) [671]  (8.75 ns)

 <State 155>: 8.75ns
The critical path consists of the following:
	bus access on port 'conv1' (f_b_0/forw_back.c:301) [671]  (8.75 ns)

 <State 156>: 8.75ns
The critical path consists of the following:
	bus access on port 'conv1' (f_b_0/forw_back.c:301) [671]  (8.75 ns)

 <State 157>: 8.75ns
The critical path consists of the following:
	bus access on port 'conv1' (f_b_0/forw_back.c:301) [671]  (8.75 ns)

 <State 158>: 1.22ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln302', f_b_0/forw_back.c:302) [676]  (0.884 ns)
	blocking operation 0.331 ns on control path)

 <State 159>: 0.79ns
The critical path consists of the following:
	'load' operation ('conv_kernel3_load_1', f_b_0/forw_back.c:302) on array 'conv_kernel3' [686]  (0.79 ns)

 <State 160>: 8.75ns
The critical path consists of the following:
	bus write on port 'conv1' (f_b_0/forw_back.c:302) [687]  (8.75 ns)

 <State 161>: 8.75ns
The critical path consists of the following:
	bus access on port 'conv1' (f_b_0/forw_back.c:302) [691]  (8.75 ns)

 <State 162>: 8.75ns
The critical path consists of the following:
	bus access on port 'conv1' (f_b_0/forw_back.c:302) [691]  (8.75 ns)

 <State 163>: 8.75ns
The critical path consists of the following:
	bus access on port 'conv1' (f_b_0/forw_back.c:302) [691]  (8.75 ns)

 <State 164>: 8.75ns
The critical path consists of the following:
	bus access on port 'conv1' (f_b_0/forw_back.c:302) [691]  (8.75 ns)

 <State 165>: 8.75ns
The critical path consists of the following:
	bus access on port 'conv1' (f_b_0/forw_back.c:302) [691]  (8.75 ns)

 <State 166>: 1.35ns
The critical path consists of the following:
	'phi' operation ('phi_ln303', f_b_0/forw_back.c:303) with incoming values : ('add_ln303', f_b_0/forw_back.c:303) [695]  (0 ns)
	'getelementptr' operation ('fc_hidden_layer1_add_3', f_b_0/forw_back.c:303) [705]  (0 ns)
	'load' operation ('fc_hidden_layer1_loa_2', f_b_0/forw_back.c:303) on array 'fc_hidden_layer1' [706]  (1.35 ns)

 <State 167>: 1.35ns
The critical path consists of the following:
	'load' operation ('fc_hidden_layer1_loa_2', f_b_0/forw_back.c:303) on array 'fc_hidden_layer1' [706]  (1.35 ns)

 <State 168>: 8.75ns
The critical path consists of the following:
	bus write on port 'conv1' (f_b_0/forw_back.c:303) [707]  (8.75 ns)

 <State 169>: 8.75ns
The critical path consists of the following:
	bus access on port 'conv1' (f_b_0/forw_back.c:303) [711]  (8.75 ns)

 <State 170>: 8.75ns
The critical path consists of the following:
	bus access on port 'conv1' (f_b_0/forw_back.c:303) [711]  (8.75 ns)

 <State 171>: 8.75ns
The critical path consists of the following:
	bus access on port 'conv1' (f_b_0/forw_back.c:303) [711]  (8.75 ns)

 <State 172>: 8.75ns
The critical path consists of the following:
	bus access on port 'conv1' (f_b_0/forw_back.c:303) [711]  (8.75 ns)

 <State 173>: 8.75ns
The critical path consists of the following:
	bus access on port 'conv1' (f_b_0/forw_back.c:303) [711]  (8.75 ns)

 <State 174>: 1.19ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln304', f_b_0/forw_back.c:304) [716]  (0.862 ns)
	blocking operation 0.331 ns on control path)

 <State 175>: 0.99ns
The critical path consists of the following:
	'load' operation ('fc_hidden_layer2_loa_2', f_b_0/forw_back.c:304) on array 'fc_hidden_layer2' [726]  (0.99 ns)

 <State 176>: 8.75ns
The critical path consists of the following:
	bus write on port 'conv1' (f_b_0/forw_back.c:304) [727]  (8.75 ns)

 <State 177>: 8.75ns
The critical path consists of the following:
	bus access on port 'conv1' (f_b_0/forw_back.c:304) [731]  (8.75 ns)

 <State 178>: 8.75ns
The critical path consists of the following:
	bus access on port 'conv1' (f_b_0/forw_back.c:304) [731]  (8.75 ns)

 <State 179>: 8.75ns
The critical path consists of the following:
	bus access on port 'conv1' (f_b_0/forw_back.c:304) [731]  (8.75 ns)

 <State 180>: 8.75ns
The critical path consists of the following:
	bus access on port 'conv1' (f_b_0/forw_back.c:304) [731]  (8.75 ns)

 <State 181>: 8.75ns
The critical path consists of the following:
	bus access on port 'conv1' (f_b_0/forw_back.c:304) [731]  (8.75 ns)

 <State 182>: 1.35ns
The critical path consists of the following:
	'phi' operation ('phi_ln305', f_b_0/forw_back.c:305) with incoming values : ('add_ln305', f_b_0/forw_back.c:305) [735]  (0 ns)
	'getelementptr' operation ('fc_hidden_layer3_add_3', f_b_0/forw_back.c:305) [745]  (0 ns)
	'load' operation ('fc_hidden_layer3_loa_2', f_b_0/forw_back.c:305) on array 'fc_hidden_layer3' [746]  (1.35 ns)

 <State 183>: 1.35ns
The critical path consists of the following:
	'load' operation ('fc_hidden_layer3_loa_2', f_b_0/forw_back.c:305) on array 'fc_hidden_layer3' [746]  (1.35 ns)

 <State 184>: 8.75ns
The critical path consists of the following:
	bus write on port 'conv1' (f_b_0/forw_back.c:305) [747]  (8.75 ns)

 <State 185>: 8.75ns
The critical path consists of the following:
	bus access on port 'conv1' (f_b_0/forw_back.c:305) [751]  (8.75 ns)

 <State 186>: 8.75ns
The critical path consists of the following:
	bus access on port 'conv1' (f_b_0/forw_back.c:305) [751]  (8.75 ns)

 <State 187>: 8.75ns
The critical path consists of the following:
	bus access on port 'conv1' (f_b_0/forw_back.c:305) [751]  (8.75 ns)

 <State 188>: 8.75ns
The critical path consists of the following:
	bus access on port 'conv1' (f_b_0/forw_back.c:305) [751]  (8.75 ns)

 <State 189>: 8.75ns
The critical path consists of the following:
	bus access on port 'conv1' (f_b_0/forw_back.c:305) [751]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
