,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/T-head-Semi/openc910.git,2021-10-19 03:10:47+00:00,OpenXuantie - OpenC910 Core,273,T-head-Semi/openc910,418752214,Verilog,openc910,24828,1029,2024-04-12 05:13:27+00:00,[],https://api.github.com/licenses/apache-2.0
1,https://github.com/MoonbaseOtago/vroom.git,2021-09-29 21:45:06+00:00,VRoom! RISC-V CPU,19,MoonbaseOtago/vroom,411838135,Verilog,vroom,4305,442,2024-04-09 04:44:48+00:00,[],https://api.github.com/licenses/gpl-3.0
2,https://github.com/T-head-Semi/openc906.git,2021-10-19 03:02:44+00:00,OpenXuantie - OpenC906 Core,81,T-head-Semi/openc906,418750043,Verilog,openc906,23563,280,2024-03-31 10:58:15+00:00,[],https://api.github.com/licenses/apache-2.0
3,https://github.com/efabless/caravel.git,2021-10-07 18:32:22+00:00,Caravel is a standard SoC harness with on chip resources to control and read/write operations from a user-dedicated space.,63,efabless/caravel,414716046,Verilog,caravel,14812337,249,2024-04-12 17:09:29+00:00,"['magic', 'yosys', 'caravel', 'picorv32', 'vexriscv', 'openroad', 'openram', 'sky130']",https://api.github.com/licenses/apache-2.0
4,https://github.com/randyrossi/vicii-kawari.git,2021-09-23 23:27:41+00:00,Commodore 64 VIC-II 6567/6569 Replacement Project,20,randyrossi/vicii-kawari,409771511,Verilog,vicii-kawari,87894,165,2024-03-22 00:23:48+00:00,"['commodore', 'commodore-64']",https://api.github.com/licenses/gpl-3.0
5,https://github.com/ShawnHymel/introduction-to-fpga.git,2021-10-12 15:50:33+00:00,,33,ShawnHymel/introduction-to-fpga,416401100,Verilog,introduction-to-fpga,8182,137,2024-04-09 14:43:01+00:00,[],None
6,https://github.com/T-head-Semi/opene902.git,2021-10-19 03:14:21+00:00,OpenXuantie - OpenE902 Core,58,T-head-Semi/opene902,418753087,Verilog,opene902,11966,122,2024-03-27 14:09:17+00:00,[],https://api.github.com/licenses/apache-2.0
7,https://github.com/T-head-Semi/opene906.git,2021-10-19 03:15:49+00:00,OpenXuantie - OpenE906 Core,61,T-head-Semi/opene906,418753455,Verilog,opene906,13317,118,2024-04-08 00:43:24+00:00,[],https://api.github.com/licenses/apache-2.0
8,https://github.com/WangXuan95/UniPlug-FPGA.git,2021-09-27 06:59:39+00:00,体积小、低成本、易用、扩展性强的 FPGA 核心板,10,WangXuan95/UniPlug-FPGA,410775470,Verilog,UniPlug-FPGA,21148,63,2024-03-28 15:03:00+00:00,"['fpga', 'cyclone-iv', 'development-board', 'ep4ce6', 'pcb']",https://api.github.com/licenses/gpl-3.0
9,https://github.com/wangjidwb123/AHB-SRAMC.git,2021-10-08 02:22:23+00:00,IC Verification & SV Demo,22,wangjidwb123/AHB-SRAMC,414819318,,AHB-SRAMC,490,37,2024-03-25 08:21:21+00:00,[],None
10,https://github.com/GMUCERG/Dilithium.git,2021-10-22 00:55:44+00:00,"High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.",15,GMUCERG/Dilithium,419922291,Verilog,Dilithium,3336,32,2024-03-15 20:21:03+00:00,"['fpga', 'hardware', 'verilog', 'post-quantum-cryptography', 'post-quantum-signature', 'number-theoretic-transform', 'ntt', 'ntt2x2']",None
11,https://github.com/thu-cs-lab/verilog-coding-standard.git,2021-10-02 08:16:39+00:00,Recommended coding standard of Verilog and SystemVerilog.,1,thu-cs-lab/verilog-coding-standard,412734396,Verilog,verilog-coding-standard,14,32,2024-04-09 04:45:42+00:00,[],None
12,https://github.com/OlegMishin/A500_8MB_ide.git,2021-10-15 10:53:48+00:00,Amiga 500 8MB FastRAM and IDE interface,2,OlegMishin/A500_8MB_ide,417465579,Verilog,A500_8MB_ide,3462,28,2023-12-16 18:36:54+00:00,[],https://api.github.com/licenses/gpl-3.0
13,https://github.com/ACMClassCourses/RISCV-CPU.git,2021-09-24 07:04:27+00:00,"MS108 Course Project, SJTU ACM Class.",1,ACMClassCourses/RISCV-CPU,409866250,Verilog,RISCV-CPU,7748,27,2024-04-09 05:00:39+00:00,[],None
14,https://github.com/efabless/caravel_mgmt_soc_litex.git,2021-10-21 17:04:00+00:00,https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/,15,efabless/caravel_mgmt_soc_litex,419809304,Verilog,caravel_mgmt_soc_litex,4929452,25,2024-03-24 17:50:22+00:00,[],https://api.github.com/licenses/apache-2.0
15,https://github.com/lerogo/5-stage-pipeline-cpu.git,2021-09-21 12:09:08+00:00,实现了5段流水的CPU This project is verilog that implements 5-stage-pipeline-cpu,4,lerogo/5-stage-pipeline-cpu,408805262,Verilog,5-stage-pipeline-cpu,4171,23,2024-03-19 06:44:05+00:00,[],None
16,https://github.com/xiang-rc/cfntt_ref.git,2021-09-25 12:55:09+00:00,,5,xiang-rc/cfntt_ref,410272426,Verilog,cfntt_ref,357,20,2024-03-12 09:48:07+00:00,[],https://api.github.com/licenses/mit
17,https://github.com/johnathan-convertino-afrl/open1553.git,2021-10-04 11:44:52+00:00,Projects for building MIL-STD-1553 communications devices,3,johnathan-convertino-afrl/open1553,413397386,Verilog,open1553,9874,17,2024-03-10 05:38:21+00:00,[],
18,https://github.com/klynch71/6502sim.git,2021-09-22 16:19:21+00:00,A near gate-level Verilog simulation of the 6502 microprocessor.,2,klynch71/6502sim,409274971,Verilog,6502sim,2760,17,2024-03-14 05:24:12+00:00,[],None
19,https://github.com/barabanshek/Dagger.git,2021-10-11 19:23:27+00:00,HW/SW co-designed end-host RPC stack,6,barabanshek/Dagger,416058412,Verilog,Dagger,7386,17,2023-12-21 13:34:50+00:00,[],https://api.github.com/licenses/mit
20,https://github.com/ZJU-Andre/ISEE-zju.git,2021-09-27 12:31:24+00:00,Some data and review of the college live,1,ZJU-Andre/ISEE-zju,410876377,,ISEE-zju,221760,17,2024-03-09 03:44:23+00:00,[],None
21,https://github.com/0xArt/RGMII_Ethernet_Transceiver_Verilog.git,2021-09-26 02:16:20+00:00,Verilog module to transmit/receive to/from RGMII compatible ethernet PHY,3,0xArt/RGMII_Ethernet_Transceiver_Verilog,410427647,Verilog,RGMII_Ethernet_Transceiver_Verilog,68,15,2024-04-12 14:06:27+00:00,"['ethernet', 'fpga', 'rgmii', 'verilog']",https://api.github.com/licenses/gpl-3.0
22,https://github.com/markos-stefanidis/FPGA-Based-HDR-algorithm.git,2021-10-04 16:03:45+00:00,Hardware implementation of HDR image producing algorithm,4,markos-stefanidis/FPGA-Based-HDR-algorithm,413492696,Verilog,FPGA-Based-HDR-algorithm,493,14,2024-04-06 15:47:21+00:00,[],None
23,https://github.com/mabrains/caravel_user_project_ldo.git,2021-10-12 09:16:52+00:00,Completed LDO Design for Skywaters 130nm,5,mabrains/caravel_user_project_ldo,416265374,Verilog,caravel_user_project_ldo,102197,14,2023-10-17 07:14:09+00:00,[],https://api.github.com/licenses/lgpl-2.1
24,https://github.com/laurentiuduca/openverifla.git,2021-10-04 12:40:28+00:00,,4,laurentiuduca/openverifla,413415921,Verilog,openverifla,1050,12,2024-03-29 16:34:08+00:00,[],None
25,https://github.com/trung-pham-dinh/CNN-on-FPGA.git,2021-10-22 11:32:53+00:00,,2,trung-pham-dinh/CNN-on-FPGA,420074259,Verilog,CNN-on-FPGA,20395,12,2024-01-21 14:57:02+00:00,[],None
26,https://github.com/Learndesign/2020-UCAS-CA-hw.git,2021-09-21 14:10:21+00:00,计算机体系结构基础 第二版 个人答案,0,Learndesign/2020-UCAS-CA-hw,408846259,,2020-UCAS-CA-hw,3636,12,2023-10-16 11:14:39+00:00,[],None
27,https://github.com/splinedrive/kianFpgaPong.git,2021-10-17 12:08:58+00:00,"Basic Pong you can extend with rotary, sound, vga generator and autopilot",2,splinedrive/kianFpgaPong,418119645,Verilog,kianFpgaPong,3445,11,2023-07-10 01:45:57+00:00,"['verilog', 'blackicemx', 'ice40', 'pong', 'sound', 'vga', 'rotary', 'encoder', 'retro', 'proofofconcept', 'fpga']",https://api.github.com/licenses/isc
28,https://github.com/RegulusGuo/CachePrefetching.git,2021-10-21 10:26:07+00:00,Hardware based prefetching with stream buffer implemented in Chisel.,0,RegulusGuo/CachePrefetching,419677373,Verilog,CachePrefetching,200,9,2023-03-03 15:13:31+00:00,[],None
29,https://github.com/no2fpga/no2iso7816.git,2021-09-24 12:53:44+00:00,FPGA core for ISO7816 smart card communication,2,no2fpga/no2iso7816,409962929,Verilog,no2iso7816,14,8,2024-01-14 22:26:15+00:00,[],
30,https://github.com/jmio/ECP5_Brieysoc.git,2021-09-23 03:39:12+00:00,Briey SoC on ECP5 (ICESugar Pro),1,jmio/ECP5_Brieysoc,409436841,Verilog,ECP5_Brieysoc,14872,8,2023-01-08 07:20:09+00:00,"['vexriscv', 'ecp5', 'icesugar', 'icesugar-pro', 'risc-v']",None
31,https://github.com/wengwz/my-rv64-cpu.git,2021-10-02 04:39:06+00:00,本项目是基于“一生一芯”项目开发的64位RISC-V顺序单发射五级流水线CPU,1,wengwz/my-rv64-cpu,412691037,Verilog,my-rv64-cpu,40,8,2024-03-03 06:49:03+00:00,[],None
32,https://github.com/adervay1/CIMulator.git,2021-10-16 19:41:17+00:00,a Computing In Memory emULATOR framework,1,adervay1/CIMulator,417929780,Verilog,CIMulator,72,8,2024-03-19 01:15:16+00:00,[],https://api.github.com/licenses/mit
33,https://github.com/SiriusNEO/NightWizard.git,2021-09-22 04:10:10+00:00,"SJTU CS2951 Computer Architecture Course Project, A Verilog HDL implemented RISC-V CPU.",0,SiriusNEO/NightWizard,409060214,Verilog,NightWizard,7591,7,2024-04-07 18:26:04+00:00,[],None
34,https://github.com/ZhuYanzhen1/priRV32.git,2021-10-18 03:34:16+00:00,"这是我设计的第一个RV32内核，这个内核只打算实现RV32I指令集架构，对标8051及ARM Cortex-M0内核。This is the first RV32 core I designed. This core only intends to implement the RV32I instruction set architecture, which is aimed at the 8051 and ARM Cortex-M0 cores.",1,ZhuYanzhen1/priRV32,418331750,Verilog,priRV32,116,7,2022-12-21 02:25:36+00:00,[],https://api.github.com/licenses/agpl-3.0
35,https://github.com/Mostafa-Hassanien/-A-32-bit-5-stage-Pipelined-MIPS-based-RISC-Core-based-on-Harvard-Architecture-.git,2021-10-09 16:17:13+00:00,"This project aims to implement a 32-bit 5-stage pipelined High-performance MIPS-based RISC Core based on Harvard Architecture.  The MIPS processor was designed using MIPS ISA (Instruction Set Architecture) and divided into three main modules: datapath unit, control unit, and hazard unit.  The processor is tested to run two programs: GCD Calculation of two numbers and Factorial Calculation of a number. Programs are written in MIPS assembly code, then converted to machine code.  Verilog HDL language is used on ModelSim Simulation tool to verify the functional simulation of the processor and compare between five-stage pipelined MIPS processor and single-cycle MIPS processor regarding performance analysis.  Keywords: Pipelined MIPS Processor, Harvard Architecture, MIPS Assembly, Functional Simulation, Datapath, Hazard Unit.",4,Mostafa-Hassanien/-A-32-bit-5-stage-Pipelined-MIPS-based-RISC-Core-based-on-Harvard-Architecture-,415359450,Verilog,-A-32-bit-5-stage-Pipelined-MIPS-based-RISC-Core-based-on-Harvard-Architecture-,1349,7,2024-04-03 00:57:30+00:00,[],None
36,https://github.com/vsdip/VSDBabySoC.git,2021-09-21 04:27:59+00:00,,1,vsdip/VSDBabySoC,408686884,Verilog,VSDBabySoC,10545,7,2024-04-09 04:48:03+00:00,[],https://api.github.com/licenses/apache-2.0
37,https://github.com/hyj542682306/RISCV-CPU.git,2021-09-24 12:47:08+00:00,SJTU ACM2020 计算机系统 大作业 CPU,1,hyj542682306/RISCV-CPU,409960974,Verilog,RISCV-CPU,1177,6,2023-06-04 04:13:56+00:00,[],None
38,https://github.com/xtrinch/fpga-bitcoin-miner.git,2021-10-23 20:40:54+00:00,FPGA bitcoin miner for the Lattice ECP5 evaluation board.,1,xtrinch/fpga-bitcoin-miner,420518472,Verilog,fpga-bitcoin-miner,3202,6,2023-10-11 10:05:27+00:00,"['bitcoin-mining', 'fpga', 'ecp5', 'bitcoin']",https://api.github.com/licenses/mit
39,https://github.com/m8pple/elec50010-2021-verilog-lab.git,2021-09-30 12:25:57+00:00,Verilog lab for 2021-22 Autumn term Instruction Architectures and Compilers,7,m8pple/elec50010-2021-verilog-lab,412054896,Verilog,elec50010-2021-verilog-lab,3315,6,2023-10-11 18:18:34+00:00,[],None
40,https://github.com/holdenQWER/CDC_example.git,2021-10-15 14:15:53+00:00,CDC example code for CSDN blog,1,holdenQWER/CDC_example,417525092,Verilog,CDC_example,13,6,2024-03-02 07:02:50+00:00,[],None
41,https://github.com/Neesky/CPU-Evolution.git,2021-10-07 07:35:32+00:00,"Make CPUs Higher, faster and stronger ",1,Neesky/CPU-Evolution,414504462,Verilog,CPU-Evolution,24645,5,2021-11-21 09:46:28+00:00,[],None
42,https://github.com/Ownasaurus/Ultra64.git,2021-09-19 18:59:42+00:00,So you want to control 64 N64s at once?,0,Ownasaurus/Ultra64,408212214,Verilog,Ultra64,56,5,2022-05-21 23:08:46+00:00,[],https://api.github.com/licenses/gpl-3.0
43,https://github.com/Rayz-b/RV32I.git,2021-10-22 15:12:52+00:00,Standard Single Cycle RISC-V 32I ,0,Rayz-b/RV32I,420144845,Verilog,RV32I,72,5,2023-03-20 02:11:12+00:00,"['riscv32', 'risc-v', 'riscv', 'processor']",None
44,https://github.com/LiuRunky/SEUCSE-Lab-Minisys-1A.git,2021-10-11 08:35:45+00:00,"Verilog codes for CPU, Python / C++ codes for assembler and linker.",0,LiuRunky/SEUCSE-Lab-Minisys-1A,415843050,Verilog,SEUCSE-Lab-Minisys-1A,172,5,2023-04-26 08:32:39+00:00,[],https://api.github.com/licenses/apache-2.0
45,https://github.com/KonstantinMS/SMPTE274M.git,2021-10-04 10:43:28+00:00,SMPTE274M coder for SMPTE292M (HD SDI 1920*1080@30p),1,KonstantinMS/SMPTE274M,413379110,Verilog,SMPTE274M,5474,5,2024-02-25 17:29:16+00:00,[],https://api.github.com/licenses/unlicense
46,https://github.com/jerrycampbellus/FPGA-8-Bit-Computer.git,2021-10-21 21:13:14+00:00,Project Description and Source Code,0,jerrycampbellus/FPGA-8-Bit-Computer,419878376,Verilog,FPGA-8-Bit-Computer,346,5,2023-04-14 19:08:34+00:00,"['config', 'github-config']",None
47,https://github.com/CarloFable/risc-v-32-cpu.git,2021-09-18 15:04:52+00:00,risc-v 单周期和流水线cpu设计， 基于miniRV-1指令集，语言verilog,2,CarloFable/risc-v-32-cpu,407891716,Verilog,risc-v-32-cpu,1025,5,2024-04-03 01:31:02+00:00,[],https://api.github.com/licenses/mit
48,https://github.com/NoEdwardsNecessary/TuringCompleteYosysTechlib.git,2021-10-19 23:00:43+00:00,A YoSys techlib for the digital logic video game Turing Complete,1,NoEdwardsNecessary/TuringCompleteYosysTechlib,419115923,Verilog,TuringCompleteYosysTechlib,4,4,2023-12-17 19:08:54+00:00,[],https://api.github.com/licenses/mit
49,https://github.com/silenuszhi/SoC_Design_Archive.git,2021-09-22 02:50:32+00:00,"Archive for scripts, codes, slides in the class",1,silenuszhi/SoC_Design_Archive,409043910,Verilog,SoC_Design_Archive,5255,4,2022-11-28 12:25:09+00:00,[],None
50,https://github.com/jmio/testvex.git,2021-09-19 10:18:44+00:00,Briey SoC on Sipeed Tang Primer,2,jmio/testvex,408094530,Verilog,testvex,14668,4,2023-10-07 04:46:38+00:00,"['vexriscv', 'sipeed-tang-primer', 'risc-v']",None
51,https://github.com/zeeshanrafique23/rv-compressed.git,2021-09-27 13:27:45+00:00,Compressed instruction decoder (C-extension) for RISC-V Cores.,0,zeeshanrafique23/rv-compressed,410895267,Verilog,rv-compressed,7,4,2023-01-12 20:01:48+00:00,[],https://api.github.com/licenses/apache-2.0
52,https://github.com/Dai-dirk/APIR-DSP.git,2021-10-21 01:39:53+00:00,"The FPT'21 paper ""APIR-DSP"" source code.",0,Dai-dirk/APIR-DSP,419544868,Verilog,APIR-DSP,61354,4,2023-08-04 03:48:14+00:00,[],None
53,https://github.com/ERC-IIITH/Verilog-Library.git,2021-10-01 01:26:40+00:00,Comprehensive hardware library in Verilog for hardware primitives,10,ERC-IIITH/Verilog-Library,412284801,Verilog,Verilog-Library,44,4,2023-09-08 08:35:35+00:00,['hacktoberfest'],https://api.github.com/licenses/mit
54,https://github.com/emeb/up5k_resid.git,2021-10-15 17:42:58+00:00,Modified redip_sid gateware to support audio in/out + DSP,1,emeb/up5k_resid,417586617,Verilog,up5k_resid,95,4,2022-03-17 21:23:58+00:00,[],None
55,https://github.com/EECS150/project_skeleton_fa21.git,2021-10-06 06:37:40+00:00,FPGA Project for EECS 151/251A (Fall 2021),18,EECS150/project_skeleton_fa21,414097193,Verilog,project_skeleton_fa21,2201,4,2024-01-17 07:15:38+00:00,[],None
56,https://github.com/vsdip/VSDMemSoC.git,2021-09-26 07:28:21+00:00,,2,vsdip/VSDMemSoC,410481985,Verilog,VSDMemSoC,7846,4,2024-02-26 04:22:37+00:00,[],https://api.github.com/licenses/apache-2.0
57,https://github.com/lnis-uofu/FPGA_Secured_Bitstream.git,2021-09-24 17:14:56+00:00,eFGPA IP to decode on-the-fly an encrypted bitstream for different configuration protocol,2,lnis-uofu/FPGA_Secured_Bitstream,410044658,Verilog,FPGA_Secured_Bitstream,6403,4,2024-03-27 05:17:57+00:00,[],https://api.github.com/licenses/mit
58,https://github.com/giuseros/nand2tetris.git,2021-10-01 23:07:12+00:00,,0,giuseros/nand2tetris,412639346,Verilog,nand2tetris,155,4,2022-08-31 18:34:01+00:00,[],None
59,https://github.com/lambdaconcept/ecpix5-tester.git,2021-09-21 12:45:00+00:00,Factory test for ECPIX-5,0,lambdaconcept/ecpix5-tester,408816496,Verilog,ecpix5-tester,10459,4,2024-01-23 12:51:37+00:00,[],None
60,https://github.com/nvitya/VRV100.git,2021-10-03 07:11:09+00:00,Standardized VexRiscV FPGA SoC,1,nvitya/VRV100,413003984,Verilog,VRV100,6110,4,2023-09-07 21:19:32+00:00,[],https://api.github.com/licenses/bsd-2-clause
61,https://github.com/ECSIS-lab/curse_of_re-encryption.git,2021-10-07 05:57:53+00:00,,1,ECSIS-lab/curse_of_re-encryption,414478739,Verilog,curse_of_re-encryption,54,4,2024-03-19 23:07:17+00:00,[],None
62,https://github.com/OmarAmer01/VP_Harvard_MIPS.git,2021-10-23 21:22:29+00:00,A 32-bit microprocessor with 42 instructions (including multiplication and division) and 8 X 32 registers and 2048 X 32 Ram with shared stack. An assembler is also available to write programs on the microprocessor using 8086-like assembly.,1,OmarAmer01/VP_Harvard_MIPS,420525954,Verilog,VP_Harvard_MIPS,35518,4,2024-01-15 05:14:14+00:00,"['vlsi', 'verilog', 'mips', 'computer-architecture', 'single-cycle-processor', 'modelsim']",None
63,https://github.com/yichuan520030910320/CPU_ACM_2021.git,2021-10-14 12:00:50+00:00,cpu 2021,0,yichuan520030910320/CPU_ACM_2021,417112811,Verilog,CPU_ACM_2021,16600,4,2023-12-12 07:48:04+00:00,[],None
64,https://github.com/justintjoa-portfolio/ESFA-Verilog-FPGA-Implementation.git,2021-10-15 07:03:59+00:00,,0,justintjoa-portfolio/ESFA-Verilog-FPGA-Implementation,417399901,Verilog,ESFA-Verilog-FPGA-Implementation,15437,4,2022-05-25 16:52:12+00:00,[],None
65,https://github.com/KHermanUBB/SSCS-SoC.git,2021-10-09 16:35:47+00:00,The documentation folder for the project Sonar On Chip being part of the SSCS IEEE Circuits and Systems 2021,5,KHermanUBB/SSCS-SoC,415364262,Verilog,SSCS-SoC,37199,4,2023-10-21 16:44:41+00:00,[],None
66,https://github.com/danielbayevski/PE_for_Eyeriss.git,2021-09-29 16:01:48+00:00,,2,danielbayevski/PE_for_Eyeriss,411740702,Verilog,PE_for_Eyeriss,663,4,2023-07-07 04:19:00+00:00,[],None
67,https://github.com/cctvjack/Bactran_systolic_RangeBatchNormalization.git,2021-10-08 04:50:38+00:00,An accelerator with a systolic array and a range batch normalization engine,1,cctvjack/Bactran_systolic_RangeBatchNormalization,414849753,Verilog,Bactran_systolic_RangeBatchNormalization,63,3,2023-08-25 03:08:03+00:00,[],
68,https://github.com/arxgy/YPU.git,2021-09-24 12:22:46+00:00,"A RISC-V toy-simulator, based on single-issue tomasulo algorithm.",0,arxgy/YPU,409953941,Verilog,YPU,27679,3,2023-12-19 16:34:13+00:00,[],None
69,https://github.com/cicero884/VLSI_system_design_2021.git,2021-10-18 05:13:11+00:00,VLSI system design 2021 homwwork ,0,cicero884/VLSI_system_design_2021,418353742,Verilog,VLSI_system_design_2021,8493,3,2024-03-03 05:09:39+00:00,[],None
70,https://github.com/gcarvajalb/IPD432.git,2021-10-05 23:30:59+00:00,Material de referencia para asignatura IPD432 - Electronica - USM,0,gcarvajalb/IPD432,414008879,Verilog,IPD432,11851,3,2023-10-12 13:29:57+00:00,[],None
71,https://github.com/SultanShadow/Bi_DIR_AMP_5G.git,2021-10-22 18:56:24+00:00,SSCS-21 Contest Project Submission,0,SultanShadow/Bi_DIR_AMP_5G,420210766,Verilog,Bi_DIR_AMP_5G,147103,3,2022-11-01 15:22:14+00:00,[],https://api.github.com/licenses/apache-2.0
72,https://github.com/akifkartal03/MIPS-32bit-Processor.git,2021-09-25 09:55:05+00:00,32 bit Mips processor is written by using structural Verilog in Quartus II. It has 14 instructions and 256KB of data memory.,0,akifkartal03/MIPS-32bit-Processor,410235560,Verilog,MIPS-32bit-Processor,1957,3,2023-05-24 07:15:46+00:00,[],None
73,https://github.com/GnosGnas/Side-Channel-Analysis.git,2021-10-04 10:48:27+00:00,Repository for various experiments done during Aug'21 to Mar'21 related to Side-channel-analysis of Shakti's AES accelerators,3,GnosGnas/Side-Channel-Analysis,413380535,Verilog,Side-Channel-Analysis,349747,3,2022-10-03 07:13:48+00:00,"['aes', 'bluespec', 'fpga', 'shakti', 'tvla']",None
74,https://github.com/xtrinch/icestick-fpga-uart.git,2021-10-16 17:19:34+00:00,UART + UART packets encoding/decoding + pc reader program for Lattice icestick,0,xtrinch/icestick-fpga-uart,417896927,Verilog,icestick-fpga-uart,30,3,2023-08-30 16:18:46+00:00,"['fpga', 'verilog', 'icestorm-toolchain']",https://api.github.com/licenses/mit
75,https://github.com/georgeyhere/uart.git,2021-10-07 20:52:56+00:00,8n1 UART Tx/Rx for learning purposes,0,georgeyhere/uart,414754623,Verilog,uart,7,3,2022-05-31 22:26:19+00:00,[],None
76,https://github.com/Computer-103/hardware.git,2021-10-07 21:26:14+00:00,,0,Computer-103/hardware,414762304,Verilog,hardware,250,3,2023-05-25 16:12:33+00:00,[],None
77,https://github.com/UT-LCA/brainwave-like-design.git,2021-10-15 19:09:17+00:00,,1,UT-LCA/brainwave-like-design,417608547,Verilog,brainwave-like-design,2085,3,2023-11-30 10:20:41+00:00,[],None
78,https://github.com/ivanzuglic/NoC-to-AXI4-Lite-Bridge.git,2021-10-07 17:22:30+00:00,,0,ivanzuglic/NoC-to-AXI4-Lite-Bridge,414695369,Verilog,NoC-to-AXI4-Lite-Bridge,91,3,2023-03-24 01:23:06+00:00,[],None
79,https://github.com/CPUchildren/arch_lab.git,2021-10-05 08:23:38+00:00,,0,CPUchildren/arch_lab,413732758,Verilog,arch_lab,337,3,2022-06-08 14:00:03+00:00,[],None
80,https://github.com/mateibarbu19/digital-computers-2.git,2021-10-19 07:36:20+00:00,A open-source alternative to the OCW Digital Computers 2 (Calculatoare Numerice 2) Laboratories taught at Politehnica University of Bucharest.,1,mateibarbu19/digital-computers-2,418819021,Verilog,digital-computers-2,929,3,2024-01-20 20:58:56+00:00,"['verilog', 'open-source', 'makefile', 'simulation']",https://api.github.com/licenses/gpl-3.0
81,https://github.com/boom1999/HDB3_FPGA.git,2021-10-01 01:49:53+00:00,HDB3 decode and endecode by Verilog HDL,1,boom1999/HDB3_FPGA,412289941,Verilog,HDB3_FPGA,3825,3,2023-11-12 13:25:42+00:00,"['encoder-decoder-model', 'verilog-project']",https://api.github.com/licenses/mit
82,https://github.com/datenlord/blake2b_compress.git,2021-10-15 17:45:39+00:00,verilog implementation of blake2b_compress,4,datenlord/blake2b_compress,417587284,Verilog,blake2b_compress,1022,2,2022-11-12 03:05:27+00:00,[],None
83,https://github.com/JunFenngZhi/ECE550_project_MIPS_processor.git,2021-10-21 20:26:11+00:00,,0,JunFenngZhi/ECE550_project_MIPS_processor,419867173,Verilog,ECE550_project_MIPS_processor,443,2,2022-12-16 20:26:35+00:00,[],None
84,https://github.com/zshi0616/circuit_format_converter.git,2021-10-13 08:40:39+00:00,,0,zshi0616/circuit_format_converter,416655869,Verilog,circuit_format_converter,7149,2,2021-12-04 12:52:36+00:00,[],None
85,https://github.com/DasPeter/RISC-V-Single-Cycle.git,2021-10-15 22:11:07+00:00,,0,DasPeter/RISC-V-Single-Cycle,417650209,Verilog,RISC-V-Single-Cycle,13,2,2021-10-19 17:33:11+00:00,[],None
86,https://github.com/Penghua558/semiMIPS.git,2021-10-12 11:35:14+00:00,,0,Penghua558/semiMIPS,416310672,Verilog,semiMIPS,574,2,2023-02-21 07:29:04+00:00,[],None
87,https://github.com/Merinyeldho/Low-Power-and-Area-Efficient-Carry-Select-Adder-CSLA-.git,2021-09-25 14:32:01+00:00,Verilog implementation modified carry select adder,0,Merinyeldho/Low-Power-and-Area-Efficient-Carry-Select-Adder-CSLA-,410294658,Verilog,Low-Power-and-Area-Efficient-Carry-Select-Adder-CSLA-,10,2,2023-11-23 18:54:26+00:00,"['csla', 'lowpower', 'verilog', 'efficent-adder', 'carry-select-adder']",None
88,https://github.com/cfoge/capstone_2021.git,2021-10-22 22:39:31+00:00,,0,cfoge/capstone_2021,420259327,Verilog,capstone_2021,28409,2,2022-06-06 07:36:00+00:00,[],https://api.github.com/licenses/gpl-3.0
89,https://github.com/embelon/wb_openram_wrapper.git,2021-10-13 20:02:22+00:00,"Tiny wrapper for OpenRAM memory block, connected to Wishbone bus",1,embelon/wb_openram_wrapper,416882019,Verilog,wb_openram_wrapper,7422,2,2022-05-31 10:07:12+00:00,[],https://api.github.com/licenses/apache-2.0
90,https://github.com/oliveiraop/verilog-mic1.git,2021-10-21 19:57:26+00:00,Implementation of mic-1 cpu with verilog for altera de2-115 fpga,0,oliveiraop/verilog-mic1,419859948,Verilog,verilog-mic1,779,2,2021-12-03 05:18:33+00:00,[],None
91,https://github.com/GnosGnas/Hardware-Modeling-using-Verilog.git,2021-09-29 10:25:13+00:00,Solutions to programming assignments of NPTEL course - Hardware Modeling using Verilog,0,GnosGnas/Hardware-Modeling-using-Verilog,411628149,Verilog,Hardware-Modeling-using-Verilog,19124,2,2022-05-23 04:06:12+00:00,[],None
92,https://github.com/Devashrutha/FFT-using-Verilog-RADIX-2.git,2021-10-14 07:33:50+00:00,,0,Devashrutha/FFT-using-Verilog-RADIX-2,417033152,Verilog,FFT-using-Verilog-RADIX-2,46,2,2024-04-04 04:51:59+00:00,[],https://api.github.com/licenses/mit
93,https://github.com/Akhil-Barad-04/Verilog_Combinational-design-codes.git,2021-09-24 08:08:35+00:00,"Verilog examples of combinational circuits ,",0,Akhil-Barad-04/Verilog_Combinational-design-codes,409884289,Verilog,Verilog_Combinational-design-codes,8,2,2021-09-30 08:40:28+00:00,[],None
94,https://github.com/yizimi-yuanxin/Verilog_Formatter.git,2021-10-18 07:15:41+00:00,"By Dr. Liu, refined by Tianhao Li, Zhuoqian Li",0,yizimi-yuanxin/Verilog_Formatter,418386872,Verilog,Verilog_Formatter,28,2,2023-05-06 14:41:20+00:00,[],None
95,https://github.com/lgx98/ECE-550-Proj2.git,2021-09-18 19:26:56+00:00,,0,lgx98/ECE-550-Proj2,407949666,Verilog,ECE-550-Proj2,127,2,2022-01-22 20:59:26+00:00,[],None
96,https://github.com/lgx98/ECE-550-Proj3.git,2021-10-04 21:20:50+00:00,,0,lgx98/ECE-550-Proj3,413586481,Verilog,ECE-550-Proj3,670,2,2022-01-22 20:59:32+00:00,[],None
97,https://github.com/IanC910/Simple_AXI_RAM.git,2021-10-09 20:54:34+00:00,A simple AXI4-Lite compatible RAM unit.,1,IanC910/Simple_AXI_RAM,415419866,Verilog,Simple_AXI_RAM,15,2,2022-04-12 16:11:00+00:00,[],None
98,https://github.com/dian-lun-lin/RTLflow-benchmarks.git,2021-09-22 21:34:41+00:00,Benchmarks for RTLflow,1,dian-lun-lin/RTLflow-benchmarks,409362753,Verilog,RTLflow-benchmarks,23194,2,2021-12-03 19:12:57+00:00,[],None
99,https://github.com/ntmoore/phys332_fall21.git,2021-10-11 17:21:34+00:00,Physics 332 at Winona State University,8,ntmoore/phys332_fall21,416022350,Verilog,phys332_fall21,5343,2,2021-12-01 20:13:46+00:00,[],None
100,https://github.com/Shadi-Gamal-Hassan/A-32-Bit-5-Stage-Pipelined-MIPS-based-RISC-Core-based-on-Harvard-Architecture..git,2021-10-09 17:40:00+00:00,"This project aims to implement a 32-bit 5-stage pipelined High-performance MIPS-based RISC Core based on Harvard Architecture.   The MIPS processor was designed using MIPS ISA (Instruction Set Architecture) and divided into three main modules: datapath unit, control unit, and hazard unit.   The processor is tested to run two programs: GCD Calculation of two numbers and Factorial Calculation of a number. Programs are written in MIPS assembly code and then converted to machine code.  Verilog HDL language is used on ModelSim Simulation tool to verify the functional simulation of the processor and compare between five-stage pipelined MIPS processor and single-cycle MIPS processor regarding performance analysis.  Keywords: Pipelined MIPS Processor, Harvard Architecture, MIPS Assembly, Functional Simulation, Datapath, Hazard Unit.",0,Shadi-Gamal-Hassan/A-32-Bit-5-Stage-Pipelined-MIPS-based-RISC-Core-based-on-Harvard-Architecture.,415379650,Verilog,A-32-Bit-5-Stage-Pipelined-MIPS-based-RISC-Core-based-on-Harvard-Architecture.,1349,2,2024-01-28 09:19:08+00:00,[],None
101,https://github.com/WENTYANG/ECE_550_32_Bit_ALU.git,2021-09-20 00:27:41+00:00,alu project,0,WENTYANG/ECE_550_32_Bit_ALU,408268427,Verilog,ECE_550_32_Bit_ALU,16,2,2022-12-02 04:17:33+00:00,[],None
102,https://github.com/SnrNotHere16/SystemVerilogExamples.git,2021-10-17 21:49:58+00:00,,0,SnrNotHere16/SystemVerilogExamples,418263727,Verilog,SystemVerilogExamples,31425,2,2022-06-15 23:43:08+00:00,[],None
103,https://github.com/Mohsannaeem/uart.git,2021-10-06 20:11:03+00:00,,0,Mohsannaeem/uart,414356149,Verilog,uart,8,2,2022-05-02 20:57:29+00:00,[],None
104,https://github.com/yimy-liu/uart2apb.git,2021-10-09 07:38:13+00:00,,1,yimy-liu/uart2apb,415238380,Verilog,uart2apb,3,2,2022-11-23 20:32:02+00:00,[],None
105,https://github.com/emard/ulx3s-emi.git,2021-10-22 03:28:31+00:00,demo core for electromagnetic interference measurement,1,emard/ulx3s-emi,419953722,Verilog,ulx3s-emi,75,2,2021-10-23 14:18:21+00:00,[],None
106,https://github.com/XPPGX/DW8051_I2C_Master_IP.git,2021-10-02 02:18:58+00:00,Creating a I2C_Master_IP to wirte some datas to EEPROM,0,XPPGX/DW8051_I2C_Master_IP,412668290,Verilog,DW8051_I2C_Master_IP,1373,2,2023-12-01 09:59:11+00:00,[],https://api.github.com/licenses/mit
107,https://github.com/Chen-Lehan/Multiplier.git,2021-09-20 13:40:47+00:00,Booth encoded Wallace tree multiplier,0,Chen-Lehan/Multiplier,408458477,Verilog,Multiplier,12,2,2023-02-15 02:23:06+00:00,[],None
108,https://github.com/anchitp/Project_VCO.git,2021-10-21 17:45:00+00:00,"A high-performance, separately driven, noise cancelling, skew-based Voltage Controlled Ring-Oscillator",1,anchitp/Project_VCO,419822243,Verilog,Project_VCO,6042,2,2022-06-14 05:34:07+00:00,[],https://api.github.com/licenses/apache-2.0
109,https://github.com/SM2A/Computer_Architecture_Course_Projects.git,2021-10-07 08:18:37+00:00,🎓💻University of Tehran Computer Architecture Course Projects - Spring 2021,0,SM2A/Computer_Architecture_Course_Projects,414517214,Verilog,Computer_Architecture_Course_Projects,1525,2,2022-07-22 15:59:41+00:00,"['mips', 'verilog', 'multicycle-processor', 'pipeline-processor', 'restoring-division', 'stackbased', 'singlecycle-processor', 'systemverilog']",None
110,https://github.com/Tanawin1701d/Kathryn-I.git,2021-10-14 04:52:00+00:00,,0,Tanawin1701d/Kathryn-I,416992439,Verilog,Kathryn-I,14578,2,2023-02-09 09:33:24+00:00,[],None
111,https://github.com/muhammadusman7/fp_fma.git,2021-10-22 06:04:24+00:00,ISSCS PICO 2021 Contest Submission,2,muhammadusman7/fp_fma,419984230,Verilog,fp_fma,26007,2,2022-12-19 03:44:33+00:00,[],https://api.github.com/licenses/mit
112,https://github.com/WENTYANG/ECE_550_Register_file.git,2021-10-07 20:26:17+00:00,regfile project,1,WENTYANG/ECE_550_Register_file,414747792,Verilog,ECE_550_Register_file,6,2,2022-12-02 04:17:52+00:00,[],None
113,https://github.com/alisuvizi/Synthesis-MIPS-processor-in-Design-Compiler-and-Cadance-SOC-encounter.git,2021-10-06 19:00:23+00:00,Implementing MIPS processor with HDL language and optimization in Synopsys Design Compiler and ,1,alisuvizi/Synthesis-MIPS-processor-in-Design-Compiler-and-Cadance-SOC-encounter,414336811,Verilog,Synthesis-MIPS-processor-in-Design-Compiler-and-Cadance-SOC-encounter,906,2,2024-02-28 04:08:43+00:00,[],None
114,https://github.com/mattvenn/zero_to_asic_mpw3.git,2021-09-24 11:51:00+00:00,,0,mattvenn/zero_to_asic_mpw3,409944919,Verilog,zero_to_asic_mpw3,188712,2,2022-03-17 00:18:49+00:00,[],https://api.github.com/licenses/apache-2.0
115,https://github.com/david-bradburn/Accelerometer-to-7-seg.git,2021-10-12 20:22:42+00:00,,0,david-bradburn/Accelerometer-to-7-seg,416486224,Verilog,Accelerometer-to-7-seg,10544,2,2023-04-08 14:26:37+00:00,[],None
116,https://github.com/mbmanu/RISC-V.git,2021-10-19 05:49:40+00:00,,0,mbmanu/RISC-V,418788286,Verilog,RISC-V,677,2,2022-10-07 14:06:19+00:00,[],None
117,https://github.com/dgarci23/risc-v-32.git,2021-10-11 20:38:28+00:00,32-bit processor with a RISC-V ISA. Designed in Verilog to be compatible with the DE2-115 FPGA. ,0,dgarci23/risc-v-32,416079245,Verilog,risc-v-32,5929,2,2023-04-17 09:30:57+00:00,[],None
118,https://github.com/ekadatskii/ethernet1g.git,2021-09-21 10:15:03+00:00,Ethernet 1G with opencores mac and lantiq phy on cyclone 10lp,0,ekadatskii/ethernet1g,408772831,Verilog,ethernet1g,4147,2,2023-11-18 07:31:28+00:00,[],None
119,https://github.com/mean9park/BitFusion-verilog.git,2021-10-19 05:00:48+00:00,bitfusion verilog implementation,1,mean9park/BitFusion-verilog,418776256,Verilog,BitFusion-verilog,73419,2,2024-04-02 12:41:58+00:00,[],None
120,https://github.com/ianbig/MIPS-Processor.git,2021-10-16 20:03:41+00:00,,0,ianbig/MIPS-Processor,417935210,Verilog,MIPS-Processor,343,2,2021-12-28 17:35:43+00:00,[],None
121,https://github.com/Jfecoren/PCIe_PHY_Layer.git,2021-09-30 21:42:31+00:00,PHY Layer for a PCIe Interface. College proyect.,1,Jfecoren/PCIe_PHY_Layer,412236913,Verilog,PCIe_PHY_Layer,287,1,2022-11-14 12:49:14+00:00,[],None
122,https://github.com/Akhil-Barad-04/Synchronous-16x8-FIFO-Design-and-Verification.git,2021-09-27 14:22:24+00:00,"Synchronous FIFO is a First-In-First-Out memory queue with control logic that manages the read and write pointers, generates status flags, and provides optional handshake signals for interfacing with the user logic.",0,Akhil-Barad-04/Synchronous-16x8-FIFO-Design-and-Verification,410915919,Verilog,Synchronous-16x8-FIFO-Design-and-Verification,3,1,2021-09-27 14:27:17+00:00,[],None
123,https://github.com/WHUPRJ/MIPS.git,2021-10-14 14:38:11+00:00,A MIPS Core for NSCSCC 2021,0,WHUPRJ/MIPS,417166081,Verilog,MIPS,998,1,2023-05-14 15:25:42+00:00,[],None
124,https://github.com/Shahzaib2028/UART-BlacBox.git,2021-09-29 11:54:19+00:00,,0,Shahzaib2028/UART-BlacBox,411654057,Verilog,UART-BlacBox,25221,1,2021-11-06 15:57:41+00:00,[],None
125,https://github.com/RiwEZ/digitalCircuitHW.git,2021-10-07 14:45:38+00:00,,1,RiwEZ/digitalCircuitHW,414640838,Verilog,digitalCircuitHW,8850,1,2023-01-28 02:40:45+00:00,[],None
126,https://github.com/Akhil-Barad-04/1x3_Router_Design.git,2021-10-11 15:35:00+00:00,ROUTER is a device that forwards data packets between computer networks. It is an TCP/IP layer 3 routing device. It drives an incoming packet to an output channel based on the address field contained in the packet header.,0,Akhil-Barad-04/1x3_Router_Design,415987248,Verilog,1x3_Router_Design,14,1,2021-12-31 14:33:04+00:00,[],None
127,https://github.com/MadhuriKadam9/caravel_avsdopamp_3v3_sky130_v2.git,2021-10-14 13:48:47+00:00,OPAMP project with caravel wrapper,1,MadhuriKadam9/caravel_avsdopamp_3v3_sky130_v2,417148243,Verilog,caravel_avsdopamp_3v3_sky130_v2,4748,1,2022-11-23 11:36:15+00:00,[],https://api.github.com/licenses/apache-2.0
128,https://github.com/XPPGX/UART_TX.git,2021-10-02 02:04:54+00:00,Creating a UART_TX to transfer some datas,0,XPPGX/UART_TX,412666169,Verilog,UART_TX,138,1,2021-10-04 05:56:28+00:00,[],https://api.github.com/licenses/mit
129,https://github.com/WeiCheng14159/VLSI_2021.git,2021-10-05 19:36:28+00:00,,0,WeiCheng14159/VLSI_2021,413955214,Verilog,VLSI_2021,8961,1,2022-08-01 10:00:03+00:00,[],None
130,https://github.com/jacky-ch-yeh/Verylag.git,2021-10-12 15:07:36+00:00,for verilog,0,jacky-ch-yeh/Verylag,416385124,Verilog,Verylag,64347,1,2023-03-31 08:44:20+00:00,[],None
131,https://github.com/kalifav/UART-8-bit-transmitter-and-receiver.git,2021-10-09 01:34:52+00:00,,0,kalifav/UART-8-bit-transmitter-and-receiver,415171105,Verilog,UART-8-bit-transmitter-and-receiver,383,1,2021-11-03 15:31:55+00:00,[],None
132,https://github.com/Ahmedsaied9/UART-Transmitter.git,2021-09-22 16:33:48+00:00,,0,Ahmedsaied9/UART-Transmitter,409279579,Verilog,UART-Transmitter,2,1,2021-09-26 20:21:52+00:00,[],None
133,https://github.com/Akhil-Barad-04/8-bit-Arithmatic-Logic-Unit-Design-Verilog.git,2021-09-24 08:53:18+00:00,"8-bit Arithmetic logic unit that performs various  athematic, logical, shift operations based on command signal, here command signal is 4-bit wide so we can perform 16 operations",0,Akhil-Barad-04/8-bit-Arithmatic-Logic-Unit-Design-Verilog,409896841,Verilog,8-bit-Arithmatic-Logic-Unit-Design-Verilog,4,1,2021-09-24 11:44:29+00:00,[],None
134,https://github.com/prajwalgekkouga/Digital-Clock-in-Verilog.git,2021-09-19 11:57:28+00:00,,0,prajwalgekkouga/Digital-Clock-in-Verilog,408114574,Verilog,Digital-Clock-in-Verilog,174,1,2023-09-09 10:15:58+00:00,[],None
135,https://github.com/mauricio-sj/Trabalho_03_LCD.git,2021-09-23 23:07:31+00:00,LCD 16x2,0,mauricio-sj/Trabalho_03_LCD,409767933,Verilog,Trabalho_03_LCD,6563,1,2021-09-24 02:22:54+00:00,[],None
136,https://github.com/kevinscorzu/Proyecto-2-Embebidos.git,2021-09-20 17:00:40+00:00,Diseño de SoC mínimo para reloj despertador,0,kevinscorzu/Proyecto-2-Embebidos,408528802,Verilog,Proyecto-2-Embebidos,44968,1,2022-06-22 22:24:28+00:00,[],None
137,https://github.com/yimy-liu/ahb2apb.git,2021-10-09 07:43:54+00:00,,0,yimy-liu/ahb2apb,415239590,Verilog,ahb2apb,3,1,2023-05-08 12:22:08+00:00,[],None
138,https://github.com/mchuahua/ELEC402.git,2021-09-26 19:33:49+00:00,UBC ELEC 402 2021W1,0,mchuahua/ELEC402,410644619,Verilog,ELEC402,65585,1,2021-12-12 06:59:58+00:00,[],None
139,https://github.com/happierpig/RISV_CPU.git,2021-09-25 09:34:57+00:00,MS108 Course Project,0,happierpig/RISV_CPU,410231548,Verilog,RISV_CPU,15737,1,2022-11-16 00:08:41+00:00,[],None
140,https://github.com/dapovich/decoder-3to8-verilog.git,2021-09-27 03:17:12+00:00,,0,dapovich/decoder-3to8-verilog,410727128,Verilog,decoder-3to8-verilog,56,1,2022-07-05 21:35:18+00:00,[],None
141,https://github.com/yongatek/caravel_yonga-serv-accelerator.git,2021-10-20 07:44:38+00:00,YONGA-SERV Accelerator,0,yongatek/caravel_yonga-serv-accelerator,419232407,Verilog,caravel_yonga-serv-accelerator,295792,1,2022-03-06 16:44:56+00:00,[],https://api.github.com/licenses/apache-2.0
142,https://github.com/dhayalakumarm/HighSpeedAdder_MPW3.git,2021-10-18 18:51:12+00:00,,0,dhayalakumarm/HighSpeedAdder_MPW3,418629157,Verilog,HighSpeedAdder_MPW3,6965,1,2022-04-13 23:55:50+00:00,[],https://api.github.com/licenses/apache-2.0
143,https://github.com/andreili/VideoCapFPGA.git,2021-10-14 10:04:47+00:00,"Viado Capture device, PL part.",0,andreili/VideoCapFPGA,417079663,Verilog,VideoCapFPGA,45,1,2021-12-25 21:56:31+00:00,[],https://api.github.com/licenses/cc0-1.0
144,https://github.com/kathalsol/Proyecto1-Digitales2.git,2021-10-04 04:45:53+00:00,,1,kathalsol/Proyecto1-Digitales2,413276728,Verilog,Proyecto1-Digitales2,1122,1,2021-11-07 03:24:18+00:00,[],None
145,https://github.com/UsamaAyub-EE/RISC-V-single-cycle-processor.git,2021-10-17 13:12:56+00:00,A RISC-V single cycle processor.,0,UsamaAyub-EE/RISC-V-single-cycle-processor,418136026,Verilog,RISC-V-single-cycle-processor,20,1,2021-12-14 08:49:15+00:00,[],None
146,https://github.com/thegabriele97/RISCV_SBST.git,2021-10-06 16:42:33+00:00,"Assignment: SBST for RISCV PULPissimo core (RAM march test, ALU, MAC, RF functional tests)",1,thegabriele97/RISCV_SBST,414293536,Verilog,RISCV_SBST,54763,1,2023-04-05 05:55:44+00:00,"['sbst', 'riscv', 'testing']",None
147,https://github.com/prcups/GAdder.git,2021-10-08 11:28:41+00:00,,0,prcups/GAdder,414960253,Verilog,GAdder,11,1,2023-11-01 14:34:01+00:00,[],None
148,https://github.com/hujiadfr/ECE385-FPGA-lab.git,2021-10-13 01:21:00+00:00,,0,hujiadfr/ECE385-FPGA-lab,416548674,Verilog,ECE385-FPGA-lab,36249,1,2022-01-06 10:49:55+00:00,[],None
149,https://github.com/barzamin/cs552.git,2021-09-22 18:55:27+00:00,,0,barzamin/cs552,409321730,Verilog,cs552,10261,1,2022-12-09 01:30:34+00:00,[],None
150,https://github.com/MuhammadZubairSC/VHDL-Projects.git,2021-10-18 18:20:17+00:00,Couple of basic VHDL projects using DE10-Lite Development Kit.,0,MuhammadZubairSC/VHDL-Projects,418619524,Verilog,VHDL-Projects,24674,1,2023-02-18 10:20:00+00:00,[],https://api.github.com/licenses/apache-2.0
151,https://github.com/anall/sudoku-accelerator-caravel.git,2021-10-12 03:39:33+00:00,,1,anall/sudoku-accelerator-caravel,416171379,Verilog,sudoku-accelerator-caravel,213887,1,2021-11-08 03:00:34+00:00,[],https://api.github.com/licenses/apache-2.0
152,https://github.com/MuhammadZubairSC/ADC.git,2021-10-14 19:44:01+00:00,A project on DE10-Lite Development board.,0,MuhammadZubairSC/ADC,417261953,Verilog,ADC,20351,1,2023-02-18 10:20:02+00:00,[],https://api.github.com/licenses/apache-2.0
153,https://github.com/Aimane9/4x4-matrix-keypad-and-a-4-digit-7-segment-LED-display-to-the-FPGA-board.git,2021-10-15 10:52:22+00:00,"4x4 matrix keypad and a 4-digit, 7-segment LED display to the FPGA board",0,Aimane9/4x4-matrix-keypad-and-a-4-digit-7-segment-LED-display-to-the-FPGA-board,417465192,Verilog,4x4-matrix-keypad-and-a-4-digit-7-segment-LED-display-to-the-FPGA-board,40,1,2021-10-15 11:05:29+00:00,[],None
154,https://github.com/MuhammadZubairSC/PWM.git,2021-10-14 19:17:14+00:00,A project on DE10-Lite FPGA development board.,0,MuhammadZubairSC/PWM,417254975,Verilog,PWM,5084,1,2023-02-18 10:20:03+00:00,[],https://api.github.com/licenses/apache-2.0
155,https://github.com/maaz-siddiqui/RiscV-SystemVerilog.git,2021-10-06 20:32:53+00:00,Open Source Risc V Design single cycle on SystemVerilog,1,maaz-siddiqui/RiscV-SystemVerilog,414361632,Verilog,RiscV-SystemVerilog,23,1,2023-01-30 19:39:18+00:00,"['systemverilog', 'risc-v']",None
156,https://github.com/mohamednabilabdelfattah/SPI.git,2021-09-19 04:42:15+00:00,,0,mohamednabilabdelfattah/SPI,408032931,Verilog,SPI,1646,1,2022-11-19 20:56:53+00:00,[],https://api.github.com/licenses/mit
157,https://github.com/aibtw/Fibonacci-Number-Generator.git,2021-09-30 18:56:44+00:00,A Verilog project to generates the nth Fibonacci number.,0,aibtw/Fibonacci-Number-Generator,412188708,Verilog,Fibonacci-Number-Generator,13,1,2022-08-29 02:09:53+00:00,[],None
158,https://github.com/Featherweight-IP/fwvexrisc.git,2021-10-08 19:21:55+00:00,Provides several configurations of VexRISC as FeatherweightIP packages,0,Featherweight-IP/fwvexrisc,415103295,Verilog,fwvexrisc,126,1,2021-11-03 17:11:18+00:00,[],https://api.github.com/licenses/apache-2.0
159,https://github.com/NgoMinhNhan/Ternary-Content-Addressable-Memory.git,2021-10-17 01:39:30+00:00,Design 104-bit TCAM based SRAM,0,NgoMinhNhan/Ternary-Content-Addressable-Memory,417991530,Verilog,Ternary-Content-Addressable-Memory,3053,1,2021-12-20 20:34:44+00:00,[],None
160,https://github.com/mattiamirigaldi/ISA-labs.git,2021-10-12 11:05:51+00:00,Integrated systems architecture labs ,0,mattiamirigaldi/ISA-labs,416301766,Verilog,ISA-labs,7765,1,2023-11-17 18:58:09+00:00,[],None
161,https://github.com/vvh413/hpc.git,2021-10-04 17:27:45+00:00,High-Perfomance Computing labs,0,vvh413/hpc,413520556,Verilog,hpc,65495,1,2024-02-24 08:41:34+00:00,[],None
162,https://github.com/frankeychurches/sdp.git,2021-09-22 11:04:04+00:00,SDP practices for sharing,0,frankeychurches/sdp,409169825,Verilog,sdp,84261,1,2021-10-06 11:07:34+00:00,[],None
163,https://github.com/xtrinch/icestick-fpga-example.git,2021-10-14 16:06:01+00:00,Example project for Lattice icestick fpga,0,xtrinch/icestick-fpga-example,417197224,Verilog,icestick-fpga-example,3,1,2021-10-19 18:05:47+00:00,"['fpga', 'verilog', 'icestorm-toolchain']",None
164,https://github.com/AdarshPallippuram/RISC-Processor.git,2021-10-02 09:46:24+00:00,Designing the computational and program sequencing unit for a RISC Processor,1,AdarshPallippuram/RISC-Processor,412753953,Verilog,RISC-Processor,763,1,2021-12-16 12:18:15+00:00,[],None
165,https://github.com/aliabbasi-engr/nios-II.git,2021-10-10 08:37:23+00:00,,0,aliabbasi-engr/nios-II,415529505,Verilog,nios-II,38125,1,2022-03-15 21:22:17+00:00,[],https://api.github.com/licenses/gpl-3.0
166,https://github.com/yanaerobe/ReMap.git,2021-09-29 13:45:00+00:00,An optimization for range mapping method in Mitchell's logarithmic approximation algorithm. ,0,yanaerobe/ReMap,411691197,Verilog,ReMap,16662,1,2024-02-29 16:50:25+00:00,[],None
167,https://github.com/ECE473-2021/mips_cpu.git,2021-10-15 21:27:58+00:00,MIPS-Like CPU written (mostly) in verilog,0,ECE473-2021/mips_cpu,417641327,Verilog,mips_cpu,685,1,2023-06-23 10:13:33+00:00,"['verilog', 'mips', 'mips-architecture', 'mips-processor', 'educational-project']",None
168,https://github.com/mattvenn/wrapped_vga_clock.git,2021-10-17 16:20:40+00:00,,0,mattvenn/wrapped_vga_clock,418187437,Verilog,wrapped_vga_clock,5289,1,2022-03-17 00:17:09+00:00,[],https://api.github.com/licenses/apache-2.0
169,https://github.com/SouthernPark/ECE550_32_bits_processor.git,2021-10-21 01:30:13+00:00,,0,SouthernPark/ECE550_32_bits_processor,419542737,Verilog,ECE550_32_bits_processor,43,1,2022-11-07 07:29:04+00:00,[],None
170,https://github.com/MiSTer-devel/PMD85_MiSTer.git,2021-09-28 14:30:11+00:00,PMD85 v.2A for MISTer,1,MiSTer-devel/PMD85_MiSTer,411316702,Verilog,PMD85_MiSTer,3042,1,2023-10-31 16:07:26+00:00,"['mister-core', 'pmd85', 'retro-computing']",https://api.github.com/licenses/gpl-2.0
171,https://github.com/spareack/roberts-operator-Verilog-VHDL.git,2021-10-21 22:41:32+00:00,,0,spareack/roberts-operator-Verilog-VHDL,419897149,Verilog,roberts-operator-Verilog-VHDL,2650,1,2022-05-03 15:44:32+00:00,[],None
172,https://github.com/DrSpectacles/DSDL2.git,2021-10-13 14:42:30+00:00,wow,1,DrSpectacles/DSDL2,416782113,Verilog,DSDL2,25,1,2021-10-25 18:17:09+00:00,[],None
173,https://github.com/lorenzocarrano/ISA_2021_Group21_Labs.git,2021-10-12 11:27:06+00:00,,2,lorenzocarrano/ISA_2021_Group21_Labs,416308292,Verilog,ISA_2021_Group21_Labs,98696,1,2023-12-16 09:17:13+00:00,[],None
174,https://github.com/JiangDazhao/MulticycleCPU.git,2021-10-15 16:10:58+00:00,Implement a multi-cycle CPU in Vivado with Verilog,0,JiangDazhao/MulticycleCPU,417561713,Verilog,MulticycleCPU,7155,1,2023-12-28 17:56:32+00:00,[],None
175,https://github.com/marcotulio956/cache.coherencyLAOCII.git,2021-10-09 12:43:17+00:00,"Exerting coherency between caches with protocols in a Memory-Shared Multiprocessors system whether it has uniform memory access(UMA, symmetric) or not(non-UMA).",1,marcotulio956/cache.coherencyLAOCII,415306259,Verilog,cache.coherencyLAOCII,530,1,2024-03-22 12:01:25+00:00,"['coherence-protocol', 'cache', 'computer-architecture', 'computer-organization', 'verilog', 'multiprocessor', 'cache-memory', 'memory-hierarchy']",None
176,https://github.com/KKeith18/SingleCycleDatapath.git,2021-09-25 18:11:06+00:00,,0,KKeith18/SingleCycleDatapath,410347908,Verilog,SingleCycleDatapath,12,1,2024-03-25 09:48:14+00:00,[],None
177,https://github.com/MiSTer-devel/Arcade-ScooterShooter_MiSTer.git,2021-09-29 02:38:54+00:00,Scooter Shooter for MiSTer,3,MiSTer-devel/Arcade-ScooterShooter_MiSTer,411506095,Verilog,Arcade-ScooterShooter_MiSTer,5104,1,2021-12-26 02:49:44+00:00,[],https://api.github.com/licenses/gpl-3.0
178,https://github.com/Brandon451/ECE284FA2021-Low-powered-VLSI-implementation-for-Machine-Learning.git,2021-09-30 07:26:50+00:00,All material utilized to survive ECE 284 at UCSD in Fall'21,0,Brandon451/ECE284FA2021-Low-powered-VLSI-implementation-for-Machine-Learning,411965337,Verilog,ECE284FA2021-Low-powered-VLSI-implementation-for-Machine-Learning,49713,1,2022-11-19 04:38:20+00:00,[],None
179,https://github.com/SatyenderYadav/verilog-code.git,2021-09-30 18:08:22+00:00,These are verilog codes for the different ICs,1,SatyenderYadav/verilog-code,412172500,Verilog,verilog-code,610,1,2023-03-25 16:23:37+00:00,"['verilog', 'verilog-hdl', 'verilog-project', 'verilog-code', 'integrated-circuits']",None
180,https://github.com/CHIPS-PESU/8-bit-ALU-Verilog.git,2021-09-22 09:09:29+00:00,,0,CHIPS-PESU/8-bit-ALU-Verilog,409135846,Verilog,8-bit-ALU-Verilog,7,1,2021-11-21 08:17:27+00:00,[],None
181,https://github.com/Abd-ELrahmanHamza/Serial-Peripheral-Interface.git,2021-09-19 00:20:15+00:00,Design and implement the following components of the SPI modules using Verilog such that they match the requirements of the development testbench and match the SPI specifications: Master-Slave Self-Checking Testbenches for the Master and Slave,3,Abd-ELrahmanHamza/Serial-Peripheral-Interface,407995710,Verilog,Serial-Peripheral-Interface,1654,1,2022-01-14 14:55:53+00:00,"['digital-design', 'logic-circuits', 'logic-gates', 'serial-peripheral-interface']",https://api.github.com/licenses/mit
182,https://github.com/mikhailkhokhlov/digilent-zybo-z7-vga-hdma.git,2021-10-05 19:22:02+00:00,Simple hw design with VGA (using PMOD) and HDMI outputs made for Digilent Zybo Z7 board,0,mikhailkhokhlov/digilent-zybo-z7-vga-hdma,413951263,Verilog,digilent-zybo-z7-vga-hdma,32,1,2023-12-17 14:45:31+00:00,[],None
183,https://github.com/anall/sudoku-accelerator.git,2021-10-04 06:01:17+00:00,,1,anall/sudoku-accelerator,413292788,Verilog,sudoku-accelerator,77,1,2021-10-18 22:44:51+00:00,[],https://api.github.com/licenses/apache-2.0
184,https://github.com/preminstrel/Verilog-tutorial.git,2021-09-28 07:01:29+00:00,,0,preminstrel/Verilog-tutorial,411171705,Verilog,Verilog-tutorial,32,1,2022-03-02 04:23:29+00:00,"['verilog', 'hdlbits']",None
185,https://github.com/cepdnaclk/e16-co502-RV32IM-NoC-implementation.git,2021-10-18 12:21:49+00:00,,2,cepdnaclk/e16-co502-RV32IM-NoC-implementation,418488856,Verilog,e16-co502-RV32IM-NoC-implementation,3102,1,2022-08-18 15:04:31+00:00,"['riscv', 'noc']",None
186,https://github.com/erdemirbehiye/digital-system-design.git,2021-10-11 15:34:29+00:00,,0,erdemirbehiye/digital-system-design,415987083,Verilog,digital-system-design,260,1,2021-10-11 16:21:50+00:00,[],None
187,https://github.com/droggen/BlueMax.git,2021-09-25 14:42:58+00:00,BlueMax - a wearable FPGA board to hardware-accelerate signal processing and machine learning,0,droggen/BlueMax,410297268,Verilog,BlueMax,11750,1,2023-06-02 19:08:29+00:00,[],None
188,https://github.com/shivamsingha/hardware-lab-verilog.git,2021-09-19 14:45:37+00:00,Verilog sources for Hardware Lab Assignments,0,shivamsingha/hardware-lab-verilog,408153267,Verilog,hardware-lab-verilog,301,1,2022-05-23 04:06:56+00:00,"['verilog', 'hardware-description-language', 'assigment']",None
189,https://github.com/AroraShreshth/embedded_verilog.git,2021-10-13 15:58:30+00:00,Embedded Lab Verilog,0,AroraShreshth/embedded_verilog,416808864,Verilog,embedded_verilog,7,1,2023-03-08 22:47:49+00:00,[],None
190,https://github.com/efabless/clock-mesh-analysis.git,2021-10-06 18:32:41+00:00,,0,efabless/clock-mesh-analysis,414328682,Verilog,clock-mesh-analysis,127226,1,2022-06-05 10:09:14+00:00,[],None
191,https://github.com/Richielee630/MIPS_pipeline_processor.git,2021-10-08 23:01:50+00:00,,0,Richielee630/MIPS_pipeline_processor,415147616,Verilog,MIPS_pipeline_processor,7359,1,2021-11-02 01:47:33+00:00,[],None
192,https://github.com/XPPGX/SPI_Master_IP.git,2021-10-02 02:11:18+00:00,Designing a SPI Master IP to send some datas,0,XPPGX/SPI_Master_IP,412667020,Verilog,SPI_Master_IP,224,1,2021-10-04 05:56:40+00:00,[],https://api.github.com/licenses/mit
193,https://github.com/EnigmaticAbyss/DigitalDesignLab.git,2021-09-26 04:47:22+00:00,,0,EnigmaticAbyss/DigitalDesignLab,410452109,Verilog,DigitalDesignLab,6886,1,2021-12-31 15:19:39+00:00,[],None
194,https://github.com/CarolinaAlvarado/Phy_Pcie.git,2021-10-02 18:03:22+00:00,Proyecto Digitales II,0,CarolinaAlvarado/Phy_Pcie,412874325,Verilog,Phy_Pcie,3,1,2021-10-04 02:46:50+00:00,[],None
195,https://github.com/TripRichert/sort_fpga.git,2021-09-18 20:47:22+00:00,,0,TripRichert/sort_fpga,407964434,Verilog,sort_fpga,46,1,2024-01-24 15:45:08+00:00,[],https://api.github.com/licenses/mit
196,https://github.com/SergeyIvanets/SDRAM-controller.git,2021-10-03 16:44:39+00:00,SDRAM IS42S32800J controller,0,SergeyIvanets/SDRAM-controller,413137174,Verilog,SDRAM-controller,5214,1,2024-02-02 15:41:08+00:00,[],None
197,https://github.com/slayterteal/Handwritten-Image-Neural-Network.git,2021-09-18 14:22:15+00:00,ECEN 4303 Term Project:,0,slayterteal/Handwritten-Image-Neural-Network,407880779,Verilog,Handwritten-Image-Neural-Network,28316,1,2022-03-28 08:21:53+00:00,[],None
198,https://github.com/MuhammadZubairSC/SoC.git,2021-10-14 20:07:49+00:00,A project for creating system on a chip using DE10-Lite development board.,1,MuhammadZubairSC/SoC,417268106,Verilog,SoC,51267,1,2023-02-18 10:20:01+00:00,[],https://api.github.com/licenses/apache-2.0
199,https://github.com/SM2A/Digital_Logic_Design_Lab_Course_Projects.git,2021-10-06 20:52:44+00:00,🎓💻University of Tehran Digital Logic Design Lab Course Projects - Spring 2021,0,SM2A/Digital_Logic_Design_Lab_Course_Projects,414366201,Verilog,Digital_Logic_Design_Lab_Course_Projects,32893,1,2021-11-20 08:40:47+00:00,"['digital-logic-design', 'dld', 'synthesis', 'verilog']",None
200,https://github.com/A-sly-fox/CA_design.git,2021-09-29 13:44:36+00:00,,0,A-sly-fox/CA_design,411691073,Verilog,CA_design,108,1,2021-12-21 09:24:06+00:00,[],None
201,https://github.com/kshaa/dip-testbed-dist.git,2021-10-22 09:11:30+00:00,,0,kshaa/dip-testbed-dist,420035166,Verilog,dip-testbed-dist,9494,1,2023-01-28 01:34:58+00:00,[],None
202,https://github.com/Learndesign/2021-Fall-Architecture-experiment.git,2021-09-29 07:30:36+00:00,,0,Learndesign/2021-Fall-Architecture-experiment,411573761,Verilog,2021-Fall-Architecture-experiment,80,1,2022-10-24 15:26:11+00:00,[],None
203,https://github.com/CaioRodrigues200/Projeto-Truco.git,2021-10-21 14:53:00+00:00,Projeto realizado para avaliação na disciplina de laboratório de circuitos lógicos (2020),0,CaioRodrigues200/Projeto-Truco,419765688,Verilog,Projeto-Truco,49,1,2021-10-21 16:25:35+00:00,[],None
204,https://github.com/hhping/7channel-.git,2021-10-20 05:51:57+00:00,,0,hhping/7channel-,419201840,Verilog,7channel-,22,1,2022-04-16 22:08:09+00:00,[],None
205,https://github.com/lihui91/Digital_Logic.git,2021-09-20 00:44:22+00:00,数字逻辑课程,0,lihui91/Digital_Logic,408270961,Verilog,Digital_Logic,45948,1,2023-08-01 09:46:10+00:00,[],None
206,https://github.com/remisiki/VE370.git,2021-09-20 08:52:39+00:00,,0,remisiki/VE370,408372062,Verilog,VE370,71298,1,2023-03-13 09:20:53+00:00,[],None
207,https://github.com/rykovv/riscv.git,2021-10-19 03:13:07+00:00,RISC-V Single Cycle Datapath Implementation in Verilog,0,rykovv/riscv,418752767,Verilog,riscv,107,1,2023-07-13 08:47:45+00:00,"['risc-v', 'verilog', 'datapath', 'rtl']",None
208,https://github.com/schdoel/LogicDesignLab.git,2021-10-08 12:36:20+00:00,11010EECS207001 Lee Chun Yi,0,schdoel/LogicDesignLab,414980600,Verilog,LogicDesignLab,85280,1,2022-10-20 11:13:05+00:00,[],None
209,https://github.com/OpenEDF/macan.git,2021-10-22 12:14:41+00:00,risc-v soft core soc,2,OpenEDF/macan,420086087,Verilog,macan,81,1,2021-12-14 15:46:53+00:00,"['risc-v', 'soc']",https://api.github.com/licenses/mit
210,https://github.com/Aimane9/UART-transmitter---Verilog-code-.git,2021-10-14 13:58:20+00:00,UART transmitter verilog code,0,Aimane9/UART-transmitter---Verilog-code-,417151651,Verilog,UART-transmitter---Verilog-code-,3,1,2021-10-15 10:49:22+00:00,[],None
211,https://github.com/marcos2307/MIPS_verilog.git,2021-09-23 16:24:24+00:00,Implementacion de MIPS en verilog,0,marcos2307/MIPS_verilog,409664751,Verilog,MIPS_verilog,22,1,2021-11-05 02:08:10+00:00,[],None
212,https://github.com/sunyw99/MIPS-Computer-Simulation.git,2021-09-21 03:25:01+00:00,A simulation of both single cycle and pipelined implementations of MIPS CPU in Verilog,0,sunyw99/MIPS-Computer-Simulation,408674911,Verilog,MIPS-Computer-Simulation,3601,1,2022-11-24 09:00:33+00:00,[],None
213,https://github.com/AUCOHL/Stdcells.git,2021-09-26 19:19:34+00:00,The Standard Cell Libraries Used By The Cloud V Platform,1,AUCOHL/Stdcells,410641426,Verilog,Stdcells,2432,1,2023-03-17 16:00:04+00:00,[],None
214,https://github.com/Jonathan-Woo/ECE253-Digital-and-Computer-Systems.git,2021-10-22 22:39:29+00:00,Lab assignments with Verilog HDL and ARM assembly.,0,Jonathan-Woo/ECE253-Digital-and-Computer-Systems,420259318,Verilog,ECE253-Digital-and-Computer-Systems,463,1,2022-05-23 04:03:47+00:00,[],None
215,https://github.com/0xArt/Parallel_Transposed_FIR_Filter_Verilog.git,2021-10-15 02:39:01+00:00,,1,0xArt/Parallel_Transposed_FIR_Filter_Verilog,417347157,Verilog,Parallel_Transposed_FIR_Filter_Verilog,83,1,2022-04-11 19:17:37+00:00,[],https://api.github.com/licenses/gpl-3.0
216,https://github.com/shashwat0426/MOSFET.git,2021-10-16 06:31:05+00:00,MOSFET(NMOS & PMOS) based different logic circuits,0,shashwat0426/MOSFET,417740327,Verilog,MOSFET,1559,1,2023-05-01 02:28:38+00:00,[],None
217,https://github.com/BYCakar/caravel_yonga-100m-ethernet.git,2021-10-19 11:37:12+00:00,https://caravel-user-project.readthedocs.io,0,BYCakar/caravel_yonga-100m-ethernet,418897317,Verilog,caravel_yonga-100m-ethernet,69928,1,2022-06-13 04:47:29+00:00,[],https://api.github.com/licenses/apache-2.0
218,https://github.com/zyn810039594/General-Robot-Control-Unit.git,2021-09-18 00:51:13+00:00,"General Robot Control Unit (aka GRCU), is a FPGA program for small scale robots, which aims to be real-time and stable.",0,zyn810039594/General-Robot-Control-Unit,407716858,Verilog,General-Robot-Control-Unit,108,1,2021-10-19 09:36:09+00:00,[],https://api.github.com/licenses/agpl-3.0
219,https://github.com/Liuzirui666/CS145--for-cs.SJTU.git,2021-10-09 14:08:31+00:00,,0,Liuzirui666/CS145--for-cs.SJTU,415326990,Verilog,CS145--for-cs.SJTU,48,1,2021-10-09 14:11:40+00:00,[],None
220,https://github.com/whi497/ustc-magic.git,2021-10-15 11:26:15+00:00,这是魔术(模数)的报告,0,whi497/ustc-magic,417474530,Verilog,ustc-magic,11327,1,2023-01-02 08:36:56+00:00,[],None
221,https://github.com/Saumya0206/HammingCode.git,2021-09-22 19:33:42+00:00,Course Project,0,Saumya0206/HammingCode,409332426,Verilog,HammingCode,7,1,2024-01-23 17:31:37+00:00,[],None
222,https://github.com/ahmedqamesh/mopshub.git,2021-10-14 09:44:06+00:00,,0,ahmedqamesh/mopshub,417073550,Verilog,mopshub,993893,1,2024-04-02 09:05:26+00:00,[],
223,https://github.com/tcc3810/BoothMultiplierRadix4.git,2021-09-29 09:53:16+00:00,,0,tcc3810/BoothMultiplierRadix4,411618104,Verilog,BoothMultiplierRadix4,6,0,2021-09-29 09:55:30+00:00,[],None
224,https://github.com/BeshoyMorad/Serial-peripheral-interface.git,2021-09-30 12:59:13+00:00,Simple Master Slave design using Verilog,0,BeshoyMorad/Serial-peripheral-interface,412065518,Verilog,Serial-peripheral-interface,75,0,2022-07-17 17:36:17+00:00,[],None
225,https://github.com/TheRadDani/Tarea7_D_II.git,2021-09-30 19:04:57+00:00,,0,TheRadDani/Tarea7_D_II,412191581,Verilog,Tarea7_D_II,29,0,2021-10-01 01:56:21+00:00,[],None
226,https://github.com/tortuenoire5408/CellBased2011_preliminary.git,2021-10-08 17:59:00+00:00,,0,tortuenoire5408/CellBased2011_preliminary,415081534,Verilog,CellBased2011_preliminary,510,0,2021-10-10 06:07:16+00:00,[],None
227,https://github.com/AbhinavBhattacharya/MOD5_counter_RTL_to_GDS.git,2021-10-17 08:25:06+00:00,Design of a MOD5 counter using RTL to GDS2 flow.,0,AbhinavBhattacharya/MOD5_counter_RTL_to_GDS,418065153,Verilog,MOD5_counter_RTL_to_GDS,1028,0,2021-10-17 08:26:40+00:00,[],None
228,https://github.com/Asmami/dic-pa.git,2021-10-14 09:19:53+00:00,2x2 pixel array made form System Verilog and spice,0,Asmami/dic-pa,417065763,Verilog,dic-pa,101,0,2021-11-18 15:19:52+00:00,[],None
229,https://github.com/RISE-SIPP/Piccolo.git,2021-10-13 17:55:56+00:00,Piccolo processor implementation on the Arty A7 100T FPGA Board.,0,RISE-SIPP/Piccolo,416845861,Verilog,Piccolo,9531,0,2021-11-17 10:50:28+00:00,[],None
230,https://github.com/canyilankiran/CS240.git,2021-10-14 15:38:23+00:00,,0,canyilankiran/CS240,417187701,Verilog,CS240,7,0,2021-10-14 15:40:18+00:00,[],None
231,https://github.com/deolsatish/329Project.git,2021-09-19 07:15:20+00:00,,0,deolsatish/329Project,408059184,Verilog,329Project,26137,0,2021-10-03 16:02:53+00:00,[],None
232,https://github.com/hohaicongthuan/Project-2.git,2021-09-19 13:54:42+00:00,This repo contains codes from my Project 2 class.,1,hohaicongthuan/Project-2,408140767,Verilog,Project-2,14420,0,2023-01-28 03:47:16+00:00,[],None
233,https://github.com/C0L/GPCP.git,2021-09-20 08:47:54+00:00,,0,C0L/GPCP,408370769,Verilog,GPCP,216368,0,2021-12-07 05:22:37+00:00,[],None
234,https://github.com/DeMistified/CoCo2_Demistify.git,2021-09-21 01:10:49+00:00,Tandy Color Computer 2 (CoCo2) and Dragon 32,0,DeMistified/CoCo2_Demistify,408649234,,CoCo2_Demistify,9245,0,2021-09-21 01:10:49+00:00,[],None
235,https://github.com/sarathsundarh/sem3-lab.git,2021-10-01 16:31:34+00:00,DDCO AND DS LAB FOR sem-3 CSE,0,sarathsundarh/sem3-lab,412541599,,sem3-lab,10194,0,2021-10-01 16:31:35+00:00,[],None
236,https://github.com/Ron8203/mipsProcessor.git,2021-09-24 11:43:10+00:00,,0,Ron8203/mipsProcessor,409942840,Verilog,mipsProcessor,16,0,2021-12-01 17:40:17+00:00,[],None
237,https://github.com/ianbig/ece550-regfile.git,2021-09-29 17:43:04+00:00,,1,ianbig/ece550-regfile,411773597,Verilog,ece550-regfile,1875,0,2021-10-08 03:15:47+00:00,[],None
238,https://github.com/youmna2023/UART_Tx.git,2021-09-22 12:28:53+00:00,,0,youmna2023/UART_Tx,409195909,Verilog,UART_Tx,4,0,2022-08-29 20:01:57+00:00,[],None
239,https://github.com/spenserwenhe/Tetris-On-FPGA.git,2021-09-28 23:03:15+00:00,,0,spenserwenhe/Tetris-On-FPGA,411462361,Verilog,Tetris-On-FPGA,67566,0,2021-09-28 23:22:38+00:00,[],None
240,https://github.com/zetavB/ProyectoDigitales2_1.git,2021-10-04 02:15:09+00:00,,0,zetavB/ProyectoDigitales2_1,413248222,Verilog,ProyectoDigitales2_1,306,0,2021-11-02 23:13:38+00:00,[],None
241,https://github.com/dogukan-bicer/Altera_max_ii_blink.git,2021-10-12 01:56:06+00:00,,0,dogukan-bicer/Altera_max_ii_blink,416147434,Verilog,Altera_max_ii_blink,15,0,2021-10-16 20:04:30+00:00,[],https://api.github.com/licenses/gpl-3.0
242,https://github.com/pranjali-pathre/Processor-architecture-design---Y86-ISA.git,2021-10-05 15:31:48+00:00,,0,pranjali-pathre/Processor-architecture-design---Y86-ISA,413876199,Verilog,Processor-architecture-design---Y86-ISA,5582,0,2021-10-05 16:15:44+00:00,[],None
243,https://github.com/samuel0710774/Mini_CPU.git,2021-10-06 06:52:53+00:00,,0,samuel0710774/Mini_CPU,414101404,Verilog,Mini_CPU,3,0,2021-10-06 06:53:13+00:00,[],None
244,https://github.com/tom23785886/LogicDesign8.git,2021-10-11 05:49:05+00:00,,0,tom23785886/LogicDesign8,415794263,Verilog,LogicDesign8,7781,0,2021-10-11 05:49:53+00:00,[],None
245,https://github.com/jukkanghost2/arqui-tp2-uart.git,2021-10-06 21:52:51+00:00,Segundo TP de arquitectura de computadoras: UART,0,jukkanghost2/arqui-tp2-uart,414379879,Verilog,arqui-tp2-uart,284,0,2021-11-09 19:29:43+00:00,[],None
246,https://github.com/splinedrive/hacks.git,2021-10-07 15:50:40+00:00,sharing some hacks,0,splinedrive/hacks,414664427,Verilog,hacks,11,0,2021-10-11 20:00:15+00:00,[],https://api.github.com/licenses/isc
247,https://github.com/Omaramos16/EE108.git,2021-10-06 23:25:46+00:00,Repo For All EE108 Labs and Stuff,1,Omaramos16/EE108,414401273,,EE108,3,0,2021-10-13 02:42:57+00:00,[],None
248,https://github.com/saiharishk/Number-of-zeroes-in-a-3-bit-input.git,2021-10-07 07:04:24+00:00,,0,saiharishk/Number-of-zeroes-in-a-3-bit-input,414495868,Verilog,Number-of-zeroes-in-a-3-bit-input,2,0,2021-10-07 07:08:34+00:00,[],None
249,https://github.com/HBzhainan-wzw/154Lab1.git,2021-10-04 09:33:42+00:00,,0,HBzhainan-wzw/154Lab1,413358020,Verilog,154Lab1,0,0,2021-10-04 09:35:54+00:00,[],None
250,https://github.com/gabomora2200/DigitalCircuits.git,2021-10-10 02:53:15+00:00,,0,gabomora2200/DigitalCircuits,415471040,Verilog,DigitalCircuits,2605,0,2021-10-10 02:59:09+00:00,[],None
251,https://github.com/Qinghao-Li/EECS150-fa21_team12.git,2021-10-23 22:20:03+00:00,,0,Qinghao-Li/EECS150-fa21_team12,420534987,Verilog,EECS150-fa21_team12,414,0,2021-10-23 22:37:31+00:00,[],None
252,https://github.com/georgc4/SMP8.git,2021-10-20 17:32:25+00:00,SMP8 8-Bit Microprocessor,0,georgc4/SMP8,419428230,Verilog,SMP8,3877,0,2021-10-20 17:35:11+00:00,[],None
253,https://github.com/Chubbyman2/ECE253-Labs.git,2021-10-23 01:20:02+00:00,We learned Verilog in ECE253 through a series of labs. Included here are the lab guides and our submissions for each. Shoutout to Parth Dua for being my partner.,0,Chubbyman2/ECE253-Labs,420283938,Verilog,ECE253-Labs,7281,0,2021-12-21 04:05:55+00:00,[],None
254,https://github.com/ndane/SpaceInvaders.git,2021-10-21 23:47:53+00:00,Space Invaders in an FPGA,0,ndane/SpaceInvaders,419909421,Verilog,SpaceInvaders,213,0,2021-10-23 17:49:50+00:00,[],None
255,https://github.com/wharksmad15/compArch_stack-processor.git,2021-10-13 22:05:26+00:00,,0,wharksmad15/compArch_stack-processor,416911156,Verilog,compArch_stack-processor,24898,0,2021-10-13 22:10:13+00:00,[],None
256,https://github.com/brandonHahnPersonal/lab3.git,2021-10-16 00:36:55+00:00,,0,brandonHahnPersonal/lab3,417674531,Verilog,lab3,58,0,2021-10-16 00:39:53+00:00,[],None
257,https://github.com/Renjith-Ramachandran/ebmc-sim.git,2021-10-21 23:06:10+00:00,,0,Renjith-Ramachandran/ebmc-sim,419901790,Verilog,ebmc-sim,59,0,2021-10-21 23:14:07+00:00,[],None
258,https://github.com/raja-aadhithan/M.Tech_Verilog.git,2021-10-22 02:54:51+00:00,Files coded on projects and labs,0,raja-aadhithan/M.Tech_Verilog,419946477,Verilog,M.Tech_Verilog,90530,0,2023-10-24 07:34:00+00:00,[],None
259,https://github.com/nehalzahra/Fixed-Point-ALU.git,2021-10-06 10:29:57+00:00,,0,nehalzahra/Fixed-Point-ALU,414167162,Verilog,Fixed-Point-ALU,122,0,2021-10-06 10:32:14+00:00,[],None
260,https://github.com/LibrarristShalinward/unsigned_int_accumulator.git,2021-10-06 14:30:43+00:00,Vivado介绍示例项目：无符号二进制加法器,0,LibrarristShalinward/unsigned_int_accumulator,414246151,Verilog,unsigned_int_accumulator,6,0,2021-10-18 14:16:24+00:00,[],None
261,https://github.com/MonaRadad/Singlecycle-Simulation.git,2021-10-05 19:27:36+00:00,This project simulated a single-cycle processor using Verilog.,0,MonaRadad/Singlecycle-Simulation,413952832,Verilog,Singlecycle-Simulation,3,0,2021-10-09 19:21:54+00:00,[],None
262,https://github.com/oliveiraop/eletronica_digital.git,2021-10-07 00:54:18+00:00,,0,oliveiraop/eletronica_digital,414417887,Verilog,eletronica_digital,806,0,2021-10-07 00:55:30+00:00,[],None
263,https://github.com/Rahulbiju315-yb/caAssignm.git,2021-10-21 06:21:44+00:00,,0,Rahulbiju315-yb/caAssignm,419605163,Verilog,caAssignm,522,0,2022-08-02 11:42:08+00:00,[],None
264,https://github.com/arjun-mittu/verilog.git,2021-10-12 07:56:23+00:00,,1,arjun-mittu/verilog,416238757,Verilog,verilog,5,0,2021-10-12 18:33:46+00:00,[],None
265,https://github.com/Paleface101/DSP_DATA_SWITCH.git,2021-10-11 13:57:41+00:00,,0,Paleface101/DSP_DATA_SWITCH,415949724,Verilog,DSP_DATA_SWITCH,1272,0,2021-10-15 08:14:58+00:00,[],None
266,https://github.com/Szpila123/FPGA_exercises.git,2021-10-14 21:35:58+00:00,Exercises solved during University of Wroclaw FPGA course,0,Szpila123/FPGA_exercises,417288846,Verilog,FPGA_exercises,22,0,2023-01-28 04:18:09+00:00,[],https://api.github.com/licenses/mit
267,https://github.com/afaringhazal/Logic-Circuits-Final-Project.git,2021-10-14 18:38:38+00:00,,0,afaringhazal/Logic-Circuits-Final-Project,417244134,,Logic-Circuits-Final-Project,2128,0,2021-12-10 08:17:22+00:00,[],None
268,https://github.com/maxwhiteinperth/Project_4_Team_05.git,2021-10-15 09:38:16+00:00,VHDL code of project4,0,maxwhiteinperth/Project_4_Team_05,417445462,Verilog,Project_4_Team_05,10102,0,2021-10-15 10:39:51+00:00,[],None
269,https://github.com/gc-na/risc_8bit_mcu.git,2021-10-15 11:10:37+00:00,,0,gc-na/risc_8bit_mcu,417470290,Verilog,risc_8bit_mcu,3,0,2021-10-15 11:27:59+00:00,[],None
270,https://github.com/wait-how/tta.git,2021-10-10 05:08:04+00:00,,0,wait-how/tta,415491487,Verilog,tta,11,0,2021-10-10 05:10:50+00:00,[],https://api.github.com/licenses/mit
271,https://github.com/abi7ash/VLSI_LAB.git,2021-10-02 11:30:16+00:00,,0,abi7ash/VLSI_LAB,412776930,Verilog,VLSI_LAB,21672,0,2021-10-19 08:32:21+00:00,[],None
272,https://github.com/saiharishk/Today-Day-After-Tomorrow.git,2021-10-07 08:49:37+00:00,,0,saiharishk/Today-Day-After-Tomorrow,414526567,Verilog,Today-Day-After-Tomorrow,4,0,2021-10-07 08:51:32+00:00,[],None
273,https://github.com/saiharishk/2-Digit-BCD-to-Binary.git,2021-10-07 08:45:45+00:00,,0,saiharishk/2-Digit-BCD-to-Binary,414525283,Verilog,2-Digit-BCD-to-Binary,3,0,2021-10-07 08:48:30+00:00,[],None
274,https://github.com/green4free/my_first_rv32i.git,2021-10-04 21:05:50+00:00,,0,green4free/my_first_rv32i,413582930,Verilog,my_first_rv32i,18,0,2021-10-15 18:26:17+00:00,[],https://api.github.com/licenses/isc
275,https://github.com/Zapfenkiller/Bitband.git,2021-09-28 09:40:15+00:00,A music synthesizer,0,Zapfenkiller/Bitband,411220858,Verilog,Bitband,16,0,2021-09-28 09:54:28+00:00,[],None
276,https://github.com/lucaslealvale/rfid_aux.git,2021-09-24 00:58:22+00:00,repositorio de auxilio para o pfe indago,0,lucaslealvale/rfid_aux,409788216,Verilog,rfid_aux,7542,0,2021-10-15 14:18:47+00:00,[],None
277,https://github.com/imgmz29/ALU-Checkpoint2.git,2021-09-21 20:29:36+00:00,,0,imgmz29/ALU-Checkpoint2,408965210,Verilog,ALU-Checkpoint2,16,0,2021-09-21 22:00:55+00:00,[],None
278,https://github.com/K10SHI/XOR_XORNOT_AND.git,2021-09-20 10:38:29+00:00,,0,K10SHI/XOR_XORNOT_AND,408401915,Verilog,XOR_XORNOT_AND,2,0,2021-09-20 10:38:41+00:00,[],None
279,https://github.com/SkyMew1219/C_Code.git,2021-09-21 07:19:55+00:00,About C.,0,SkyMew1219/C_Code,408724155,Verilog,C_Code,0,0,2021-09-26 09:41:44+00:00,[],None
280,https://github.com/luuvanduc1999/RISC-V-Pipeline-with-Verilog.git,2021-09-20 10:01:12+00:00,"ReDesign RISC-V with datapath, control logic and using 5-stage pipeline.",0,luuvanduc1999/RISC-V-Pipeline-with-Verilog,408391767,Verilog,RISC-V-Pipeline-with-Verilog,167,0,2021-09-20 11:03:19+00:00,[],None
281,https://github.com/duchieu91/Combinational_lock_FPGA_Verilog.git,2021-09-24 13:39:15+00:00,"FPGA-based lock for 8-digit number. Lock works in the same way as bicycle lock, it is 8-digit password. Program has user interface: 8-digit LED display, indicators for state of the program. FPGA model: ALTERA Cyclone IV EP4CE6E22C8N. Programming language: Verilog HDL.  IDE: Quartus Prime Light Edition. Project authors: Shevchenko Makar Ilyich, Murashko Artem Maximovich, Chernitsa Artem Alexandrovich. Thanks to: Burmyakov Artem, Tormasov Alexander, Ostankovich Vladislav, Muhammad Fahim, Voronov Artem, Innopolis University. ",1,duchieu91/Combinational_lock_FPGA_Verilog,409977083,,Combinational_lock_FPGA_Verilog,4874,0,2021-09-24 13:39:16+00:00,[],https://api.github.com/licenses/mit
282,https://github.com/pbing/fsm_bsv.git,2021-09-25 15:26:11+00:00,FSM coding styles in BSV,0,pbing/fsm_bsv,410308001,Verilog,fsm_bsv,16,0,2021-09-28 12:04:19+00:00,"['state-machine', 'bluespec', 'bluespec-systemverilog']",None
283,https://github.com/hsiang20/2021_fall_ai_circuit_project.git,2021-09-29 15:08:00+00:00,,0,hsiang20/2021_fall_ai_circuit_project,411721763,Verilog,2021_fall_ai_circuit_project,1053,0,2024-01-15 16:32:41+00:00,[],None
284,https://github.com/gowthamgowthamp/READ-16x8-divider.git,2021-09-27 09:30:03+00:00,,0,gowthamgowthamp/READ-16x8-divider,410821791,Verilog,READ-16x8-divider,3,0,2021-09-27 09:30:28+00:00,[],https://api.github.com/licenses/mit
285,https://github.com/SouthernPark/ECE550_Regfile.git,2021-09-30 03:15:39+00:00,Build up a register file which contains 32 registers(32bits). Two read port and one write port,0,SouthernPark/ECE550_Regfile,411907126,Verilog,ECE550_Regfile,16,0,2021-10-08 00:11:21+00:00,[],None
286,https://github.com/SkyMew1219/Verilog_Code.git,2021-09-21 00:36:39+00:00,Circuit design based RTL.,0,SkyMew1219/Verilog_Code,408643013,Verilog,Verilog_Code,5,0,2021-09-26 09:42:53+00:00,[],None
287,https://github.com/ojedalf/FPGA.git,2021-09-18 19:05:07+00:00,,0,ojedalf/FPGA,407945405,Verilog,FPGA,23,0,2021-09-18 19:06:13+00:00,[],None
288,https://github.com/tojov/THDi-Computation-Verilog.git,2021-10-04 10:42:27+00:00,,2,tojov/THDi-Computation-Verilog,413378814,Verilog,THDi-Computation-Verilog,2033,0,2021-10-07 17:06:09+00:00,"['hacktoberfest', 'hacktoberfest2021']",None
289,https://github.com/Mohamed-Ammar/FCS-16bit-CRC.git,2021-10-06 12:10:02+00:00,RTL Implementation of FCS Module it is a 16-bit ITU-T CRC  used for error detection.,0,Mohamed-Ammar/FCS-16bit-CRC,414196933,Verilog,FCS-16bit-CRC,5,0,2021-10-06 12:14:45+00:00,[],None
290,https://github.com/amandaalvesguimaraes/MipsArchitecture.git,2021-10-08 16:29:33+00:00,Mips Architecture CPU project developed for Infraestrutura de Hardware course. ,0,amandaalvesguimaraes/MipsArchitecture,415056570,Verilog,MipsArchitecture,41,0,2021-10-08 16:39:24+00:00,[],None
291,https://github.com/rupal13g/Half-adder.git,2021-10-07 07:08:16+00:00,This repository contains Verilog design and test bench code for Half adder.,0,rupal13g/Half-adder,414497022,Verilog,Half-adder,2,0,2021-10-07 07:11:24+00:00,[],None
292,https://github.com/balajichinnu98/AHB-Lite-bus-Altera-DE2-board-Cortex-M0-Microprocessor.git,2021-09-21 11:59:23+00:00,,0,balajichinnu98/AHB-Lite-bus-Altera-DE2-board-Cortex-M0-Microprocessor,408802108,Verilog,AHB-Lite-bus-Altera-DE2-board-Cortex-M0-Microprocessor,14139,0,2021-09-21 12:46:47+00:00,[],https://api.github.com/licenses/gpl-3.0
293,https://github.com/codingchunck/VLSI-AMBA-APB2AHB-Bridge.git,2021-09-23 05:50:54+00:00,,0,codingchunck/VLSI-AMBA-APB2AHB-Bridge,409464844,Verilog,VLSI-AMBA-APB2AHB-Bridge,7,0,2021-10-11 10:17:57+00:00,[],None
294,https://github.com/MohammadRafiei/Digital-Design-Lab.git,2021-10-04 10:44:10+00:00,,0,MohammadRafiei/Digital-Design-Lab,413379288,Verilog,Digital-Design-Lab,915,0,2021-12-24 21:18:35+00:00,[],None
295,https://github.com/IulianOlaru249/UPB_IV_C2_2020-2021.git,2021-10-05 09:03:55+00:00,Keeping everything on track for the final UNI year,0,IulianOlaru249/UPB_IV_C2_2020-2021,413744979,Verilog,UPB_IV_C2_2020-2021,216456,0,2023-07-06 14:02:59+00:00,[],None
296,https://github.com/luominjie19981026/A-CPU-Based-On-RV32I-Instruction-Set.git,2021-10-12 14:25:17+00:00,A general RV32I CPU in Verilog,0,luominjie19981026/A-CPU-Based-On-RV32I-Instruction-Set,416369498,Verilog,A-CPU-Based-On-RV32I-Instruction-Set,11,0,2021-10-12 15:01:24+00:00,[],None
297,https://github.com/jhz701/caravel_avsdvco_1v8_sky130.git,2021-10-11 20:40:56+00:00,,0,jhz701/caravel_avsdvco_1v8_sky130,416079858,,caravel_avsdvco_1v8_sky130,8775,0,2021-11-10 15:12:15+00:00,[],https://api.github.com/licenses/apache-2.0
298,https://github.com/MichaelPate/EE4490-Homework.git,2021-09-18 19:12:35+00:00,,0,MichaelPate/EE4490-Homework,407946872,Verilog,EE4490-Homework,24542,0,2021-10-17 14:55:47+00:00,[],None
299,https://github.com/reza-ghanbari/FPU.git,2021-09-19 13:23:25+00:00,,0,reza-ghanbari/FPU,408133516,Verilog,FPU,3214,0,2021-09-19 13:24:03+00:00,[],None
300,https://github.com/redfoggg/eletronica-digital.git,2021-09-26 22:19:44+00:00,Espaço para projetos executados na matéria eletrônica digital - ENGC40,0,redfoggg/eletronica-digital,410675246,Verilog,eletronica-digital,174,0,2021-11-30 22:59:01+00:00,[],None
301,https://github.com/zhhhhahahaha/RISCV-CPU.git,2021-09-26 02:06:55+00:00,,0,zhhhhahahaha/RISCV-CPU,410425997,Verilog,RISCV-CPU,191,0,2022-01-16 01:25:36+00:00,[],None
302,https://github.com/JLefebvre55/ECE241-Labs.git,2021-09-23 17:10:55+00:00,Labs and coursework for UofT ECE241.,0,JLefebvre55/ECE241-Labs,409679461,Verilog,ECE241-Labs,5,0,2023-01-28 01:02:26+00:00,[],None
303,https://github.com/anthonyle-ql/raptor_regression.git,2021-09-28 23:49:50+00:00,,0,anthonyle-ql/raptor_regression,411471014,Verilog,raptor_regression,3355,0,2021-09-29 00:37:04+00:00,[],None
304,https://github.com/Lacriux/Proyecto-1-Digitales-2.git,2021-10-02 18:42:55+00:00,Proyecto 1 del curso circuitos digitales 2,0,Lacriux/Proyecto-1-Digitales-2,412883346,Verilog,Proyecto-1-Digitales-2,1508,0,2021-10-24 04:53:10+00:00,[],None
305,https://github.com/danielpmarks/computer_architecture.git,2021-10-02 22:40:27+00:00,"A shared repository for multiple assignments for ECE 411, including a RISC-V compiler with a dedicated cache module.",0,danielpmarks/computer_architecture,412926430,Verilog,computer_architecture,7616,0,2021-10-02 22:41:33+00:00,[],None
306,https://github.com/swastik1308/Verilog_codes.git,2021-10-02 19:30:54+00:00,Contains various verilog codes.,0,swastik1308/Verilog_codes,412893655,Verilog,Verilog_codes,7,0,2022-04-17 18:54:31+00:00,[],None
307,https://github.com/MT21205/RISC_V_Pipeline.git,2021-10-16 19:45:38+00:00,RISCV Pipeline implementation,0,MT21205/RISC_V_Pipeline,417930682,Verilog,RISC_V_Pipeline,813,0,2022-07-05 12:22:29+00:00,[],None
308,https://github.com/FreddyZC/sumador_pipeline.git,2021-10-20 07:31:56+00:00,"Implementa un simple sumador completo de 4 bits pero agregando una etapa de pipeline, con el único propósito de poner en práctica el concepto de pipeline.",0,FreddyZC/sumador_pipeline,419228505,Verilog,sumador_pipeline,12,0,2021-10-20 07:37:45+00:00,[],None
309,https://github.com/Barria9/Booth-MAC-IP.git,2021-10-09 13:14:47+00:00,,0,Barria9/Booth-MAC-IP,415313693,Verilog,Booth-MAC-IP,4,0,2021-10-09 13:16:30+00:00,[],None
310,https://github.com/alcalcides/ledsshow.git,2021-10-10 05:59:45+00:00,Try out log files with verilog,0,alcalcides/ledsshow,415499680,Verilog,ledsshow,32,0,2021-11-03 04:03:40+00:00,[],None
311,https://github.com/saiharishk/Counter-4.git,2021-10-07 09:05:51+00:00,,0,saiharishk/Counter-4,414531566,Verilog,Counter-4,2,0,2021-10-07 09:07:15+00:00,[],None
312,https://github.com/aarontmai/System-On-Chip-Specification.git,2021-10-08 06:14:36+00:00,Full UART SOC chip spec ,0,aarontmai/System-On-Chip-Specification,414868097,Verilog,System-On-Chip-Specification,1717,0,2021-10-08 07:13:47+00:00,[],None
313,https://github.com/tortuenoire5408/CellBased2010_univ_preliminary.git,2021-10-10 05:55:59+00:00,,0,tortuenoire5408/CellBased2010_univ_preliminary,415499065,Verilog,CellBased2010_univ_preliminary,550,0,2021-11-04 15:46:32+00:00,[],None
314,https://github.com/rawanalaa/calculator.git,2021-10-21 18:00:27+00:00,,0,rawanalaa/calculator,419826785,Verilog,calculator,6,0,2021-10-21 18:02:10+00:00,[],None
315,https://github.com/Elijahwu/Component-Labeling-Engine.git,2021-10-22 07:26:38+00:00,,0,Elijahwu/Component-Labeling-Engine,420005155,Verilog,Component-Labeling-Engine,859,0,2021-10-22 07:30:13+00:00,[],None
316,https://github.com/nicholasshort/16Bit-Processor.git,2021-10-22 05:46:41+00:00,"A 16-bit, 7-register processor",0,nicholasshort/16Bit-Processor,419980384,Verilog,16Bit-Processor,4,0,2022-10-01 00:28:53+00:00,[],None
317,https://github.com/yneo918/CNN_to_Verilog.git,2021-10-18 04:19:53+00:00,,0,yneo918/CNN_to_Verilog,418341919,Verilog,CNN_to_Verilog,1574058,0,2021-11-01 02:40:31+00:00,[],None
318,https://github.com/Voxel-3D-Display/EmbeddedSoftware.git,2021-10-14 00:51:28+00:00,,0,Voxel-3D-Display/EmbeddedSoftware,416942937,Verilog,EmbeddedSoftware,255812,0,2022-10-21 16:17:31+00:00,[],None
319,https://github.com/KimiaMontazeri/CE201-LC-Lab.git,2021-10-23 15:38:13+00:00,Logic Circuit Laboratory ,0,KimiaMontazeri/CE201-LC-Lab,420452622,Verilog,CE201-LC-Lab,7331,0,2024-01-05 10:10:38+00:00,"['logic-circuit', 'verilog']",None
320,https://github.com/huanjing1218/IC_2017preliminary_graduate_DT.git,2021-09-18 11:12:15+00:00,Distance Transform,0,huanjing1218/IC_2017preliminary_graduate_DT,407838173,Verilog,IC_2017preliminary_graduate_DT,929,0,2021-09-19 11:35:24+00:00,[],None
321,https://github.com/kadu-v/hackcpu.git,2021-09-19 06:26:48+00:00,,0,kadu-v/hackcpu,408050267,Verilog,hackcpu,598,0,2021-10-31 13:16:33+00:00,[],None
322,https://github.com/stellaw1/Lab1-tone-organ.git,2021-09-25 04:58:25+00:00,,0,stellaw1/Lab1-tone-organ,410179665,Verilog,Lab1-tone-organ,28419,0,2022-03-17 23:47:20+00:00,[],None
323,https://github.com/minhoad/nRisc_8bits.git,2021-10-03 11:46:31+00:00,This repository has a implementation of a 8 bits processor nRisc unicycle. I implemented it in the computer architecture and organization discipline of CEFET-MG.,0,minhoad/nRisc_8bits,413061884,Verilog,nRisc_8bits,17528,0,2021-10-03 12:10:10+00:00,[],None
324,https://github.com/aalopz02/superEncriptador4k.git,2021-10-03 23:41:18+00:00,es un ecnriptador,0,aalopz02/superEncriptador4k,413222629,Verilog,superEncriptador4k,12861,0,2021-11-03 16:24:46+00:00,[],None
325,https://github.com/elijahmoline/General.git,2021-10-14 20:24:01+00:00,,0,elijahmoline/General,417272053,Verilog,General,12,0,2021-12-03 18:41:16+00:00,[],None
326,https://github.com/PE-611/SPI_TX.git,2021-10-14 08:45:09+00:00,,0,PE-611/SPI_TX,417054877,Verilog,SPI_TX,5919,0,2021-10-29 08:58:18+00:00,[],None
327,https://github.com/rupal13g/XOR-and-XNOR-Gates.git,2021-10-07 05:02:34+00:00,This repository contains Verilog design and test bench code for XOR Gate and XNOR Gate,0,rupal13g/XOR-and-XNOR-Gates,414466901,Verilog,XOR-and-XNOR-Gates,4,0,2021-10-07 05:07:33+00:00,[],None
328,https://github.com/saiharishk/NOR-gate-using-NAND.git,2021-10-07 07:00:53+00:00,,0,saiharishk/NOR-gate-using-NAND,414494881,Verilog,NOR-gate-using-NAND,2,0,2021-10-07 07:02:04+00:00,[],None
329,https://github.com/jaronsander/CPEN311_Lab2.git,2021-10-07 17:54:27+00:00,,0,jaronsander/CPEN311_Lab2,414704818,Verilog,CPEN311_Lab2,4455,0,2021-10-07 18:05:02+00:00,[],None
330,https://github.com/francescobabbaro/ISA_LAB1.git,2021-10-13 19:00:25+00:00,,0,francescobabbaro/ISA_LAB1,416864608,Verilog,ISA_LAB1,46465,0,2021-11-18 07:13:17+00:00,[],None
331,https://github.com/gc-na/cisc_8bit_mcu.git,2021-10-15 10:51:21+00:00,,0,gc-na/cisc_8bit_mcu,417464939,Verilog,cisc_8bit_mcu,4,0,2021-10-15 11:08:23+00:00,[],None
332,https://github.com/jrmoulton/FullAdder.git,2021-10-14 18:56:18+00:00,A 4 bit full adder implementation in vivado,0,jrmoulton/FullAdder,417248930,Verilog,FullAdder,4,0,2021-10-14 18:56:35+00:00,[],None
333,https://github.com/CarlosChen1126/110-1_ComputerOrganization.git,2021-10-18 08:08:23+00:00,,0,CarlosChen1126/110-1_ComputerOrganization,418404298,Verilog,110-1_ComputerOrganization,42227,0,2021-12-17 16:45:42+00:00,[],None
334,https://github.com/huai0216/ISLAB.git,2021-10-16 10:31:16+00:00,Verilog Subject,0,huai0216/ISLAB,417794482,Verilog,ISLAB,11,0,2021-10-18 09:52:25+00:00,[],None
335,https://github.com/facucc/ARQUITECTURA.git,2021-10-16 15:43:08+00:00,,0,facucc/ARQUITECTURA,417872481,Verilog,ARQUITECTURA,1951,0,2021-10-16 16:02:24+00:00,[],None
336,https://github.com/kalyani2119/Arithmetic-and-Logical-unit-module.git,2021-10-15 05:09:33+00:00,To design a four bit Arithmetic and logical unit module in Verilog HDL. ,0,kalyani2119/Arithmetic-and-Logical-unit-module,417375375,Verilog,Arithmetic-and-Logical-unit-module,0,0,2021-10-26 07:07:00+00:00,[],None
337,https://github.com/bradenmeans/FullDatapath.git,2021-09-21 20:14:17+00:00,,0,bradenmeans/FullDatapath,408961510,Verilog,FullDatapath,96,0,2021-09-21 20:15:41+00:00,[],None
338,https://github.com/SergeyBalaysny/ki4_test.git,2021-09-22 14:05:48+00:00,,0,SergeyBalaysny/ki4_test,409228681,Verilog,ki4_test,8756,0,2021-09-24 14:04:46+00:00,[],None
339,https://github.com/SteveLRojas/RIPTIDE-III.git,2021-09-20 01:14:48+00:00,Third and last CPU in the RIPTIDE family. Featuring higher IPC and interrupt support.,0,SteveLRojas/RIPTIDE-III,408275732,Verilog,RIPTIDE-III,39421,0,2021-11-27 01:46:54+00:00,[],None
340,https://github.com/Zmek95/Microsequencer.git,2021-09-21 05:10:50+00:00,16-bit microsequencer with custom microcode instructions.,0,Zmek95/Microsequencer,408695094,Verilog,Microsequencer,1031,0,2021-09-21 05:12:03+00:00,[],None
341,https://github.com/SooryaSivakumar/VERILOG.git,2021-09-21 06:34:35+00:00,Some basic digital circuits that I designed using Verilog HDL,0,SooryaSivakumar/VERILOG,408712619,Verilog,VERILOG,48,0,2021-11-25 14:55:37+00:00,[],None
342,https://github.com/justincavalli/7-Segment-Scrolling-Hex-Digits.git,2021-10-18 20:40:19+00:00,,0,justincavalli/7-Segment-Scrolling-Hex-Digits,418661087,Verilog,7-Segment-Scrolling-Hex-Digits,4,0,2023-05-21 05:03:56+00:00,[],None
343,https://github.com/RahilV2000/Digital-Circuits-in-verilog-and-it-s-verification.git,2021-10-19 03:00:10+00:00,Here i have developed various digital circuits and it's test benches to verify the designed circuit,0,RahilV2000/Digital-Circuits-in-verilog-and-it-s-verification,418749135,Verilog,Digital-Circuits-in-verilog-and-it-s-verification,13,0,2021-10-19 03:04:31+00:00,[],https://api.github.com/licenses/apache-2.0
344,https://github.com/bejarane/MT-4001.git,2021-10-21 02:38:29+00:00,Corpse repository,1,bejarane/MT-4001,419557592,Verilog,MT-4001,605,0,2021-10-25 05:27:20+00:00,[],None
345,https://github.com/daliawk/RISCV_Processor.git,2021-10-19 06:38:54+00:00,,0,daliawk/RISCV_Processor,418801102,Verilog,RISCV_Processor,2142,0,2021-12-23 10:29:39+00:00,[],None
346,https://github.com/russ-klein/edge_detect.git,2021-10-21 19:54:11+00:00,software and hardware implementation of an edge detect algorithm,1,russ-klein/edge_detect,419859099,Verilog,edge_detect,9585,0,2021-11-10 02:00:20+00:00,[],None
347,https://github.com/jonasmittun/cs-a1-g20.git,2021-10-06 07:45:23+00:00,Computer Systems Assignment 2 Group 20,0,jonasmittun/cs-a1-g20,414117357,Verilog,cs-a1-g20,11181,0,2021-11-03 19:05:31+00:00,[],None
348,https://github.com/MMoshtaghi/signal-generator-signal-processing-USART-and-VGA-Modules-on-FPGA-in-Verilog.git,2021-10-02 12:59:03+00:00,,0,MMoshtaghi/signal-generator-signal-processing-USART-and-VGA-Modules-on-FPGA-in-Verilog,412797009,Verilog,signal-generator-signal-processing-USART-and-VGA-Modules-on-FPGA-in-Verilog,175,0,2021-10-02 13:02:11+00:00,[],None
349,https://github.com/ofek9993/1-bit-stack-implementation-verilog.git,2021-10-01 14:56:24+00:00,,0,ofek9993/1-bit-stack-implementation-verilog,412509261,Verilog,1-bit-stack-implementation-verilog,26,0,2021-10-01 18:11:30+00:00,[],None
350,https://github.com/mrnolan17/411-Final-Project.git,2021-09-30 21:39:15+00:00,,0,mrnolan17/411-Final-Project,412236168,Verilog,411-Final-Project,56504,0,2021-09-30 21:44:05+00:00,[],None
351,https://github.com/tom23785886/LogicDesignFinal.git,2021-10-11 02:49:22+00:00,,0,tom23785886/LogicDesignFinal,415758181,Verilog,LogicDesignFinal,6047,0,2021-10-11 03:24:24+00:00,[],None
352,https://github.com/tom23785886/LogicDesignLab2.git,2021-10-11 03:37:43+00:00,,0,tom23785886/LogicDesignLab2,415768323,Verilog,LogicDesignLab2,1605,0,2021-10-11 03:38:12+00:00,[],None
353,https://github.com/tom23785886/LogicDesignLab1.git,2021-10-11 03:29:24+00:00,,0,tom23785886/LogicDesignLab1,415766617,Verilog,LogicDesignLab1,1129,0,2021-10-11 03:37:20+00:00,[],None
354,https://github.com/Jams1001/Proyecto_I_Digitales_II.git,2021-10-02 20:01:53+00:00,Diseño del PHY layer de la interfaz PCIe,0,Jams1001/Proyecto_I_Digitales_II,412899846,Verilog,Proyecto_I_Digitales_II,880,0,2021-10-24 06:13:38+00:00,[],None
355,https://github.com/hachetman/ice40-playground.git,2021-09-29 18:21:22+00:00,,0,hachetman/ice40-playground,411785365,Verilog,ice40-playground,4034,0,2021-09-29 18:21:43+00:00,[],
356,https://github.com/leo880714/EE4039.git,2021-09-28 02:47:05+00:00,Computer Architecture 21 Spring @ National Taiwan University,0,leo880714/EE4039,411114828,Verilog,EE4039,1499,0,2023-02-04 02:30:15+00:00,[],None
357,https://github.com/lorinzzz/arrow_deca_lift_tool.git,2021-09-28 03:16:05+00:00,A proximity and level sensor with alarm triggering. Built with a Arrow DECA FPGA with a 4 digit 7seg display and a DC active buzzer. ,0,lorinzzz/arrow_deca_lift_tool,411121516,Verilog,arrow_deca_lift_tool,573,0,2021-11-05 02:46:28+00:00,[],None
358,https://github.com/tortuenoire5408/CellBased2012_preliminary.git,2021-10-04 10:31:03+00:00,,0,tortuenoire5408/CellBased2012_preliminary,413375486,Verilog,CellBased2012_preliminary,1376,0,2021-10-10 06:06:11+00:00,[],None
359,https://github.com/cblmemo/WinterOrb.git,2021-10-06 06:15:48+00:00,"MS108 homework, a toy RISCV CPU.",0,cblmemo/WinterOrb,414091765,Verilog,WinterOrb,1452,0,2022-01-18 11:38:29+00:00,[],None
360,https://github.com/ShivaRadmanesh/Computer-Architecture.git,2021-10-18 09:53:22+00:00,"This repository contains computer architecture course projects such as implementing single cycle, multi cycle and pipeline MIPS architecture.",0,ShivaRadmanesh/Computer-Architecture,418439504,Verilog,Computer-Architecture,14,0,2021-10-18 09:55:54+00:00,[],None
361,https://github.com/muhan-alan-li/circuit-design-with-verilog.git,2021-10-23 23:16:01+00:00,Collection of lab files created over the course of a semester for my hardware course at UBC,0,muhan-alan-li/circuit-design-with-verilog,420543205,Verilog,circuit-design-with-verilog,629,0,2022-01-25 20:32:09+00:00,[],None
362,https://github.com/LibroWu/RISCV-CPU.git,2021-09-25 07:06:07+00:00,,0,LibroWu/RISCV-CPU,410202053,Verilog,RISCV-CPU,191,0,2023-12-19 02:07:02+00:00,[],None
363,https://github.com/njnaanep/Verilog.git,2021-10-17 15:53:23+00:00,,0,njnaanep/Verilog,418180040,Verilog,Verilog,17,0,2023-04-23 18:20:50+00:00,[],None
364,https://github.com/stonelllooo/PPPoE_discovery.git,2021-10-14 12:15:21+00:00,PPPoE发现阶段FPGA实现,0,stonelllooo/PPPoE_discovery,417117344,Verilog,PPPoE_discovery,5,0,2021-10-15 03:15:14+00:00,[],None
365,https://github.com/meening42/ice40HX1K_examples.git,2021-10-14 18:32:07+00:00,,0,meening42/ice40HX1K_examples,417242278,Verilog,ice40HX1K_examples,6,0,2021-10-16 08:28:51+00:00,[],None
366,https://github.com/SangTruongTan/ALU.git,2021-10-02 15:02:30+00:00,,1,SangTruongTan/ALU,412828649,Verilog,ALU,23,0,2021-10-02 16:16:29+00:00,[],None
367,https://github.com/ETOgaosion/Multiplier_Divider.git,2021-10-05 01:23:29+00:00,,0,ETOgaosion/Multiplier_Divider,413634928,Verilog,Multiplier_Divider,20,0,2021-11-02 02:29:19+00:00,[],
368,https://github.com/jrmoulton/CarrySelect16.git,2021-10-21 15:46:43+00:00,A Heirarchical 16 bit Carry Select Adder,0,jrmoulton/CarrySelect16,419784043,Verilog,CarrySelect16,6,0,2021-10-21 15:46:52+00:00,[],None
369,https://github.com/jrmoulton/CarrySelect.git,2021-10-21 15:49:50+00:00,A 4 bit Carry Select Adder with Verilog in Vivado,0,jrmoulton/CarrySelect,419785156,Verilog,CarrySelect,4,0,2021-10-21 15:50:14+00:00,[],None
370,https://github.com/eccentricshuvo/Logic-Locking.git,2021-10-21 19:54:34+00:00,,0,eccentricshuvo/Logic-Locking,419859203,Verilog,Logic-Locking,12,0,2021-10-21 20:12:46+00:00,[],https://api.github.com/licenses/mit
371,https://github.com/TheSonders/Components74xx.git,2021-10-20 14:30:17+00:00,,0,TheSonders/Components74xx,419365208,Verilog,Components74xx,8,0,2021-10-20 14:36:38+00:00,[],None
372,https://github.com/thanpavlis/DesignOfDigitalCircuits-Verilog.git,2021-10-21 10:26:40+00:00,,0,thanpavlis/DesignOfDigitalCircuits-Verilog,419677538,Verilog,DesignOfDigitalCircuits-Verilog,1733,0,2021-10-22 08:26:00+00:00,[],https://api.github.com/licenses/mit
373,https://github.com/SwapnamanjiriSV/EEN212025_IEC_lab_verilog.git,2021-10-17 17:40:22+00:00,,0,SwapnamanjiriSV/EEN212025_IEC_lab_verilog,418208913,Verilog,EEN212025_IEC_lab_verilog,1039,0,2021-10-18 12:16:56+00:00,[],None
374,https://github.com/KuanLi-good/fpga-vhdl.git,2021-10-19 02:50:36+00:00,,0,KuanLi-good/fpga-vhdl,418746516,Verilog,fpga-vhdl,105,0,2021-10-19 22:44:02+00:00,[],None
375,https://github.com/jaigora24/Verilog.git,2021-09-29 07:11:41+00:00,,0,jaigora24/Verilog,411568109,Verilog,Verilog,8,0,2021-10-17 09:51:07+00:00,[],None
376,https://github.com/AJ12i/SC-Processor.git,2021-10-05 18:27:27+00:00,Designing a single cycle RISC processor using Verilog HDL,0,AJ12i/SC-Processor,413935075,Verilog,SC-Processor,316,0,2022-01-20 16:09:01+00:00,[],None
377,https://github.com/tslotboom/cme_433_lab_2.git,2021-10-05 22:50:47+00:00,,0,tslotboom/cme_433_lab_2,414001189,Verilog,cme_433_lab_2,7854,0,2021-10-09 02:07:01+00:00,[],None
378,https://github.com/SangTruongTan/RISCV.git,2021-10-05 13:58:14+00:00,,2,SangTruongTan/RISCV,413840541,Verilog,RISCV,4500,0,2021-10-10 17:04:32+00:00,[],None
379,https://github.com/MrNextor/I2C-slave.git,2021-10-04 13:47:50+00:00,I2C-slave,0,MrNextor/I2C-slave,413440740,Verilog,I2C-slave,881,0,2021-10-25 12:49:07+00:00,[],https://api.github.com/licenses/mit
380,https://github.com/MrHePro/EE552_CPU.git,2021-10-22 05:13:38+00:00,,0,MrHePro/EE552_CPU,419974010,Verilog,EE552_CPU,369,0,2021-10-22 05:14:45+00:00,[],None
381,https://github.com/Phallsoft/symbiflow-examples.git,2021-10-22 02:03:56+00:00,,0,Phallsoft/symbiflow-examples,419935712,Verilog,symbiflow-examples,118438,0,2021-10-22 02:16:00+00:00,[],https://api.github.com/licenses/isc
382,https://github.com/shawst18/DigCircuits_WSU_Fall21.git,2021-10-22 18:27:50+00:00,"Verilog from Digital Circuits, Winona State University, Fall21",0,shawst18/DigCircuits_WSU_Fall21,420203362,Verilog,DigCircuits_WSU_Fall21,13,0,2021-11-29 22:16:38+00:00,[],None
383,https://github.com/jayspss/mylticycle_cpu.git,2021-10-22 15:35:53+00:00,多周期32位MIPScpu,0,jayspss/mylticycle_cpu,420152455,Verilog,mylticycle_cpu,144,0,2021-10-22 16:06:58+00:00,[],None
384,https://github.com/Amank2854/Vending-Machine.git,2021-10-23 06:10:09+00:00,The following project aims at simulating the functioning of a Vending Machine using Verilog HDL and the Finite State Machine model.,0,Amank2854/Vending-Machine,420329924,Verilog,Vending-Machine,348,0,2021-12-06 16:59:08+00:00,[],None
385,https://github.com/saurabhsls/Sequencial-Mulitplier---verilog.git,2021-10-23 05:59:20+00:00,,0,saurabhsls/Sequencial-Mulitplier---verilog,420327880,Verilog,Sequencial-Mulitplier---verilog,7,0,2021-10-23 06:00:08+00:00,[],None
386,https://github.com/CardeDeveloper/RISC-V.git,2021-10-18 15:51:36+00:00,,0,CardeDeveloper/RISC-V,418569596,Verilog,RISC-V,11592,0,2021-11-16 05:42:51+00:00,[],None
387,https://github.com/Pepitaw/logical_design_project.git,2021-10-17 15:56:17+00:00,modelsim_Verilog_project_1082_E920400_邏輯設計,0,Pepitaw/logical_design_project,418180809,Verilog,logical_design_project,833,0,2021-10-19 07:38:16+00:00,[],None
388,https://github.com/efraintg13/Lab9-14_ECE369.git,2021-10-23 22:41:09+00:00,,0,efraintg13/Lab9-14_ECE369,420538233,,Lab9-14_ECE369,19,0,2021-12-05 17:58:40+00:00,[],None
389,https://github.com/Y-Galal/FCS-16bit.git,2021-10-03 20:49:20+00:00,RTL Implementation of FCS Module that has 16-bit ITU-T CRC that's used for error detection using Verilog,0,Y-Galal/FCS-16bit,413193889,Verilog,FCS-16bit,278,0,2021-10-03 21:03:29+00:00,[],None
390,https://github.com/syedtihaamahmad/RISCV_pipeline_verilog.git,2021-10-09 18:38:48+00:00,,0,syedtihaamahmad/RISCV_pipeline_verilog,415392919,Verilog,RISCV_pipeline_verilog,244,0,2021-10-09 18:54:29+00:00,[],None
391,https://github.com/rupal13g/Full-Adder.git,2021-10-09 12:16:00+00:00,This repository contains Verilog design and test bench code for full adder.,0,rupal13g/Full-Adder,415300183,Verilog,Full-Adder,3,0,2021-10-09 14:16:52+00:00,[],None
392,https://github.com/morris-wang/Local-Binary-Patterns.git,2021-10-11 06:02:17+00:00,IC design exercise,0,morris-wang/Local-Binary-Patterns,415797468,Verilog,Local-Binary-Patterns,1446,0,2021-10-11 06:06:32+00:00,[],None
393,https://github.com/omnitrix123/verilogLabs.git,2021-10-08 03:33:41+00:00,,0,omnitrix123/verilogLabs,414834849,Verilog,verilogLabs,2846,0,2021-12-18 15:52:34+00:00,[],None
394,https://github.com/nandakishormpaicet/dslab.git,2021-10-07 15:49:40+00:00,,0,nandakishormpaicet/dslab,414664095,Verilog,dslab,9,0,2021-10-08 02:56:10+00:00,[],None
395,https://github.com/SaritaB21/Reconfigurational-Computing.git,2021-10-07 18:40:15+00:00,,0,SaritaB21/Reconfigurational-Computing,414718267,Verilog,Reconfigurational-Computing,134,0,2021-10-31 17:13:16+00:00,[],None
396,https://github.com/SaifTTU/Verilog-Asignment-3.git,2021-10-06 21:51:13+00:00,This is for a class - Modern Digital Systems Design - CS-2372,0,SaifTTU/Verilog-Asignment-3,414379512,Verilog,Verilog-Asignment-3,1,0,2021-10-06 21:51:57+00:00,[],None
397,https://github.com/stellaw1/Lab2-simple-ipod.git,2021-10-13 20:36:55+00:00,,0,stellaw1/Lab2-simple-ipod,416890814,Verilog,Lab2-simple-ipod,29,0,2022-03-17 23:46:56+00:00,[],None
398,https://github.com/shakilop/shklp_risc-v.git,2021-10-16 10:47:25+00:00,Education project (Risc-v),0,shakilop/shklp_risc-v,417797835,Verilog,shklp_risc-v,1397,0,2021-12-29 06:22:44+00:00,[],None
399,https://github.com/apahm/atlys.git,2021-09-27 17:45:38+00:00,,0,apahm/atlys,410985587,Verilog,atlys,370,0,2021-10-06 17:02:11+00:00,[],None
400,https://github.com/maheshbhatk/Single_Cycle_Processor.git,2021-09-25 07:05:42+00:00,A single cycle CPU has been constructed in Verilog.,1,maheshbhatk/Single_Cycle_Processor,410201976,Verilog,Single_Cycle_Processor,412,0,2022-02-17 21:38:51+00:00,"['verilog', 'cpu', 'singlecycle-processor', 'mips']",None
401,https://github.com/This-is-lwz/GIT.git,2021-09-18 07:26:29+00:00,,0,This-is-lwz/GIT,407789046,Verilog,GIT,8250,0,2021-09-26 03:16:30+00:00,[],None
402,https://github.com/aprillzzz/Gate-level-modeling--act2.git,2021-09-23 04:22:47+00:00,,0,aprillzzz/Gate-level-modeling--act2,409446183,Verilog,Gate-level-modeling--act2,13,0,2021-09-23 04:29:22+00:00,[],None
403,https://github.com/abhishek05102001/FPGA-PROJECTS.git,2021-09-23 18:16:52+00:00,,0,abhishek05102001/FPGA-PROJECTS,409699341,Verilog,FPGA-PROJECTS,3114,0,2021-10-10 12:53:32+00:00,[],None
404,https://github.com/NerusSkyhigh/LoAE-code.git,2021-09-25 13:39:37+00:00,,0,NerusSkyhigh/LoAE-code,410282369,Verilog,LoAE-code,14131,0,2023-07-24 21:31:39+00:00,[],None
405,https://github.com/Paul7aa/Verilog-E3-ADDER.git,2021-09-25 14:07:30+00:00,Sumator E3 in Verilog + Documentatiie,0,Paul7aa/Verilog-E3-ADDER,410288766,Verilog,Verilog-E3-ADDER,1626,0,2022-01-07 13:24:44+00:00,[],None
406,https://github.com/Kenji2021K/Gate-level-modeling-3.git,2021-10-01 13:43:11+00:00,,0,Kenji2021K/Gate-level-modeling-3,412482300,Verilog,Gate-level-modeling-3,2,0,2021-10-01 13:58:40+00:00,[],None
407,https://github.com/ShrinivasK337/RISC.git,2021-10-03 08:40:06+00:00,,0,ShrinivasK337/RISC,413021953,Verilog,RISC,5,0,2021-10-03 08:40:45+00:00,[],None
408,https://github.com/CKilburn12/PIPS16.git,2021-10-13 01:19:17+00:00,Project Without Interlocked Pipeline Stage,0,CKilburn12/PIPS16,416548358,Verilog,PIPS16,12,0,2021-10-13 01:24:17+00:00,[],https://api.github.com/licenses/mit
409,https://github.com/runtime-ranger/Imageprocessing-FPGA.git,2021-09-21 17:24:50+00:00,,0,runtime-ranger/Imageprocessing-FPGA,408911990,Verilog,Imageprocessing-FPGA,7,0,2021-09-21 18:00:14+00:00,[],None
410,https://github.com/MultiXaNos/Projet_HDL.git,2021-09-22 07:01:48+00:00,Code du projet Télémètre du cours de programmation HDL,0,MultiXaNos/Projet_HDL,409098013,Verilog,Projet_HDL,12425,0,2021-10-08 10:01:00+00:00,[],None
411,https://github.com/hjgt/FPGA_gameboy_printer_emulator.git,2021-09-20 11:07:26+00:00,,0,hjgt/FPGA_gameboy_printer_emulator,408410000,Verilog,FPGA_gameboy_printer_emulator,6,0,2021-09-20 11:08:32+00:00,[],None
412,https://github.com/Origin101/Gate-Level-Modeling.git,2021-09-20 11:44:03+00:00,Activties,0,Origin101/Gate-Level-Modeling,408420442,Verilog,Gate-Level-Modeling,25,0,2021-09-26 15:13:33+00:00,[],None
413,https://github.com/Tomasz-Szkonter/Projekt-Tama.git,2021-09-20 12:08:05+00:00,Projekt stworzony na potrzeby zaliczenia przedmiotu Architektura Komputerów,0,Tomasz-Szkonter/Projekt-Tama,408427881,Verilog,Projekt-Tama,80,0,2021-09-20 12:14:41+00:00,[],None
414,https://github.com/MortalHappiness/CA2021Fall.git,2021-10-20 09:53:45+00:00,"Computer Architecture, 2021 Fall. (prof. 楊佳玲)",1,MortalHappiness/CA2021Fall,419273451,Verilog,CA2021Fall,7384,0,2024-02-07 04:00:59+00:00,[],https://api.github.com/licenses/mit
415,https://github.com/thejpster/caravel_user_project.git,2021-10-17 23:48:25+00:00,Caravel Project,0,thejpster/caravel_user_project,418284110,Verilog,caravel_user_project,46997,0,2022-01-11 01:09:31+00:00,[],https://api.github.com/licenses/apache-2.0
416,https://github.com/ethan-wenjun/HDLBits-Practice.git,2021-10-06 14:37:45+00:00,我对HDLbits网站中的所有题目做了练习，并将我的代码放在了这个repository中，欢迎交流讨论。,0,ethan-wenjun/HDLBits-Practice,414248761,Verilog,HDLBits-Practice,1,0,2021-10-06 14:46:54+00:00,[],None
417,https://github.com/vinifrl/P3Digital.git,2021-09-27 02:10:44+00:00,,0,vinifrl/P3Digital,410713457,,P3Digital,13022,0,2021-09-27 02:10:44+00:00,[],None
418,https://github.com/merledu/caravel_Ghazi_SoC_II.git,2021-10-20 19:51:07+00:00,,0,merledu/caravel_Ghazi_SoC_II,419470380,Verilog,caravel_Ghazi_SoC_II,48112,0,2024-03-27 14:09:17+00:00,[],https://api.github.com/licenses/apache-2.0
419,https://github.com/baokarisha/floating-point-adder.git,2021-09-28 03:52:38+00:00,Verilog implementation of half precision 3 stage pipelined floating point adder,0,baokarisha/floating-point-adder,411129357,Verilog,floating-point-adder,2,0,2021-09-28 05:31:27+00:00,[],None
420,https://github.com/tcc3810/ccu.git,2021-09-26 16:36:43+00:00,,0,tcc3810/ccu,410605490,Verilog,ccu,236727,0,2021-09-29 09:42:15+00:00,[],None
421,https://github.com/ryanhuang0604/Computer-Organization.git,2021-09-21 17:07:37+00:00,NCTU DCP1202 Spring 2019 Computer Organization course assignment,0,ryanhuang0604/Computer-Organization,408906477,Verilog,Computer-Organization,2283,0,2021-09-21 17:08:35+00:00,[],None
422,https://github.com/choyoungeun/Digital-Design-Lab.git,2021-09-28 04:32:59+00:00,,0,choyoungeun/Digital-Design-Lab,411137521,Verilog,Digital-Design-Lab,18,0,2021-11-14 17:48:42+00:00,[],None
423,https://github.com/danish-anwar-butt/fft_simulation.git,2021-09-28 16:12:32+00:00,,0,danish-anwar-butt/fft_simulation,411353650,Verilog,fft_simulation,3,0,2021-09-28 16:24:51+00:00,[],None
424,https://github.com/sonmac1203/ECE369.git,2021-10-22 17:15:15+00:00,,0,sonmac1203/ECE369,420183158,,ECE369,5251,0,2022-01-06 01:49:49+00:00,[],None
425,https://github.com/mfkiwl/mini_riscv.git,2021-10-10 07:55:57+00:00,,0,mfkiwl/mini_riscv,415521163,,mini_riscv,4,0,2021-11-27 16:31:26+00:00,[],None
426,https://github.com/stevenolee/ece411-computer-organization-and-design-final-project.git,2021-10-08 01:05:21+00:00,,0,stevenolee/ece411-computer-organization-and-design-final-project,414803481,Verilog,ece411-computer-organization-and-design-final-project,225774,0,2021-10-08 01:16:55+00:00,[],None
427,https://github.com/xzy3/electronic-geartrain.git,2021-10-23 19:13:46+00:00,,0,xzy3/electronic-geartrain,420501560,Verilog,electronic-geartrain,51,0,2021-11-08 15:24:18+00:00,[],https://api.github.com/licenses/bsd-2-clause
428,https://github.com/Hangzzzz/OpenMIPS.git,2021-10-21 12:51:04+00:00,"这是一个OpenMIPS处理器的简单尝试, 设计并仿真通过了部分基础功能",0,Hangzzzz/OpenMIPS,419721364,Verilog,OpenMIPS,2111,0,2021-10-21 13:03:08+00:00,[],None
429,https://github.com/4100E013/test.git,2021-10-21 02:55:06+00:00,,0,4100E013/test,419561046,Verilog,test,0,0,2021-10-21 02:56:32+00:00,[],None
430,https://github.com/rawanalaa/vending-machine-.git,2021-10-21 17:44:55+00:00,verilog HDL code is used,0,rawanalaa/vending-machine-,419822225,Verilog,vending-machine-,10,0,2021-10-21 17:59:45+00:00,[],None
431,https://github.com/rupal13g/NOT-Gate.git,2021-10-06 11:02:42+00:00,It is a basic Verilog code for NOT Gate,0,rupal13g/NOT-Gate,414176567,Verilog,NOT-Gate,3,0,2021-10-29 13:41:48+00:00,[],None
432,https://github.com/yimy-liu/uart-.git,2021-09-29 15:32:14+00:00,,0,yimy-liu/uart-,411730730,Verilog,uart-,2,0,2021-10-09 07:36:31+00:00,[],None
433,https://github.com/AmirHosseinHedayati/Digital-Design-Lab.git,2021-10-03 13:58:49+00:00,,0,AmirHosseinHedayati/Digital-Design-Lab,413093238,Verilog,Digital-Design-Lab,1890,0,2021-12-24 17:00:58+00:00,[],None
434,https://github.com/ggu1012/verilog_design.git,2021-10-03 13:53:38+00:00,,0,ggu1012/verilog_design,413091965,Verilog,verilog_design,31,0,2021-10-29 05:46:18+00:00,[],None
435,https://github.com/MikeLin0206/Projects.git,2021-10-05 04:04:29+00:00,,0,MikeLin0206/Projects,413668164,Verilog,Projects,22765,0,2021-10-05 08:42:46+00:00,[],None
436,https://github.com/dillardr/verilogCPU.git,2021-09-20 17:37:56+00:00,Project for practicing Verilog with the end goal of creating a simple CPU with addressable memory.,0,dillardr/verilogCPU,408541132,Verilog,verilogCPU,27,0,2021-10-07 04:38:35+00:00,[],None
437,https://github.com/BaatjesLuke/EEE3096S-BTJLUK001_TLPRAS002.git,2021-09-20 20:26:07+00:00,Practical repository,0,BaatjesLuke/EEE3096S-BTJLUK001_TLPRAS002,408590255,Verilog,EEE3096S-BTJLUK001_TLPRAS002,18797,0,2021-10-31 10:16:56+00:00,[],https://api.github.com/licenses/gpl-3.0
438,https://github.com/iamiranjbar/ARM.git,2021-09-19 16:11:48+00:00,,0,iamiranjbar/ARM,408174461,Verilog,ARM,11,0,2021-09-19 16:17:08+00:00,[],None
439,https://github.com/Sasanka-GRS/Stuck-At-Fault-Detection.git,2021-09-26 13:39:05+00:00,,0,Sasanka-GRS/Stuck-At-Fault-Detection,410561988,Verilog,Stuck-At-Fault-Detection,4,0,2022-08-05 13:10:13+00:00,[],None
440,https://github.com/MaykonFerrero/VerilogFiles.git,2021-09-25 16:40:06+00:00,,0,MaykonFerrero/VerilogFiles,410326619,Verilog,VerilogFiles,11496,0,2021-09-25 16:54:19+00:00,[],None
441,https://github.com/DanielVorhaug/TFE4152-Project--Digital-Pixel-Sensor.git,2021-10-01 08:51:08+00:00,,0,DanielVorhaug/TFE4152-Project--Digital-Pixel-Sensor,412394677,Verilog,TFE4152-Project--Digital-Pixel-Sensor,1062,0,2021-11-20 13:46:18+00:00,[],None
442,https://github.com/anastasiastar/Programmable-Processor-.git,2021-09-24 04:00:56+00:00,A 6 instruction Programmable Processor,0,anastasiastar/Programmable-Processor-,409825715,Verilog,Programmable-Processor-,7853,0,2021-10-21 16:59:24+00:00,[],None
443,https://github.com/Lu-Songyu/SPI_demo.git,2021-10-01 07:52:00+00:00,,0,Lu-Songyu/SPI_demo,412377685,Verilog,SPI_demo,205,0,2021-11-12 04:46:30+00:00,[],None
444,https://github.com/brandenap1/BruteForceVerilog.git,2021-10-15 15:52:14+00:00,Rock 'Em Sock 'Em game written in Verilog ,0,brandenap1/BruteForceVerilog,417556065,Verilog,BruteForceVerilog,48,0,2021-11-12 17:31:08+00:00,[],None
445,https://github.com/asucheng/pPIM_ISA.git,2021-10-12 15:31:59+00:00,,0,asucheng/pPIM_ISA,416394397,Verilog,pPIM_ISA,42,0,2023-03-27 14:48:14+00:00,[],None
446,https://github.com/BoHsunHuang/Simple_RISCV_CPU.git,2021-10-09 06:37:38+00:00,"This single cycle RISC-V CPU is RV32, it only implement a part of RISC-V ISA integer instruction",0,BoHsunHuang/Simple_RISCV_CPU,415225047,Verilog,Simple_RISCV_CPU,1265,0,2021-10-09 08:17:07+00:00,[],None
447,https://github.com/diohicham28/VHDL.git,2021-10-09 06:09:10+00:00,Verilog D Flip Flop,1,diohicham28/VHDL,415219252,Verilog,VHDL,80,0,2021-10-09 06:21:03+00:00,[],None
448,https://github.com/apantelopoulos/Mars_Rover_Project_2021.git,2021-10-09 15:39:49+00:00,,0,apantelopoulos/Mars_Rover_Project_2021,415350136,Verilog,Mars_Rover_Project_2021,62057,0,2021-10-09 16:03:41+00:00,[],None
449,https://github.com/sebbk3/TP2-arquitectura.git,2021-10-15 23:43:35+00:00,,0,sebbk3/TP2-arquitectura,417666173,Verilog,TP2-arquitectura,319,0,2021-11-24 17:49:34+00:00,[],None
450,https://github.com/yuex1994/ASPDAC-tandem.git,2021-10-19 21:00:50+00:00,,0,yuex1994/ASPDAC-tandem,419089461,Verilog,ASPDAC-tandem,132292,0,2022-01-14 23:46:22+00:00,[],None
451,https://github.com/Ethan-Nagelvoort/HDL-Microprocessors-and-other-Verilog-based-Projects-and-Labs.git,2021-10-16 22:21:25+00:00,,0,Ethan-Nagelvoort/HDL-Microprocessors-and-other-Verilog-based-Projects-and-Labs,417962329,Verilog,HDL-Microprocessors-and-other-Verilog-based-Projects-and-Labs,308,0,2021-10-18 09:08:45+00:00,[],None
452,https://github.com/andrewhallack/Combinational-Lock-FSM.git,2021-10-18 05:17:20+00:00,Finite State Machine that acts as a 4-part combinational lock,0,andrewhallack/Combinational-Lock-FSM,418354738,Verilog,Combinational-Lock-FSM,4,0,2021-10-18 05:18:01+00:00,[],None
453,https://github.com/MR-EIGHT/Computer-Architecture-Lab.git,2021-10-17 07:40:59+00:00,Projects written in Verilog for Computer Architecture Lab.,0,MR-EIGHT/Computer-Architecture-Lab,418056348,Verilog,Computer-Architecture-Lab,20,0,2022-06-08 07:46:25+00:00,[],None
454,https://github.com/sonny070701/Practica-2.git,2021-10-19 18:24:01+00:00,,0,sonny070701/Practica-2,419044892,Verilog,Practica-2,3532,0,2021-12-08 04:11:22+00:00,[],None
455,https://github.com/hsiang20/NTUEE_DCLAB.git,2021-10-05 12:28:09+00:00,,0,hsiang20/NTUEE_DCLAB,413808529,Verilog,NTUEE_DCLAB,14006,0,2023-08-10 10:21:20+00:00,[],None
456,https://github.com/PaperL/RISC-V_CPU.git,2021-09-27 03:50:43+00:00,ACM 2020 大二 大作业,0,PaperL/RISC-V_CPU,410733967,Verilog,RISC-V_CPU,10633,0,2023-03-21 11:54:20+00:00,[],None
457,https://github.com/meening42/fpga_comm.git,2021-10-19 20:07:04+00:00,,0,meening42/fpga_comm,419075639,Verilog,fpga_comm,2,0,2021-10-19 20:12:06+00:00,[],None
458,https://github.com/anhongzhan/MySimpleRISC-V.git,2021-10-17 07:40:20+00:00,,0,anhongzhan/MySimpleRISC-V,418056230,Verilog,MySimpleRISC-V,154,0,2021-10-17 07:54:52+00:00,[],None
459,https://github.com/Sheep0030/SHEEPBINARYADVENTURE.git,2021-10-21 04:11:47+00:00,,0,Sheep0030/SHEEPBINARYADVENTURE,419577176,Verilog,SHEEPBINARYADVENTURE,86,0,2021-10-21 04:39:48+00:00,[],None
460,https://github.com/kenny7992721/cad_vlsi_fin.git,2021-10-20 09:31:57+00:00,,0,kenny7992721/cad_vlsi_fin,419266679,Verilog,cad_vlsi_fin,501,0,2021-10-20 09:34:02+00:00,[],None
461,https://github.com/varunmadhavam/microwatt_arty_led.git,2021-10-20 12:56:18+00:00,adaptation of microwatt repo to blink leds on arty a7 board using fusesoc,0,varunmadhavam/microwatt_arty_led,419330030,Verilog,microwatt_arty_led,18285,0,2021-10-20 13:24:28+00:00,[],
462,https://github.com/Gabbyyy420/Gate-Level-Modeling-Act-3.git,2021-09-27 11:57:35+00:00,,0,Gabbyyy420/Gate-Level-Modeling-Act-3,410865574,Verilog,Gate-Level-Modeling-Act-3,7,0,2021-09-27 12:02:11+00:00,[],None
463,https://github.com/Techkom/Vivado-Project.git,2021-09-26 10:35:54+00:00,all Vivado Project,0,Techkom/Vivado-Project,410521841,Verilog,Vivado-Project,0,0,2021-09-26 10:39:31+00:00,[],None
464,https://github.com/andreahn/missionary-cannibal.git,2021-09-24 12:37:43+00:00,Missionary-cannibal problem in Verilog,0,andreahn/missionary-cannibal,409958242,Verilog,missionary-cannibal,206,0,2022-03-30 11:22:15+00:00,[],None
465,https://github.com/inebright/MIPS-verilog-pipeline.git,2021-09-24 06:34:24+00:00,5 stage implementation of  a MIPS processor pipeline in Verilog,0,inebright/MIPS-verilog-pipeline,409858146,Verilog,MIPS-verilog-pipeline,19,0,2021-09-24 06:35:12+00:00,[],None
466,https://github.com/wuguohaoECE/ece550.git,2021-09-22 21:12:05+00:00,,0,wuguohaoECE/ece550,409357693,Verilog,ece550,576,0,2022-10-20 01:44:46+00:00,[],None
467,https://github.com/K10SHI/ACTIVITY_3.git,2021-09-27 07:39:03+00:00,,0,K10SHI/ACTIVITY_3,410787357,Verilog,ACTIVITY_3,1029,0,2021-09-27 07:49:31+00:00,[],None
468,https://github.com/apatil-vlsi/Verilog-Labs.git,2021-09-30 13:29:27+00:00,,0,apatil-vlsi/Verilog-Labs,412076600,Verilog,Verilog-Labs,39,0,2022-06-08 21:38:45+00:00,[],None
469,https://github.com/harry878710/Single_CPU_RISC-V_CA_final.git,2021-10-22 02:23:25+00:00,,0,harry878710/Single_CPU_RISC-V_CA_final,419939826,Verilog,Single_CPU_RISC-V_CA_final,5063,0,2021-10-22 02:41:24+00:00,[],None
470,https://github.com/harry878710/RNN_ICD_Final.git,2021-10-22 03:07:06+00:00,RNN(Recurrent neural network) Engine design,0,harry878710/RNN_ICD_Final,419949148,Verilog,RNN_ICD_Final,5763,0,2021-10-22 03:14:13+00:00,[],None
471,https://github.com/juliandalfonso/mips-cpu.git,2021-10-23 23:29:57+00:00,CPU construido en verilog y VHDL para la materia de arquitectura de computadores,0,juliandalfonso/mips-cpu,420545025,Verilog,mips-cpu,19251,0,2021-10-23 23:33:31+00:00,[],None
472,https://github.com/sindrekvande/Project-IC.git,2021-10-14 15:48:12+00:00,,0,sindrekvande/Project-IC,417191071,Verilog,Project-IC,39160,0,2021-11-18 22:40:08+00:00,[],None
473,https://github.com/hemanthr28/12bit-ALU.git,2021-10-19 00:43:35+00:00,12bit ALU implementation that performs Arithmetic and logical operations. ,0,hemanthr28/12bit-ALU,418717253,Verilog,12bit-ALU,48,0,2021-12-30 22:49:14+00:00,[],None
474,https://github.com/AdamC19/ECSE485_Fall_2021.git,2021-10-14 03:51:03+00:00,,0,AdamC19/ECSE485_Fall_2021,416980666,Verilog,ECSE485_Fall_2021,23464,0,2021-11-30 05:17:27+00:00,[],None
475,https://github.com/LucasFQuirogaH/DocumentosAcademicos.git,2021-10-13 23:12:58+00:00,,0,LucasFQuirogaH/DocumentosAcademicos,416924198,Verilog,DocumentosAcademicos,436320,0,2021-11-16 11:37:11+00:00,[],None
476,https://github.com/JamesBurness/EEE3095SWorkPackage6.git,2021-10-21 16:13:28+00:00,,0,JamesBurness/EEE3095SWorkPackage6,419793227,Verilog,EEE3095SWorkPackage6,208,0,2021-10-21 17:16:02+00:00,[],None
477,https://github.com/bhavesh2799/CA-Lab-Assignment.git,2021-10-21 08:28:20+00:00,CA Lab Assignment,0,bhavesh2799/CA-Lab-Assignment,419641607,,CA-Lab-Assignment,2268,0,2022-02-26 09:10:45+00:00,[],None
478,https://github.com/jrmoulton/Decoder3_8.git,2021-10-21 15:48:30+00:00,A 3 to 8 Decoder in vivado,0,jrmoulton/Decoder3_8,419784696,Verilog,Decoder3_8,5,0,2021-10-21 15:48:40+00:00,[],None
479,https://github.com/souadnissabouri/smart-parking-Verilog-.git,2021-10-21 21:48:44+00:00,count and display the full places by verilog,0,souadnissabouri/smart-parking-Verilog-,419886324,Verilog,smart-parking-Verilog-,2,0,2021-11-01 08:15:07+00:00,[],None
480,https://github.com/0xDBFB7/fluorescence_photon_counting.git,2021-10-16 21:22:28+00:00,,0,0xDBFB7/fluorescence_photon_counting,417951605,Verilog,fluorescence_photon_counting,183,0,2021-10-28 03:59:48+00:00,[],None
481,https://github.com/RamitDutta/4bit-Computer-in-Verilog-HDL.git,2021-10-16 15:49:01+00:00,,1,RamitDutta/4bit-Computer-in-Verilog-HDL,417873999,Verilog,4bit-Computer-in-Verilog-HDL,14,0,2021-10-16 16:49:49+00:00,[],None
482,https://github.com/tortuenoire5408/CellBased2014_final.git,2021-09-19 08:27:02+00:00,,0,tortuenoire5408/CellBased2014_final,408072312,Verilog,CellBased2014_final,1022,0,2021-10-10 06:05:20+00:00,[],None
483,https://github.com/6210110271/3HA04.git,2021-09-19 08:46:43+00:00,,0,6210110271/3HA04,408076221,Verilog,3HA04,1255,0,2021-09-20 04:37:41+00:00,[],None
484,https://github.com/arawxx/Single-Cycle-MIPS.git,2021-09-18 13:00:30+00:00,Single-Cycle 32-Bit MIPS processor implemented in Verilog for a university assignment.,0,arawxx/Single-Cycle-MIPS,407861338,,Single-Cycle-MIPS,45,0,2022-05-04 13:14:21+00:00,[],None
485,https://github.com/shillen102/cpu-riscv.git,2021-10-12 06:12:06+00:00,,0,shillen102/cpu-riscv,416207397,Verilog,cpu-riscv,3,0,2021-11-02 16:47:59+00:00,[],None
486,https://github.com/tom23785886/LogicDesign7.git,2021-10-11 04:43:34+00:00,,0,tom23785886/LogicDesign7,415780779,Verilog,LogicDesign7,18973,0,2021-10-11 05:48:49+00:00,[],None
487,https://github.com/randallwc/CSM152A.git,2021-09-30 19:14:55+00:00,Introductory Digital Design Laboratory (Fall qtr 2021 UCLA),0,randallwc/CSM152A,412194843,Verilog,CSM152A,51324,0,2022-06-20 23:53:03+00:00,[],None
488,https://github.com/MiguelJacuinde/five_stage_pipeline.git,2021-10-07 23:26:36+00:00,,0,MiguelJacuinde/five_stage_pipeline,414785475,Verilog,five_stage_pipeline,32,0,2021-10-07 23:49:18+00:00,[],None
489,https://github.com/aquantumreality/Digital-Design-Verilog.git,2021-10-07 11:45:58+00:00,Useful links/files/modules related to Digital Design and Verilog,0,aquantumreality/Digital-Design-Verilog,414578545,Verilog,Digital-Design-Verilog,5,0,2022-06-22 22:24:46+00:00,[],None
490,https://github.com/wasdfre/-.git,2021-10-09 05:37:26+00:00,数电密码锁，demo为主代码，debounce为消抖模块,0,wasdfre/-,415213238,Verilog,-,3,0,2021-10-09 06:00:47+00:00,[],None
491,https://github.com/Khalique13/99days_of_rtl_code.git,2021-10-08 03:01:28+00:00,,0,Khalique13/99days_of_rtl_code,414828242,Verilog,99days_of_rtl_code,39,0,2021-12-14 14:08:02+00:00,[],None
492,https://github.com/marcotulio956/cache.associative4ways.lruLAOCII.git,2021-10-07 17:53:23+00:00,,0,marcotulio956/cache.associative4ways.lruLAOCII,414704538,Verilog,cache.associative4ways.lruLAOCII,1145,0,2022-03-06 02:46:12+00:00,"['computer-architecture', 'cache', 'memory-hierarchy', 'computer-organization', 'memory-cache', 'l1']",None
493,https://github.com/saiharishk/Penta-Adder.git,2021-10-07 08:54:40+00:00,,0,saiharishk/Penta-Adder,414528125,Verilog,Penta-Adder,2,0,2021-10-07 08:56:32+00:00,[],None
494,https://github.com/Parth410/adders.git,2021-10-09 08:55:35+00:00,,0,Parth410/adders,415255429,Verilog,adders,1,0,2021-10-09 09:21:10+00:00,[],None
495,https://github.com/DabinJang96/Computer_Organization.git,2021-10-04 04:03:11+00:00,Computer Organization,0,DabinJang96/Computer_Organization,413268362,Verilog,Computer_Organization,911,0,2022-03-03 04:32:32+00:00,[],None
496,https://github.com/rvem/itmo-comp-arch-2021.git,2021-09-29 14:31:14+00:00,,0,rvem/itmo-comp-arch-2021,411708365,Verilog,itmo-comp-arch-2021,26,0,2022-12-18 01:23:46+00:00,[],None
497,https://github.com/s204451/Eroding-CPU.git,2021-10-06 11:14:43+00:00,,0,s204451/Eroding-CPU,414180130,Verilog,Eroding-CPU,25330,0,2021-11-07 11:47:26+00:00,[],None
498,https://github.com/yuko29/claw-machine.git,2021-10-05 03:44:01+00:00,Claw Machine in verilog,0,yuko29/claw-machine,413664104,Verilog,claw-machine,1379,0,2021-10-05 03:46:15+00:00,[],None
499,https://github.com/gowthamgowthamp/AXDr3.git,2021-09-27 09:32:40+00:00,,0,gowthamgowthamp/AXDr3,410822585,Verilog,AXDr3,7,0,2021-09-27 09:33:06+00:00,[],https://api.github.com/licenses/mit
500,https://github.com/Super-Awesome-Organization/expt5.git,2021-09-24 19:44:29+00:00,,0,Super-Awesome-Organization/expt5,410083553,Verilog,expt5,82,0,2021-09-26 18:32:19+00:00,[],None
501,https://github.com/ThrudTheBarbarian/xe-host-src.git,2021-10-01 02:25:58+00:00,Verilog source for the xe-host interface,0,ThrudTheBarbarian/xe-host-src,412297935,Verilog,xe-host-src,26,0,2021-10-05 00:05:48+00:00,[],https://api.github.com/licenses/gpl-3.0
502,https://github.com/Eyantra698Sumanto/caravel_avsdspamp_3v3_sky130.git,2021-09-30 20:44:02+00:00,,0,Eyantra698Sumanto/caravel_avsdspamp_3v3_sky130,412222224,Verilog,caravel_avsdspamp_3v3_sky130,106074,0,2021-10-04 12:40:33+00:00,[],https://api.github.com/licenses/apache-2.0
503,https://github.com/DongShiyuan123/FPGA-SIM.git,2021-09-23 12:56:35+00:00,,0,DongShiyuan123/FPGA-SIM,409592199,Verilog,FPGA-SIM,249,0,2021-09-23 13:20:52+00:00,[],None
504,https://github.com/prachimanglik/test.git,2021-09-24 14:06:41+00:00,testing purpose,0,prachimanglik/test,409986460,Verilog,test,9,0,2021-09-27 09:49:49+00:00,[],None
505,https://github.com/alcalcides/mux_sequencial.git,2021-09-29 05:21:57+00:00,,0,alcalcides/mux_sequencial,411540467,Verilog,mux_sequencial,122,0,2021-10-14 03:25:10+00:00,[],None
506,https://github.com/dragonfire412/phys332.git,2021-10-11 17:21:35+00:00,,1,dragonfire412/phys332,416022352,Verilog,phys332,6,0,2021-10-11 19:16:30+00:00,[],None
507,https://github.com/tortuenoire5408/CellBased2009_univ_preliminary.git,2021-10-11 12:59:27+00:00,,0,tortuenoire5408/CellBased2009_univ_preliminary,415927609,Verilog,CellBased2009_univ_preliminary,386,0,2021-10-31 08:37:25+00:00,[],None
508,https://github.com/omarzanji/aes.git,2021-10-05 04:16:17+00:00,HDL implementation of the AES Protocol.,0,omarzanji/aes,413670559,Verilog,aes,387,0,2021-12-10 04:15:30+00:00,[],None
509,https://github.com/st97110/NTUST_Lab_Digital_Logic_Design.git,2021-10-06 05:15:46+00:00,,0,st97110/NTUST_Lab_Digital_Logic_Design,414078035,Verilog,NTUST_Lab_Digital_Logic_Design,6,0,2021-10-19 07:58:30+00:00,[],None
510,https://github.com/FranciscoCross/TP2-Arquitectura.git,2021-10-14 23:02:03+00:00,UART-Arqui ,0,FranciscoCross/TP2-Arquitectura,417306115,Verilog,TP2-Arquitectura,1109,0,2021-10-30 18:10:20+00:00,[],None
511,https://github.com/isaac-fs/Proyecto_microelectronica.git,2021-10-17 23:45:47+00:00,,0,isaac-fs/Proyecto_microelectronica,418283673,Verilog,Proyecto_microelectronica,12651,0,2021-10-17 23:56:34+00:00,[],None
512,https://github.com/gc-na/digital_engineering.git,2021-10-18 05:59:37+00:00,,0,gc-na/digital_engineering,418364328,Verilog,digital_engineering,19,0,2021-10-21 03:59:04+00:00,[],None
513,https://github.com/rupal13g/Half-Subtractor.git,2021-10-09 12:08:17+00:00,This repository contains Verilog design and test bench code for half subtractor,0,rupal13g/Half-Subtractor,415298563,Verilog,Half-Subtractor,3,0,2021-10-09 12:14:28+00:00,[],None
514,https://github.com/KaushikThumar/Universal-Shift-Register.git,2021-10-18 15:31:03+00:00,A Universal shift register is a register that has both the right shift and left shift with parallel load capabilities. Universal shift registers are used as memory elements in computers. A Unidirectional shift register is capable of shifting in only one direction. A bidirectional shift register is capable of shifting in both directions. The Universal shift register is a combination design of a bidirectional shift register and a unidirectional shift register with parallel load provision.  n-bit universal shift register – A n-bit universal shift register consists of n flip-flops and n 4×1 multiplexers. All the n multiplexers share the same select lines(S1 and S0)to select the mode in which the shift register operates. The select inputs select the suitable input for the flip-flops.,0,KaushikThumar/Universal-Shift-Register,418562175,Verilog,Universal-Shift-Register,117,0,2021-10-20 12:42:14+00:00,[],None
515,https://github.com/yimelon1/sorting.git,2021-10-19 02:32:24+00:00,memory data sorting,0,yimelon1/sorting,418742327,Verilog,sorting,112,0,2021-11-24 10:42:19+00:00,[],None
516,https://github.com/kenny7992721/facedect.git,2021-10-19 09:26:11+00:00,,0,kenny7992721/facedect,418855625,Verilog,facedect,282,0,2021-10-19 09:31:42+00:00,[],None
517,https://github.com/lastpower65/HECASLAB_Junior_Tutorial_Example.git,2021-10-20 09:18:31+00:00,labs_for_junior_students,0,lastpower65/HECASLAB_Junior_Tutorial_Example,419262396,Verilog,HECASLAB_Junior_Tutorial_Example,8759,0,2021-10-27 03:50:54+00:00,[],None
518,https://github.com/desxxxi/ACTIVITY2-GATES.git,2021-09-20 15:34:28+00:00,,0,desxxxi/ACTIVITY2-GATES,408500118,Verilog,ACTIVITY2-GATES,57,0,2021-09-23 01:42:01+00:00,[],None
519,https://github.com/atoosachegini/CPU-Quartus.git,2021-09-20 22:05:39+00:00,Implementation of a processor with Quartus + Gem5 practice,0,atoosachegini/CPU-Quartus,408613527,Verilog,CPU-Quartus,24333,0,2021-09-23 12:40:39+00:00,[],None
520,https://github.com/kmkim036/Radar-STFT-DeepLearning.git,2021-10-21 02:15:54+00:00,,0,kmkim036/Radar-STFT-DeepLearning,419552626,Verilog,Radar-STFT-DeepLearning,150871,0,2022-06-28 12:38:20+00:00,[],None
521,https://github.com/lyuyangly/riscv_sopc.git,2021-10-21 16:15:24+00:00,,0,lyuyangly/riscv_sopc,419793859,Verilog,riscv_sopc,2926,0,2021-10-21 16:22:33+00:00,[],None
522,https://github.com/jrmoulton/RippleCarry16.git,2021-10-21 15:45:34+00:00,A Heirarchical 16 bit Ripple Carry Adder,0,jrmoulton/RippleCarry16,419783667,Verilog,RippleCarry16,5,0,2021-10-21 15:46:33+00:00,[],None
523,https://github.com/nirmalshajup/Computer-Architecture.git,2021-10-02 12:35:21+00:00,,0,nirmalshajup/Computer-Architecture,412791504,Verilog,Computer-Architecture,36,0,2021-10-02 12:36:53+00:00,[],None
524,https://github.com/ansshahzadr/Accelerating-Systems.git,2021-10-03 00:11:30+00:00,,0,ansshahzadr/Accelerating-Systems,412938709,Verilog,Accelerating-Systems,780,0,2021-11-15 21:48:45+00:00,[],None
525,https://github.com/CORETRAITSTECHNOLOGIES/Digital_Blocks.git,2021-10-08 06:13:28+00:00,"It a repository containing basic blocks of digital system that are used to Design and Develop Processors,memories,Gpu,Asic. ",0,CORETRAITSTECHNOLOGIES/Digital_Blocks,414867793,Verilog,Digital_Blocks,68,0,2021-10-12 12:02:01+00:00,[],https://api.github.com/licenses/gpl-3.0
526,https://github.com/jeronimopenha/grnDerridaPlot.git,2021-10-02 01:19:10+00:00,,0,jeronimopenha/grnDerridaPlot,412659254,Verilog,grnDerridaPlot,113,0,2021-10-11 00:21:28+00:00,[],None
527,https://github.com/JustAnotherJoey/digital-lib.git,2021-10-03 23:43:28+00:00,Collection of important reference documents and files for digital development.,0,JustAnotherJoey/digital-lib,413222948,Verilog,digital-lib,72,0,2021-11-19 17:59:42+00:00,[],None
528,https://github.com/RobinHYuan/ELEC402-Project-2.git,2021-10-10 05:07:36+00:00,,0,RobinHYuan/ELEC402-Project-2,415491412,Verilog,ELEC402-Project-2,2286,0,2021-10-22 08:07:51+00:00,[],None
529,https://github.com/huweim/Convolution_Kernel.git,2021-10-11 13:41:23+00:00,VLSI Convolution Kernel Project,0,huweim/Convolution_Kernel,415943473,Verilog,Convolution_Kernel,18301,0,2021-10-11 13:43:25+00:00,[],None
530,https://github.com/soda92/verilog-test.git,2021-10-15 10:04:09+00:00,,0,soda92/verilog-test,417452691,Verilog,verilog-test,2,0,2021-10-15 10:26:27+00:00,[],https://api.github.com/licenses/mit
531,https://github.com/Ethan-Nagelvoort/Basys3-projects-labs.git,2021-10-16 08:09:43+00:00,Projects and Labs that revolve around the Basys3,0,Ethan-Nagelvoort/Basys3-projects-labs,417762433,Verilog,Basys3-projects-labs,4405,0,2021-10-16 09:06:05+00:00,[],None
532,https://github.com/agoktugaydin/basys3-examples.git,2021-10-16 23:41:21+00:00,Basys 3 Artix-7 FPGA Board Examples,0,agoktugaydin/basys3-examples,417973812,Verilog,basys3-examples,5,0,2021-11-05 06:46:13+00:00,[],None
533,https://github.com/SahanaSai/Design-implement-a-3-bit-Up-Down-Counter-In-Digital-design-and-computer-organisation.git,2021-10-22 16:57:32+00:00,,0,SahanaSai/Design-implement-a-3-bit-Up-Down-Counter-In-Digital-design-and-computer-organisation,420177797,Verilog,Design-implement-a-3-bit-Up-Down-Counter-In-Digital-design-and-computer-organisation,222,0,2022-08-29 18:26:57+00:00,[],None
534,https://github.com/dariosol/L0Tribe_bigger.git,2021-10-21 13:19:03+00:00,,0,dariosol/L0Tribe_bigger,419731048,Verilog,L0Tribe_bigger,93490,0,2021-10-21 13:25:36+00:00,[],None
535,https://github.com/georgewzg95/raw_data.git,2021-10-22 20:00:09+00:00,,0,georgewzg95/raw_data,420226806,Verilog,raw_data,235272,0,2022-01-07 19:32:29+00:00,[],None
536,https://github.com/tzuyingchien/ICLAB_2020.git,2021-10-07 09:40:31+00:00,NYCU Integrated Circuit Deisgn Laboratory,0,tzuyingchien/ICLAB_2020,414541872,Verilog,ICLAB_2020,9456,0,2021-10-07 14:22:00+00:00,[],None
537,https://github.com/AliRezayiNejad/digital-system-design.git,2021-10-22 13:46:57+00:00,"Computer Aided Digital System Design, 4-Bit sequence detector, State diagram, State-transition table, Moore machine and Karnaugh map",0,AliRezayiNejad/digital-system-design,420115543,Verilog,digital-system-design,700,0,2021-10-23 05:25:40+00:00,[],None
538,https://github.com/Flymindo/CryptoATM.git,2021-09-22 17:50:01+00:00,,0,Flymindo/CryptoATM,409302641,Verilog,CryptoATM,72,0,2021-09-22 17:51:14+00:00,[],None
539,https://github.com/goldenyoo/my_lstm.git,2021-09-30 10:39:04+00:00,,0,goldenyoo/my_lstm,412023233,Verilog,my_lstm,9,0,2021-10-14 05:28:56+00:00,[],None
540,https://github.com/Jack0v/HD44780--to--202-md-20gink.git,2021-09-29 21:14:36+00:00,,0,Jack0v/HD44780--to--202-md-20gink,411831376,Verilog,HD44780--to--202-md-20gink,15,0,2021-09-29 21:15:56+00:00,[],https://api.github.com/licenses/mit
541,https://github.com/BrawnyClover/DigitalSystemDesignAndLab.git,2021-09-19 09:35:54+00:00,디지털시스템실험 소스코드,1,BrawnyClover/DigitalSystemDesignAndLab,408085990,Verilog,DigitalSystemDesignAndLab,3999,0,2021-12-22 00:37:28+00:00,[],None
542,https://github.com/xet7/special_snowflake.git,2021-09-24 17:40:04+00:00,A FOSH/FOSS personal computer and integrating terminal.,0,xet7/special_snowflake,410051661,,special_snowflake,607,0,2023-11-09 19:07:01+00:00,[],https://api.github.com/licenses/gpl-3.0
543,https://github.com/GladingRay/GR-MIPS32CPU.git,2021-10-03 06:42:23+00:00,,0,GladingRay/GR-MIPS32CPU,412998346,Verilog,GR-MIPS32CPU,497,0,2021-10-03 06:48:01+00:00,[],None
544,https://github.com/WangHaoranRobin/ECE154A-Lab1.git,2021-10-03 02:40:52+00:00,,0,WangHaoranRobin/ECE154A-Lab1,412959145,Verilog,ECE154A-Lab1,106,0,2021-10-05 05:52:49+00:00,[],None
545,https://github.com/Ulremberg/Material_Video.git,2021-10-01 18:46:28+00:00,,0,Ulremberg/Material_Video,412583015,Verilog,Material_Video,215,0,2021-10-01 19:13:24+00:00,[],None
546,https://github.com/RatkoFri/Verilog-to-GDS.git,2021-10-06 06:38:27+00:00,,0,RatkoFri/Verilog-to-GDS,414097401,Verilog,Verilog-to-GDS,952,0,2021-10-08 07:35:22+00:00,[],None
547,https://github.com/TheAllyA/EEE3096S-WorkPackage6.git,2021-10-22 19:56:24+00:00,,0,TheAllyA/EEE3096S-WorkPackage6,420225976,Verilog,EEE3096S-WorkPackage6,12,0,2021-11-03 17:34:09+00:00,[],None
548,https://github.com/antonblaise/max10_nios2_interrupt.git,2021-10-09 19:54:54+00:00,My FPGA project during internship at Intel.,0,antonblaise/max10_nios2_interrupt,415408585,Verilog,max10_nios2_interrupt,3637,0,2021-10-10 19:56:26+00:00,[],None
549,https://github.com/rupal13g/Full-Subtractor.git,2021-10-09 16:55:45+00:00,This repository contains Verilog design and test bench code for full subtractor.,0,rupal13g/Full-Subtractor,415368960,Verilog,Full-Subtractor,2,0,2021-10-09 16:57:02+00:00,[],None
550,https://github.com/jenkka/MIPS-Processor.git,2021-10-15 21:44:47+00:00,My version of MIPS done on Verilog.,0,jenkka/MIPS-Processor,417644620,Verilog,MIPS-Processor,5131,0,2021-10-15 21:47:46+00:00,[],None
551,https://github.com/KaushikThumar/Finite-State-Machine.git,2021-10-17 07:07:04+00:00,Config files for my GitHub profile.,0,KaushikThumar/Finite-State-Machine,418049734,Verilog,Finite-State-Machine,3,0,2021-10-18 15:29:23+00:00,"['config', 'github-config']",None
552,https://github.com/amoghgajare/FPGA_To_Arduino_UART_Communication.git,2021-10-15 06:42:51+00:00,,0,amoghgajare/FPGA_To_Arduino_UART_Communication,417394359,Verilog,FPGA_To_Arduino_UART_Communication,8,0,2021-10-15 06:56:25+00:00,[],https://api.github.com/licenses/bsl-1.0
553,https://github.com/kenny7992721/Baseband_teach.git,2021-10-18 14:19:18+00:00,,0,kenny7992721/Baseband_teach,418534243,Verilog,Baseband_teach,10725,0,2021-10-18 14:27:35+00:00,[],None
554,https://github.com/Faadi12/fpga.git,2021-10-18 17:55:33+00:00,,0,Faadi12/fpga,418611213,Verilog,fpga,6,0,2021-10-21 16:05:38+00:00,[],None
555,https://github.com/Anirban792/mod5pd.git,2021-10-17 16:51:23+00:00,,0,Anirban792/mod5pd,418195924,Verilog,mod5pd,11925,0,2021-10-17 17:17:13+00:00,[],None
556,https://github.com/FreddyZC/rotador_palabras.git,2021-10-20 07:51:03+00:00,"Este proyecto fue realizado para implementar una simple maquina de estados, los detalles del problema y resolucion se muestran en los pdf adjuntos",0,FreddyZC/rotador_palabras,419234423,Verilog,rotador_palabras,302,0,2021-10-20 07:56:30+00:00,[],None
557,https://github.com/tom23785886/LogicDesignLab4.git,2021-10-11 03:39:13+00:00,,0,tom23785886/LogicDesignLab4,415768585,Verilog,LogicDesignLab4,2634,0,2021-10-11 03:43:05+00:00,[],None
558,https://github.com/jeanpierrenator/MiniProjetHDL.git,2021-10-17 18:18:59+00:00,,0,jeanpierrenator/MiniProjetHDL,418218472,Verilog,MiniProjetHDL,9,0,2021-10-17 19:34:50+00:00,[],None
559,https://github.com/nashiha/PongUltrasonicSensors.git,2021-10-19 22:14:21+00:00,The classic game of pong using ultrasonic sensors written in Verilog and VHDL,0,nashiha/PongUltrasonicSensors,419106477,Verilog,PongUltrasonicSensors,9,0,2021-11-10 20:03:28+00:00,[],None
560,https://github.com/DonMaestro/multifunctional_alarm_clock_FPGA.git,2021-09-18 11:35:44+00:00,,0,DonMaestro/multifunctional_alarm_clock_FPGA,407843014,Verilog,multifunctional_alarm_clock_FPGA,145,0,2021-11-14 09:05:03+00:00,[],None
561,https://github.com/SheronSuditha/FPGA-Tester.git,2021-09-19 11:06:52+00:00,,0,SheronSuditha/FPGA-Tester,408104174,Verilog,FPGA-Tester,5,0,2021-10-09 20:24:51+00:00,[],None
562,https://github.com/K10SHI/AND_NOR_AND_NAND.git,2021-09-20 06:51:51+00:00,,0,K10SHI/AND_NOR_AND_NAND,408338981,Verilog,AND_NOR_AND_NAND,2,0,2021-09-20 06:52:01+00:00,[],None
563,https://github.com/ngi-nix/libresoc-litex.git,2021-09-19 16:17:02+00:00,,0,ngi-nix/libresoc-litex,408175689,Verilog,libresoc-litex,171,0,2021-11-01 03:08:56+00:00,[],None
564,https://github.com/Luckyee2/IC-EDA.git,2021-09-22 07:10:51+00:00,,0,Luckyee2/IC-EDA,409100482,Verilog,IC-EDA,133,0,2021-09-22 10:40:20+00:00,[],None
565,https://github.com/RITHIKAKATHIR/logic-design_verilog_S3_LAB.git,2021-09-25 07:48:54+00:00,,0,RITHIKAKATHIR/logic-design_verilog_S3_LAB,410210351,Verilog,logic-design_verilog_S3_LAB,339,0,2021-12-23 07:07:28+00:00,[],None
566,https://github.com/ashari0831/Digital-Design-Lab.git,2021-09-26 10:15:52+00:00,,0,ashari0831/Digital-Design-Lab,410517731,Verilog,Digital-Design-Lab,16935,0,2021-11-30 21:42:31+00:00,[],None
567,https://github.com/xiezx23/Xcode.git,2021-09-26 11:34:48+00:00,a repository for xie`s code,0,xiezx23/Xcode,410534409,Verilog,Xcode,712,0,2021-12-29 13:16:11+00:00,[],None
568,https://github.com/XuBovey/neuai_edu_fpga.git,2021-09-29 16:07:57+00:00,fpga demo for step fpga,0,XuBovey/neuai_edu_fpga,411742736,Verilog,neuai_edu_fpga,1079,0,2021-10-15 14:47:29+00:00,[],None
569,https://github.com/zhufu811/hand_remote.git,2021-09-28 09:12:22+00:00,"the project can remote control iron-hand , it is base on FPGA .",0,zhufu811/hand_remote,411212017,Verilog,hand_remote,205,0,2021-09-28 09:40:23+00:00,[],None
570,https://github.com/germancq/ELUKS.git,2021-10-22 11:17:32+00:00,,0,germancq/ELUKS,420070038,Verilog,ELUKS,17521,0,2022-03-14 16:38:12+00:00,[],https://api.github.com/licenses/gpl-3.0
571,https://github.com/ReeceBank/EEE3095S_Tut6.git,2021-10-21 13:03:22+00:00,EEE3095S tutorial 5,0,ReeceBank/EEE3095S_Tut6,419725648,Verilog,EEE3095S_Tut6,2,0,2021-11-06 22:31:27+00:00,[],None
572,https://github.com/Katherine2/dic-project.git,2021-10-22 08:11:58+00:00,,0,Katherine2/dic-project,420017771,Verilog,dic-project,336,0,2021-11-17 17:24:20+00:00,[],None
573,https://github.com/nkosinathintuli/eee3096s-tut-06.git,2021-10-22 13:06:27+00:00,Register memory,0,nkosinathintuli/eee3096s-tut-06,420101818,Verilog,eee3096s-tut-06,5,0,2021-10-22 18:26:25+00:00,[],https://api.github.com/licenses/mit
574,https://github.com/alexhodges42/openroad_test_lfsr.git,2021-10-14 14:31:06+00:00,A miniature LFSR to test out the online openroad-flow,0,alexhodges42/openroad_test_lfsr,417163447,Verilog,openroad_test_lfsr,24,0,2021-10-15 08:57:14+00:00,[],https://api.github.com/licenses/gpl-3.0
575,https://github.com/saiharishk/Counter-1.git,2021-10-07 08:52:21+00:00,,0,saiharishk/Counter-1,414527429,Verilog,Counter-1,2,0,2021-10-07 08:54:06+00:00,[],None
576,https://github.com/jrmoulton/Verilog-Mux.git,2021-10-07 18:29:30+00:00,A 2-1 mux in verilog with assign statements,0,jrmoulton/Verilog-Mux,414715212,Verilog,Verilog-Mux,6,0,2021-10-21 15:53:12+00:00,[],None
577,https://github.com/lu1198373615/MonikaSystem.git,2021-10-08 08:03:01+00:00,,0,lu1198373615/MonikaSystem,414898953,Verilog,MonikaSystem,63421,0,2023-07-18 03:46:10+00:00,[],None
578,https://github.com/stormteeth/FPGA-.git,2021-10-06 08:23:23+00:00,,0,stormteeth/FPGA-,414128814,Verilog,FPGA-,18198,0,2021-10-31 08:14:38+00:00,[],None
579,https://github.com/lastpower65/NTUEE_CVSD_2021.git,2021-10-13 01:21:45+00:00,,0,lastpower65/NTUEE_CVSD_2021,416548832,Verilog,NTUEE_CVSD_2021,10,0,2021-11-07 09:16:55+00:00,[],None
580,https://github.com/sidharth-jha/RISC-V-Implementation.git,2021-10-15 10:59:51+00:00,RTL Implementation of 5 Stage RV32I ISA,0,sidharth-jha/RISC-V-Implementation,417467227,Verilog,RISC-V-Implementation,3153,0,2023-11-18 06:13:42+00:00,[],None
581,https://github.com/solmannn/alu.git,2021-09-28 22:38:10+00:00,,0,solmannn/alu,411457613,Verilog,alu,1107,0,2021-09-28 22:49:38+00:00,[],https://api.github.com/licenses/mit
582,https://github.com/devTryer31/ProcSysArch.git,2021-09-27 21:25:50+00:00,Processor system sarchitecture cource.,0,devTryer31/ProcSysArch,411047660,Verilog,ProcSysArch,814,0,2021-12-26 20:23:49+00:00,[],None
583,https://github.com/HAMS10/DE10_NANO_SoC_GHRD.git,2021-09-30 05:25:49+00:00,DE10_NANO_SoC_GHRD template to make new  custom FPGA design in the system de10Nano Soc kit.,0,HAMS10/DE10_NANO_SoC_GHRD,411933980,Verilog,DE10_NANO_SoC_GHRD,49,0,2021-12-31 16:22:30+00:00,[],None
584,https://github.com/chrisjinyu/Sample-RTL-Testbenches-Python-Scripts.git,2021-09-27 18:41:41+00:00,Hardware DV code samples for Christian Yu,0,chrisjinyu/Sample-RTL-Testbenches-Python-Scripts,411003069,Verilog,Sample-RTL-Testbenches-Python-Scripts,19,0,2021-09-27 19:26:39+00:00,[],None
585,https://github.com/Aya-Mahmoud-99/Matrix_Multiplier_FSM.git,2021-09-29 11:18:32+00:00,,0,Aya-Mahmoud-99/Matrix_Multiplier_FSM,411643534,Verilog,Matrix_Multiplier_FSM,3,0,2021-09-29 11:19:18+00:00,[],None
586,https://github.com/gacneves/mips-based-processor.git,2021-09-29 13:41:36+00:00,Processador funcional em um FPGA desenvolvido em disciplinas de Laboratórios de Sistemas Computacionais,0,gacneves/mips-based-processor,411690007,Verilog,mips-based-processor,1230,0,2022-01-20 22:19:23+00:00,[],None
587,https://github.com/Tatev2919/dual_7seg_display_counter.git,2021-09-27 13:39:32+00:00,,0,Tatev2919/dual_7seg_display_counter,410899557,Verilog,dual_7seg_display_counter,1,0,2021-09-27 13:40:04+00:00,[],None
588,https://github.com/KangKaiChen/5-Stage-Pipeline-CPU.git,2021-10-02 10:35:36+00:00,,0,KangKaiChen/5-Stage-Pipeline-CPU,412764869,Verilog,5-Stage-Pipeline-CPU,85,0,2021-10-02 10:37:24+00:00,[],None
589,https://github.com/joaopbarret/MicrowaveProject.git,2021-09-25 17:21:32+00:00,"Projeto da disciplina de Sistemas digitais, onde foi utilizada a linguagem Verilog para simular o funcionamento de um micro-ondas. ",0,joaopbarret/MicrowaveProject,410336773,Verilog,MicrowaveProject,424,0,2021-09-25 17:25:44+00:00,[],None
590,https://github.com/AndreyGarro/ClockAlarm.git,2021-10-03 15:54:45+00:00,Second project - Embedded systems,0,AndreyGarro/ClockAlarm,413123847,Verilog,ClockAlarm,3404,0,2021-10-08 01:48:27+00:00,[],None
591,https://github.com/Vaishnavi1627/Asynchronous-FIFO.git,2021-10-06 04:49:11+00:00,,0,Vaishnavi1627/Asynchronous-FIFO,414072390,Verilog,Asynchronous-FIFO,18,0,2021-10-22 04:27:39+00:00,[],None
592,https://github.com/VLSIlearner/smart_majority_function.git,2021-09-23 12:26:53+00:00,,0,VLSIlearner/smart_majority_function,409582258,Verilog,smart_majority_function,7,0,2021-09-23 12:30:24+00:00,[],https://api.github.com/licenses/apache-2.0
593,https://github.com/AntonioRas/ISA.git,2021-09-23 23:10:16+00:00,"This repository contains all the ""Integrated systems architecture"" laboratories course",0,AntonioRas/ISA,409768503,Verilog,ISA,40235,0,2021-12-19 16:59:26+00:00,[],None
594,https://github.com/Shinaaaaaa/RISC-CPU.git,2021-09-25 02:47:21+00:00,,0,Shinaaaaaa/RISC-CPU,410158191,Verilog,RISC-CPU,153,0,2022-02-28 07:34:51+00:00,[],None
595,https://github.com/huanjing1218/IC_2019preliminary_university_CONV.git,2021-09-18 19:34:53+00:00,Image Convolutional Circuit Design,0,huanjing1218/IC_2019preliminary_university_CONV,407951112,Verilog,IC_2019preliminary_university_CONV,1372,0,2021-09-18 19:49:41+00:00,[],None
596,https://github.com/Bitil8747/MooreMachine.git,2021-09-20 08:57:45+00:00,"A Moore automaton (an abstract automaton of the second kind) in the theory of computation is a finite automaton, the output value of the signal in which depends only on the current state of the given automaton, and does not directly depend, in contrast to the Mealy automaton, on the input values. ",0,Bitil8747/MooreMachine,408373535,Verilog,MooreMachine,164,0,2021-09-20 09:03:38+00:00,[],None
597,https://github.com/DECAfpga/DECA_board_test.git,2021-09-25 23:15:02+00:00,Deca board test project,0,DECAfpga/DECA_board_test,410401493,Verilog,DECA_board_test,392,0,2021-11-07 18:42:14+00:00,"['fpga', 'others', 'deca']",None
598,https://github.com/ken01235/SNN.git,2021-10-19 19:41:48+00:00,,0,ken01235/SNN,419068299,Verilog,SNN,21,0,2022-02-13 14:59:20+00:00,[],None
599,https://github.com/rf-andrey/verilog-reaction-tester.git,2021-10-12 21:40:35+00:00,,0,rf-andrey/verilog-reaction-tester,416506680,Verilog,verilog-reaction-tester,24,0,2022-01-10 12:18:16+00:00,[],None
600,https://github.com/sujoykrmandal/Digital-Circuits.git,2021-10-12 15:23:31+00:00,Verilog HDL codes for Combinational & Sequential circuits,0,sujoykrmandal/Digital-Circuits,416391082,Verilog,Digital-Circuits,3,0,2022-06-29 21:32:00+00:00,[],None
601,https://github.com/wickerwaka/TiledOSD_MiSTer.git,2021-10-13 02:42:02+00:00,,0,wickerwaka/TiledOSD_MiSTer,416565854,Verilog,TiledOSD_MiSTer,78,0,2021-10-13 02:42:07+00:00,[],https://api.github.com/licenses/gpl-2.0
602,https://github.com/PhilLinYang/SM3.git,2021-10-11 03:31:17+00:00,,2,PhilLinYang/SM3,415767003,Verilog,SM3,2174,0,2021-10-11 03:31:34+00:00,[],None
603,https://github.com/AJGKooK/Finite-State-Machine.git,2021-10-10 21:19:26+00:00,,0,AJGKooK/Finite-State-Machine,415702868,Verilog,Finite-State-Machine,6469,0,2021-10-11 14:01:39+00:00,[],None
604,https://github.com/e-phantom/xilinx_clocking_wizard.git,2021-10-14 14:36:11+00:00,doing dynamic configuration to xilinx clocking wizard,1,e-phantom/xilinx_clocking_wizard,417165359,Verilog,xilinx_clocking_wizard,155,0,2021-10-14 15:12:21+00:00,[],None
605,https://github.com/HyunjoonJeon/mars_rover.git,2021-10-13 22:03:01+00:00,,0,HyunjoonJeon/mars_rover,416910639,Verilog,mars_rover,411153,0,2021-10-13 22:21:30+00:00,[],None
606,https://github.com/YellowFlash26/EEEPrac6.git,2021-10-22 14:32:19+00:00,,0,YellowFlash26/EEEPrac6,420131332,Verilog,EEEPrac6,2,0,2021-10-22 14:58:21+00:00,[],None
607,https://github.com/vsingh2201/EECS2021_F21_Labs.git,2021-10-22 23:17:11+00:00,All the labs from the EECS2021 Computer Architecture Fall 2021,0,vsingh2201/EECS2021_F21_Labs,420265632,Verilog,EECS2021_F21_Labs,23,0,2022-01-11 02:17:30+00:00,"['atmega328p', 'pic32', 'verilog', 'c', 'cpp', 'mplabx']",None
608,https://github.com/JoeRock1298/SDP-laboratories.git,2021-10-22 12:07:46+00:00,Lab exercices from MUISE master degree,0,JoeRock1298/SDP-laboratories,420084008,Verilog,SDP-laboratories,99988,0,2021-11-14 21:53:02+00:00,[],None
609,https://github.com/saiharishk/4-bit-Binary-to-BCD.git,2021-10-07 07:55:09+00:00,,0,saiharishk/4-bit-Binary-to-BCD,414510065,Verilog,4-bit-Binary-to-BCD,2,0,2021-10-07 07:59:20+00:00,[],None
610,https://github.com/saiharishk/2-digit-BCD-Adder.git,2021-10-07 08:39:24+00:00,,0,saiharishk/2-digit-BCD-Adder,414523377,Verilog,2-digit-BCD-Adder,4,0,2021-10-07 08:44:01+00:00,[],None
611,https://github.com/imgmz29/Project-Checkpoint3-Regfile.git,2021-10-06 22:15:51+00:00,,0,imgmz29/Project-Checkpoint3-Regfile,414385870,Verilog,Project-Checkpoint3-Regfile,9,0,2021-10-07 20:18:05+00:00,[],None
612,https://github.com/Tommy-Davies/AES-128-Verilog.git,2021-10-05 00:54:10+00:00,AES-128 implementation designed for FPGA. Built with verilog with a c-based driver,0,Tommy-Davies/AES-128-Verilog,413629212,Verilog,AES-128-Verilog,12,0,2021-10-05 00:55:24+00:00,[],None
613,https://github.com/NewGamezzz/VivadoLab.git,2021-10-08 04:41:49+00:00,,0,NewGamezzz/VivadoLab,414848008,Verilog,VivadoLab,2,0,2021-10-08 04:42:51+00:00,[],None
614,https://github.com/bcleto/histogramming.git,2021-10-05 12:30:12+00:00,,0,bcleto/histogramming,413809202,Verilog,histogramming,30,0,2021-10-07 09:54:48+00:00,[],None
615,https://github.com/rupal13g/Universal-Gates-NAND-and-NOR-.git,2021-10-07 04:33:58+00:00,This repository contains Verilog design and test bench code for the Universal Gates i.e. NAND Gate and NOR Gate.,0,rupal13g/Universal-Gates-NAND-and-NOR-,414461259,Verilog,Universal-Gates-NAND-and-NOR-,3,0,2021-10-07 04:38:22+00:00,[],None
616,https://github.com/rykovv/array-multiplier.git,2021-10-08 22:44:16+00:00,Parameterized implementation of Array Multiplier using Verilog.,0,rykovv/array-multiplier,415144914,Verilog,array-multiplier,2,0,2021-10-19 03:16:35+00:00,"['verilog', 'array-muliplier']",None
617,https://github.com/wnmusic/Tek2445B.git,2021-10-09 10:22:14+00:00,utils of maintaining Tek 2445B oscilloscope ,0,wnmusic/Tek2445B,415275006,Verilog,Tek2445B,24,0,2021-10-09 10:31:42+00:00,[],https://api.github.com/licenses/gpl-3.0
618,https://github.com/CorvusPrudens/Corisc.git,2021-10-17 23:54:18+00:00,A simple RISC-V CPU by Corvus ^.^,0,CorvusPrudens/Corisc,418284997,Verilog,Corisc,15183,0,2021-12-06 06:55:13+00:00,[],https://api.github.com/licenses/mit
619,https://github.com/Gerald-Gui/Sundry-Codes.git,2021-09-18 18:24:31+00:00,Some codes written out of some reason,0,Gerald-Gui/Sundry-Codes,407937031,Verilog,Sundry-Codes,16,0,2021-11-18 02:05:31+00:00,[],https://api.github.com/licenses/mit
620,https://github.com/snmarathe/single-cycle-processor.git,2021-10-07 13:03:52+00:00,Single cycle processor code in Verilog,0,snmarathe/single-cycle-processor,414603796,Verilog,single-cycle-processor,1037,0,2021-10-31 06:09:32+00:00,[],None
621,https://github.com/wonoho/Verilog.git,2021-10-07 04:05:25+00:00,,0,wonoho/Verilog,414455496,Verilog,Verilog,5,0,2021-10-11 05:35:53+00:00,[],None
622,https://github.com/DRbean264/ECE550-Project2.git,2021-09-30 21:21:07+00:00,,0,DRbean264/ECE550-Project2,412231794,Verilog,ECE550-Project2,226,0,2021-10-07 01:54:54+00:00,[],None
623,https://github.com/AliothPL/Verilog-HDL.git,2021-10-02 14:14:16+00:00,Digital circuts portfolio. ,0,AliothPL/Verilog-HDL,412816066,Verilog,Verilog-HDL,9,0,2021-10-04 19:26:29+00:00,[],None
624,https://github.com/saiharishk/Number-of-zeroes-in-8-bit-input.git,2021-10-07 07:11:51+00:00,,0,saiharishk/Number-of-zeroes-in-8-bit-input,414498056,Verilog,Number-of-zeroes-in-8-bit-input,3,0,2021-10-07 07:16:54+00:00,[],None
625,https://github.com/amandaalvesguimaraes/StopwatchProject.git,2021-10-08 16:45:45+00:00,Stopwatch project developed for Sistemas Digitais course.,0,amandaalvesguimaraes/StopwatchProject,415061349,Verilog,StopwatchProject,7,0,2021-10-08 16:46:19+00:00,[],None
626,https://github.com/SarthakHa/SingleCycleProcessor.git,2021-10-11 04:07:45+00:00,Lab done to create a Single Cycle Processor,0,SarthakHa/SingleCycleProcessor,415774199,Verilog,SingleCycleProcessor,1200,0,2023-04-05 03:31:58+00:00,[],None
627,https://github.com/ssysm/cmpen270_design_project_1.git,2021-10-11 04:14:36+00:00,,0,ssysm/cmpen270_design_project_1,415775429,Verilog,cmpen270_design_project_1,16,0,2021-10-17 23:44:17+00:00,[],None
628,https://github.com/Vaishnavi1627/Sync-fifo.git,2021-10-22 04:18:18+00:00,,0,Vaishnavi1627/Sync-fifo,419963536,Verilog,Sync-fifo,5,0,2021-10-22 04:20:46+00:00,[],None
629,https://github.com/TheRandomWalk/FPGA-FM-Morse-Transmitter.git,2021-10-22 21:16:18+00:00,,0,TheRandomWalk/FPGA-FM-Morse-Transmitter,420243895,Verilog,FPGA-FM-Morse-Transmitter,4,0,2021-10-24 19:29:00+00:00,[],None
630,https://github.com/zakirhussainvlsi/opensourceeda.git,2021-10-13 04:59:53+00:00,This repository contains all relevant to VLSI open source EDA Tools.,2,zakirhussainvlsi/opensourceeda,416595280,Verilog,opensourceeda,2891,0,2022-01-07 09:52:07+00:00,"['verilog', 'eda']",None
631,https://github.com/andy-yang-1/RISCV-CPU.git,2021-10-12 10:25:06+00:00,acm-class 2020,0,andy-yang-1/RISCV-CPU,416288572,Verilog,RISCV-CPU,2863,0,2022-06-24 09:36:59+00:00,[],None
632,https://github.com/Mylesthemonster/ee216a.git,2021-10-19 05:52:47+00:00,Files and Code for VLSI Design 216A,0,Mylesthemonster/ee216a,418789016,Verilog,ee216a,4175,0,2021-12-23 17:32:28+00:00,[],None
633,https://github.com/Actual-real-final-version/FYP_code_public.git,2021-10-21 03:45:46+00:00,Repository for source code from final year project 2021,0,Actual-real-final-version/FYP_code_public,419571832,Verilog,FYP_code_public,81,0,2021-10-21 05:56:25+00:00,[],None
634,https://github.com/1190202002/alu.git,2021-10-21 10:52:08+00:00,,0,1190202002/alu,419684473,Verilog,alu,3,0,2021-11-13 05:59:45+00:00,[],None
635,https://github.com/vinodhiniceg/LVDT_project-ID-337.git,2021-10-22 14:17:26+00:00,Oscillator-based Read-out Circuit for Linear Variable Differential Transformer (LVDT) IEEE SSCS PICO Design Contest 2021 Submission. Designed using Skywater 130nm CMOS process.,1,vinodhiniceg/LVDT_project-ID-337,420126310,Verilog,LVDT_project-ID-337,2209,0,2021-10-25 14:06:01+00:00,[],None
636,https://github.com/umutesa/eee3096s_tut6.git,2021-10-22 18:01:02+00:00,Tutorial 6,0,umutesa/eee3096s_tut6,420195986,Verilog,eee3096s_tut6,16,0,2021-10-22 18:08:33+00:00,[],https://api.github.com/licenses/gpl-3.0
637,https://github.com/stellaw1/Lab3-ipod-assembly.git,2021-10-23 22:30:00+00:00,,0,stellaw1/Lab3-ipod-assembly,420536587,Verilog,Lab3-ipod-assembly,34,0,2022-03-17 23:46:38+00:00,[],None
638,https://github.com/memzer0x/CTF-Challenges.git,2021-10-10 23:31:21+00:00,CTF Challenges i came across in multiple CTF events,1,memzer0x/CTF-Challenges,415723952,Verilog,CTF-Challenges,1436832,0,2021-10-20 04:26:00+00:00,[],None
639,https://github.com/akteigland/phys332_fa21.git,2021-10-11 17:59:14+00:00,Vivado Projects from PHYS332 (Digital Circuits),0,akteigland/phys332_fa21,416033679,Verilog,phys332_fa21,28,0,2021-12-01 19:12:28+00:00,[],None
640,https://github.com/grantnedwards/CPU_Design_Project.git,2021-10-11 20:18:35+00:00,,0,grantnedwards/CPU_Design_Project,416073745,Verilog,CPU_Design_Project,2147,0,2021-10-11 20:24:03+00:00,[],None
641,https://github.com/KL-Huang/test.git,2021-10-13 13:13:15+00:00,,0,KL-Huang/test,416749097,Verilog,test,0,0,2021-10-13 13:28:07+00:00,[],None
642,https://github.com/seanchang74/Verilog_Class.git,2021-10-14 02:12:15+00:00,,0,seanchang74/Verilog_Class,416959673,Verilog,Verilog_Class,4709,0,2022-01-03 09:02:26+00:00,[],None
643,https://github.com/HyunjoonJeon/MIPS_CPU.git,2021-10-14 01:03:02+00:00,,0,HyunjoonJeon/MIPS_CPU,416945247,Verilog,MIPS_CPU,6436,0,2021-10-14 01:03:53+00:00,[],None
644,https://github.com/alimirsaeidy/DigitalLab.git,2021-09-26 10:16:50+00:00,,0,alimirsaeidy/DigitalLab,410517928,Verilog,DigitalLab,4519,0,2021-12-24 19:07:03+00:00,[],None
645,https://github.com/fhideous/MIET_RISC-V_CORE.git,2021-09-25 18:18:53+00:00,,0,fhideous/MIET_RISC-V_CORE,410349625,Verilog,MIET_RISC-V_CORE,35,0,2021-12-02 13:47:22+00:00,[],None
646,https://github.com/sarathsundarh/ddco.git,2021-09-22 04:39:00+00:00,,0,sarathsundarh/ddco,409065633,Verilog,ddco,9942,0,2021-09-22 04:43:22+00:00,[],None
647,https://github.com/adriaantaal/XEM6310Spartan6HDL.git,2021-09-23 19:40:26+00:00,HDL custom modules and projects for the Spartan 6 on an Opal Kelly XEM6310,1,adriaantaal/XEM6310Spartan6HDL,409722760,Verilog,XEM6310Spartan6HDL,174885,0,2021-09-23 19:50:55+00:00,[],None
648,https://github.com/yanaerobe/srash.git,2021-09-23 05:43:02+00:00,A hierarchical SRAM-flash mechanism. ,0,yanaerobe/srash,409463015,Verilog,srash,441,0,2022-03-21 05:29:13+00:00,[],None
649,https://github.com/guyrupt/Single-Cycle-CPU.git,2021-09-27 10:28:34+00:00,,0,guyrupt/Single-Cycle-CPU,410839493,Verilog,Single-Cycle-CPU,1536,0,2021-09-28 23:51:47+00:00,[],None
650,https://github.com/ALAN-Hu-1999/ELEC402_project2.git,2021-10-04 04:34:20+00:00,,0,ALAN-Hu-1999/ELEC402_project2,413274522,Verilog,ELEC402_project2,6784,0,2022-06-10 00:24:06+00:00,[],None
651,https://github.com/a20815579/VSD_hw1.git,2021-10-06 16:30:15+00:00,,0,a20815579/VSD_hw1,414289400,Verilog,VSD_hw1,31252,0,2022-05-30 10:25:08+00:00,[],None
652,https://github.com/Nevindu/WISC-SP13-Processor-Design.git,2021-09-22 05:00:15+00:00,ECE 552 - WISC-SP13 Processor Design Project,1,Nevindu/WISC-SP13-Processor-Design,409069630,Verilog,WISC-SP13-Processor-Design,7013,0,2021-09-22 05:12:02+00:00,[],None
653,https://github.com/VLSIlearner/UART_rx_Verilog.git,2021-09-23 12:20:11+00:00,,0,VLSIlearner/UART_rx_Verilog,409580086,Verilog,UART_rx_Verilog,8,0,2021-09-23 12:25:35+00:00,[],https://api.github.com/licenses/apache-2.0
654,https://github.com/jessie900309/NTUE_Verilog.git,2021-10-14 01:44:38+00:00,國立臺北教育大學 資訊科學系 110學年度 硬體描述語言 作業,0,jessie900309/NTUE_Verilog,416953703,Verilog,NTUE_Verilog,8161,0,2023-12-19 07:38:18+00:00,[],None
655,https://github.com/tuji25/isle3hw.git,2021-09-18 02:31:45+00:00,,0,tuji25/isle3hw,407734400,Verilog,isle3hw,217,0,2021-09-18 02:47:35+00:00,[],None
656,https://github.com/Bitil8747/MealyMachine.git,2021-09-20 08:53:45+00:00,"A Mealy machine is a finite state machine whose output sequence (unlike a Moore machine) depends on the state of the machine and input signals. This means that in the state graph, each edge corresponds to some value (output symbol). ",0,Bitil8747/MealyMachine,408372387,Verilog,MealyMachine,184,0,2021-09-20 08:56:26+00:00,[],None
657,https://github.com/Taiwanisnotchina/test.git,2021-09-19 11:42:35+00:00,,0,Taiwanisnotchina/test,408111407,Verilog,test,4,0,2021-09-19 11:44:47+00:00,[],None
658,https://github.com/tslotboom/cme433_lab1.git,2021-09-19 21:50:32+00:00,,0,tslotboom/cme433_lab1,408244554,Verilog,cme433_lab1,15,0,2021-09-19 21:53:18+00:00,[],None
659,https://github.com/ee-ortiz/sed.git,2021-09-19 15:06:24+00:00,,0,ee-ortiz/sed,408158589,Verilog,sed,9,0,2021-09-19 15:07:43+00:00,[],None
660,https://github.com/danielhonrales/DanielsAndFriends.git,2021-10-11 05:53:47+00:00,"kami-sama, wa watashitachi o oshimanaide kudasai",0,danielhonrales/DanielsAndFriends,415795347,Verilog,DanielsAndFriends,717,0,2021-10-13 19:46:59+00:00,[],None
661,https://github.com/yang22711/codedlock.git,2021-10-07 06:04:51+00:00,codedlock,0,yang22711/codedlock,414480408,Verilog,codedlock,1,0,2021-10-07 06:07:09+00:00,[],None
662,https://github.com/haiot4105/rns-verilog-generator.git,2021-10-13 12:13:18+00:00,Генератор Verilog кода для аппаратного описания операции сравнения в модулярной арифметике в базисе особого вида,0,haiot4105/rns-verilog-generator,416728214,Verilog,rns-verilog-generator,910,0,2022-07-22 15:26:57+00:00,[],None
663,https://github.com/Chi-you/NCKU_CA.git,2021-10-18 13:29:29+00:00,,0,Chi-you/NCKU_CA,418514311,Verilog,NCKU_CA,233,0,2021-12-20 16:32:43+00:00,[],None
664,https://github.com/gracelouiseharris/Verilog-Projects.git,2021-10-19 02:15:42+00:00,Logic Circuit Projects,0,gracelouiseharris/Verilog-Projects,418738386,Verilog,Verilog-Projects,5,0,2021-10-20 03:36:33+00:00,[],None
665,https://github.com/t5pathak/Two_Stage_MIPS_Processor.git,2021-10-19 15:10:27+00:00,Implemented the MIPS Instruction Set Architecture,0,t5pathak/Two_Stage_MIPS_Processor,418976683,Verilog,Two_Stage_MIPS_Processor,3983,0,2021-10-19 15:27:33+00:00,[],None
666,https://github.com/sabelosiba/EEEWorkPack6.git,2021-10-22 09:02:11+00:00,EEE3096/5S content for tutorial 6,0,sabelosiba/EEEWorkPack6,420032310,Verilog,EEEWorkPack6,1,0,2021-10-22 09:05:55+00:00,[],None
667,https://github.com/park-geun-hyeong/Verilog.git,2021-10-20 05:56:25+00:00,,0,park-geun-hyeong/Verilog,419202924,Verilog,Verilog,18,0,2021-12-19 14:52:01+00:00,[],None
668,https://github.com/novaELLIAS/BitLocker.git,2021-10-09 08:19:19+00:00,simple locker in Verilog,0,novaELLIAS/BitLocker,415247480,Verilog,BitLocker,9067,0,2021-10-10 14:37:02+00:00,[],None
669,https://github.com/apantelopoulos/MIPS_CPU.git,2021-10-09 15:50:23+00:00,,0,apantelopoulos/MIPS_CPU,415352700,Verilog,MIPS_CPU,2333,0,2021-10-09 16:06:40+00:00,[],None
670,https://github.com/markus-zzz/wrapped_sid.git,2021-10-10 15:17:55+00:00,,0,markus-zzz/wrapped_sid,415622072,Verilog,wrapped_sid,7,0,2021-10-10 15:17:59+00:00,[],https://api.github.com/licenses/apache-2.0
671,https://github.com/mdodovic/VLSI-simulation.git,2021-10-10 17:40:33+00:00,Simulation of Design Under the Testing,0,mdodovic/VLSI-simulation,415656907,Verilog,VLSI-simulation,215,0,2022-03-16 18:01:36+00:00,"['verilog', 'simulation']",None
672,https://github.com/rupal13g/MUX.git,2021-10-10 12:52:07+00:00,This repository contains Verilog design and test bench code for Multiplexer,0,rupal13g/MUX,415585076,Verilog,MUX,2,0,2021-10-10 14:01:07+00:00,[],None
673,https://github.com/rupal13g/DEMUX.git,2021-10-16 17:05:24+00:00,This repository contains Verilog design and test Bench code for 1:4 Demultiplexer,0,rupal13g/DEMUX,417893382,Verilog,DEMUX,2,0,2021-10-16 17:06:48+00:00,[],None
674,https://github.com/mfkiwl/DTW_co_processor_front_end.git,2021-10-18 22:45:35+00:00,A pipelined DTW accelerator,2,mfkiwl/DTW_co_processor_front_end,418692101,,DTW_co_processor_front_end,17,0,2022-08-19 09:40:29+00:00,[],https://api.github.com/licenses/mit
675,https://github.com/linkingmon/MEMC.git,2021-10-22 13:19:32+00:00,Computer-aided VLSI System Design (2019 Fall),0,linkingmon/MEMC,420106197,Verilog,MEMC,659,0,2023-06-04 07:33:16+00:00,"['motion-compensation', 'motion-estimation', 'rtl']",None
676,https://github.com/Khaliddxx/Verilog-auto-tbgen.git,2021-10-04 11:14:14+00:00,Automatic generator for verilog testbenches.,0,Khaliddxx/Verilog-auto-tbgen,413388179,Verilog,Verilog-auto-tbgen,92,0,2021-10-12 10:51:24+00:00,[],None
677,https://github.com/MNicoleR/RISC-V-Project.git,2021-10-03 15:26:06+00:00,,0,MNicoleR/RISC-V-Project,413116679,Verilog,RISC-V-Project,325,0,2021-10-03 15:28:45+00:00,[],None
678,https://github.com/cohort-project/sha256.git,2021-10-14 04:53:32+00:00,,0,cohort-project/sha256,416992718,Verilog,sha256,373,0,2023-04-21 19:21:36+00:00,[],https://api.github.com/licenses/bsd-2-clause
679,https://github.com/rodrigowue/macish_like.git,2021-10-15 01:27:02+00:00,Approximate MAC verilog implementation based on the MACISH work by G. A. Gillani et al.,1,rodrigowue/macish_like,417332748,Verilog,macish_like,13,0,2021-12-08 01:54:13+00:00,[],None
680,https://github.com/saiharishk/Mux-using-gates.git,2021-10-07 06:56:35+00:00,,0,saiharishk/Mux-using-gates,414493704,Verilog,Mux-using-gates,2,0,2021-10-07 07:00:13+00:00,[],None
681,https://github.com/Ranit713/Feature-Extraction-from-Trust-Hub-circuits.git,2021-10-07 07:44:46+00:00,,0,Ranit713/Feature-Extraction-from-Trust-Hub-circuits,414506993,Verilog,Feature-Extraction-from-Trust-Hub-circuits,1484,0,2021-12-17 05:27:46+00:00,[],None
682,https://github.com/sasankauppuluri/Y-86-Processor-ISA.git,2021-10-04 07:53:57+00:00,,0,sasankauppuluri/Y-86-Processor-ISA,413325409,Verilog,Y-86-Processor-ISA,5788,0,2021-10-04 08:00:15+00:00,[],None
683,https://github.com/pato98115/arqui-uart.git,2021-10-23 20:51:45+00:00,"Arquitectura de computadoras, TP2, Implementacion de un modulo UART en Verilog",0,pato98115/arqui-uart,420520456,Verilog,arqui-uart,74,0,2021-11-25 23:45:21+00:00,[],None
684,https://github.com/jrmoulton/SevenSegmentImage.git,2021-09-23 18:11:07+00:00,Verilog implementation for a 7 segment display on a basys3board,0,jrmoulton/SevenSegmentImage,409697722,Verilog,SevenSegmentImage,517,0,2021-10-05 03:23:37+00:00,[],None
685,https://github.com/ZackPu/git_temp.git,2021-09-23 17:08:26+00:00,,0,ZackPu/git_temp,409678683,Verilog,git_temp,79,0,2021-10-23 14:53:34+00:00,[],None
686,https://github.com/Melanooma/GoWinTest.git,2021-09-30 14:27:48+00:00,Testing Verilog on DK-START-GW1N4 board,0,Melanooma/GoWinTest,412097540,Verilog,GoWinTest,8,0,2021-10-07 14:16:51+00:00,[],None
687,https://github.com/Halmach/Sensor.git,2021-09-30 15:55:16+00:00,Verilog,0,Halmach/Sensor,412129070,Verilog,Sensor,1591,0,2021-09-30 17:29:05+00:00,[],None
688,https://github.com/hn957/EC605_lab2.git,2021-10-02 04:29:45+00:00,,0,hn957/EC605_lab2,412689521,Verilog,EC605_lab2,5,0,2021-10-02 04:30:42+00:00,[],None
689,https://github.com/marykkwon/Flappy-Bird.git,2021-10-02 04:58:10+00:00,,0,marykkwon/Flappy-Bird,412694235,Verilog,Flappy-Bird,332,0,2021-10-02 05:34:57+00:00,[],None
690,https://github.com/ruofan-he/verilog_template.git,2021-10-03 14:16:02+00:00,,0,ruofan-he/verilog_template,413097737,Verilog,verilog_template,5,0,2021-10-15 05:28:32+00:00,[],None
691,https://github.com/Gabrielgr01/Sumador_ASCII.git,2021-09-28 05:51:08+00:00,Sumador de dos números de dos dígitos cada uno codificados en ASCII estándar en 7 bits. Restricción: realizar la suma en binario natural.,0,Gabrielgr01/Sumador_ASCII,411153776,Verilog,Sumador_ASCII,5337,0,2021-12-19 15:48:19+00:00,"['verilog', 'hardware', 'hardware-design', 'ascii', 'full-adder']",None
692,https://github.com/wackozz/isa.git,2021-09-28 08:22:15+00:00,Integrated system architectures projects A.Y. 2021/2022,0,wackozz/isa,411196177,Verilog,isa,201060,0,2022-01-10 22:53:21+00:00,[],None
693,https://github.com/pojchrpol/fpga-snowball-fireball.git,2021-09-29 08:22:42+00:00,,0,pojchrpol/fpga-snowball-fireball,411589222,Verilog,fpga-snowball-fireball,2557,0,2021-09-29 15:40:21+00:00,[],None
694,https://github.com/Yinwhe/XCPU.git,2021-09-29 08:13:03+00:00,Work for computer architecture.,0,Yinwhe/XCPU,411586295,Verilog,XCPU,173,0,2022-01-23 12:45:59+00:00,[],None
695,https://github.com/MEslamM/VerilogHDL-MIPS-processor-implementation.git,2021-09-26 17:38:37+00:00,"single cycle, pipeline, forward unit, and hazard detection unit implementations ",0,MEslamM/VerilogHDL-MIPS-processor-implementation,410619634,Verilog,VerilogHDL-MIPS-processor-implementation,937,0,2022-05-31 21:45:05+00:00,[],None
696,https://github.com/Electrum9/ece154a-lab1.git,2021-09-28 03:39:01+00:00,32-Bit ALU and Testbench,0,Electrum9/ece154a-lab1,411126443,Verilog,ece154a-lab1,191,0,2021-10-04 04:40:46+00:00,[],None
697,https://github.com/emily0622/Verilog-Projects.git,2021-09-26 16:16:31+00:00,ECE253,0,emily0622/Verilog-Projects,410600706,Verilog,Verilog-Projects,19,0,2021-10-07 22:13:51+00:00,[],None
698,https://github.com/juj7347/MIPS_Pipelining.git,2021-09-25 03:42:25+00:00,,0,juj7347/MIPS_Pipelining,410167196,Verilog,MIPS_Pipelining,10,0,2021-09-25 03:53:25+00:00,[],None
699,https://github.com/VLSIlearner/2x1-MUX_NML.git,2021-09-23 12:00:04+00:00,,0,VLSIlearner/2x1-MUX_NML,409572754,Verilog,2x1-MUX_NML,11,0,2021-09-23 12:19:13+00:00,[],https://api.github.com/licenses/apache-2.0
700,https://github.com/Lhtie/RISC-V_CPU-2021.git,2021-09-25 13:14:37+00:00,CPU supported by RISC-V in Verilog,0,Lhtie/RISC-V_CPU-2021,410276726,Verilog,RISC-V_CPU-2021,16567,0,2023-10-23 11:31:58+00:00,[],None
701,https://github.com/HarkonenBade/I2C-bridge.git,2021-10-05 13:40:33+00:00,,0,HarkonenBade/I2C-bridge,413833941,Verilog,I2C-bridge,1,0,2021-10-05 13:41:16+00:00,[],None
702,https://github.com/stopaimme/CUPEC.git,2021-09-19 08:21:14+00:00,,0,stopaimme/CUPEC,408071250,Verilog,CUPEC,13710,0,2022-05-01 07:48:32+00:00,[],None
703,https://github.com/rithika1910/iverilog.git,2021-09-18 17:14:18+00:00,,0,rithika1910/iverilog,407921841,Verilog,iverilog,45,0,2021-09-18 17:19:05+00:00,[],None
704,https://github.com/redclould/CS10920_ComputerOrganization.git,2021-09-21 07:01:24+00:00,,0,redclould/CS10920_ComputerOrganization,408719179,Verilog,CS10920_ComputerOrganization,6142,0,2021-09-21 07:23:52+00:00,[],None
705,https://github.com/tkgdsg/z80.git,2021-09-25 00:21:12+00:00,,0,tkgdsg/z80,410135227,Verilog,z80,250,0,2021-11-06 05:47:55+00:00,[],None
706,https://github.com/MonteJuanppy/Proyecto-de-Digitales-II.git,2021-10-03 22:28:56+00:00,En este repositorio se trabajará el proyecto del curso CIrcuitos Digitales II el II-2021,0,MonteJuanppy/Proyecto-de-Digitales-II,413211366,Verilog,Proyecto-de-Digitales-II,519,0,2021-10-23 17:56:49+00:00,[],None
707,https://github.com/Sahanaparu/codes.git,2021-10-05 03:31:51+00:00,,0,Sahanaparu/codes,413661650,Verilog,codes,2,0,2021-10-05 03:33:20+00:00,[],None
708,https://github.com/Krutheeka-RKJ/Resume-Proofs.git,2021-10-08 11:19:09+00:00,Collection of proofs for verification purpose,0,Krutheeka-RKJ/Resume-Proofs,414957445,Verilog,Resume-Proofs,1683,0,2023-08-18 14:13:34+00:00,[],None
709,https://github.com/sazJal/ssr-pl-platform.git,2021-10-08 23:36:54+00:00,,0,sazJal/ssr-pl-platform,415153200,Verilog,ssr-pl-platform,41,0,2021-10-09 00:59:24+00:00,[],None
710,https://github.com/saiharishk/Counter-2.git,2021-10-07 08:57:11+00:00,,0,saiharishk/Counter-2,414528836,Verilog,Counter-2,4,0,2021-10-07 08:59:57+00:00,[],None
711,https://github.com/nptyagi920/Design-and-Implementation-of-a-Vending-Machine-Controller-using-Verilog.git,2021-10-15 07:32:02+00:00,The purpose of this project is to design a Vending FSM and then implement it using Verilog. We need to design a vending machine that accepts money input in any sequence and delivers the product when the required price has reached and also returns back the change.,0,nptyagi920/Design-and-Implementation-of-a-Vending-Machine-Controller-using-Verilog,417408111,Verilog,Design-and-Implementation-of-a-Vending-Machine-Controller-using-Verilog,546,0,2021-10-15 08:04:34+00:00,[],None
712,https://github.com/idsdlab/system_programming_fa21.git,2021-10-16 08:24:55+00:00,System Programming Fall 2021,0,idsdlab/system_programming_fa21,417765606,Verilog,system_programming_fa21,3,0,2021-10-16 11:06:26+00:00,[],https://api.github.com/licenses/mit
713,https://github.com/varunmadhavam/microwatt_arty_led_new.git,2021-10-21 05:16:40+00:00,microwatt led blink on arty a7 with fusesoc,0,varunmadhavam/microwatt_arty_led_new,419590576,Verilog,microwatt_arty_led_new,18289,0,2021-10-21 05:19:36+00:00,[],
714,https://github.com/KaushikThumar/Shift-Register.git,2021-10-18 15:07:36+00:00,"This project is implemented in Verilog. in this project, the 4 shift register 1) Serial In Serial Out (SISO) 2) Serial In Parallel Out (SIPO) 3) Parallel In Serial Out (PISO) 4) Parallel In Parallel Out (PIPO)",0,KaushikThumar/Shift-Register,418553326,Verilog,Shift-Register,7,0,2021-10-18 15:28:17+00:00,[],None
715,https://github.com/nicoladilillo/Lab-testing_and_fault_tolerance.git,2021-10-23 09:07:31+00:00,Lab of testing and fault tolerance,0,nicoladilillo/Lab-testing_and_fault_tolerance,420364548,Verilog,Lab-testing_and_fault_tolerance,46250,0,2021-11-17 13:06:19+00:00,[],None
716,https://github.com/akshat1712/CS203-Project_2020CSB1068_2020CSB1112.git,2021-10-23 16:03:48+00:00,Project of CS203 ,1,akshat1712/CS203-Project_2020CSB1068_2020CSB1112,420458711,Verilog,CS203-Project_2020CSB1068_2020CSB1112,13476,0,2021-12-13 10:18:34+00:00,[],None
717,https://github.com/OlegGlo/2DA4.git,2021-10-17 06:51:40+00:00,A collection of 2DA4 work for fall term 2021,0,OlegGlo/2DA4,418046133,Verilog,2DA4,42674,0,2022-01-21 22:54:32+00:00,[],None
718,https://github.com/stormteeth/verilog-.git,2021-09-22 06:11:49+00:00,,0,stormteeth/verilog-,409085088,Verilog,verilog-,2243,0,2021-11-17 04:32:43+00:00,[],None
719,https://github.com/Saumya0206/TrafficSignal.git,2021-09-22 19:52:17+00:00,Verilog code for traffic signal controller,0,Saumya0206/TrafficSignal,409337362,Verilog,TrafficSignal,4,0,2021-09-22 19:55:29+00:00,[],None
720,https://github.com/Kenji2021K/Gate-Level-Modeling-Part-2.git,2021-09-20 17:58:25+00:00,,0,Kenji2021K/Gate-Level-Modeling-Part-2,408547734,Verilog,Gate-Level-Modeling-Part-2,6,0,2021-09-20 18:10:20+00:00,[],None
721,https://github.com/manoj9896/CS698-Hardware-Security.git,2021-09-27 06:43:57+00:00,,0,manoj9896/CS698-Hardware-Security,410771158,Verilog,CS698-Hardware-Security,18,0,2021-09-27 06:45:40+00:00,[],None
722,https://github.com/puvali/CS-M152A.git,2021-10-10 00:37:44+00:00,,0,puvali/CS-M152A,415452455,Verilog,CS-M152A,38972,0,2022-03-07 02:06:11+00:00,[],None
723,https://github.com/ssemenidov/itmo-comp-arch-2021.git,2021-10-11 19:40:11+00:00,,3,ssemenidov/itmo-comp-arch-2021,416063066,,itmo-comp-arch-2021,6,0,2021-10-11 19:40:12+00:00,[],None
724,https://github.com/Abdulwadoodd/LumosRV.git,2021-10-11 15:33:35+00:00,Implementation of 5-stage pipelined RISC-V processor - RV32I - in Verilog,0,Abdulwadoodd/LumosRV,415986787,Verilog,LumosRV,8402,0,2023-07-19 18:07:49+00:00,[],None
725,https://github.com/gergoerdi/vtr-verilog-to-routing-issue-570.git,2021-10-10 09:59:45+00:00,,0,gergoerdi/vtr-verilog-to-routing-issue-570,415546730,Verilog,vtr-verilog-to-routing-issue-570,9,0,2023-01-03 04:43:01+00:00,[],None
726,https://github.com/chi1027/Computer-Organization.git,2021-10-11 16:21:41+00:00,Labs of Computer Organization,0,chi1027/Computer-Organization,416002773,Verilog,Computer-Organization,1496,0,2021-10-11 16:34:42+00:00,[],None
727,https://github.com/anall/bug-openlane_hang.git,2021-10-05 14:50:29+00:00,"Simple Verilog project that causes openlane to hang at ""clock_skew_report""",0,anall/bug-openlane_hang,413860654,Verilog,bug-openlane_hang,22,0,2021-10-05 14:54:48+00:00,[],None
728,https://github.com/nakahara457/float-like-quire-posit.git,2021-10-06 01:36:57+00:00,,1,nakahara457/float-like-quire-posit,414033199,Verilog,float-like-quire-posit,40,0,2021-10-18 03:28:00+00:00,[],None
729,https://github.com/Koteyko/CompArch.git,2021-10-13 17:11:52+00:00,,0,Koteyko/CompArch,416832563,Verilog,CompArch,9,0,2021-10-30 19:18:41+00:00,[],None
730,https://github.com/tom23785886/LogicDesignLab3.git,2021-10-11 03:38:32+00:00,,0,tom23785886/LogicDesignLab3,415768469,Verilog,LogicDesignLab3,2264,0,2021-10-11 03:38:54+00:00,[],None
731,https://github.com/erickjmz/proyecto_dig_I.git,2021-10-04 02:55:08+00:00,,0,erickjmz/proyecto_dig_I,413255637,Verilog,proyecto_dig_I,700,0,2021-10-23 05:32:24+00:00,[],None
732,https://github.com/saiharishk/D-Latch-using-NAND.git,2021-10-07 08:08:50+00:00,,0,saiharishk/D-Latch-using-NAND,414514277,Verilog,D-Latch-using-NAND,2,0,2021-10-07 08:10:24+00:00,[],None
733,https://github.com/saiharishk/8-input-descending-order.git,2021-10-07 08:01:23+00:00,,0,saiharishk/8-input-descending-order,414511935,Verilog,8-input-descending-order,5,0,2021-10-07 08:05:59+00:00,[],None
734,https://github.com/harrisonpham/randsack.git,2021-10-08 02:35:39+00:00,ASIC true random number generator in SKY130 - Rev A1,0,harrisonpham/randsack,414822257,Verilog,randsack,73626,0,2023-01-19 05:57:56+00:00,[],https://api.github.com/licenses/apache-2.0
735,https://github.com/Embeddedroid/2_2.git,2021-09-29 13:36:58+00:00,,0,Embeddedroid/2_2,411688380,Verilog,2_2,15,0,2021-09-29 13:49:28+00:00,[],None
736,https://github.com/yimy-liu/spi.git,2021-09-29 15:44:10+00:00,,0,yimy-liu/spi,411734670,Verilog,spi,2,0,2021-10-09 07:35:54+00:00,[],None
737,https://github.com/sasankauppuluri/ALU.git,2021-10-04 07:43:45+00:00,,0,sasankauppuluri/ALU,413322247,Verilog,ALU,2456,0,2021-10-04 07:49:25+00:00,[],None
738,https://github.com/marcotulio956/boring.cyclesLAOCII.git,2021-10-07 19:34:09+00:00,,0,marcotulio956/boring.cyclesLAOCII,414733638,Verilog,boring.cyclesLAOCII,224,0,2022-03-08 02:55:26+00:00,"['computer-architecture', 'computer-organization', 'multicicle', 'computer-engineering', 'central-processing-unit', 'cpu-design', 'verilog', 'fpga']",None
739,https://github.com/eilims/EE216A.git,2021-10-19 22:11:46+00:00,UCLA 216A Code Repository,0,eilims/EE216A,419105937,Verilog,EE216A,4,0,2021-10-27 17:34:13+00:00,[],None
740,https://github.com/dirkmo/uartmaster.git,2021-10-21 19:21:36+00:00,Uart Master for reading / writing an address bus,0,dirkmo/uartmaster,419850319,Verilog,uartmaster,57,0,2021-11-24 19:00:49+00:00,[],None
741,https://github.com/Alvinsoor/RISC-V-Single-Cycle.git,2021-10-18 16:08:49+00:00,,0,Alvinsoor/RISC-V-Single-Cycle,418575746,Verilog,RISC-V-Single-Cycle,64,0,2022-01-20 19:08:18+00:00,[],None
742,https://github.com/bretthannigan/sensor-readout-board.git,2021-09-29 13:55:24+00:00,"Impedance analyzer board for versatile, high-speed, and distributed sensor measurement",1,bretthannigan/sensor-readout-board,411694863,Verilog,sensor-readout-board,65510,0,2024-02-10 20:17:39+00:00,"['fpga', 'hdl', 'impedance-analyser', 'pcb']",None
743,https://github.com/sghuang19/sme-309.git,2021-10-01 11:05:03+00:00,"This repo is intended for the course SME 309 Microprocessor Design, in 2021 Fall Semester, at SUSTech.",0,sghuang19/sme-309,412433034,Verilog,sme-309,1551,0,2024-01-28 04:02:35+00:00,[],https://api.github.com/licenses/mit
744,https://github.com/tortuenoire5408/CellBased2013_preliminary.git,2021-09-25 10:19:47+00:00,,0,tortuenoire5408/CellBased2013_preliminary,410240729,Verilog,CellBased2013_preliminary,1107,0,2021-10-10 06:05:49+00:00,[],None
745,https://github.com/sy2es94098/whack_a_mole.git,2021-10-02 10:47:53+00:00,基於pic18f4520的打地鼠遊戲,0,sy2es94098/whack_a_mole,412767542,Verilog,whack_a_mole,6,0,2021-10-02 13:27:31+00:00,[],None
746,https://github.com/Omid-SH/computer_structure_course.git,2021-09-20 19:52:35+00:00,Small part of the computer structure course HWs. (Multiplier and PIC calculator),0,Omid-SH/computer_structure_course,408581188,Verilog,computer_structure_course,1255,0,2021-09-20 19:54:00+00:00,[],None
747,https://github.com/grobereiner/L1-Arqui.git,2021-09-20 20:31:33+00:00,,0,grobereiner/L1-Arqui,408591670,Verilog,L1-Arqui,2338,0,2021-09-24 01:47:39+00:00,[],None
748,https://github.com/tom23785886/LogicDesignLab5.git,2021-10-11 03:44:05+00:00,,0,tom23785886/LogicDesignLab5,415769470,Verilog,LogicDesignLab5,2374,0,2021-10-11 03:44:48+00:00,[],None
749,https://github.com/Joshua-Vardeleon/Verliog-Calculator-with-Python-Middleware.git,2021-10-09 04:10:06+00:00,,0,Joshua-Vardeleon/Verliog-Calculator-with-Python-Middleware,415198607,Verilog,Verliog-Calculator-with-Python-Middleware,1284,0,2023-06-08 02:16:47+00:00,[],None
750,https://github.com/Mr-Bie/DigitalDesignLab.git,2021-10-09 14:44:59+00:00,,0,Mr-Bie/DigitalDesignLab,415336204,Verilog,DigitalDesignLab,826,0,2021-12-26 12:09:57+00:00,[],None
751,https://github.com/hyunsu4020/TestLogic.git,2021-10-08 08:07:56+00:00,,0,hyunsu4020/TestLogic,414900289,Verilog,TestLogic,19,0,2021-10-08 08:08:55+00:00,[],None
752,https://github.com/ryoon42894/Temperature-Sensor.git,2021-10-10 17:49:24+00:00,"Displayed temperatures onto a 20x4 LCD in different modes (Celsius, Fahrenheit, Kelvins) by interfacing a MCP9808 temperature sensor with an Altera Cyclone IV rz easyfpga a2.2 dev board.",0,ryoon42894/Temperature-Sensor,415658979,Verilog,Temperature-Sensor,170,0,2021-10-10 18:25:06+00:00,[],None
753,https://github.com/Stevensayhello/ELEC402_PROJ2_FOOD_DISPENSER.git,2021-10-09 08:12:06+00:00,ELEC 402: Synthesized Verilog Project,0,Stevensayhello/ELEC402_PROJ2_FOOD_DISPENSER,415245914,Verilog,ELEC402_PROJ2_FOOD_DISPENSER,2849,0,2021-10-09 08:17:08+00:00,[],None
754,https://github.com/max-blabla/CPU-2021.git,2021-10-12 14:34:49+00:00,HomeWork,0,max-blabla/CPU-2021,416373182,Verilog,CPU-2021,26378,0,2023-01-21 07:07:00+00:00,[],None
755,https://github.com/tslotboom/cme_433_lab_3.git,2021-10-22 19:25:21+00:00,,0,tslotboom/cme_433_lab_3,420218372,Verilog,cme_433_lab_3,20464,0,2021-10-22 19:46:04+00:00,[],None
756,https://github.com/tortuenoire5408/CellBased2012_final.git,2021-10-17 10:27:21+00:00,,0,tortuenoire5408/CellBased2012_final,418092601,Verilog,CellBased2012_final,1134,0,2021-10-31 14:28:42+00:00,[],None
757,https://github.com/Xiaodx912/AlicePU.git,2021-10-21 15:48:03+00:00,A simple implementation of MIPS32 subset in verilog.,0,Xiaodx912/AlicePU,419784561,Verilog,AlicePU,13,0,2021-10-26 15:49:48+00:00,[],None
758,https://github.com/KartikayIITRpr/Home-Automation.git,2021-10-22 10:46:29+00:00,,0,KartikayIITRpr/Home-Automation,420061820,Verilog,Home-Automation,90,0,2022-04-12 09:02:00+00:00,[],None
759,https://github.com/someone755/arty_s7_playground.git,2021-10-16 18:18:20+00:00,Digilent's Arty S7-50 in Verilog 2001,1,someone755/arty_s7_playground,417911555,Verilog,arty_s7_playground,5235,0,2023-05-26 06:34:06+00:00,[],None
760,https://github.com/cstandy/dsp-fir-filter.git,2021-10-16 18:31:46+00:00,"ECE 539 F21 @ Duke, Digital signal processor finite impulse response filter",0,cstandy/dsp-fir-filter,417914610,Verilog,dsp-fir-filter,24,0,2021-12-10 09:47:22+00:00,[],None
761,https://github.com/JackyPro/FPGA-Lab.git,2021-10-21 01:11:22+00:00,,0,JackyPro/FPGA-Lab,419538859,Verilog,FPGA-Lab,91619,0,2022-04-09 15:05:22+00:00,[],https://api.github.com/licenses/mit
762,https://github.com/adatiaaman/Parking-System.git,2021-10-23 16:53:26+00:00,,0,adatiaaman/Parking-System,420470618,Verilog,Parking-System,249,0,2021-12-06 16:51:21+00:00,[],None
763,https://github.com/2000Varun/Iverilog.git,2021-10-12 19:20:37+00:00,Hardware Design,1,2000Varun/Iverilog,416468745,Verilog,Iverilog,6,0,2021-10-13 19:11:28+00:00,[],None
764,https://github.com/saiharishk/Counter-3.git,2021-10-07 09:03:27+00:00,,0,saiharishk/Counter-3,414530804,Verilog,Counter-3,2,0,2021-10-07 09:05:25+00:00,[],None
765,https://github.com/BilalDawood01/Digital_Systems_Design_B02G1.git,2021-10-07 20:44:26+00:00,"Design, implementation and testing of a digital system. Mask programmable and field programmable technology. Logic design for integrated systems. Design for testability. Real versus ideal logic design. CAD tools for digital systems design: simulation, synthesis and fabrication",0,BilalDawood01/Digital_Systems_Design_B02G1,414752440,Verilog,Digital_Systems_Design_B02G1,145106,0,2021-11-29 16:46:12+00:00,[],None
766,https://github.com/riagus99/HDLBits_solution.git,2021-10-08 04:23:36+00:00,solutions for HDLBIts,0,riagus99/HDLBits_solution,414844553,Verilog,HDLBits_solution,27,0,2021-10-15 16:49:54+00:00,[],None
767,https://github.com/nameer1811/HDL-Bits.git,2021-10-15 04:16:59+00:00,This is a repository containing solutions to the problem statements given in HDL Bits website.,0,nameer1811/HDL-Bits,417366146,Verilog,HDL-Bits,20,0,2021-10-15 05:21:23+00:00,[],None
768,https://github.com/VicidominiLab/SYLAP.git,2021-10-12 07:34:36+00:00,Pulse generator with 39 ps of resolution written in Verilog,0,VicidominiLab/SYLAP,416231581,Verilog,SYLAP,690,0,2022-11-23 14:18:03+00:00,[],https://api.github.com/licenses/gpl-2.0
769,https://github.com/siweinstock/aes-cryptoprocessor.git,2021-10-19 19:23:30+00:00,,0,siweinstock/aes-cryptoprocessor,419063262,Verilog,aes-cryptoprocessor,158504,0,2023-05-24 13:12:25+00:00,[],None
770,https://github.com/shubaspb/es8psk.git,2021-09-24 09:00:04+00:00,,0,shubaspb/es8psk,409898699,Verilog,es8psk,58,0,2022-10-08 17:32:17+00:00,[],None
771,https://github.com/APChehadi/ECEN-2350-Digital-Logic.git,2021-09-19 08:26:05+00:00,,0,APChehadi/ECEN-2350-Digital-Logic,408072127,Verilog,ECEN-2350-Digital-Logic,17115,0,2021-09-19 08:30:18+00:00,[],None
772,https://github.com/UESTCpeng/BUS_axi_ms.git,2021-09-18 08:33:40+00:00,This is a axi write time sequence,0,UESTCpeng/BUS_axi_ms,407803622,Verilog,BUS_axi_ms,44,0,2021-09-18 08:45:17+00:00,[],None
773,https://github.com/K10SHI/SIMPLIFY.git,2021-09-20 13:28:28+00:00,,0,K10SHI/SIMPLIFY,408454248,Verilog,SIMPLIFY,1,0,2021-09-20 13:28:38+00:00,[],None
774,https://github.com/tomlingb/Miniscule-Instruction-Set-Processor.git,2021-09-21 02:52:41+00:00,Miniscule Instruction Set Accumulator Processor Built in Mostly Verilog. Imported from old github account for ease of access,0,tomlingb/Miniscule-Instruction-Set-Processor,408668758,Verilog,Miniscule-Instruction-Set-Processor,2439,0,2023-04-26 00:52:17+00:00,[],None
775,https://github.com/hongzhengTian/Associative-Processor-on-FPGA.git,2021-09-20 05:33:47+00:00,Design of Associative Processor on FPGA,0,hongzhengTian/Associative-Processor-on-FPGA,408322139,Verilog,Associative-Processor-on-FPGA,162459,0,2022-05-08 21:40:53+00:00,[],None
776,https://github.com/johnheo/numlock-ee354.git,2021-09-20 00:01:34+00:00,,0,johnheo/numlock-ee354,408264550,Verilog,numlock-ee354,32,0,2021-09-24 01:50:55+00:00,[],None
777,https://github.com/ProgMiner/Lab_FunctionalCircuitry.git,2021-09-22 16:00:10+00:00,,0,ProgMiner/Lab_FunctionalCircuitry,409268245,Verilog,Lab_FunctionalCircuitry,27850,0,2021-09-22 16:00:43+00:00,[],None
778,https://github.com/yxx137/ece550-project.git,2021-09-22 04:29:03+00:00,,0,yxx137/ece550-project,409063734,Verilog,ece550-project,64,0,2021-09-22 05:20:23+00:00,[],None
779,https://github.com/youmna2023/ALU.git,2021-09-22 15:18:12+00:00,,0,youmna2023/ALU,409254386,Verilog,ALU,5,0,2022-08-29 19:51:07+00:00,[],None
780,https://github.com/khushboo30shah/Synchronous-FIFO.git,2021-09-20 09:44:44+00:00,8x8 synchronous FIFO buffer register.,0,khushboo30shah/Synchronous-FIFO,408387041,Verilog,Synchronous-FIFO,3,0,2022-04-11 17:42:23+00:00,[],None
781,https://github.com/jaydenferrer/ECE241-Digital-Sytems-Labs.git,2021-09-30 23:44:33+00:00,,0,jaydenferrer/ECE241-Digital-Sytems-Labs,412263240,Verilog,ECE241-Digital-Sytems-Labs,2,0,2021-10-01 03:48:23+00:00,[],None
782,https://github.com/rupal13g/AND-n-OR-GATE-basic-gates-.git,2021-10-06 13:50:49+00:00,This repository contains Verilog design and test bench code for AND Gate and OR Gate,0,rupal13g/AND-n-OR-GATE-basic-gates-,414231251,Verilog,AND-n-OR-GATE-basic-gates-,3,0,2021-10-06 14:05:49+00:00,[],None
783,https://github.com/rahelmiz/ECE369A-labs-9-16.git,2021-10-19 22:54:33+00:00,,0,rahelmiz/ECE369A-labs-9-16,419114694,Verilog,ECE369A-labs-9-16,495,0,2021-11-13 21:35:35+00:00,[],None
784,https://github.com/luke-griffiths/ECE2300.git,2021-09-19 22:13:08+00:00,,0,luke-griffiths/ECE2300,408248409,Verilog,ECE2300,10,0,2021-09-19 22:31:31+00:00,[],None
785,https://github.com/FaustineHui/EC605_HW.git,2021-09-20 00:21:14+00:00,,0,FaustineHui/EC605_HW,408267470,Verilog,EC605_HW,21902,0,2021-12-16 19:32:38+00:00,[],None
786,https://github.com/YehorKrapovnytskyi/FPGA_digital_filters.git,2021-09-19 22:51:35+00:00,This repository contains source codes of digital filters implemented on Intel FPGA,0,YehorKrapovnytskyi/FPGA_digital_filters,408254297,Verilog,FPGA_digital_filters,30249,0,2021-12-22 00:09:36+00:00,[],None
787,https://github.com/ClaudiaGolino06/ISA.git,2021-10-13 11:31:40+00:00,,0,ClaudiaGolino06/ISA,416713698,Verilog,ISA,7457,0,2021-12-19 23:01:14+00:00,[],None
788,https://github.com/alexeychurchill/rgb_led_pwm.git,2021-10-15 00:30:11+00:00,Simple circuit in Verilog which makes RGB LED shimmer,0,alexeychurchill/rgb_led_pwm,417322123,Verilog,rgb_led_pwm,4,0,2021-10-15 00:31:13+00:00,[],None
789,https://github.com/Carissa-moodley/FOMU-logic-analyser.git,2021-10-13 13:21:33+00:00,FOMU based Sigrok compatible logic analyser,0,Carissa-moodley/FOMU-logic-analyser,416752183,Verilog,FOMU-logic-analyser,1,0,2021-10-22 14:11:02+00:00,[],None
790,https://github.com/Jacksonacc877/Pipeline_CPU_with_cache.git,2021-09-24 05:04:12+00:00,A pipeline cpu which can execute the risc-v instruction,0,Jacksonacc877/Pipeline_CPU_with_cache,409838016,Verilog,Pipeline_CPU_with_cache,22,0,2021-10-05 07:51:39+00:00,[],None
791,https://github.com/youmna2023/SBqM.git,2021-09-22 12:32:30+00:00,,0,youmna2023/SBqM,409197121,Verilog,SBqM,6,0,2022-08-29 19:55:42+00:00,[],None
792,https://github.com/chzam1/HW1.git,2021-09-21 11:20:26+00:00,,1,chzam1/HW1,408790665,Verilog,HW1,2586,0,2021-10-11 12:41:07+00:00,[],None
793,https://github.com/UNIMing/FPGA.git,2021-09-22 15:33:54+00:00,,0,UNIMing/FPGA,409259817,Verilog,FPGA,248,0,2021-09-22 15:43:06+00:00,[],https://api.github.com/licenses/mit
794,https://github.com/9cats/FPGA.git,2021-09-23 10:49:11+00:00,,0,9cats/FPGA,409552005,Verilog,FPGA,20,0,2021-09-23 10:49:18+00:00,[],None
795,https://github.com/Khavari97/Digital-Lab.git,2021-09-29 08:02:53+00:00,,0,Khavari97/Digital-Lab,411583158,Verilog,Digital-Lab,6719,0,2021-12-18 18:29:01+00:00,[],None
796,https://github.com/eric900115/LogicDesignLab.git,2021-09-23 15:47:40+00:00,The repository contains the coursework of Digital Design in NTHU Logic Design Lab course.,0,eric900115/LogicDesignLab,409652885,Verilog,LogicDesignLab,14670,0,2023-10-21 10:44:00+00:00,[],None
797,https://github.com/chzam1/EEGR735.git,2021-09-24 02:39:12+00:00,,0,chzam1/EEGR735,409808816,Verilog,EEGR735,6914,0,2021-12-17 15:06:14+00:00,[],None
798,https://github.com/JohnForssander/CPEN311Lab1.git,2021-09-23 18:26:34+00:00,,0,JohnForssander/CPEN311Lab1,409702170,Verilog,CPEN311Lab1,76265,0,2021-09-24 12:23:38+00:00,[],None
799,https://github.com/kremnev8/VerilogStudy.git,2021-09-23 18:45:33+00:00,,0,kremnev8/VerilogStudy,409707581,Verilog,VerilogStudy,232,0,2021-12-25 09:07:58+00:00,[],None
800,https://github.com/PutawanDE/Logic_Lab10.git,2021-10-17 05:35:49+00:00,,0,PutawanDE/Logic_Lab10,418031379,Verilog,Logic_Lab10,19995,0,2021-10-17 16:02:06+00:00,[],None
801,https://github.com/asp-image-dsp/lab-dsp-fpga-tp6.git,2021-10-21 22:35:42+00:00,,0,asp-image-dsp/lab-dsp-fpga-tp6,419896026,Verilog,lab-dsp-fpga-tp6,600,0,2022-08-04 19:16:30+00:00,[],None
802,https://github.com/RyanHunter-DV/rhNetIP_pru.git,2021-10-21 14:25:55+00:00,"packet routine unit, a router of rhNet",0,RyanHunter-DV/rhNetIP_pru,419755709,Verilog,rhNetIP_pru,10872,0,2022-06-09 14:10:02+00:00,[],None
803,https://github.com/jrmoulton/Vivado-MUX-array.git,2021-10-21 18:34:16+00:00,A variable sized mux array in verilog for vivado,0,jrmoulton/Vivado-MUX-array,419836802,Verilog,Vivado-MUX-array,3,0,2021-10-21 18:34:25+00:00,[],None
804,https://github.com/SamirFarhat17/logic-structures.git,2021-09-29 02:07:59+00:00,,0,SamirFarhat17/logic-structures,411499548,Verilog,logic-structures,983,0,2021-11-17 00:17:49+00:00,[],None
805,https://github.com/K10SHI/AND_NOT_AND_OR.git,2021-09-20 10:25:44+00:00,,0,K10SHI/AND_NOT_AND_OR,408398588,Verilog,AND_NOT_AND_OR,2,0,2021-09-20 10:26:04+00:00,[],None
806,https://github.com/SaeedVajdi/DigitalDesignLab.git,2021-09-26 04:46:03+00:00,,0,SaeedVajdi/DigitalDesignLab,410451930,Verilog,DigitalDesignLab,871,0,2022-01-08 09:31:52+00:00,[],None
807,https://github.com/IoannisKaskampas/VGA-and-Keyboard-driver-for-a-simple-coloring-Project.git,2021-10-04 08:56:10+00:00,,0,IoannisKaskampas/VGA-and-Keyboard-driver-for-a-simple-coloring-Project,413345709,Verilog,VGA-and-Keyboard-driver-for-a-simple-coloring-Project,34,0,2021-11-15 18:35:12+00:00,[],https://api.github.com/licenses/mit
808,https://github.com/zwmurray23/adler32checksum.git,2021-10-03 02:04:14+00:00,,0,zwmurray23/adler32checksum,412953975,Verilog,adler32checksum,792,0,2021-10-05 03:56:53+00:00,[],None
809,https://github.com/MariaChiaraMC/IEEETC-experiments.git,2021-10-08 11:58:11+00:00,,0,MariaChiaraMC/IEEETC-experiments,414968825,Verilog,IEEETC-experiments,4218,0,2021-11-08 10:03:46+00:00,[],None
810,https://github.com/mmitri/ECE128.git,2021-10-08 13:07:45+00:00,,0,mmitri/ECE128,414990563,Verilog,ECE128,14422,0,2021-10-18 01:09:20+00:00,[],None
811,https://github.com/jakobstoeckl/FPGA-VGA.git,2021-10-07 15:21:54+00:00,This repo is about implementing a VGA graphics card inside an fpga. The fpga used in this design is Lattice ICE40UP5K on a iCEBreaker-bitsy dev board.,1,jakobstoeckl/FPGA-VGA,414654067,Verilog,FPGA-VGA,15,0,2021-10-13 16:07:58+00:00,[],None
812,https://github.com/Husseinm1/SIT329.git,2021-10-03 15:37:08+00:00,,0,Husseinm1/SIT329,413119457,Verilog,SIT329,9319,0,2021-10-03 15:50:43+00:00,[],None
813,https://github.com/megloudOmar/FPGA-implementation-for-real-time-sobel-edge-detector.git,2021-10-03 20:10:40+00:00,,0,megloudOmar/FPGA-implementation-for-real-time-sobel-edge-detector,413185923,Verilog,FPGA-implementation-for-real-time-sobel-edge-detector,18722,0,2021-10-03 20:17:38+00:00,[],None
814,https://github.com/ENGR599/P3_SPA.git,2021-10-04 15:43:30+00:00,,0,ENGR599/P3_SPA,413485615,Verilog,P3_SPA,2710,0,2021-10-06 17:48:12+00:00,[],None
815,https://github.com/made-o/Arqui-2021-tp2.git,2021-10-07 13:30:26+00:00,Implementación en FPGA de UART,0,made-o/Arqui-2021-tp2,414613352,Verilog,Arqui-2021-tp2,17,0,2021-11-15 23:06:59+00:00,[],None
816,https://github.com/zchliu/Single-Cycle-Processor-Designed-in-verilog.git,2021-10-07 09:10:53+00:00,,0,zchliu/Single-Cycle-Processor-Designed-in-verilog,414533155,Verilog,Single-Cycle-Processor-Designed-in-verilog,375,0,2021-10-07 09:14:16+00:00,[],None
817,https://github.com/tom23785886/LogicDesignLab6.git,2021-10-11 03:45:19+00:00,,0,tom23785886/LogicDesignLab6,415769701,Verilog,LogicDesignLab6,10100,0,2021-10-11 03:45:52+00:00,[],None
818,https://github.com/vibgyor-s/dd_hdl.git,2021-09-19 18:01:11+00:00,,0,vibgyor-s/dd_hdl,408199642,Verilog,dd_hdl,2,0,2021-12-09 20:30:44+00:00,[],None
819,https://github.com/DianisCaro99/M04-BIBLIOTECA-SECUENCIAL.git,2021-10-01 02:43:25+00:00,"Se debe diseñar un componente secuencial con las siguientes características. El componente debe recibir 8 bits (1 byte) de entrada de forma paralela. La salida del componente será de forma paralela. La salida puede ser el mismo dato de entrada, o a partir del dato de entrada el componente tiene la opción de iniciar un conteo ascendente o descendente.",0,DianisCaro99/M04-BIBLIOTECA-SECUENCIAL,412301633,Verilog,M04-BIBLIOTECA-SECUENCIAL,337,0,2021-10-01 02:45:02+00:00,[],None
820,https://github.com/xiao11lam/Passive-Buzzer-in-FPGA.git,2021-10-03 09:54:56+00:00,,0,xiao11lam/Passive-Buzzer-in-FPGA,413037739,Verilog,Passive-Buzzer-in-FPGA,371,0,2021-10-03 09:59:46+00:00,[],None
821,https://github.com/desxxxi/Activity3---Gates.git,2021-09-27 14:25:27+00:00,,0,desxxxi/Activity3---Gates,410917163,Verilog,Activity3---Gates,2,0,2021-09-27 14:32:25+00:00,[],None
822,https://github.com/anjiapulu/DE0-NANO-Air-Monitor.git,2021-09-26 08:21:22+00:00,,0,anjiapulu/DE0-NANO-Air-Monitor,410493157,Verilog,DE0-NANO-Air-Monitor,26310,0,2021-10-25 07:11:45+00:00,[],None
823,https://github.com/Mostafa-Hassanien/Digital-Design-System.git,2021-10-05 08:39:52+00:00,It is responsible for doing some processing using ALU block on Register File stored data to generate byte data then add CRC bits to generate a packet and send it using Serial Communication Protocol UART,0,Mostafa-Hassanien/Digital-Design-System,413737579,Verilog,Digital-Design-System,904,0,2021-10-05 08:43:25+00:00,[],None
824,https://github.com/Aadil-Eyasim/WorkPackage6_ASMABU002_EYSMUH002.git,2021-10-21 23:26:09+00:00,EEE3096S - 2021 - WorkPackage6,0,Aadil-Eyasim/WorkPackage6_ASMABU002_EYSMUH002,419905548,Verilog,WorkPackage6_ASMABU002_EYSMUH002,4,0,2021-10-22 19:13:05+00:00,[],https://api.github.com/licenses/mit
825,https://github.com/nk-vo/CPEN211-RISC-Machine.git,2021-10-23 01:13:35+00:00,,0,nk-vo/CPEN211-RISC-Machine,420283104,Verilog,CPEN211-RISC-Machine,63800,0,2022-04-19 03:32:38+00:00,[],None
826,https://github.com/Shroubovak/FPGA_LCD_Control.git,2021-10-23 18:34:41+00:00,,0,Shroubovak/FPGA_LCD_Control,420493350,Verilog,FPGA_LCD_Control,1013,0,2021-11-30 16:47:55+00:00,[],None
827,https://github.com/why-does-ie-still-exist/IrohCPU.git,2021-10-17 00:15:45+00:00,An 8-bit CPU written entirely in Verilog,0,why-does-ie-still-exist/IrohCPU,417979131,Verilog,IrohCPU,147,0,2021-10-18 06:56:10+00:00,[],None
828,https://github.com/wasdfre/Four-adder.git,2021-10-18 15:07:14+00:00,,0,wasdfre/Four-adder,418553178,Verilog,Four-adder,2,0,2021-10-18 15:09:05+00:00,[],None
829,https://github.com/rawanalaa/digital-lock.git,2021-10-21 18:04:47+00:00,,0,rawanalaa/digital-lock,419828130,Verilog,digital-lock,6,0,2021-10-21 18:08:19+00:00,[],None
830,https://github.com/jrmoulton/DoubleSevenSegment.git,2021-10-21 15:51:42+00:00,,0,jrmoulton/DoubleSevenSegment,419785843,Verilog,DoubleSevenSegment,14,0,2021-11-04 17:38:10+00:00,[],None
831,https://github.com/ycpss91255/verilog_test.git,2021-10-17 10:15:22+00:00,,1,ycpss91255/verilog_test,418089870,Verilog,verilog_test,50367,0,2022-09-21 16:20:12+00:00,[],None
832,https://github.com/zionx07/gate-level-modeling2.git,2021-09-21 15:14:08+00:00,,0,zionx07/gate-level-modeling2,408869396,Verilog,gate-level-modeling2,6,0,2021-09-21 15:17:15+00:00,[],None
833,https://github.com/zhuoerhahaha/ECE-550.git,2021-09-21 19:35:02+00:00,,1,zhuoerhahaha/ECE-550,408951244,Verilog,ECE-550,27233,0,2021-10-27 00:07:20+00:00,[],None
834,https://github.com/JDaniloC/Projeto-IF674-2021.git,2021-09-23 13:01:59+00:00,Learning Assembly Mips and building a processor using verilog.,0,JDaniloC/Projeto-IF674-2021,409594175,Verilog,Projeto-IF674-2021,522,0,2021-11-28 21:31:06+00:00,[],https://api.github.com/licenses/mit
835,https://github.com/Monko2k/Digital-Design-Projects.git,2021-09-28 23:29:48+00:00,,1,Monko2k/Digital-Design-Projects,411467446,Verilog,Digital-Design-Projects,925,0,2021-12-19 09:24:49+00:00,[],None
836,https://github.com/Mohammad-Sharifi-Sadeghi/DigitalDesignLab.git,2021-09-26 04:41:52+00:00,,0,Mohammad-Sharifi-Sadeghi/DigitalDesignLab,410451309,Verilog,DigitalDesignLab,2043,0,2021-12-22 13:48:43+00:00,[],None
837,https://github.com/MuLinjiu/Riscv-CPU.git,2021-09-26 08:35:21+00:00,,0,MuLinjiu/Riscv-CPU,410496154,Verilog,Riscv-CPU,1712,0,2022-01-09 04:20:34+00:00,[],None
838,https://github.com/tucanae47/turbo-pancake.git,2021-09-26 00:45:06+00:00,,0,tucanae47/turbo-pancake,410413587,Verilog,turbo-pancake,42,0,2021-12-12 07:11:52+00:00,[],None
839,https://github.com/rahelmiz/ECE369A_Labs_6-9.git,2021-09-27 22:44:03+00:00,,0,rahelmiz/ECE369A_Labs_6-9,411064192,Verilog,ECE369A_Labs_6-9,4831,0,2021-11-14 14:18:26+00:00,[],None
840,https://github.com/dusanbozilov/PRINCETI.git,2021-09-28 08:39:09+00:00,This repository contains single cycle PRINCE S-Box implementations in Verilog protected against side-channels using d+1 and td+1 TI.,0,dusanbozilov/PRINCETI,411201486,Verilog,PRINCETI,24,0,2021-09-28 08:40:19+00:00,[],None
841,https://github.com/yiyang0207/RISCV-CPU.git,2021-09-28 11:31:52+00:00,,0,yiyang0207/RISCV-CPU,411254901,Verilog,RISCV-CPU,116,0,2022-02-11 13:45:14+00:00,[],None
842,https://github.com/ZoroGH/IC_Practice.git,2021-10-22 13:52:55+00:00,该仓库用于记录本人在学习数字电路及Verilog语言学习过程中所产生的代码.,0,ZoroGH/IC_Practice,420117502,Verilog,IC_Practice,227,0,2021-11-23 13:28:00+00:00,[],https://api.github.com/licenses/mit
843,https://github.com/anthonyle-ql/raptor_validation_withEVK.git,2021-10-12 16:32:27+00:00,,0,anthonyle-ql/raptor_validation_withEVK,416415788,Verilog,raptor_validation_withEVK,325,0,2021-11-16 18:48:29+00:00,[],None
844,https://github.com/unal-edigital2-labs/lab01-2021-2-Gr-01.git,2021-10-12 22:13:46+00:00,lab01-2021-1-grupo-01 created by GitHub Classroom,0,unal-edigital2-labs/lab01-2021-2-Gr-01,416513622,Verilog,lab01-2021-2-Gr-01,87,0,2021-11-09 21:35:34+00:00,[],None
845,https://github.com/efabless/caravel_pico.git,2021-10-12 17:27:15+00:00,,4,efabless/caravel_pico,416433663,Verilog,caravel_pico,766744,0,2021-12-27 04:00:28+00:00,[],None
846,https://github.com/97Albino/Vivado-practice.git,2021-10-09 14:44:33+00:00,,0,97Albino/Vivado-practice,415336092,Verilog,Vivado-practice,587,0,2021-10-10 15:29:12+00:00,[],None
847,https://github.com/david-bradburn/ButtonCounter.git,2021-10-12 20:11:05+00:00,,0,david-bradburn/ButtonCounter,416482867,Verilog,ButtonCounter,7,0,2021-10-12 20:43:41+00:00,[],None
848,https://github.com/Habib-Shahzad/RISC-V-Processor.git,2021-09-22 04:56:33+00:00,A pipelined and non-pipelined processor implementation,0,Habib-Shahzad/RISC-V-Processor,409068995,Verilog,RISC-V-Processor,1175,0,2021-09-22 04:56:53+00:00,[],None
849,https://github.com/K10SHI/VERILOG_PROGRAM.git,2021-09-20 12:56:04+00:00,,0,K10SHI/VERILOG_PROGRAM,408443065,Verilog,VERILOG_PROGRAM,34,0,2021-09-25 18:45:12+00:00,[],None
850,https://github.com/sabbari/DPI_MODULES.git,2021-10-11 07:10:42+00:00,,0,sabbari/DPI_MODULES,415816170,Verilog,DPI_MODULES,95,0,2022-06-09 08:15:46+00:00,[],None
851,https://github.com/jc123488/B_ICC2016_preliminary_grad_cell-based.git,2021-10-11 10:03:35+00:00,,0,jc123488/B_ICC2016_preliminary_grad_cell-based,415870833,Verilog,B_ICC2016_preliminary_grad_cell-based,2015,0,2023-09-07 06:20:16+00:00,[],None
852,https://github.com/SM2A/Digital_Logic_Design_Course_Projects.git,2021-10-06 20:30:14+00:00,🎓💻University of Tehran Digital Logic Design Course Projects - Fall 2020,0,SM2A/Digital_Logic_Design_Course_Projects,414360951,Verilog,Digital_Logic_Design_Course_Projects,2429,0,2021-11-20 08:41:03+00:00,"['verilog', 'systemverilog', 'dld', 'digital-logic-design']",None
853,https://github.com/Zelyder/ALU.git,2021-10-11 21:01:38+00:00,,0,Zelyder/ALU,416085442,Verilog,ALU,2,0,2021-10-11 21:14:54+00:00,[],None
854,https://github.com/MrTUC/HDLBits.git,2021-09-29 10:23:55+00:00,Here's my solutions for the hdlbits page,0,MrTUC/HDLBits,411627734,Verilog,HDLBits,204,0,2021-10-15 11:25:15+00:00,[],None
855,https://github.com/rodhuega/mpw3-memory-test.git,2021-10-22 08:04:52+00:00,,0,rodhuega/mpw3-memory-test,420015593,Verilog,mpw3-memory-test,8091,0,2022-01-11 00:21:21+00:00,[],https://api.github.com/licenses/bsd-3-clause
