// Seed: 3152192922
module module_0 (
    input tri id_0,
    input wand id_1,
    input wand id_2,
    input tri0 id_3,
    output wire id_4,
    output wor id_5,
    input wor id_6,
    input tri1 id_7,
    input uwire id_8,
    input tri0 id_9,
    input supply1 id_10,
    output wand id_11,
    input wand id_12,
    input supply0 id_13,
    input tri1 id_14,
    input wire id_15,
    output wor id_16,
    output wire id_17,
    input tri0 id_18,
    input supply1 id_19
);
  assign id_16 = 1;
  assign module_1.id_0 = 0;
  wire  id_21;
  wire  id_22;
  wire  id_23;
  wire  id_24;
  logic id_25;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    output wand id_2,
    input tri1 id_3,
    input supply1 id_4,
    output tri1 id_5,
    input wire id_6,
    input wire id_7,
    inout wor id_8,
    input wire id_9,
    output wand id_10,
    input wire id_11
    , id_30,
    output tri0 id_12,
    input supply1 id_13,
    input supply0 id_14,
    input supply1 id_15,
    output tri0 id_16,
    inout supply1 id_17,
    input tri id_18,
    input tri id_19,
    input supply0 id_20,
    output uwire id_21,
    output uwire id_22,
    input uwire id_23,
    output wor id_24,
    input wor id_25,
    input uwire id_26,
    input uwire id_27,
    input tri id_28
);
  assign id_21 = id_3;
  module_0 modCall_1 (
      id_6,
      id_27,
      id_3,
      id_11,
      id_22,
      id_16,
      id_6,
      id_19,
      id_17,
      id_15,
      id_14,
      id_24,
      id_28,
      id_17,
      id_23,
      id_6,
      id_2,
      id_12,
      id_14,
      id_6
  );
  assign id_10 = -1;
endmodule
