
*** Running vivado
    with args -log DebUART_ilmb_bram_if_cntlr_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DebUART_ilmb_bram_if_cntlr_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source DebUART_ilmb_bram_if_cntlr_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:48 . Memory (MB): peak = 293.469 ; gain = 83.098
INFO: [Synth 8-638] synthesizing module 'DebUART_ilmb_bram_if_cntlr_0' [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Projeto/ProjetoFinal/MP_ToDisplays/MP_ToDisplays.srcs/sources_1/bd/DebUART/ip/DebUART_ilmb_bram_if_cntlr_0/synth/DebUART_ilmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Projeto/ProjetoFinal/MP_ToDisplays/MP_ToDisplays.srcs/sources_1/bd/DebUART/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Projeto/ProjetoFinal/MP_ToDisplays/MP_ToDisplays.srcs/sources_1/bd/DebUART/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-638] synthesizing module 'pselect_mask' [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Projeto/ProjetoFinal/MP_ToDisplays/MP_ToDisplays.srcs/sources_1/bd/DebUART/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'pselect_mask' (1#1) [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Projeto/ProjetoFinal/MP_ToDisplays/MP_ToDisplays.srcs/sources_1/bd/DebUART/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (2#1) [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Projeto/ProjetoFinal/MP_ToDisplays/MP_ToDisplays.srcs/sources_1/bd/DebUART/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (3#1) [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Projeto/ProjetoFinal/MP_ToDisplays/MP_ToDisplays.srcs/sources_1/bd/DebUART/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-256] done synthesizing module 'DebUART_ilmb_bram_if_cntlr_0' (4#1) [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Projeto/ProjetoFinal/MP_ToDisplays/MP_ToDisplays.srcs/sources_1/bd/DebUART/ip/DebUART_ilmb_bram_if_cntlr_0/synth/DebUART_ilmb_bram_if_cntlr_0.vhd:84]
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:53 . Memory (MB): peak = 332.887 ; gain = 122.516
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:56 . Memory (MB): peak = 332.887 ; gain = 122.516
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 613.953 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:02:21 . Memory (MB): peak = 613.953 ; gain = 403.582
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:02:21 . Memory (MB): peak = 613.953 ; gain = 403.582
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:02:22 . Memory (MB): peak = 613.953 ; gain = 403.582
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:02:23 . Memory (MB): peak = 613.953 ; gain = 403.582
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:02:26 . Memory (MB): peak = 613.953 ; gain = 403.582
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:02:52 . Memory (MB): peak = 613.953 ; gain = 403.582
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:02:53 . Memory (MB): peak = 613.953 ; gain = 403.582
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:02:53 . Memory (MB): peak = 613.953 ; gain = 403.582
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:02:54 . Memory (MB): peak = 613.953 ; gain = 403.582
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:02:54 . Memory (MB): peak = 613.953 ; gain = 403.582
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:02:54 . Memory (MB): peak = 613.953 ; gain = 403.582
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:02:54 . Memory (MB): peak = 613.953 ; gain = 403.582
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:02:54 . Memory (MB): peak = 613.953 ; gain = 403.582
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:02:54 . Memory (MB): peak = 613.953 ; gain = 403.582

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     6|
|3     |FDRE |     2|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:02:54 . Memory (MB): peak = 613.953 ; gain = 403.582
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:02:20 . Memory (MB): peak = 627.133 ; gain = 411.750
