// Seed: 1739932921
module module_0 ();
endmodule
program module_1 #(
    parameter id_0 = 32'd39
) (
    input supply0 _id_0[id_0 : 1],
    output tri0 id_1,
    input uwire id_2
);
  module_0 modCall_1 ();
endprogram
module module_2 #(
    parameter id_14 = 32'd94
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7#(-1, -1 == id_8),
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    _id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_17;
  input wire id_16;
  output wire id_15;
  output wire _id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output logic [7:0] id_2;
  module_0 modCall_1 ();
  output wire id_1;
  bit [1 'b0 : -1] id_19, id_20, id_21, id_22, id_23, id_24;
  logic [-1  ==?  1 : 1] id_25;
  class id_26 #(
      parameter id_27,
      parameter id_28,
      parameter id_29,
      parameter id_30
  ) extends id_31;
    logic id_32;
    task id_33;
      id_23 <= !-1;
      begin : LABEL_0
        $clog2(id_27);
        ;
      end
    endtask
  endclass
  wire id_34;
  wire id_35;
endmodule
