0.7
2020.2
May 22 2024
19:03:11
C:/FPGA_lab/lab/sync_4bit_up/sync_4bit_up.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
C:/FPGA_lab/lab/sync_4bit_up/sync_4bit_up.srcs/sim_1/new/syn_up_sim.v,1735447874,verilog,,C:/FPGA_lab/lab/sync_4bit_up/sync_4bit_up.srcs/sources_1/new/sync_up.v,,syn_up_sim,,,,,,,,
C:/FPGA_lab/lab/sync_4bit_up/sync_4bit_up.srcs/sources_1/new/T_ff.v,1735446182,verilog,,C:/FPGA_lab/lab/sync_4bit_up/sync_4bit_up.srcs/sim_1/new/syn_up_sim.v,,T_ff,,,,,,,,
C:/FPGA_lab/lab/sync_4bit_up/sync_4bit_up.srcs/sources_1/new/sync_up.v,1735446182,verilog,,,,sync_up,,,,,,,,
