#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000001511130 .scope module, "topmodule_tb" "topmodule_tb" 2 25;
 .timescale -9 -12;
P_000000000148b0c0 .param/l "BYPASS" 1 2 53, C4<1111>;
P_000000000148b0f8 .param/l "CLAMP" 1 2 58, C4<0101>;
P_000000000148b130 .param/l "EXTEST" 1 2 55, C4<0010>;
P_000000000148b168 .param/l "HIGHZ" 1 2 61, C4<1001>;
P_000000000148b1a0 .param/l "IDCODE" 1 2 59, C4<0111>;
P_000000000148b1d8 .param/l "INTEST" 1 2 56, C4<0011>;
P_000000000148b210 .param/l "RUNBIST" 1 2 57, C4<0100>;
P_000000000148b248 .param/l "SAMPLE" 1 2 54, C4<0001>;
P_000000000148b280 .param/l "USERCODE" 1 2 60, C4<1000>;
v0000000001531160_0 .var "TCK", 0 0;
v00000000015308a0_0 .net "TCK_LA", 0 0, L_00000000014d2700;  1 drivers
v0000000001531b60_0 .var "TDI", 0 0;
v0000000001531e80_0 .net "TDI_LA", 0 0, L_00000000014d2f50;  1 drivers
v0000000001530580_0 .net "TDO", 0 0, v0000000001582ec0_0;  1 drivers
v0000000001530f80_0 .net "TDO_LA", 0 0, L_00000000014d2af0;  1 drivers
v0000000001531700_0 .var "TMS", 0 0;
v00000000015317a0_0 .net "TMS_LA", 0 0, L_00000000014d2d20;  1 drivers
S_00000000014c3b00 .scope task, "command" "command" 2 71, 2 71 0, S_0000000001511130;
 .timescale -9 -12;
v000000000150b140_0 .var "cmd", 3 0;
E_0000000001503c40 .event negedge, v000000000150b1e0_0;
TD_topmodule_tb.command ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001531700_0, 0, 1;
    %wait E_0000000001503c40;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001531700_0, 0, 1;
    %wait E_0000000001503c40;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001531700_0, 0, 1;
    %wait E_0000000001503c40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001531700_0, 0, 1;
    %wait E_0000000001503c40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001531700_0, 0, 1;
    %wait E_0000000001503c40;
    %load/vec4 v000000000150b140_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000001531b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001531700_0, 0, 1;
    %wait E_0000000001503c40;
    %load/vec4 v000000000150b140_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0000000001531b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001531700_0, 0, 1;
    %wait E_0000000001503c40;
    %load/vec4 v000000000150b140_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0000000001531b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001531700_0, 0, 1;
    %wait E_0000000001503c40;
    %load/vec4 v000000000150b140_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0000000001531b60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001531700_0, 0, 1;
    %wait E_0000000001503c40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001531b60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001531700_0, 0, 1;
    %wait E_0000000001503c40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001531700_0, 0, 1;
    %wait E_0000000001503c40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001531700_0, 0, 1;
    %wait E_0000000001503c40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001531700_0, 0, 1;
    %wait E_0000000001503c40;
    %end;
S_000000000152fe10 .scope task, "data" "data" 2 92, 2 92 0, S_0000000001511130;
 .timescale -9 -12;
v000000000150c680_0 .var "data", 7 0;
TD_topmodule_tb.data ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001531700_0, 0, 1;
    %wait E_0000000001503c40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001531700_0, 0, 1;
    %wait E_0000000001503c40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001531700_0, 0, 1;
    %wait E_0000000001503c40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001531b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001531700_0, 0, 1;
    %wait E_0000000001503c40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001531b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001531700_0, 0, 1;
    %wait E_0000000001503c40;
    %load/vec4 v000000000150c680_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000001531b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001531700_0, 0, 1;
    %wait E_0000000001503c40;
    %load/vec4 v000000000150c680_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0000000001531b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001531700_0, 0, 1;
    %wait E_0000000001503c40;
    %load/vec4 v000000000150c680_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0000000001531b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001531700_0, 0, 1;
    %wait E_0000000001503c40;
    %load/vec4 v000000000150c680_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0000000001531b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001531700_0, 0, 1;
    %wait E_0000000001503c40;
    %load/vec4 v000000000150c680_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0000000001531b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001531700_0, 0, 1;
    %wait E_0000000001503c40;
    %load/vec4 v000000000150c680_0;
    %parti/s 1, 5, 4;
    %store/vec4 v0000000001531b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001531700_0, 0, 1;
    %wait E_0000000001503c40;
    %load/vec4 v000000000150c680_0;
    %parti/s 1, 6, 4;
    %store/vec4 v0000000001531b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001531700_0, 0, 1;
    %wait E_0000000001503c40;
    %load/vec4 v000000000150c680_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0000000001531b60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001531700_0, 0, 1;
    %wait E_0000000001503c40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001531b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001531700_0, 0, 1;
    %wait E_0000000001503c40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001531b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001531700_0, 0, 1;
    %wait E_0000000001503c40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001531b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001531700_0, 0, 1;
    %wait E_0000000001503c40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001531b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001531700_0, 0, 1;
    %wait E_0000000001503c40;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001531700_0, 0, 1;
    %wait E_0000000001503c40;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001531700_0, 0, 1;
    %wait E_0000000001503c40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001531700_0, 0, 1;
    %wait E_0000000001503c40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001531700_0, 0, 1;
    %wait E_0000000001503c40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001531700_0, 0, 1;
    %wait E_0000000001503c40;
    %end;
S_00000000014c3c80 .scope module, "uut" "TOPMODULE" 2 41, 3 21 0, S_0000000001511130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "TMS"
    .port_info 1 /INPUT 1 "TCK"
    .port_info 2 /INPUT 1 "TDI"
    .port_info 3 /OUTPUT 1 "TDO"
    .port_info 4 /OUTPUT 1 "TMS_LA"
    .port_info 5 /OUTPUT 1 "TCK_LA"
    .port_info 6 /OUTPUT 1 "TDI_LA"
    .port_info 7 /OUTPUT 1 "TDO_LA"
    .port_info 8 /OUTPUT 4 "state"
    .port_info 9 /OUTPUT 8 "LEDs"
    .port_info 10 /INPUT 4 "TUMBLERS"
P_00000000014bee20 .param/l "BYPASS" 1 3 188, C4<1111>;
P_00000000014bee58 .param/l "EXTEST" 1 3 190, C4<0010>;
P_00000000014bee90 .param/l "IDCODE" 1 3 187, C4<0111>;
P_00000000014beec8 .param/l "INTEST" 1 3 191, C4<0011>;
P_00000000014bef00 .param/l "SAMPLE" 1 3 189, C4<0001>;
P_00000000014bef38 .param/l "USERCODE" 1 3 192, C4<1000>;
L_00000000014d2d20 .functor BUFZ 1, v0000000001531700_0, C4<0>, C4<0>, C4<0>;
L_00000000014d2700 .functor BUFZ 1, v0000000001531160_0, C4<0>, C4<0>, C4<0>;
L_00000000014d2f50 .functor BUFZ 1, v0000000001531b60_0, C4<0>, C4<0>, C4<0>;
L_00000000014d2af0 .functor BUFZ 1, v0000000001582ec0_0, C4<0>, C4<0>, C4<0>;
v00000000014eec10_0 .net "BSR", 9 0, v00000000014d5d20_0;  1 drivers
v00000000014efb10_0 .net "BSR_TDO", 0 0, v00000000014d47e0_0;  1 drivers
v00000000014efd90_0 .net "BYPASS_SELECT", 0 0, v00000000014d5320_0;  1 drivers
v00000000014eedf0_0 .net "BYPASS_TDO", 0 0, v000000000150b960_0;  1 drivers
v00000000014d4d80_0 .net "CAPTUREDR", 0 0, v00000000014d6360_0;  1 drivers
v00000000015831e0_0 .net "CAPTUREIR", 0 0, v00000000014d4c40_0;  1 drivers
v00000000015826a0_0 .net "CORE_LOGIC", 3 0, L_0000000001531980;  1 drivers
v0000000001582ba0_0 .var "EXTEST_IO", 3 0;
v0000000001583aa0_0 .net "EXTEST_SELECT", 0 0, v00000000014d51e0_0;  1 drivers
v0000000001582240_0 .net "IDCODE_SELECT", 0 0, v00000000014d5780_0;  1 drivers
v0000000001583320_0 .net "ID_REG_TDO", 0 0, v00000000014d5140_0;  1 drivers
v0000000001583be0_0 .net "INSTR_TDO", 0 0, v000000000150ca40_0;  1 drivers
v0000000001583a00_0 .var "INTEST_CL", 3 0;
v0000000001582380_0 .net "INTEST_SELECT", 0 0, v00000000014d5a00_0;  1 drivers
v0000000001582c40_0 .net "LATCH_JTAG_IR", 3 0, v000000000150bdc0_0;  1 drivers
v0000000001583500_0 .net "LEDs", 7 0, L_0000000001533530;  1 drivers
v0000000001583c80_0 .net "SAMPLE_SELECT", 0 0, v00000000014d58c0_0;  1 drivers
v00000000015833c0_0 .net "SHIFTDR", 0 0, v00000000014d56e0_0;  1 drivers
v0000000001582ce0_0 .net "SHIFTIR", 0 0, v00000000014d53c0_0;  1 drivers
v0000000001583b40_0 .net "TCK", 0 0, v0000000001531160_0;  1 drivers
v0000000001583640_0 .net "TCK_LA", 0 0, L_00000000014d2700;  alias, 1 drivers
v0000000001583d20_0 .net "TDI", 0 0, v0000000001531b60_0;  1 drivers
v0000000001582740_0 .net "TDI_LA", 0 0, L_00000000014d2f50;  alias, 1 drivers
v0000000001582ec0_0 .var "TDO", 0 0;
v00000000015836e0_0 .net "TDO_LA", 0 0, L_00000000014d2af0;  alias, 1 drivers
v0000000001582f60_0 .net "TLR", 0 0, v00000000014d4ce0_0;  1 drivers
v00000000015821a0_0 .net "TMS", 0 0, v0000000001531700_0;  1 drivers
v0000000001582d80_0 .net "TMS_LA", 0 0, L_00000000014d2d20;  alias, 1 drivers
o0000000001540ef8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000001582e20_0 .net "TUMBLERS", 3 0, o0000000001540ef8;  0 drivers
v0000000001583dc0_0 .net "UPDATEDR", 0 0, v00000000014d6400_0;  1 drivers
v0000000001582560_0 .net "UPDATEIR", 0 0, v00000000014d5f00_0;  1 drivers
v0000000001582100_0 .net "UR_OUT", 7 0, L_00000000014d30a0;  1 drivers
v0000000001583460_0 .net "USERCODE_SELECT", 0 0, v00000000014d64a0_0;  1 drivers
v00000000015822e0_0 .net *"_s100", 0 0, L_0000000001532db0;  1 drivers
v0000000001583e60_0 .net *"_s101", 0 0, L_0000000001532770;  1 drivers
v0000000001583820_0 .net *"_s103", 0 0, L_0000000001533c10;  1 drivers
v00000000015835a0_0 .net *"_s11", 0 0, L_0000000001530300;  1 drivers
v0000000001582880_0 .net *"_s13", 0 0, L_0000000001531020;  1 drivers
v0000000001583280_0 .net *"_s15", 0 0, L_00000000015303a0;  1 drivers
v0000000001583f00_0 .net *"_s16", 0 0, L_0000000001530440;  1 drivers
v0000000001583960_0 .net *"_s18", 0 0, L_00000000015306c0;  1 drivers
v0000000001582920_0 .net *"_s23", 0 0, L_00000000015304e0;  1 drivers
v0000000001582420_0 .net *"_s25", 0 0, L_0000000001530760;  1 drivers
v0000000001583780_0 .net *"_s27", 0 0, L_00000000015309e0;  1 drivers
v00000000015827e0_0 .net *"_s28", 0 0, L_0000000001530a80;  1 drivers
v0000000001583000_0 .net *"_s30", 0 0, L_0000000001530b20;  1 drivers
v00000000015829c0_0 .net *"_s35", 0 0, L_0000000001530c60;  1 drivers
v00000000015838c0_0 .net *"_s37", 0 0, L_0000000001530d00;  1 drivers
v0000000001582060_0 .net *"_s39", 0 0, L_0000000001530da0;  1 drivers
v0000000001582b00_0 .net *"_s40", 0 0, L_0000000001530ee0;  1 drivers
v00000000015830a0_0 .net *"_s42", 0 0, L_0000000001533df0;  1 drivers
v00000000015824c0_0 .net *"_s47", 0 0, L_0000000001533a30;  1 drivers
v0000000001582a60_0 .net *"_s49", 0 0, L_00000000015321d0;  1 drivers
v0000000001582600_0 .net *"_s51", 0 0, L_00000000015335d0;  1 drivers
v0000000001583140_0 .net *"_s52", 0 0, L_00000000015323b0;  1 drivers
v00000000015312a0_0 .net *"_s54", 0 0, L_0000000001533990;  1 drivers
v0000000001531200_0 .net *"_s59", 0 0, L_00000000015329f0;  1 drivers
v0000000001530940_0 .net *"_s61", 0 0, L_0000000001532c70;  1 drivers
v0000000001530120_0 .net *"_s63", 0 0, L_0000000001533850;  1 drivers
v0000000001531480_0 .net *"_s64", 0 0, L_0000000001532950;  1 drivers
v00000000015313e0_0 .net *"_s66", 0 0, L_0000000001533cb0;  1 drivers
v00000000015310c0_0 .net *"_s71", 0 0, L_0000000001532a90;  1 drivers
v0000000001531520_0 .net *"_s73", 0 0, L_00000000015330d0;  1 drivers
v0000000001531660_0 .net *"_s75", 0 0, L_0000000001532b30;  1 drivers
v0000000001531ac0_0 .net *"_s76", 0 0, L_0000000001533170;  1 drivers
v0000000001531ca0_0 .net *"_s78", 0 0, L_0000000001533ad0;  1 drivers
v0000000001531340_0 .net *"_s83", 0 0, L_0000000001533710;  1 drivers
v0000000001530800_0 .net *"_s85", 0 0, L_00000000015332b0;  1 drivers
v0000000001530080_0 .net *"_s87", 0 0, L_0000000001532810;  1 drivers
v0000000001531c00_0 .net *"_s88", 0 0, L_00000000015324f0;  1 drivers
v0000000001530bc0_0 .net *"_s90", 0 0, L_0000000001533b70;  1 drivers
v00000000015315c0_0 .net *"_s96", 0 0, L_0000000001532bd0;  1 drivers
v00000000015301c0_0 .net *"_s98", 0 0, L_0000000001532d10;  1 drivers
v0000000001531de0_0 .net "state", 3 0, L_00000000014d28c0;  1 drivers
L_0000000001530300 .part v0000000001583a00_0, 0, 1;
L_0000000001531020 .part v0000000001582ba0_0, 0, 1;
L_00000000015303a0 .part o0000000001540ef8, 0, 1;
L_0000000001530440 .functor MUXZ 1, L_00000000015303a0, L_0000000001531020, v00000000014d58c0_0, C4<>;
L_00000000015306c0 .functor MUXZ 1, L_0000000001530440, L_0000000001530300, v00000000014d5a00_0, C4<>;
L_00000000015304e0 .part v0000000001583a00_0, 1, 1;
L_0000000001530760 .part v0000000001582ba0_0, 1, 1;
L_00000000015309e0 .part o0000000001540ef8, 1, 1;
L_0000000001530a80 .functor MUXZ 1, L_00000000015309e0, L_0000000001530760, v00000000014d58c0_0, C4<>;
L_0000000001530b20 .functor MUXZ 1, L_0000000001530a80, L_00000000015304e0, v00000000014d5a00_0, C4<>;
L_0000000001530c60 .part v0000000001583a00_0, 2, 1;
L_0000000001530d00 .part v0000000001582ba0_0, 2, 1;
L_0000000001530da0 .part o0000000001540ef8, 2, 1;
L_0000000001530ee0 .functor MUXZ 1, L_0000000001530da0, L_0000000001530d00, v00000000014d58c0_0, C4<>;
L_0000000001533df0 .functor MUXZ 1, L_0000000001530ee0, L_0000000001530c60, v00000000014d5a00_0, C4<>;
L_0000000001533a30 .part v0000000001583a00_0, 3, 1;
L_00000000015321d0 .part v0000000001582ba0_0, 3, 1;
L_00000000015335d0 .part o0000000001540ef8, 3, 1;
L_00000000015323b0 .functor MUXZ 1, L_00000000015335d0, L_00000000015321d0, v00000000014d58c0_0, C4<>;
L_0000000001533990 .functor MUXZ 1, L_00000000015323b0, L_0000000001533a30, v00000000014d5a00_0, C4<>;
L_00000000015329f0 .part L_0000000001531980, 0, 1;
L_0000000001532c70 .part v0000000001583a00_0, 0, 1;
L_0000000001533850 .part v0000000001582ba0_0, 0, 1;
L_0000000001532950 .functor MUXZ 1, L_0000000001533850, L_0000000001532c70, v00000000014d58c0_0, C4<>;
L_0000000001533cb0 .functor MUXZ 1, L_0000000001532950, L_00000000015329f0, v00000000014d5a00_0, C4<>;
L_0000000001532a90 .part L_0000000001531980, 1, 1;
L_00000000015330d0 .part v0000000001583a00_0, 1, 1;
L_0000000001532b30 .part v0000000001582ba0_0, 1, 1;
L_0000000001533170 .functor MUXZ 1, L_0000000001532b30, L_00000000015330d0, v00000000014d58c0_0, C4<>;
L_0000000001533ad0 .functor MUXZ 1, L_0000000001533170, L_0000000001532a90, v00000000014d5a00_0, C4<>;
L_0000000001533710 .part L_0000000001531980, 2, 1;
L_00000000015332b0 .part v0000000001583a00_0, 2, 1;
L_0000000001532810 .part v0000000001582ba0_0, 2, 1;
L_00000000015324f0 .functor MUXZ 1, L_0000000001532810, L_00000000015332b0, v00000000014d58c0_0, C4<>;
L_0000000001533b70 .functor MUXZ 1, L_00000000015324f0, L_0000000001533710, v00000000014d5a00_0, C4<>;
LS_0000000001533530_0_0 .concat8 [ 1 1 1 1], L_00000000015306c0, L_0000000001530b20, L_0000000001533df0, L_0000000001533990;
LS_0000000001533530_0_4 .concat8 [ 1 1 1 1], L_0000000001533cb0, L_0000000001533ad0, L_0000000001533b70, L_0000000001533c10;
L_0000000001533530 .concat8 [ 4 4 0 0], LS_0000000001533530_0_0, LS_0000000001533530_0_4;
L_0000000001532bd0 .part L_0000000001531980, 3, 1;
L_0000000001532d10 .part v0000000001583a00_0, 3, 1;
L_0000000001532db0 .part v0000000001582ba0_0, 3, 1;
L_0000000001532770 .functor MUXZ 1, L_0000000001532db0, L_0000000001532d10, v00000000014d58c0_0, C4<>;
L_0000000001533c10 .functor MUXZ 1, L_0000000001532770, L_0000000001532bd0, v00000000014d5a00_0, C4<>;
S_00000000014bef80 .scope module, "bypass_tar" "bypass" 3 159, 4 1 0, S_00000000014c3c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "TCK"
    .port_info 1 /INPUT 1 "TDI"
    .port_info 2 /INPUT 1 "SHIFTDR"
    .port_info 3 /OUTPUT 1 "BYPASS_TDO"
v000000000150bfa0_0 .var "BYPASS", 0 0;
v000000000150b960_0 .var "BYPASS_TDO", 0 0;
v000000000150c360_0 .net "SHIFTDR", 0 0, v00000000014d56e0_0;  alias, 1 drivers
v000000000150b1e0_0 .net "TCK", 0 0, v0000000001531160_0;  alias, 1 drivers
v000000000150c720_0 .net "TDI", 0 0, v0000000001531b60_0;  alias, 1 drivers
E_00000000015033c0 .event posedge, v000000000150b1e0_0;
S_00000000014adfb0 .scope module, "core_logic_inst" "core_logic" 3 167, 5 1 0, S_00000000014c3c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "TCK"
    .port_info 1 /INPUT 4 "data_in"
    .port_info 2 /OUTPUT 4 "data_out"
L_00000000014d2c40 .functor AND 1, L_0000000001531d40, L_000000000152ffe0, C4<1>, C4<1>;
L_00000000014d2a10 .functor OR 1, L_0000000001531840, L_0000000001530e40, C4<0>, C4<0>;
L_00000000014d2d90 .functor AND 1, L_00000000015318e0, L_0000000001530260, C4<1>, C4<1>;
L_00000000014d3030 .functor OR 1, L_0000000001530620, L_0000000001531a20, C4<0>, C4<0>;
v000000000150b280_0 .net "TCK", 0 0, v0000000001531160_0;  alias, 1 drivers
v000000000150b5a0_0 .net *"_s11", 0 0, L_0000000001531840;  1 drivers
v000000000150b320_0 .net *"_s13", 0 0, L_0000000001530e40;  1 drivers
v000000000150b500_0 .net *"_s14", 0 0, L_00000000014d2a10;  1 drivers
v000000000150c4a0_0 .net *"_s19", 0 0, L_00000000015318e0;  1 drivers
v000000000150c400_0 .net *"_s21", 0 0, L_0000000001530260;  1 drivers
v000000000150b3c0_0 .net *"_s22", 0 0, L_00000000014d2d90;  1 drivers
v000000000150baa0_0 .net *"_s28", 0 0, L_0000000001530620;  1 drivers
v000000000150c540_0 .net *"_s3", 0 0, L_0000000001531d40;  1 drivers
v000000000150c900_0 .net *"_s30", 0 0, L_0000000001531a20;  1 drivers
v000000000150bb40_0 .net *"_s31", 0 0, L_00000000014d3030;  1 drivers
v000000000150b640_0 .net *"_s5", 0 0, L_000000000152ffe0;  1 drivers
v000000000150cb80_0 .net *"_s6", 0 0, L_00000000014d2c40;  1 drivers
v000000000150b460_0 .net "data_in", 3 0, v0000000001583a00_0;  1 drivers
v000000000150bbe0_0 .net "data_out", 3 0, L_0000000001531980;  alias, 1 drivers
L_0000000001531d40 .part v0000000001583a00_0, 0, 1;
L_000000000152ffe0 .part v0000000001583a00_0, 1, 1;
L_0000000001531840 .part v0000000001583a00_0, 0, 1;
L_0000000001530e40 .part v0000000001583a00_0, 1, 1;
L_00000000015318e0 .part v0000000001583a00_0, 2, 1;
L_0000000001530260 .part v0000000001583a00_0, 3, 1;
L_0000000001531980 .concat8 [ 1 1 1 1], L_00000000014d2c40, L_00000000014d2a10, L_00000000014d2d90, L_00000000014d3030;
L_0000000001530620 .part v0000000001583a00_0, 2, 1;
L_0000000001531a20 .part v0000000001583a00_0, 3, 1;
S_00000000014ae130 .scope module, "instruction_register" "ir" 3 114, 6 1 0, S_00000000014c3c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "TDI"
    .port_info 1 /INPUT 1 "TCK"
    .port_info 2 /INPUT 1 "TLR"
    .port_info 3 /INPUT 1 "UPDATEIR"
    .port_info 4 /INPUT 1 "SHIFTIR"
    .port_info 5 /INPUT 1 "CAPTUREIR"
    .port_info 6 /OUTPUT 1 "INSTR_TDO"
    .port_info 7 /OUTPUT 4 "LATCH_JTAG_IR"
P_0000000001503cc0 .param/l "IDCODE" 1 6 13, C4<0111>;
v000000000150c9a0_0 .net "CAPTUREIR", 0 0, v00000000014d4c40_0;  alias, 1 drivers
v000000000150ca40_0 .var "INSTR_TDO", 0 0;
v000000000150bc80_0 .var "JTAG_IR", 3 0;
v000000000150bdc0_0 .var "LATCH_JTAG_IR", 3 0;
v000000000150c040_0 .net "SHIFTIR", 0 0, v00000000014d53c0_0;  alias, 1 drivers
v000000000150c0e0_0 .net "TCK", 0 0, v0000000001531160_0;  alias, 1 drivers
v000000000150c180_0 .net "TDI", 0 0, v0000000001531b60_0;  alias, 1 drivers
v000000000150c220_0 .net "TLR", 0 0, v00000000014d4ce0_0;  alias, 1 drivers
v00000000014d4b00_0 .net "UPDATEIR", 0 0, v00000000014d5f00_0;  alias, 1 drivers
S_00000000014af7d0 .scope module, "state_decoder_sample" "state_decoder" 3 126, 7 1 0, S_00000000014c3c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "LATCH_JTAG_IR"
    .port_info 1 /OUTPUT 1 "IDCODE_SELECT"
    .port_info 2 /OUTPUT 1 "BYPASS_SELECT"
    .port_info 3 /OUTPUT 1 "SAMPLE_SELECT"
    .port_info 4 /OUTPUT 1 "EXTEST_SELECT"
    .port_info 5 /OUTPUT 1 "INTEST_SELECT"
    .port_info 6 /OUTPUT 1 "USERCODE_SELECT"
P_00000000014af950 .param/l "BYPASS" 1 7 13, C4<1111>;
P_00000000014af988 .param/l "EXTEST" 1 7 15, C4<0010>;
P_00000000014af9c0 .param/l "IDCODE" 1 7 12, C4<0111>;
P_00000000014af9f8 .param/l "INTEST" 1 7 16, C4<0011>;
P_00000000014afa30 .param/l "SAMPLE" 1 7 14, C4<0001>;
P_00000000014afa68 .param/l "USERCODE" 1 7 17, C4<1000>;
v00000000014d5320_0 .var "BYPASS_SELECT", 0 0;
v00000000014d51e0_0 .var "EXTEST_SELECT", 0 0;
v00000000014d5780_0 .var "IDCODE_SELECT", 0 0;
v00000000014d5a00_0 .var "INTEST_SELECT", 0 0;
v00000000014d5e60_0 .net "LATCH_JTAG_IR", 3 0, v000000000150bdc0_0;  alias, 1 drivers
v00000000014d58c0_0 .var "SAMPLE_SELECT", 0 0;
v00000000014d64a0_0 .var "USERCODE_SELECT", 0 0;
E_0000000001503d80 .event edge, v000000000150bdc0_0;
S_0000000001452f30 .scope module, "test_access_port" "tap_controller" 3 97, 8 1 0, S_00000000014c3c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "TMS"
    .port_info 1 /INPUT 1 "TCK"
    .port_info 2 /OUTPUT 4 "state_out"
    .port_info 3 /OUTPUT 1 "CAPTUREIR"
    .port_info 4 /OUTPUT 1 "SHIFTIR"
    .port_info 5 /OUTPUT 1 "UPDATEIR"
    .port_info 6 /OUTPUT 1 "CAPTUREDR"
    .port_info 7 /OUTPUT 1 "SHIFTDR"
    .port_info 8 /OUTPUT 1 "UPDATEDR"
    .port_info 9 /OUTPUT 1 "TLR"
P_00000000014c1a40 .param/l "STATE_CAPTURE_DR" 1 8 29, C4<0110>;
P_00000000014c1a78 .param/l "STATE_CAPTURE_IR" 1 8 36, C4<1110>;
P_00000000014c1ab0 .param/l "STATE_EXIT1_DR" 1 8 31, C4<0001>;
P_00000000014c1ae8 .param/l "STATE_EXIT1_IR" 1 8 38, C4<1001>;
P_00000000014c1b20 .param/l "STATE_EXIT2_DR" 1 8 33, C4<0000>;
P_00000000014c1b58 .param/l "STATE_EXIT2_IR" 1 8 40, C4<1000>;
P_00000000014c1b90 .param/l "STATE_PAUSE_DR" 1 8 32, C4<0011>;
P_00000000014c1bc8 .param/l "STATE_PAUSE_IR" 1 8 39, C4<1011>;
P_00000000014c1c00 .param/l "STATE_RUN_TEST_IDLE" 1 8 27, C4<1100>;
P_00000000014c1c38 .param/l "STATE_SELECT_DR_SCAN" 1 8 28, C4<0111>;
P_00000000014c1c70 .param/l "STATE_SELECT_IR_SCAN" 1 8 35, C4<0100>;
P_00000000014c1ca8 .param/l "STATE_SHIFT_DR" 1 8 30, C4<0010>;
P_00000000014c1ce0 .param/l "STATE_SHIFT_IR" 1 8 37, C4<1010>;
P_00000000014c1d18 .param/l "STATE_TEST_LOGIC_RESET" 1 8 26, C4<1111>;
P_00000000014c1d50 .param/l "STATE_UPDATE_DR" 1 8 34, C4<0101>;
P_00000000014c1d88 .param/l "STATE_UPDATE_IR" 1 8 41, C4<1101>;
L_00000000014d28c0 .functor BUFZ 4, v00000000014d65e0_0, C4<0000>, C4<0000>, C4<0000>;
v00000000014d6360_0 .var "CAPTUREDR", 0 0;
v00000000014d4c40_0 .var "CAPTUREIR", 0 0;
v00000000014d56e0_0 .var "SHIFTDR", 0 0;
v00000000014d53c0_0 .var "SHIFTIR", 0 0;
v00000000014d5dc0_0 .net "TCK", 0 0, v0000000001531160_0;  alias, 1 drivers
v00000000014d4ce0_0 .var "TLR", 0 0;
v00000000014d5fa0_0 .net "TMS", 0 0, v0000000001531700_0;  alias, 1 drivers
v00000000014d6400_0 .var "UPDATEDR", 0 0;
v00000000014d5f00_0 .var "UPDATEIR", 0 0;
v00000000014d65e0_0 .var "state", 3 0;
v00000000014d5be0_0 .net "state_out", 3 0, L_00000000014d28c0;  alias, 1 drivers
S_00000000014530b0 .scope module, "test_data_register" "dr" 3 137, 9 1 0, S_00000000014c3c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "TCK"
    .port_info 1 /INPUT 1 "TDI"
    .port_info 2 /INPUT 1 "CAPTUREDR"
    .port_info 3 /INPUT 1 "SHIFTDR"
    .port_info 4 /INPUT 1 "UPDATEDR"
    .port_info 5 /OUTPUT 1 "ID_REG_TDO"
    .port_info 6 /OUTPUT 1 "USERCODE_REG_TDO"
    .port_info 7 /OUTPUT 1 "BSR_TDO"
    .port_info 8 /INPUT 1 "IDCODE_SELECT"
    .port_info 9 /INPUT 1 "SAMPLE_SELECT"
    .port_info 10 /INPUT 1 "EXTEST_SELECT"
    .port_info 11 /INPUT 1 "INTEST_SELECT"
    .port_info 12 /INPUT 1 "USERCODE_SELECT"
    .port_info 13 /INPUT 4 "EXTEST_IO"
    .port_info 14 /INPUT 4 "INTEST_CL"
    .port_info 15 /INPUT 4 "CORE_LOGIC"
    .port_info 16 /OUTPUT 10 "BSR"
    .port_info 17 /INPUT 4 "TUMBLERS"
    .port_info 18 /OUTPUT 8 "UR_OUT"
P_00000000014cba40 .param/l "LSB" 1 9 31, C4<01>;
P_00000000014cba78 .param/l "PRELOAD_DATA" 1 9 33, C4<10000001>;
L_00000000014d30a0 .functor BUFZ 8, v00000000014eecb0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000000014d5d20_0 .var "BSR", 9 0;
v00000000014d47e0_0 .var "BSR_TDO", 0 0;
v00000000014d6040_0 .net "CAPTUREDR", 0 0, v00000000014d6360_0;  alias, 1 drivers
v00000000014d60e0_0 .net "CORE_LOGIC", 3 0, L_0000000001531980;  alias, 1 drivers
v00000000014d4ba0_0 .net "EXTEST_IO", 3 0, v0000000001582ba0_0;  1 drivers
v00000000014d4e20_0 .net "EXTEST_SELECT", 0 0, v00000000014d51e0_0;  alias, 1 drivers
v00000000014d4ec0_0 .net "IDCODE_SELECT", 0 0, v00000000014d5780_0;  alias, 1 drivers
v00000000014d4f60_0 .var "ID_REG", 7 0;
v00000000014d5000_0 .var "ID_REG_COPY", 7 0;
v00000000014d5140_0 .var "ID_REG_TDO", 0 0;
v00000000014d5460_0 .net "INTEST_CL", 3 0, v0000000001583a00_0;  alias, 1 drivers
v00000000014ee670_0 .net "INTEST_SELECT", 0 0, v00000000014d5a00_0;  alias, 1 drivers
v00000000014ef250_0 .net "SAMPLE_SELECT", 0 0, v00000000014d58c0_0;  alias, 1 drivers
v00000000014ef890_0 .net "SHIFTDR", 0 0, v00000000014d56e0_0;  alias, 1 drivers
v00000000014ef9d0_0 .net "TCK", 0 0, v0000000001531160_0;  alias, 1 drivers
v00000000014ee350_0 .net "TDI", 0 0, v0000000001531b60_0;  alias, 1 drivers
v00000000014f0010_0 .net "TUMBLERS", 3 0, o0000000001540ef8;  alias, 0 drivers
v00000000014efa70_0 .net "UPDATEDR", 0 0, v00000000014d6400_0;  alias, 1 drivers
v00000000014efed0_0 .net "UR_OUT", 7 0, L_00000000014d30a0;  alias, 1 drivers
v00000000014eecb0_0 .var "USERCODE_REG", 7 0;
v00000000014ee710_0 .var "USERCODE_REG_TDO", 0 0;
v00000000014ee3f0_0 .net "USERCODE_SELECT", 0 0, v00000000014d64a0_0;  alias, 1 drivers
    .scope S_0000000001452f30;
T_2 ;
    %wait E_00000000015033c0;
    %load/vec4 v00000000014d65e0_0;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000000014d65e0_0, 0;
    %jmp T_2.17;
T_2.0 ;
    %load/vec4 v00000000014d5fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.18, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000000014d65e0_0, 0;
    %jmp T_2.19;
T_2.18 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v00000000014d65e0_0, 0;
T_2.19 ;
    %jmp T_2.17;
T_2.1 ;
    %load/vec4 v00000000014d5fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.20, 8;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000000014d65e0_0, 0;
    %jmp T_2.21;
T_2.20 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v00000000014d65e0_0, 0;
T_2.21 ;
    %jmp T_2.17;
T_2.2 ;
    %load/vec4 v00000000014d5fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.22, 8;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000000014d65e0_0, 0;
    %jmp T_2.23;
T_2.22 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000000014d65e0_0, 0;
T_2.23 ;
    %jmp T_2.17;
T_2.3 ;
    %load/vec4 v00000000014d5fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.24, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000000014d65e0_0, 0;
    %jmp T_2.25;
T_2.24 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000014d65e0_0, 0;
T_2.25 ;
    %jmp T_2.17;
T_2.4 ;
    %load/vec4 v00000000014d5fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.26, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000000014d65e0_0, 0;
    %jmp T_2.27;
T_2.26 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000014d65e0_0, 0;
T_2.27 ;
    %jmp T_2.17;
T_2.5 ;
    %load/vec4 v00000000014d5fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.28, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000000014d65e0_0, 0;
    %jmp T_2.29;
T_2.28 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000000014d65e0_0, 0;
T_2.29 ;
    %jmp T_2.17;
T_2.6 ;
    %load/vec4 v00000000014d5fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.30, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000014d65e0_0, 0;
    %jmp T_2.31;
T_2.30 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000000014d65e0_0, 0;
T_2.31 ;
    %jmp T_2.17;
T_2.7 ;
    %load/vec4 v00000000014d5fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.32, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000000014d65e0_0, 0;
    %jmp T_2.33;
T_2.32 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000014d65e0_0, 0;
T_2.33 ;
    %jmp T_2.17;
T_2.8 ;
    %load/vec4 v00000000014d5fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.34, 8;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000000014d65e0_0, 0;
    %jmp T_2.35;
T_2.34 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v00000000014d65e0_0, 0;
T_2.35 ;
    %jmp T_2.17;
T_2.9 ;
    %load/vec4 v00000000014d5fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.36, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000000014d65e0_0, 0;
    %jmp T_2.37;
T_2.36 ;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v00000000014d65e0_0, 0;
T_2.37 ;
    %jmp T_2.17;
T_2.10 ;
    %load/vec4 v00000000014d5fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.38, 8;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000000014d65e0_0, 0;
    %jmp T_2.39;
T_2.38 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v00000000014d65e0_0, 0;
T_2.39 ;
    %jmp T_2.17;
T_2.11 ;
    %load/vec4 v00000000014d5fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.40, 8;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000000014d65e0_0, 0;
    %jmp T_2.41;
T_2.40 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v00000000014d65e0_0, 0;
T_2.41 ;
    %jmp T_2.17;
T_2.12 ;
    %load/vec4 v00000000014d5fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.42, 8;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v00000000014d65e0_0, 0;
    %jmp T_2.43;
T_2.42 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v00000000014d65e0_0, 0;
T_2.43 ;
    %jmp T_2.17;
T_2.13 ;
    %load/vec4 v00000000014d5fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.44, 8;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000000014d65e0_0, 0;
    %jmp T_2.45;
T_2.44 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v00000000014d65e0_0, 0;
T_2.45 ;
    %jmp T_2.17;
T_2.14 ;
    %load/vec4 v00000000014d5fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.46, 8;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v00000000014d65e0_0, 0;
    %jmp T_2.47;
T_2.46 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v00000000014d65e0_0, 0;
T_2.47 ;
    %jmp T_2.17;
T_2.15 ;
    %load/vec4 v00000000014d5fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.48, 8;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000000014d65e0_0, 0;
    %jmp T_2.49;
T_2.48 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v00000000014d65e0_0, 0;
T_2.49 ;
    %jmp T_2.17;
T_2.17 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000001452f30;
T_3 ;
    %wait E_0000000001503c40;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014d5f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014d53c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014d6400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014d56e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014d4c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014d6360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014d4ce0_0, 0;
    %load/vec4 v00000000014d65e0_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %jmp T_3.7;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000014d5f00_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000014d53c0_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000014d6400_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000014d56e0_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000014d6360_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000014d4c40_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000014d4ce0_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000014ae130;
T_4 ;
    %wait E_00000000015033c0;
    %load/vec4 v000000000150c040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000000000150c180_0;
    %load/vec4 v000000000150bc80_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000000000150bc80_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000014ae130;
T_5 ;
    %wait E_0000000001503c40;
    %load/vec4 v000000000150bc80_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000000000150ca40_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000014ae130;
T_6 ;
    %wait E_00000000015033c0;
    %load/vec4 v000000000150c220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000000000150bdc0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000000014d4b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000000000150bc80_0;
    %assign/vec4 v000000000150bdc0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000000014af7d0;
T_7 ;
    %wait E_0000000001503d80;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014d5780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014d5320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014d58c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014d51e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014d5a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014d64a0_0, 0;
    %load/vec4 v00000000014d5e60_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000014d5780_0, 0;
    %jmp T_7.7;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000014d5780_0, 0;
    %jmp T_7.7;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000014d5320_0, 0;
    %jmp T_7.7;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000014d58c0_0, 0;
    %jmp T_7.7;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000014d51e0_0, 0;
    %jmp T_7.7;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000014d5a00_0, 0;
    %jmp T_7.7;
T_7.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000014d64a0_0, 0;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000000014530b0;
T_8 ;
    %pushi/vec4 161, 0, 8;
    %store/vec4 v00000000014d4f60_0, 0, 8;
    %end;
    .thread T_8;
    .scope S_00000000014530b0;
T_9 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v00000000014eecb0_0, 0, 8;
    %end;
    .thread T_9;
    .scope S_00000000014530b0;
T_10 ;
    %wait E_00000000015033c0;
    %load/vec4 v00000000014d4ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v00000000014ef890_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.2, 8;
    %load/vec4 v00000000014ee350_0;
    %load/vec4 v00000000014d5000_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_10.3, 8;
T_10.2 ; End of true expr.
    %load/vec4 v00000000014d4f60_0;
    %jmp/0 T_10.3, 8;
 ; End of false expr.
    %blend;
T_10.3;
    %assign/vec4 v00000000014d5000_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000000014ef250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v00000000014d6040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %pushi/vec4 517, 0, 10;
    %assign/vec4 v00000000014d5d20_0, 0;
T_10.6 ;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v00000000014d4e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %load/vec4 v00000000014d6040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %load/vec4 v00000000014d4ba0_0;
    %load/vec4 v00000000014f0010_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 2;
    %assign/vec4 v00000000014d5d20_0, 0;
    %jmp T_10.11;
T_10.10 ;
    %load/vec4 v00000000014ef890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.12, 8;
    %load/vec4 v00000000014ee350_0;
    %load/vec4 v00000000014d5d20_0;
    %parti/s 9, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000014d5d20_0, 0;
T_10.12 ;
T_10.11 ;
    %jmp T_10.9;
T_10.8 ;
    %load/vec4 v00000000014ee670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.14, 8;
    %load/vec4 v00000000014d6040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.16, 8;
    %load/vec4 v00000000014d60e0_0;
    %load/vec4 v00000000014d5460_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 2;
    %assign/vec4 v00000000014d5d20_0, 0;
    %jmp T_10.17;
T_10.16 ;
    %load/vec4 v00000000014ef890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.18, 8;
    %load/vec4 v00000000014ee350_0;
    %load/vec4 v00000000014d5d20_0;
    %parti/s 9, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000014d5d20_0, 0;
T_10.18 ;
T_10.17 ;
    %jmp T_10.15;
T_10.14 ;
    %load/vec4 v00000000014ee3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.20, 8;
    %load/vec4 v00000000014d6040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.22, 8;
    %load/vec4 v00000000014eecb0_0;
    %concati/vec4 1, 0, 2;
    %assign/vec4 v00000000014d5d20_0, 0;
    %jmp T_10.23;
T_10.22 ;
    %load/vec4 v00000000014ef890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.24, 8;
    %load/vec4 v00000000014ee350_0;
    %load/vec4 v00000000014d5d20_0;
    %parti/s 9, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000014d5d20_0, 0;
    %jmp T_10.25;
T_10.24 ;
    %load/vec4 v00000000014efa70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.26, 8;
    %load/vec4 v00000000014d5d20_0;
    %parti/s 8, 2, 3;
    %assign/vec4 v00000000014eecb0_0, 0;
T_10.26 ;
T_10.25 ;
T_10.23 ;
T_10.20 ;
T_10.15 ;
T_10.9 ;
T_10.5 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000000014530b0;
T_11 ;
    %wait E_0000000001503c40;
    %load/vec4 v00000000014d5d20_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v00000000014d47e0_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_00000000014530b0;
T_12 ;
    %wait E_0000000001503c40;
    %load/vec4 v00000000014d5000_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v00000000014d5140_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000000014bef80;
T_13 ;
    %wait E_00000000015033c0;
    %load/vec4 v000000000150c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v000000000150c720_0;
    %assign/vec4 v000000000150bfa0_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000000014bef80;
T_14 ;
    %wait E_0000000001503c40;
    %load/vec4 v000000000150bfa0_0;
    %assign/vec4 v000000000150b960_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_00000000014c3c80;
T_15 ;
    %wait E_00000000015033c0;
    %load/vec4 v0000000001583dc0_0;
    %load/vec4 v0000000001583c80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v00000000014eec10_0;
    %parti/s 4, 6, 4;
    %assign/vec4 v0000000001582ba0_0, 0;
    %load/vec4 v00000000014eec10_0;
    %parti/s 4, 2, 3;
    %assign/vec4 v0000000001583a00_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000000001583dc0_0;
    %load/vec4 v0000000001583aa0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v00000000014eec10_0;
    %parti/s 4, 6, 4;
    %assign/vec4 v0000000001582ba0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0000000001583dc0_0;
    %load/vec4 v0000000001582380_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v00000000014eec10_0;
    %parti/s 4, 2, 3;
    %assign/vec4 v0000000001583a00_0, 0;
T_15.4 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000000014c3c80;
T_16 ;
    %wait E_00000000015033c0;
    %load/vec4 v00000000015833c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0000000001582c40_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %load/vec4 v0000000001583320_0;
    %assign/vec4 v0000000001582ec0_0, 0;
    %jmp T_16.9;
T_16.2 ;
    %load/vec4 v0000000001583320_0;
    %assign/vec4 v0000000001582ec0_0, 0;
    %jmp T_16.9;
T_16.3 ;
    %load/vec4 v00000000014eedf0_0;
    %assign/vec4 v0000000001582ec0_0, 0;
    %jmp T_16.9;
T_16.4 ;
    %load/vec4 v00000000014efb10_0;
    %assign/vec4 v0000000001582ec0_0, 0;
    %jmp T_16.9;
T_16.5 ;
    %load/vec4 v00000000014efb10_0;
    %assign/vec4 v0000000001582ec0_0, 0;
    %jmp T_16.9;
T_16.6 ;
    %load/vec4 v00000000014efb10_0;
    %assign/vec4 v0000000001582ec0_0, 0;
    %jmp T_16.9;
T_16.7 ;
    %load/vec4 v00000000014efb10_0;
    %assign/vec4 v0000000001582ec0_0, 0;
    %jmp T_16.9;
T_16.9 ;
    %pop/vec4 1;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000000001582ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.10, 8;
    %load/vec4 v0000000001583be0_0;
    %assign/vec4 v0000000001582ec0_0, 0;
T_16.10 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000000001511130;
T_17 ;
    %delay 5000, 0;
    %load/vec4 v0000000001531160_0;
    %inv;
    %assign/vec4 v0000000001531160_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0000000001511130;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001531160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001531700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001531b60_0, 0, 1;
    %wait E_00000000015033c0;
    %end;
    .thread T_18;
    .scope S_0000000001511130;
T_19 ;
    %pushi/vec4 5, 0, 32;
T_19.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_19.1, 5;
    %jmp/1 T_19.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000000001503c40;
    %jmp T_19.0;
T_19.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000000000150b140_0, 0, 4;
    %fork TD_topmodule_tb.command, S_00000000014c3b00;
    %join;
    %pushi/vec4 165, 0, 8;
    %store/vec4 v000000000150c680_0, 0, 8;
    %fork TD_topmodule_tb.data, S_000000000152fe10;
    %join;
    %pushi/vec4 10, 0, 32;
T_19.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_19.3, 5;
    %jmp/1 T_19.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000015033c0;
    %jmp T_19.2;
T_19.3 ;
    %pop/vec4 1;
    %vpi_call 2 137 "$finish" {0 0 0};
    %end;
    .thread T_19;
    .scope S_0000000001511130;
T_20 ;
    %vpi_call 2 141 "$dumpfile", "topmodule_tb.vcd" {0 0 0};
    %vpi_call 2 142 "$dumpvars", 32'sb11111111111111111111111111111111, S_0000000001511130 {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "Testbenches/topmodule_tb.v";
    "TAP/TOPMODULE.v";
    "TAP/bypass.v";
    "TAP/core_logic.v";
    "TAP/ir.v";
    "TAP/state_decoder.v";
    "TAP/tap_controller.v";
    "TAP/dr.v";
