// Seed: 2335342508
module module_0 (
    input supply1 id_0,
    output tri0 id_1,
    input tri1 id_2,
    output tri1 id_3,
    input tri id_4,
    input uwire id_5,
    input wand id_6,
    output uwire id_7,
    input wand id_8,
    output wor id_9,
    input wor id_10,
    input wire id_11,
    output tri0 id_12,
    output tri id_13,
    output wand id_14,
    input wand id_15,
    input uwire id_16,
    input tri0 id_17,
    input wand id_18,
    output tri1 id_19,
    output tri0 id_20,
    input supply1 id_21,
    input tri id_22
);
  assign id_20 = id_8;
endmodule
module module_1 (
    input  wire  id_0,
    input  tri0  id_1,
    output uwire id_2,
    input  uwire id_3,
    output tri0  id_4,
    input  tri1  id_5
);
  wire id_7;
  module_0(
      id_3,
      id_2,
      id_5,
      id_2,
      id_5,
      id_0,
      id_1,
      id_4,
      id_0,
      id_4,
      id_3,
      id_1,
      id_4,
      id_2,
      id_2,
      id_1,
      id_1,
      id_3,
      id_3,
      id_4,
      id_2,
      id_3,
      id_3
  );
endmodule
