var group__STM32L1xx__rcc__defines =
[
    [ "clock_scale_t", "structclock__scale__t.html", null ],
    [ "RCC_AHBENR enable values", "group__rcc__ahbenr__en.html", null ],
    [ "RCC_APB2ENR enable values", "group__rcc__apb2enr__en.html", null ],
    [ "RCC_APB1ENR enable values", "group__rcc__apb1enr__en.html", null ],
    [ "clock_config_entry_t", "group__STM32L1xx__rcc__defines.html#ga1dc330cb0220b652d6e56df924c825ff", [
      [ "CLOCK_VRANGE1_HSI_PLL_24MHZ", "group__STM32L1xx__rcc__defines.html#gga1dc330cb0220b652d6e56df924c825ffa5473571a1c0ea0ba0904b2a66d52be97", null ],
      [ "CLOCK_VRANGE1_HSI_PLL_32MHZ", "group__STM32L1xx__rcc__defines.html#gga1dc330cb0220b652d6e56df924c825ffa40ea6c4375e56e77801499577d71e77b", null ],
      [ "CLOCK_VRANGE1_HSI_RAW_16MHZ", "group__STM32L1xx__rcc__defines.html#gga1dc330cb0220b652d6e56df924c825ffa28e1f7d247cef0b5fbee2c4bf5144603", null ],
      [ "CLOCK_VRANGE1_HSI_RAW_4MHZ", "group__STM32L1xx__rcc__defines.html#gga1dc330cb0220b652d6e56df924c825ffa54dd7228dcbe17ffe67c45c0344942eb", null ],
      [ "CLOCK_VRANGE1_MSI_RAW_4MHZ", "group__STM32L1xx__rcc__defines.html#gga1dc330cb0220b652d6e56df924c825ffa71593b5a26211fada4e664193e1563f1", null ],
      [ "CLOCK_VRANGE1_MSI_RAW_2MHZ", "group__STM32L1xx__rcc__defines.html#gga1dc330cb0220b652d6e56df924c825ffa6aad103c8a3db272fb70341e1cf5fb37", null ],
      [ "CLOCK_CONFIG_END", "group__STM32L1xx__rcc__defines.html#gga1dc330cb0220b652d6e56df924c825ffa07ea5eaa32d8254785bbdcfce2f825f3", null ]
    ] ],
    [ "osc_t", "group__STM32L1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823", [
      [ "PLL", "group__STM32L1xx__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a5c7fe827c28117f11dd14f9197d7d5a2", null ],
      [ "HSE", "group__STM32L1xx__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a744bf841212e605b891f8ced6e20eb43", null ],
      [ "HSI", "group__STM32L1xx__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823aae2bb333077d91b3c2aa75978f89e084", null ],
      [ "MSI", "group__STM32L1xx__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a5f40776aa9bfa517edb2e38dd1a2baca", null ],
      [ "LSE", "group__STM32L1xx__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823aa07a47bdd221bde7ab7f08d41c03de40", null ],
      [ "LSI", "group__STM32L1xx__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823ac59b221b111954833c988555d5972f88", null ]
    ] ],
    [ "rcc_backupdomain_reset", "group__STM32L1xx__rcc__defines.html#gaa02e63deae78644c393004fb900fe584", null ],
    [ "rcc_clock_setup_hsi", "group__STM32L1xx__rcc__defines.html#ga3d30e886f8749e059865bd3fc7a14ccd", null ],
    [ "rcc_clock_setup_msi", "group__STM32L1xx__rcc__defines.html#ga71d9ff219cb4e09c3cddbf383e8c47b3", null ],
    [ "rcc_clock_setup_pll", "group__STM32L1xx__rcc__defines.html#ga76b12063e828a7af960d375dee952d31", null ],
    [ "rcc_css_disable", "group__STM32L1xx__rcc__defines.html#ga2297cce07d5113023bf8eff03fc62c66", null ],
    [ "rcc_css_enable", "group__STM32L1xx__rcc__defines.html#gaddb943f9f25dc2df52890c90d468f373", null ],
    [ "rcc_css_int_clear", "group__STM32L1xx__rcc__defines.html#gab1b45443e00d0774628de632257ba9f4", null ],
    [ "rcc_css_int_flag", "group__STM32L1xx__rcc__defines.html#ga0d3d34d807e0934127960914833a1b4d", null ],
    [ "rcc_osc_bypass_disable", "group__STM32L1xx__rcc__defines.html#ga9152b74c16322ae76cec62ef93403916", null ],
    [ "rcc_osc_bypass_enable", "group__STM32L1xx__rcc__defines.html#ga3e144ef62bd737fe6cab45eddec41da3", null ],
    [ "rcc_osc_off", "group__STM32L1xx__rcc__defines.html#ga5f5d6161e92d2708ee1e2d0517c10c28", null ],
    [ "rcc_osc_on", "group__STM32L1xx__rcc__defines.html#ga8dbd64d58e019803bf109609203d1afd", null ],
    [ "rcc_osc_ready_int_clear", "group__STM32L1xx__rcc__defines.html#gafb2280aff17e5e44119435da2aec144d", null ],
    [ "rcc_osc_ready_int_disable", "group__STM32L1xx__rcc__defines.html#gab6ebab9be1d0f9fe163a4d8dd88f6522", null ],
    [ "rcc_osc_ready_int_enable", "group__STM32L1xx__rcc__defines.html#ga147836b03e1dd972e365ce0732818078", null ],
    [ "rcc_osc_ready_int_flag", "group__STM32L1xx__rcc__defines.html#gab01089842913b18e3df6e0e3ec89fd71", null ],
    [ "rcc_peripheral_clear_reset", "group__STM32L1xx__rcc__defines.html#ga6f657d65ef6704cf3fdc8a78b0a042a8", null ],
    [ "rcc_peripheral_disable_clock", "group__STM32L1xx__rcc__defines.html#ga20b04813e5b27577fe2ef013a8337eee", null ],
    [ "rcc_peripheral_enable_clock", "group__STM32L1xx__rcc__defines.html#ga3b3e26e0374ad984ec7c442b738a8cd2", null ],
    [ "rcc_peripheral_reset", "group__STM32L1xx__rcc__defines.html#ga076c5e84cf8bf9293559648e72b0a04f", null ],
    [ "rcc_rtc_select_clock", "group__STM32L1xx__rcc__defines.html#ga4da417e0164b80ffbd09fbc22990a1d1", null ],
    [ "rcc_set_adcpre", "group__STM32L1xx__rcc__defines.html#gab59dc079275228143e1c8922c2b124d2", null ],
    [ "rcc_set_hpre", "group__STM32L1xx__rcc__defines.html#ga587f5be40f38a0bf0418ae4125129dc0", null ],
    [ "rcc_set_pll_configuration", "group__STM32L1xx__rcc__defines.html#ga8dc8a07c16736621b46b02b4d70c6e17", null ],
    [ "rcc_set_pll_source", "group__STM32L1xx__rcc__defines.html#ga2c3543cb0fc5e01678bb6d5bae1a51a1", null ],
    [ "rcc_set_ppre1", "group__STM32L1xx__rcc__defines.html#ga8cb53f3681507b9819229b24bd3417cd", null ],
    [ "rcc_set_ppre2", "group__STM32L1xx__rcc__defines.html#ga411748dd9a8a99b746e802af6b448763", null ],
    [ "rcc_set_rtcpre", "group__STM32L1xx__rcc__defines.html#gac56bc6cfdddb0b158cea58ed3e926201", null ],
    [ "rcc_set_sysclk_source", "group__STM32L1xx__rcc__defines.html#ga3edbf52144a86a1b8292b3e21e3959d7", null ],
    [ "rcc_set_usbpre", "group__STM32L1xx__rcc__defines.html#gaa57d9566802a3e2df024cb679df1e990", null ],
    [ "rcc_system_clock_source", "group__STM32L1xx__rcc__defines.html#ga02ae4c7c3c5566f2d92738177d8f6367", null ],
    [ "rcc_wait_for_osc_ready", "group__STM32L1xx__rcc__defines.html#ga0f9fac6ac510e119aebe5f62c53f073a", null ],
    [ "rcc_wait_for_sysclk_status", "group__STM32L1xx__rcc__defines.html#ga6472eba195686b970de6216ab61ebd7c", null ],
    [ "clock_config", "group__STM32L1xx__rcc__defines.html#gaeb8ec930fbb38a02df9f93b40d3bb559", null ],
    [ "rcc_ppre1_frequency", "group__STM32L1xx__rcc__defines.html#ga2ef92a5b2a7fffd75a80adb496391c8c", null ],
    [ "rcc_ppre2_frequency", "group__STM32L1xx__rcc__defines.html#ga734b4f30d6b0845a57f5e8d4dc434f85", null ]
];