// SPDX-License-Identifier: GPL-2.0-only
/*
 * Samsung S6E3FC3 AMOLED DDIC with the P10 panel of the Google Pixel 7
 *
 * Copyright (c) 2026 sidharthify <wednisegit@gmail.com>
 */

#include <linux/backlight.h>
#include <linux/delay.h>
#include <linux/gpio/consumer.h>
#include <linux/mod_devicetable.h>
#include <linux/module.h>
#include <linux/regulator/consumer.h>

#include <video/mipi_display.h>

#include <drm/display/drm_dsc.h>
#include <drm/display/drm_dsc_helper.h>
#include <drm/drm_mipi_dsi.h>
#include <drm/drm_modes.h>
#include <drm/drm_panel.h>
#include <drm/drm_probe_helper.h>

#define S6E3FC3_MAX_BRIGHTNESS		2047
#define S6E3FC3_DEFAULT_BRIGHTNESS	1023

/* WRITE_CONTROL_DISPLAY: brightness control block on */
#define S6E3FC3_WRCTRLD_BCTRL		BIT(5)

struct s6e3fc3 {
	struct drm_panel panel;
	struct mipi_dsi_device *dsi;
	struct drm_dsc_config dsc;
	struct regulator_bulk_data *supplies;
	struct gpio_desc *reset_gpio;
};

/* Power up in this order, VDDI first */
static const struct regulator_bulk_data s6e3fc3_supplies[] = {
	{ .supply = "vddi" },
	{ .supply = "vci" },
};

static inline struct s6e3fc3 *to_s6e3fc3(struct drm_panel *panel)
{
	return container_of(panel, struct s6e3fc3, panel);
}

#define s6e3fc3_test_key_on(ctx) \
	mipi_dsi_dcs_write_seq_multi(ctx, 0xf0, 0x5a, 0x5a)
#define s6e3fc3_test_key_off(ctx) \
	mipi_dsi_dcs_write_seq_multi(ctx, 0xf0, 0xa5, 0xa5)

static void s6e3fc3_reset(struct s6e3fc3 *ctx)
{
	gpiod_set_value_cansleep(ctx->reset_gpio, 0);
	usleep_range(5000, 6000);
	gpiod_set_value_cansleep(ctx->reset_gpio, 1);
	usleep_range(5000, 6000);
	gpiod_set_value_cansleep(ctx->reset_gpio, 0);
	usleep_range(10000, 11000);
}

static void s6e3fc3_set_refresh(struct mipi_dsi_multi_context *dsi_ctx,
				int vrefresh)
{
	s6e3fc3_test_key_on(dsi_ctx);
	if (vrefresh == 90)
		mipi_dsi_dcs_write_seq_multi(dsi_ctx, 0x60, 0x08);
	else
		mipi_dsi_dcs_write_seq_multi(dsi_ctx, 0x60, 0x00);
	/* Latch the new frequency */
	mipi_dsi_dcs_write_seq_multi(dsi_ctx, 0xf7, 0x0f);
	s6e3fc3_test_key_off(dsi_ctx);
}

static int s6e3fc3_on(struct s6e3fc3 *ctx)
{
	struct mipi_dsi_multi_context dsi_ctx = { .dsi = ctx->dsi };
	struct drm_dsc_picture_parameter_set pps;

	mipi_dsi_dcs_exit_sleep_mode_multi(&dsi_ctx);
	mipi_dsi_msleep(&dsi_ctx, 120);

	mipi_dsi_dcs_set_tear_on_multi(&dsi_ctx, MIPI_DSI_DCS_TEAR_MODE_VBLANK);
	mipi_dsi_dcs_set_column_address_multi(&dsi_ctx, 0, 1080 - 1);
	mipi_dsi_dcs_set_page_address_multi(&dsi_ctx, 0, 2400 - 1);

	s6e3fc3_test_key_on(&dsi_ctx);
	/* TE width */
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xb9, 0x01, 0x09, 0x5c, 0x00, 0x0b);
	/* Frequency control */
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xb0, 0x27, 0xf2);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xf2, 0x00);
	/* Horizontal width and vertical total */
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xb0, 0x0e, 0xf2);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xf2, 0x04, 0xd4);
	/* Source timing */
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xb0, 0x4c, 0xf6);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xf6, 0x48, 0x21);
	/* LTPS timing */
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xb0, 0x88, 0xcb);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xcb, 0x2d, 0x22);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xb0, 0x8e, 0xcb);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xcb, 0x2d, 0x22);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xb0, 0xa6, 0xcb);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xcb, 0x05, 0x18, 0x22, 0x21);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xb0, 0xbf, 0xcb);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xcb, 0x09, 0x28);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xb0, 0xc5, 0xcb);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xcb, 0x09, 0x28);
	/* Emission off timing */
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xb0, 0xdf, 0x66);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x66, 0x71);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xf7, 0x0f);
	s6e3fc3_test_key_off(&dsi_ctx);

	s6e3fc3_set_refresh(&dsi_ctx, 90);

	mipi_dsi_compression_mode_multi(&dsi_ctx, true);
	drm_dsc_pps_payload_pack(&pps, &ctx->dsc);
	mipi_dsi_picture_parameter_set_multi(&dsi_ctx, &pps);
	/* MIC off, then DSC on */
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xc2, 0x14);
	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x9d, 0x01);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, MIPI_DCS_WRITE_CONTROL_DISPLAY,
				     S6E3FC3_WRCTRLD_BCTRL);

	return dsi_ctx.accum_err;
}

static int s6e3fc3_prepare(struct drm_panel *panel)
{
	struct s6e3fc3 *ctx = to_s6e3fc3(panel);
	int ret;

	ret = regulator_bulk_enable(ARRAY_SIZE(s6e3fc3_supplies), ctx->supplies);
	if (ret < 0)
		return ret;

	s6e3fc3_reset(ctx);

	ret = s6e3fc3_on(ctx);
	if (ret < 0) {
		gpiod_set_value_cansleep(ctx->reset_gpio, 1);
		regulator_bulk_disable(ARRAY_SIZE(s6e3fc3_supplies), ctx->supplies);
		return ret;
	}

	return 0;
}

static int s6e3fc3_enable(struct drm_panel *panel)
{
	struct s6e3fc3 *ctx = to_s6e3fc3(panel);
	struct mipi_dsi_multi_context dsi_ctx = { .dsi = ctx->dsi };

	mipi_dsi_dcs_set_display_on_multi(&dsi_ctx);

	return dsi_ctx.accum_err;
}

static int s6e3fc3_disable(struct drm_panel *panel)
{
	struct s6e3fc3 *ctx = to_s6e3fc3(panel);
	struct mipi_dsi_multi_context dsi_ctx = { .dsi = ctx->dsi };

	mipi_dsi_dcs_set_display_off_multi(&dsi_ctx);
	mipi_dsi_dcs_enter_sleep_mode_multi(&dsi_ctx);
	mipi_dsi_msleep(&dsi_ctx, 120);

	return dsi_ctx.accum_err;
}

static int s6e3fc3_unprepare(struct drm_panel *panel)
{
	struct s6e3fc3 *ctx = to_s6e3fc3(panel);

	gpiod_set_value_cansleep(ctx->reset_gpio, 1);
	regulator_bulk_disable(ARRAY_SIZE(s6e3fc3_supplies), ctx->supplies);

	return 0;
}

static const struct drm_display_mode s6e3fc3_p10_mode = {
	.clock = (1080 + 32 + 12 + 26) * (2400 + 12 + 4 + 26) * 90 / 1000,
	.hdisplay = 1080,
	.hsync_start = 1080 + 32,
	.hsync_end = 1080 + 32 + 12,
	.htotal = 1080 + 32 + 12 + 26,
	.vdisplay = 2400,
	.vsync_start = 2400 + 12,
	.vsync_end = 2400 + 12 + 4,
	.vtotal = 2400 + 12 + 4 + 26,
	.width_mm = 66,
	.height_mm = 146,
	.type = DRM_MODE_TYPE_DRIVER,
};

static int s6e3fc3_get_modes(struct drm_panel *panel,
			     struct drm_connector *connector)
{
	return drm_connector_helper_get_modes_fixed(connector, &s6e3fc3_p10_mode);
}

static const struct drm_panel_funcs s6e3fc3_panel_funcs = {
	.prepare = s6e3fc3_prepare,
	.enable = s6e3fc3_enable,
	.disable = s6e3fc3_disable,
	.unprepare = s6e3fc3_unprepare,
	.get_modes = s6e3fc3_get_modes,
};

static int s6e3fc3_bl_update_status(struct backlight_device *bl)
{
	struct mipi_dsi_device *dsi = bl_get_data(bl);

	return mipi_dsi_dcs_set_display_brightness_large(dsi,
				backlight_get_brightness(bl));
}

static const struct backlight_ops s6e3fc3_bl_ops = {
	.update_status = s6e3fc3_bl_update_status,
};

static struct backlight_device *s6e3fc3_create_backlight(struct mipi_dsi_device *dsi)
{
	struct device *dev = &dsi->dev;
	const struct backlight_properties props = {
		.type = BACKLIGHT_RAW,
		.brightness = S6E3FC3_DEFAULT_BRIGHTNESS,
		.max_brightness = S6E3FC3_MAX_BRIGHTNESS,
	};

	return devm_backlight_device_register(dev, dev_name(dev), dev, dsi,
					      &s6e3fc3_bl_ops, &props);
}

static int s6e3fc3_init_dsc(struct s6e3fc3 *ctx)
{
	struct drm_dsc_config *dsc = &ctx->dsc;

	dsc->dsc_version_major = 1;
	dsc->dsc_version_minor = 1;
	dsc->pic_width = s6e3fc3_p10_mode.hdisplay;
	dsc->pic_height = s6e3fc3_p10_mode.vdisplay;
	dsc->slice_height = 48;
	dsc->slice_width = 540;
	dsc->slice_count = dsc->pic_width / dsc->slice_width;
	dsc->slice_chunk_size = dsc->slice_width;
	dsc->bits_per_component = 8;
	dsc->bits_per_pixel = 8 << 4; /* 4 fractional bits */
	dsc->block_pred_enable = true;
	dsc->convert_rgb = true;
	dsc->line_buf_depth = 9;

	drm_dsc_set_const_params(dsc);
	drm_dsc_set_rc_buf_thresh(dsc);
	drm_dsc_setup_rc_params(dsc, DRM_DSC_1_1_PRE_SCR);
	dsc->initial_scale_value = drm_dsc_initial_scale_value(dsc);

	return drm_dsc_compute_rc_parameters(dsc);
}

static int s6e3fc3_probe(struct mipi_dsi_device *dsi)
{
	struct device *dev = &dsi->dev;
	struct s6e3fc3 *ctx;
	int ret;

	ctx = devm_drm_panel_alloc(dev, struct s6e3fc3, panel,
				   &s6e3fc3_panel_funcs,
				   DRM_MODE_CONNECTOR_DSI);
	if (IS_ERR(ctx))
		return PTR_ERR(ctx);

	ret = devm_regulator_bulk_get_const(dev, ARRAY_SIZE(s6e3fc3_supplies),
					    s6e3fc3_supplies, &ctx->supplies);
	if (ret)
		return dev_err_probe(dev, ret, "Failed to get regulators\n");

	ctx->reset_gpio = devm_gpiod_get(dev, "reset", GPIOD_OUT_HIGH);
	if (IS_ERR(ctx->reset_gpio))
		return dev_err_probe(dev, PTR_ERR(ctx->reset_gpio),
				     "Failed to get reset-gpios\n");

	ret = s6e3fc3_init_dsc(ctx);
	if (ret)
		return dev_err_probe(dev, ret, "Invalid DSC configuration\n");

	ctx->dsi = dsi;
	mipi_dsi_set_drvdata(dsi, ctx);

	dsi->lanes = 4;
	dsi->format = MIPI_DSI_FMT_RGB888;
	dsi->mode_flags = MIPI_DSI_CLOCK_NON_CONTINUOUS;
	dsi->dsc = &ctx->dsc;

	ctx->panel.prepare_prev_first = true;

	ctx->panel.backlight = s6e3fc3_create_backlight(dsi);
	if (IS_ERR(ctx->panel.backlight))
		return dev_err_probe(dev, PTR_ERR(ctx->panel.backlight),
				     "Failed to create backlight\n");

	drm_panel_add(&ctx->panel);

	ret = mipi_dsi_attach(dsi);
	if (ret < 0) {
		drm_panel_remove(&ctx->panel);
		return dev_err_probe(dev, ret, "Failed to attach to DSI host\n");
	}

	return 0;
}

static void s6e3fc3_remove(struct mipi_dsi_device *dsi)
{
	struct s6e3fc3 *ctx = mipi_dsi_get_drvdata(dsi);
	int ret;

	ret = mipi_dsi_detach(dsi);
	if (ret < 0)
		dev_err(&dsi->dev, "Failed to detach from DSI host: %d\n", ret);

	drm_panel_remove(&ctx->panel);
}

static const struct of_device_id s6e3fc3_of_match[] = {
	{ .compatible = "samsung,s6e3fc3-p10" },
	{ /* sentinel */ }
};
MODULE_DEVICE_TABLE(of, s6e3fc3_of_match);

static struct mipi_dsi_driver s6e3fc3_driver = {
	.probe = s6e3fc3_probe,
	.remove = s6e3fc3_remove,
	.driver = {
		.name = "panel-samsung-s6e3fc3",
		.of_match_table = s6e3fc3_of_match,
	},
};
module_mipi_dsi_driver(s6e3fc3_driver);

MODULE_AUTHOR("sidharthify <wednisegit@gmail.com>");
MODULE_DESCRIPTION("DRM driver for the Samsung S6E3FC3 DDIC");
MODULE_LICENSE("GPL");
