// Seed: 2249877966
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input wand id_2,
    input supply1 id_3,
    output supply0 id_4,
    input wor id_5,
    output wire module_0
);
  assign id_6 = id_1 ? id_2 < id_0 : 1;
  supply1 id_8;
  assign id_4 = id_8;
  assign #id_9 id_8 = id_1;
endmodule
module module_1 (
    input tri id_0,
    output supply0 id_1,
    output wor id_2,
    input tri id_3,
    input tri0 id_4,
    output uwire id_5
);
  wire id_7;
  module_0(
      id_3, id_4, id_4, id_0, id_5, id_0, id_1
  );
endmodule
