/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_12z;
  reg [20:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_92z;
  wire celloutsig_0_93z;
  wire [15:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire [4:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = ~(celloutsig_1_7z & celloutsig_1_0z[3]);
  assign celloutsig_0_93z = ~(1'h1 | celloutsig_0_12z);
  assign celloutsig_0_92z = ~celloutsig_0_2z;
  assign celloutsig_1_3z = ~celloutsig_1_1z;
  assign celloutsig_0_12z = ~celloutsig_0_4z;
  assign celloutsig_0_0z = in_data[83] | ~(in_data[61]);
  assign celloutsig_1_7z = ~(celloutsig_1_2z[5] ^ celloutsig_1_0z[5]);
  assign celloutsig_1_5z = in_data[128:116] === celloutsig_1_0z[15:3];
  assign celloutsig_1_12z = in_data[117:112] === { 1'h0, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_11z };
  assign celloutsig_1_4z = celloutsig_1_2z[5:1] >= { celloutsig_1_0z[9:7], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_10z = celloutsig_1_0z[12:1] >= { celloutsig_1_0z[13:7], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_1_19z = { celloutsig_1_15z[3:1], celloutsig_1_6z, celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_14z } >= { 9'h000, celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_0_4z = { celloutsig_0_1z[16:6], celloutsig_0_0z } > { celloutsig_0_1z[6:1], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_8z = { celloutsig_1_2z[3:2], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_6z } > { in_data[136:121], celloutsig_1_2z };
  assign celloutsig_1_18z = { 8'h00, celloutsig_1_2z } > in_data[143:130];
  assign celloutsig_1_11z = { celloutsig_1_2z[1], celloutsig_1_7z, celloutsig_1_5z } && { celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_1_1z = ! celloutsig_1_0z[10:4];
  assign celloutsig_0_3z = celloutsig_0_0z & ~(celloutsig_0_2z);
  assign celloutsig_1_6z = celloutsig_1_4z & ~(celloutsig_1_2z[3]);
  assign celloutsig_1_0z = in_data[185:170] % { 1'h1, in_data[120:106] };
  assign celloutsig_1_15z = celloutsig_1_0z[9:5] % { 1'h1, celloutsig_1_2z[4:1] };
  assign celloutsig_1_14z = { celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_8z } << { 2'h0, celloutsig_1_12z };
  assign celloutsig_1_2z = celloutsig_1_0z[8:3] ^ in_data[120:115];
  assign celloutsig_0_2z = ~((celloutsig_0_1z[5] & celloutsig_0_0z) | celloutsig_0_1z[12]);
  always_latch
    if (!clkin_data[0]) celloutsig_0_1z = 21'h000000;
    else if (celloutsig_1_18z) celloutsig_0_1z = { in_data[66:48], celloutsig_0_0z, celloutsig_0_0z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_92z, celloutsig_0_93z };
endmodule
