{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543376810813 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus Prime " "Running Quartus Prime Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543376810813 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 27 22:46:50 2018 " "Processing started: Tue Nov 27 22:46:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543376810813 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1543376810813 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project --analyze_file=\"C:/Users/Daniel Lu/Documents/USB Backup 20180913/2018-2019 (Second Year)/2018 Fall/ECE241 - Digital Systems/ECE241 Project/Project.v\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project --analyze_file=\"C:/Users/Daniel Lu/Documents/USB Backup 20180913/2018-2019 (Second Year)/2018 Fall/ECE241 - Digital Systems/ECE241 Project/Project.v\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1543376810817 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1543376811511 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1543376811511 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET project.v(227) " "Verilog HDL Declaration information at project.v(227): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "project.v" "" { Text "C:/Users/Daniel Lu/Documents/USB Backup 20180913/2018-2019 (Second Year)/2018 Fall/ECE241 - Digital Systems/ECE241 Project/project.v" 227 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1543376821701 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "extract EXTRACT project.v(231) " "Verilog HDL Declaration information at project.v(231): object \"extract\" differs only in case from object \"EXTRACT\" in the same scope" {  } { { "project.v" "" { Text "C:/Users/Daniel Lu/Documents/USB Backup 20180913/2018-2019 (Second Year)/2018 Fall/ECE241 - Digital Systems/ECE241 Project/project.v" 231 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1543376821701 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "load_copies LOAD_COPIES project.v(231) " "Verilog HDL Declaration information at project.v(231): object \"load_copies\" differs only in case from object \"LOAD_COPIES\" in the same scope" {  } { { "project.v" "" { Text "C:/Users/Daniel Lu/Documents/USB Backup 20180913/2018-2019 (Second Year)/2018 Fall/ECE241 - Digital Systems/ECE241 Project/project.v" 231 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1543376821701 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "project.v(372) " "Verilog HDL information at project.v(372): always construct contains both blocking and non-blocking assignments" {  } { { "project.v" "" { Text "C:/Users/Daniel Lu/Documents/USB Backup 20180913/2018-2019 (Second Year)/2018 Fall/ECE241 - Digital Systems/ECE241 Project/project.v" 372 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1543376821701 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 project.v(741) " "Verilog HDL Expression warning at project.v(741): truncated literal to match 10 bits" {  } { { "project.v" "" { Text "C:/Users/Daniel Lu/Documents/USB Backup 20180913/2018-2019 (Second Year)/2018 Fall/ECE241 - Digital Systems/ECE241 Project/project.v" 741 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1543376821701 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "project.v(790) " "Verilog HDL information at project.v(790): always construct contains both blocking and non-blocking assignments" {  } { { "project.v" "" { Text "C:/Users/Daniel Lu/Documents/USB Backup 20180913/2018-2019 (Second Year)/2018 Fall/ECE241 - Digital Systems/ECE241 Project/project.v" 790 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1543376821701 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clear CLEAR project.v(1306) " "Verilog HDL Declaration information at project.v(1306): object \"clear\" differs only in case from object \"CLEAR\" in the same scope" {  } { { "project.v" "" { Text "C:/Users/Daniel Lu/Documents/USB Backup 20180913/2018-2019 (Second Year)/2018 Fall/ECE241 - Digital Systems/ECE241 Project/project.v" 1306 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1543376821705 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "win WIN project.v(1303) " "Verilog HDL Declaration information at project.v(1303): object \"win\" differs only in case from object \"WIN\" in the same scope" {  } { { "project.v" "" { Text "C:/Users/Daniel Lu/Documents/USB Backup 20180913/2018-2019 (Second Year)/2018 Fall/ECE241 - Digital Systems/ECE241 Project/project.v" 1303 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1543376821705 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analyze Current File 0 s 2 s Quartus Prime " "Quartus Prime Analyze Current File was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543376821721 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 27 22:47:01 2018 " "Processing ended: Tue Nov 27 22:47:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543376821721 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543376821721 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543376821721 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1543376821721 ""}
