TimeQuest Timing Analyzer report for ov5640_rgb565_lcd
Thu Jan 10 11:35:10 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'clk_10m'
 15. Slow 1200mV 85C Model Setup: 'cam_pclk'
 16. Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 17. Slow 1200mV 85C Model Hold: 'clk_10m'
 18. Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 19. Slow 1200mV 85C Model Hold: 'cam_pclk'
 20. Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Recovery: 'cam_pclk'
 22. Slow 1200mV 85C Model Removal: 'cam_pclk'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'cam_pclk'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_10m'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Output Enable Times
 33. Minimum Output Enable Times
 34. Output Disable Times
 35. Minimum Output Disable Times
 36. Slow 1200mV 85C Model Metastability Report
 37. Slow 1200mV 0C Model Fmax Summary
 38. Slow 1200mV 0C Model Setup Summary
 39. Slow 1200mV 0C Model Hold Summary
 40. Slow 1200mV 0C Model Recovery Summary
 41. Slow 1200mV 0C Model Removal Summary
 42. Slow 1200mV 0C Model Minimum Pulse Width Summary
 43. Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 0C Model Setup: 'clk_10m'
 45. Slow 1200mV 0C Model Setup: 'cam_pclk'
 46. Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 47. Slow 1200mV 0C Model Hold: 'clk_10m'
 48. Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 49. Slow 1200mV 0C Model Hold: 'cam_pclk'
 50. Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 51. Slow 1200mV 0C Model Recovery: 'cam_pclk'
 52. Slow 1200mV 0C Model Removal: 'cam_pclk'
 53. Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 54. Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 55. Slow 1200mV 0C Model Minimum Pulse Width: 'cam_pclk'
 56. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 57. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_10m'
 58. Setup Times
 59. Hold Times
 60. Clock to Output Times
 61. Minimum Clock to Output Times
 62. Output Enable Times
 63. Minimum Output Enable Times
 64. Output Disable Times
 65. Minimum Output Disable Times
 66. Slow 1200mV 0C Model Metastability Report
 67. Fast 1200mV 0C Model Setup Summary
 68. Fast 1200mV 0C Model Hold Summary
 69. Fast 1200mV 0C Model Recovery Summary
 70. Fast 1200mV 0C Model Removal Summary
 71. Fast 1200mV 0C Model Minimum Pulse Width Summary
 72. Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 73. Fast 1200mV 0C Model Setup: 'clk_10m'
 74. Fast 1200mV 0C Model Setup: 'cam_pclk'
 75. Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 76. Fast 1200mV 0C Model Hold: 'clk_10m'
 77. Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 78. Fast 1200mV 0C Model Hold: 'cam_pclk'
 79. Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 80. Fast 1200mV 0C Model Recovery: 'cam_pclk'
 81. Fast 1200mV 0C Model Removal: 'cam_pclk'
 82. Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 83. Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 84. Fast 1200mV 0C Model Minimum Pulse Width: 'cam_pclk'
 85. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 86. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_10m'
 87. Setup Times
 88. Hold Times
 89. Clock to Output Times
 90. Minimum Clock to Output Times
 91. Output Enable Times
 92. Minimum Output Enable Times
 93. Output Disable Times
 94. Minimum Output Disable Times
 95. Fast 1200mV 0C Model Metastability Report
 96. Multicorner Timing Analysis Summary
 97. Setup Times
 98. Hold Times
 99. Clock to Output Times
100. Minimum Clock to Output Times
101. Board Trace Model Assignments
102. Input Transition Times
103. Signal Integrity Metrics (Slow 1200mv 0c Model)
104. Signal Integrity Metrics (Slow 1200mv 85c Model)
105. Signal Integrity Metrics (Fast 1200mv 0c Model)
106. Setup Transfers
107. Hold Transfers
108. Recovery Transfers
109. Removal Transfers
110. Report TCCS
111. Report RSKM
112. Unconstrained Paths
113. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; ov5640_rgb565_lcd                                   ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------+
; SDC File List                                                 ;
+---------------------------+--------+--------------------------+
; SDC File Path             ; Status ; Read at                  ;
+---------------------------+--------+--------------------------+
; ov5640_rgb565_lcd.out.sdc ; OK     ; Thu Jan 10 11:35:07 2019 ;
+---------------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                            ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+
; cam_pclk                                          ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                   ;                                                     ; { cam_pclk }                                          ;
; clk_10m                                           ; Generated ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ; 10        ; 1           ;       ;        ;           ;            ; false    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2]   ; { lcd:u_lcd|clk_div:u_clk_div|clk_10m }               ;
; sys_clk                                           ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                   ;                                                     ; { sys_clk }                                           ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000  ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; sys_clk                                           ; u_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll|altpll_component|auto_generated|pll1|clk[0] } ;
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000  ; 100.0 MHz ; -2.083 ; 2.917  ; 50.00      ; 1         ; 2           ; -75.0 ;        ;           ;            ; false    ; sys_clk                                           ; u_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll|altpll_component|auto_generated|pll1|clk[1] } ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 10.000  ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; sys_clk                                           ; u_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll|altpll_component|auto_generated|pll1|clk[2] } ;
+---------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 120.13 MHz ; 120.13 MHz      ; clk_10m    ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.194 ; 0.000         ;
; clk_10m                                           ; 3.324 ; 0.000         ;
; cam_pclk                                          ; 4.063 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 9.062 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; clk_10m                                           ; 0.117 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.433 ; 0.000         ;
; cam_pclk                                          ; 1.531 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.647 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+----------+-------+---------------------+
; Clock    ; Slack ; End Point TNS       ;
+----------+-------+---------------------+
; cam_pclk ; 6.619 ; 0.000               ;
+----------+-------+---------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+----------+-------+--------------------+
; Clock    ; Slack ; End Point TNS      ;
+----------+-------+--------------------+
; cam_pclk ; 1.608 ; 0.000              ;
+----------+-------+--------------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.715  ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 4.718  ; 0.000         ;
; cam_pclk                                          ; 9.629  ; 0.000         ;
; sys_clk                                           ; 9.934  ; 0.000         ;
; clk_10m                                           ; 49.704 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.194 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.193     ; 8.614      ;
; 1.194 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.193     ; 8.614      ;
; 1.194 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.193     ; 8.614      ;
; 1.194 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.193     ; 8.614      ;
; 1.194 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.193     ; 8.614      ;
; 1.337 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.193     ; 8.471      ;
; 1.337 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.193     ; 8.471      ;
; 1.337 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.193     ; 8.471      ;
; 1.337 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.193     ; 8.471      ;
; 1.337 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.193     ; 8.471      ;
; 1.463 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.193     ; 8.345      ;
; 1.463 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.193     ; 8.345      ;
; 1.463 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.193     ; 8.345      ;
; 1.463 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.193     ; 8.345      ;
; 1.463 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.193     ; 8.345      ;
; 1.579 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.190     ; 8.232      ;
; 1.580 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.190     ; 8.231      ;
; 1.580 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.190     ; 8.231      ;
; 1.581 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.190     ; 8.230      ;
; 1.582 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.190     ; 8.229      ;
; 1.583 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.190     ; 8.228      ;
; 1.583 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.190     ; 8.228      ;
; 1.702 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.190     ; 8.109      ;
; 1.702 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.190     ; 8.109      ;
; 1.703 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.190     ; 8.108      ;
; 1.703 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.190     ; 8.108      ;
; 1.704 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.190     ; 8.107      ;
; 1.704 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.190     ; 8.107      ;
; 1.704 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.190     ; 8.107      ;
; 1.708 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 8.097      ;
; 1.708 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 8.097      ;
; 1.708 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 8.097      ;
; 1.708 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 8.097      ;
; 1.708 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 8.097      ;
; 1.708 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 8.097      ;
; 1.708 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 8.097      ;
; 1.708 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 8.097      ;
; 1.708 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 8.097      ;
; 1.708 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 8.097      ;
; 1.722 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.190     ; 8.089      ;
; 1.723 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.190     ; 8.088      ;
; 1.723 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.190     ; 8.088      ;
; 1.724 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.190     ; 8.087      ;
; 1.725 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.190     ; 8.086      ;
; 1.726 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.190     ; 8.085      ;
; 1.726 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.190     ; 8.085      ;
; 1.845 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.190     ; 7.966      ;
; 1.845 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.190     ; 7.966      ;
; 1.846 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.190     ; 7.965      ;
; 1.846 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.190     ; 7.965      ;
; 1.847 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.190     ; 7.964      ;
; 1.847 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.190     ; 7.964      ;
; 1.847 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.190     ; 7.964      ;
; 1.848 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.190     ; 7.963      ;
; 1.849 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.190     ; 7.962      ;
; 1.849 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.190     ; 7.962      ;
; 1.850 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.190     ; 7.961      ;
; 1.851 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.190     ; 7.960      ;
; 1.851 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 7.954      ;
; 1.851 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 7.954      ;
; 1.851 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 7.954      ;
; 1.851 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 7.954      ;
; 1.851 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 7.954      ;
; 1.851 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 7.954      ;
; 1.851 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 7.954      ;
; 1.851 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 7.954      ;
; 1.851 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 7.954      ;
; 1.851 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 7.954      ;
; 1.852 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.190     ; 7.959      ;
; 1.852 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.190     ; 7.959      ;
; 1.880 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.189     ; 7.932      ;
; 1.971 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.190     ; 7.840      ;
; 1.971 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.190     ; 7.840      ;
; 1.972 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.190     ; 7.839      ;
; 1.972 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.190     ; 7.839      ;
; 1.973 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.190     ; 7.838      ;
; 1.973 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.190     ; 7.838      ;
; 1.973 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.190     ; 7.838      ;
; 1.977 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 7.828      ;
; 1.977 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 7.828      ;
; 1.977 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 7.828      ;
; 1.977 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 7.828      ;
; 1.977 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 7.828      ;
; 1.977 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 7.828      ;
; 1.977 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 7.828      ;
; 1.977 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 7.828      ;
; 1.977 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 7.828      ;
; 1.977 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 7.828      ;
; 2.023 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.189     ; 7.789      ;
; 2.149 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.189     ; 7.663      ;
; 2.668 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 7.137      ;
; 2.670 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 7.135      ;
; 2.811 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 6.994      ;
; 2.813 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 6.992      ;
; 2.937 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 6.868      ;
; 2.939 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 6.866      ;
; 3.415 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.195     ; 3.331      ;
; 3.614 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.195     ; 3.132      ;
; 3.701 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.510     ; 3.730      ;
; 3.748 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.195     ; 2.998      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_10m'                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                                                                                                                                                             ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 3.324 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.611      ; 10.288     ;
; 3.336 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.611      ; 10.276     ;
; 3.389 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.928      ; 10.455     ;
; 3.389 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.928      ; 10.455     ;
; 3.389 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.928      ; 10.455     ;
; 3.389 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.928      ; 10.455     ;
; 3.389 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.928      ; 10.455     ;
; 3.389 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.928      ; 10.455     ;
; 3.389 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.928      ; 10.455     ;
; 3.395 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.611      ; 10.217     ;
; 3.400 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.611      ; 10.212     ;
; 3.401 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.928      ; 10.443     ;
; 3.401 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.928      ; 10.443     ;
; 3.401 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.928      ; 10.443     ;
; 3.401 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.928      ; 10.443     ;
; 3.401 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.928      ; 10.443     ;
; 3.401 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.928      ; 10.443     ;
; 3.401 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.928      ; 10.443     ;
; 3.407 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.611      ; 10.205     ;
; 3.412 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.611      ; 10.200     ;
; 3.504 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.613      ; 10.110     ;
; 3.504 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.613      ; 10.110     ;
; 3.504 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.613      ; 10.110     ;
; 3.504 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.613      ; 10.110     ;
; 3.516 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.613      ; 10.098     ;
; 3.516 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.613      ; 10.098     ;
; 3.516 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.613      ; 10.098     ;
; 3.516 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.613      ; 10.098     ;
; 3.634 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.611      ; 9.978      ;
; 3.646 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.611      ; 9.966      ;
; 3.664 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.611      ; 9.948      ;
; 3.671 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.611      ; 9.941      ;
; 3.676 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.611      ; 9.936      ;
; 3.683 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.611      ; 9.929      ;
; 3.701 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.611      ; 9.911      ;
; 3.713 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.929      ; 10.132     ;
; 3.713 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.929      ; 10.132     ;
; 3.713 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.929      ; 10.132     ;
; 3.713 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.929      ; 10.132     ;
; 3.713 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.929      ; 10.132     ;
; 3.713 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.929      ; 10.132     ;
; 3.713 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.929      ; 10.132     ;
; 3.713 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.929      ; 10.132     ;
; 3.713 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.929      ; 10.132     ;
; 3.713 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.611      ; 9.899      ;
; 3.725 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.929      ; 10.120     ;
; 3.725 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.929      ; 10.120     ;
; 3.725 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.929      ; 10.120     ;
; 3.725 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.929      ; 10.120     ;
; 3.725 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.929      ; 10.120     ;
; 3.725 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.929      ; 10.120     ;
; 3.725 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.929      ; 10.120     ;
; 3.725 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.929      ; 10.120     ;
; 3.725 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.929      ; 10.120     ;
; 3.727 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.611      ; 9.885      ;
; 3.792 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.928      ; 10.052     ;
; 3.792 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.928      ; 10.052     ;
; 3.792 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.928      ; 10.052     ;
; 3.792 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.928      ; 10.052     ;
; 3.792 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.928      ; 10.052     ;
; 3.792 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.928      ; 10.052     ;
; 3.792 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.928      ; 10.052     ;
; 3.798 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.611      ; 9.814      ;
; 3.803 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.611      ; 9.809      ;
; 3.846 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.612      ; 9.767      ;
; 3.846 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.612      ; 9.767      ;
; 3.846 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.612      ; 9.767      ;
; 3.858 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.612      ; 9.755      ;
; 3.858 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.612      ; 9.755      ;
; 3.858 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.612      ; 9.755      ;
; 3.907 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.613      ; 9.707      ;
; 3.907 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.613      ; 9.707      ;
; 3.907 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.613      ; 9.707      ;
; 3.907 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.613      ; 9.707      ;
; 3.946 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.611      ; 9.666      ;
; 3.958 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.611      ; 9.654      ;
; 3.959 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.935      ; 10.024     ;
; 3.971 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.935      ; 10.012     ;
; 3.973 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.612      ; 9.640      ;
; 3.973 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.612      ; 9.640      ;
; 3.973 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.612      ; 9.640      ;
; 3.973 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.612      ; 9.640      ;
; 3.973 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.612      ; 9.640      ;
; 3.973 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.612      ; 9.640      ;
; 3.973 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.612      ; 9.640      ;
; 3.973 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.612      ; 9.640      ;
; 3.973 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.612      ; 9.640      ;
; 3.985 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.612      ; 9.628      ;
; 3.985 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.612      ; 9.628      ;
; 3.985 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.612      ; 9.628      ;
; 3.985 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.612      ; 9.628      ;
; 3.985 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.612      ; 9.628      ;
; 3.985 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.612      ; 9.628      ;
; 3.985 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.612      ; 9.628      ;
; 3.985 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.612      ; 9.628      ;
; 3.985 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.612      ; 9.628      ;
; 4.037 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.611      ; 9.575      ;
; 4.067 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.611      ; 9.545      ;
; 4.074 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.611      ; 9.538      ;
; 4.104 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.611      ; 9.508      ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 4.063 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.041      ; 7.889      ;
; 4.160 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.041      ; 7.792      ;
; 4.323 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.041      ; 7.629      ;
; 4.727 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.041      ; 7.225      ;
; 5.502 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.040      ; 6.449      ;
; 5.508 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.040      ; 6.443      ;
; 5.609 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.040      ; 6.342      ;
; 5.912 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.040      ; 6.039      ;
; 5.966 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.040      ; 5.985      ;
; 6.078 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.040      ; 5.873      ;
; 7.021 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.041      ; 4.931      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                              ;
+-------+-------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 9.062 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.342     ; 0.858      ;
; 9.102 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.342     ; 0.818      ;
+-------+-------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_10m'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 0.117 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 4.052      ; 4.401      ;
; 0.273 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 4.051      ; 4.556      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.746      ;
; 0.508 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 4.052      ; 4.792      ;
; 0.511 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[6]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.945      ; 4.688      ;
; 0.511 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[1]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.945      ; 4.688      ;
; 0.511 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[0]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.945      ; 4.688      ;
; 0.511 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[3]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.945      ; 4.688      ;
; 0.511 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[2]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.945      ; 4.688      ;
; 0.511 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[4]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.945      ; 4.688      ;
; 0.511 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[5]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.945      ; 4.688      ;
; 0.511 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[7]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.945      ; 4.688      ;
; 0.511 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[8]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.945      ; 4.688      ;
; 0.511 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[9]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.945      ; 4.688      ;
; 0.511 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[10]                                                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.945      ; 4.688      ;
; 0.536 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.828      ;
; 0.543 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.835      ;
; 0.544 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.400      ; 1.198      ;
; 0.549 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.841      ;
; 0.579 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.399      ; 1.232      ;
; 0.583 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.400      ; 1.237      ;
; 0.587 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.400      ; 1.241      ;
; 0.603 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.400      ; 1.257      ;
; 0.613 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.399      ; 1.266      ;
; 0.626 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.918      ;
; 0.652 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.398      ; 1.304      ;
; 0.663 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.400      ; 1.317      ;
; 0.669 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 4.051      ; 4.952      ;
; 0.678 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 4.051      ; 4.961      ;
; 0.684 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.976      ;
; 0.685 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.977      ;
; 0.692 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 0.984      ;
; 0.697 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 4.052      ; 4.981      ;
; 0.705 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 4.052      ; 4.989      ;
; 0.711 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[10]                                                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.940      ; 4.883      ;
; 0.711 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[0]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.940      ; 4.883      ;
; 0.711 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[1]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.940      ; 4.883      ;
; 0.711 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[2]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.940      ; 4.883      ;
; 0.711 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[3]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.940      ; 4.883      ;
; 0.711 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[4]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.940      ; 4.883      ;
; 0.711 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[5]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.940      ; 4.883      ;
; 0.711 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[6]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.940      ; 4.883      ;
; 0.711 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[7]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.940      ; 4.883      ;
; 0.711 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[8]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.940      ; 4.883      ;
; 0.711 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[9]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.940      ; 4.883      ;
; 0.716 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 1.009      ;
; 0.722 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 1.014      ;
; 0.726 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 4.052      ; 5.010      ;
; 0.731 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 1.024      ;
; 0.739 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 1.031      ;
; 0.740 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 1.032      ;
; 0.751 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 4.052      ; 5.035      ;
; 0.764 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[1]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[1]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[2]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[2]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[7]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[7]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[9]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[9]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                               ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[8]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[8]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 1.058      ;
; 0.767 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[10]                                                                                                                            ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[10]                                                                                                                                         ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[4]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[4]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[6]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[6]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[8]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[8]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[6]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[6]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 1.059      ;
; 0.772 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[3]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[3]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 1.064      ;
; 0.773 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[5]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[5]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 1.065      ;
; 0.776 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.081      ; 1.069      ;
; 0.781 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[0]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[0]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 1.073      ;
; 0.787 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[9]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[9]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 1.079      ;
; 0.789 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[5]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[5]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 1.081      ;
; 0.789 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[7]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[7]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 1.081      ;
; 0.792 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[10]                                                                                                                            ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[10]                                                                                                                                         ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 1.084      ;
; 0.797 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[4]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[4]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 1.089      ;
; 0.798 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[2]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[2]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 1.090      ;
; 0.801 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[1]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[1]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 1.093      ;
; 0.819 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 1.111      ;
; 0.829 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 1.121      ;
; 0.835 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[0]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[0]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 1.127      ;
; 0.838 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 1.130      ;
; 0.839 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 1.131      ;
; 0.840 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.399      ; 1.493      ;
; 0.854 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.080      ; 1.146      ;
; 0.858 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.399      ; 1.511      ;
; 0.866 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[6]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.945      ; 5.043      ;
; 0.866 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[1]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.945      ; 5.043      ;
; 0.866 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[0]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.945      ; 5.043      ;
; 0.866 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[3]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.945      ; 5.043      ;
; 0.866 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[2]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.945      ; 5.043      ;
; 0.866 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[4]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.945      ; 5.043      ;
; 0.866 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[5]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.945      ; 5.043      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                               ;
+-------+-------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 0.433 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.180     ; 0.746      ;
; 0.451 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.180     ; 0.764      ;
+-------+-------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 1.531 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 4.392      ;
; 2.008 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.568      ; 4.868      ;
; 2.075 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.568      ; 4.935      ;
; 2.156 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.568      ; 5.016      ;
; 2.204 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.568      ; 5.064      ;
; 2.375 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.568      ; 5.235      ;
; 2.378 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.568      ; 5.238      ;
; 3.071 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 5.932      ;
; 3.204 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 6.065      ;
; 3.409 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 6.270      ;
; 3.439 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 6.300      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 3.647 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.642     ; 1.327      ;
; 3.708 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 4.105      ;
; 3.713 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 4.110      ;
; 3.735 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 4.132      ;
; 3.740 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 4.137      ;
; 3.818 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 4.215      ;
; 3.845 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 4.242      ;
; 3.939 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 4.344      ;
; 3.961 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 4.366      ;
; 4.032 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.986     ; 2.368      ;
; 4.049 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 4.454      ;
; 4.094 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 4.498      ;
; 4.094 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 4.498      ;
; 4.094 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 4.498      ;
; 4.095 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 4.499      ;
; 4.096 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 4.500      ;
; 4.096 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 4.500      ;
; 4.096 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 4.500      ;
; 4.099 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.642     ; 1.779      ;
; 4.100 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.642     ; 1.780      ;
; 4.116 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 4.520      ;
; 4.116 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 4.520      ;
; 4.116 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 4.520      ;
; 4.117 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 4.521      ;
; 4.118 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 4.522      ;
; 4.118 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 4.522      ;
; 4.118 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 4.522      ;
; 4.135 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.986     ; 2.471      ;
; 4.204 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 4.608      ;
; 4.204 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 4.608      ;
; 4.204 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 4.608      ;
; 4.205 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 4.609      ;
; 4.206 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 4.610      ;
; 4.206 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 4.610      ;
; 4.206 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 4.610      ;
; 4.209 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.986     ; 2.545      ;
; 4.245 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 4.649      ;
; 4.245 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 4.649      ;
; 4.246 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 4.650      ;
; 4.248 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 4.652      ;
; 4.248 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 4.652      ;
; 4.248 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 4.652      ;
; 4.249 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 4.653      ;
; 4.267 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 4.671      ;
; 4.267 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 4.671      ;
; 4.268 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 4.672      ;
; 4.270 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 4.674      ;
; 4.270 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 4.674      ;
; 4.270 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 4.674      ;
; 4.271 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 4.675      ;
; 4.275 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.986     ; 2.611      ;
; 4.330 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.986     ; 2.666      ;
; 4.355 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 4.759      ;
; 4.355 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 4.759      ;
; 4.356 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 4.760      ;
; 4.358 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 4.762      ;
; 4.358 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 4.762      ;
; 4.358 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 4.762      ;
; 4.359 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 4.763      ;
; 4.384 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.642     ; 2.064      ;
; 4.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.986     ; 2.738      ;
; 4.546 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.642     ; 2.226      ;
; 4.762 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 5.159      ;
; 4.762 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 5.159      ;
; 4.762 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 5.159      ;
; 4.762 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 5.159      ;
; 4.762 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 5.159      ;
; 4.762 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 5.159      ;
; 4.762 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 5.159      ;
; 4.762 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 5.159      ;
; 4.762 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 5.159      ;
; 4.762 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 5.159      ;
; 4.767 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 5.164      ;
; 4.767 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 5.164      ;
; 4.767 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 5.164      ;
; 4.767 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 5.164      ;
; 4.767 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 5.164      ;
; 4.767 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 5.164      ;
; 4.767 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 5.164      ;
; 4.767 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 5.164      ;
; 4.767 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 5.164      ;
; 4.767 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 5.164      ;
; 4.872 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 5.269      ;
; 4.872 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 5.269      ;
; 4.872 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 5.269      ;
; 4.872 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 5.269      ;
; 4.872 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 5.269      ;
; 4.872 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 5.269      ;
; 4.872 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 5.269      ;
; 4.872 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 5.269      ;
; 4.872 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 5.269      ;
; 4.872 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 5.269      ;
; 5.183 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 5.583      ;
; 5.183 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 5.583      ;
; 5.183 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 5.583      ;
; 5.183 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 5.583      ;
; 5.183 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 5.583      ;
; 5.188 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 5.588      ;
; 5.188 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 5.588      ;
; 5.188 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 5.588      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'cam_pclk'                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 6.619 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.321      ; 5.613      ;
; 6.619 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.321      ; 5.613      ;
; 6.619 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.321      ; 5.613      ;
; 6.619 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.321      ; 5.613      ;
; 6.619 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.321      ; 5.613      ;
; 6.632 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.321      ; 5.600      ;
; 6.632 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.321      ; 5.600      ;
; 6.632 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.321      ; 5.600      ;
; 6.632 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.321      ; 5.600      ;
; 6.632 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.321      ; 5.600      ;
; 6.658 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.360      ; 5.613      ;
; 6.658 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.360      ; 5.613      ;
; 6.658 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.360      ; 5.613      ;
; 6.658 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.360      ; 5.613      ;
; 6.658 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.360      ; 5.613      ;
; 6.671 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.360      ; 5.600      ;
; 6.671 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.360      ; 5.600      ;
; 6.671 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.360      ; 5.600      ;
; 6.671 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.360      ; 5.600      ;
; 6.671 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.360      ; 5.600      ;
; 6.687 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.266      ;
; 6.687 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.266      ;
; 6.687 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.266      ;
; 6.687 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.266      ;
; 6.687 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.266      ;
; 6.687 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.266      ;
; 6.687 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.266      ;
; 6.700 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.253      ;
; 6.700 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.253      ;
; 6.700 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.253      ;
; 6.700 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.253      ;
; 6.700 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.253      ;
; 6.700 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.253      ;
; 6.700 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.253      ;
; 6.826 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.321      ; 5.406      ;
; 6.826 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.321      ; 5.406      ;
; 6.826 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.321      ; 5.406      ;
; 6.826 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.321      ; 5.406      ;
; 6.826 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.321      ; 5.406      ;
; 6.845 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.373      ; 5.439      ;
; 6.845 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.373      ; 5.439      ;
; 6.845 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.373      ; 5.439      ;
; 6.845 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.373      ; 5.439      ;
; 6.845 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.373      ; 5.439      ;
; 6.858 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.373      ; 5.426      ;
; 6.858 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.373      ; 5.426      ;
; 6.858 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.373      ; 5.426      ;
; 6.858 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.373      ; 5.426      ;
; 6.858 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.373      ; 5.426      ;
; 6.865 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.360      ; 5.406      ;
; 6.865 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.360      ; 5.406      ;
; 6.865 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.360      ; 5.406      ;
; 6.865 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.360      ; 5.406      ;
; 6.865 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.360      ; 5.406      ;
; 6.885 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.413      ; 5.439      ;
; 6.885 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.413      ; 5.439      ;
; 6.885 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.413      ; 5.439      ;
; 6.885 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.413      ; 5.439      ;
; 6.885 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.413      ; 5.439      ;
; 6.885 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.413      ; 5.439      ;
; 6.885 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.413      ; 5.439      ;
; 6.885 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.413      ; 5.439      ;
; 6.885 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.413      ; 5.439      ;
; 6.885 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.413      ; 5.439      ;
; 6.885 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.413      ; 5.439      ;
; 6.894 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.059      ;
; 6.894 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.059      ;
; 6.894 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.059      ;
; 6.894 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.059      ;
; 6.894 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.059      ;
; 6.894 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.059      ;
; 6.894 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.059      ;
; 6.898 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.413      ; 5.426      ;
; 6.898 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.413      ; 5.426      ;
; 6.898 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.413      ; 5.426      ;
; 6.898 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.413      ; 5.426      ;
; 6.898 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.413      ; 5.426      ;
; 6.898 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.413      ; 5.426      ;
; 6.898 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.413      ; 5.426      ;
; 6.898 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.413      ; 5.426      ;
; 6.898 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.413      ; 5.426      ;
; 6.898 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.413      ; 5.426      ;
; 6.898 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.413      ; 5.426      ;
; 7.052 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.373      ; 5.232      ;
; 7.052 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.373      ; 5.232      ;
; 7.052 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.373      ; 5.232      ;
; 7.052 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.373      ; 5.232      ;
; 7.052 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.373      ; 5.232      ;
; 7.092 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.413      ; 5.232      ;
; 7.092 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.413      ; 5.232      ;
; 7.092 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.413      ; 5.232      ;
; 7.092 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.413      ; 5.232      ;
; 7.092 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.413      ; 5.232      ;
; 7.092 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.413      ; 5.232      ;
; 7.092 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.413      ; 5.232      ;
; 7.092 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.413      ; 5.232      ;
; 7.092 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.413      ; 5.232      ;
; 7.092 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.413      ; 5.232      ;
; 7.092 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.413      ; 5.232      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'cam_pclk'                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 1.608 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.956      ; 4.856      ;
; 1.608 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.956      ; 4.856      ;
; 1.608 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.956      ; 4.856      ;
; 1.608 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.956      ; 4.856      ;
; 1.608 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.956      ; 4.856      ;
; 1.608 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.956      ; 4.856      ;
; 1.608 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.956      ; 4.856      ;
; 1.608 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.956      ; 4.856      ;
; 1.608 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.956      ; 4.856      ;
; 1.608 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.956      ; 4.856      ;
; 1.608 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.956      ; 4.856      ;
; 1.649 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.915      ; 4.856      ;
; 1.649 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.915      ; 4.856      ;
; 1.649 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.915      ; 4.856      ;
; 1.649 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.915      ; 4.856      ;
; 1.649 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.915      ; 4.856      ;
; 1.767 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.902      ; 4.961      ;
; 1.767 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.902      ; 4.961      ;
; 1.767 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.902      ; 4.961      ;
; 1.767 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.902      ; 4.961      ;
; 1.767 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.902      ; 4.961      ;
; 1.809 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.860      ; 4.961      ;
; 1.809 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.860      ; 4.961      ;
; 1.809 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.860      ; 4.961      ;
; 1.809 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.860      ; 4.961      ;
; 1.809 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.860      ; 4.961      ;
; 1.813 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.570      ; 4.675      ;
; 1.813 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.570      ; 4.675      ;
; 1.813 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.570      ; 4.675      ;
; 1.813 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.570      ; 4.675      ;
; 1.813 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.570      ; 4.675      ;
; 1.813 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.570      ; 4.675      ;
; 1.813 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.570      ; 4.675      ;
; 1.814 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.955      ; 5.061      ;
; 1.814 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.955      ; 5.061      ;
; 1.814 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.955      ; 5.061      ;
; 1.814 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.955      ; 5.061      ;
; 1.814 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.955      ; 5.061      ;
; 1.814 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.955      ; 5.061      ;
; 1.814 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.955      ; 5.061      ;
; 1.814 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.955      ; 5.061      ;
; 1.814 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.955      ; 5.061      ;
; 1.814 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.955      ; 5.061      ;
; 1.814 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.955      ; 5.061      ;
; 1.840 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.955      ; 5.087      ;
; 1.840 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.955      ; 5.087      ;
; 1.840 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.955      ; 5.087      ;
; 1.840 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.955      ; 5.087      ;
; 1.840 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.955      ; 5.087      ;
; 1.840 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.955      ; 5.087      ;
; 1.840 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.955      ; 5.087      ;
; 1.840 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.955      ; 5.087      ;
; 1.840 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.955      ; 5.087      ;
; 1.840 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.955      ; 5.087      ;
; 1.840 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.955      ; 5.087      ;
; 1.855 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.914      ; 5.061      ;
; 1.855 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.914      ; 5.061      ;
; 1.855 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.914      ; 5.061      ;
; 1.855 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.914      ; 5.061      ;
; 1.855 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.914      ; 5.061      ;
; 1.881 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.914      ; 5.087      ;
; 1.881 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.914      ; 5.087      ;
; 1.881 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.914      ; 5.087      ;
; 1.881 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.914      ; 5.087      ;
; 1.881 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.914      ; 5.087      ;
; 1.973 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.901      ; 5.166      ;
; 1.973 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.901      ; 5.166      ;
; 1.973 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.901      ; 5.166      ;
; 1.973 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.901      ; 5.166      ;
; 1.973 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.901      ; 5.166      ;
; 1.999 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.901      ; 5.192      ;
; 1.999 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.901      ; 5.192      ;
; 1.999 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.901      ; 5.192      ;
; 1.999 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.901      ; 5.192      ;
; 1.999 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.901      ; 5.192      ;
; 2.015 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.859      ; 5.166      ;
; 2.015 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.859      ; 5.166      ;
; 2.015 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.859      ; 5.166      ;
; 2.015 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.859      ; 5.166      ;
; 2.015 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.859      ; 5.166      ;
; 2.019 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 4.880      ;
; 2.019 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 4.880      ;
; 2.019 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 4.880      ;
; 2.019 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 4.880      ;
; 2.019 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 4.880      ;
; 2.019 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 4.880      ;
; 2.019 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 4.880      ;
; 2.041 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.859      ; 5.192      ;
; 2.041 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.859      ; 5.192      ;
; 2.041 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.859      ; 5.192      ;
; 2.041 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.859      ; 5.192      ;
; 2.041 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.859      ; 5.192      ;
; 2.045 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 4.906      ;
; 2.045 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 4.906      ;
; 2.045 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 4.906      ;
; 2.045 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 4.906      ;
; 2.045 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 4.906      ;
; 2.045 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 4.906      ;
; 2.045 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 4.906      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                          ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                                         ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[11]                                                                                         ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                         ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                         ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                         ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[1]                                                                                          ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                          ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                          ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                          ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[5]                                                                                          ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[6]                                                                                          ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[7]                                                                                          ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[8]                                                                                          ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[9]                                                                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                                                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                                                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                                                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                                                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                                                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                                                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                                                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                                                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                                                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                                                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                                                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                                                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                                                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                                                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                          ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                  ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[3]                                                                                          ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                           ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                                   ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                                   ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_req                                                                                                                    ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_req                                                                                                                    ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10] ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[7]  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[8]  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[9]  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[7]                                ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                                ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[9]                                ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                                        ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                                   ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                                                   ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                                   ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                                   ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                                   ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                                   ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                                           ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                                           ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                                                           ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                                           ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                                           ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                                                           ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                                           ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                                                             ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                                                             ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[0]                                                                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]                                                                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]                                                                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[4]                                                                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                                            ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                                            ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                                            ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                            ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                            ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                                            ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                                            ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                                            ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                                            ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                            ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[0]                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[10]                                                                                       ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[8]                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[9]                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                        ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                      ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[0]                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[1]                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[2]                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[3]                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[4]                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[5]                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[6]                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[7]                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[8]                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[9]                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|dri_clk                                                ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                                        ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                                     ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                                     ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]                                  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]                                  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]                                  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]                              ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]                              ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                       ;
; 4.780 ; 4.968        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]                              ;
; 4.780 ; 4.968        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]                              ;
; 4.811 ; 5.031        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]                              ;
; 4.811 ; 5.031        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]                              ;
; 4.869 ; 5.057        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                       ;
; 4.869 ; 5.057        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                       ;
; 4.869 ; 5.057        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                       ;
; 4.870 ; 5.058        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                                     ;
; 4.870 ; 5.058        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                                     ;
; 4.870 ; 5.058        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]                                  ;
; 4.870 ; 5.058        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]                                  ;
; 4.870 ; 5.058        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]                                  ;
; 4.870 ; 5.058        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]                              ;
; 4.870 ; 5.058        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]                              ;
; 4.871 ; 5.059        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                                        ;
; 4.872 ; 5.060        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[0]                                             ;
; 4.872 ; 5.060        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[1]                                             ;
; 4.872 ; 5.060        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[2]                                             ;
; 4.872 ; 5.060        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[3]                                             ;
; 4.872 ; 5.060        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[4]                                             ;
; 4.872 ; 5.060        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[5]                                             ;
; 4.872 ; 5.060        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[6]                                             ;
; 4.872 ; 5.060        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[7]                                             ;
; 4.872 ; 5.060        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[8]                                             ;
; 4.872 ; 5.060        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[9]                                             ;
; 4.872 ; 5.060        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|dri_clk                                                ;
; 4.967 ; 4.967        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 4.967 ; 4.967        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[0]|clk                                                 ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[1]|clk                                                 ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[2]|clk                                                 ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[3]|clk                                                 ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[4]|clk                                                 ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[5]|clk                                                 ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[6]|clk                                                 ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[7]|clk                                                 ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[8]|clk                                                 ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[9]|clk                                                 ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|dri_clk|clk                                                    ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_rd_en|clk                                              ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_10m|clk                                             ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_50m|clk                                             ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[0]|clk                                          ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[1]|clk                                          ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[2]|clk                                          ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[0]|clk                                      ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[1]|clk                                      ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[0]|clk                                      ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[1]|clk                                      ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[0]|clk                                             ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[1]|clk                                             ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[2]|clk                                             ;
; 5.009 ; 5.009        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[0]|clk                                             ;
; 5.009 ; 5.009        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[1]|clk                                             ;
; 5.009 ; 5.009        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[2]|clk                                             ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_10m|clk                                             ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_50m|clk                                             ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[0]|clk                                          ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[1]|clk                                          ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[2]|clk                                          ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[0]|clk                                      ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[1]|clk                                      ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[0]|clk                                      ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[1]|clk                                      ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_rd_en|clk                                              ;
; 5.012 ; 5.012        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[0]|clk                                                 ;
; 5.012 ; 5.012        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[1]|clk                                                 ;
; 5.012 ; 5.012        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[2]|clk                                                 ;
; 5.012 ; 5.012        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[3]|clk                                                 ;
; 5.012 ; 5.012        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[4]|clk                                                 ;
; 5.012 ; 5.012        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[5]|clk                                                 ;
; 5.012 ; 5.012        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[6]|clk                                                 ;
; 5.012 ; 5.012        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[7]|clk                                                 ;
; 5.012 ; 5.012        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[8]|clk                                                 ;
; 5.012 ; 5.012        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[9]|clk                                                 ;
; 5.012 ; 5.012        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|dri_clk|clk                                                    ;
; 5.031 ; 5.031        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 5.031 ; 5.031        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'cam_pclk'                                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.629 ; 9.849        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                      ;
; 9.629 ; 9.849        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                                       ;
; 9.629 ; 9.849        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                                       ;
; 9.629 ; 9.849        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                       ;
; 9.629 ; 9.849        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                                       ;
; 9.662 ; 9.882        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                                                ;
; 9.662 ; 9.882        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                                                ;
; 9.662 ; 9.882        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                                                ;
; 9.662 ; 9.882        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                                                ;
; 9.662 ; 9.882        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                                                ;
; 9.670 ; 9.890        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                                               ;
; 9.670 ; 9.890        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                                               ;
; 9.670 ; 9.890        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                                               ;
; 9.670 ; 9.890        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                                                ;
; 9.670 ; 9.890        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                                                ;
; 9.672 ; 9.892        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                                                ;
; 9.672 ; 9.892        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                                               ;
; 9.672 ; 9.892        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                                               ;
; 9.672 ; 9.892        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                                               ;
; 9.672 ; 9.892        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                                                ;
; 9.672 ; 9.892        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                                                ;
; 9.672 ; 9.892        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                                                ;
; 9.672 ; 9.892        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                                                ;
; 9.672 ; 9.892        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                                                ;
; 9.672 ; 9.892        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                                                ;
; 9.672 ; 9.892        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                                                ;
; 9.678 ; 9.898        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                                     ;
; 9.678 ; 9.898        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                                  ;
; 9.678 ; 9.898        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                                                ;
; 9.678 ; 9.898        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                                                ;
; 9.678 ; 9.898        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                                                ;
; 9.687 ; 9.907        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ;
; 9.696 ; 9.916        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                                  ;
; 9.696 ; 9.916        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                                  ;
; 9.696 ; 9.916        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                ;
; 9.696 ; 9.916        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                                ;
; 9.696 ; 9.916        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                ;
; 9.696 ; 9.916        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                                ;
; 9.696 ; 9.916        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                ;
; 9.696 ; 9.916        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ;
; 9.696 ; 9.916        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ;
; 9.697 ; 9.932        ; 0.235          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; 9.698 ; 9.918        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ;
; 9.698 ; 9.918        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ;
; 9.698 ; 9.918        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ;
; 9.698 ; 9.918        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ;
; 9.698 ; 9.918        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ;
; 9.698 ; 9.918        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ;
; 9.698 ; 9.918        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ;
; 9.698 ; 9.918        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ;
; 9.698 ; 9.918        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ;
; 9.698 ; 9.918        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ;
; 9.700 ; 9.935        ; 0.235          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ;
; 9.700 ; 9.935        ; 0.235          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                                       ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                                       ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                                       ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                                       ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                                       ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                                       ;
; 9.704 ; 9.939        ; 0.235          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ;
; 9.707 ; 9.942        ; 0.235          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ;
; 9.707 ; 9.942        ; 0.235          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                               ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ;
; 9.811 ; 10.046       ; 0.235          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ;
; 9.811 ; 10.046       ; 0.235          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ;
; 9.813 ; 10.048       ; 0.235          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ;
; 9.817 ; 10.052       ; 0.235          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ;
; 9.817 ; 10.052       ; 0.235          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ;
; 9.819 ; 10.054       ; 0.235          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; 9.882 ; 10.070       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ;
; 9.882 ; 10.070       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ;
; 9.882 ; 10.070       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ;
; 9.882 ; 10.070       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ;
; 9.882 ; 10.070       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ;
; 9.882 ; 10.070       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                               ;
; 9.882 ; 10.070       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ;
; 9.887 ; 10.075       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                                       ;
; 9.887 ; 10.075       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                                       ;
; 9.887 ; 10.075       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                                       ;
; 9.887 ; 10.075       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                                       ;
; 9.887 ; 10.075       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                                       ;
; 9.887 ; 10.075       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                                       ;
; 9.889 ; 10.077       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ;
; 9.889 ; 10.077       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ;
; 9.889 ; 10.077       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                           ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.954  ; 9.954        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                     ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_10m'                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                               ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                               ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                               ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                               ;
; 49.705 ; 49.925       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[0]                                                                                                                                          ;
; 49.705 ; 49.925       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[10]                                                                                                                                         ;
; 49.705 ; 49.925       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[1]                                                                                                                                          ;
; 49.705 ; 49.925       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[2]                                                                                                                                          ;
; 49.705 ; 49.925       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[3]                                                                                                                                          ;
; 49.705 ; 49.925       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[4]                                                                                                                                          ;
; 49.705 ; 49.925       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[5]                                                                                                                                          ;
; 49.705 ; 49.925       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[6]                                                                                                                                          ;
; 49.705 ; 49.925       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[7]                                                                                                                                          ;
; 49.705 ; 49.925       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[8]                                                                                                                                          ;
; 49.705 ; 49.925       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[9]                                                                                                                                          ;
; 49.705 ; 49.925       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ;
; 49.705 ; 49.925       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                              ;
; 49.705 ; 49.925       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                               ;
; 49.705 ; 49.925       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                               ;
; 49.705 ; 49.925       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                               ;
; 49.705 ; 49.925       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                               ;
; 49.705 ; 49.925       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                               ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[0]                                                                                                                                          ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[10]                                                                                                                                         ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[1]                                                                                                                                          ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[2]                                                                                                                                          ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[3]                                                                                                                                          ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[4]                                                                                                                                          ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[5]                                                                                                                                          ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[6]                                                                                                                                          ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[7]                                                                                                                                          ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[8]                                                                                                                                          ;
; 49.707 ; 49.927       ; 0.220          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[9]                                                                                                                                          ;
; 49.762 ; 49.997       ; 0.235          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ;
; 49.762 ; 49.997       ; 0.235          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ;
; 49.762 ; 49.997       ; 0.235          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ;
; 49.762 ; 49.997       ; 0.235          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ;
; 49.762 ; 49.997       ; 0.235          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ;
; 49.762 ; 49.997       ; 0.235          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ;
; 49.762 ; 49.997       ; 0.235          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ;
; 49.762 ; 49.997       ; 0.235          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ;
; 49.762 ; 49.997       ; 0.235          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ;
; 49.762 ; 49.997       ; 0.235          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ;
; 49.762 ; 49.997       ; 0.235          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ;
; 49.762 ; 49.997       ; 0.235          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ;
; 49.762 ; 49.997       ; 0.235          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ;
; 49.762 ; 49.997       ; 0.235          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ;
; 49.762 ; 49.997       ; 0.235          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ;
; 49.762 ; 49.997       ; 0.235          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ;
; 49.763 ; 49.998       ; 0.235          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 49.763 ; 49.998       ; 0.235          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ;
; 49.766 ; 50.001       ; 0.235          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 49.766 ; 50.001       ; 0.235          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ;
; 49.768 ; 50.003       ; 0.235          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ;
; 49.768 ; 50.003       ; 0.235          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ;
; 49.768 ; 50.003       ; 0.235          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ;
; 49.768 ; 50.003       ; 0.235          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ;
; 49.768 ; 50.003       ; 0.235          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ;
; 49.768 ; 50.003       ; 0.235          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ;
; 49.768 ; 50.003       ; 0.235          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ;
; 49.768 ; 50.003       ; 0.235          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ;
; 49.768 ; 50.003       ; 0.235          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ;
; 49.768 ; 50.003       ; 0.235          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ;
; 49.768 ; 50.003       ; 0.235          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ;
; 49.768 ; 50.003       ; 0.235          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ;
; 49.768 ; 50.003       ; 0.235          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ;
; 49.768 ; 50.003       ; 0.235          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ;
; 49.768 ; 50.003       ; 0.235          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ;
; 49.768 ; 50.003       ; 0.235          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ;
; 49.882 ; 50.070       ; 0.188          ; Low Pulse Width  ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[0]                                                                                                                                          ;
; 49.882 ; 50.070       ; 0.188          ; Low Pulse Width  ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[10]                                                                                                                                         ;
; 49.882 ; 50.070       ; 0.188          ; Low Pulse Width  ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[1]                                                                                                                                          ;
; 49.882 ; 50.070       ; 0.188          ; Low Pulse Width  ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[2]                                                                                                                                          ;
; 49.882 ; 50.070       ; 0.188          ; Low Pulse Width  ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[3]                                                                                                                                          ;
; 49.882 ; 50.070       ; 0.188          ; Low Pulse Width  ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[4]                                                                                                                                          ;
; 49.882 ; 50.070       ; 0.188          ; Low Pulse Width  ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[5]                                                                                                                                          ;
; 49.882 ; 50.070       ; 0.188          ; Low Pulse Width  ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[6]                                                                                                                                          ;
; 49.882 ; 50.070       ; 0.188          ; Low Pulse Width  ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[7]                                                                                                                                          ;
; 49.882 ; 50.070       ; 0.188          ; Low Pulse Width  ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[8]                                                                                                                                          ;
; 49.882 ; 50.070       ; 0.188          ; Low Pulse Width  ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[9]                                                                                                                                          ;
; 49.884 ; 50.072       ; 0.188          ; Low Pulse Width  ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[0]                                                                                                                                          ;
; 49.884 ; 50.072       ; 0.188          ; Low Pulse Width  ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[10]                                                                                                                                         ;
; 49.884 ; 50.072       ; 0.188          ; Low Pulse Width  ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[1]                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; 2.735 ; 2.943 ; Rise       ; cam_pclk                                          ;
;  cam_data[0]    ; cam_pclk   ; 2.264 ; 2.453 ; Rise       ; cam_pclk                                          ;
;  cam_data[1]    ; cam_pclk   ; 2.735 ; 2.943 ; Rise       ; cam_pclk                                          ;
;  cam_data[2]    ; cam_pclk   ; 2.690 ; 2.915 ; Rise       ; cam_pclk                                          ;
;  cam_data[3]    ; cam_pclk   ; 2.487 ; 2.761 ; Rise       ; cam_pclk                                          ;
;  cam_data[4]    ; cam_pclk   ; 2.540 ; 2.849 ; Rise       ; cam_pclk                                          ;
;  cam_data[5]    ; cam_pclk   ; 2.546 ; 2.837 ; Rise       ; cam_pclk                                          ;
;  cam_data[6]    ; cam_pclk   ; 2.122 ; 2.369 ; Rise       ; cam_pclk                                          ;
;  cam_data[7]    ; cam_pclk   ; 2.392 ; 2.591 ; Rise       ; cam_pclk                                          ;
; cam_href        ; cam_pclk   ; 3.595 ; 3.752 ; Rise       ; cam_pclk                                          ;
; cam_vsync       ; cam_pclk   ; 2.423 ; 2.641 ; Rise       ; cam_pclk                                          ;
; sdram_data[*]   ; sys_clk    ; 5.438 ; 5.548 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.648 ; 4.901 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 5.097 ; 5.235 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.894 ; 5.091 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.206 ; 5.381 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.293 ; 4.508 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 4.701 ; 4.869 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.830 ; 5.080 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 5.120 ; 5.251 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.438 ; 5.548 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.655 ; 4.829 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.748 ; 4.910 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.675 ; 4.851 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.873 ; 5.053 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.931 ; 5.107 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.311 ; 4.526 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.314 ; 4.520 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 5.777 ; 6.087 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 5.777 ; 6.087 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 5.602 ; 5.860 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 5.302 ; 5.557 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; -1.547 ; -1.789 ; Rise       ; cam_pclk                                          ;
;  cam_data[0]    ; cam_pclk   ; -1.754 ; -1.929 ; Rise       ; cam_pclk                                          ;
;  cam_data[1]    ; cam_pclk   ; -2.209 ; -2.399 ; Rise       ; cam_pclk                                          ;
;  cam_data[2]    ; cam_pclk   ; -2.166 ; -2.373 ; Rise       ; cam_pclk                                          ;
;  cam_data[3]    ; cam_pclk   ; -1.972 ; -2.225 ; Rise       ; cam_pclk                                          ;
;  cam_data[4]    ; cam_pclk   ; -2.022 ; -2.309 ; Rise       ; cam_pclk                                          ;
;  cam_data[5]    ; cam_pclk   ; -1.951 ; -2.235 ; Rise       ; cam_pclk                                          ;
;  cam_data[6]    ; cam_pclk   ; -1.547 ; -1.789 ; Rise       ; cam_pclk                                          ;
;  cam_data[7]    ; cam_pclk   ; -1.636 ; -1.863 ; Rise       ; cam_pclk                                          ;
; cam_href        ; cam_pclk   ; -1.328 ; -1.527 ; Rise       ; cam_pclk                                          ;
; cam_vsync       ; cam_pclk   ; -1.956 ; -2.165 ; Rise       ; cam_pclk                                          ;
; sdram_data[*]   ; sys_clk    ; -3.514 ; -3.705 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; -3.850 ; -4.081 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; -4.286 ; -4.403 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; -4.107 ; -4.293 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; -4.406 ; -4.570 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; -3.514 ; -3.705 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; -3.906 ; -4.052 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; -4.041 ; -4.281 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; -4.308 ; -4.419 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; -4.613 ; -4.704 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; -3.861 ; -4.013 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; -3.951 ; -4.091 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; -3.880 ; -4.034 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; -4.088 ; -4.257 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; -4.142 ; -4.308 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; -3.531 ; -3.723 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; -3.534 ; -3.716 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; -4.495 ; -4.739 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; -4.951 ; -5.248 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; -4.782 ; -5.030 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; -4.495 ; -4.739 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; lcd_de          ; sys_clk    ; 15.182 ; 14.897 ; Rise       ; clk_10m                                           ;
; lcd_pclk        ; sys_clk    ; 7.703  ;        ; Rise       ; clk_10m                                           ;
; lcd_rgb[*]      ; sys_clk    ; 10.811 ; 10.528 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[0]     ; sys_clk    ; 10.448 ; 10.261 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[1]     ; sys_clk    ; 10.222 ; 10.025 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[2]     ; sys_clk    ; 10.479 ; 10.291 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[3]     ; sys_clk    ; 10.811 ; 10.528 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[4]     ; sys_clk    ; 10.691 ; 10.451 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[5]     ; sys_clk    ; 10.303 ; 10.028 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[6]     ; sys_clk    ; 10.077 ; 9.931  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[7]     ; sys_clk    ; 10.084 ; 9.954  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[8]     ; sys_clk    ; 10.046 ; 9.895  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[9]     ; sys_clk    ; 10.238 ; 10.021 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[10]    ; sys_clk    ; 10.523 ; 10.271 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[11]    ; sys_clk    ; 9.581  ; 9.394  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[12]    ; sys_clk    ; 9.567  ; 9.391  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[13]    ; sys_clk    ; 9.871  ; 9.650  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[14]    ; sys_clk    ; 9.856  ; 9.637  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[15]    ; sys_clk    ; 10.188 ; 9.921  ; Rise       ; clk_10m                                           ;
; lcd_pclk        ; sys_clk    ;        ; 7.412  ; Fall       ; clk_10m                                           ;
; sdram_addr[*]   ; sys_clk    ; 6.612  ; 6.628  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk    ; 5.443  ; 5.608  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk    ; 5.589  ; 5.747  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk    ; 5.965  ; 6.235  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk    ; 5.982  ; 6.233  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk    ; 5.861  ; 6.074  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk    ; 5.226  ; 5.338  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk    ; 5.676  ; 5.908  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk    ; 5.860  ; 5.997  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk    ; 5.865  ; 6.023  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk    ; 5.635  ; 5.761  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk    ; 6.612  ; 6.628  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk    ; 5.462  ; 5.606  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk    ; 5.765  ; 5.968  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk    ; 5.509  ; 5.686  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk    ; 5.509  ; 5.686  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk    ; 5.096  ; 5.228  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk    ; 4.515  ; 4.583  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk    ; 4.285  ; 4.266  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk    ; 4.433  ; 4.520  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk    ; 6.323  ; 6.317  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.894  ; 4.751  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.810  ; 4.690  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.819  ; 4.700  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.416  ; 4.344  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 5.065  ; 4.913  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 6.323  ; 6.317  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.853  ; 4.725  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.464  ; 4.387  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.743  ; 5.649  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 5.261  ; 5.118  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 5.342  ; 5.222  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 5.344  ; 5.209  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 5.293  ; 5.172  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 5.324  ; 5.186  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 5.283  ; 5.167  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.312  ; 5.174  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk    ; 5.087  ; 5.231  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk    ; 4.363  ; 4.439  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk    ; 1.223  ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk    ;        ; 1.115  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_de          ; sys_clk    ; 14.395 ; 13.911 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ; 9.743  ; 9.407  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ; 7.959  ; 7.617  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; lcd_de          ; sys_clk    ; 10.640 ; 10.397 ; Rise       ; clk_10m                                           ;
; lcd_pclk        ; sys_clk    ; 7.014  ;        ; Rise       ; clk_10m                                           ;
; lcd_rgb[*]      ; sys_clk    ; 8.811  ; 8.640  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[0]     ; sys_clk    ; 9.657  ; 9.475  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[1]     ; sys_clk    ; 9.439  ; 9.249  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[2]     ; sys_clk    ; 9.687  ; 9.504  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[3]     ; sys_clk    ; 10.005 ; 9.731  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[4]     ; sys_clk    ; 9.890  ; 9.658  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[5]     ; sys_clk    ; 9.517  ; 9.252  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[6]     ; sys_clk    ; 9.300  ; 9.158  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[7]     ; sys_clk    ; 9.308  ; 9.181  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[8]     ; sys_clk    ; 9.271  ; 9.124  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[9]     ; sys_clk    ; 9.454  ; 9.244  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[10]    ; sys_clk    ; 9.729  ; 9.485  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[11]    ; sys_clk    ; 8.824  ; 8.642  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[12]    ; sys_clk    ; 8.811  ; 8.640  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[13]    ; sys_clk    ; 9.103  ; 8.889  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[14]    ; sys_clk    ; 9.088  ; 8.876  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[15]    ; sys_clk    ; 9.407  ; 9.149  ; Rise       ; clk_10m                                           ;
; lcd_pclk        ; sys_clk    ;        ; 6.734  ; Fall       ; clk_10m                                           ;
; sdram_addr[*]   ; sys_clk    ; 4.639  ; 4.748  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk    ; 4.846  ; 5.006  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk    ; 4.985  ; 5.139  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk    ; 5.346  ; 5.607  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk    ; 5.363  ; 5.605  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk    ; 5.247  ; 5.453  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk    ; 4.639  ; 4.748  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk    ; 5.065  ; 5.289  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk    ; 5.244  ; 5.377  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk    ; 5.250  ; 5.403  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk    ; 5.029  ; 5.151  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk    ; 6.023  ; 6.036  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk    ; 4.863  ; 5.002  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk    ; 5.154  ; 5.349  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk    ; 4.506  ; 4.635  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk    ; 4.902  ; 5.074  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk    ; 4.506  ; 4.635  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk    ; 3.954  ; 4.020  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk    ; 3.733  ; 3.714  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk    ; 3.875  ; 3.961  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk    ; 3.855  ; 3.784  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.320  ; 4.181  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.234  ; 4.118  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.243  ; 4.127  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 3.855  ; 3.784  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.478  ; 4.331  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 5.745  ; 5.741  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.280  ; 4.156  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 3.902  ; 3.826  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.133  ; 5.042  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.667  ; 4.528  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.749  ; 4.632  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.750  ; 4.619  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.702  ; 4.585  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.731  ; 4.598  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.692  ; 4.580  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.720  ; 4.587  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk    ; 4.499  ; 4.638  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk    ; 3.802  ; 3.877  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk    ; 0.725  ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk    ;        ; 0.620  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_de          ; sys_clk    ; 9.192  ; 9.127  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ; 7.412  ; 7.113  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ; 7.262  ; 6.931  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                             ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; lcd_rgb[*]      ; sys_clk    ; 14.290 ; 14.176 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[0]     ; sys_clk    ; 14.996 ; 14.882 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[1]     ; sys_clk    ; 15.011 ; 14.897 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[2]     ; sys_clk    ; 15.011 ; 14.897 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[3]     ; sys_clk    ; 15.279 ; 15.165 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[4]     ; sys_clk    ; 15.279 ; 15.165 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[5]     ; sys_clk    ; 14.427 ; 14.313 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[6]     ; sys_clk    ; 14.419 ; 14.305 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[7]     ; sys_clk    ; 14.419 ; 14.305 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[8]     ; sys_clk    ; 14.996 ; 14.882 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[9]     ; sys_clk    ; 14.713 ; 14.599 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[10]    ; sys_clk    ; 14.996 ; 14.882 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[11]    ; sys_clk    ; 14.325 ; 14.211 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[12]    ; sys_clk    ; 14.325 ; 14.211 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[13]    ; sys_clk    ; 14.290 ; 14.176 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[14]    ; sys_clk    ; 14.290 ; 14.176 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[15]    ; sys_clk    ; 14.427 ; 14.313 ; Rise       ; clk_10m                                           ;
; sdram_data[*]   ; sys_clk    ; 5.208  ; 5.110  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 5.396  ; 5.282  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 5.898  ; 5.800  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.981  ; 5.883  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.918  ; 5.820  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 5.208  ; 5.110  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 6.676  ; 6.678  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 5.396  ; 5.282  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 5.918  ; 5.820  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.648  ; 5.571  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 5.217  ; 5.119  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 5.306  ; 5.229  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 5.259  ; 5.182  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 5.306  ; 5.229  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 5.306  ; 5.229  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 5.297  ; 5.220  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.297  ; 5.220  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 13.503 ; 13.389 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk    ; 14.209 ; 14.095 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk    ; 14.224 ; 14.110 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk    ; 14.224 ; 14.110 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk    ; 14.492 ; 14.378 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 14.492 ; 14.378 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk    ; 13.640 ; 13.526 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk    ; 13.632 ; 13.518 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk    ; 13.632 ; 13.518 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk    ; 14.209 ; 14.095 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk    ; 13.926 ; 13.812 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 14.209 ; 14.095 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk    ; 13.538 ; 13.424 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk    ; 13.538 ; 13.424 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk    ; 13.503 ; 13.389 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk    ; 13.503 ; 13.389 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 13.640 ; 13.526 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                     ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; lcd_rgb[*]      ; sys_clk    ; 9.756  ; 9.642  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[0]     ; sys_clk    ; 10.435 ; 10.321 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[1]     ; sys_clk    ; 10.448 ; 10.334 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[2]     ; sys_clk    ; 10.448 ; 10.334 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[3]     ; sys_clk    ; 10.706 ; 10.592 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[4]     ; sys_clk    ; 10.706 ; 10.592 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[5]     ; sys_clk    ; 9.888  ; 9.774  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[6]     ; sys_clk    ; 9.881  ; 9.767  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[7]     ; sys_clk    ; 9.881  ; 9.767  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[8]     ; sys_clk    ; 10.435 ; 10.321 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[9]     ; sys_clk    ; 10.162 ; 10.048 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[10]    ; sys_clk    ; 10.435 ; 10.321 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[11]    ; sys_clk    ; 9.790  ; 9.676  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[12]    ; sys_clk    ; 9.790  ; 9.676  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[13]    ; sys_clk    ; 9.756  ; 9.642  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[14]    ; sys_clk    ; 9.756  ; 9.642  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[15]    ; sys_clk    ; 9.888  ; 9.774  ; Rise       ; clk_10m                                           ;
; sdram_data[*]   ; sys_clk    ; 4.631  ; 4.533  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.775  ; 4.661  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 5.292  ; 5.194  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.372  ; 5.274  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.311  ; 5.213  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.631  ; 4.533  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 6.097  ; 6.099  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.775  ; 4.661  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 5.311  ; 5.213  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.056  ; 4.979  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.639  ; 4.541  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.728  ; 4.651  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.682  ; 4.605  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.728  ; 4.651  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.728  ; 4.651  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.720  ; 4.643  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.720  ; 4.643  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 8.308  ; 8.194  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk    ; 8.987  ; 8.873  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk    ; 9.000  ; 8.886  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk    ; 9.000  ; 8.886  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk    ; 9.258  ; 9.144  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 9.258  ; 9.144  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk    ; 8.440  ; 8.326  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk    ; 8.433  ; 8.319  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk    ; 8.433  ; 8.319  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk    ; 8.987  ; 8.873  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk    ; 8.714  ; 8.600  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 8.987  ; 8.873  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk    ; 8.342  ; 8.228  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk    ; 8.342  ; 8.228  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk    ; 8.308  ; 8.194  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk    ; 8.308  ; 8.194  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 8.440  ; 8.326  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                  ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; lcd_rgb[*]      ; sys_clk    ; 13.998    ; 14.112    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[0]     ; sys_clk    ; 14.682    ; 14.796    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[1]     ; sys_clk    ; 14.697    ; 14.811    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[2]     ; sys_clk    ; 14.697    ; 14.811    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[3]     ; sys_clk    ; 14.929    ; 15.043    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[4]     ; sys_clk    ; 14.929    ; 15.043    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[5]     ; sys_clk    ; 14.144    ; 14.258    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[6]     ; sys_clk    ; 14.148    ; 14.262    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[7]     ; sys_clk    ; 14.148    ; 14.262    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[8]     ; sys_clk    ; 14.682    ; 14.796    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[9]     ; sys_clk    ; 14.432    ; 14.546    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[10]    ; sys_clk    ; 14.682    ; 14.796    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[11]    ; sys_clk    ; 14.028    ; 14.142    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[12]    ; sys_clk    ; 14.028    ; 14.142    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[13]    ; sys_clk    ; 13.998    ; 14.112    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[14]    ; sys_clk    ; 13.998    ; 14.112    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[15]    ; sys_clk    ; 14.144    ; 14.258    ; Rise       ; clk_10m                                           ;
; sdram_data[*]   ; sys_clk    ; 5.004     ; 5.102     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 5.186     ; 5.300     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 5.634     ; 5.732     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.708     ; 5.806     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.643     ; 5.741     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 5.014     ; 5.112     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 6.582     ; 6.580     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 5.186     ; 5.300     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 5.643     ; 5.741     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.423     ; 5.500     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 5.004     ; 5.102     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 5.114     ; 5.191     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 5.067     ; 5.144     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 5.114     ; 5.191     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 5.114     ; 5.191     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 5.124     ; 5.201     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.124     ; 5.201     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 13.012    ; 13.126    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk    ; 13.696    ; 13.810    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk    ; 13.711    ; 13.825    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk    ; 13.711    ; 13.825    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk    ; 13.943    ; 14.057    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 13.943    ; 14.057    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk    ; 13.158    ; 13.272    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk    ; 13.162    ; 13.276    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk    ; 13.162    ; 13.276    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk    ; 13.696    ; 13.810    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk    ; 13.446    ; 13.560    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 13.696    ; 13.810    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk    ; 13.042    ; 13.156    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk    ; 13.042    ; 13.156    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk    ; 13.012    ; 13.126    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk    ; 13.012    ; 13.126    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 13.158    ; 13.272    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                          ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; lcd_rgb[*]      ; sys_clk    ; 9.504     ; 9.618     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[0]     ; sys_clk    ; 10.161    ; 10.275    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[1]     ; sys_clk    ; 10.176    ; 10.290    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[2]     ; sys_clk    ; 10.176    ; 10.290    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[3]     ; sys_clk    ; 10.398    ; 10.512    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[4]     ; sys_clk    ; 10.398    ; 10.512    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[5]     ; sys_clk    ; 9.644     ; 9.758     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[6]     ; sys_clk    ; 9.649     ; 9.763     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[7]     ; sys_clk    ; 9.649     ; 9.763     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[8]     ; sys_clk    ; 10.161    ; 10.275    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[9]     ; sys_clk    ; 9.921     ; 10.035    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[10]    ; sys_clk    ; 10.161    ; 10.275    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[11]    ; sys_clk    ; 9.533     ; 9.647     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[12]    ; sys_clk    ; 9.533     ; 9.647     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[13]    ; sys_clk    ; 9.504     ; 9.618     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[14]    ; sys_clk    ; 9.504     ; 9.618     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[15]    ; sys_clk    ; 9.644     ; 9.758     ; Rise       ; clk_10m                                           ;
; sdram_data[*]   ; sys_clk    ; 4.430     ; 4.528     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.569     ; 4.683     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 5.035     ; 5.133     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.106     ; 5.204     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.043     ; 5.141     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.440     ; 4.538     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 6.007     ; 6.005     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.569     ; 4.683     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 5.043     ; 5.141     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.837     ; 4.914     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.430     ; 4.528     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.540     ; 4.617     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.495     ; 4.572     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.540     ; 4.617     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.540     ; 4.617     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.550     ; 4.627     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.550     ; 4.627     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 8.234     ; 8.348     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk    ; 8.891     ; 9.005     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk    ; 8.906     ; 9.020     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk    ; 8.906     ; 9.020     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk    ; 9.128     ; 9.242     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 9.128     ; 9.242     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk    ; 8.374     ; 8.488     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk    ; 8.379     ; 8.493     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk    ; 8.379     ; 8.493     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk    ; 8.891     ; 9.005     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk    ; 8.651     ; 8.765     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 8.891     ; 9.005     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk    ; 8.263     ; 8.377     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk    ; 8.263     ; 8.377     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk    ; 8.234     ; 8.348     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk    ; 8.234     ; 8.348     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 8.374     ; 8.488     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 125.55 MHz ; 125.55 MHz      ; clk_10m    ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.653 ; 0.000         ;
; clk_10m                                           ; 3.764 ; 0.000         ;
; cam_pclk                                          ; 4.220 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 9.159 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; clk_10m                                           ; 0.108 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.381 ; 0.000         ;
; cam_pclk                                          ; 1.371 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.346 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+----------+-------+--------------------+
; Clock    ; Slack ; End Point TNS      ;
+----------+-------+--------------------+
; cam_pclk ; 6.771 ; 0.000              ;
+----------+-------+--------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; cam_pclk ; 1.480 ; 0.000             ;
+----------+-------+-------------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.715  ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 4.717  ; 0.000         ;
; cam_pclk                                          ; 9.504  ; 0.000         ;
; sys_clk                                           ; 9.943  ; 0.000         ;
; clk_10m                                           ; 49.630 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.653 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.170     ; 8.179      ;
; 1.653 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.170     ; 8.179      ;
; 1.653 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.170     ; 8.179      ;
; 1.653 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.170     ; 8.179      ;
; 1.653 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.170     ; 8.179      ;
; 1.772 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.170     ; 8.060      ;
; 1.772 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.170     ; 8.060      ;
; 1.772 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.170     ; 8.060      ;
; 1.772 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.170     ; 8.060      ;
; 1.772 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.170     ; 8.060      ;
; 1.879 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.170     ; 7.953      ;
; 1.879 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.170     ; 7.953      ;
; 1.879 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.170     ; 7.953      ;
; 1.879 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.170     ; 7.953      ;
; 1.879 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.170     ; 7.953      ;
; 2.019 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 7.814      ;
; 2.020 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 7.813      ;
; 2.020 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 7.813      ;
; 2.021 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 7.812      ;
; 2.022 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 7.811      ;
; 2.023 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 7.810      ;
; 2.023 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 7.810      ;
; 2.122 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 7.711      ;
; 2.123 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 7.710      ;
; 2.123 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 7.710      ;
; 2.124 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 7.709      ;
; 2.125 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 7.708      ;
; 2.126 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 7.707      ;
; 2.126 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 7.707      ;
; 2.138 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 7.695      ;
; 2.138 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 7.695      ;
; 2.138 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 7.695      ;
; 2.139 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 7.694      ;
; 2.140 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 7.693      ;
; 2.140 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 7.693      ;
; 2.140 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 7.693      ;
; 2.160 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 7.667      ;
; 2.160 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 7.667      ;
; 2.160 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 7.667      ;
; 2.160 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 7.667      ;
; 2.160 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 7.667      ;
; 2.160 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 7.667      ;
; 2.160 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 7.667      ;
; 2.160 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 7.667      ;
; 2.160 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 7.667      ;
; 2.160 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 7.667      ;
; 2.241 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 7.592      ;
; 2.241 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 7.592      ;
; 2.241 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 7.592      ;
; 2.242 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 7.591      ;
; 2.243 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 7.590      ;
; 2.243 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 7.590      ;
; 2.243 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 7.590      ;
; 2.245 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 7.588      ;
; 2.246 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 7.587      ;
; 2.246 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 7.587      ;
; 2.247 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 7.586      ;
; 2.248 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 7.585      ;
; 2.249 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 7.584      ;
; 2.249 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 7.584      ;
; 2.279 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 7.548      ;
; 2.279 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 7.548      ;
; 2.279 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 7.548      ;
; 2.279 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 7.548      ;
; 2.279 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 7.548      ;
; 2.279 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 7.548      ;
; 2.279 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 7.548      ;
; 2.279 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 7.548      ;
; 2.279 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 7.548      ;
; 2.279 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 7.548      ;
; 2.307 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 7.529      ;
; 2.364 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 7.469      ;
; 2.364 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 7.469      ;
; 2.364 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 7.469      ;
; 2.365 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 7.468      ;
; 2.366 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 7.467      ;
; 2.366 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 7.467      ;
; 2.366 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 7.467      ;
; 2.386 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 7.441      ;
; 2.386 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 7.441      ;
; 2.386 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 7.441      ;
; 2.386 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 7.441      ;
; 2.386 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 7.441      ;
; 2.386 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 7.441      ;
; 2.386 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 7.441      ;
; 2.386 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 7.441      ;
; 2.386 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 7.441      ;
; 2.386 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 7.441      ;
; 2.410 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 7.426      ;
; 2.533 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 7.303      ;
; 3.060 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 6.767      ;
; 3.071 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 6.756      ;
; 3.179 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 6.648      ;
; 3.190 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 6.637      ;
; 3.286 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 6.541      ;
; 3.297 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.175     ; 6.530      ;
; 3.911 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.917     ; 3.114      ;
; 4.127 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.917     ; 2.898      ;
; 4.205 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.241     ; 3.496      ;
; 4.230 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.917     ; 2.795      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_10m'                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                                                                                                                                                             ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 3.764 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.342      ; 9.580      ;
; 3.770 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.342      ; 9.574      ;
; 3.812 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.342      ; 9.532      ;
; 3.816 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.342      ; 9.528      ;
; 3.818 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.342      ; 9.526      ;
; 3.822 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.342      ; 9.522      ;
; 3.842 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.624      ; 9.706      ;
; 3.842 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.624      ; 9.706      ;
; 3.842 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.624      ; 9.706      ;
; 3.842 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.624      ; 9.706      ;
; 3.842 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.624      ; 9.706      ;
; 3.842 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.624      ; 9.706      ;
; 3.842 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.624      ; 9.706      ;
; 3.848 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.624      ; 9.700      ;
; 3.848 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.624      ; 9.700      ;
; 3.848 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.624      ; 9.700      ;
; 3.848 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.624      ; 9.700      ;
; 3.848 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.624      ; 9.700      ;
; 3.848 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.624      ; 9.700      ;
; 3.848 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.624      ; 9.700      ;
; 3.960 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.344      ; 9.386      ;
; 3.960 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.344      ; 9.386      ;
; 3.960 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.344      ; 9.386      ;
; 3.960 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.344      ; 9.386      ;
; 3.966 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.344      ; 9.380      ;
; 3.966 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.344      ; 9.380      ;
; 3.966 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.344      ; 9.380      ;
; 3.966 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.344      ; 9.380      ;
; 4.040 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.342      ; 9.304      ;
; 4.077 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.342      ; 9.267      ;
; 4.083 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.342      ; 9.261      ;
; 4.084 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.342      ; 9.260      ;
; 4.088 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.342      ; 9.256      ;
; 4.090 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.342      ; 9.254      ;
; 4.090 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.342      ; 9.254      ;
; 4.092 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.342      ; 9.252      ;
; 4.096 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.342      ; 9.248      ;
; 4.118 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.624      ; 9.430      ;
; 4.118 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.624      ; 9.430      ;
; 4.118 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.624      ; 9.430      ;
; 4.118 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.624      ; 9.430      ;
; 4.118 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.624      ; 9.430      ;
; 4.118 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.624      ; 9.430      ;
; 4.118 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.624      ; 9.430      ;
; 4.141 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.342      ; 9.203      ;
; 4.147 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.342      ; 9.197      ;
; 4.207 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.625      ; 9.342      ;
; 4.207 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.625      ; 9.342      ;
; 4.207 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.625      ; 9.342      ;
; 4.207 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.625      ; 9.342      ;
; 4.207 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.625      ; 9.342      ;
; 4.207 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.625      ; 9.342      ;
; 4.207 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.625      ; 9.342      ;
; 4.207 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.625      ; 9.342      ;
; 4.207 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.625      ; 9.342      ;
; 4.213 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.625      ; 9.336      ;
; 4.213 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.625      ; 9.336      ;
; 4.213 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.625      ; 9.336      ;
; 4.213 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.625      ; 9.336      ;
; 4.213 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.625      ; 9.336      ;
; 4.213 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.625      ; 9.336      ;
; 4.213 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.625      ; 9.336      ;
; 4.213 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.625      ; 9.336      ;
; 4.213 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.625      ; 9.336      ;
; 4.236 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.344      ; 9.110      ;
; 4.236 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.344      ; 9.110      ;
; 4.236 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.344      ; 9.110      ;
; 4.236 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.344      ; 9.110      ;
; 4.322 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.343      ; 9.023      ;
; 4.322 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.343      ; 9.023      ;
; 4.322 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.343      ; 9.023      ;
; 4.328 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.343      ; 9.017      ;
; 4.328 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.343      ; 9.017      ;
; 4.328 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.343      ; 9.017      ;
; 4.339 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.630      ; 9.330      ;
; 4.345 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.630      ; 9.324      ;
; 4.353 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.342      ; 8.991      ;
; 4.360 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.342      ; 8.984      ;
; 4.366 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.342      ; 8.978      ;
; 4.372 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.342      ; 8.972      ;
; 4.378 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.342      ; 8.966      ;
; 4.417 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.342      ; 8.927      ;
; 4.483 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.625      ; 9.066      ;
; 4.483 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.625      ; 9.066      ;
; 4.483 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.625      ; 9.066      ;
; 4.483 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.625      ; 9.066      ;
; 4.483 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.625      ; 9.066      ;
; 4.483 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.625      ; 9.066      ;
; 4.483 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.625      ; 9.066      ;
; 4.483 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.625      ; 9.066      ;
; 4.483 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.625      ; 9.066      ;
; 4.510 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.343      ; 8.835      ;
; 4.510 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.343      ; 8.835      ;
; 4.510 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.343      ; 8.835      ;
; 4.510 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.343      ; 8.835      ;
; 4.510 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.343      ; 8.835      ;
; 4.510 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.343      ; 8.835      ;
; 4.510 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.343      ; 8.835      ;
; 4.510 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.343      ; 8.835      ;
; 4.510 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 3.343      ; 8.835      ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 4.220 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.843      ; 7.535      ;
; 4.310 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.843      ; 7.445      ;
; 4.497 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.843      ; 7.258      ;
; 4.859 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.843      ; 6.896      ;
; 5.638 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.841      ; 6.115      ;
; 5.639 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.841      ; 6.114      ;
; 5.735 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.841      ; 6.018      ;
; 5.968 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.841      ; 5.785      ;
; 6.046 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.841      ; 5.707      ;
; 6.153 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.841      ; 5.600      ;
; 7.069 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.843      ; 4.686      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                               ;
+-------+-------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 9.159 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.313     ; 0.770      ;
; 9.193 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.313     ; 0.736      ;
+-------+-------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_10m'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 0.108 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 3.739      ; 4.062      ;
; 0.132 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 3.738      ; 4.085      ;
; 0.342 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 3.739      ; 4.296      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.071      ; 0.669      ;
; 0.476 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[6]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.644      ; 4.335      ;
; 0.476 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[1]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.644      ; 4.335      ;
; 0.476 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[0]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.644      ; 4.335      ;
; 0.476 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[3]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.644      ; 4.335      ;
; 0.476 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[2]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.644      ; 4.335      ;
; 0.476 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[4]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.644      ; 4.335      ;
; 0.476 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[5]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.644      ; 4.335      ;
; 0.476 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[7]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.644      ; 4.335      ;
; 0.476 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[8]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.644      ; 4.335      ;
; 0.476 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[9]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.644      ; 4.335      ;
; 0.476 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[10]                                                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.644      ; 4.335      ;
; 0.477 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 3.738      ; 4.430      ;
; 0.483 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 3.738      ; 4.436      ;
; 0.496 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.071      ; 0.762      ;
; 0.506 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.353      ; 1.089      ;
; 0.506 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.773      ;
; 0.508 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 3.739      ; 4.462      ;
; 0.509 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.776      ;
; 0.521 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 3.739      ; 4.475      ;
; 0.529 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[10]                                                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.641      ; 4.385      ;
; 0.529 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[0]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.641      ; 4.385      ;
; 0.529 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[1]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.641      ; 4.385      ;
; 0.529 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[2]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.641      ; 4.385      ;
; 0.529 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[3]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.641      ; 4.385      ;
; 0.529 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[4]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.641      ; 4.385      ;
; 0.529 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[5]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.641      ; 4.385      ;
; 0.529 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[6]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.641      ; 4.385      ;
; 0.529 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[7]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.641      ; 4.385      ;
; 0.529 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[8]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.641      ; 4.385      ;
; 0.529 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[9]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.641      ; 4.385      ;
; 0.540 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 3.739      ; 4.494      ;
; 0.542 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.352      ; 1.124      ;
; 0.543 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.353      ; 1.126      ;
; 0.549 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.353      ; 1.132      ;
; 0.558 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.353      ; 1.141      ;
; 0.560 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 3.739      ; 4.514      ;
; 0.575 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.352      ; 1.157      ;
; 0.581 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.071      ; 0.847      ;
; 0.608 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.351      ; 1.189      ;
; 0.615 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.353      ; 1.198      ;
; 0.618 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.071      ; 0.884      ;
; 0.634 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.901      ;
; 0.634 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.071      ; 0.900      ;
; 0.642 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.071      ; 0.908      ;
; 0.645 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.071      ; 0.911      ;
; 0.660 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.927      ;
; 0.667 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.071      ; 0.933      ;
; 0.689 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.071      ; 0.955      ;
; 0.696 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.963      ;
; 0.708 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                               ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.071      ; 0.974      ;
; 0.708 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[2]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[2]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[1]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[1]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[8]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[8]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[10]                                                                                                                            ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[10]                                                                                                                                         ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[7]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[7]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[9]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[9]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.977      ;
; 0.713 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.642      ; 4.570      ;
; 0.713 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[4]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[4]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[6]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[6]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[8]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[8]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[6]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[6]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.980      ;
; 0.714 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.981      ;
; 0.714 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[3]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[3]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.981      ;
; 0.718 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[5]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[5]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.985      ;
; 0.729 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[0]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[0]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.996      ;
; 0.729 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[9]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[9]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.996      ;
; 0.732 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[5]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[5]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.999      ;
; 0.732 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[7]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[7]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 0.999      ;
; 0.736 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[10]                                                                                                                            ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[10]                                                                                                                                         ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 1.003      ;
; 0.738 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[4]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[4]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 1.005      ;
; 0.739 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.642      ; 4.596      ;
; 0.741 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[1]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[1]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 1.008      ;
; 0.742 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[2]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[2]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 1.009      ;
; 0.764 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.642      ; 4.621      ;
; 0.769 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 1.036      ;
; 0.770 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.352      ; 1.352      ;
; 0.775 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 1.042      ;
; 0.777 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 1.044      ;
; 0.777 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.071      ; 1.043      ;
; 0.781 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[0]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[0]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 1.048      ;
; 0.787 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.352      ; 1.369      ;
; 0.789 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 3.738      ; 4.742      ;
; 0.790 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.642      ; 4.647      ;
; 0.791 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 1.058      ;
; 0.806 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.072      ; 1.073      ;
; 0.812 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[6]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 3.644      ; 4.671      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                ;
+-------+-------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 0.381 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.167     ; 0.669      ;
; 0.405 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.167     ; 0.693      ;
+-------+-------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 1.371 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.311      ; 3.957      ;
; 1.762 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.310      ; 4.347      ;
; 1.828 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.310      ; 4.413      ;
; 1.906 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.310      ; 4.491      ;
; 1.941 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.310      ; 4.526      ;
; 2.101 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.310      ; 4.686      ;
; 2.102 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.310      ; 4.687      ;
; 2.734 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.311      ; 5.320      ;
; 2.850 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.311      ; 5.436      ;
; 3.067 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.311      ; 5.653      ;
; 3.070 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.311      ; 5.656      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 3.346 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.425     ; 1.226      ;
; 3.359 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 3.717      ;
; 3.369 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 3.727      ;
; 3.388 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 3.746      ;
; 3.398 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 3.756      ;
; 3.466 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 3.824      ;
; 3.495 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 3.853      ;
; 3.595 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.775     ; 2.125      ;
; 3.601 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 3.968      ;
; 3.662 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 4.029      ;
; 3.691 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.775     ; 2.221      ;
; 3.706 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 4.073      ;
; 3.721 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 4.085      ;
; 3.722 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 4.086      ;
; 3.722 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 4.086      ;
; 3.722 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 4.086      ;
; 3.723 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 4.087      ;
; 3.723 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 4.087      ;
; 3.724 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 4.088      ;
; 3.753 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.425     ; 1.633      ;
; 3.760 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.425     ; 1.640      ;
; 3.760 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.775     ; 2.290      ;
; 3.782 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 4.146      ;
; 3.783 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 4.147      ;
; 3.783 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 4.147      ;
; 3.783 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 4.147      ;
; 3.784 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 4.148      ;
; 3.784 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 4.148      ;
; 3.785 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 4.149      ;
; 3.813 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.775     ; 2.343      ;
; 3.826 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 4.190      ;
; 3.827 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 4.191      ;
; 3.827 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 4.191      ;
; 3.827 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 4.191      ;
; 3.828 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 4.192      ;
; 3.828 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 4.192      ;
; 3.829 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 4.193      ;
; 3.861 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.775     ; 2.391      ;
; 3.863 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 4.227      ;
; 3.864 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 4.228      ;
; 3.865 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 4.229      ;
; 3.866 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 4.230      ;
; 3.866 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 4.230      ;
; 3.867 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 4.231      ;
; 3.867 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 4.231      ;
; 3.924 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 4.288      ;
; 3.925 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 4.289      ;
; 3.926 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 4.290      ;
; 3.927 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 4.291      ;
; 3.927 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 4.291      ;
; 3.928 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 4.292      ;
; 3.928 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 4.292      ;
; 3.929 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.775     ; 2.459      ;
; 3.968 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 4.332      ;
; 3.969 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 4.333      ;
; 3.970 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 4.334      ;
; 3.971 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 4.335      ;
; 3.971 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 4.335      ;
; 3.972 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 4.336      ;
; 3.972 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 4.336      ;
; 4.044 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.425     ; 1.924      ;
; 4.112 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.425     ; 1.992      ;
; 4.338 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 4.696      ;
; 4.338 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 4.696      ;
; 4.338 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 4.696      ;
; 4.338 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 4.696      ;
; 4.338 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 4.696      ;
; 4.338 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 4.696      ;
; 4.338 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 4.696      ;
; 4.338 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 4.696      ;
; 4.338 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 4.696      ;
; 4.338 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 4.696      ;
; 4.348 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 4.706      ;
; 4.348 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 4.706      ;
; 4.348 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 4.706      ;
; 4.348 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 4.706      ;
; 4.348 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 4.706      ;
; 4.348 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 4.706      ;
; 4.348 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 4.706      ;
; 4.348 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 4.706      ;
; 4.348 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 4.706      ;
; 4.348 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 4.706      ;
; 4.445 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 4.803      ;
; 4.445 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 4.803      ;
; 4.445 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 4.803      ;
; 4.445 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 4.803      ;
; 4.445 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 4.803      ;
; 4.445 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 4.803      ;
; 4.445 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 4.803      ;
; 4.445 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 4.803      ;
; 4.445 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 4.803      ;
; 4.445 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 4.803      ;
; 4.704 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 5.067      ;
; 4.704 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 5.067      ;
; 4.704 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 5.067      ;
; 4.704 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 5.067      ;
; 4.704 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 5.067      ;
; 4.714 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 5.077      ;
; 4.714 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 5.077      ;
; 4.714 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 5.077      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'cam_pclk'                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 6.771 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.110      ; 5.251      ;
; 6.771 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.110      ; 5.251      ;
; 6.771 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.110      ; 5.251      ;
; 6.771 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.110      ; 5.251      ;
; 6.771 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.110      ; 5.251      ;
; 6.786 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.110      ; 5.236      ;
; 6.786 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.110      ; 5.236      ;
; 6.786 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.110      ; 5.236      ;
; 6.786 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.110      ; 5.236      ;
; 6.786 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.110      ; 5.236      ;
; 6.812 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.151      ; 5.251      ;
; 6.812 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.151      ; 5.251      ;
; 6.812 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.151      ; 5.251      ;
; 6.812 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.151      ; 5.251      ;
; 6.812 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.151      ; 5.251      ;
; 6.827 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.151      ; 5.236      ;
; 6.827 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.151      ; 5.236      ;
; 6.827 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.151      ; 5.236      ;
; 6.827 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.151      ; 5.236      ;
; 6.827 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.151      ; 5.236      ;
; 6.850 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.844      ; 4.906      ;
; 6.850 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.844      ; 4.906      ;
; 6.850 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.844      ; 4.906      ;
; 6.850 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.844      ; 4.906      ;
; 6.850 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.844      ; 4.906      ;
; 6.850 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.844      ; 4.906      ;
; 6.850 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.844      ; 4.906      ;
; 6.865 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.844      ; 4.891      ;
; 6.865 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.844      ; 4.891      ;
; 6.865 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.844      ; 4.891      ;
; 6.865 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.844      ; 4.891      ;
; 6.865 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.844      ; 4.891      ;
; 6.865 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.844      ; 4.891      ;
; 6.865 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.844      ; 4.891      ;
; 6.943 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.110      ; 5.079      ;
; 6.943 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.110      ; 5.079      ;
; 6.943 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.110      ; 5.079      ;
; 6.943 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.110      ; 5.079      ;
; 6.943 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.110      ; 5.079      ;
; 6.984 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.151      ; 5.079      ;
; 6.984 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.151      ; 5.079      ;
; 6.984 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.151      ; 5.079      ;
; 6.984 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.151      ; 5.079      ;
; 6.984 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.151      ; 5.079      ;
; 6.992 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.159      ; 5.079      ;
; 6.992 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.159      ; 5.079      ;
; 6.992 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.159      ; 5.079      ;
; 6.992 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.159      ; 5.079      ;
; 6.992 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.159      ; 5.079      ;
; 7.007 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.159      ; 5.064      ;
; 7.007 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.159      ; 5.064      ;
; 7.007 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.159      ; 5.064      ;
; 7.007 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.159      ; 5.064      ;
; 7.007 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.159      ; 5.064      ;
; 7.022 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.844      ; 4.734      ;
; 7.022 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.844      ; 4.734      ;
; 7.022 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.844      ; 4.734      ;
; 7.022 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.844      ; 4.734      ;
; 7.022 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.844      ; 4.734      ;
; 7.022 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.844      ; 4.734      ;
; 7.022 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.844      ; 4.734      ;
; 7.033 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.200      ; 5.079      ;
; 7.033 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.200      ; 5.079      ;
; 7.033 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.200      ; 5.079      ;
; 7.033 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.200      ; 5.079      ;
; 7.033 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.200      ; 5.079      ;
; 7.033 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.200      ; 5.079      ;
; 7.033 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.200      ; 5.079      ;
; 7.033 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.200      ; 5.079      ;
; 7.033 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.200      ; 5.079      ;
; 7.033 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.200      ; 5.079      ;
; 7.033 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.200      ; 5.079      ;
; 7.048 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.200      ; 5.064      ;
; 7.048 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.200      ; 5.064      ;
; 7.048 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.200      ; 5.064      ;
; 7.048 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.200      ; 5.064      ;
; 7.048 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.200      ; 5.064      ;
; 7.048 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.200      ; 5.064      ;
; 7.048 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.200      ; 5.064      ;
; 7.048 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.200      ; 5.064      ;
; 7.048 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.200      ; 5.064      ;
; 7.048 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.200      ; 5.064      ;
; 7.048 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.200      ; 5.064      ;
; 7.164 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.159      ; 4.907      ;
; 7.164 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.159      ; 4.907      ;
; 7.164 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.159      ; 4.907      ;
; 7.164 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.159      ; 4.907      ;
; 7.164 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.159      ; 4.907      ;
; 7.205 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.200      ; 4.907      ;
; 7.205 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.200      ; 4.907      ;
; 7.205 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.200      ; 4.907      ;
; 7.205 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.200      ; 4.907      ;
; 7.205 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.200      ; 4.907      ;
; 7.205 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.200      ; 4.907      ;
; 7.205 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.200      ; 4.907      ;
; 7.205 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.200      ; 4.907      ;
; 7.205 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.200      ; 4.907      ;
; 7.205 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.200      ; 4.907      ;
; 7.205 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.200      ; 4.907      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'cam_pclk'                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 1.480 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.683      ; 4.438      ;
; 1.480 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.683      ; 4.438      ;
; 1.480 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.683      ; 4.438      ;
; 1.480 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.683      ; 4.438      ;
; 1.480 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.683      ; 4.438      ;
; 1.480 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.683      ; 4.438      ;
; 1.480 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.683      ; 4.438      ;
; 1.480 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.683      ; 4.438      ;
; 1.480 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.683      ; 4.438      ;
; 1.480 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.683      ; 4.438      ;
; 1.480 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.683      ; 4.438      ;
; 1.522 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.641      ; 4.438      ;
; 1.522 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.641      ; 4.438      ;
; 1.522 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.641      ; 4.438      ;
; 1.522 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.641      ; 4.438      ;
; 1.522 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.641      ; 4.438      ;
; 1.627 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.633      ; 4.535      ;
; 1.627 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.633      ; 4.535      ;
; 1.627 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.633      ; 4.535      ;
; 1.627 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.633      ; 4.535      ;
; 1.627 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.633      ; 4.535      ;
; 1.670 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.590      ; 4.535      ;
; 1.670 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.590      ; 4.535      ;
; 1.670 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.590      ; 4.535      ;
; 1.670 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.590      ; 4.535      ;
; 1.670 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.590      ; 4.535      ;
; 1.670 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.682      ; 4.627      ;
; 1.670 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.682      ; 4.627      ;
; 1.670 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.682      ; 4.627      ;
; 1.670 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.682      ; 4.627      ;
; 1.670 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.682      ; 4.627      ;
; 1.670 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.682      ; 4.627      ;
; 1.670 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.682      ; 4.627      ;
; 1.670 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.682      ; 4.627      ;
; 1.670 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.682      ; 4.627      ;
; 1.670 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.682      ; 4.627      ;
; 1.670 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.682      ; 4.627      ;
; 1.687 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.313      ; 4.275      ;
; 1.687 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.313      ; 4.275      ;
; 1.687 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.313      ; 4.275      ;
; 1.687 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.313      ; 4.275      ;
; 1.687 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.313      ; 4.275      ;
; 1.687 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.313      ; 4.275      ;
; 1.687 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.313      ; 4.275      ;
; 1.704 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.682      ; 4.661      ;
; 1.704 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.682      ; 4.661      ;
; 1.704 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.682      ; 4.661      ;
; 1.704 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.682      ; 4.661      ;
; 1.704 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.682      ; 4.661      ;
; 1.704 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.682      ; 4.661      ;
; 1.704 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.682      ; 4.661      ;
; 1.704 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.682      ; 4.661      ;
; 1.704 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.682      ; 4.661      ;
; 1.704 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.682      ; 4.661      ;
; 1.704 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.682      ; 4.661      ;
; 1.712 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.640      ; 4.627      ;
; 1.712 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.640      ; 4.627      ;
; 1.712 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.640      ; 4.627      ;
; 1.712 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.640      ; 4.627      ;
; 1.712 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.640      ; 4.627      ;
; 1.746 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.640      ; 4.661      ;
; 1.746 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.640      ; 4.661      ;
; 1.746 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.640      ; 4.661      ;
; 1.746 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.640      ; 4.661      ;
; 1.746 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.640      ; 4.661      ;
; 1.817 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.632      ; 4.724      ;
; 1.817 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.632      ; 4.724      ;
; 1.817 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.632      ; 4.724      ;
; 1.817 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.632      ; 4.724      ;
; 1.817 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.632      ; 4.724      ;
; 1.851 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.632      ; 4.758      ;
; 1.851 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.632      ; 4.758      ;
; 1.851 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.632      ; 4.758      ;
; 1.851 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.632      ; 4.758      ;
; 1.851 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.632      ; 4.758      ;
; 1.860 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.589      ; 4.724      ;
; 1.860 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.589      ; 4.724      ;
; 1.860 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.589      ; 4.724      ;
; 1.860 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.589      ; 4.724      ;
; 1.860 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.589      ; 4.724      ;
; 1.877 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.312      ; 4.464      ;
; 1.877 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.312      ; 4.464      ;
; 1.877 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.312      ; 4.464      ;
; 1.877 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.312      ; 4.464      ;
; 1.877 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.312      ; 4.464      ;
; 1.877 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.312      ; 4.464      ;
; 1.877 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.312      ; 4.464      ;
; 1.894 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.589      ; 4.758      ;
; 1.894 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.589      ; 4.758      ;
; 1.894 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.589      ; 4.758      ;
; 1.894 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.589      ; 4.758      ;
; 1.894 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.589      ; 4.758      ;
; 1.911 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.312      ; 4.498      ;
; 1.911 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.312      ; 4.498      ;
; 1.911 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.312      ; 4.498      ;
; 1.911 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.312      ; 4.498      ;
; 1.911 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.312      ; 4.498      ;
; 1.911 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.312      ; 4.498      ;
; 1.911 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.312      ; 4.498      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                                             ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                     ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                    ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[11]                                                                    ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                    ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                    ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                    ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[1]                                                                     ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                     ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                     ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                     ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[5]                                                                     ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[6]                                                                     ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[7]                                                                     ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[8]                                                                     ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[9]                                                                     ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                                          ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[4]                                                                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                                           ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                                     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[0]                                                                     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[0]                                                                   ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[10]                                                                  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                   ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                   ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                   ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                   ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                   ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                   ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                   ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[8]                                                                   ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[9]                                                                   ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[10]                                                                 ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[11]                                                                 ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[12]                                                                 ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[13]                                                                 ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[14]                                                                 ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                 ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]                                                                  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[4]                                                                  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]                                                                  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[7]                                                                  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[8]                                                                  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[9]                                                                  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en                                                                     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                       ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                                     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                                     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]                                  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]                                  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]                                  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]                              ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]                              ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[0]                                             ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[1]                                             ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[2]                                             ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[3]                                             ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[4]                                             ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[5]                                             ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[6]                                             ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[7]                                             ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[8]                                             ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[9]                                             ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|dri_clk                                                ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                                        ;
; 4.763 ; 4.947        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]                              ;
; 4.763 ; 4.947        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]                              ;
; 4.832 ; 5.048        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]                              ;
; 4.832 ; 5.048        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]                              ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[0]                                             ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[1]                                             ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[2]                                             ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[3]                                             ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[4]                                             ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[5]                                             ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[6]                                             ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[7]                                             ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[8]                                             ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[9]                                             ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|dri_clk                                                ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                                     ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                                     ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]                                  ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]                                  ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]                                  ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]                              ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]                              ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                       ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                       ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                       ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                                        ;
; 4.965 ; 4.965        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 4.965 ; 4.965        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_10m|clk                                             ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_50m|clk                                             ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[0]|clk                                          ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[1]|clk                                          ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[2]|clk                                          ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[0]|clk                                      ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[1]|clk                                      ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[0]|clk                                      ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[1]|clk                                      ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[0]|clk                                                 ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[1]|clk                                                 ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[2]|clk                                                 ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[3]|clk                                                 ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[4]|clk                                                 ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[5]|clk                                                 ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[6]|clk                                                 ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[7]|clk                                                 ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[8]|clk                                                 ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[9]|clk                                                 ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|dri_clk|clk                                                    ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[0]|clk                                             ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[1]|clk                                             ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[2]|clk                                             ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_rd_en|clk                                              ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[0]|clk                                                 ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[1]|clk                                                 ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[2]|clk                                                 ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[3]|clk                                                 ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[4]|clk                                                 ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[5]|clk                                                 ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[6]|clk                                                 ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[7]|clk                                                 ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[8]|clk                                                 ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[9]|clk                                                 ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|dri_clk|clk                                                    ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_10m|clk                                             ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_50m|clk                                             ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[0]|clk                                          ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[1]|clk                                          ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[2]|clk                                          ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[0]|clk                                      ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[1]|clk                                      ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[0]|clk                                      ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[1]|clk                                      ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[0]|clk                                             ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[1]|clk                                             ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[2]|clk                                             ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_rd_en|clk                                              ;
; 5.033 ; 5.033        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 5.033 ; 5.033        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'cam_pclk'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.504 ; 9.720        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                      ;
; 9.504 ; 9.720        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                                       ;
; 9.504 ; 9.720        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                                       ;
; 9.504 ; 9.720        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                       ;
; 9.504 ; 9.720        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                                       ;
; 9.563 ; 9.779        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                                                ;
; 9.563 ; 9.779        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                                                ;
; 9.563 ; 9.779        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                                                ;
; 9.563 ; 9.779        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                                                ;
; 9.563 ; 9.779        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                                                ;
; 9.565 ; 9.781        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                                                ;
; 9.565 ; 9.781        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                                               ;
; 9.565 ; 9.781        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                                               ;
; 9.565 ; 9.781        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                                               ;
; 9.565 ; 9.781        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                                                ;
; 9.565 ; 9.781        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                                                ;
; 9.565 ; 9.781        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                                                ;
; 9.565 ; 9.781        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                                                ;
; 9.565 ; 9.781        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                                                ;
; 9.565 ; 9.781        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                                                ;
; 9.565 ; 9.781        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                                                ;
; 9.570 ; 9.786        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                                               ;
; 9.570 ; 9.786        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                                               ;
; 9.570 ; 9.786        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                                               ;
; 9.570 ; 9.786        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                                                ;
; 9.570 ; 9.786        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                                                ;
; 9.572 ; 9.788        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                                     ;
; 9.572 ; 9.788        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                                  ;
; 9.572 ; 9.788        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                                                ;
; 9.572 ; 9.788        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                                                ;
; 9.572 ; 9.788        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                                                ;
; 9.609 ; 9.825        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                                  ;
; 9.609 ; 9.825        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                                  ;
; 9.609 ; 9.825        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                ;
; 9.609 ; 9.825        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                                ;
; 9.609 ; 9.825        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                ;
; 9.609 ; 9.825        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                                ;
; 9.609 ; 9.825        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                ;
; 9.609 ; 9.825        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ;
; 9.609 ; 9.825        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ;
; 9.611 ; 9.827        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ;
; 9.612 ; 9.828        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ;
; 9.612 ; 9.828        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ;
; 9.612 ; 9.828        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ;
; 9.612 ; 9.828        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ;
; 9.612 ; 9.828        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ;
; 9.612 ; 9.828        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ;
; 9.612 ; 9.828        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ;
; 9.612 ; 9.828        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ;
; 9.618 ; 9.834        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ;
; 9.618 ; 9.834        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ;
; 9.618 ; 9.834        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ;
; 9.618 ; 9.834        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ;
; 9.627 ; 9.843        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ;
; 9.627 ; 9.843        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ;
; 9.627 ; 9.843        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ;
; 9.627 ; 9.843        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ;
; 9.627 ; 9.843        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ;
; 9.627 ; 9.843        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ;
; 9.629 ; 9.845        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ;
; 9.629 ; 9.845        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ;
; 9.629 ; 9.845        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ;
; 9.629 ; 9.845        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ;
; 9.629 ; 9.845        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ;
; 9.629 ; 9.845        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                               ;
; 9.629 ; 9.845        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ;
; 9.633 ; 9.849        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                                       ;
; 9.633 ; 9.849        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                                       ;
; 9.633 ; 9.849        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                                       ;
; 9.633 ; 9.849        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                                       ;
; 9.633 ; 9.849        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                                       ;
; 9.633 ; 9.849        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                                       ;
; 9.641 ; 9.871        ; 0.230          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ;
; 9.642 ; 9.872        ; 0.230          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ;
; 9.642 ; 9.872        ; 0.230          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ;
; 9.645 ; 9.875        ; 0.230          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; 9.646 ; 9.876        ; 0.230          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ;
; 9.646 ; 9.876        ; 0.230          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ;
; 9.774 ; 9.774        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[10]|clk                                                                                      ;
; 9.774 ; 9.774        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[6]|clk                                                                                       ;
; 9.774 ; 9.774        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[7]|clk                                                                                       ;
; 9.774 ; 9.774        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[8]|clk                                                                                       ;
; 9.774 ; 9.774        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[9]|clk                                                                                       ;
; 9.820 ; 9.820        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9|clk0                                                                                   ;
; 9.823 ; 9.823        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0|clk0                                                                                   ;
; 9.833 ; 9.833        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cam_data_d0[0]|clk                                                                                                                                              ;
; 9.833 ; 9.833        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cam_data_d0[1]|clk                                                                                                                                              ;
; 9.833 ; 9.833        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cam_data_d0[2]|clk                                                                                                                                              ;
; 9.833 ; 9.833        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cam_data_d0[3]|clk                                                                                                                                              ;
; 9.833 ; 9.833        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cam_data_d0[4]|clk                                                                                                                                              ;
; 9.835 ; 9.835        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[0]|clk                                                                                                                                              ;
; 9.835 ; 9.835        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[10]|clk                                                                                                                                             ;
; 9.835 ; 9.835        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[11]|clk                                                                                                                                             ;
; 9.835 ; 9.835        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[12]|clk                                                                                                                                             ;
; 9.835 ; 9.835        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[1]|clk                                                                                                                                              ;
; 9.835 ; 9.835        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[2]|clk                                                                                                                                              ;
; 9.835 ; 9.835        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[3]|clk                                                                                                                                              ;
; 9.835 ; 9.835        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[4]|clk                                                                                                                                              ;
; 9.835 ; 9.835        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[7]|clk                                                                                                                                              ;
; 9.835 ; 9.835        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[8]|clk                                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                            ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.975  ; 9.975        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 9.992  ; 9.992        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.008 ; 10.008       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                     ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_10m'                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.630 ; 49.846       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ;
; 49.630 ; 49.846       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ;
; 49.630 ; 49.846       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ;
; 49.630 ; 49.846       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ;
; 49.630 ; 49.846       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ;
; 49.630 ; 49.846       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ;
; 49.630 ; 49.846       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ;
; 49.630 ; 49.846       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ;
; 49.630 ; 49.846       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ;
; 49.631 ; 49.847       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[0]                                                                                                                                          ;
; 49.631 ; 49.847       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[10]                                                                                                                                         ;
; 49.631 ; 49.847       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[1]                                                                                                                                          ;
; 49.631 ; 49.847       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[2]                                                                                                                                          ;
; 49.631 ; 49.847       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[3]                                                                                                                                          ;
; 49.631 ; 49.847       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[4]                                                                                                                                          ;
; 49.631 ; 49.847       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[5]                                                                                                                                          ;
; 49.631 ; 49.847       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[6]                                                                                                                                          ;
; 49.631 ; 49.847       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[7]                                                                                                                                          ;
; 49.631 ; 49.847       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[8]                                                                                                                                          ;
; 49.631 ; 49.847       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[9]                                                                                                                                          ;
; 49.631 ; 49.847       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[0]                                                                                                                                          ;
; 49.631 ; 49.847       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[10]                                                                                                                                         ;
; 49.631 ; 49.847       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[1]                                                                                                                                          ;
; 49.631 ; 49.847       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[2]                                                                                                                                          ;
; 49.631 ; 49.847       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[3]                                                                                                                                          ;
; 49.631 ; 49.847       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[4]                                                                                                                                          ;
; 49.631 ; 49.847       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[5]                                                                                                                                          ;
; 49.631 ; 49.847       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[6]                                                                                                                                          ;
; 49.631 ; 49.847       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[7]                                                                                                                                          ;
; 49.631 ; 49.847       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[8]                                                                                                                                          ;
; 49.631 ; 49.847       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[9]                                                                                                                                          ;
; 49.631 ; 49.847       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ;
; 49.631 ; 49.847       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ;
; 49.631 ; 49.847       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ;
; 49.631 ; 49.847       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ;
; 49.631 ; 49.847       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ;
; 49.631 ; 49.847       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ;
; 49.631 ; 49.847       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ;
; 49.631 ; 49.847       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ;
; 49.631 ; 49.847       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ;
; 49.631 ; 49.847       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                              ;
; 49.631 ; 49.847       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                               ;
; 49.631 ; 49.847       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                               ;
; 49.631 ; 49.847       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                               ;
; 49.631 ; 49.847       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                               ;
; 49.631 ; 49.847       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                               ;
; 49.631 ; 49.847       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                               ;
; 49.631 ; 49.847       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                               ;
; 49.631 ; 49.847       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                               ;
; 49.631 ; 49.847       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                               ;
; 49.707 ; 49.937       ; 0.230          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ;
; 49.707 ; 49.937       ; 0.230          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ;
; 49.707 ; 49.937       ; 0.230          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ;
; 49.707 ; 49.937       ; 0.230          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ;
; 49.707 ; 49.937       ; 0.230          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ;
; 49.707 ; 49.937       ; 0.230          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ;
; 49.707 ; 49.937       ; 0.230          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ;
; 49.707 ; 49.937       ; 0.230          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ;
; 49.707 ; 49.937       ; 0.230          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ;
; 49.707 ; 49.937       ; 0.230          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ;
; 49.707 ; 49.937       ; 0.230          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ;
; 49.707 ; 49.937       ; 0.230          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ;
; 49.707 ; 49.937       ; 0.230          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ;
; 49.707 ; 49.937       ; 0.230          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ;
; 49.707 ; 49.937       ; 0.230          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ;
; 49.707 ; 49.937       ; 0.230          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ;
; 49.707 ; 49.937       ; 0.230          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 49.707 ; 49.937       ; 0.230          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ;
; 49.829 ; 50.059       ; 0.230          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ;
; 49.830 ; 50.060       ; 0.230          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ;
; 49.830 ; 50.060       ; 0.230          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ;
; 49.830 ; 50.060       ; 0.230          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ;
; 49.830 ; 50.060       ; 0.230          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ;
; 49.830 ; 50.060       ; 0.230          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ;
; 49.830 ; 50.060       ; 0.230          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ;
; 49.830 ; 50.060       ; 0.230          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ;
; 49.830 ; 50.060       ; 0.230          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 49.831 ; 50.061       ; 0.230          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ;
; 49.831 ; 50.061       ; 0.230          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ;
; 49.831 ; 50.061       ; 0.230          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ;
; 49.831 ; 50.061       ; 0.230          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ;
; 49.831 ; 50.061       ; 0.230          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ;
; 49.831 ; 50.061       ; 0.230          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ;
; 49.831 ; 50.061       ; 0.230          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ;
; 49.831 ; 50.061       ; 0.230          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ;
; 49.831 ; 50.061       ; 0.230          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ;
; 49.876 ; 49.876       ; 0.000          ; High Pulse Width ; clk_10m ; Rise       ; u_lcd|u_clk_div|Selector0~clkctrl|inclk[0]                                                                                                                                          ;
; 49.876 ; 49.876       ; 0.000          ; High Pulse Width ; clk_10m ; Rise       ; u_lcd|u_clk_div|Selector0~clkctrl|outclk                                                                                                                                            ;
; 49.900 ; 49.900       ; 0.000          ; High Pulse Width ; clk_10m ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0|clk1                                                                                   ;
; 49.900 ; 49.900       ; 0.000          ; High Pulse Width ; clk_10m ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a9|clk1                                                                                   ;
; 49.900 ; 49.900       ; 0.000          ; High Pulse Width ; clk_10m ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb|clk                                                                                    ;
; 49.900 ; 49.900       ; 0.000          ; High Pulse Width ; clk_10m ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a10|clk                                                                                    ;
; 49.900 ; 49.900       ; 0.000          ; High Pulse Width ; clk_10m ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2|clk                                                                                     ;
; 49.900 ; 49.900       ; 0.000          ; High Pulse Width ; clk_10m ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3|clk                                                                                     ;
; 49.900 ; 49.900       ; 0.000          ; High Pulse Width ; clk_10m ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5|clk                                                                                     ;
; 49.900 ; 49.900       ; 0.000          ; High Pulse Width ; clk_10m ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6|clk                                                                                     ;
; 49.900 ; 49.900       ; 0.000          ; High Pulse Width ; clk_10m ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7|clk                                                                                     ;
; 49.900 ; 49.900       ; 0.000          ; High Pulse Width ; clk_10m ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8|clk                                                                                     ;
; 49.900 ; 49.900       ; 0.000          ; High Pulse Width ; clk_10m ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9|clk                                                                                     ;
; 49.901 ; 49.901       ; 0.000          ; High Pulse Width ; clk_10m ; Rise       ; u_lcd|u_lcd_driver|cnt_h[0]|clk                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; 2.354 ; 2.400 ; Rise       ; cam_pclk                                          ;
;  cam_data[0]    ; cam_pclk   ; 1.909 ; 1.945 ; Rise       ; cam_pclk                                          ;
;  cam_data[1]    ; cam_pclk   ; 2.354 ; 2.400 ; Rise       ; cam_pclk                                          ;
;  cam_data[2]    ; cam_pclk   ; 2.352 ; 2.356 ; Rise       ; cam_pclk                                          ;
;  cam_data[3]    ; cam_pclk   ; 2.143 ; 2.221 ; Rise       ; cam_pclk                                          ;
;  cam_data[4]    ; cam_pclk   ; 2.192 ; 2.309 ; Rise       ; cam_pclk                                          ;
;  cam_data[5]    ; cam_pclk   ; 2.189 ; 2.309 ; Rise       ; cam_pclk                                          ;
;  cam_data[6]    ; cam_pclk   ; 1.776 ; 1.887 ; Rise       ; cam_pclk                                          ;
;  cam_data[7]    ; cam_pclk   ; 2.057 ; 2.067 ; Rise       ; cam_pclk                                          ;
; cam_href        ; cam_pclk   ; 3.170 ; 3.118 ; Rise       ; cam_pclk                                          ;
; cam_vsync       ; cam_pclk   ; 2.057 ; 2.154 ; Rise       ; cam_pclk                                          ;
; sdram_data[*]   ; sys_clk    ; 4.833 ; 4.745 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.060 ; 4.160 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.505 ; 4.466 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.303 ; 4.347 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.600 ; 4.607 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 3.742 ; 3.805 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 4.126 ; 4.129 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.236 ; 4.337 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.531 ; 4.479 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.833 ; 4.745 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.082 ; 4.095 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.177 ; 4.165 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.100 ; 4.116 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.277 ; 4.317 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.340 ; 4.360 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 3.757 ; 3.821 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 3.756 ; 3.818 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 5.129 ; 5.244 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 5.129 ; 5.244 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 4.964 ; 5.039 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 4.682 ; 4.778 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; -1.257 ; -1.352 ; Rise       ; cam_pclk                                          ;
;  cam_data[0]    ; cam_pclk   ; -1.454 ; -1.479 ; Rise       ; cam_pclk                                          ;
;  cam_data[1]    ; cam_pclk   ; -1.880 ; -1.916 ; Rise       ; cam_pclk                                          ;
;  cam_data[2]    ; cam_pclk   ; -1.878 ; -1.875 ; Rise       ; cam_pclk                                          ;
;  cam_data[3]    ; cam_pclk   ; -1.679 ; -1.745 ; Rise       ; cam_pclk                                          ;
;  cam_data[4]    ; cam_pclk   ; -1.725 ; -1.829 ; Rise       ; cam_pclk                                          ;
;  cam_data[5]    ; cam_pclk   ; -1.649 ; -1.753 ; Rise       ; cam_pclk                                          ;
;  cam_data[6]    ; cam_pclk   ; -1.257 ; -1.352 ; Rise       ; cam_pclk                                          ;
;  cam_data[7]    ; cam_pclk   ; -1.343 ; -1.429 ; Rise       ; cam_pclk                                          ;
; cam_href        ; cam_pclk   ; -1.048 ; -1.110 ; Rise       ; cam_pclk                                          ;
; cam_vsync       ; cam_pclk   ; -1.636 ; -1.731 ; Rise       ; cam_pclk                                          ;
; sdram_data[*]   ; sys_clk    ; -3.050 ; -3.098 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; -3.353 ; -3.440 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; -3.782 ; -3.733 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; -3.603 ; -3.643 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; -3.889 ; -3.892 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; -3.050 ; -3.098 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; -3.418 ; -3.409 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; -3.536 ; -3.634 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; -3.807 ; -3.745 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; -4.097 ; -4.001 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; -3.376 ; -3.376 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; -3.468 ; -3.444 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; -3.393 ; -3.397 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; -3.579 ; -3.615 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; -3.639 ; -3.655 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; -3.064 ; -3.114 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; -3.063 ; -3.110 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; -3.965 ; -4.058 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; -4.394 ; -4.506 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; -4.236 ; -4.309 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; -3.965 ; -4.058 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; lcd_de          ; sys_clk    ; 14.108 ; 13.663 ; Rise       ; clk_10m                                           ;
; lcd_pclk        ; sys_clk    ; 7.278  ;        ; Rise       ; clk_10m                                           ;
; lcd_rgb[*]      ; sys_clk    ; 10.110 ; 9.623  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[0]     ; sys_clk    ; 9.722  ; 9.399  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[1]     ; sys_clk    ; 9.527  ; 9.177  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[2]     ; sys_clk    ; 9.757  ; 9.430  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[3]     ; sys_clk    ; 10.110 ; 9.623  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[4]     ; sys_clk    ; 9.973  ; 9.569  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[5]     ; sys_clk    ; 9.602  ; 9.190  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[6]     ; sys_clk    ; 9.356  ; 9.104  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[7]     ; sys_clk    ; 9.377  ; 9.111  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[8]     ; sys_clk    ; 9.330  ; 9.068  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[9]     ; sys_clk    ; 9.553  ; 9.172  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[10]    ; sys_clk    ; 9.811  ; 9.403  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[11]    ; sys_clk    ; 8.885  ; 8.620  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[12]    ; sys_clk    ; 8.872  ; 8.619  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[13]    ; sys_clk    ; 9.181  ; 8.849  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[14]    ; sys_clk    ; 9.167  ; 8.834  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[15]    ; sys_clk    ; 9.494  ; 9.090  ; Rise       ; clk_10m                                           ;
; lcd_pclk        ; sys_clk    ;        ; 6.753  ; Fall       ; clk_10m                                           ;
; sdram_addr[*]   ; sys_clk    ; 5.967  ; 6.097  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk    ; 4.992  ; 5.253  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk    ; 5.113  ; 5.381  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk    ; 5.459  ; 5.849  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk    ; 5.468  ; 5.852  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk    ; 5.366  ; 5.699  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk    ; 4.788  ; 4.999  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk    ; 5.195  ; 5.542  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk    ; 5.339  ; 5.649  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk    ; 5.354  ; 5.675  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk    ; 5.142  ; 5.409  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk    ; 5.967  ; 6.097  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk    ; 4.992  ; 5.261  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk    ; 5.263  ; 5.612  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk    ; 5.049  ; 5.318  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk    ; 5.049  ; 5.318  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk    ; 4.675  ; 4.878  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk    ; 4.141  ; 4.278  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk    ; 3.987  ; 3.923  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk    ; 4.078  ; 4.208  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk    ; 5.803  ; 5.700  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.559  ; 4.363  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.484  ; 4.306  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.486  ; 4.315  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.101  ; 3.994  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.739  ; 4.502  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 5.803  ; 5.700  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.530  ; 4.338  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.143  ; 4.035  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.392  ; 5.155  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.913  ; 4.694  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 5.008  ; 4.775  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 5.005  ; 4.766  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.960  ; 4.731  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.997  ; 4.742  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.953  ; 4.725  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.977  ; 4.734  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk    ; 4.664  ; 4.880  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk    ; 4.012  ; 4.119  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk    ; 0.997  ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk    ;        ; 0.868  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_de          ; sys_clk    ; 13.492 ; 12.600 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ; 9.186  ; 8.601  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ; 7.508  ; 6.914  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; lcd_de          ; sys_clk    ; 9.990 ; 9.512 ; Rise       ; clk_10m                                           ;
; lcd_pclk        ; sys_clk    ; 6.635 ;       ; Rise       ; clk_10m                                           ;
; lcd_rgb[*]      ; sys_clk    ; 8.178 ; 7.934 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[0]     ; sys_clk    ; 8.994 ; 8.683 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[1]     ; sys_clk    ; 8.806 ; 8.470 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[2]     ; sys_clk    ; 9.028 ; 8.712 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[3]     ; sys_clk    ; 9.366 ; 8.898 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[4]     ; sys_clk    ; 9.236 ; 8.846 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[5]     ; sys_clk    ; 8.879 ; 8.482 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[6]     ; sys_clk    ; 8.643 ; 8.399 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[7]     ; sys_clk    ; 8.663 ; 8.406 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[8]     ; sys_clk    ; 8.618 ; 8.364 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[9]     ; sys_clk    ; 8.832 ; 8.465 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[10]    ; sys_clk    ; 9.079 ; 8.686 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[11]    ; sys_clk    ; 8.190 ; 7.934 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[12]    ; sys_clk    ; 8.178 ; 7.934 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[13]    ; sys_clk    ; 8.475 ; 8.154 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[14]    ; sys_clk    ; 8.461 ; 8.140 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[15]    ; sys_clk    ; 8.775 ; 8.385 ; Rise       ; clk_10m                                           ;
; lcd_pclk        ; sys_clk    ;       ; 6.131 ; Fall       ; clk_10m                                           ;
; sdram_addr[*]   ; sys_clk    ; 4.248 ; 4.451 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk    ; 4.442 ; 4.695 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk    ; 4.558 ; 4.816 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk    ; 4.890 ; 5.266 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk    ; 4.899 ; 5.269 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk    ; 4.802 ; 5.123 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk    ; 4.248 ; 4.451 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk    ; 4.635 ; 4.969 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk    ; 4.776 ; 5.075 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk    ; 4.791 ; 5.101 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk    ; 4.587 ; 4.845 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk    ; 5.428 ; 5.551 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk    ; 4.443 ; 4.703 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk    ; 4.703 ; 5.039 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk    ; 4.135 ; 4.331 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk    ; 4.494 ; 4.754 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk    ; 4.135 ; 4.331 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk    ; 3.626 ; 3.759 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk    ; 3.479 ; 3.416 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk    ; 3.565 ; 3.691 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk    ; 3.584 ; 3.481 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.028 ; 3.839 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 3.953 ; 3.781 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 3.954 ; 3.789 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 3.584 ; 3.481 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.197 ; 3.969 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 5.269 ; 5.172 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.000 ; 3.814 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 3.626 ; 3.521 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.828 ; 4.600 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.365 ; 4.153 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.460 ; 4.235 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.457 ; 4.225 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.413 ; 4.193 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.449 ; 4.202 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.407 ; 4.186 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.430 ; 4.195 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk    ; 4.124 ; 4.332 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk    ; 3.498 ; 3.602 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk    ; 0.536 ;       ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk    ;       ; 0.412 ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_de          ; sys_clk    ; 8.567 ; 8.384 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ; 7.015 ; 6.473 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ; 6.863 ; 6.289 ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                             ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; lcd_rgb[*]      ; sys_clk    ; 13.200 ; 13.107 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[0]     ; sys_clk    ; 13.902 ; 13.809 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[1]     ; sys_clk    ; 13.916 ; 13.823 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[2]     ; sys_clk    ; 13.916 ; 13.823 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[3]     ; sys_clk    ; 14.180 ; 14.087 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[4]     ; sys_clk    ; 14.180 ; 14.087 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[5]     ; sys_clk    ; 13.340 ; 13.247 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[6]     ; sys_clk    ; 13.334 ; 13.241 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[7]     ; sys_clk    ; 13.334 ; 13.241 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[8]     ; sys_clk    ; 13.902 ; 13.809 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[9]     ; sys_clk    ; 13.615 ; 13.522 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[10]    ; sys_clk    ; 13.902 ; 13.809 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[11]    ; sys_clk    ; 13.235 ; 13.142 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[12]    ; sys_clk    ; 13.235 ; 13.142 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[13]    ; sys_clk    ; 13.200 ; 13.107 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[14]    ; sys_clk    ; 13.200 ; 13.107 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[15]    ; sys_clk    ; 13.340 ; 13.247 ; Rise       ; clk_10m                                           ;
; sdram_data[*]   ; sys_clk    ; 4.839  ; 4.764  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 5.026  ; 4.933  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 5.505  ; 5.430  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.593  ; 5.518  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.525  ; 5.450  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.839  ; 4.764  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 6.126  ; 6.099  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 5.026  ; 4.933  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 5.525  ; 5.450  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.280  ; 5.181  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.848  ; 4.773  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.949  ; 4.850  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.900  ; 4.801  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.949  ; 4.850  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.949  ; 4.850  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.940  ; 4.841  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.940  ; 4.841  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 12.584 ; 12.491 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk    ; 13.286 ; 13.193 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk    ; 13.300 ; 13.207 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk    ; 13.300 ; 13.207 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk    ; 13.564 ; 13.471 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 13.564 ; 13.471 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk    ; 12.724 ; 12.631 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk    ; 12.718 ; 12.625 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk    ; 12.718 ; 12.625 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk    ; 13.286 ; 13.193 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk    ; 12.999 ; 12.906 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 13.286 ; 13.193 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk    ; 12.619 ; 12.526 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk    ; 12.619 ; 12.526 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk    ; 12.584 ; 12.491 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk    ; 12.584 ; 12.491 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 12.724 ; 12.631 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+-----------------+------------+--------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+-------+------------+---------------------------------------------------+
; lcd_rgb[*]      ; sys_clk    ; 9.103  ; 9.010 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[0]     ; sys_clk    ; 9.777  ; 9.684 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[1]     ; sys_clk    ; 9.790  ; 9.697 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[2]     ; sys_clk    ; 9.790  ; 9.697 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[3]     ; sys_clk    ; 10.044 ; 9.951 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[4]     ; sys_clk    ; 10.044 ; 9.951 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[5]     ; sys_clk    ; 9.237  ; 9.144 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[6]     ; sys_clk    ; 9.231  ; 9.138 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[7]     ; sys_clk    ; 9.231  ; 9.138 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[8]     ; sys_clk    ; 9.777  ; 9.684 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[9]     ; sys_clk    ; 9.501  ; 9.408 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[10]    ; sys_clk    ; 9.777  ; 9.684 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[11]    ; sys_clk    ; 9.136  ; 9.043 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[12]    ; sys_clk    ; 9.136  ; 9.043 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[13]    ; sys_clk    ; 9.103  ; 9.010 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[14]    ; sys_clk    ; 9.103  ; 9.010 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[15]    ; sys_clk    ; 9.237  ; 9.144 ; Rise       ; clk_10m                                           ;
; sdram_data[*]   ; sys_clk    ; 4.324  ; 4.249 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.461  ; 4.368 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.963  ; 4.888 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.048  ; 4.973 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.983  ; 4.908 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.324  ; 4.249 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 5.610  ; 5.583 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.461  ; 4.368 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.983  ; 4.908 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.752  ; 4.653 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.333  ; 4.258 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.434  ; 4.335 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.387  ; 4.288 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.434  ; 4.335 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.434  ; 4.335 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.425  ; 4.326 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.425  ; 4.326 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 7.680  ; 7.587 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk    ; 8.354  ; 8.261 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk    ; 8.367  ; 8.274 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk    ; 8.367  ; 8.274 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk    ; 8.621  ; 8.528 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 8.621  ; 8.528 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk    ; 7.814  ; 7.721 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk    ; 7.808  ; 7.715 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk    ; 7.808  ; 7.715 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk    ; 8.354  ; 8.261 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk    ; 8.078  ; 7.985 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 8.354  ; 8.261 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk    ; 7.713  ; 7.620 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk    ; 7.713  ; 7.620 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk    ; 7.680  ; 7.587 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk    ; 7.680  ; 7.587 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 7.814  ; 7.721 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                  ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; lcd_rgb[*]      ; sys_clk    ; 12.840    ; 12.933    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[0]     ; sys_clk    ; 13.452    ; 13.545    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[1]     ; sys_clk    ; 13.469    ; 13.562    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[2]     ; sys_clk    ; 13.469    ; 13.562    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[3]     ; sys_clk    ; 13.674    ; 13.767    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[4]     ; sys_clk    ; 13.674    ; 13.767    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[5]     ; sys_clk    ; 12.971    ; 13.064    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[6]     ; sys_clk    ; 12.977    ; 13.070    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[7]     ; sys_clk    ; 12.977    ; 13.070    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[8]     ; sys_clk    ; 13.452    ; 13.545    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[9]     ; sys_clk    ; 13.234    ; 13.327    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[10]    ; sys_clk    ; 13.452    ; 13.545    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[11]    ; sys_clk    ; 12.869    ; 12.962    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[12]    ; sys_clk    ; 12.869    ; 12.962    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[13]    ; sys_clk    ; 12.840    ; 12.933    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[14]    ; sys_clk    ; 12.840    ; 12.933    ; Rise       ; clk_10m                                           ;
;  lcd_rgb[15]    ; sys_clk    ; 12.971    ; 13.064    ; Rise       ; clk_10m                                           ;
; sdram_data[*]   ; sys_clk    ; 4.565     ; 4.640     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.738     ; 4.831     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 5.127     ; 5.202     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.194     ; 5.269     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.136     ; 5.211     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.577     ; 4.652     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 5.911     ; 5.938     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.738     ; 4.831     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 5.136     ; 5.211     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.923     ; 5.022     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.565     ; 4.640     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.642     ; 4.741     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.599     ; 4.698     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.642     ; 4.741     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.642     ; 4.741     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.654     ; 4.753     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.654     ; 4.753     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 11.777    ; 11.870    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk    ; 12.389    ; 12.482    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk    ; 12.406    ; 12.499    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk    ; 12.406    ; 12.499    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk    ; 12.611    ; 12.704    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 12.611    ; 12.704    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk    ; 11.908    ; 12.001    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk    ; 11.914    ; 12.007    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk    ; 11.914    ; 12.007    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk    ; 12.389    ; 12.482    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk    ; 12.171    ; 12.264    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 12.389    ; 12.482    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk    ; 11.806    ; 11.899    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk    ; 11.806    ; 11.899    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk    ; 11.777    ; 11.870    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk    ; 11.777    ; 11.870    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 11.908    ; 12.001    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                          ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; lcd_rgb[*]      ; sys_clk    ; 8.704     ; 8.797     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[0]     ; sys_clk    ; 9.292     ; 9.385     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[1]     ; sys_clk    ; 9.308     ; 9.401     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[2]     ; sys_clk    ; 9.308     ; 9.401     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[3]     ; sys_clk    ; 9.504     ; 9.597     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[4]     ; sys_clk    ; 9.504     ; 9.597     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[5]     ; sys_clk    ; 8.829     ; 8.922     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[6]     ; sys_clk    ; 8.836     ; 8.929     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[7]     ; sys_clk    ; 8.836     ; 8.929     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[8]     ; sys_clk    ; 9.292     ; 9.385     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[9]     ; sys_clk    ; 9.083     ; 9.176     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[10]    ; sys_clk    ; 9.292     ; 9.385     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[11]    ; sys_clk    ; 8.732     ; 8.825     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[12]    ; sys_clk    ; 8.732     ; 8.825     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[13]    ; sys_clk    ; 8.704     ; 8.797     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[14]    ; sys_clk    ; 8.704     ; 8.797     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[15]    ; sys_clk    ; 8.829     ; 8.922     ; Rise       ; clk_10m                                           ;
; sdram_data[*]   ; sys_clk    ; 4.058     ; 4.133     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.181     ; 4.274     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.598     ; 4.673     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.662     ; 4.737     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.606     ; 4.681     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.070     ; 4.145     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 5.403     ; 5.430     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.181     ; 4.274     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.606     ; 4.681     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.405     ; 4.504     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.058     ; 4.133     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.135     ; 4.234     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.093     ; 4.192     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.135     ; 4.234     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.135     ; 4.234     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.147     ; 4.246     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.147     ; 4.246     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 7.576     ; 7.669     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk    ; 8.164     ; 8.257     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk    ; 8.180     ; 8.273     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk    ; 8.180     ; 8.273     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk    ; 8.376     ; 8.469     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 8.376     ; 8.469     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk    ; 7.701     ; 7.794     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk    ; 7.708     ; 7.801     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk    ; 7.708     ; 7.801     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk    ; 8.164     ; 8.257     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk    ; 7.955     ; 8.048     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 8.164     ; 8.257     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk    ; 7.604     ; 7.697     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk    ; 7.604     ; 7.697     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk    ; 7.576     ; 7.669     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk    ; 7.576     ; 7.669     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 7.701     ; 7.794     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 6.090 ; 0.000         ;
; clk_10m                                           ; 7.073 ; 0.000         ;
; cam_pclk                                          ; 7.323 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 9.592 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; clk_10m                                           ; 0.087 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.167 ; 0.000         ;
; cam_pclk                                          ; 0.569 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.524 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+----------+-------+--------------------+
; Clock    ; Slack ; End Point TNS      ;
+----------+-------+--------------------+
; cam_pclk ; 8.457 ; 0.000              ;
+----------+-------+--------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; cam_pclk ; 0.630 ; 0.000             ;
+----------+-------+-------------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.734  ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 4.756  ; 0.000         ;
; cam_pclk                                          ; 9.337  ; 0.000         ;
; sys_clk                                           ; 9.594  ; 0.000         ;
; clk_10m                                           ; 49.662 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 6.090 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.805      ;
; 6.090 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.805      ;
; 6.090 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.805      ;
; 6.090 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.805      ;
; 6.090 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.805      ;
; 6.153 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.742      ;
; 6.153 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.742      ;
; 6.153 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.742      ;
; 6.153 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.742      ;
; 6.153 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.742      ;
; 6.182 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.711      ;
; 6.183 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.710      ;
; 6.183 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.710      ;
; 6.183 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.710      ;
; 6.185 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.708      ;
; 6.186 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.707      ;
; 6.186 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.707      ;
; 6.221 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.674      ;
; 6.221 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.674      ;
; 6.221 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.674      ;
; 6.221 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.674      ;
; 6.221 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.674      ;
; 6.244 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.649      ;
; 6.244 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.649      ;
; 6.245 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.648      ;
; 6.245 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.648      ;
; 6.245 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.648      ;
; 6.246 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.647      ;
; 6.246 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.647      ;
; 6.246 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.647      ;
; 6.246 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.647      ;
; 6.246 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.647      ;
; 6.247 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.646      ;
; 6.248 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.645      ;
; 6.249 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.644      ;
; 6.249 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.644      ;
; 6.304 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.587      ;
; 6.304 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.587      ;
; 6.304 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.587      ;
; 6.304 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.587      ;
; 6.304 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.587      ;
; 6.304 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.587      ;
; 6.304 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.587      ;
; 6.304 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.587      ;
; 6.304 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.587      ;
; 6.304 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.587      ;
; 6.307 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.586      ;
; 6.307 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.586      ;
; 6.308 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.585      ;
; 6.308 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.585      ;
; 6.309 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.584      ;
; 6.309 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.584      ;
; 6.310 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.583      ;
; 6.313 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.580      ;
; 6.314 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.579      ;
; 6.314 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.579      ;
; 6.314 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.579      ;
; 6.316 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.577      ;
; 6.317 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.576      ;
; 6.317 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.576      ;
; 6.329 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 3.565      ;
; 6.367 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.524      ;
; 6.367 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.524      ;
; 6.367 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.524      ;
; 6.367 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.524      ;
; 6.367 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.524      ;
; 6.367 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.524      ;
; 6.367 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.524      ;
; 6.367 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.524      ;
; 6.367 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.524      ;
; 6.367 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.524      ;
; 6.375 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.518      ;
; 6.375 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.518      ;
; 6.376 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.517      ;
; 6.376 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.517      ;
; 6.377 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.516      ;
; 6.377 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.516      ;
; 6.378 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.515      ;
; 6.392 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 3.502      ;
; 6.435 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.456      ;
; 6.435 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.456      ;
; 6.435 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.456      ;
; 6.435 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.456      ;
; 6.435 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.456      ;
; 6.435 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.456      ;
; 6.435 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.456      ;
; 6.435 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.456      ;
; 6.435 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.456      ;
; 6.435 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.456      ;
; 6.460 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 3.434      ;
; 6.696 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.195      ;
; 6.698 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.193      ;
; 6.759 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.132      ;
; 6.761 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.130      ;
; 6.827 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.064      ;
; 6.829 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.062      ;
; 7.024 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.464     ; 1.439      ;
; 7.098 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.182     ; 1.647      ;
; 7.134 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.464     ; 1.329      ;
; 7.179 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.464     ; 1.284      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_10m'                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                                                                                                                                                             ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 7.073 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.550      ; 4.464      ;
; 7.088 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.697      ; 4.564      ;
; 7.088 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.697      ; 4.564      ;
; 7.088 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.697      ; 4.564      ;
; 7.088 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.697      ; 4.564      ;
; 7.088 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.697      ; 4.564      ;
; 7.088 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.697      ; 4.564      ;
; 7.088 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.697      ; 4.564      ;
; 7.093 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.550      ; 4.444      ;
; 7.103 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.550      ; 4.434      ;
; 7.108 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.550      ; 4.429      ;
; 7.108 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.697      ; 4.544      ;
; 7.108 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.697      ; 4.544      ;
; 7.108 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.697      ; 4.544      ;
; 7.108 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.697      ; 4.544      ;
; 7.108 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.697      ; 4.544      ;
; 7.108 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.697      ; 4.544      ;
; 7.108 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.697      ; 4.544      ;
; 7.123 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.550      ; 4.414      ;
; 7.128 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.550      ; 4.409      ;
; 7.162 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.552      ; 4.377      ;
; 7.162 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.552      ; 4.377      ;
; 7.162 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.552      ; 4.377      ;
; 7.162 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.552      ; 4.377      ;
; 7.182 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.552      ; 4.357      ;
; 7.182 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.552      ; 4.357      ;
; 7.182 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.552      ; 4.357      ;
; 7.182 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.552      ; 4.357      ;
; 7.199 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.550      ; 4.338      ;
; 7.219 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.550      ; 4.318      ;
; 7.224 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.550      ; 4.313      ;
; 7.229 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.550      ; 4.308      ;
; 7.231 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.550      ; 4.306      ;
; 7.244 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.550      ; 4.293      ;
; 7.249 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.550      ; 4.288      ;
; 7.251 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.550      ; 4.286      ;
; 7.253 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.698      ; 4.400      ;
; 7.253 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.698      ; 4.400      ;
; 7.253 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.698      ; 4.400      ;
; 7.253 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.698      ; 4.400      ;
; 7.253 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.698      ; 4.400      ;
; 7.253 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.698      ; 4.400      ;
; 7.253 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.698      ; 4.400      ;
; 7.253 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.698      ; 4.400      ;
; 7.253 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.698      ; 4.400      ;
; 7.273 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.698      ; 4.380      ;
; 7.273 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.698      ; 4.380      ;
; 7.273 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.698      ; 4.380      ;
; 7.273 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.698      ; 4.380      ;
; 7.273 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.698      ; 4.380      ;
; 7.273 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.698      ; 4.380      ;
; 7.273 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.698      ; 4.380      ;
; 7.273 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.698      ; 4.380      ;
; 7.273 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.698      ; 4.380      ;
; 7.301 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.697      ; 4.405      ;
; 7.318 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.550      ; 4.219      ;
; 7.321 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.697      ; 4.385      ;
; 7.323 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.552      ; 4.216      ;
; 7.323 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.552      ; 4.216      ;
; 7.323 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.552      ; 4.216      ;
; 7.333 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.697      ; 4.319      ;
; 7.333 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.697      ; 4.319      ;
; 7.333 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.697      ; 4.319      ;
; 7.333 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.697      ; 4.319      ;
; 7.333 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.697      ; 4.319      ;
; 7.333 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.697      ; 4.319      ;
; 7.333 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.697      ; 4.319      ;
; 7.343 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.552      ; 4.196      ;
; 7.343 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.552      ; 4.196      ;
; 7.343 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.552      ; 4.196      ;
; 7.348 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.550      ; 4.189      ;
; 7.353 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.550      ; 4.184      ;
; 7.353 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.550      ; 4.184      ;
; 7.373 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.550      ; 4.164      ;
; 7.385 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.551      ; 4.153      ;
; 7.385 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.551      ; 4.153      ;
; 7.385 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.551      ; 4.153      ;
; 7.385 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.551      ; 4.153      ;
; 7.385 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.551      ; 4.153      ;
; 7.385 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.551      ; 4.153      ;
; 7.385 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.551      ; 4.153      ;
; 7.385 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.551      ; 4.153      ;
; 7.385 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.551      ; 4.153      ;
; 7.405 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.551      ; 4.133      ;
; 7.405 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.551      ; 4.133      ;
; 7.405 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.551      ; 4.133      ;
; 7.405 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.551      ; 4.133      ;
; 7.405 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.551      ; 4.133      ;
; 7.405 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.551      ; 4.133      ;
; 7.405 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.551      ; 4.133      ;
; 7.405 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.551      ; 4.133      ;
; 7.405 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.551      ; 4.133      ;
; 7.407 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.552      ; 4.132      ;
; 7.407 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.552      ; 4.132      ;
; 7.407 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.552      ; 4.132      ;
; 7.407 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.552      ; 4.132      ;
; 7.441 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.698      ; 4.266      ;
; 7.444 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.550      ; 4.093      ;
; 7.460 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.551      ; 4.078      ;
; 7.461 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 10.000       ; 1.698      ; 4.246      ;
+-------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 7.323 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.953      ; 3.527      ;
; 7.350 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.953      ; 3.500      ;
; 7.423 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.953      ; 3.427      ;
; 7.606 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.953      ; 3.244      ;
; 7.937 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.952      ; 2.912      ;
; 7.943 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.952      ; 2.906      ;
; 8.033 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.952      ; 2.816      ;
; 8.112 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.952      ; 2.737      ;
; 8.136 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.952      ; 2.713      ;
; 8.213 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.952      ; 2.636      ;
; 8.613 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.953      ; 2.237      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                               ;
+-------+-------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 9.592 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.141     ; 0.359      ;
; 9.601 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.141     ; 0.350      ;
+-------+-------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_10m'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 0.087 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 1.748      ; 1.939      ;
; 0.180 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[6]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 1.696      ; 1.980      ;
; 0.180 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[1]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 1.696      ; 1.980      ;
; 0.180 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[0]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 1.696      ; 1.980      ;
; 0.180 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[3]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 1.696      ; 1.980      ;
; 0.180 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[2]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 1.696      ; 1.980      ;
; 0.180 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[4]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 1.696      ; 1.980      ;
; 0.180 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[5]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 1.696      ; 1.980      ;
; 0.180 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[7]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 1.696      ; 1.980      ;
; 0.180 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[8]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 1.696      ; 1.980      ;
; 0.180 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[9]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 1.696      ; 1.980      ;
; 0.180 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[10]                                                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 1.696      ; 1.980      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 1.747      ; 2.039      ;
; 0.204 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.184      ; 0.492      ;
; 0.219 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.339      ;
; 0.220 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.183      ; 0.507      ;
; 0.220 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.184      ; 0.508      ;
; 0.226 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.184      ; 0.514      ;
; 0.226 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.346      ;
; 0.226 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.346      ;
; 0.228 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.184      ; 0.516      ;
; 0.236 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.183      ; 0.523      ;
; 0.250 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.182      ; 0.536      ;
; 0.253 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.184      ; 0.541      ;
; 0.261 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.381      ;
; 0.270 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.391      ;
; 0.271 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[10]                                                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 1.692      ; 2.067      ;
; 0.271 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[0]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 1.692      ; 2.067      ;
; 0.271 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[1]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 1.692      ; 2.067      ;
; 0.271 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[2]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 1.692      ; 2.067      ;
; 0.271 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[3]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 1.692      ; 2.067      ;
; 0.271 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[4]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 1.692      ; 2.067      ;
; 0.271 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[5]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 1.692      ; 2.067      ;
; 0.271 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[6]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 1.692      ; 2.067      ;
; 0.271 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[7]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 1.692      ; 2.067      ;
; 0.271 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[8]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 1.692      ; 2.067      ;
; 0.271 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[9]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 1.692      ; 2.067      ;
; 0.277 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.397      ;
; 0.281 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 1.694      ; 2.079      ;
; 0.282 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.402      ;
; 0.283 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.404      ;
; 0.284 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 1.748      ; 2.136      ;
; 0.287 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.407      ;
; 0.289 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 1.748      ; 2.141      ;
; 0.289 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.409      ;
; 0.291 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 1.747      ; 2.142      ;
; 0.294 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.414      ;
; 0.297 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 1.748      ; 2.149      ;
; 0.299 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.420      ;
; 0.302 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 1.747      ; 2.153      ;
; 0.302 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 1.694      ; 2.100      ;
; 0.302 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                               ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.422      ;
; 0.306 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 1.748      ; 2.158      ;
; 0.307 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[10]                                                                                                                            ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[10]                                                                                                                                         ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[1]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[1]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[2]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[2]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[8]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[8]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[6]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[6]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[4]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[4]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[7]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[7]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[9]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[9]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[8]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[8]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[6]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[6]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.035      ; 0.428      ;
; 0.309 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[3]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[3]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[5]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[5]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.430      ;
; 0.316 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[0]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[0]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.035      ; 0.435      ;
; 0.317 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[9]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[9]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[7]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[7]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.438      ;
; 0.319 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[5]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[5]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.035      ; 0.438      ;
; 0.319 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[10]                                                                                                                            ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[10]                                                                                                                                         ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.439      ;
; 0.322 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[4]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[4]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.442      ;
; 0.323 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[6]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 1.696      ; 2.123      ;
; 0.323 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[1]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 1.696      ; 2.123      ;
; 0.323 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[0]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 1.696      ; 2.123      ;
; 0.323 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[3]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 1.696      ; 2.123      ;
; 0.323 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[2]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 1.696      ; 2.123      ;
; 0.323 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[4]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 1.696      ; 2.123      ;
; 0.323 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[5]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 1.696      ; 2.123      ;
; 0.323 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[7]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 1.696      ; 2.123      ;
; 0.323 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[8]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 1.696      ; 2.123      ;
; 0.323 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[9]                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 1.696      ; 2.123      ;
; 0.323 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[10]                                                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 1.696      ; 2.123      ;
; 0.324 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[1]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[1]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.444      ;
; 0.324 ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[2]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[2]                                                                                                                                          ; clk_10m                                           ; clk_10m     ; 0.000        ; 0.036      ; 0.444      ;
; 0.330 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m     ; 0.000        ; 1.748      ; 2.182      ;
; 0.332 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 1.695      ; 2.131      ;
; 0.333 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                                                      ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[10]                                                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m     ; 0.000        ; 1.692      ; 2.129      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                ;
+-------+-------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 0.167 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.069     ; 0.307      ;
; 0.174 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; clk_10m      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.069     ; 0.314      ;
+-------+-------------------------------------+-------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 0.569 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.203      ; 1.936      ;
; 0.711 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.202      ; 2.077      ;
; 0.757 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.202      ; 2.123      ;
; 0.828 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.202      ; 2.194      ;
; 0.830 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.202      ; 2.196      ;
; 0.901 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.202      ; 2.267      ;
; 0.903 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.202      ; 2.269      ;
; 1.193 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.203      ; 2.560      ;
; 1.254 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.203      ; 2.621      ;
; 1.313 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.203      ; 2.680      ;
; 1.332 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.203      ; 2.699      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.524 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.702      ;
; 1.530 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.708      ;
; 1.548 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.203     ; 0.539      ;
; 1.557 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.735      ;
; 1.561 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.739      ;
; 1.563 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.741      ;
; 1.567 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.745      ;
; 1.655 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.836      ;
; 1.675 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.856      ;
; 1.700 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.881      ;
; 1.727 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.203     ; 0.718      ;
; 1.728 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.203     ; 0.719      ;
; 1.730 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.910      ;
; 1.731 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.911      ;
; 1.731 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.911      ;
; 1.731 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.911      ;
; 1.732 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.912      ;
; 1.732 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.912      ;
; 1.733 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.913      ;
; 1.739 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.933     ; 1.000      ;
; 1.764 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.944      ;
; 1.765 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.945      ;
; 1.765 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.945      ;
; 1.765 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.945      ;
; 1.766 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.946      ;
; 1.766 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.946      ;
; 1.767 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.947      ;
; 1.775 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.955      ;
; 1.776 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.956      ;
; 1.776 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.956      ;
; 1.776 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.956      ;
; 1.777 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.957      ;
; 1.777 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.957      ;
; 1.778 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.958      ;
; 1.781 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.961      ;
; 1.782 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.962      ;
; 1.783 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.963      ;
; 1.784 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.964      ;
; 1.784 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.964      ;
; 1.785 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.965      ;
; 1.785 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.965      ;
; 1.788 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.933     ; 1.049      ;
; 1.798 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.933     ; 1.059      ;
; 1.815 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.995      ;
; 1.816 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.996      ;
; 1.817 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.997      ;
; 1.818 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.998      ;
; 1.818 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.998      ;
; 1.819 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.933     ; 1.080      ;
; 1.819 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.999      ;
; 1.819 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.999      ;
; 1.826 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.006      ;
; 1.827 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.007      ;
; 1.828 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.008      ;
; 1.829 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.009      ;
; 1.829 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.009      ;
; 1.830 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.010      ;
; 1.830 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.010      ;
; 1.840 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.933     ; 1.101      ;
; 1.842 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.203     ; 0.833      ;
; 1.894 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.933     ; 1.155      ;
; 1.904 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.203     ; 0.895      ;
; 1.975 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.153      ;
; 1.975 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.153      ;
; 1.975 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.153      ;
; 1.975 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.153      ;
; 1.975 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.153      ;
; 1.975 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.153      ;
; 1.975 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.153      ;
; 1.975 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.153      ;
; 1.975 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.153      ;
; 1.975 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.153      ;
; 2.008 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.186      ;
; 2.008 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.186      ;
; 2.008 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.186      ;
; 2.008 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.186      ;
; 2.008 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.186      ;
; 2.008 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.186      ;
; 2.008 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.186      ;
; 2.008 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.186      ;
; 2.008 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.186      ;
; 2.008 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.186      ;
; 2.012 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.190      ;
; 2.012 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.190      ;
; 2.012 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.190      ;
; 2.012 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.190      ;
; 2.012 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.190      ;
; 2.012 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.190      ;
; 2.012 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.190      ;
; 2.012 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.190      ;
; 2.012 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.190      ;
; 2.012 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.190      ;
; 2.154 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.336      ;
; 2.154 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.336      ;
; 2.154 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.336      ;
; 2.154 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.336      ;
; 2.154 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.336      ;
; 2.187 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.369      ;
; 2.187 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.369      ;
; 2.187 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.369      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'cam_pclk'                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 8.457 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.079      ; 2.519      ;
; 8.457 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.079      ; 2.519      ;
; 8.457 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.079      ; 2.519      ;
; 8.457 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.079      ; 2.519      ;
; 8.457 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.079      ; 2.519      ;
; 8.465 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.079      ; 2.511      ;
; 8.465 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.079      ; 2.511      ;
; 8.465 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.079      ; 2.511      ;
; 8.465 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.079      ; 2.511      ;
; 8.465 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.079      ; 2.511      ;
; 8.472 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.094      ; 2.519      ;
; 8.472 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.094      ; 2.519      ;
; 8.472 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.094      ; 2.519      ;
; 8.472 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.094      ; 2.519      ;
; 8.472 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.094      ; 2.519      ;
; 8.480 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.094      ; 2.511      ;
; 8.480 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.094      ; 2.511      ;
; 8.480 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.094      ; 2.511      ;
; 8.480 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.094      ; 2.511      ;
; 8.480 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.094      ; 2.511      ;
; 8.499 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.954      ; 2.352      ;
; 8.499 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.954      ; 2.352      ;
; 8.499 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.954      ; 2.352      ;
; 8.499 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.954      ; 2.352      ;
; 8.499 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.954      ; 2.352      ;
; 8.499 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.954      ; 2.352      ;
; 8.499 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.954      ; 2.352      ;
; 8.507 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.954      ; 2.344      ;
; 8.507 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.954      ; 2.344      ;
; 8.507 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.954      ; 2.344      ;
; 8.507 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.954      ; 2.344      ;
; 8.507 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.954      ; 2.344      ;
; 8.507 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.954      ; 2.344      ;
; 8.507 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.954      ; 2.344      ;
; 8.537 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.103      ; 2.463      ;
; 8.537 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.103      ; 2.463      ;
; 8.537 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.103      ; 2.463      ;
; 8.537 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.103      ; 2.463      ;
; 8.537 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.103      ; 2.463      ;
; 8.545 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.103      ; 2.455      ;
; 8.545 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.103      ; 2.455      ;
; 8.545 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.103      ; 2.455      ;
; 8.545 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.103      ; 2.455      ;
; 8.545 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.103      ; 2.455      ;
; 8.547 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.079      ; 2.429      ;
; 8.547 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.079      ; 2.429      ;
; 8.547 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.079      ; 2.429      ;
; 8.547 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.079      ; 2.429      ;
; 8.547 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.079      ; 2.429      ;
; 8.552 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.118      ; 2.463      ;
; 8.552 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.118      ; 2.463      ;
; 8.552 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.118      ; 2.463      ;
; 8.552 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.118      ; 2.463      ;
; 8.552 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.118      ; 2.463      ;
; 8.552 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.118      ; 2.463      ;
; 8.552 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.118      ; 2.463      ;
; 8.552 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.118      ; 2.463      ;
; 8.552 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.118      ; 2.463      ;
; 8.552 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.118      ; 2.463      ;
; 8.552 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.118      ; 2.463      ;
; 8.560 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.118      ; 2.455      ;
; 8.560 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.118      ; 2.455      ;
; 8.560 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.118      ; 2.455      ;
; 8.560 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.118      ; 2.455      ;
; 8.560 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.118      ; 2.455      ;
; 8.560 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.118      ; 2.455      ;
; 8.560 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.118      ; 2.455      ;
; 8.560 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.118      ; 2.455      ;
; 8.560 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.118      ; 2.455      ;
; 8.560 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.118      ; 2.455      ;
; 8.560 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.118      ; 2.455      ;
; 8.562 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.094      ; 2.429      ;
; 8.562 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.094      ; 2.429      ;
; 8.562 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.094      ; 2.429      ;
; 8.562 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.094      ; 2.429      ;
; 8.562 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.094      ; 2.429      ;
; 8.589 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.954      ; 2.262      ;
; 8.589 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.954      ; 2.262      ;
; 8.589 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.954      ; 2.262      ;
; 8.589 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.954      ; 2.262      ;
; 8.589 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.954      ; 2.262      ;
; 8.589 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.954      ; 2.262      ;
; 8.589 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.954      ; 2.262      ;
; 8.627 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.103      ; 2.373      ;
; 8.627 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.103      ; 2.373      ;
; 8.627 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.103      ; 2.373      ;
; 8.627 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.103      ; 2.373      ;
; 8.627 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.103      ; 2.373      ;
; 8.642 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.118      ; 2.373      ;
; 8.642 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.118      ; 2.373      ;
; 8.642 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.118      ; 2.373      ;
; 8.642 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.118      ; 2.373      ;
; 8.642 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.118      ; 2.373      ;
; 8.642 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.118      ; 2.373      ;
; 8.642 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.118      ; 2.373      ;
; 8.642 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.118      ; 2.373      ;
; 8.642 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.118      ; 2.373      ;
; 8.642 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.118      ; 2.373      ;
; 8.642 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.118      ; 2.373      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'cam_pclk'                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 0.630 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.375      ; 2.169      ;
; 0.630 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.375      ; 2.169      ;
; 0.630 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.375      ; 2.169      ;
; 0.630 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.375      ; 2.169      ;
; 0.630 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.375      ; 2.169      ;
; 0.630 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.375      ; 2.169      ;
; 0.630 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.375      ; 2.169      ;
; 0.630 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.375      ; 2.169      ;
; 0.630 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.375      ; 2.169      ;
; 0.630 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.375      ; 2.169      ;
; 0.630 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.375      ; 2.169      ;
; 0.645 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.360      ; 2.169      ;
; 0.645 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.360      ; 2.169      ;
; 0.645 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.360      ; 2.169      ;
; 0.645 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.360      ; 2.169      ;
; 0.645 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.360      ; 2.169      ;
; 0.710 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.374      ; 2.248      ;
; 0.710 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.374      ; 2.248      ;
; 0.710 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.374      ; 2.248      ;
; 0.710 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.374      ; 2.248      ;
; 0.710 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.374      ; 2.248      ;
; 0.710 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.374      ; 2.248      ;
; 0.710 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.374      ; 2.248      ;
; 0.710 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.374      ; 2.248      ;
; 0.710 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.374      ; 2.248      ;
; 0.710 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.374      ; 2.248      ;
; 0.710 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.374      ; 2.248      ;
; 0.715 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.374      ; 2.253      ;
; 0.715 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.374      ; 2.253      ;
; 0.715 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.374      ; 2.253      ;
; 0.715 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.374      ; 2.253      ;
; 0.715 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.374      ; 2.253      ;
; 0.715 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.374      ; 2.253      ;
; 0.715 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.374      ; 2.253      ;
; 0.715 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.374      ; 2.253      ;
; 0.715 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.374      ; 2.253      ;
; 0.715 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.374      ; 2.253      ;
; 0.715 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.374      ; 2.253      ;
; 0.721 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.351      ; 2.236      ;
; 0.721 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.351      ; 2.236      ;
; 0.721 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.351      ; 2.236      ;
; 0.721 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.351      ; 2.236      ;
; 0.721 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.351      ; 2.236      ;
; 0.725 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.359      ; 2.248      ;
; 0.725 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.359      ; 2.248      ;
; 0.725 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.359      ; 2.248      ;
; 0.725 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.359      ; 2.248      ;
; 0.725 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.359      ; 2.248      ;
; 0.727 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.205      ; 2.096      ;
; 0.727 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.205      ; 2.096      ;
; 0.727 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.205      ; 2.096      ;
; 0.727 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.205      ; 2.096      ;
; 0.727 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.205      ; 2.096      ;
; 0.727 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.205      ; 2.096      ;
; 0.727 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.205      ; 2.096      ;
; 0.730 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.359      ; 2.253      ;
; 0.730 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.359      ; 2.253      ;
; 0.730 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.359      ; 2.253      ;
; 0.730 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.359      ; 2.253      ;
; 0.730 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.359      ; 2.253      ;
; 0.737 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.335      ; 2.236      ;
; 0.737 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.335      ; 2.236      ;
; 0.737 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.335      ; 2.236      ;
; 0.737 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.335      ; 2.236      ;
; 0.737 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.335      ; 2.236      ;
; 0.801 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.350      ; 2.315      ;
; 0.801 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.350      ; 2.315      ;
; 0.801 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.350      ; 2.315      ;
; 0.801 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.350      ; 2.315      ;
; 0.801 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.350      ; 2.315      ;
; 0.806 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.350      ; 2.320      ;
; 0.806 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.350      ; 2.320      ;
; 0.806 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.350      ; 2.320      ;
; 0.806 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.350      ; 2.320      ;
; 0.806 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.350      ; 2.320      ;
; 0.807 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.204      ; 2.175      ;
; 0.807 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.204      ; 2.175      ;
; 0.807 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.204      ; 2.175      ;
; 0.807 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.204      ; 2.175      ;
; 0.807 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.204      ; 2.175      ;
; 0.807 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.204      ; 2.175      ;
; 0.807 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.204      ; 2.175      ;
; 0.812 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.204      ; 2.180      ;
; 0.812 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.204      ; 2.180      ;
; 0.812 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.204      ; 2.180      ;
; 0.812 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.204      ; 2.180      ;
; 0.812 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.204      ; 2.180      ;
; 0.812 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.204      ; 2.180      ;
; 0.812 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.204      ; 2.180      ;
; 0.817 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.334      ; 2.315      ;
; 0.817 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.334      ; 2.315      ;
; 0.817 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.334      ; 2.315      ;
; 0.817 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.334      ; 2.315      ;
; 0.817 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.334      ; 2.315      ;
; 0.822 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.334      ; 2.320      ;
; 0.822 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.334      ; 2.320      ;
; 0.822 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.334      ; 2.320      ;
; 0.822 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.334      ; 2.320      ;
; 0.822 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.334      ; 2.320      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                  ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                             ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                                                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                                        ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                                        ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                                        ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                        ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                        ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                                        ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                                        ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                                        ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                                        ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                        ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[3]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                                                           ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                                                           ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                                                           ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                                                           ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                                                           ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                                                         ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                                                         ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[0]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[11]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[1]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[5]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[6]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[7]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[8]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[9]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[0]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[10]                                                                                   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[8]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[9]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                       ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[0]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[10]                                                                                   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[11]                                                                                   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[12]                                                                                   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[13]                                                                                   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[14]                                                                                   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[15]                                                                                   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[1]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[2]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[3]                                                                                    ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                       ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 4.756 ; 4.972        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]                              ;
; 4.756 ; 4.972        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]                              ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[0]                                             ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[1]                                             ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[2]                                             ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[3]                                             ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[4]                                             ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[5]                                             ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[6]                                             ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[7]                                             ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[8]                                             ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[9]                                             ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|dri_clk                                                ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]                                  ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]                                  ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]                                  ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]                              ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]                              ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                       ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                       ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                       ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                                        ;
; 4.799 ; 5.015        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                       ;
; 4.799 ; 5.015        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                       ;
; 4.799 ; 5.015        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                       ;
; 4.799 ; 5.015        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                                        ;
; 4.800 ; 5.016        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                                     ;
; 4.800 ; 5.016        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                                     ;
; 4.800 ; 5.016        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]                                  ;
; 4.800 ; 5.016        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]                                  ;
; 4.800 ; 5.016        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]                                  ;
; 4.800 ; 5.016        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]                              ;
; 4.800 ; 5.016        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]                              ;
; 4.801 ; 5.017        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[0]                                             ;
; 4.801 ; 5.017        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[1]                                             ;
; 4.801 ; 5.017        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[2]                                             ;
; 4.801 ; 5.017        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[3]                                             ;
; 4.801 ; 5.017        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[4]                                             ;
; 4.801 ; 5.017        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[5]                                             ;
; 4.801 ; 5.017        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[6]                                             ;
; 4.801 ; 5.017        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[7]                                             ;
; 4.801 ; 5.017        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[8]                                             ;
; 4.801 ; 5.017        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|clk_cnt[9]                                             ;
; 4.801 ; 5.017        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dr|dri_clk                                                ;
; 4.844 ; 5.028        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]                              ;
; 4.844 ; 5.028        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]                              ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[0]|clk                                                 ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[1]|clk                                                 ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[2]|clk                                                 ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[3]|clk                                                 ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[4]|clk                                                 ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[5]|clk                                                 ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[6]|clk                                                 ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[7]|clk                                                 ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[8]|clk                                                 ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[9]|clk                                                 ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|dri_clk|clk                                                    ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_10m|clk                                             ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_50m|clk                                             ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[0]|clk                                          ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[1]|clk                                          ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[2]|clk                                          ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[0]|clk                                      ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[1]|clk                                      ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[0]|clk                                      ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[1]|clk                                      ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[0]|clk                                             ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[1]|clk                                             ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[2]|clk                                             ;
; 4.978 ; 4.978        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_rd_en|clk                                              ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 5.001 ; 5.001        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 5.001 ; 5.001        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 5.021 ; 5.021        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[0]|clk                                             ;
; 5.021 ; 5.021        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[1]|clk                                             ;
; 5.021 ; 5.021        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[2]|clk                                             ;
; 5.021 ; 5.021        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_rd_en|clk                                              ;
; 5.022 ; 5.022        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_10m|clk                                             ;
; 5.022 ; 5.022        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_50m|clk                                             ;
; 5.022 ; 5.022        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[0]|clk                                          ;
; 5.022 ; 5.022        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[1]|clk                                          ;
; 5.022 ; 5.022        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[2]|clk                                          ;
; 5.022 ; 5.022        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[0]|clk                                      ;
; 5.022 ; 5.022        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[1]|clk                                      ;
; 5.022 ; 5.022        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[0]|clk                                      ;
; 5.022 ; 5.022        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[1]|clk                                      ;
; 5.023 ; 5.023        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[0]|clk                                                 ;
; 5.023 ; 5.023        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[1]|clk                                                 ;
; 5.023 ; 5.023        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[2]|clk                                                 ;
; 5.023 ; 5.023        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[3]|clk                                                 ;
; 5.023 ; 5.023        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[4]|clk                                                 ;
; 5.023 ; 5.023        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[5]|clk                                                 ;
; 5.023 ; 5.023        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[6]|clk                                                 ;
; 5.023 ; 5.023        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[7]|clk                                                 ;
; 5.023 ; 5.023        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[8]|clk                                                 ;
; 5.023 ; 5.023        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|clk_cnt[9]|clk                                                 ;
; 5.023 ; 5.023        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dr|dri_clk|clk                                                    ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'cam_pclk'                                                                                                                                                                                                                  ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.337 ; 9.567        ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ;
; 9.337 ; 9.567        ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ;
; 9.339 ; 9.569        ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ;
; 9.351 ; 9.581        ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ;
; 9.351 ; 9.581        ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ;
; 9.353 ; 9.583        ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; 9.360 ; 9.544        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                      ;
; 9.360 ; 9.544        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                                       ;
; 9.360 ; 9.544        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                                       ;
; 9.360 ; 9.544        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                       ;
; 9.360 ; 9.544        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                                       ;
; 9.370 ; 9.554        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                                                ;
; 9.370 ; 9.554        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                                               ;
; 9.370 ; 9.554        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                                               ;
; 9.370 ; 9.554        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                                               ;
; 9.370 ; 9.554        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                                                ;
; 9.370 ; 9.554        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                                                ;
; 9.370 ; 9.554        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                                                ;
; 9.370 ; 9.554        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                                                ;
; 9.370 ; 9.554        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                                                ;
; 9.370 ; 9.554        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                                                ;
; 9.370 ; 9.554        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                                                ;
; 9.377 ; 9.561        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                                     ;
; 9.377 ; 9.561        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                                  ;
; 9.377 ; 9.561        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                                                ;
; 9.377 ; 9.561        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                                                ;
; 9.377 ; 9.561        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                                                ;
; 9.381 ; 9.565        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                                                ;
; 9.381 ; 9.565        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                                                ;
; 9.381 ; 9.565        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                                                ;
; 9.381 ; 9.565        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                                                ;
; 9.381 ; 9.565        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                                                ;
; 9.387 ; 9.571        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                                               ;
; 9.387 ; 9.571        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                                               ;
; 9.387 ; 9.571        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                                               ;
; 9.387 ; 9.571        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                                                ;
; 9.387 ; 9.571        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                                                ;
; 9.393 ; 9.577        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ;
; 9.393 ; 9.577        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ;
; 9.393 ; 9.577        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ;
; 9.393 ; 9.577        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ;
; 9.393 ; 9.577        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ;
; 9.393 ; 9.577        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ;
; 9.393 ; 9.577        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ;
; 9.393 ; 9.577        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ;
; 9.399 ; 9.583        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ;
; 9.399 ; 9.583        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ;
; 9.399 ; 9.583        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ;
; 9.399 ; 9.583        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ;
; 9.400 ; 9.584        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                                  ;
; 9.400 ; 9.584        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                                  ;
; 9.400 ; 9.584        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                ;
; 9.400 ; 9.584        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                                ;
; 9.400 ; 9.584        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                ;
; 9.400 ; 9.584        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                                ;
; 9.400 ; 9.584        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                ;
; 9.400 ; 9.584        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ;
; 9.400 ; 9.584        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ;
; 9.403 ; 9.587        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ;
; 9.403 ; 9.587        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ;
; 9.403 ; 9.587        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ;
; 9.403 ; 9.587        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ;
; 9.403 ; 9.587        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ;
; 9.403 ; 9.587        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                               ;
; 9.403 ; 9.587        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                                       ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                                       ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                                       ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                                       ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                                       ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                                       ;
; 9.411 ; 9.595        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ;
; 9.540 ; 9.540        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[10]|clk                                                                                      ;
; 9.540 ; 9.540        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[6]|clk                                                                                       ;
; 9.540 ; 9.540        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[7]|clk                                                                                       ;
; 9.540 ; 9.540        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[8]|clk                                                                                       ;
; 9.540 ; 9.540        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[9]|clk                                                                                       ;
; 9.550 ; 9.550        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[0]|clk                                                                                                                                              ;
; 9.550 ; 9.550        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[10]|clk                                                                                                                                             ;
; 9.550 ; 9.550        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[11]|clk                                                                                                                                             ;
; 9.550 ; 9.550        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[12]|clk                                                                                                                                             ;
; 9.550 ; 9.550        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[1]|clk                                                                                                                                              ;
; 9.550 ; 9.550        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[2]|clk                                                                                                                                              ;
; 9.550 ; 9.550        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[3]|clk                                                                                                                                              ;
; 9.550 ; 9.550        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[4]|clk                                                                                                                                              ;
; 9.550 ; 9.550        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[7]|clk                                                                                                                                              ;
; 9.550 ; 9.550        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[8]|clk                                                                                                                                              ;
; 9.550 ; 9.550        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[9]|clk                                                                                                                                              ;
; 9.557 ; 9.557        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|byte_flag_d0|clk                                                                                                                                                ;
; 9.557 ; 9.557        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|byte_flag|clk                                                                                                                                                   ;
; 9.557 ; 9.557        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cam_data_d0[5]|clk                                                                                                                                              ;
; 9.557 ; 9.557        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cam_data_d0[6]|clk                                                                                                                                              ;
; 9.557 ; 9.557        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cam_data_d0[7]|clk                                                                                                                                              ;
; 9.561 ; 9.561        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cam_data_d0[0]|clk                                                                                                                                              ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                            ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                     ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_10m'                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.662 ; 49.892       ; 0.230          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ;
; 49.662 ; 49.892       ; 0.230          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ;
; 49.662 ; 49.892       ; 0.230          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ;
; 49.662 ; 49.892       ; 0.230          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ;
; 49.662 ; 49.892       ; 0.230          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ;
; 49.662 ; 49.892       ; 0.230          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ;
; 49.662 ; 49.892       ; 0.230          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ;
; 49.662 ; 49.892       ; 0.230          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ;
; 49.662 ; 49.892       ; 0.230          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ;
; 49.662 ; 49.892       ; 0.230          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ;
; 49.662 ; 49.892       ; 0.230          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ;
; 49.662 ; 49.892       ; 0.230          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ;
; 49.662 ; 49.892       ; 0.230          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ;
; 49.662 ; 49.892       ; 0.230          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ;
; 49.662 ; 49.892       ; 0.230          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ;
; 49.662 ; 49.892       ; 0.230          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ;
; 49.662 ; 49.892       ; 0.230          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 49.662 ; 49.892       ; 0.230          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ;
; 49.721 ; 49.905       ; 0.184          ; Low Pulse Width  ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[0]                                                                                                                                          ;
; 49.721 ; 49.905       ; 0.184          ; Low Pulse Width  ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[10]                                                                                                                                         ;
; 49.721 ; 49.905       ; 0.184          ; Low Pulse Width  ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[1]                                                                                                                                          ;
; 49.721 ; 49.905       ; 0.184          ; Low Pulse Width  ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[2]                                                                                                                                          ;
; 49.721 ; 49.905       ; 0.184          ; Low Pulse Width  ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[3]                                                                                                                                          ;
; 49.721 ; 49.905       ; 0.184          ; Low Pulse Width  ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[4]                                                                                                                                          ;
; 49.721 ; 49.905       ; 0.184          ; Low Pulse Width  ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[5]                                                                                                                                          ;
; 49.721 ; 49.905       ; 0.184          ; Low Pulse Width  ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[6]                                                                                                                                          ;
; 49.721 ; 49.905       ; 0.184          ; Low Pulse Width  ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[7]                                                                                                                                          ;
; 49.721 ; 49.905       ; 0.184          ; Low Pulse Width  ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[8]                                                                                                                                          ;
; 49.721 ; 49.905       ; 0.184          ; Low Pulse Width  ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[9]                                                                                                                                          ;
; 49.722 ; 49.906       ; 0.184          ; Low Pulse Width  ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[0]                                                                                                                                          ;
; 49.722 ; 49.906       ; 0.184          ; Low Pulse Width  ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[10]                                                                                                                                         ;
; 49.722 ; 49.906       ; 0.184          ; Low Pulse Width  ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[1]                                                                                                                                          ;
; 49.722 ; 49.906       ; 0.184          ; Low Pulse Width  ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[2]                                                                                                                                          ;
; 49.722 ; 49.906       ; 0.184          ; Low Pulse Width  ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[3]                                                                                                                                          ;
; 49.722 ; 49.906       ; 0.184          ; Low Pulse Width  ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[4]                                                                                                                                          ;
; 49.722 ; 49.906       ; 0.184          ; Low Pulse Width  ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[5]                                                                                                                                          ;
; 49.722 ; 49.906       ; 0.184          ; Low Pulse Width  ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[6]                                                                                                                                          ;
; 49.722 ; 49.906       ; 0.184          ; Low Pulse Width  ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[7]                                                                                                                                          ;
; 49.722 ; 49.906       ; 0.184          ; Low Pulse Width  ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[8]                                                                                                                                          ;
; 49.722 ; 49.906       ; 0.184          ; Low Pulse Width  ; clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[9]                                                                                                                                          ;
; 49.722 ; 49.906       ; 0.184          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                              ;
; 49.722 ; 49.906       ; 0.184          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                               ;
; 49.722 ; 49.906       ; 0.184          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                               ;
; 49.722 ; 49.906       ; 0.184          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                               ;
; 49.723 ; 49.907       ; 0.184          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ;
; 49.723 ; 49.907       ; 0.184          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ;
; 49.723 ; 49.907       ; 0.184          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ;
; 49.723 ; 49.907       ; 0.184          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ;
; 49.723 ; 49.907       ; 0.184          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ;
; 49.723 ; 49.907       ; 0.184          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ;
; 49.723 ; 49.907       ; 0.184          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ;
; 49.723 ; 49.907       ; 0.184          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ;
; 49.723 ; 49.907       ; 0.184          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ;
; 49.723 ; 49.907       ; 0.184          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ;
; 49.723 ; 49.907       ; 0.184          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ;
; 49.723 ; 49.907       ; 0.184          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ;
; 49.723 ; 49.907       ; 0.184          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ;
; 49.723 ; 49.907       ; 0.184          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ;
; 49.723 ; 49.907       ; 0.184          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ;
; 49.723 ; 49.907       ; 0.184          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ;
; 49.723 ; 49.907       ; 0.184          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ;
; 49.723 ; 49.907       ; 0.184          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ;
; 49.723 ; 49.907       ; 0.184          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                               ;
; 49.723 ; 49.907       ; 0.184          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                               ;
; 49.723 ; 49.907       ; 0.184          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                               ;
; 49.723 ; 49.907       ; 0.184          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                               ;
; 49.723 ; 49.907       ; 0.184          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                               ;
; 49.723 ; 49.907       ; 0.184          ; Low Pulse Width  ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                               ;
; 49.870 ; 50.100       ; 0.230          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ;
; 49.870 ; 50.100       ; 0.230          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ;
; 49.870 ; 50.100       ; 0.230          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ;
; 49.870 ; 50.100       ; 0.230          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ;
; 49.870 ; 50.100       ; 0.230          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ;
; 49.870 ; 50.100       ; 0.230          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ;
; 49.870 ; 50.100       ; 0.230          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ;
; 49.870 ; 50.100       ; 0.230          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ;
; 49.870 ; 50.100       ; 0.230          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ;
; 49.870 ; 50.100       ; 0.230          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ;
; 49.870 ; 50.100       ; 0.230          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ;
; 49.870 ; 50.100       ; 0.230          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ;
; 49.870 ; 50.100       ; 0.230          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ;
; 49.870 ; 50.100       ; 0.230          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ;
; 49.870 ; 50.100       ; 0.230          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ;
; 49.870 ; 50.100       ; 0.230          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ;
; 49.871 ; 50.087       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ;
; 49.871 ; 50.087       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ;
; 49.871 ; 50.087       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ;
; 49.871 ; 50.087       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ;
; 49.871 ; 50.087       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ;
; 49.871 ; 50.087       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ;
; 49.871 ; 50.087       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ;
; 49.871 ; 50.087       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ;
; 49.871 ; 50.087       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ;
; 49.871 ; 50.087       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ;
; 49.871 ; 50.087       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ;
; 49.871 ; 50.087       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ;
; 49.871 ; 50.087       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ;
; 49.871 ; 50.087       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ;
; 49.871 ; 50.087       ; 0.216          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ;
; 49.871 ; 50.101       ; 0.230          ; High Pulse Width ; clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; 1.359 ; 2.017 ; Rise       ; cam_pclk                                          ;
;  cam_data[0]    ; cam_pclk   ; 1.113 ; 1.708 ; Rise       ; cam_pclk                                          ;
;  cam_data[1]    ; cam_pclk   ; 1.359 ; 2.017 ; Rise       ; cam_pclk                                          ;
;  cam_data[2]    ; cam_pclk   ; 1.287 ; 1.938 ; Rise       ; cam_pclk                                          ;
;  cam_data[3]    ; cam_pclk   ; 1.217 ; 1.867 ; Rise       ; cam_pclk                                          ;
;  cam_data[4]    ; cam_pclk   ; 1.255 ; 1.924 ; Rise       ; cam_pclk                                          ;
;  cam_data[5]    ; cam_pclk   ; 1.255 ; 1.892 ; Rise       ; cam_pclk                                          ;
;  cam_data[6]    ; cam_pclk   ; 1.079 ; 1.654 ; Rise       ; cam_pclk                                          ;
;  cam_data[7]    ; cam_pclk   ; 1.183 ; 1.790 ; Rise       ; cam_pclk                                          ;
; cam_href        ; cam_pclk   ; 1.661 ; 2.284 ; Rise       ; cam_pclk                                          ;
; cam_vsync       ; cam_pclk   ; 1.200 ; 1.770 ; Rise       ; cam_pclk                                          ;
; sdram_data[*]   ; sys_clk    ; 2.575 ; 3.190 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.263 ; 2.862 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.422 ; 3.027 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 2.321 ; 2.900 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 2.446 ; 3.040 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.080 ; 2.639 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 2.238 ; 2.820 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.304 ; 2.901 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 2.424 ; 3.032 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.575 ; 3.190 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.226 ; 2.803 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.257 ; 2.844 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.236 ; 2.817 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.311 ; 2.882 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.318 ; 2.899 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.093 ; 2.652 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.091 ; 2.651 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 2.764 ; 3.434 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 2.764 ; 3.434 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 2.671 ; 3.320 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 2.543 ; 3.174 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; -0.843 ; -1.420 ; Rise       ; cam_pclk                                          ;
;  cam_data[0]    ; cam_pclk   ; -0.898 ; -1.469 ; Rise       ; cam_pclk                                          ;
;  cam_data[1]    ; cam_pclk   ; -1.131 ; -1.761 ; Rise       ; cam_pclk                                          ;
;  cam_data[2]    ; cam_pclk   ; -1.064 ; -1.686 ; Rise       ; cam_pclk                                          ;
;  cam_data[3]    ; cam_pclk   ; -0.997 ; -1.618 ; Rise       ; cam_pclk                                          ;
;  cam_data[4]    ; cam_pclk   ; -1.033 ; -1.673 ; Rise       ; cam_pclk                                          ;
;  cam_data[5]    ; cam_pclk   ; -1.009 ; -1.645 ; Rise       ; cam_pclk                                          ;
;  cam_data[6]    ; cam_pclk   ; -0.843 ; -1.420 ; Rise       ; cam_pclk                                          ;
;  cam_data[7]    ; cam_pclk   ; -0.868 ; -1.447 ; Rise       ; cam_pclk                                          ;
; cam_href        ; cam_pclk   ; -0.726 ; -1.286 ; Rise       ; cam_pclk                                          ;
; cam_vsync       ; cam_pclk   ; -0.998 ; -1.559 ; Rise       ; cam_pclk                                          ;
; sdram_data[*]   ; sys_clk    ; -1.721 ; -2.268 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; -1.899 ; -2.482 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; -2.050 ; -2.641 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; -1.957 ; -2.530 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; -2.077 ; -2.663 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; -1.721 ; -2.268 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; -1.873 ; -2.441 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; -1.943 ; -2.531 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; -2.052 ; -2.645 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; -2.197 ; -2.797 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; -1.861 ; -2.425 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; -1.891 ; -2.465 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; -1.871 ; -2.439 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; -1.948 ; -2.512 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; -1.954 ; -2.529 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; -1.734 ; -2.280 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; -1.731 ; -2.279 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; -2.174 ; -2.794 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; -2.386 ; -3.044 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; -2.296 ; -2.934 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; -2.174 ; -2.794 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; lcd_de          ; sys_clk    ; 6.628  ; 6.765  ; Rise       ; clk_10m                                           ;
; lcd_pclk        ; sys_clk    ; 3.352  ;        ; Rise       ; clk_10m                                           ;
; lcd_rgb[*]      ; sys_clk    ; 4.751  ; 4.895  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[0]     ; sys_clk    ; 4.630  ; 4.768  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[1]     ; sys_clk    ; 4.503  ; 4.630  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[2]     ; sys_clk    ; 4.632  ; 4.788  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[3]     ; sys_clk    ; 4.751  ; 4.895  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[4]     ; sys_clk    ; 4.718  ; 4.866  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[5]     ; sys_clk    ; 4.523  ; 4.637  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[6]     ; sys_clk    ; 4.470  ; 4.594  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[7]     ; sys_clk    ; 4.448  ; 4.576  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[8]     ; sys_clk    ; 4.455  ; 4.575  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[9]     ; sys_clk    ; 4.495  ; 4.615  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[10]    ; sys_clk    ; 4.652  ; 4.775  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[11]    ; sys_clk    ; 4.236  ; 4.318  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[12]    ; sys_clk    ; 4.241  ; 4.314  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[13]    ; sys_clk    ; 4.352  ; 4.445  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[14]    ; sys_clk    ; 4.345  ; 4.436  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[15]    ; sys_clk    ; 4.474  ; 4.582  ; Rise       ; clk_10m                                           ;
; lcd_pclk        ; sys_clk    ;        ; 3.575  ; Fall       ; clk_10m                                           ;
; sdram_addr[*]   ; sys_clk    ; 3.385  ; 3.235  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk    ; 2.621  ; 2.520  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk    ; 2.676  ; 2.556  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk    ; 2.876  ; 2.753  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk    ; 2.879  ; 2.740  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk    ; 2.838  ; 2.708  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk    ; 2.509  ; 2.408  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk    ; 2.734  ; 2.614  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk    ; 2.822  ; 2.664  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk    ; 2.845  ; 2.691  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk    ; 2.712  ; 2.575  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk    ; 3.385  ; 3.235  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk    ; 2.624  ; 2.505  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk    ; 2.789  ; 2.646  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk    ; 2.650  ; 2.520  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk    ; 2.650  ; 2.520  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk    ; 2.430  ; 2.333  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk    ; 2.135  ; 2.067  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk    ; 1.953  ; 2.015  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk    ; 2.080  ; 2.035  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk    ; 3.099  ; 3.231  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.181  ; 2.243  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.140  ; 2.203  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 2.135  ; 2.205  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 1.972  ; 2.020  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.235  ; 2.311  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 3.099  ; 3.231  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.167  ; 2.227  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 2.002  ; 2.053  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.570  ; 2.723  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.334  ; 2.433  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.391  ; 2.508  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.383  ; 2.499  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.371  ; 2.480  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.372  ; 2.480  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.361  ; 2.473  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.376  ; 2.482  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk    ; 2.409  ; 2.319  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk    ; 2.032  ; 1.980  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk    ; -0.544 ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk    ;        ; -0.498 ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_de          ; sys_clk    ; 6.133  ; 6.451  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ; 4.275  ; 4.429  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ; 3.491  ; 3.715  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; lcd_de          ; sys_clk    ; 4.618  ; 4.841  ; Rise       ; clk_10m                                           ;
; lcd_pclk        ; sys_clk    ; 3.039  ;        ; Rise       ; clk_10m                                           ;
; lcd_rgb[*]      ; sys_clk    ; 3.889  ; 3.965  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[0]     ; sys_clk    ; 4.268  ; 4.401  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[1]     ; sys_clk    ; 4.146  ; 4.268  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[2]     ; sys_clk    ; 4.270  ; 4.420  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[3]     ; sys_clk    ; 4.384  ; 4.523  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[4]     ; sys_clk    ; 4.352  ; 4.495  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[5]     ; sys_clk    ; 4.165  ; 4.275  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[6]     ; sys_clk    ; 4.114  ; 4.233  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[7]     ; sys_clk    ; 4.093  ; 4.217  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[8]     ; sys_clk    ; 4.099  ; 4.216  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[9]     ; sys_clk    ; 4.138  ; 4.254  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[10]    ; sys_clk    ; 4.289  ; 4.407  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[11]    ; sys_clk    ; 3.889  ; 3.968  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[12]    ; sys_clk    ; 3.894  ; 3.965  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[13]    ; sys_clk    ; 4.001  ; 4.090  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[14]    ; sys_clk    ; 3.995  ; 4.082  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[15]    ; sys_clk    ; 4.118  ; 4.222  ; Rise       ; clk_10m                                           ;
; lcd_pclk        ; sys_clk    ;        ; 3.254  ; Fall       ; clk_10m                                           ;
; sdram_addr[*]   ; sys_clk    ; 2.231  ; 2.133  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk    ; 2.337  ; 2.240  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk    ; 2.389  ; 2.273  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk    ; 2.581  ; 2.463  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk    ; 2.584  ; 2.450  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk    ; 2.545  ; 2.421  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk    ; 2.231  ; 2.133  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk    ; 2.448  ; 2.332  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk    ; 2.534  ; 2.381  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk    ; 2.556  ; 2.408  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk    ; 2.429  ; 2.296  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk    ; 3.110  ; 2.964  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk    ; 2.344  ; 2.228  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk    ; 2.502  ; 2.364  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk    ; 2.154  ; 2.061  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk    ; 2.365  ; 2.241  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk    ; 2.154  ; 2.061  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk    ; 1.875  ; 1.808  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk    ; 1.697  ; 1.758  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk    ; 1.817  ; 1.774  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk    ; 1.714  ; 1.760  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 1.914  ; 1.974  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 1.876  ; 1.937  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 1.870  ; 1.938  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 1.714  ; 1.760  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 1.967  ; 2.040  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 2.833  ; 2.963  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 1.900  ; 1.958  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 1.743  ; 1.793  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.291  ; 2.438  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.062  ; 2.157  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.119  ; 2.232  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.111  ; 2.224  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.100  ; 2.206  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.100  ; 2.206  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.091  ; 2.199  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.105  ; 2.207  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk    ; 2.134  ; 2.048  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk    ; 1.772  ; 1.721  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk    ; -0.779 ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk    ;        ; -0.734 ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_de          ; sys_clk    ; 4.090  ; 4.197  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ; 3.191  ; 3.418  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ; 3.170  ; 3.388  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                           ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; lcd_rgb[*]      ; sys_clk    ; 6.239 ; 6.225 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[0]     ; sys_clk    ; 6.555 ; 6.541 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[1]     ; sys_clk    ; 6.566 ; 6.552 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[2]     ; sys_clk    ; 6.566 ; 6.552 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[3]     ; sys_clk    ; 6.670 ; 6.656 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[4]     ; sys_clk    ; 6.670 ; 6.656 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[5]     ; sys_clk    ; 6.296 ; 6.282 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[6]     ; sys_clk    ; 6.314 ; 6.300 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[7]     ; sys_clk    ; 6.314 ; 6.300 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[8]     ; sys_clk    ; 6.555 ; 6.541 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[9]     ; sys_clk    ; 6.448 ; 6.434 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[10]    ; sys_clk    ; 6.555 ; 6.541 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[11]    ; sys_clk    ; 6.256 ; 6.242 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[12]    ; sys_clk    ; 6.256 ; 6.242 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[13]    ; sys_clk    ; 6.239 ; 6.225 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[14]    ; sys_clk    ; 6.239 ; 6.225 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[15]    ; sys_clk    ; 6.296 ; 6.282 ; Rise       ; clk_10m                                           ;
; sdram_data[*]   ; sys_clk    ; 2.334 ; 2.321 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.419 ; 2.405 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.616 ; 2.603 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 2.652 ; 2.639 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 2.628 ; 2.615 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.336 ; 2.323 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 3.280 ; 3.315 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.419 ; 2.405 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 2.628 ; 2.615 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.538 ; 2.537 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.334 ; 2.321 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.389 ; 2.388 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.365 ; 2.364 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.389 ; 2.388 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.389 ; 2.388 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.391 ; 2.390 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.391 ; 2.390 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 5.744 ; 5.730 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk    ; 6.060 ; 6.046 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk    ; 6.071 ; 6.057 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk    ; 6.071 ; 6.057 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk    ; 6.175 ; 6.161 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 6.175 ; 6.161 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk    ; 5.801 ; 5.787 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk    ; 5.819 ; 5.805 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk    ; 5.819 ; 5.805 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk    ; 6.060 ; 6.046 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk    ; 5.953 ; 5.939 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 6.060 ; 6.046 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk    ; 5.761 ; 5.747 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk    ; 5.761 ; 5.747 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk    ; 5.744 ; 5.730 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk    ; 5.744 ; 5.730 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 5.801 ; 5.787 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; lcd_rgb[*]      ; sys_clk    ; 4.244 ; 4.230 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[0]     ; sys_clk    ; 4.547 ; 4.533 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[1]     ; sys_clk    ; 4.558 ; 4.544 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[2]     ; sys_clk    ; 4.558 ; 4.544 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[3]     ; sys_clk    ; 4.658 ; 4.644 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[4]     ; sys_clk    ; 4.658 ; 4.644 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[5]     ; sys_clk    ; 4.299 ; 4.285 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[6]     ; sys_clk    ; 4.316 ; 4.302 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[7]     ; sys_clk    ; 4.316 ; 4.302 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[8]     ; sys_clk    ; 4.547 ; 4.533 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[9]     ; sys_clk    ; 4.444 ; 4.430 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[10]    ; sys_clk    ; 4.547 ; 4.533 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[11]    ; sys_clk    ; 4.261 ; 4.247 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[12]    ; sys_clk    ; 4.261 ; 4.247 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[13]    ; sys_clk    ; 4.244 ; 4.230 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[14]    ; sys_clk    ; 4.244 ; 4.230 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[15]    ; sys_clk    ; 4.299 ; 4.285 ; Rise       ; clk_10m                                           ;
; sdram_data[*]   ; sys_clk    ; 2.069 ; 2.056 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.143 ; 2.129 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.339 ; 2.326 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 2.374 ; 2.361 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 2.350 ; 2.337 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.071 ; 2.058 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 3.014 ; 3.049 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.143 ; 2.129 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 2.350 ; 2.337 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.266 ; 2.265 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.069 ; 2.056 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.124 ; 2.123 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.100 ; 2.099 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.124 ; 2.123 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.124 ; 2.123 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.125 ; 2.124 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.125 ; 2.124 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 3.716 ; 3.702 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk    ; 4.019 ; 4.005 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk    ; 4.030 ; 4.016 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk    ; 4.030 ; 4.016 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk    ; 4.130 ; 4.116 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 4.130 ; 4.116 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk    ; 3.771 ; 3.757 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk    ; 3.788 ; 3.774 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk    ; 3.788 ; 3.774 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk    ; 4.019 ; 4.005 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk    ; 3.916 ; 3.902 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 4.019 ; 4.005 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk    ; 3.733 ; 3.719 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk    ; 3.733 ; 3.719 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk    ; 3.716 ; 3.702 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk    ; 3.716 ; 3.702 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 3.771 ; 3.757 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                  ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; lcd_rgb[*]      ; sys_clk    ; 6.295     ; 6.309     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[0]     ; sys_clk    ; 6.662     ; 6.676     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[1]     ; sys_clk    ; 6.674     ; 6.688     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[2]     ; sys_clk    ; 6.674     ; 6.688     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[3]     ; sys_clk    ; 6.791     ; 6.805     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[4]     ; sys_clk    ; 6.791     ; 6.805     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[5]     ; sys_clk    ; 6.375     ; 6.389     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[6]     ; sys_clk    ; 6.390     ; 6.404     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[7]     ; sys_clk    ; 6.390     ; 6.404     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[8]     ; sys_clk    ; 6.662     ; 6.676     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[9]     ; sys_clk    ; 6.541     ; 6.555     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[10]    ; sys_clk    ; 6.662     ; 6.676     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[11]    ; sys_clk    ; 6.318     ; 6.332     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[12]    ; sys_clk    ; 6.318     ; 6.332     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[13]    ; sys_clk    ; 6.295     ; 6.309     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[14]    ; sys_clk    ; 6.295     ; 6.309     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[15]    ; sys_clk    ; 6.375     ; 6.389     ; Rise       ; clk_10m                                           ;
; sdram_data[*]   ; sys_clk    ; 2.400     ; 2.413     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.493     ; 2.507     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.714     ; 2.727     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 2.760     ; 2.773     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 2.725     ; 2.738     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.410     ; 2.423     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 3.402     ; 3.367     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.493     ; 2.507     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 2.725     ; 2.738     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.630     ; 2.631     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.400     ; 2.413     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.467     ; 2.468     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.436     ; 2.437     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.467     ; 2.468     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.467     ; 2.468     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.477     ; 2.478     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.477     ; 2.478     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 5.981     ; 5.995     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk    ; 6.348     ; 6.362     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk    ; 6.360     ; 6.374     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk    ; 6.360     ; 6.374     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk    ; 6.477     ; 6.491     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 6.477     ; 6.491     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk    ; 6.061     ; 6.075     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk    ; 6.076     ; 6.090     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk    ; 6.076     ; 6.090     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk    ; 6.348     ; 6.362     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk    ; 6.227     ; 6.241     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 6.348     ; 6.362     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk    ; 6.004     ; 6.018     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk    ; 6.004     ; 6.018     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk    ; 5.981     ; 5.995     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk    ; 5.981     ; 5.995     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 6.061     ; 6.075     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                          ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; lcd_rgb[*]      ; sys_clk    ; 4.390     ; 4.404     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[0]     ; sys_clk    ; 4.741     ; 4.755     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[1]     ; sys_clk    ; 4.753     ; 4.767     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[2]     ; sys_clk    ; 4.753     ; 4.767     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[3]     ; sys_clk    ; 4.866     ; 4.880     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[4]     ; sys_clk    ; 4.866     ; 4.880     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[5]     ; sys_clk    ; 4.466     ; 4.480     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[6]     ; sys_clk    ; 4.480     ; 4.494     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[7]     ; sys_clk    ; 4.480     ; 4.494     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[8]     ; sys_clk    ; 4.741     ; 4.755     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[9]     ; sys_clk    ; 4.626     ; 4.640     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[10]    ; sys_clk    ; 4.741     ; 4.755     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[11]    ; sys_clk    ; 4.411     ; 4.425     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[12]    ; sys_clk    ; 4.411     ; 4.425     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[13]    ; sys_clk    ; 4.390     ; 4.404     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[14]    ; sys_clk    ; 4.390     ; 4.404     ; Rise       ; clk_10m                                           ;
;  lcd_rgb[15]    ; sys_clk    ; 4.466     ; 4.480     ; Rise       ; clk_10m                                           ;
; sdram_data[*]   ; sys_clk    ; 2.131     ; 2.144     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.213     ; 2.227     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.433     ; 2.446     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 2.477     ; 2.490     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 2.443     ; 2.456     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.141     ; 2.154     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 3.132     ; 3.097     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.213     ; 2.227     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 2.443     ; 2.456     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.354     ; 2.355     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.131     ; 2.144     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.198     ; 2.199     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.168     ; 2.169     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.198     ; 2.199     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.198     ; 2.199     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.208     ; 2.209     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.208     ; 2.209     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 3.746     ; 3.760     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk    ; 4.097     ; 4.111     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk    ; 4.109     ; 4.123     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk    ; 4.109     ; 4.123     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk    ; 4.222     ; 4.236     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 4.222     ; 4.236     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk    ; 3.822     ; 3.836     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk    ; 3.836     ; 3.850     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk    ; 3.836     ; 3.850     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk    ; 4.097     ; 4.111     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk    ; 3.982     ; 3.996     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 4.097     ; 4.111     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk    ; 3.767     ; 3.781     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk    ; 3.767     ; 3.781     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk    ; 3.746     ; 3.760     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk    ; 3.746     ; 3.760     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 3.822     ; 3.836     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                              ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 1.194 ; 0.087 ; 6.619    ; 0.630   ; 4.715               ;
;  cam_pclk                                          ; 4.063 ; 0.569 ; 6.619    ; 0.630   ; 9.337               ;
;  clk_10m                                           ; 3.324 ; 0.087 ; N/A      ; N/A     ; 49.630              ;
;  sys_clk                                           ; N/A   ; N/A   ; N/A      ; N/A     ; 9.594               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.194 ; 1.524 ; N/A      ; N/A     ; 4.715               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[2] ; 9.062 ; 0.167 ; N/A      ; N/A     ; 4.717               ;
; Design-wide TNS                                    ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  cam_pclk                                          ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clk_10m                                           ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  sys_clk                                           ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; 2.735 ; 2.943 ; Rise       ; cam_pclk                                          ;
;  cam_data[0]    ; cam_pclk   ; 2.264 ; 2.453 ; Rise       ; cam_pclk                                          ;
;  cam_data[1]    ; cam_pclk   ; 2.735 ; 2.943 ; Rise       ; cam_pclk                                          ;
;  cam_data[2]    ; cam_pclk   ; 2.690 ; 2.915 ; Rise       ; cam_pclk                                          ;
;  cam_data[3]    ; cam_pclk   ; 2.487 ; 2.761 ; Rise       ; cam_pclk                                          ;
;  cam_data[4]    ; cam_pclk   ; 2.540 ; 2.849 ; Rise       ; cam_pclk                                          ;
;  cam_data[5]    ; cam_pclk   ; 2.546 ; 2.837 ; Rise       ; cam_pclk                                          ;
;  cam_data[6]    ; cam_pclk   ; 2.122 ; 2.369 ; Rise       ; cam_pclk                                          ;
;  cam_data[7]    ; cam_pclk   ; 2.392 ; 2.591 ; Rise       ; cam_pclk                                          ;
; cam_href        ; cam_pclk   ; 3.595 ; 3.752 ; Rise       ; cam_pclk                                          ;
; cam_vsync       ; cam_pclk   ; 2.423 ; 2.641 ; Rise       ; cam_pclk                                          ;
; sdram_data[*]   ; sys_clk    ; 5.438 ; 5.548 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.648 ; 4.901 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 5.097 ; 5.235 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.894 ; 5.091 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.206 ; 5.381 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.293 ; 4.508 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 4.701 ; 4.869 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.830 ; 5.080 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 5.120 ; 5.251 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.438 ; 5.548 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.655 ; 4.829 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.748 ; 4.910 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.675 ; 4.851 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.873 ; 5.053 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.931 ; 5.107 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.311 ; 4.526 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.314 ; 4.520 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 5.777 ; 6.087 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 5.777 ; 6.087 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 5.602 ; 5.860 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 5.302 ; 5.557 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; -0.843 ; -1.352 ; Rise       ; cam_pclk                                          ;
;  cam_data[0]    ; cam_pclk   ; -0.898 ; -1.469 ; Rise       ; cam_pclk                                          ;
;  cam_data[1]    ; cam_pclk   ; -1.131 ; -1.761 ; Rise       ; cam_pclk                                          ;
;  cam_data[2]    ; cam_pclk   ; -1.064 ; -1.686 ; Rise       ; cam_pclk                                          ;
;  cam_data[3]    ; cam_pclk   ; -0.997 ; -1.618 ; Rise       ; cam_pclk                                          ;
;  cam_data[4]    ; cam_pclk   ; -1.033 ; -1.673 ; Rise       ; cam_pclk                                          ;
;  cam_data[5]    ; cam_pclk   ; -1.009 ; -1.645 ; Rise       ; cam_pclk                                          ;
;  cam_data[6]    ; cam_pclk   ; -0.843 ; -1.352 ; Rise       ; cam_pclk                                          ;
;  cam_data[7]    ; cam_pclk   ; -0.868 ; -1.429 ; Rise       ; cam_pclk                                          ;
; cam_href        ; cam_pclk   ; -0.726 ; -1.110 ; Rise       ; cam_pclk                                          ;
; cam_vsync       ; cam_pclk   ; -0.998 ; -1.559 ; Rise       ; cam_pclk                                          ;
; sdram_data[*]   ; sys_clk    ; -1.721 ; -2.268 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; -1.899 ; -2.482 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; -2.050 ; -2.641 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; -1.957 ; -2.530 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; -2.077 ; -2.663 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; -1.721 ; -2.268 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; -1.873 ; -2.441 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; -1.943 ; -2.531 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; -2.052 ; -2.645 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; -2.197 ; -2.797 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; -1.861 ; -2.425 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; -1.891 ; -2.465 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; -1.871 ; -2.439 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; -1.948 ; -2.512 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; -1.954 ; -2.529 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; -1.734 ; -2.280 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; -1.731 ; -2.279 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; -2.174 ; -2.794 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; -2.386 ; -3.044 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; -2.296 ; -2.934 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; -2.174 ; -2.794 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; lcd_de          ; sys_clk    ; 15.182 ; 14.897 ; Rise       ; clk_10m                                           ;
; lcd_pclk        ; sys_clk    ; 7.703  ;        ; Rise       ; clk_10m                                           ;
; lcd_rgb[*]      ; sys_clk    ; 10.811 ; 10.528 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[0]     ; sys_clk    ; 10.448 ; 10.261 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[1]     ; sys_clk    ; 10.222 ; 10.025 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[2]     ; sys_clk    ; 10.479 ; 10.291 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[3]     ; sys_clk    ; 10.811 ; 10.528 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[4]     ; sys_clk    ; 10.691 ; 10.451 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[5]     ; sys_clk    ; 10.303 ; 10.028 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[6]     ; sys_clk    ; 10.077 ; 9.931  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[7]     ; sys_clk    ; 10.084 ; 9.954  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[8]     ; sys_clk    ; 10.046 ; 9.895  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[9]     ; sys_clk    ; 10.238 ; 10.021 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[10]    ; sys_clk    ; 10.523 ; 10.271 ; Rise       ; clk_10m                                           ;
;  lcd_rgb[11]    ; sys_clk    ; 9.581  ; 9.394  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[12]    ; sys_clk    ; 9.567  ; 9.391  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[13]    ; sys_clk    ; 9.871  ; 9.650  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[14]    ; sys_clk    ; 9.856  ; 9.637  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[15]    ; sys_clk    ; 10.188 ; 9.921  ; Rise       ; clk_10m                                           ;
; lcd_pclk        ; sys_clk    ;        ; 7.412  ; Fall       ; clk_10m                                           ;
; sdram_addr[*]   ; sys_clk    ; 6.612  ; 6.628  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk    ; 5.443  ; 5.608  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk    ; 5.589  ; 5.747  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk    ; 5.965  ; 6.235  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk    ; 5.982  ; 6.233  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk    ; 5.861  ; 6.074  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk    ; 5.226  ; 5.338  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk    ; 5.676  ; 5.908  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk    ; 5.860  ; 5.997  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk    ; 5.865  ; 6.023  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk    ; 5.635  ; 5.761  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk    ; 6.612  ; 6.628  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk    ; 5.462  ; 5.606  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk    ; 5.765  ; 5.968  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk    ; 5.509  ; 5.686  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk    ; 5.509  ; 5.686  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk    ; 5.096  ; 5.228  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk    ; 4.515  ; 4.583  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk    ; 4.285  ; 4.266  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk    ; 4.433  ; 4.520  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk    ; 6.323  ; 6.317  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.894  ; 4.751  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.810  ; 4.690  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.819  ; 4.700  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.416  ; 4.344  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 5.065  ; 4.913  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 6.323  ; 6.317  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.853  ; 4.725  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.464  ; 4.387  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.743  ; 5.649  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 5.261  ; 5.118  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 5.342  ; 5.222  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 5.344  ; 5.209  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 5.293  ; 5.172  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 5.324  ; 5.186  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 5.283  ; 5.167  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.312  ; 5.174  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk    ; 5.087  ; 5.231  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk    ; 4.363  ; 4.439  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk    ; 1.223  ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk    ;        ; 1.115  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_de          ; sys_clk    ; 14.395 ; 13.911 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ; 9.743  ; 9.407  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ; 7.959  ; 7.617  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; lcd_de          ; sys_clk    ; 4.618  ; 4.841  ; Rise       ; clk_10m                                           ;
; lcd_pclk        ; sys_clk    ; 3.039  ;        ; Rise       ; clk_10m                                           ;
; lcd_rgb[*]      ; sys_clk    ; 3.889  ; 3.965  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[0]     ; sys_clk    ; 4.268  ; 4.401  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[1]     ; sys_clk    ; 4.146  ; 4.268  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[2]     ; sys_clk    ; 4.270  ; 4.420  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[3]     ; sys_clk    ; 4.384  ; 4.523  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[4]     ; sys_clk    ; 4.352  ; 4.495  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[5]     ; sys_clk    ; 4.165  ; 4.275  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[6]     ; sys_clk    ; 4.114  ; 4.233  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[7]     ; sys_clk    ; 4.093  ; 4.217  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[8]     ; sys_clk    ; 4.099  ; 4.216  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[9]     ; sys_clk    ; 4.138  ; 4.254  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[10]    ; sys_clk    ; 4.289  ; 4.407  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[11]    ; sys_clk    ; 3.889  ; 3.968  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[12]    ; sys_clk    ; 3.894  ; 3.965  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[13]    ; sys_clk    ; 4.001  ; 4.090  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[14]    ; sys_clk    ; 3.995  ; 4.082  ; Rise       ; clk_10m                                           ;
;  lcd_rgb[15]    ; sys_clk    ; 4.118  ; 4.222  ; Rise       ; clk_10m                                           ;
; lcd_pclk        ; sys_clk    ;        ; 3.254  ; Fall       ; clk_10m                                           ;
; sdram_addr[*]   ; sys_clk    ; 2.231  ; 2.133  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk    ; 2.337  ; 2.240  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk    ; 2.389  ; 2.273  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk    ; 2.581  ; 2.463  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk    ; 2.584  ; 2.450  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk    ; 2.545  ; 2.421  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk    ; 2.231  ; 2.133  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk    ; 2.448  ; 2.332  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk    ; 2.534  ; 2.381  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk    ; 2.556  ; 2.408  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk    ; 2.429  ; 2.296  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk    ; 3.110  ; 2.964  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk    ; 2.344  ; 2.228  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk    ; 2.502  ; 2.364  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk    ; 2.154  ; 2.061  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk    ; 2.365  ; 2.241  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk    ; 2.154  ; 2.061  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk    ; 1.875  ; 1.808  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk    ; 1.697  ; 1.758  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk    ; 1.817  ; 1.774  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk    ; 1.714  ; 1.760  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 1.914  ; 1.974  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 1.876  ; 1.937  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 1.870  ; 1.938  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 1.714  ; 1.760  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 1.967  ; 2.040  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 2.833  ; 2.963  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 1.900  ; 1.958  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 1.743  ; 1.793  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.291  ; 2.438  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.062  ; 2.157  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.119  ; 2.232  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.111  ; 2.224  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.100  ; 2.206  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.100  ; 2.206  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.091  ; 2.199  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.105  ; 2.207  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk    ; 2.134  ; 2.048  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk    ; 1.772  ; 1.721  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk    ; -0.779 ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk    ;        ; -0.734 ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_de          ; sys_clk    ; 4.090  ; 4.197  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ; 3.191  ; 3.418  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ; 3.170  ; 3.388  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; cam_rst_n      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam_pwdn       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam_scl        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_hs         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_vs         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_de         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_bl         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rst        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_pclk       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam_sda        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[11]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[12]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[13]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[14]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[15]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; cam_sda        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[0]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[1]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[2]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[3]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[4]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[5]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[6]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[7]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[8]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[9]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[10] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[11] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[12] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[13] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[14] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[15] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[0]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[1]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[2]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[3]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[4]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[5]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[6]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[7]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[8]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[9]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[10]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[11]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[12]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[13]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[14]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[15]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_rst_n      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_pclk       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[0]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_href       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[1]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[2]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[3]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[4]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[5]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[6]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[7]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_vsync      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+----------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cam_rst_n      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cam_pwdn       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cam_scl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_de         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_bl         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; lcd_rst        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_pclk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cam_sda        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cam_rst_n      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cam_pwdn       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cam_scl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_de         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_bl         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rst        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_pclk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cam_sda        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cam_rst_n      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cam_pwdn       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cam_scl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_hs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_de         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_bl         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rst        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_pclk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cam_sda        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_rgb[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                       ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+------------+
; From Clock                                        ; To Clock                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths   ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+------------+
; cam_pclk                                          ; cam_pclk                                          ; false path ; 0        ; 0        ; 0          ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk                                          ; 21         ; 0        ; 0        ; 0          ;
; clk_10m                                           ; clk_10m                                           ; 2783       ; 0        ; 0        ; 0          ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m                                           ; 22         ; 0        ; 0        ; 0          ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m                                           ; 61245      ; 0        ; 0        ; 0          ;
; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 33         ; 0        ; 0        ; 0          ;
; clk_10m                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0          ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0          ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 2159       ; 0        ; 0        ; 0          ;
; clk_10m                                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1          ; 1        ; 0        ; 0          ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0        ; 0        ; false path ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                        ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+------------+
; From Clock                                        ; To Clock                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths   ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+------------+
; cam_pclk                                          ; cam_pclk                                          ; false path ; 0        ; 0        ; 0          ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk                                          ; 21         ; 0        ; 0        ; 0          ;
; clk_10m                                           ; clk_10m                                           ; 2783       ; 0        ; 0        ; 0          ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; clk_10m                                           ; 22         ; 0        ; 0        ; 0          ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; clk_10m                                           ; 61245      ; 0        ; 0        ; 0          ;
; cam_pclk                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 33         ; 0        ; 0        ; 0          ;
; clk_10m                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0          ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0          ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 2159       ; 0        ; 0        ; 0          ;
; clk_10m                                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1          ; 1        ; 0        ; 0          ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0        ; 0        ; false path ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                       ;
+---------------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                        ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+----------+----------+----------+----------+----------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk ; 99       ; 0        ; 0        ; 0        ;
+---------------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                        ;
+---------------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                        ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+----------+----------+----------+----------+----------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk ; 99       ; 0        ; 0        ; 0        ;
+---------------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 29    ; 29   ;
; Unconstrained Input Port Paths  ; 61    ; 61   ;
; Unconstrained Output Ports      ; 57    ; 57   ;
; Unconstrained Output Port Paths ; 504   ; 504  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Thu Jan 10 11:35:06 2019
Info: Command: quartus_sta ov5640_rgb565_lcd -c ov5640_rgb565_lcd
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_aol1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe4|dffe5a* 
    Info (332165): Entity dcfifo_nnl1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a* 
Info (332104): Reading SDC File: 'ov5640_rgb565_lcd.out.sdc'
Warning (332174): Ignored filter at ov5640_rgb565_lcd.out.sdc(52): i2c_dri:u_i2c_dri|dri_clk could not be matched with a register
Warning (332049): Ignored create_generated_clock at ov5640_rgb565_lcd.out.sdc(52): Argument <targets> is an empty collection
    Info (332050): create_generated_clock -name {dri_clk} -source [get_pins {u_pll|altpll_component|auto_generated|pll1|clk[2]}] -divide_by 400 -master_clock {u_pll|altpll_component|auto_generated|pll1|clk[2]} [get_registers {i2c_dri:u_i2c_dri|dri_clk}] 
Warning (332174): Ignored filter at ov5640_rgb565_lcd.out.sdc(78): dri_clk could not be matched with a clock
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(78): Argument -rise_from with value [get_clocks {dri_clk}] contains zero elements
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {dri_clk}] -rise_to [get_clocks {dri_clk}]  0.030  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(78): Argument -rise_to with value [get_clocks {dri_clk}] contains zero elements
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(79): Argument -rise_from with value [get_clocks {dri_clk}] contains zero elements
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {dri_clk}] -fall_to [get_clocks {dri_clk}]  0.030  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(79): Argument -fall_to with value [get_clocks {dri_clk}] contains zero elements
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(80): Argument -rise_from with value [get_clocks {dri_clk}] contains zero elements
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {dri_clk}] -rise_to [get_clocks {u_pll|altpll_component|auto_generated|pll1|clk[2]}]  0.020  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(81): Argument -rise_from with value [get_clocks {dri_clk}] contains zero elements
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {dri_clk}] -fall_to [get_clocks {u_pll|altpll_component|auto_generated|pll1|clk[2]}]  0.020  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(82): Argument -rise_from with value [get_clocks {dri_clk}] contains zero elements
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {dri_clk}] -rise_to [get_clocks {cam_pclk}] -setup 0.110  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(83): Argument -rise_from with value [get_clocks {dri_clk}] contains zero elements
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {dri_clk}] -rise_to [get_clocks {cam_pclk}] -hold 0.080  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(84): Argument -rise_from with value [get_clocks {dri_clk}] contains zero elements
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {dri_clk}] -fall_to [get_clocks {cam_pclk}] -setup 0.110  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(85): Argument -rise_from with value [get_clocks {dri_clk}] contains zero elements
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {dri_clk}] -fall_to [get_clocks {cam_pclk}] -hold 0.080  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(86): Argument -fall_from with value [get_clocks {dri_clk}] contains zero elements
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {dri_clk}] -rise_to [get_clocks {dri_clk}]  0.030  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(86): Argument -rise_to with value [get_clocks {dri_clk}] contains zero elements
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(87): Argument -fall_from with value [get_clocks {dri_clk}] contains zero elements
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {dri_clk}] -fall_to [get_clocks {dri_clk}]  0.030  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(87): Argument -fall_to with value [get_clocks {dri_clk}] contains zero elements
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(88): Argument -fall_from with value [get_clocks {dri_clk}] contains zero elements
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {dri_clk}] -rise_to [get_clocks {u_pll|altpll_component|auto_generated|pll1|clk[2]}]  0.020  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(89): Argument -fall_from with value [get_clocks {dri_clk}] contains zero elements
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {dri_clk}] -fall_to [get_clocks {u_pll|altpll_component|auto_generated|pll1|clk[2]}]  0.020  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(90): Argument -fall_from with value [get_clocks {dri_clk}] contains zero elements
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {dri_clk}] -rise_to [get_clocks {cam_pclk}] -setup 0.110  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(91): Argument -fall_from with value [get_clocks {dri_clk}] contains zero elements
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {dri_clk}] -rise_to [get_clocks {cam_pclk}] -hold 0.080  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(92): Argument -fall_from with value [get_clocks {dri_clk}] contains zero elements
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {dri_clk}] -fall_to [get_clocks {cam_pclk}] -setup 0.110  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(93): Argument -fall_from with value [get_clocks {dri_clk}] contains zero elements
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {dri_clk}] -fall_to [get_clocks {cam_pclk}] -hold 0.080  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(96): Argument -rise_to with value [get_clocks {dri_clk}] contains zero elements
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {u_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {dri_clk}]  0.020  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(97): Argument -fall_to with value [get_clocks {dri_clk}] contains zero elements
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {u_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {dri_clk}]  0.020  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(102): Argument -rise_to with value [get_clocks {dri_clk}] contains zero elements
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {u_pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {dri_clk}]  0.020  
Warning (332049): Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(103): Argument -fall_to with value [get_clocks {dri_clk}] contains zero elements
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {u_pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {dri_clk}]  0.020  
Warning (332060): Node: i2c_dri:u_i2c_dr|dri_clk was determined to be a clock but was found without an associated clock assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.194
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.194               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.324               0.000 clk_10m 
    Info (332119):     4.063               0.000 cam_pclk 
    Info (332119):     9.062               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.117
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.117               0.000 clk_10m 
    Info (332119):     0.433               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.531               0.000 cam_pclk 
    Info (332119):     3.647               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 6.619
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.619               0.000 cam_pclk 
Info (332146): Worst-case removal slack is 1.608
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.608               0.000 cam_pclk 
Info (332146): Worst-case minimum pulse width slack is 4.715
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.715               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.718               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.629               0.000 cam_pclk 
    Info (332119):     9.934               0.000 sys_clk 
    Info (332119):    49.704               0.000 clk_10m 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: i2c_dri:u_i2c_dr|dri_clk was determined to be a clock but was found without an associated clock assignment.
Info (332146): Worst-case setup slack is 1.653
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.653               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.764               0.000 clk_10m 
    Info (332119):     4.220               0.000 cam_pclk 
    Info (332119):     9.159               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.108
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.108               0.000 clk_10m 
    Info (332119):     0.381               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.371               0.000 cam_pclk 
    Info (332119):     3.346               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 6.771
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.771               0.000 cam_pclk 
Info (332146): Worst-case removal slack is 1.480
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.480               0.000 cam_pclk 
Info (332146): Worst-case minimum pulse width slack is 4.715
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.715               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.717               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.504               0.000 cam_pclk 
    Info (332119):     9.943               0.000 sys_clk 
    Info (332119):    49.630               0.000 clk_10m 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: i2c_dri:u_i2c_dr|dri_clk was determined to be a clock but was found without an associated clock assignment.
Info (332146): Worst-case setup slack is 6.090
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.090               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.073               0.000 clk_10m 
    Info (332119):     7.323               0.000 cam_pclk 
    Info (332119):     9.592               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.087
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.087               0.000 clk_10m 
    Info (332119):     0.167               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.569               0.000 cam_pclk 
    Info (332119):     1.524               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 8.457
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.457               0.000 cam_pclk 
Info (332146): Worst-case removal slack is 0.630
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.630               0.000 cam_pclk 
Info (332146): Worst-case minimum pulse width slack is 4.734
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.734               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.756               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.337               0.000 cam_pclk 
    Info (332119):     9.594               0.000 sys_clk 
    Info (332119):    49.662               0.000 clk_10m 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 532 megabytes
    Info: Processing ended: Thu Jan 10 11:35:10 2019
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


