DSCH 2.7a
VERSION 25-Mar-20 8:08:13 PM
BB(-210,-25,184,165)
SYM  #pmos
BB(100,-15,120,5)
TITLE 115 -10  #pmos
MODEL 902
PROP   2.0u 0.12u                                                                                                                                                                                                        
REC(101,-10,19,15,r)
VIS 0
PIN(120,-15,0.000,0.000)s
PIN(100,-5,0.000,0.000)g
PIN(120,5,0.030,0.210)d
LIG(100,-5,106,-5)
LIG(108,-5,108,-5)
LIG(110,1,110,-11)
LIG(112,1,112,-11)
LIG(120,-11,112,-11)
LIG(120,-15,120,-11)
LIG(120,1,112,1)
LIG(120,5,120,1)
VLG   pmos pmos(drain,source,gate);
FSYM
SYM  #nmos
BB(100,15,120,35)
TITLE 115 20  #nmos
MODEL 901
PROP   1.0u 0.12u                                                                                                                                                                                                        
REC(101,20,19,15,r)
VIS 0
PIN(120,35,0.000,0.000)s
PIN(100,25,0.000,0.000)g
PIN(120,15,0.030,0.210)d
LIG(110,25,100,25)
LIG(110,31,110,19)
LIG(112,31,112,19)
LIG(120,19,112,19)
LIG(120,15,120,19)
LIG(120,31,112,31)
LIG(120,35,120,31)
VLG   nmos nmos(drain,source,gate);
FSYM
SYM  #nmos
BB(125,135,145,155)
TITLE 140 140  #nmos
MODEL 901
PROP   1.0u 0.12u                                                                                                                                                                                                        
REC(126,140,19,15,r)
VIS 0
PIN(145,155,0.000,0.000)s
PIN(125,145,0.000,0.000)g
PIN(145,135,0.030,0.140)d
LIG(135,145,125,145)
LIG(135,151,135,139)
LIG(137,151,137,139)
LIG(145,139,137,139)
LIG(145,135,145,139)
LIG(145,151,137,151)
LIG(145,155,145,151)
VLG   nmos nmos(drain,source,gate);
FSYM
SYM  #pmos
BB(125,105,145,125)
TITLE 140 110  #pmos
MODEL 902
PROP   2.0u 0.12u                                                                                                                                                                                                        
REC(126,110,19,15,r)
VIS 0
PIN(145,105,0.000,0.000)s
PIN(125,115,0.000,0.000)g
PIN(145,125,0.030,0.140)d
LIG(125,115,131,115)
LIG(133,115,133,115)
LIG(135,121,135,109)
LIG(137,121,137,109)
LIG(145,109,137,109)
LIG(145,105,145,109)
LIG(145,121,137,121)
LIG(145,125,145,121)
VLG   pmos pmos(drain,source,gate);
FSYM
SYM  #pmos
BB(0,50,20,70)
TITLE 15 65  #pmos
MODEL 902
PROP   2.0u 0.12u                                                                                                                                                                                                        
REC(0,51,15,19,r)
VIS 0
PIN(20,70,0.000,0.000)s
PIN(10,50,0.000,0.000)g
PIN(0,70,0.030,0.350)d
LIG(10,50,10,56)
LIG(10,58,10,58)
LIG(4,60,16,60)
LIG(4,62,16,62)
LIG(16,70,16,62)
LIG(20,70,16,70)
LIG(4,70,4,62)
LIG(0,70,4,70)
VLG   pmos pmos(drain,source,gate);
FSYM
SYM  #nmos
BB(0,90,20,110)
TITLE 5 95  #nmos
MODEL 901
PROP   1.0u 0.12u                                                                                                                                                                                                        
REC(5,90,15,19,r)
VIS 0
PIN(20,90,0.000,0.000)s
PIN(10,110,0.000,0.000)g
PIN(0,90,0.030,0.350)d
LIG(10,100,10,110)
LIG(16,100,4,100)
LIG(16,98,4,98)
LIG(4,90,4,98)
LIG(0,90,4,90)
LIG(16,90,16,98)
LIG(20,90,16,90)
VLG   nmos nmos(drain,source,gate);
FSYM
SYM  #pmos
BB(-65,45,-45,65)
TITLE -50 50  #pmos
MODEL 902
PROP   2.0u 0.12u                                                                                                                                                                                                        
REC(-64,50,19,15,r)
VIS 0
PIN(-45,45,0.000,0.000)s
PIN(-65,55,0.000,0.000)g
PIN(-45,65,0.030,0.350)d
LIG(-65,55,-59,55)
LIG(-57,55,-57,55)
LIG(-55,61,-55,49)
LIG(-53,61,-53,49)
LIG(-45,49,-53,49)
LIG(-45,45,-45,49)
LIG(-45,61,-53,61)
LIG(-45,65,-45,61)
VLG   pmos pmos(drain,source,gate);
FSYM
SYM  #nmos
BB(-65,80,-45,100)
TITLE -50 85  #nmos
MODEL 901
PROP   1.0u 0.12u                                                                                                                                                                                                        
REC(-64,85,19,15,r)
VIS 0
PIN(-45,100,0.000,0.000)s
PIN(-65,90,0.000,0.000)g
PIN(-45,80,0.030,0.350)d
LIG(-55,90,-65,90)
LIG(-55,96,-55,84)
LIG(-53,96,-53,84)
LIG(-45,84,-53,84)
LIG(-45,80,-45,84)
LIG(-45,96,-53,96)
LIG(-45,100,-45,96)
VLG   nmos nmos(drain,source,gate);
FSYM
SYM  #vdd
BB(115,-25,125,-15)
TITLE 118 -19  #vdd
MODEL 1
PROP                                                                                                                                                                                                            
REC(0,0,0,0,)
VIS 0
PIN(120,-15,0.000,0.000)vdd
LIG(120,-15,120,-20)
LIG(120,-20,115,-20)
LIG(115,-20,120,-25)
LIG(120,-25,125,-20)
LIG(125,-20,120,-20)
FSYM
SYM  #vss
BB(115,37,125,45)
TITLE 119 42  #vss
MODEL 0
PROP                                                                                                                                                                                                            
REC(115,35,0,0,b)
VIS 0
PIN(120,35,0.000,0.000)vss
LIG(120,35,120,40)
LIG(115,40,125,40)
LIG(115,43,117,40)
LIG(117,43,119,40)
LIG(119,43,121,40)
LIG(121,43,123,40)
FSYM
SYM  #vss
BB(140,157,150,165)
TITLE 144 162  #vss
MODEL 0
PROP                                                                                                                                                                                                            
REC(140,155,0,0,b)
VIS 0
PIN(145,155,0.000,0.000)vss
LIG(145,155,145,160)
LIG(140,160,150,160)
LIG(140,163,142,160)
LIG(142,163,144,160)
LIG(144,163,146,160)
LIG(146,163,148,160)
FSYM
SYM  #vdd
BB(140,95,150,105)
TITLE 143 101  #vdd
MODEL 1
PROP                                                                                                                                                                                                            
REC(0,0,0,0,)
VIS 0
PIN(145,105,0.000,0.000)vdd
LIG(145,105,145,100)
LIG(145,100,140,100)
LIG(140,100,145,95)
LIG(145,95,150,100)
LIG(150,100,145,100)
FSYM
SYM  #clock3
BB(-150,82,-135,88)
TITLE -145 85  #clock
MODEL 69
PROP   40.000 40.000                                                                                                                                                                                                        
REC(-148,83,6,4,r)
VIS 1
PIN(-135,85,1.500,0.280)B
LIG(-140,85,-135,85)
LIG(-145,83,-147,83)
LIG(-141,83,-143,83)
LIG(-140,82,-140,88)
LIG(-150,88,-150,82)
LIG(-145,87,-145,83)
LIG(-143,83,-143,87)
LIG(-143,87,-145,87)
LIG(-147,87,-149,87)
LIG(-147,83,-147,87)
LIG(-140,88,-150,88)
LIG(-140,82,-150,82)
FSYM
SYM  #light1
BB(178,110,184,124)
TITLE 180 124  #light
MODEL 49
PROP                                                                                                                                                                                                            
REC(179,111,4,4,r)
VIS 1
PIN(180,125,0.000,0.000)Output
LIG(183,116,183,111)
LIG(183,111,182,110)
LIG(179,111,179,116)
LIG(182,121,182,118)
LIG(181,121,184,121)
LIG(181,123,183,121)
LIG(182,123,184,121)
LIG(178,118,184,118)
LIG(180,118,180,125)
LIG(178,116,178,118)
LIG(184,116,178,116)
LIG(184,118,184,116)
LIG(180,110,179,111)
LIG(182,110,180,110)
FSYM
SYM  #clock2
BB(-100,7,-85,13)
TITLE -95 10  #clock
MODEL 69
PROP   20.000 20.000                                                                                                                                                                                                        
REC(-98,8,6,4,r)
VIS 1
PIN(-85,10,1.500,0.280)A
LIG(-90,10,-85,10)
LIG(-95,8,-97,8)
LIG(-91,8,-93,8)
LIG(-90,7,-90,13)
LIG(-100,13,-100,7)
LIG(-95,12,-95,8)
LIG(-93,8,-93,12)
LIG(-93,12,-95,12)
LIG(-97,12,-99,12)
LIG(-97,8,-97,12)
LIG(-90,13,-100,13)
LIG(-90,7,-100,7)
FSYM
SYM  #XNORGATE
BB(-210,-20,-170,10)
TITLE -200 -22  #XNORGATE
MODEL 6000
PROP                                                                                                                                                                                                            
REC(-205,-15,30,20,r)
VIS 5
PIN(-210,0,0.000,0.000)B
PIN(-210,-10,0.000,0.000)A
PIN(-170,-10,0.060,0.070)Output
LIG(-210,0,-205,0)
LIG(-210,-10,-205,-10)
LIG(-175,-10,-170,-10)
LIG(-205,-15,-205,5)
LIG(-205,-15,-175,-15)
LIG(-175,-15,-175,5)
LIG(-175,5,-205,5)
VLG   module XNORGATE( B,A,Output);
VLG    input B,A;
VLG    output Output;
VLG    pmos #(24) pmos(w2,vdd,A); // 2.0u 0.12u
VLG    nmos #(24) nmos(w2,vss,A); // 1.0u 0.12u
VLG    nmos #(17) nmos(Output,vss,w3); // 1.0u 0.12u
VLG    pmos #(17) pmos(Output,vdd,w3); // 2.0u 0.12u
VLG    pmos #(38) pmos(w3,B,A); // 2.0u 0.12u
VLG    nmos #(38) nmos(w3,B,w2); // 1.0u 0.12u
VLG    pmos #(38) pmos(w3,A,B); // 2.0u 0.12u
VLG    nmos #(38) nmos(w3,w2,B); // 1.0u 0.12u
VLG   endmodule
FSYM
CNC(100 10)
CNC(10 10)
CNC(10 45)
CNC(0 75)
CNC(-45 75)
CNC(-65 70)
CNC(20 75)
CNC(120 10)
CNC(-25 75)
CNC(125 135)
CNC(-85 85)
LIG(120,5,120,10)
LIG(-45,100,-45,110)
LIG(155,10,155,50)
LIG(120,10,120,15)
LIG(0,70,0,75)
LIG(20,70,20,75)
LIG(-45,65,-45,75)
LIG(100,-5,100,10)
LIG(100,10,10,10)
LIG(100,10,100,25)
LIG(10,50,10,45)
LIG(10,10,-85,10)
LIG(-45,45,10,45)
LIG(10,45,10,10)
LIG(-45,75,-25,75)
LIG(0,75,0,90)
LIG(-45,75,-45,80)
LIG(-65,55,-65,70)
LIG(-85,70,-65,70)
LIG(-65,70,-65,90)
LIG(20,75,55,75)
LIG(20,75,20,90)
LIG(-85,70,-85,85)
LIG(-85,120,55,120)
LIG(55,75,55,120)
LIG(80,50,155,50)
LIG(-45,110,80,110)
LIG(80,50,80,110)
LIG(120,10,155,10)
LIG(145,125,145,135)
LIG(125,115,125,135)
LIG(-25,75,-25,135)
LIG(-25,75,0,75)
LIG(-25,135,125,135)
LIG(125,135,125,145)
LIG(180,125,145,125)
LIG(-135,85,-85,85)
LIG(-85,85,-85,120)
FFIG C:\Users\user\Downloads\Export dsch2\Export dsch2\Export dsch2\Jubaer_Project\XNORGATE.sch
