// Seed: 1047681141
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input logic id_1,
    input logic id_2
    , id_5,
    output id_3,
    output logic id_4
);
  type_12 id_6 (
      .id_0(id_4),
      .id_1(1),
      .id_2(1),
      .id_3(1'h0),
      .id_4(1),
      .id_5({1, id_4}),
      .id_6(id_2),
      .id_7(id_5),
      .id_8(id_5)
  );
  logic id_7;
  type_14 id_8 (
      .id_0(),
      .id_1(1'b0 && 1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output id_8;
  input id_7;
  output id_6;
  output id_5;
  input id_4;
  output id_3;
  inout id_2;
  output id_1;
  assign id_8 = id_2[1 : 1];
  defparam id_9.id_10 = 1;
  type_0 id_11 (
      .id_0(),
      .id_1(id_10)
  );
  assign id_0 = id_4;
endmodule
