// Seed: 1972458259
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2;
  wire id_3;
  assign id_2 = id_2;
endmodule
module module_1;
  wire id_1;
  wire id_2;
  wire id_3;
  module_0(
      id_3
  );
endmodule
module module_2 (
    input uwire id_0,
    output supply1 id_1,
    input supply1 id_2,
    output tri id_3,
    input tri1 id_4,
    output supply1 id_5,
    input supply1 id_6,
    output supply1 id_7,
    input supply1 id_8,
    output wor id_9,
    input supply1 id_10,
    input tri0 id_11,
    input tri1 id_12
);
  assign id_9 = 1'b0;
  wire id_14;
  module_0(
      id_14
  );
endmodule
