Startpoint: _16_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _16_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _16_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.04    0.19    0.19 ^ _16_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.00                           net9 (net)
                  0.04    0.00    0.19 ^ _13_/A1 (sky130_fd_sc_hd__o21a_1)
                  0.02    0.07    0.25 ^ _13_/X (sky130_fd_sc_hd__o21a_1)
     1    0.00                           _02_ (net)
                  0.02    0.00    0.25 ^ _16_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.25   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _16_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.25   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: l_thresh[0] (input port clocked by clk)
Endpoint: _16_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
                  0.02    0.00    2.00 ^ l_thresh[0] (in)
     1    0.00                           l_thresh[0] (net)
                  0.02    0.00    2.00 ^ input2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.05    0.11    2.11 ^ input2/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           net2 (net)
                  0.05    0.00    2.11 ^ _07_/B_N (sky130_fd_sc_hd__or2b_1)
                  0.10    0.49    2.61 v _07_/X (sky130_fd_sc_hd__or2b_1)
     2    0.00                           _03_ (net)
                  0.10    0.00    2.61 v _11_/C (sky130_fd_sc_hd__or3_1)
                  0.16    0.76    3.37 v _11_/X (sky130_fd_sc_hd__or3_1)
     2    0.00                           _06_ (net)
                  0.16    0.00    3.37 v _13_/B1 (sky130_fd_sc_hd__o21a_1)
                  0.06    0.22    3.59 v _13_/X (sky130_fd_sc_hd__o21a_1)
     1    0.00                           _02_ (net)
                  0.06    0.00    3.59 v _16_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.59   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _16_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.28    9.72   library setup time
                                  9.72   data required time
-----------------------------------------------------------------------------
                                  9.72   data required time
                                 -3.59   data arrival time
-----------------------------------------------------------------------------
                                  6.13   slack (MET)


