Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'int' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:142]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'd' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:118]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'q' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:119]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 12 for port 'd' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:123]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 12 for port 'q' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:124]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:98]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=25)
Compiling module xil_defaultlib.flopr(WIDTH=16)
Compiling module xil_defaultlib.flopr(WIDTH=12)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.greateroreqcmp
Compiling module xil_defaultlib.greatercmp
Compiling module xil_defaultlib.lessoreqcmp
Compiling module xil_defaultlib.lesscmp
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.divWrapper
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=64)
Compiling module xil_defaultlib.flopr(WIDTH=1)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.mydatamem
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
