
ubuntu-preinstalled/bsd-from:     file format elf32-littlearm


Disassembly of section .init:

00000724 <.init>:
 724:	push	{r3, lr}
 728:	bl	b4c <__snprintf_chk@plt+0x2f0>
 72c:	pop	{r3, pc}

Disassembly of section .plt:

00000730 <strcmp@plt-0x14>:
 730:	push	{lr}		; (str lr, [sp, #-4]!)
 734:	ldr	lr, [pc, #4]	; 740 <strcmp@plt-0x4>
 738:	add	lr, pc, lr
 73c:	ldr	pc, [lr, #8]!
 740:	andeq	r1, r1, r4, lsr #16

00000744 <strcmp@plt>:
 744:	add	ip, pc, #0, 12
 748:	add	ip, ip, #69632	; 0x11000
 74c:	ldr	pc, [ip, #2084]!	; 0x824

00000750 <__cxa_finalize@plt>:
 750:	add	ip, pc, #0, 12
 754:	add	ip, ip, #69632	; 0x11000
 758:	ldr	pc, [ip, #2076]!	; 0x81c

0000075c <getpwuid@plt>:
 75c:	add	ip, pc, #0, 12
 760:	add	ip, ip, #69632	; 0x11000
 764:	ldr	pc, [ip, #2068]!	; 0x814

00000768 <fopen@plt>:
 768:	add	ip, pc, #0, 12
 76c:	add	ip, ip, #69632	; 0x11000
 770:	ldr	pc, [ip, #2060]!	; 0x80c

00000774 <getuid@plt>:
 774:	add	ip, pc, #0, 12
 778:	add	ip, ip, #69632	; 0x11000
 77c:	ldr	pc, [ip, #2052]!	; 0x804

00000780 <fgets@plt>:
 780:	add	ip, pc, #0, 12
 784:	add	ip, ip, #69632	; 0x11000
 788:	ldr	pc, [ip, #2044]!	; 0x7fc

0000078c <__stack_chk_fail@plt>:
 78c:	add	ip, pc, #0, 12
 790:	add	ip, ip, #69632	; 0x11000
 794:	ldr	pc, [ip, #2036]!	; 0x7f4

00000798 <chdir@plt>:
 798:	add	ip, pc, #0, 12
 79c:	add	ip, ip, #69632	; 0x11000
 7a0:	ldr	pc, [ip, #2028]!	; 0x7ec

000007a4 <fwrite@plt>:
 7a4:	add	ip, pc, #0, 12
 7a8:	add	ip, ip, #69632	; 0x11000
 7ac:	ldr	pc, [ip, #2020]!	; 0x7e4

000007b0 <opendir@plt>:
 7b0:	add	ip, pc, #0, 12
 7b4:	add	ip, ip, #69632	; 0x11000
 7b8:	ldr	pc, [ip, #2012]!	; 0x7dc

000007bc <getenv@plt>:
 7bc:	add	ip, pc, #0, 12
 7c0:	add	ip, ip, #69632	; 0x11000
 7c4:	ldr	pc, [ip, #2004]!	; 0x7d4

000007c8 <__libc_start_main@plt>:
 7c8:	add	ip, pc, #0, 12
 7cc:	add	ip, ip, #69632	; 0x11000
 7d0:	ldr	pc, [ip, #1996]!	; 0x7cc

000007d4 <__ctype_tolower_loc@plt>:
 7d4:	add	ip, pc, #0, 12
 7d8:	add	ip, ip, #69632	; 0x11000
 7dc:	ldr	pc, [ip, #1988]!	; 0x7c4

000007e0 <__gmon_start__@plt>:
 7e0:	add	ip, pc, #0, 12
 7e4:	add	ip, ip, #69632	; 0x11000
 7e8:	ldr	pc, [ip, #1980]!	; 0x7bc

000007ec <__ctype_b_loc@plt>:
 7ec:	add	ip, pc, #0, 12
 7f0:	add	ip, ip, #69632	; 0x11000
 7f4:	ldr	pc, [ip, #1972]!	; 0x7b4

000007f8 <exit@plt>:
 7f8:	add	ip, pc, #0, 12
 7fc:	add	ip, ip, #69632	; 0x11000
 800:	ldr	pc, [ip, #1964]!	; 0x7ac

00000804 <getopt@plt>:
 804:	add	ip, pc, #0, 12
 808:	add	ip, ip, #69632	; 0x11000
 80c:	ldr	pc, [ip, #1956]!	; 0x7a4

00000810 <__printf_chk@plt>:
 810:	add	ip, pc, #0, 12
 814:	add	ip, ip, #69632	; 0x11000
 818:	ldr	pc, [ip, #1948]!	; 0x79c

0000081c <errx@plt>:
 81c:	add	ip, pc, #0, 12
 820:	add	ip, ip, #69632	; 0x11000
 824:	ldr	pc, [ip, #1940]!	; 0x794

00000828 <readdir@plt>:
 828:	add	ip, pc, #0, 12
 82c:	add	ip, ip, #69632	; 0x11000
 830:	ldr	pc, [ip, #1932]!	; 0x78c

00000834 <__lxstat@plt>:
 834:			; <UNDEFINED> instruction: 0xe7fd4778
 838:	add	ip, pc, #0, 12
 83c:	add	ip, ip, #69632	; 0x11000
 840:	ldr	pc, [ip, #1920]!	; 0x780

00000844 <strncmp@plt>:
 844:	add	ip, pc, #0, 12
 848:	add	ip, ip, #69632	; 0x11000
 84c:	ldr	pc, [ip, #1912]!	; 0x778

00000850 <abort@plt>:
 850:	add	ip, pc, #0, 12
 854:	add	ip, ip, #69632	; 0x11000
 858:	ldr	pc, [ip, #1904]!	; 0x770

0000085c <__snprintf_chk@plt>:
 85c:	add	ip, pc, #0, 12
 860:	add	ip, ip, #69632	; 0x11000
 864:	ldr	pc, [ip, #1896]!	; 0x768

Disassembly of section .text:

00000868 <.text>:
 868:	ldrbmi	lr, [r0, sp, lsr #18]!
 86c:	stmibmi	r9, {r0, r2, r3, r9, sl, lr}
 870:	cfstr32pl	mvfx15, [r1, #-692]	; 0xfffffd4c
 874:	addlt	r4, lr, r8, lsl #21
 878:			; <UNDEFINED> instruction: 0xf50d4479
 87c:			; <UNDEFINED> instruction: 0xf8df5301
 880:	teqcc	r4, #28, 4	; 0xc0000001
 884:	strcs	r5, [r0, -sl, lsl #17]
 888:	ldrbtmi	r4, [sl], #3717	; 0xe85
 88c:	andsvs	r6, sl, r2, lsl r8
 890:	andeq	pc, r0, #79	; 0x4f
 894:	ldrtmi	r4, [r9], r4, lsl #12
 898:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
 89c:			; <UNDEFINED> instruction: 0x4652447e
 8a0:	strtmi	r4, [r0], -r9, lsr #12
 8a4:	svc	0x00aef7ff
 8a8:	andsle	r1, sl, r3, asr #24
 8ac:	subsle	r2, r2, r6, ror #16
 8b0:	eorsle	r2, ip, r3, ror r8
 8b4:	andle	r2, fp, r3, ror #16
 8b8:	eorcs	r4, lr, #124928	; 0x1e800
 8bc:	tstcs	r1, sl, ror r8
 8c0:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
 8c4:			; <UNDEFINED> instruction: 0xf7ff681b
 8c8:	andcs	lr, r1, lr, ror #30
 8cc:	svc	0x0094f7ff
 8d0:			; <UNDEFINED> instruction: 0x46294652
 8d4:			; <UNDEFINED> instruction: 0xf04f4620
 8d8:			; <UNDEFINED> instruction: 0xf7ff0800
 8dc:	mcrrne	15, 9, lr, r3, cr4
 8e0:			; <UNDEFINED> instruction: 0xf1b9d1e4
 8e4:	rsble	r0, r7, r0, lsl #30
 8e8:			; <UNDEFINED> instruction: 0x46484970
 8ec:			; <UNDEFINED> instruction: 0xf7ff4479
 8f0:	stmdacs	r0, {r1, r3, r5, r8, r9, sl, fp, sp, lr, pc}
 8f4:	blmi	1bb4dcc <__snprintf_chk@plt+0x1bb4570>
 8f8:	ldmdavs	sl, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
 8fc:	ldrtmi	r4, [r8], -r1, asr #12
 900:			; <UNDEFINED> instruction: 0xf988f000
 904:			; <UNDEFINED> instruction: 0xf1b84680
 908:	strdle	r3, [sp], -pc	; <UNPREDICTABLE>
 90c:	svceq	0x0001f1b8
 910:	bmi	1a34b14 <__snprintf_chk@plt+0x1a342b8>
 914:	ldrbtmi	r4, [sl], #-2920	; 0xfffff498
 918:	stmdbmi	r8!, {r0, r1, r3, r4, r5, r6, sl, lr}^
 91c:	movwls	r2, #1
 920:	ldrbtmi	r4, [r9], #-1603	; 0xfffff9bd
 924:	svc	0x0074f7ff
 928:			; <UNDEFINED> instruction: 0xf7ff2000
 92c:	blmi	193c6cc <__snprintf_chk@plt+0x193be70>
 930:	ldmdavs	pc, {r0, r1, r4, r5, r6, r7, fp, ip, lr}	; <UNPREDICTABLE>
 934:	movwls	r7, #22587	; 0x583b
 938:	adcsle	r2, r0, r0, lsl #22
 93c:	svc	0x004af7ff
 940:	ldrtmi	r9, [r9], -r5, lsl #22
 944:			; <UNDEFINED> instruction: 0xf8526802
 948:	andvc	r3, fp, r3, lsr #32
 94c:	svccc	0x0001f811
 950:	mvnsle	r2, r0, lsl #22
 954:	blmi	16ba7e8 <__snprintf_chk@plt+0x16b9f8c>
 958:			; <UNDEFINED> instruction: 0xf8d358f3
 95c:	ldr	r9, [lr, r0]
 960:	strbmi	sl, [r8], -r6, lsl #24
 964:			; <UNDEFINED> instruction: 0xf0004621
 968:	stmiblt	r0, {r0, r4, r6, r9, fp, ip, sp, lr, pc}
 96c:	vst2.8	{d6,d8}, [r3 :128], r3
 970:			; <UNDEFINED> instruction: 0xf5b34370
 974:	smlabble	sl, r0, pc, r4	; <UNPREDICTABLE>
 978:			; <UNDEFINED> instruction: 0xf7ff4648
 97c:	stmdacs	r0, {r1, r2, r3, r8, r9, sl, fp, sp, lr, pc}
 980:			; <UNDEFINED> instruction: 0xf1b8d04c
 984:	strdle	r3, [pc], #255	; <UNPREDICTABLE>
 988:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
 98c:	stmdbmi	sp, {r0, r6, r7, r8, r9, sl, sp, lr, pc}^
 990:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
 994:	mrc	7, 6, APSR_nzcv, cr6, cr15, {7}
 998:	adcle	r2, ip, r0, lsl #16
 99c:	strbmi	r4, [r8], -sl, asr #18
 9a0:			; <UNDEFINED> instruction: 0xf7ff4479
 9a4:	strmi	lr, [r2], -r2, ror #29
 9a8:			; <UNDEFINED> instruction: 0xd1a72800
 9ac:	strbmi	r4, [sl], -r7, asr #18
 9b0:	ldrbtmi	r2, [r9], #-1
 9b4:	svc	0x0032f7ff
 9b8:	ldmpl	r3!, {r0, r2, r6, r8, r9, fp, lr}^
 9bc:	adcmi	r6, r3, #1769472	; 0x1b0000
 9c0:	bmi	1134a0c <__snprintf_chk@plt+0x11341b0>
 9c4:	ldrbtmi	r4, [sl], #-3140	; 0xfffff3bc
 9c8:	eorne	pc, r3, r5, asr r8	; <UNPREDICTABLE>
 9cc:	vst3.16	{d20-d22}, [pc :256], ip
 9d0:	ldmdage	sp, {r8, r9, ip, lr}
 9d4:	andls	r9, r1, #-2147483648	; 0x80000000
 9d8:	andcs	r4, r1, #26214400	; 0x1900000
 9dc:	strmi	r9, [r1], r0, lsl #8
 9e0:	svc	0x003cf7ff
 9e4:	ldmdami	sp!, {r7, r8, r9, sl, sp, lr, pc}
 9e8:			; <UNDEFINED> instruction: 0xf7ff4478
 9ec:	strmi	lr, [r1], r8, ror #29
 9f0:			; <UNDEFINED> instruction: 0xf47f2800
 9f4:			; <UNDEFINED> instruction: 0xf7ffaf79
 9f8:			; <UNDEFINED> instruction: 0xf7ffeebe
 9fc:	stmdacs	r0, {r4, r5, r7, r9, sl, fp, sp, lr, pc}
 a00:	bmi	df4af8 <__snprintf_chk@plt+0xdf429c>
 a04:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
 a08:	stmdavs	r1, {r1, r2, r4, r5, sl, fp, lr}
 a0c:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
 a10:	bmi	d7a994 <__snprintf_chk@plt+0xd7a138>
 a14:	ldrbtmi	r4, [sl], #-2869	; 0xfffff4cb
 a18:			; <UNDEFINED> instruction: 0xe77e447b
 a1c:	ldrbtmi	r4, [r8], #-2100	; 0xfffff7cc
 a20:	mrc	7, 5, APSR_nzcv, cr10, cr15, {7}
 a24:			; <UNDEFINED> instruction: 0xd1ac2800
 a28:	ldrbtmi	r4, [r8], #-2098	; 0xfffff7ce
 a2c:	mcr	7, 6, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
 a30:	stmdacs	r0, {r1, r2, r9, sl, lr}
 a34:			; <UNDEFINED> instruction: 0xf8dfd0a5
 a38:	ldrbtmi	r9, [r9], #192	; 0xc0
 a3c:			; <UNDEFINED> instruction: 0xf7ff4630
 a40:			; <UNDEFINED> instruction: 0x4605eef4
 a44:			; <UNDEFINED> instruction: 0xf43f2800
 a48:	strcc	sl, [fp, #-3934]	; 0xfffff0a2
 a4c:	strtmi	r4, [r8], -r1, lsr #12
 a50:			; <UNDEFINED> instruction: 0xf9dcf000
 a54:	mvnsle	r2, r0, lsl #16
 a58:	vst2.8	{d6,d8}, [r3 :128], r3
 a5c:			; <UNDEFINED> instruction: 0xf5b34370
 a60:	mvnle	r4, r0, lsl #30
 a64:	strtmi	r4, [r8], -r9, asr #12
 a68:	mrc	7, 3, APSR_nzcv, cr14, cr15, {7}
 a6c:	cmplt	r0, r2, lsl #12
 a70:	ldrtmi	r4, [r8], -r1, asr #12
 a74:			; <UNDEFINED> instruction: 0xf8cef000
 a78:	ldrb	r4, [pc, r0, lsl #13]
 a7c:	andcs	r4, r1, pc, lsl r9
 a80:			; <UNDEFINED> instruction: 0xf7ff4479
 a84:	ldmdbmi	lr, {r2, r3, r6, r7, r9, sl, fp, sp, lr, pc}
 a88:	andcs	r4, r1, sl, lsr #12
 a8c:			; <UNDEFINED> instruction: 0xf7ff4479
 a90:	svclt	0x0000eec6
 a94:	andeq	r1, r1, r8, ror #13
 a98:	andeq	r0, r0, r8, ror r0
 a9c:	andeq	r0, r0, lr, ror #11
 aa0:	andeq	r1, r1, r4, asr #13
 aa4:	andeq	r0, r0, r0, lsl #1
 aa8:	andeq	r0, r0, r6, lsl #11
 aac:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 ab0:	andeq	r0, r0, r8, lsl #1
 ab4:	andeq	r0, r0, sl, lsr #10
 ab8:	andeq	r0, r0, r0, asr #11
 abc:			; <UNDEFINED> instruction: 0x000005ba
 ac0:	muleq	r0, r8, r0
 ac4:	andeq	r0, r0, sl, lsr #10
 ac8:	andeq	r0, r0, r8, lsr #10
 acc:	andeq	r0, r0, sl, lsl r5
 ad0:	andeq	r0, r0, ip, ror r0
 ad4:			; <UNDEFINED> instruction: 0x000004ba
 ad8:	andeq	r0, r0, r0, asr #9
 adc:	andeq	r0, r0, ip, lsr #9
 ae0:	andeq	r0, r0, r4, ror r4
 ae4:	andeq	r0, r0, lr, ror r4
 ae8:	andeq	r0, r0, lr, lsr #8
 aec:	strdeq	r0, [r0], -r4
 af0:	andeq	r0, r0, r2, lsr #9
 af4:	muleq	r0, sl, r4
 af8:	andeq	r0, r0, lr, lsl #9
 afc:	andeq	r0, r0, ip, lsl r4
 b00:	andeq	r0, r0, r0, asr #8
 b04:	bleq	3cc48 <__snprintf_chk@plt+0x3c3ec>
 b08:	cdpeq	0, 0, cr15, cr0, cr15, {2}
 b0c:	strbtmi	fp, [sl], -r2, lsl #24
 b10:	strlt	fp, [r1], #-1028	; 0xfffffbfc
 b14:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
 b18:	ldrmi	sl, [sl], #776	; 0x308
 b1c:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
 b20:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
 b24:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
 b28:			; <UNDEFINED> instruction: 0xf85a4b06
 b2c:	stmdami	r6, {r0, r1, ip, sp}
 b30:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
 b34:	mcr	7, 2, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
 b38:	mcr	7, 4, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
 b3c:	andeq	r1, r1, r8, lsr #8
 b40:	andeq	r0, r0, ip, rrx
 b44:	andeq	r0, r0, ip, lsl #1
 b48:	muleq	r0, r0, r0
 b4c:	ldr	r3, [pc, #20]	; b68 <__snprintf_chk@plt+0x30c>
 b50:	ldr	r2, [pc, #20]	; b6c <__snprintf_chk@plt+0x310>
 b54:	add	r3, pc, r3
 b58:	ldr	r2, [r3, r2]
 b5c:	cmp	r2, #0
 b60:	bxeq	lr
 b64:	b	7e0 <__gmon_start__@plt>
 b68:	andeq	r1, r1, r8, lsl #8
 b6c:	andeq	r0, r0, r4, lsl #1
 b70:	blmi	1d2b90 <__snprintf_chk@plt+0x1d2334>
 b74:	bmi	1d1d5c <__snprintf_chk@plt+0x1d1500>
 b78:	addmi	r4, r3, #2063597568	; 0x7b000000
 b7c:	andle	r4, r3, sl, ror r4
 b80:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 b84:	ldrmi	fp, [r8, -r3, lsl #2]
 b88:	svclt	0x00004770
 b8c:	muleq	r1, r0, r4
 b90:	andeq	r1, r1, ip, lsl #9
 b94:	andeq	r1, r1, r4, ror #7
 b98:	andeq	r0, r0, r4, ror r0
 b9c:	stmdbmi	r9, {r3, fp, lr}
 ba0:	bmi	251d88 <__snprintf_chk@plt+0x25152c>
 ba4:	bne	251d90 <__snprintf_chk@plt+0x251534>
 ba8:	svceq	0x00cb447a
 bac:			; <UNDEFINED> instruction: 0x01a1eb03
 bb0:	andle	r1, r3, r9, asr #32
 bb4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 bb8:	ldrmi	fp, [r8, -r3, lsl #2]
 bbc:	svclt	0x00004770
 bc0:	andeq	r1, r1, r4, ror #8
 bc4:	andeq	r1, r1, r0, ror #8
 bc8:			; <UNDEFINED> instruction: 0x000113b8
 bcc:	muleq	r0, r4, r0
 bd0:	blmi	2adff8 <__snprintf_chk@plt+0x2ad79c>
 bd4:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
 bd8:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
 bdc:	blmi	26f190 <__snprintf_chk@plt+0x26e934>
 be0:	ldrdlt	r5, [r3, -r3]!
 be4:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
 be8:			; <UNDEFINED> instruction: 0xf7ff6818
 bec:			; <UNDEFINED> instruction: 0xf7ffedb2
 bf0:	blmi	1c0af4 <__snprintf_chk@plt+0x1c0298>
 bf4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
 bf8:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
 bfc:	andeq	r1, r1, lr, lsr #8
 c00:	andeq	r1, r1, r8, lsl #7
 c04:	andeq	r0, r0, r0, ror r0
 c08:	andeq	r1, r1, sl, lsl r4
 c0c:	andeq	r1, r1, lr, lsl #8
 c10:	svclt	0x0000e7c4
 c14:	svcmi	0x00f0e92d
 c18:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
 c1c:	ldrmi	r8, [r5], -r2, lsl #22
 c20:	vmla.i8	q10, q3, q9
 c24:	bmi	1896974 <__snprintf_chk@plt+0x1896118>
 c28:	bvs	1cbe548 <__snprintf_chk@plt+0x1cbdcec>
 c2c:	vmvn.i32	q10, #7929856	; 0x00790000
 c30:			; <UNDEFINED> instruction: 0xf5ad5774
 c34:	vqdmull.s<illegal width 8>	<illegal reg q10.5>, d5, d0
 c38:	addlt	r0, r9, sp, lsr #20
 c3c:			; <UNDEFINED> instruction: 0xf50d2401
 c40:			; <UNDEFINED> instruction: 0xf10d5300
 c44:	andls	r0, r3, ip, lsl fp
 c48:	stmpl	sl, {r2, r3, r4, r8, r9, ip, sp}
 c4c:	andsvs	r6, sl, r2, lsl r8
 c50:	andeq	pc, r0, #79	; 0x4f
 c54:	msrmi	SPSR_c, #1879048196	; 0x70000004
 c58:	msrcs	SPSR_f, #204472320	; 0xc300000
 c5c:	blge	225878 <__snprintf_chk@plt+0x22501c>
 c60:	strtmi	r9, [sl], -r2, lsl #6
 c64:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
 c68:			; <UNDEFINED> instruction: 0xf7ff4658
 c6c:	stmdacs	r0, {r1, r3, r7, r8, sl, fp, sp, lr, pc}
 c70:			; <UNDEFINED> instruction: 0xf89bd056
 c74:	blcs	28cc7c <__snprintf_chk@plt+0x28c420>
 c78:	strcs	fp, [r1], #-3848	; 0xfffff0f8
 c7c:	stccs	0, cr13, [r0], {241}	; 0xf1
 c80:			; <UNDEFINED> instruction: 0xf8dbd0ef
 c84:	adcsmi	r3, fp, #0
 c88:	stmdbmi	sl, {r0, r1, r2, r3, r4, r6, ip, lr, pc}^
 c8c:	ldrbmi	r2, [r8], -r5, lsl #4
 c90:			; <UNDEFINED> instruction: 0xf7ff4479
 c94:			; <UNDEFINED> instruction: 0x4604edd8
 c98:	cmple	r4, r0, lsl #16
 c9c:	cmplt	lr, #3, 28	; 0x30
 ca0:	stc	7, cr15, [r4, #1020]!	; 0x3fc
 ca4:	mcr	6, 0, r4, cr8, cr3, {1}
 ca8:	stmdavs	r2, {r4, r9, fp, ip, lr}
 cac:			; <UNDEFINED> instruction: 0xf8139200
 cb0:	movwls	r2, #19201	; 0x4b01
 cb4:	andls	r9, r1, #2048	; 0x800
 cb8:	stmdaeq	r1, {r0, r1, r8, ip, sp, lr, pc}
 cbc:	blpl	7ed24 <__snprintf_chk@plt+0x7e4c8>
 cc0:			; <UNDEFINED> instruction: 0xf8339b00
 cc4:	ldreq	r3, [fp], #21
 cc8:			; <UNDEFINED> instruction: 0xf7ffd468
 ccc:	stmdbls	r1, {r2, r7, r8, sl, fp, sp, lr, pc}
 cd0:	stmdavs	r6, {r1, r6, r9, sl, lr}
 cd4:	eorcc	pc, r5, r6, lsl r8	; <UNPREDICTABLE>
 cd8:			; <UNDEFINED> instruction: 0xd1ef4299
 cdc:	and	r9, r5, r4, lsl #18
 ce0:	bleq	7ed30 <__snprintf_chk@plt+0x7e4d4>
 ce4:	eoreq	pc, r0, r6, lsl r8	; <UNPREDICTABLE>
 ce8:	mvnle	r4, r3, lsl #5
 cec:	blcc	7ed38 <__snprintf_chk@plt+0x7e4dc>
 cf0:	mvnsle	r2, r0, lsl #22
 cf4:	bpl	43c55c <__snprintf_chk@plt+0x43bd00>
 cf8:	svccc	0x00fff1b9
 cfc:			; <UNDEFINED> instruction: 0xf109bf18
 d00:			; <UNDEFINED> instruction: 0xd1ae0901
 d04:	ldrbmi	r4, [sl], -ip, lsr #18
 d08:	ldrbtmi	r2, [r9], #-1
 d0c:	stc	7, cr15, [r0, #1020]	; 0x3fc
 d10:	vst1.8	{d20-d22}, [pc :128], sl
 d14:	ldrbmi	r5, [r8], -r0, lsl #2
 d18:	ldc	7, cr15, [r2, #-1020]!	; 0xfffffc04
 d1c:			; <UNDEFINED> instruction: 0xd1a82800
 d20:			; <UNDEFINED> instruction: 0xf50d4926
 d24:	bmi	89592c <__snprintf_chk@plt+0x8950d0>
 d28:	ldrbtmi	r3, [r9], #-796	; 0xfffffce4
 d2c:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
 d30:	subsmi	r6, r1, sl, lsl r8
 d34:			; <UNDEFINED> instruction: 0x4648d137
 d38:	cfstr32pl	mvfx15, [r0, #-52]	; 0xffffffcc
 d3c:	ldc	0, cr11, [sp], #36	; 0x24
 d40:	pop	{r1, r8, r9, fp, pc}
 d44:	strcs	r8, [r0], #-4080	; 0xfffff010
 d48:	blls	bab7c <__snprintf_chk@plt+0xba320>
 d4c:	ldrbmi	r6, [r3, #-2075]	; 0xfffff7e5
 d50:	bls	b53c4 <__snprintf_chk@plt+0xb4b68>
 d54:	andcc	r9, r4, #81920	; 0x14000
 d58:	addmi	r6, fp, #1245184	; 0x130000
 d5c:	ldmhi	r2, {r0, r2, r4, r7, r8, ip, lr, pc}
 d60:	msrmi	CPSR_, #70254592	; 0x4300000
 d64:			; <UNDEFINED> instruction: 0xd190429a
 d68:			; <UNDEFINED> instruction: 0xf89b4b15
 d6c:	ldrbtmi	r2, [fp], #-14
 d70:	ldm	r3, {r1, r2, r3, r4, r5, r9, fp, sp}
 d74:	blls	80d88 <__snprintf_chk@plt+0x8052c>
 d78:	andeq	pc, r0, fp, asr #17
 d7c:	andsle	r8, r0, r9, lsl r0
 d80:	tstcs	r5, r1, lsl #6
 d84:	blcs	7ed98 <__snprintf_chk@plt+0x7e53c>
 d88:	bvc	168d194 <__snprintf_chk@plt+0x168c938>
 d8c:	mvnsle	r2, lr, lsr sl
 d90:	ldrbtmi	r4, [fp], #-2828	; 0xfffff4f4
 d94:			; <UNDEFINED> instruction: 0xf82b881b
 d98:	ldrb	r3, [r6, -r1]!
 d9c:	bpl	43c604 <__snprintf_chk@plt+0x43bda8>
 da0:	tstcs	r5, pc, asr r7
 da4:			; <UNDEFINED> instruction: 0xf7ffe7f4
 da8:	svclt	0x0000ecf2
 dac:	andeq	r1, r1, r4, lsr r3
 db0:	andeq	r0, r0, r8, ror r0
 db4:	andeq	r0, r0, r0, lsr #3
 db8:	andeq	r0, r0, r2, lsr r1
 dbc:	andeq	r1, r1, r6, lsr r2
 dc0:	andeq	r0, r0, r2, asr #1
 dc4:	andeq	r0, r0, r6, lsr #1
 dc8:	mvnsmi	lr, #737280	; 0xb4000
 dcc:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
 dd0:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
 dd4:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
 dd8:	stc	7, cr15, [r4], #1020	; 0x3fc
 ddc:	blne	1d91fd8 <__snprintf_chk@plt+0x1d9177c>
 de0:	strhle	r1, [sl], -r6
 de4:	strcs	r3, [r0], #-3332	; 0xfffff2fc
 de8:	svccc	0x0004f855
 dec:	strbmi	r3, [sl], -r1, lsl #8
 df0:	ldrtmi	r4, [r8], -r1, asr #12
 df4:	adcmi	r4, r6, #152, 14	; 0x2600000
 df8:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
 dfc:	svclt	0x000083f8
 e00:	andeq	r1, r1, r6, lsl #1
 e04:	andeq	r1, r1, ip, ror r0
 e08:	svclt	0x00004770
 e0c:	strmi	r4, [r1], -sl, lsl #12
 e10:			; <UNDEFINED> instruction: 0xf7ff2003
 e14:	svclt	0x0000bd0f

Disassembly of section .fini:

00000e18 <.fini>:
 e18:	push	{r3, lr}
 e1c:	pop	{r3, pc}
