<profile>

<section name = "Vitis HLS Report for 'yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y'" level="0">
<item name = "Date">Sun Mar  2 10:35:42 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">yuv_filter_soultion4</item>
<item name = "Solution">hls (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.728 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">40004, 2457604, 0.400 ms, 24.576 ms, 40001, 2457601, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y">40002, 2457602, 4, 1, 1, 40000 ~ 2457600, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 88, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 0, 123, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 90, -</column>
<column name="Register">-, -, 114, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_8ns_8ns_15_1_1_U48">mul_8ns_8ns_15_1_1, 0, 0, 0, 41, 0</column>
<column name="mul_8ns_8ns_15_1_1_U49">mul_8ns_8ns_15_1_1, 0, 0, 0, 41, 0</column>
<column name="mul_8ns_8ns_15_1_1_U50">mul_8ns_8ns_15_1_1, 0, 0, 0, 41, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln156_fu_159_p2">+, 0, 0, 39, 32, 1</column>
<column name="icmp_ln156_fu_153_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="ap_block_pp0_stage0_01001_grp1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_01001_grp2">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_01001_grp3">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 32, 64</column>
<column name="indvar_flatten_fu_66">9, 2, 32, 64</column>
<column name="p_scale_channels_ch1_blk_n">9, 2, 1, 2</column>
<column name="p_scale_channels_ch2_blk_n">9, 2, 1, 2</column>
<column name="p_scale_channels_ch3_blk_n">9, 2, 1, 2</column>
<column name="p_yuv_channels_ch1_blk_n">9, 2, 1, 2</column>
<column name="p_yuv_channels_ch2_blk_n">9, 2, 1, 2</column>
<column name="p_yuv_channels_ch3_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="U_reg_255">8, 0, 8, 0</column>
<column name="V_reg_260">8, 0, 8, 0</column>
<column name="Y_reg_250">8, 0, 8, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage0_subdone_grp1_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage0_subdone_grp2_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage0_subdone_grp3_done_reg">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_66">32, 0, 32, 0</column>
<column name="trunc_ln1_reg_270">8, 0, 8, 0</column>
<column name="trunc_ln2_reg_275">8, 0, 8, 0</column>
<column name="trunc_ln_reg_265">8, 0, 8, 0</column>
<column name="zext_ln164_cast_reg_241">8, 0, 15, 7</column>
<column name="zext_ln165_cast_reg_236">8, 0, 15, 7</column>
<column name="zext_ln166_cast_reg_231">8, 0, 15, 7</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y, return value</column>
<column name="p_yuv_channels_ch1_dout">in, 8, ap_fifo, p_yuv_channels_ch1, pointer</column>
<column name="p_yuv_channels_ch1_empty_n">in, 1, ap_fifo, p_yuv_channels_ch1, pointer</column>
<column name="p_yuv_channels_ch1_read">out, 1, ap_fifo, p_yuv_channels_ch1, pointer</column>
<column name="p_yuv_channels_ch1_num_data_valid">in, 3, ap_fifo, p_yuv_channels_ch1, pointer</column>
<column name="p_yuv_channels_ch1_fifo_cap">in, 3, ap_fifo, p_yuv_channels_ch1, pointer</column>
<column name="p_yuv_channels_ch2_dout">in, 8, ap_fifo, p_yuv_channels_ch2, pointer</column>
<column name="p_yuv_channels_ch2_empty_n">in, 1, ap_fifo, p_yuv_channels_ch2, pointer</column>
<column name="p_yuv_channels_ch2_read">out, 1, ap_fifo, p_yuv_channels_ch2, pointer</column>
<column name="p_yuv_channels_ch2_num_data_valid">in, 3, ap_fifo, p_yuv_channels_ch2, pointer</column>
<column name="p_yuv_channels_ch2_fifo_cap">in, 3, ap_fifo, p_yuv_channels_ch2, pointer</column>
<column name="p_yuv_channels_ch3_dout">in, 8, ap_fifo, p_yuv_channels_ch3, pointer</column>
<column name="p_yuv_channels_ch3_empty_n">in, 1, ap_fifo, p_yuv_channels_ch3, pointer</column>
<column name="p_yuv_channels_ch3_read">out, 1, ap_fifo, p_yuv_channels_ch3, pointer</column>
<column name="p_yuv_channels_ch3_num_data_valid">in, 3, ap_fifo, p_yuv_channels_ch3, pointer</column>
<column name="p_yuv_channels_ch3_fifo_cap">in, 3, ap_fifo, p_yuv_channels_ch3, pointer</column>
<column name="p_scale_channels_ch1_din">out, 8, ap_fifo, p_scale_channels_ch1, pointer</column>
<column name="p_scale_channels_ch1_full_n">in, 1, ap_fifo, p_scale_channels_ch1, pointer</column>
<column name="p_scale_channels_ch1_write">out, 1, ap_fifo, p_scale_channels_ch1, pointer</column>
<column name="p_scale_channels_ch1_num_data_valid">in, 32, ap_fifo, p_scale_channels_ch1, pointer</column>
<column name="p_scale_channels_ch1_fifo_cap">in, 32, ap_fifo, p_scale_channels_ch1, pointer</column>
<column name="p_scale_channels_ch2_din">out, 8, ap_fifo, p_scale_channels_ch2, pointer</column>
<column name="p_scale_channels_ch2_full_n">in, 1, ap_fifo, p_scale_channels_ch2, pointer</column>
<column name="p_scale_channels_ch2_write">out, 1, ap_fifo, p_scale_channels_ch2, pointer</column>
<column name="p_scale_channels_ch2_num_data_valid">in, 32, ap_fifo, p_scale_channels_ch2, pointer</column>
<column name="p_scale_channels_ch2_fifo_cap">in, 32, ap_fifo, p_scale_channels_ch2, pointer</column>
<column name="p_scale_channels_ch3_din">out, 8, ap_fifo, p_scale_channels_ch3, pointer</column>
<column name="p_scale_channels_ch3_full_n">in, 1, ap_fifo, p_scale_channels_ch3, pointer</column>
<column name="p_scale_channels_ch3_write">out, 1, ap_fifo, p_scale_channels_ch3, pointer</column>
<column name="p_scale_channels_ch3_num_data_valid">in, 32, ap_fifo, p_scale_channels_ch3, pointer</column>
<column name="p_scale_channels_ch3_fifo_cap">in, 32, ap_fifo, p_scale_channels_ch3, pointer</column>
<column name="bound">in, 32, ap_none, bound, scalar</column>
<column name="zext_ln164">in, 8, ap_none, zext_ln164, scalar</column>
<column name="zext_ln165">in, 8, ap_none, zext_ln165, scalar</column>
<column name="zext_ln166">in, 8, ap_none, zext_ln166, scalar</column>
</table>
</item>
</section>
</profile>
