// Seed: 1025827981
module module_0 (
    output wand id_0,
    output uwire id_1,
    output supply1 id_2
);
  id_4 :
  assert property (@(id_4) 1 && 1) id_1 = {id_4{1}};
  assign module_1.id_0 = 0;
  wire id_5;
  assign id_2 = 1'h0;
  initial begin : LABEL_0
    begin : LABEL_0
      @(*) begin : LABEL_0
        begin : LABEL_0
          begin : LABEL_0
            id_0 = 1;
          end
        end
      end
    end
  end
endmodule
module module_1 (
    inout uwire id_0,
    input wand  id_1,
    input tri0  id_2,
    input tri1  id_3
);
  id_5(
      1
  );
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0
  );
  wire id_6, id_7;
endmodule
