Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug 14 18:19:51 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   146 |
|    Minimum number of control sets                        |   146 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   146 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |    17 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   119 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             107 |           64 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             306 |           56 |
| Yes          | No                    | No                     |            3390 |          506 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+---------------------------------+-----------------------+------------------+----------------+
| Clock Signal |          Enable Signal          |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+--------------+---------------------------------+-----------------------+------------------+----------------+
|  clk         | fsm6/fsm6_write_en              |                       |                1 |              2 |
|  clk         | fsm2/fsm2_write_en              |                       |                1 |              2 |
|  clk         | fsm4/fsm4_write_en              |                       |                1 |              2 |
|  clk         | fsm11/fsm11_write_en            |                       |                2 |              2 |
|  clk         | fsm12/fsm12_write_en            |                       |                1 |              2 |
|  clk         | fsm1/fsm1_write_en              |                       |                1 |              2 |
|  clk         | fsm9/fsm9_write_en              |                       |                1 |              2 |
|  clk         | fsm8/fsm8_write_en              |                       |                2 |              3 |
|  clk         | fsm7/fsm7_write_en              |                       |                2 |              3 |
|  clk         | fsm5/fsm5_write_en              |                       |                2 |              3 |
|  clk         | fsm13/i0_write_en               | fsm13/done_reg_1      |                2 |              4 |
|  clk         | fsm6/E[0]                       |                       |                1 |              4 |
|  clk         | fsm4/j1_write_en                | fsm4/out_reg[0]_1     |                1 |              4 |
|  clk         | fsm12/j4_write_en               | fsm12/out_reg[1]_0    |                1 |              4 |
|  clk         | fsm13/i6_write_en               | fsm13/done_reg_2      |                1 |              4 |
|  clk         | fsm13/E[0]                      |                       |                2 |              4 |
|  clk         | fsm13/done_reg[0]               |                       |                1 |              4 |
|  clk         | fsm3/fsm3_write_en              |                       |                2 |              4 |
|  clk         | i2/out[3]_i_2__14_n_0           | i2/out[3]_i_1__15_n_0 |                1 |              4 |
|  clk         | fsm13/done_reg_0[0]             |                       |                1 |              4 |
|  clk         | fsm13/out_reg[1]_0[0]           |                       |                2 |              4 |
|  clk         | fsm2/j0_write_en                | fsm2/out_reg[0]_1     |                1 |              4 |
|  clk         | fsm9/j3_write_en                | fsm9/out_reg[0]_3     |                2 |              4 |
|  clk         | fsm7/i4_write_en                | fsm7/done_reg_0       |                2 |              4 |
|  clk         | fsm13/fsm13_write_en            |                       |                2 |              5 |
|  clk         | fsm10/fsm10_write_en            |                       |                4 |              5 |
|  clk         | fsm0/fsm0_write_en              |                       |                3 |              5 |
|  clk         | fsm8/x_read0_0_write_en         |                       |               11 |             32 |
|  clk         | fsm8/A_read1_0_write_en         |                       |               11 |             32 |
|  clk         | fsm8/tmp4_0_write_en            |                       |               10 |             32 |
|  clk         | fsm8/w0_write_en                |                       |                2 |             32 |
|  clk         | fsm0/u1_int_read0_0_write_en    |                       |                5 |             32 |
|  clk         | fsm0/u10_write_en               |                       |                2 |             32 |
|  clk         | fsm0/x_int_read0_0_write_en     |                       |                9 |             32 |
|  clk         | fsm7/tmp3_0_write_en            |                       |                7 |             32 |
|  clk         | fsm7/old_1_write_en             |                       |               10 |             32 |
|  clk         | fsm6/A_read0_0_write_en         |                       |               10 |             32 |
|  clk         | fsm5/y_read0_0_write_en         |                       |                7 |             32 |
|  clk         | fsm5/out_reg[2]_2               |                       |               11 |             32 |
|  clk         | fsm3/out_reg[3]_9[0]            |                       |               14 |             32 |
|  clk         | fsm3/out_reg[3]_8[0]            |                       |               18 |             32 |
|  clk         | fsm3/out_reg[3]_7[0]            |                       |               18 |             32 |
|  clk         | fsm3/out_reg[3]_6[0]            |                       |               16 |             32 |
|  clk         | fsm3/out_reg[3]_5[0]            |                       |               19 |             32 |
|  clk         | fsm3/out_reg[3]_4[0]            |                       |               18 |             32 |
|  clk         | fsm10/u1_sh_read0_0_write_en    |                       |                8 |             32 |
|  clk         | mult_pipe5/bin_read5_0_write_en |                       |                9 |             32 |
|  clk         | mult_pipe2/bin_read2_0_write_en |                       |                9 |             32 |
|  clk         | mult_pipe3/bin_read3_0_write_en |                       |               14 |             32 |
|  clk         | mult_pipe4/bin_read4_0_write_en |                       |               11 |             32 |
|  clk         | fsm13/beta__0_write_en          |                       |                8 |             32 |
|  clk         | fsm13/alpha__0_write_en         |                       |                8 |             32 |
|  clk         | fsm11/A_sh_read0_0_write_en     |                       |               11 |             32 |
|  clk         | fsm10/z_sh_read0_0_write_en     |                       |                5 |             32 |
|  clk         | fsm10/y_sh_read0_0_write_en     |                       |                6 |             32 |
|  clk         | fsm10/x_sh_read0_0_write_en     |                       |                6 |             32 |
|  clk         | fsm10/w_sh_read0_0_write_en     |                       |               12 |             32 |
|  clk         | fsm10/v2_sh_read0_0_write_en    |                       |                8 |             32 |
|  clk         | fsm10/v1_sh_read0_0_write_en    |                       |                8 |             32 |
|  clk         | fsm10/u2_sh_read0_0_write_en    |                       |                6 |             32 |
|  clk         | fsm0/u20_write_en               |                       |                2 |             32 |
|  clk         | fsm1/A_int_read0_0_write_en     |                       |                6 |             32 |
|  clk         | fsm0/z_int_read0_0_write_en     |                       |                4 |             32 |
|  clk         | fsm0/z0_write_en                |                       |                2 |             32 |
|  clk         | fsm0/y_int_read0_0_write_en     |                       |                3 |             32 |
|  clk         | fsm0/y0_write_en                |                       |                2 |             32 |
|  clk         | fsm3/out_reg[3]_23[0]           |                       |               16 |             32 |
|  clk         | fsm0/x0_write_en                |                       |                2 |             32 |
|  clk         | fsm0/w_int_read0_0_write_en     |                       |                7 |             32 |
|  clk         | fsm0/v2_int_read0_0_write_en    |                       |                5 |             32 |
|  clk         | fsm0/v20_write_en               |                       |                2 |             32 |
|  clk         | fsm0/v1_int_read0_0_write_en    |                       |                5 |             32 |
|  clk         | fsm0/v10_write_en               |                       |                2 |             32 |
|  clk         | fsm0/u2_int_read0_0_write_en    |                       |                5 |             32 |
|  clk         | fsm3/out_reg[0]_8[0]            |                       |               14 |             32 |
|  clk         | fsm3/out_reg[0]_2[0]            |                       |               17 |             32 |
|  clk         | fsm3/out_reg[0]_20[0]           |                       |               20 |             32 |
|  clk         | fsm3/out_reg[0]_21[0]           |                       |               16 |             32 |
|  clk         | fsm3/out_reg[0]_22[0]           |                       |               17 |             32 |
|  clk         | fsm3/out_reg[0]_23[0]           |                       |               20 |             32 |
|  clk         | fsm3/out_reg[0]_4[0]            |                       |               18 |             32 |
|  clk         | fsm3/out_reg[0]_5[0]            |                       |               16 |             32 |
|  clk         | fsm3/out_reg[0]_7[0]            |                       |               17 |             32 |
|  clk         | fsm3/out_reg[0]_19[0]           |                       |               19 |             32 |
|  clk         | fsm3/out_reg[1]_1[0]            |                       |               20 |             32 |
|  clk         | fsm3/out_reg[1]_10[0]           |                       |               16 |             32 |
|  clk         | fsm3/out_reg[1]_11[0]           |                       |               15 |             32 |
|  clk         | fsm3/out_reg[1]_2[0]            |                       |               15 |             32 |
|  clk         | fsm3/out_reg[1]_4[0]            |                       |               21 |             32 |
|  clk         | fsm3/out_reg[1]_5[0]            |                       |               16 |             32 |
|  clk         | fsm3/out_reg[1]_7[0]            |                       |               19 |             32 |
|  clk         | fsm3/out_reg[3]_3[0]            |                       |               22 |             32 |
|  clk         | fsm3/out_reg[0]_18[0]           |                       |               18 |             32 |
|  clk         | fsm3/out_reg[0]_17[0]           |                       |               19 |             32 |
|  clk         | fsm3/out_reg[0]_16[0]           |                       |               19 |             32 |
|  clk         | fsm3/out_reg[0]_11[0]           |                       |               15 |             32 |
|  clk         | fsm3/out_reg[0]_10[0]           |                       |               19 |             32 |
|  clk         | fsm3/out_reg[0]_1[0]            |                       |               18 |             32 |
|  clk         | fsm3/E[0]                       |                       |               14 |             32 |
|  clk         | fsm3/v2_read0_0_write_en        |                       |                9 |             32 |
|  clk         | fsm3/v1_read0_0_write_en        |                       |               11 |             32 |
|  clk         | fsm3/u2_read0_0_write_en        |                       |                9 |             32 |
|  clk         | fsm3/u1_read0_0_write_en        |                       |               11 |             32 |
|  clk         | fsm3/tmp1_0_write_en            |                       |                4 |             32 |
|  clk         | fsm3/old_0_write_en             |                       |                4 |             32 |
|  clk         | mult_pipe1/bin_read1_0_write_en |                       |               10 |             32 |
|  clk         | mult_pipe0/bin_read0_0_write_en |                       |                5 |             32 |
|  clk         | fsm3/out_reg[2]_1[0]            |                       |               16 |             32 |
|  clk         | fsm3/out_reg[3]_22[0]           |                       |               21 |             32 |
|  clk         | fsm3/out_reg[3]_21[0]           |                       |               19 |             32 |
|  clk         | fsm3/out_reg[3]_20[0]           |                       |               19 |             32 |
|  clk         | fsm3/out_reg[3]_2[0]            |                       |               17 |             32 |
|  clk         | fsm3/out_reg[3]_19[0]           |                       |               17 |             32 |
|  clk         | fsm3/out_reg[3]_18[0]           |                       |               22 |             32 |
|  clk         | fsm3/out_reg[3]_17[0]           |                       |               17 |             32 |
|  clk         | fsm3/out_reg[3]_16[0]           |                       |               13 |             32 |
|  clk         | fsm3/out_reg[3]_15[0]           |                       |               18 |             32 |
|  clk         | fsm3/out_reg[3]_14[0]           |                       |               19 |             32 |
|  clk         | fsm3/out_reg[3]_13[0]           |                       |               15 |             32 |
|  clk         | fsm3/out_reg[3]_12[0]           |                       |               20 |             32 |
|  clk         | fsm3/out_reg[3]_11[0]           |                       |               16 |             32 |
|  clk         | fsm3/out_reg[3]_10[0]           |                       |               19 |             32 |
|  clk         | fsm3/out_reg[3]_1[0]            |                       |               22 |             32 |
|  clk         | fsm3/out_reg[2]_9[0]            |                       |               20 |             32 |
|  clk         | fsm3/out_reg[1]_8[0]            |                       |               15 |             32 |
|  clk         | fsm3/out_reg[2]_10[0]           |                       |               18 |             32 |
|  clk         | fsm3/out_reg[2]_11[0]           |                       |               18 |             32 |
|  clk         | fsm3/out_reg[2]_12[0]           |                       |               18 |             32 |
|  clk         | fsm3/out_reg[2]_13[0]           |                       |               21 |             32 |
|  clk         | fsm3/out_reg[2]_14[0]           |                       |               17 |             32 |
|  clk         | fsm3/out_reg[2]_15[0]           |                       |               17 |             32 |
|  clk         | fsm3/out_reg[2]_2[0]            |                       |               15 |             32 |
|  clk         | fsm3/out_reg[2]_3[0]            |                       |               17 |             32 |
|  clk         | fsm3/out_reg[2]_4[0]            |                       |               18 |             32 |
|  clk         | fsm3/out_reg[2]_5[0]            |                       |               17 |             32 |
|  clk         | fsm3/out_reg[2]_6[0]            |                       |               18 |             32 |
|  clk         | fsm3/out_reg[2]_7[0]            |                       |               14 |             32 |
|  clk         | fsm3/out_reg[2]_8[0]            |                       |               19 |             32 |
|  clk         | fsm3/out_reg[3]_0[0]            |                       |               19 |             32 |
|  clk         |                                 | mult_pipe1/p_0_in     |                7 |             51 |
|  clk         |                                 | mult_pipe0/p_0_in     |                9 |             51 |
|  clk         |                                 | mult_pipe2/p_0_in     |                9 |             51 |
|  clk         |                                 | mult_pipe3/p_0_in     |               10 |             51 |
|  clk         |                                 | mult_pipe5/p_0_in     |               10 |             51 |
|  clk         |                                 | mult_pipe4/p_0_in     |               12 |             51 |
|  clk         |                                 |                       |               64 |            107 |
+--------------+---------------------------------+-----------------------+------------------+----------------+


