

================================================================
== Vivado HLS Report for 'up_sampling2d_fix16'
================================================================
* Date:           Wed Dec  4 20:23:21 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.40|     4.350|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+---------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  |   Trip  |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+---------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -|  8 ~ 16 |    no    |
        | + Loop 1.1      |    ?|    ?|         ?|          -|          -| 14 ~ 28 |    no    |
        |  ++ Loop 1.1.1  |    ?|    ?|        22|          -|          -|        ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|       0|    785|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    267|
|Register         |        -|      -|     550|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     550|   1052|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |tmp1_fu_380_p2        |     *    |      0|  0|  41|           8|           5|
    |tmp3_fu_392_p2        |     *    |      0|  0|  51|           9|           6|
    |next_mul3_fu_307_p2   |     +    |      0|  0|  15|           9|           9|
    |next_mul_fu_312_p2    |     +    |      0|  0|  15|           8|           8|
    |out_d_1_fu_326_p2     |     +    |      0|  0|  15|           5|           1|
    |out_h_1_fu_341_p2     |     +    |      0|  0|  15|           5|           1|
    |out_w_1_1_fu_482_p2   |     +    |      0|  0|  23|          16|           2|
    |out_w_1_2_fu_526_p2   |     +    |      0|  0|  23|          16|           2|
    |out_w_1_3_fu_570_p2   |     +    |      0|  0|  23|          16|           3|
    |out_w_1_4_fu_614_p2   |     +    |      0|  0|  23|          16|           3|
    |out_w_1_5_fu_658_p2   |     +    |      0|  0|  23|          16|           3|
    |out_w_1_6_fu_698_p2   |     +    |      0|  0|  23|          16|           3|
    |out_w_1_fu_438_p2     |     +    |      0|  0|  23|          16|           1|
    |tmp2_fu_371_p2        |     +    |      0|  0|  15|           9|           9|
    |tmp_10_1_fu_465_p2    |     +    |      0|  0|  23|          16|          16|
    |tmp_10_2_fu_509_p2    |     +    |      0|  0|  23|          16|          16|
    |tmp_10_3_fu_553_p2    |     +    |      0|  0|  23|          16|          16|
    |tmp_10_4_fu_597_p2    |     +    |      0|  0|  23|          16|          16|
    |tmp_10_5_fu_641_p2    |     +    |      0|  0|  23|          16|          16|
    |tmp_10_6_fu_685_p2    |     +    |      0|  0|  23|          16|          16|
    |tmp_13_1_fu_477_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_13_2_fu_521_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_13_3_fu_565_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_13_4_fu_609_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_13_5_fu_653_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_13_6_fu_693_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_2_fu_433_p2       |     +    |      0|  0|  24|          17|          17|
    |tmp_fu_365_p2         |     +    |      0|  0|  15|           8|           8|
    |tmp_s_fu_420_p2       |     +    |      0|  0|  23|          16|          16|
    |exitcond2_fu_336_p2   |   icmp   |      0|  0|  11|           6|           6|
    |exitcond3_fu_321_p2   |   icmp   |      0|  0|  11|           6|           6|
    |exitcond_1_fu_448_p2  |   icmp   |      0|  0|  13|          16|          16|
    |exitcond_2_fu_492_p2  |   icmp   |      0|  0|  13|          16|          16|
    |exitcond_3_fu_536_p2  |   icmp   |      0|  0|  13|          16|          16|
    |exitcond_4_fu_580_p2  |   icmp   |      0|  0|  13|          16|          16|
    |exitcond_5_fu_624_p2  |   icmp   |      0|  0|  13|          16|          16|
    |exitcond_6_fu_668_p2  |   icmp   |      0|  0|  13|          16|          16|
    |exitcond_fu_401_p2    |   icmp   |      0|  0|  13|          16|          16|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 785|         528|         419|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  125|         27|    1|         27|
    |input_r_address0   |   41|          8|   14|        112|
    |out_d_reg_224      |    9|          2|    5|         10|
    |out_h_reg_259      |    9|          2|    5|         10|
    |out_w_reg_270      |    9|          2|   16|         32|
    |output_r_address0  |   41|          8|   14|        112|
    |output_r_d0        |   15|          3|   16|         48|
    |phi_mul2_reg_247   |    9|          2|    9|         18|
    |phi_mul_reg_235    |    9|          2|    8|         16|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  267|         56|   88|        385|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |  26|   0|   26|          0|
    |exitcond_1_reg_837            |   1|   0|    1|          0|
    |exitcond_2_reg_863            |   1|   0|    1|          0|
    |exitcond_3_reg_889            |   1|   0|    1|          0|
    |exitcond_4_reg_915            |   1|   0|    1|          0|
    |exitcond_5_reg_941            |   1|   0|    1|          0|
    |exitcond_reg_811              |   1|   0|    1|          0|
    |input_load_5_reg_955          |  16|   0|   16|          0|
    |input_width_cast_cas_reg_733  |   5|   0|   13|          8|
    |next_mul3_reg_753             |   9|   0|    9|          0|
    |next_mul_reg_758              |   8|   0|    8|          0|
    |out_d_1_reg_766               |   5|   0|    5|          0|
    |out_d_reg_224                 |   5|   0|    5|          0|
    |out_h_1_reg_774               |   5|   0|    5|          0|
    |out_h_reg_259                 |   5|   0|    5|          0|
    |out_w_1_1_reg_856             |  16|   0|   16|          0|
    |out_w_1_2_reg_882             |  16|   0|   16|          0|
    |out_w_1_3_reg_908             |  16|   0|   16|          0|
    |out_w_1_4_reg_934             |  16|   0|   16|          0|
    |out_w_1_5_reg_965             |  16|   0|   16|          0|
    |out_w_1_6_reg_985             |  16|   0|   16|          0|
    |out_w_1_reg_830               |  16|   0|   16|          0|
    |out_w_reg_270                 |  16|   0|   16|          0|
    |output_width_cast_reg_722     |   6|   0|   16|         10|
    |phi_mul2_reg_247              |   9|   0|    9|          0|
    |phi_mul_reg_235               |   8|   0|    8|          0|
    |reg_282                       |  16|   0|   16|          0|
    |tmp1_cast_reg_789             |  13|   0|   16|          3|
    |tmp2_reg_784                  |   9|   0|    9|          0|
    |tmp3_cast_reg_800             |  15|   0|   17|          2|
    |tmp_10_1_reg_841              |  16|   0|   16|          0|
    |tmp_10_2_reg_867              |  16|   0|   16|          0|
    |tmp_10_3_reg_893              |  16|   0|   16|          0|
    |tmp_10_4_reg_919              |  16|   0|   16|          0|
    |tmp_10_5_reg_945              |  16|   0|   16|          0|
    |tmp_10_6_reg_975              |  16|   0|   16|          0|
    |tmp_13_1_reg_851              |  17|   0|   17|          0|
    |tmp_13_2_reg_877              |  17|   0|   17|          0|
    |tmp_13_3_reg_903              |  17|   0|   17|          0|
    |tmp_13_4_reg_929              |  17|   0|   17|          0|
    |tmp_13_5_reg_960              |  17|   0|   17|          0|
    |tmp_13_6_reg_980              |  17|   0|   17|          0|
    |tmp_1_cast_reg_738            |   5|   0|    8|          3|
    |tmp_2_reg_825                 |  17|   0|   17|          0|
    |tmp_3_cast_reg_743            |   6|   0|    9|          3|
    |tmp_4_cast_cast_reg_748       |   6|   0|   15|          9|
    |tmp_reg_779                   |   8|   0|    8|          0|
    |tmp_s_reg_815                 |  16|   0|   16|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 550|   0|  588|         38|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------+-----+-----+------------+---------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|ap_done            | out |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|input_height       |  in |    5|   ap_none  |     input_height    |    scalar    |
|input_width        |  in |    5|   ap_none  |     input_width     |    scalar    |
|input_r_address0   | out |   14|  ap_memory |       input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |       input_r       |     array    |
|input_r_q0         |  in |   16|  ap_memory |       input_r       |     array    |
|output_depth       |  in |    6|   ap_none  |     output_depth    |    scalar    |
|output_height      |  in |    6|   ap_none  |    output_height    |    scalar    |
|output_width       |  in |    6|   ap_none  |     output_width    |    scalar    |
|output_r_address0  | out |   14|  ap_memory |       output_r      |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r      |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r      |     array    |
|output_r_d0        | out |   16|  ap_memory |       output_r      |     array    |
+-------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / true
5 --> 
	6  / (!exitcond)
	23  / (exitcond)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / (!exitcond_1)
	23  / (exitcond_1)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / (!exitcond_2)
	23  / (exitcond_2)
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / (!exitcond_3)
	23  / (exitcond_3)
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / (!exitcond_4)
	23  / (exitcond_4)
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / (!exitcond_5)
	23  / (exitcond_5)
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / (!exitcond & !exitcond_1 & !exitcond_2 & !exitcond_3 & !exitcond_4 & !exitcond_5 & !exitcond_6)
	3  / (exitcond_6) | (exitcond_5) | (exitcond_4) | (exitcond_3) | (exitcond_2) | (exitcond_1) | (exitcond)
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%output_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_width)"   --->   Operation 27 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%output_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_height)"   --->   Operation 28 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%output_depth_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_depth)"   --->   Operation 29 'read' 'output_depth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%input_width_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %input_width)"   --->   Operation 30 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%input_height_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %input_height)"   --->   Operation 31 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%output_width_cast = zext i6 %output_width_read to i16"   --->   Operation 32 'zext' 'output_width_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%input_width_cast_cas = zext i5 %input_width_read to i13"   --->   Operation 33 'zext' 'input_width_cast_cas' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 0, [4 x i8]* @p_str21, [1 x i8]* @p_str122, [1 x i8]* @p_str122, [1 x i8]* @p_str122) nounwind" [layers_c/up_sampling2d.cpp:10]   --->   Operation 34 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i5 %input_height_read to i8" [layers_c/up_sampling2d.cpp:16]   --->   Operation 35 'zext' 'tmp_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i6 %output_height_read to i9" [layers_c/up_sampling2d.cpp:16]   --->   Operation 36 'zext' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_4_cast_cast = zext i6 %output_width_read to i15" [layers_c/up_sampling2d.cpp:11]   --->   Operation 37 'zext' 'tmp_4_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.76ns)   --->   "br label %.loopexit" [layers_c/up_sampling2d.cpp:11]   --->   Operation 38 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%out_d = phi i5 [ 0, %0 ], [ %out_d_1, %.loopexit.loopexit ]"   --->   Operation 39 'phi' 'out_d' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%phi_mul = phi i8 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]" [layers_c/up_sampling2d.cpp:16]   --->   Operation 40 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%phi_mul2 = phi i9 [ 0, %0 ], [ %next_mul3, %.loopexit.loopexit ]" [layers_c/up_sampling2d.cpp:16]   --->   Operation 41 'phi' 'phi_mul2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.82ns)   --->   "%next_mul3 = add i9 %phi_mul2, %tmp_3_cast" [layers_c/up_sampling2d.cpp:16]   --->   Operation 42 'add' 'next_mul3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.91ns)   --->   "%next_mul = add i8 %phi_mul, %tmp_1_cast" [layers_c/up_sampling2d.cpp:16]   --->   Operation 43 'add' 'next_mul' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%out_d_cast = zext i5 %out_d to i6" [layers_c/up_sampling2d.cpp:11]   --->   Operation 44 'zext' 'out_d_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.42ns)   --->   "%exitcond3 = icmp eq i6 %out_d_cast, %output_depth_read" [layers_c/up_sampling2d.cpp:11]   --->   Operation 45 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)"   --->   Operation 46 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.78ns)   --->   "%out_d_1 = add i5 %out_d, 1" [layers_c/up_sampling2d.cpp:11]   --->   Operation 47 'add' 'out_d_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %3, label %.preheader4.preheader" [layers_c/up_sampling2d.cpp:11]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.76ns)   --->   "br label %.preheader4" [layers_c/up_sampling2d.cpp:12]   --->   Operation 49 'br' <Predicate = (!exitcond3)> <Delay = 1.76>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 50 'ret' <Predicate = (exitcond3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.91>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%out_h = phi i5 [ %out_h_1, %2 ], [ 0, %.preheader4.preheader ]"   --->   Operation 51 'phi' 'out_h' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%out_h_cast = zext i5 %out_h to i6" [layers_c/up_sampling2d.cpp:12]   --->   Operation 52 'zext' 'out_h_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.42ns)   --->   "%exitcond2 = icmp eq i6 %out_h_cast, %output_height_read" [layers_c/up_sampling2d.cpp:12]   --->   Operation 53 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 28, i64 0)"   --->   Operation 54 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.78ns)   --->   "%out_h_1 = add i5 %out_h, 1" [layers_c/up_sampling2d.cpp:12]   --->   Operation 55 'add' 'out_h_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader.preheader" [layers_c/up_sampling2d.cpp:12]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%div = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %out_h, i32 1, i32 4)" [layers_c/up_sampling2d.cpp:16]   --->   Operation 57 'partselect' 'div' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i4 %div to i8" [layers_c/up_sampling2d.cpp:16]   --->   Operation 58 'zext' 'tmp_9_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_cast = zext i5 %out_h to i9" [layers_c/up_sampling2d.cpp:12]   --->   Operation 59 'zext' 'tmp_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.91ns)   --->   "%tmp = add i8 %phi_mul, %tmp_9_cast" [layers_c/up_sampling2d.cpp:16]   --->   Operation 60 'add' 'tmp' <Predicate = (!exitcond2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (1.82ns)   --->   "%tmp2 = add i9 %phi_mul2, %tmp_cast" [layers_c/up_sampling2d.cpp:16]   --->   Operation 61 'add' 'tmp2' <Predicate = (!exitcond2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 62 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.35>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_cast_cast = zext i8 %tmp to i13" [layers_c/up_sampling2d.cpp:16]   --->   Operation 63 'zext' 'tmp_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (4.17ns)   --->   "%tmp1 = mul i13 %tmp_cast_cast, %input_width_cast_cas" [layers_c/up_sampling2d.cpp:16]   --->   Operation 64 'mul' 'tmp1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i13 %tmp1 to i16" [layers_c/up_sampling2d.cpp:16]   --->   Operation 65 'zext' 'tmp1_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp2_cast_cast = zext i9 %tmp2 to i15" [layers_c/up_sampling2d.cpp:16]   --->   Operation 66 'zext' 'tmp2_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (4.35ns)   --->   "%tmp3 = mul i15 %tmp2_cast_cast, %tmp_4_cast_cast" [layers_c/up_sampling2d.cpp:16]   --->   Operation 67 'mul' 'tmp3' <Predicate = true> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp3_cast = zext i15 %tmp3 to i17" [layers_c/up_sampling2d.cpp:16]   --->   Operation 68 'zext' 'tmp3_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (1.76ns)   --->   "br label %.preheader.0" [layers_c/up_sampling2d.cpp:14]   --->   Operation 69 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 2.42>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%out_w = phi i16 [ %out_w_1_6, %1 ], [ 0, %.preheader.preheader ]" [layers_c/up_sampling2d.cpp:14]   --->   Operation 70 'phi' 'out_w' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (2.42ns)   --->   "%exitcond = icmp eq i16 %out_w, %output_width_cast" [layers_c/up_sampling2d.cpp:14]   --->   Operation 71 'icmp' 'exitcond' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %2, label %.preheader.1" [layers_c/up_sampling2d.cpp:14]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%div1 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w, i32 1, i32 15)" [layers_c/up_sampling2d.cpp:16]   --->   Operation 73 'partselect' 'div1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_4 = zext i15 %div1 to i16" [layers_c/up_sampling2d.cpp:16]   --->   Operation 74 'zext' 'tmp_4' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (1.94ns)   --->   "%tmp_s = add i16 %tmp1_cast, %tmp_4" [layers_c/up_sampling2d.cpp:16]   --->   Operation 75 'add' 'tmp_s' <Predicate = (!exitcond)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.68>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_1 = zext i16 %tmp_s to i64" [layers_c/up_sampling2d.cpp:16]   --->   Operation 76 'zext' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_1" [layers_c/up_sampling2d.cpp:16]   --->   Operation 77 'getelementptr' 'input_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [2/2] (1.68ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/up_sampling2d.cpp:16]   --->   Operation 78 'load' 'input_load' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 7 <SV = 6> <Delay = 2.07>
ST_7 : Operation 79 [1/2] (1.68ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/up_sampling2d.cpp:16]   --->   Operation 79 'load' 'input_load' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_12_cast = zext i16 %out_w to i17" [layers_c/up_sampling2d.cpp:16]   --->   Operation 80 'zext' 'tmp_12_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (2.07ns)   --->   "%tmp_2 = add i17 %tmp3_cast, %tmp_12_cast" [layers_c/up_sampling2d.cpp:16]   --->   Operation 81 'add' 'tmp_2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (2.07ns)   --->   "%out_w_1 = add i16 %out_w, 1" [layers_c/up_sampling2d.cpp:14]   --->   Operation 82 'add' 'out_w_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.42>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_3 = zext i17 %tmp_2 to i64" [layers_c/up_sampling2d.cpp:16]   --->   Operation 83 'zext' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_3" [layers_c/up_sampling2d.cpp:16]   --->   Operation 84 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (1.68ns)   --->   "store i16 %input_load, i16* %output_addr, align 2" [layers_c/up_sampling2d.cpp:16]   --->   Operation 85 'store' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_8 : Operation 86 [1/1] (2.42ns)   --->   "%exitcond_1 = icmp eq i16 %out_w_1, %output_width_cast" [layers_c/up_sampling2d.cpp:14]   --->   Operation 86 'icmp' 'exitcond_1' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %exitcond_1, label %2, label %.preheader.2" [layers_c/up_sampling2d.cpp:14]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%div1_1 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_1, i32 1, i32 15)" [layers_c/up_sampling2d.cpp:16]   --->   Operation 88 'partselect' 'div1_1' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_5 = zext i15 %div1_1 to i16" [layers_c/up_sampling2d.cpp:16]   --->   Operation 89 'zext' 'tmp_5' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (1.94ns)   --->   "%tmp_10_1 = add i16 %tmp1_cast, %tmp_5" [layers_c/up_sampling2d.cpp:16]   --->   Operation 90 'add' 'tmp_10_1' <Predicate = (!exitcond_1)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.68>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_11_1 = zext i16 %tmp_10_1 to i64" [layers_c/up_sampling2d.cpp:16]   --->   Operation 91 'zext' 'tmp_11_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_1" [layers_c/up_sampling2d.cpp:16]   --->   Operation 92 'getelementptr' 'input_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [2/2] (1.68ns)   --->   "%input_load_1 = load i16* %input_addr_1, align 2" [layers_c/up_sampling2d.cpp:16]   --->   Operation 93 'load' 'input_load_1' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 10 <SV = 9> <Delay = 2.07>
ST_10 : Operation 94 [1/2] (1.68ns)   --->   "%input_load_1 = load i16* %input_addr_1, align 2" [layers_c/up_sampling2d.cpp:16]   --->   Operation 94 'load' 'input_load_1' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_12_1_cast = zext i16 %out_w_1 to i17" [layers_c/up_sampling2d.cpp:16]   --->   Operation 95 'zext' 'tmp_12_1_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (2.07ns)   --->   "%tmp_13_1 = add i17 %tmp3_cast, %tmp_12_1_cast" [layers_c/up_sampling2d.cpp:16]   --->   Operation 96 'add' 'tmp_13_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (2.07ns)   --->   "%out_w_1_1 = add i16 %out_w, 2" [layers_c/up_sampling2d.cpp:14]   --->   Operation 97 'add' 'out_w_1_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.42>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_14_1 = zext i17 %tmp_13_1 to i64" [layers_c/up_sampling2d.cpp:16]   --->   Operation 98 'zext' 'tmp_14_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%output_addr_1 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_1" [layers_c/up_sampling2d.cpp:16]   --->   Operation 99 'getelementptr' 'output_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (1.68ns)   --->   "store i16 %input_load_1, i16* %output_addr_1, align 2" [layers_c/up_sampling2d.cpp:16]   --->   Operation 100 'store' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_11 : Operation 101 [1/1] (2.42ns)   --->   "%exitcond_2 = icmp eq i16 %out_w_1_1, %output_width_cast" [layers_c/up_sampling2d.cpp:14]   --->   Operation 101 'icmp' 'exitcond_2' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "br i1 %exitcond_2, label %2, label %.preheader.3" [layers_c/up_sampling2d.cpp:14]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%div1_2 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_1_1, i32 1, i32 15)" [layers_c/up_sampling2d.cpp:16]   --->   Operation 103 'partselect' 'div1_2' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_8 = zext i15 %div1_2 to i16" [layers_c/up_sampling2d.cpp:16]   --->   Operation 104 'zext' 'tmp_8' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (1.94ns)   --->   "%tmp_10_2 = add i16 %tmp1_cast, %tmp_8" [layers_c/up_sampling2d.cpp:16]   --->   Operation 105 'add' 'tmp_10_2' <Predicate = (!exitcond_2)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.68>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_11_2 = zext i16 %tmp_10_2 to i64" [layers_c/up_sampling2d.cpp:16]   --->   Operation 106 'zext' 'tmp_11_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_2" [layers_c/up_sampling2d.cpp:16]   --->   Operation 107 'getelementptr' 'input_addr_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [2/2] (1.68ns)   --->   "%input_load_2 = load i16* %input_addr_2, align 2" [layers_c/up_sampling2d.cpp:16]   --->   Operation 108 'load' 'input_load_2' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 13 <SV = 12> <Delay = 2.07>
ST_13 : Operation 109 [1/2] (1.68ns)   --->   "%input_load_2 = load i16* %input_addr_2, align 2" [layers_c/up_sampling2d.cpp:16]   --->   Operation 109 'load' 'input_load_2' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_12_2_cast = zext i16 %out_w_1_1 to i17" [layers_c/up_sampling2d.cpp:16]   --->   Operation 110 'zext' 'tmp_12_2_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (2.07ns)   --->   "%tmp_13_2 = add i17 %tmp3_cast, %tmp_12_2_cast" [layers_c/up_sampling2d.cpp:16]   --->   Operation 111 'add' 'tmp_13_2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 112 [1/1] (2.07ns)   --->   "%out_w_1_2 = add i16 %out_w, 3" [layers_c/up_sampling2d.cpp:14]   --->   Operation 112 'add' 'out_w_1_2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.42>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_14_2 = zext i17 %tmp_13_2 to i64" [layers_c/up_sampling2d.cpp:16]   --->   Operation 113 'zext' 'tmp_14_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%output_addr_2 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_2" [layers_c/up_sampling2d.cpp:16]   --->   Operation 114 'getelementptr' 'output_addr_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (1.68ns)   --->   "store i16 %input_load_2, i16* %output_addr_2, align 2" [layers_c/up_sampling2d.cpp:16]   --->   Operation 115 'store' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_14 : Operation 116 [1/1] (2.42ns)   --->   "%exitcond_3 = icmp eq i16 %out_w_1_2, %output_width_cast" [layers_c/up_sampling2d.cpp:14]   --->   Operation 116 'icmp' 'exitcond_3' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "br i1 %exitcond_3, label %2, label %.preheader.4" [layers_c/up_sampling2d.cpp:14]   --->   Operation 117 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%div1_3 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_1_2, i32 1, i32 15)" [layers_c/up_sampling2d.cpp:16]   --->   Operation 118 'partselect' 'div1_3' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_9 = zext i15 %div1_3 to i16" [layers_c/up_sampling2d.cpp:16]   --->   Operation 119 'zext' 'tmp_9' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (1.94ns)   --->   "%tmp_10_3 = add i16 %tmp1_cast, %tmp_9" [layers_c/up_sampling2d.cpp:16]   --->   Operation 120 'add' 'tmp_10_3' <Predicate = (!exitcond_3)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.68>
ST_15 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_11_3 = zext i16 %tmp_10_3 to i64" [layers_c/up_sampling2d.cpp:16]   --->   Operation 121 'zext' 'tmp_11_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 122 [1/1] (0.00ns)   --->   "%input_addr_3 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_3" [layers_c/up_sampling2d.cpp:16]   --->   Operation 122 'getelementptr' 'input_addr_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 123 [2/2] (1.68ns)   --->   "%input_load_3 = load i16* %input_addr_3, align 2" [layers_c/up_sampling2d.cpp:16]   --->   Operation 123 'load' 'input_load_3' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 16 <SV = 15> <Delay = 2.07>
ST_16 : Operation 124 [1/2] (1.68ns)   --->   "%input_load_3 = load i16* %input_addr_3, align 2" [layers_c/up_sampling2d.cpp:16]   --->   Operation 124 'load' 'input_load_3' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_12_3_cast = zext i16 %out_w_1_2 to i17" [layers_c/up_sampling2d.cpp:16]   --->   Operation 125 'zext' 'tmp_12_3_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 126 [1/1] (2.07ns)   --->   "%tmp_13_3 = add i17 %tmp3_cast, %tmp_12_3_cast" [layers_c/up_sampling2d.cpp:16]   --->   Operation 126 'add' 'tmp_13_3' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 127 [1/1] (2.07ns)   --->   "%out_w_1_3 = add i16 %out_w, 4" [layers_c/up_sampling2d.cpp:14]   --->   Operation 127 'add' 'out_w_1_3' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.42>
ST_17 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_14_3 = zext i17 %tmp_13_3 to i64" [layers_c/up_sampling2d.cpp:16]   --->   Operation 128 'zext' 'tmp_14_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 129 [1/1] (0.00ns)   --->   "%output_addr_3 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_3" [layers_c/up_sampling2d.cpp:16]   --->   Operation 129 'getelementptr' 'output_addr_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 130 [1/1] (1.68ns)   --->   "store i16 %input_load_3, i16* %output_addr_3, align 2" [layers_c/up_sampling2d.cpp:16]   --->   Operation 130 'store' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_17 : Operation 131 [1/1] (2.42ns)   --->   "%exitcond_4 = icmp eq i16 %out_w_1_3, %output_width_cast" [layers_c/up_sampling2d.cpp:14]   --->   Operation 131 'icmp' 'exitcond_4' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 132 [1/1] (0.00ns)   --->   "br i1 %exitcond_4, label %2, label %.preheader.5" [layers_c/up_sampling2d.cpp:14]   --->   Operation 132 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 133 [1/1] (0.00ns)   --->   "%div1_4 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_1_3, i32 1, i32 15)" [layers_c/up_sampling2d.cpp:16]   --->   Operation 133 'partselect' 'div1_4' <Predicate = (!exitcond_4)> <Delay = 0.00>
ST_17 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_6 = zext i15 %div1_4 to i16" [layers_c/up_sampling2d.cpp:16]   --->   Operation 134 'zext' 'tmp_6' <Predicate = (!exitcond_4)> <Delay = 0.00>
ST_17 : Operation 135 [1/1] (1.94ns)   --->   "%tmp_10_4 = add i16 %tmp1_cast, %tmp_6" [layers_c/up_sampling2d.cpp:16]   --->   Operation 135 'add' 'tmp_10_4' <Predicate = (!exitcond_4)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.68>
ST_18 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_11_4 = zext i16 %tmp_10_4 to i64" [layers_c/up_sampling2d.cpp:16]   --->   Operation 136 'zext' 'tmp_11_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 137 [1/1] (0.00ns)   --->   "%input_addr_4 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_4" [layers_c/up_sampling2d.cpp:16]   --->   Operation 137 'getelementptr' 'input_addr_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 138 [2/2] (1.68ns)   --->   "%input_load_4 = load i16* %input_addr_4, align 2" [layers_c/up_sampling2d.cpp:16]   --->   Operation 138 'load' 'input_load_4' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 19 <SV = 18> <Delay = 2.07>
ST_19 : Operation 139 [1/2] (1.68ns)   --->   "%input_load_4 = load i16* %input_addr_4, align 2" [layers_c/up_sampling2d.cpp:16]   --->   Operation 139 'load' 'input_load_4' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_19 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_12_4_cast = zext i16 %out_w_1_3 to i17" [layers_c/up_sampling2d.cpp:16]   --->   Operation 140 'zext' 'tmp_12_4_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 141 [1/1] (2.07ns)   --->   "%tmp_13_4 = add i17 %tmp3_cast, %tmp_12_4_cast" [layers_c/up_sampling2d.cpp:16]   --->   Operation 141 'add' 'tmp_13_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 142 [1/1] (2.07ns)   --->   "%out_w_1_4 = add i16 %out_w, 5" [layers_c/up_sampling2d.cpp:14]   --->   Operation 142 'add' 'out_w_1_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.42>
ST_20 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_14_4 = zext i17 %tmp_13_4 to i64" [layers_c/up_sampling2d.cpp:16]   --->   Operation 143 'zext' 'tmp_14_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 144 [1/1] (0.00ns)   --->   "%output_addr_4 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_4" [layers_c/up_sampling2d.cpp:16]   --->   Operation 144 'getelementptr' 'output_addr_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 145 [1/1] (1.68ns)   --->   "store i16 %input_load_4, i16* %output_addr_4, align 2" [layers_c/up_sampling2d.cpp:16]   --->   Operation 145 'store' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_20 : Operation 146 [1/1] (2.42ns)   --->   "%exitcond_5 = icmp eq i16 %out_w_1_4, %output_width_cast" [layers_c/up_sampling2d.cpp:14]   --->   Operation 146 'icmp' 'exitcond_5' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 147 [1/1] (0.00ns)   --->   "br i1 %exitcond_5, label %2, label %.preheader.6" [layers_c/up_sampling2d.cpp:14]   --->   Operation 147 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 148 [1/1] (0.00ns)   --->   "%div1_5 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_1_4, i32 1, i32 15)" [layers_c/up_sampling2d.cpp:16]   --->   Operation 148 'partselect' 'div1_5' <Predicate = (!exitcond_5)> <Delay = 0.00>
ST_20 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_7 = zext i15 %div1_5 to i16" [layers_c/up_sampling2d.cpp:16]   --->   Operation 149 'zext' 'tmp_7' <Predicate = (!exitcond_5)> <Delay = 0.00>
ST_20 : Operation 150 [1/1] (1.94ns)   --->   "%tmp_10_5 = add i16 %tmp1_cast, %tmp_7" [layers_c/up_sampling2d.cpp:16]   --->   Operation 150 'add' 'tmp_10_5' <Predicate = (!exitcond_5)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.68>
ST_21 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_11_5 = zext i16 %tmp_10_5 to i64" [layers_c/up_sampling2d.cpp:16]   --->   Operation 151 'zext' 'tmp_11_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 152 [1/1] (0.00ns)   --->   "%input_addr_5 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_5" [layers_c/up_sampling2d.cpp:16]   --->   Operation 152 'getelementptr' 'input_addr_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 153 [2/2] (1.68ns)   --->   "%input_load_5 = load i16* %input_addr_5, align 2" [layers_c/up_sampling2d.cpp:16]   --->   Operation 153 'load' 'input_load_5' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 22 <SV = 21> <Delay = 2.07>
ST_22 : Operation 154 [1/2] (1.68ns)   --->   "%input_load_5 = load i16* %input_addr_5, align 2" [layers_c/up_sampling2d.cpp:16]   --->   Operation 154 'load' 'input_load_5' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_22 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_12_5_cast = zext i16 %out_w_1_4 to i17" [layers_c/up_sampling2d.cpp:16]   --->   Operation 155 'zext' 'tmp_12_5_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 156 [1/1] (2.07ns)   --->   "%tmp_13_5 = add i17 %tmp3_cast, %tmp_12_5_cast" [layers_c/up_sampling2d.cpp:16]   --->   Operation 156 'add' 'tmp_13_5' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 157 [1/1] (2.07ns)   --->   "%out_w_1_5 = add i16 %out_w, 6" [layers_c/up_sampling2d.cpp:14]   --->   Operation 157 'add' 'out_w_1_5' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.42>
ST_23 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_14_5 = zext i17 %tmp_13_5 to i64" [layers_c/up_sampling2d.cpp:16]   --->   Operation 158 'zext' 'tmp_14_5' <Predicate = (!exitcond & !exitcond_1 & !exitcond_2 & !exitcond_3 & !exitcond_4 & !exitcond_5)> <Delay = 0.00>
ST_23 : Operation 159 [1/1] (0.00ns)   --->   "%output_addr_5 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_5" [layers_c/up_sampling2d.cpp:16]   --->   Operation 159 'getelementptr' 'output_addr_5' <Predicate = (!exitcond & !exitcond_1 & !exitcond_2 & !exitcond_3 & !exitcond_4 & !exitcond_5)> <Delay = 0.00>
ST_23 : Operation 160 [1/1] (1.68ns)   --->   "store i16 %input_load_5, i16* %output_addr_5, align 2" [layers_c/up_sampling2d.cpp:16]   --->   Operation 160 'store' <Predicate = (!exitcond & !exitcond_1 & !exitcond_2 & !exitcond_3 & !exitcond_4 & !exitcond_5)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_23 : Operation 161 [1/1] (2.42ns)   --->   "%exitcond_6 = icmp eq i16 %out_w_1_5, %output_width_cast" [layers_c/up_sampling2d.cpp:14]   --->   Operation 161 'icmp' 'exitcond_6' <Predicate = (!exitcond & !exitcond_1 & !exitcond_2 & !exitcond_3 & !exitcond_4 & !exitcond_5)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 162 [1/1] (0.00ns)   --->   "br i1 %exitcond_6, label %2, label %1" [layers_c/up_sampling2d.cpp:14]   --->   Operation 162 'br' <Predicate = (!exitcond & !exitcond_1 & !exitcond_2 & !exitcond_3 & !exitcond_4 & !exitcond_5)> <Delay = 0.00>
ST_23 : Operation 163 [1/1] (0.00ns)   --->   "%div1_6 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_1_5, i32 1, i32 15)" [layers_c/up_sampling2d.cpp:16]   --->   Operation 163 'partselect' 'div1_6' <Predicate = (!exitcond & !exitcond_1 & !exitcond_2 & !exitcond_3 & !exitcond_4 & !exitcond_5 & !exitcond_6)> <Delay = 0.00>
ST_23 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_10 = zext i15 %div1_6 to i16" [layers_c/up_sampling2d.cpp:16]   --->   Operation 164 'zext' 'tmp_10' <Predicate = (!exitcond & !exitcond_1 & !exitcond_2 & !exitcond_3 & !exitcond_4 & !exitcond_5 & !exitcond_6)> <Delay = 0.00>
ST_23 : Operation 165 [1/1] (1.94ns)   --->   "%tmp_10_6 = add i16 %tmp1_cast, %tmp_10" [layers_c/up_sampling2d.cpp:16]   --->   Operation 165 'add' 'tmp_10_6' <Predicate = (!exitcond & !exitcond_1 & !exitcond_2 & !exitcond_3 & !exitcond_4 & !exitcond_5 & !exitcond_6)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_12_6_cast = zext i16 %out_w_1_5 to i17" [layers_c/up_sampling2d.cpp:16]   --->   Operation 166 'zext' 'tmp_12_6_cast' <Predicate = (!exitcond & !exitcond_1 & !exitcond_2 & !exitcond_3 & !exitcond_4 & !exitcond_5 & !exitcond_6)> <Delay = 0.00>
ST_23 : Operation 167 [1/1] (2.07ns)   --->   "%tmp_13_6 = add i17 %tmp3_cast, %tmp_12_6_cast" [layers_c/up_sampling2d.cpp:16]   --->   Operation 167 'add' 'tmp_13_6' <Predicate = (!exitcond & !exitcond_1 & !exitcond_2 & !exitcond_3 & !exitcond_4 & !exitcond_5 & !exitcond_6)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 168 [1/1] (2.07ns)   --->   "%out_w_1_6 = add i16 %out_w, 7" [layers_c/up_sampling2d.cpp:14]   --->   Operation 168 'add' 'out_w_1_6' <Predicate = (!exitcond & !exitcond_1 & !exitcond_2 & !exitcond_3 & !exitcond_4 & !exitcond_5 & !exitcond_6)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 169 [1/1] (0.00ns)   --->   "br label %.preheader4" [layers_c/up_sampling2d.cpp:12]   --->   Operation 169 'br' <Predicate = (exitcond_6) | (exitcond_5) | (exitcond_4) | (exitcond_3) | (exitcond_2) | (exitcond_1) | (exitcond)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 1.68>
ST_24 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_11_6 = zext i16 %tmp_10_6 to i64" [layers_c/up_sampling2d.cpp:16]   --->   Operation 170 'zext' 'tmp_11_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 171 [1/1] (0.00ns)   --->   "%input_addr_6 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_6" [layers_c/up_sampling2d.cpp:16]   --->   Operation 171 'getelementptr' 'input_addr_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 172 [2/2] (1.68ns)   --->   "%input_load_6 = load i16* %input_addr_6, align 2" [layers_c/up_sampling2d.cpp:16]   --->   Operation 172 'load' 'input_load_6' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 25 <SV = 24> <Delay = 1.68>
ST_25 : Operation 173 [1/2] (1.68ns)   --->   "%input_load_6 = load i16* %input_addr_6, align 2" [layers_c/up_sampling2d.cpp:16]   --->   Operation 173 'load' 'input_load_6' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 26 <SV = 25> <Delay = 1.68>
ST_26 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_14_6 = zext i17 %tmp_13_6 to i64" [layers_c/up_sampling2d.cpp:16]   --->   Operation 174 'zext' 'tmp_14_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 175 [1/1] (0.00ns)   --->   "%output_addr_6 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_6" [layers_c/up_sampling2d.cpp:16]   --->   Operation 175 'getelementptr' 'output_addr_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 176 [1/1] (1.68ns)   --->   "store i16 %input_load_6, i16* %output_addr_6, align 2" [layers_c/up_sampling2d.cpp:16]   --->   Operation 176 'store' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_26 : Operation 177 [1/1] (0.00ns)   --->   "br label %.preheader.0" [layers_c/up_sampling2d.cpp:14]   --->   Operation 177 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_depth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_width_read    (read             ) [ 000000000000000000000000000]
output_height_read   (read             ) [ 001111111111111111111111111]
output_depth_read    (read             ) [ 001111111111111111111111111]
input_width_read     (read             ) [ 000000000000000000000000000]
input_height_read    (read             ) [ 000000000000000000000000000]
output_width_cast    (zext             ) [ 001111111111111111111111111]
input_width_cast_cas (zext             ) [ 001111111111111111111111111]
StgValue_34          (specresourcelimit) [ 000000000000000000000000000]
tmp_1_cast           (zext             ) [ 001111111111111111111111111]
tmp_3_cast           (zext             ) [ 001111111111111111111111111]
tmp_4_cast_cast      (zext             ) [ 001111111111111111111111111]
StgValue_38          (br               ) [ 011111111111111111111111111]
out_d                (phi              ) [ 001000000000000000000000000]
phi_mul              (phi              ) [ 001111111111111111111111111]
phi_mul2             (phi              ) [ 001111111111111111111111111]
next_mul3            (add              ) [ 011111111111111111111111111]
next_mul             (add              ) [ 011111111111111111111111111]
out_d_cast           (zext             ) [ 000000000000000000000000000]
exitcond3            (icmp             ) [ 001111111111111111111111111]
empty                (speclooptripcount) [ 000000000000000000000000000]
out_d_1              (add              ) [ 011111111111111111111111111]
StgValue_48          (br               ) [ 000000000000000000000000000]
StgValue_49          (br               ) [ 001111111111111111111111111]
StgValue_50          (ret              ) [ 000000000000000000000000000]
out_h                (phi              ) [ 000100000000000000000000000]
out_h_cast           (zext             ) [ 000000000000000000000000000]
exitcond2            (icmp             ) [ 001111111111111111111111111]
empty_19             (speclooptripcount) [ 000000000000000000000000000]
out_h_1              (add              ) [ 001111111111111111111111111]
StgValue_56          (br               ) [ 000000000000000000000000000]
div                  (partselect       ) [ 000000000000000000000000000]
tmp_9_cast           (zext             ) [ 000000000000000000000000000]
tmp_cast             (zext             ) [ 000000000000000000000000000]
tmp                  (add              ) [ 000010000000000000000000000]
tmp2                 (add              ) [ 000010000000000000000000000]
StgValue_62          (br               ) [ 011111111111111111111111111]
tmp_cast_cast        (zext             ) [ 000000000000000000000000000]
tmp1                 (mul              ) [ 000000000000000000000000000]
tmp1_cast            (zext             ) [ 000001111111111111111111111]
tmp2_cast_cast       (zext             ) [ 000000000000000000000000000]
tmp3                 (mul              ) [ 000000000000000000000000000]
tmp3_cast            (zext             ) [ 000001111111111111111111111]
StgValue_69          (br               ) [ 001111111111111111111111111]
out_w                (phi              ) [ 000001111111111111111111000]
exitcond             (icmp             ) [ 001111111111111111111111111]
StgValue_72          (br               ) [ 000000000000000000000000000]
div1                 (partselect       ) [ 000000000000000000000000000]
tmp_4                (zext             ) [ 000000000000000000000000000]
tmp_s                (add              ) [ 000000100000000000000000000]
tmp_1                (zext             ) [ 000000000000000000000000000]
input_addr           (getelementptr    ) [ 000000010000000000000000000]
input_load           (load             ) [ 000000001000000000000000000]
tmp_12_cast          (zext             ) [ 000000000000000000000000000]
tmp_2                (add              ) [ 000000001000000000000000000]
out_w_1              (add              ) [ 000000001110000000000000000]
tmp_3                (zext             ) [ 000000000000000000000000000]
output_addr          (getelementptr    ) [ 000000000000000000000000000]
StgValue_85          (store            ) [ 000000000000000000000000000]
exitcond_1           (icmp             ) [ 001111111111111111111111111]
StgValue_87          (br               ) [ 000000000000000000000000000]
div1_1               (partselect       ) [ 000000000000000000000000000]
tmp_5                (zext             ) [ 000000000000000000000000000]
tmp_10_1             (add              ) [ 000000000100000000000000000]
tmp_11_1             (zext             ) [ 000000000000000000000000000]
input_addr_1         (getelementptr    ) [ 000000000010000000000000000]
input_load_1         (load             ) [ 000000000001000000000000000]
tmp_12_1_cast        (zext             ) [ 000000000000000000000000000]
tmp_13_1             (add              ) [ 000000000001000000000000000]
out_w_1_1            (add              ) [ 000000000001110000000000000]
tmp_14_1             (zext             ) [ 000000000000000000000000000]
output_addr_1        (getelementptr    ) [ 000000000000000000000000000]
StgValue_100         (store            ) [ 000000000000000000000000000]
exitcond_2           (icmp             ) [ 001111111111111111111111111]
StgValue_102         (br               ) [ 000000000000000000000000000]
div1_2               (partselect       ) [ 000000000000000000000000000]
tmp_8                (zext             ) [ 000000000000000000000000000]
tmp_10_2             (add              ) [ 000000000000100000000000000]
tmp_11_2             (zext             ) [ 000000000000000000000000000]
input_addr_2         (getelementptr    ) [ 000000000000010000000000000]
input_load_2         (load             ) [ 000000000000001000000000000]
tmp_12_2_cast        (zext             ) [ 000000000000000000000000000]
tmp_13_2             (add              ) [ 000000000000001000000000000]
out_w_1_2            (add              ) [ 000000000000001110000000000]
tmp_14_2             (zext             ) [ 000000000000000000000000000]
output_addr_2        (getelementptr    ) [ 000000000000000000000000000]
StgValue_115         (store            ) [ 000000000000000000000000000]
exitcond_3           (icmp             ) [ 001111111111111111111111111]
StgValue_117         (br               ) [ 000000000000000000000000000]
div1_3               (partselect       ) [ 000000000000000000000000000]
tmp_9                (zext             ) [ 000000000000000000000000000]
tmp_10_3             (add              ) [ 000000000000000100000000000]
tmp_11_3             (zext             ) [ 000000000000000000000000000]
input_addr_3         (getelementptr    ) [ 000000000000000010000000000]
input_load_3         (load             ) [ 000000000000000001000000000]
tmp_12_3_cast        (zext             ) [ 000000000000000000000000000]
tmp_13_3             (add              ) [ 000000000000000001000000000]
out_w_1_3            (add              ) [ 000000000000000001110000000]
tmp_14_3             (zext             ) [ 000000000000000000000000000]
output_addr_3        (getelementptr    ) [ 000000000000000000000000000]
StgValue_130         (store            ) [ 000000000000000000000000000]
exitcond_4           (icmp             ) [ 001111111111111111111111111]
StgValue_132         (br               ) [ 000000000000000000000000000]
div1_4               (partselect       ) [ 000000000000000000000000000]
tmp_6                (zext             ) [ 000000000000000000000000000]
tmp_10_4             (add              ) [ 000000000000000000100000000]
tmp_11_4             (zext             ) [ 000000000000000000000000000]
input_addr_4         (getelementptr    ) [ 000000000000000000010000000]
input_load_4         (load             ) [ 000000000000000000001000000]
tmp_12_4_cast        (zext             ) [ 000000000000000000000000000]
tmp_13_4             (add              ) [ 000000000000000000001000000]
out_w_1_4            (add              ) [ 000000000000000000001110000]
tmp_14_4             (zext             ) [ 000000000000000000000000000]
output_addr_4        (getelementptr    ) [ 000000000000000000000000000]
StgValue_145         (store            ) [ 000000000000000000000000000]
exitcond_5           (icmp             ) [ 001111111111111111111111111]
StgValue_147         (br               ) [ 000000000000000000000000000]
div1_5               (partselect       ) [ 000000000000000000000000000]
tmp_7                (zext             ) [ 000000000000000000000000000]
tmp_10_5             (add              ) [ 000000000000000000000100000]
tmp_11_5             (zext             ) [ 000000000000000000000000000]
input_addr_5         (getelementptr    ) [ 000000000000000000000010000]
input_load_5         (load             ) [ 001111111111111111111001111]
tmp_12_5_cast        (zext             ) [ 000000000000000000000000000]
tmp_13_5             (add              ) [ 001111111111111111111001111]
out_w_1_5            (add              ) [ 001111111111111111111001111]
tmp_14_5             (zext             ) [ 000000000000000000000000000]
output_addr_5        (getelementptr    ) [ 000000000000000000000000000]
StgValue_160         (store            ) [ 000000000000000000000000000]
exitcond_6           (icmp             ) [ 001111111111111111111111111]
StgValue_162         (br               ) [ 000000000000000000000000000]
div1_6               (partselect       ) [ 000000000000000000000000000]
tmp_10               (zext             ) [ 000000000000000000000000000]
tmp_10_6             (add              ) [ 000000000000000000000000100]
tmp_12_6_cast        (zext             ) [ 000000000000000000000000000]
tmp_13_6             (add              ) [ 000000000000000000000000111]
out_w_1_6            (add              ) [ 001111000000000000000000111]
StgValue_169         (br               ) [ 001111111111111111111111111]
tmp_11_6             (zext             ) [ 000000000000000000000000000]
input_addr_6         (getelementptr    ) [ 000000000000000000000000010]
input_load_6         (load             ) [ 000000000000000000000000001]
tmp_14_6             (zext             ) [ 000000000000000000000000000]
output_addr_6        (getelementptr    ) [ 000000000000000000000000000]
StgValue_176         (store            ) [ 000000000000000000000000000]
StgValue_177         (br               ) [ 001111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_depth">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_depth"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_height">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_height"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_width">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_width"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_r">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str122"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="output_width_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="6" slack="0"/>
<pin id="74" dir="0" index="1" bw="6" slack="0"/>
<pin id="75" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_width_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="output_height_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="6" slack="0"/>
<pin id="80" dir="0" index="1" bw="6" slack="0"/>
<pin id="81" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_height_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="output_depth_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="6" slack="0"/>
<pin id="86" dir="0" index="1" bw="6" slack="0"/>
<pin id="87" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_depth_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="input_width_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="5" slack="0"/>
<pin id="92" dir="0" index="1" bw="5" slack="0"/>
<pin id="93" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="input_height_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="5" slack="0"/>
<pin id="98" dir="0" index="1" bw="5" slack="0"/>
<pin id="99" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="input_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="16" slack="0"/>
<pin id="106" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/6 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="14" slack="0"/>
<pin id="111" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/6 input_load_1/9 input_load_2/12 input_load_3/15 input_load_4/18 input_load_5/21 input_load_6/24 "/>
</bind>
</comp>

<comp id="115" class="1004" name="output_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="16" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="17" slack="0"/>
<pin id="119" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/8 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="14" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="1"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_85/8 StgValue_100/11 StgValue_115/14 StgValue_130/17 StgValue_145/20 StgValue_160/23 StgValue_176/26 "/>
</bind>
</comp>

<comp id="128" class="1004" name="input_addr_1_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="16" slack="0"/>
<pin id="132" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_1/9 "/>
</bind>
</comp>

<comp id="136" class="1004" name="output_addr_1_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="17" slack="0"/>
<pin id="140" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_1/11 "/>
</bind>
</comp>

<comp id="144" class="1004" name="input_addr_2_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="16" slack="0"/>
<pin id="148" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_2/12 "/>
</bind>
</comp>

<comp id="152" class="1004" name="output_addr_2_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="17" slack="0"/>
<pin id="156" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_2/14 "/>
</bind>
</comp>

<comp id="160" class="1004" name="input_addr_3_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="16" slack="0"/>
<pin id="164" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_3/15 "/>
</bind>
</comp>

<comp id="168" class="1004" name="output_addr_3_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="17" slack="0"/>
<pin id="172" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_3/17 "/>
</bind>
</comp>

<comp id="176" class="1004" name="input_addr_4_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="16" slack="0"/>
<pin id="180" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_4/18 "/>
</bind>
</comp>

<comp id="184" class="1004" name="output_addr_4_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="17" slack="0"/>
<pin id="188" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_4/20 "/>
</bind>
</comp>

<comp id="192" class="1004" name="input_addr_5_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="16" slack="0"/>
<pin id="196" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_5/21 "/>
</bind>
</comp>

<comp id="200" class="1004" name="output_addr_5_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="17" slack="0"/>
<pin id="204" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_5/23 "/>
</bind>
</comp>

<comp id="208" class="1004" name="input_addr_6_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="16" slack="0"/>
<pin id="212" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_6/24 "/>
</bind>
</comp>

<comp id="216" class="1004" name="output_addr_6_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="17" slack="0"/>
<pin id="220" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_6/26 "/>
</bind>
</comp>

<comp id="224" class="1005" name="out_d_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="5" slack="1"/>
<pin id="226" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_d (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="out_d_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="1"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="5" slack="0"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="235" class="1005" name="phi_mul_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="1"/>
<pin id="237" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="phi_mul_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="8" slack="0"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="247" class="1005" name="phi_mul2_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="9" slack="1"/>
<pin id="249" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul2 (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="phi_mul2_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="9" slack="0"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul2/2 "/>
</bind>
</comp>

<comp id="259" class="1005" name="out_h_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="5" slack="1"/>
<pin id="261" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_h (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="out_h_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="0"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="1" slack="1"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h/3 "/>
</bind>
</comp>

<comp id="270" class="1005" name="out_w_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="1"/>
<pin id="272" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_w (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="out_w_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="1"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="1" slack="1"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w/5 "/>
</bind>
</comp>

<comp id="282" class="1005" name="reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="16" slack="1"/>
<pin id="284" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load input_load_1 input_load_2 input_load_3 input_load_4 input_load_6 "/>
</bind>
</comp>

<comp id="287" class="1004" name="output_width_cast_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="6" slack="0"/>
<pin id="289" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="output_width_cast/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="input_width_cast_cas_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="5" slack="0"/>
<pin id="293" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="input_width_cast_cas/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_1_cast_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="5" slack="0"/>
<pin id="297" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_3_cast_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="6" slack="0"/>
<pin id="301" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_4_cast_cast_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="6" slack="0"/>
<pin id="305" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast_cast/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="next_mul3_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="9" slack="0"/>
<pin id="309" dir="0" index="1" bw="6" slack="1"/>
<pin id="310" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul3/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="next_mul_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="0" index="1" bw="5" slack="1"/>
<pin id="315" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="out_d_cast_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="5" slack="0"/>
<pin id="319" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_d_cast/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="exitcond3_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="6" slack="0"/>
<pin id="323" dir="0" index="1" bw="6" slack="1"/>
<pin id="324" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="out_d_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="5" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d_1/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="out_h_cast_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="0"/>
<pin id="334" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_h_cast/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="exitcond2_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="6" slack="0"/>
<pin id="338" dir="0" index="1" bw="6" slack="2"/>
<pin id="339" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="out_h_1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="5" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h_1/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="div_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="4" slack="0"/>
<pin id="349" dir="0" index="1" bw="5" slack="0"/>
<pin id="350" dir="0" index="2" bw="1" slack="0"/>
<pin id="351" dir="0" index="3" bw="4" slack="0"/>
<pin id="352" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_9_cast_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="4" slack="0"/>
<pin id="359" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_cast_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="5" slack="0"/>
<pin id="363" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="1"/>
<pin id="367" dir="0" index="1" bw="4" slack="0"/>
<pin id="368" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp2_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="9" slack="1"/>
<pin id="373" dir="0" index="1" bw="5" slack="0"/>
<pin id="374" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_cast_cast_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="1"/>
<pin id="379" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_cast/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="0"/>
<pin id="382" dir="0" index="1" bw="5" slack="3"/>
<pin id="383" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp1_cast_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="13" slack="0"/>
<pin id="387" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/4 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp2_cast_cast_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="9" slack="1"/>
<pin id="391" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast_cast/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp3_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="9" slack="0"/>
<pin id="394" dir="0" index="1" bw="6" slack="3"/>
<pin id="395" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp3/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp3_cast_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="15" slack="0"/>
<pin id="399" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp3_cast/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="exitcond_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="16" slack="0"/>
<pin id="403" dir="0" index="1" bw="16" slack="4"/>
<pin id="404" dir="1" index="2" bw="1" slack="18"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="406" class="1004" name="div1_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="15" slack="0"/>
<pin id="408" dir="0" index="1" bw="16" slack="0"/>
<pin id="409" dir="0" index="2" bw="1" slack="0"/>
<pin id="410" dir="0" index="3" bw="5" slack="0"/>
<pin id="411" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div1/5 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_4_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="15" slack="0"/>
<pin id="418" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_s_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="13" slack="1"/>
<pin id="422" dir="0" index="1" bw="15" slack="0"/>
<pin id="423" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_1_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="16" slack="1"/>
<pin id="427" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_12_cast_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="16" slack="2"/>
<pin id="431" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_cast/7 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_2_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="15" slack="3"/>
<pin id="435" dir="0" index="1" bw="16" slack="0"/>
<pin id="436" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="438" class="1004" name="out_w_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="16" slack="2"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w_1/7 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_3_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="17" slack="1"/>
<pin id="446" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/8 "/>
</bind>
</comp>

<comp id="448" class="1004" name="exitcond_1_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="16" slack="1"/>
<pin id="450" dir="0" index="1" bw="16" slack="7"/>
<pin id="451" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_1/8 "/>
</bind>
</comp>

<comp id="452" class="1004" name="div1_1_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="15" slack="0"/>
<pin id="454" dir="0" index="1" bw="16" slack="1"/>
<pin id="455" dir="0" index="2" bw="1" slack="0"/>
<pin id="456" dir="0" index="3" bw="5" slack="0"/>
<pin id="457" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div1_1/8 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_5_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="15" slack="0"/>
<pin id="463" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_10_1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="13" slack="4"/>
<pin id="467" dir="0" index="1" bw="15" slack="0"/>
<pin id="468" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10_1/8 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_11_1_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="16" slack="1"/>
<pin id="472" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_1/9 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_12_1_cast_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="16" slack="3"/>
<pin id="476" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_1_cast/10 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_13_1_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="15" slack="6"/>
<pin id="479" dir="0" index="1" bw="16" slack="0"/>
<pin id="480" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13_1/10 "/>
</bind>
</comp>

<comp id="482" class="1004" name="out_w_1_1_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="16" slack="5"/>
<pin id="484" dir="0" index="1" bw="3" slack="0"/>
<pin id="485" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w_1_1/10 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_14_1_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="17" slack="1"/>
<pin id="490" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_1/11 "/>
</bind>
</comp>

<comp id="492" class="1004" name="exitcond_2_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="16" slack="1"/>
<pin id="494" dir="0" index="1" bw="16" slack="10"/>
<pin id="495" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_2/11 "/>
</bind>
</comp>

<comp id="496" class="1004" name="div1_2_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="15" slack="0"/>
<pin id="498" dir="0" index="1" bw="16" slack="1"/>
<pin id="499" dir="0" index="2" bw="1" slack="0"/>
<pin id="500" dir="0" index="3" bw="5" slack="0"/>
<pin id="501" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div1_2/11 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_8_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="15" slack="0"/>
<pin id="507" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/11 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_10_2_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="13" slack="7"/>
<pin id="511" dir="0" index="1" bw="15" slack="0"/>
<pin id="512" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10_2/11 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_11_2_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="16" slack="1"/>
<pin id="516" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_2/12 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_12_2_cast_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="16" slack="3"/>
<pin id="520" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_2_cast/13 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_13_2_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="15" slack="9"/>
<pin id="523" dir="0" index="1" bw="16" slack="0"/>
<pin id="524" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13_2/13 "/>
</bind>
</comp>

<comp id="526" class="1004" name="out_w_1_2_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="16" slack="8"/>
<pin id="528" dir="0" index="1" bw="3" slack="0"/>
<pin id="529" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w_1_2/13 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_14_2_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="17" slack="1"/>
<pin id="534" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_2/14 "/>
</bind>
</comp>

<comp id="536" class="1004" name="exitcond_3_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="16" slack="1"/>
<pin id="538" dir="0" index="1" bw="16" slack="13"/>
<pin id="539" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_3/14 "/>
</bind>
</comp>

<comp id="540" class="1004" name="div1_3_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="15" slack="0"/>
<pin id="542" dir="0" index="1" bw="16" slack="1"/>
<pin id="543" dir="0" index="2" bw="1" slack="0"/>
<pin id="544" dir="0" index="3" bw="5" slack="0"/>
<pin id="545" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div1_3/14 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_9_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="15" slack="0"/>
<pin id="551" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/14 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_10_3_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="13" slack="10"/>
<pin id="555" dir="0" index="1" bw="15" slack="0"/>
<pin id="556" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10_3/14 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_11_3_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="16" slack="1"/>
<pin id="560" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_3/15 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_12_3_cast_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="16" slack="3"/>
<pin id="564" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_3_cast/16 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_13_3_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="15" slack="12"/>
<pin id="567" dir="0" index="1" bw="16" slack="0"/>
<pin id="568" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13_3/16 "/>
</bind>
</comp>

<comp id="570" class="1004" name="out_w_1_3_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="16" slack="11"/>
<pin id="572" dir="0" index="1" bw="4" slack="0"/>
<pin id="573" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w_1_3/16 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_14_3_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="17" slack="1"/>
<pin id="578" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_3/17 "/>
</bind>
</comp>

<comp id="580" class="1004" name="exitcond_4_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="16" slack="1"/>
<pin id="582" dir="0" index="1" bw="16" slack="16"/>
<pin id="583" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_4/17 "/>
</bind>
</comp>

<comp id="584" class="1004" name="div1_4_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="15" slack="0"/>
<pin id="586" dir="0" index="1" bw="16" slack="1"/>
<pin id="587" dir="0" index="2" bw="1" slack="0"/>
<pin id="588" dir="0" index="3" bw="5" slack="0"/>
<pin id="589" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div1_4/17 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_6_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="15" slack="0"/>
<pin id="595" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/17 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_10_4_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="13" slack="13"/>
<pin id="599" dir="0" index="1" bw="15" slack="0"/>
<pin id="600" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10_4/17 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_11_4_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="16" slack="1"/>
<pin id="604" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_4/18 "/>
</bind>
</comp>

<comp id="606" class="1004" name="tmp_12_4_cast_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="16" slack="3"/>
<pin id="608" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_4_cast/19 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_13_4_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="15" slack="15"/>
<pin id="611" dir="0" index="1" bw="16" slack="0"/>
<pin id="612" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13_4/19 "/>
</bind>
</comp>

<comp id="614" class="1004" name="out_w_1_4_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="16" slack="14"/>
<pin id="616" dir="0" index="1" bw="4" slack="0"/>
<pin id="617" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w_1_4/19 "/>
</bind>
</comp>

<comp id="620" class="1004" name="tmp_14_4_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="17" slack="1"/>
<pin id="622" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_4/20 "/>
</bind>
</comp>

<comp id="624" class="1004" name="exitcond_5_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="16" slack="1"/>
<pin id="626" dir="0" index="1" bw="16" slack="19"/>
<pin id="627" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_5/20 "/>
</bind>
</comp>

<comp id="628" class="1004" name="div1_5_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="15" slack="0"/>
<pin id="630" dir="0" index="1" bw="16" slack="1"/>
<pin id="631" dir="0" index="2" bw="1" slack="0"/>
<pin id="632" dir="0" index="3" bw="5" slack="0"/>
<pin id="633" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div1_5/20 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_7_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="15" slack="0"/>
<pin id="639" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/20 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_10_5_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="13" slack="16"/>
<pin id="643" dir="0" index="1" bw="15" slack="0"/>
<pin id="644" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10_5/20 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_11_5_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="16" slack="1"/>
<pin id="648" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_5/21 "/>
</bind>
</comp>

<comp id="650" class="1004" name="tmp_12_5_cast_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="16" slack="3"/>
<pin id="652" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_5_cast/22 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_13_5_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="15" slack="18"/>
<pin id="655" dir="0" index="1" bw="16" slack="0"/>
<pin id="656" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13_5/22 "/>
</bind>
</comp>

<comp id="658" class="1004" name="out_w_1_5_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="16" slack="17"/>
<pin id="660" dir="0" index="1" bw="4" slack="0"/>
<pin id="661" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w_1_5/22 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_14_5_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="17" slack="1"/>
<pin id="666" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_5/23 "/>
</bind>
</comp>

<comp id="668" class="1004" name="exitcond_6_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="16" slack="1"/>
<pin id="670" dir="0" index="1" bw="16" slack="22"/>
<pin id="671" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_6/23 "/>
</bind>
</comp>

<comp id="672" class="1004" name="div1_6_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="15" slack="0"/>
<pin id="674" dir="0" index="1" bw="16" slack="1"/>
<pin id="675" dir="0" index="2" bw="1" slack="0"/>
<pin id="676" dir="0" index="3" bw="5" slack="0"/>
<pin id="677" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div1_6/23 "/>
</bind>
</comp>

<comp id="681" class="1004" name="tmp_10_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="15" slack="0"/>
<pin id="683" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/23 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_10_6_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="13" slack="19"/>
<pin id="687" dir="0" index="1" bw="15" slack="0"/>
<pin id="688" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10_6/23 "/>
</bind>
</comp>

<comp id="690" class="1004" name="tmp_12_6_cast_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="16" slack="1"/>
<pin id="692" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_6_cast/23 "/>
</bind>
</comp>

<comp id="693" class="1004" name="tmp_13_6_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="15" slack="19"/>
<pin id="695" dir="0" index="1" bw="16" slack="0"/>
<pin id="696" dir="1" index="2" bw="17" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13_6/23 "/>
</bind>
</comp>

<comp id="698" class="1004" name="out_w_1_6_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="16" slack="18"/>
<pin id="700" dir="0" index="1" bw="4" slack="0"/>
<pin id="701" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w_1_6/23 "/>
</bind>
</comp>

<comp id="704" class="1004" name="tmp_11_6_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="16" slack="1"/>
<pin id="706" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_6/24 "/>
</bind>
</comp>

<comp id="708" class="1004" name="tmp_14_6_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="17" slack="3"/>
<pin id="710" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_6/26 "/>
</bind>
</comp>

<comp id="712" class="1005" name="output_height_read_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="6" slack="2"/>
<pin id="714" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="output_height_read "/>
</bind>
</comp>

<comp id="717" class="1005" name="output_depth_read_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="6" slack="1"/>
<pin id="719" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="output_depth_read "/>
</bind>
</comp>

<comp id="722" class="1005" name="output_width_cast_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="16" slack="4"/>
<pin id="724" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="output_width_cast "/>
</bind>
</comp>

<comp id="733" class="1005" name="input_width_cast_cas_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="13" slack="3"/>
<pin id="735" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="input_width_cast_cas "/>
</bind>
</comp>

<comp id="738" class="1005" name="tmp_1_cast_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="8" slack="1"/>
<pin id="740" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_cast "/>
</bind>
</comp>

<comp id="743" class="1005" name="tmp_3_cast_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="9" slack="1"/>
<pin id="745" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_cast "/>
</bind>
</comp>

<comp id="748" class="1005" name="tmp_4_cast_cast_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="15" slack="3"/>
<pin id="750" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="tmp_4_cast_cast "/>
</bind>
</comp>

<comp id="753" class="1005" name="next_mul3_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="9" slack="0"/>
<pin id="755" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="next_mul3 "/>
</bind>
</comp>

<comp id="758" class="1005" name="next_mul_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="8" slack="0"/>
<pin id="760" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="766" class="1005" name="out_d_1_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="5" slack="0"/>
<pin id="768" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_d_1 "/>
</bind>
</comp>

<comp id="774" class="1005" name="out_h_1_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="5" slack="0"/>
<pin id="776" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_h_1 "/>
</bind>
</comp>

<comp id="779" class="1005" name="tmp_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="8" slack="1"/>
<pin id="781" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="784" class="1005" name="tmp2_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="9" slack="1"/>
<pin id="786" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="789" class="1005" name="tmp1_cast_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="16" slack="1"/>
<pin id="791" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp1_cast "/>
</bind>
</comp>

<comp id="800" class="1005" name="tmp3_cast_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="17" slack="3"/>
<pin id="802" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opset="tmp3_cast "/>
</bind>
</comp>

<comp id="811" class="1005" name="exitcond_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="18"/>
<pin id="813" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="815" class="1005" name="tmp_s_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="16" slack="1"/>
<pin id="817" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="820" class="1005" name="input_addr_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="14" slack="1"/>
<pin id="822" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="825" class="1005" name="tmp_2_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="17" slack="1"/>
<pin id="827" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="830" class="1005" name="out_w_1_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="16" slack="1"/>
<pin id="832" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_w_1 "/>
</bind>
</comp>

<comp id="837" class="1005" name="exitcond_1_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="15"/>
<pin id="839" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_1 "/>
</bind>
</comp>

<comp id="841" class="1005" name="tmp_10_1_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="16" slack="1"/>
<pin id="843" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10_1 "/>
</bind>
</comp>

<comp id="846" class="1005" name="input_addr_1_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="14" slack="1"/>
<pin id="848" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_1 "/>
</bind>
</comp>

<comp id="851" class="1005" name="tmp_13_1_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="17" slack="1"/>
<pin id="853" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13_1 "/>
</bind>
</comp>

<comp id="856" class="1005" name="out_w_1_1_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="16" slack="1"/>
<pin id="858" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_w_1_1 "/>
</bind>
</comp>

<comp id="863" class="1005" name="exitcond_2_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="12"/>
<pin id="865" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_2 "/>
</bind>
</comp>

<comp id="867" class="1005" name="tmp_10_2_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="16" slack="1"/>
<pin id="869" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10_2 "/>
</bind>
</comp>

<comp id="872" class="1005" name="input_addr_2_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="14" slack="1"/>
<pin id="874" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_2 "/>
</bind>
</comp>

<comp id="877" class="1005" name="tmp_13_2_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="17" slack="1"/>
<pin id="879" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13_2 "/>
</bind>
</comp>

<comp id="882" class="1005" name="out_w_1_2_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="16" slack="1"/>
<pin id="884" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_w_1_2 "/>
</bind>
</comp>

<comp id="889" class="1005" name="exitcond_3_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="1" slack="9"/>
<pin id="891" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_3 "/>
</bind>
</comp>

<comp id="893" class="1005" name="tmp_10_3_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="16" slack="1"/>
<pin id="895" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10_3 "/>
</bind>
</comp>

<comp id="898" class="1005" name="input_addr_3_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="14" slack="1"/>
<pin id="900" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_3 "/>
</bind>
</comp>

<comp id="903" class="1005" name="tmp_13_3_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="17" slack="1"/>
<pin id="905" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13_3 "/>
</bind>
</comp>

<comp id="908" class="1005" name="out_w_1_3_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="16" slack="1"/>
<pin id="910" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_w_1_3 "/>
</bind>
</comp>

<comp id="915" class="1005" name="exitcond_4_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="6"/>
<pin id="917" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_4 "/>
</bind>
</comp>

<comp id="919" class="1005" name="tmp_10_4_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="16" slack="1"/>
<pin id="921" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10_4 "/>
</bind>
</comp>

<comp id="924" class="1005" name="input_addr_4_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="14" slack="1"/>
<pin id="926" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_4 "/>
</bind>
</comp>

<comp id="929" class="1005" name="tmp_13_4_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="17" slack="1"/>
<pin id="931" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13_4 "/>
</bind>
</comp>

<comp id="934" class="1005" name="out_w_1_4_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="16" slack="1"/>
<pin id="936" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_w_1_4 "/>
</bind>
</comp>

<comp id="941" class="1005" name="exitcond_5_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="1" slack="3"/>
<pin id="943" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_5 "/>
</bind>
</comp>

<comp id="945" class="1005" name="tmp_10_5_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="16" slack="1"/>
<pin id="947" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10_5 "/>
</bind>
</comp>

<comp id="950" class="1005" name="input_addr_5_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="14" slack="1"/>
<pin id="952" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_5 "/>
</bind>
</comp>

<comp id="955" class="1005" name="input_load_5_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="16" slack="1"/>
<pin id="957" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load_5 "/>
</bind>
</comp>

<comp id="960" class="1005" name="tmp_13_5_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="17" slack="1"/>
<pin id="962" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13_5 "/>
</bind>
</comp>

<comp id="965" class="1005" name="out_w_1_5_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="16" slack="1"/>
<pin id="967" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_w_1_5 "/>
</bind>
</comp>

<comp id="975" class="1005" name="tmp_10_6_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="16" slack="1"/>
<pin id="977" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10_6 "/>
</bind>
</comp>

<comp id="980" class="1005" name="tmp_13_6_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="17" slack="3"/>
<pin id="982" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opset="tmp_13_6 "/>
</bind>
</comp>

<comp id="985" class="1005" name="out_w_1_6_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="16" slack="1"/>
<pin id="987" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_w_1_6 "/>
</bind>
</comp>

<comp id="990" class="1005" name="input_addr_6_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="14" slack="1"/>
<pin id="992" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="16" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="38" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="102" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="38" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="115" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="38" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="128" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="38" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="136" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="38" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="144" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="38" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="152" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="38" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="160" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="173"><net_src comp="12" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="38" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="168" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="181"><net_src comp="4" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="38" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="176" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="189"><net_src comp="12" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="38" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="184" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="197"><net_src comp="4" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="38" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="192" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="205"><net_src comp="12" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="38" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="200" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="213"><net_src comp="4" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="38" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="208" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="221"><net_src comp="12" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="38" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="216" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="227"><net_src comp="26" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="224" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="28" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="235" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="239" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="250"><net_src comp="30" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="247" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="251" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="262"><net_src comp="26" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="273"><net_src comp="52" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="281"><net_src comp="274" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="285"><net_src comp="109" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="290"><net_src comp="72" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="90" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="96" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="78" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="72" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="311"><net_src comp="251" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="239" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="228" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="317" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="228" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="40" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="263" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="332" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="263" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="40" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="353"><net_src comp="46" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="263" pin="4"/><net_sink comp="347" pin=1"/></net>

<net id="355"><net_src comp="48" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="356"><net_src comp="50" pin="0"/><net_sink comp="347" pin=3"/></net>

<net id="360"><net_src comp="347" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="263" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="369"><net_src comp="235" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="357" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="247" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="361" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="384"><net_src comp="377" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="380" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="396"><net_src comp="389" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="392" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="274" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="412"><net_src comp="54" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="274" pin="4"/><net_sink comp="406" pin=1"/></net>

<net id="414"><net_src comp="48" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="415"><net_src comp="56" pin="0"/><net_sink comp="406" pin=3"/></net>

<net id="419"><net_src comp="406" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="424"><net_src comp="416" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="428"><net_src comp="425" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="432"><net_src comp="270" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="437"><net_src comp="429" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="442"><net_src comp="270" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="58" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="447"><net_src comp="444" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="458"><net_src comp="54" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="48" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="460"><net_src comp="56" pin="0"/><net_sink comp="452" pin=3"/></net>

<net id="464"><net_src comp="452" pin="4"/><net_sink comp="461" pin=0"/></net>

<net id="469"><net_src comp="461" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="473"><net_src comp="470" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="481"><net_src comp="474" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="486"><net_src comp="270" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="60" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="491"><net_src comp="488" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="502"><net_src comp="54" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="48" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="504"><net_src comp="56" pin="0"/><net_sink comp="496" pin=3"/></net>

<net id="508"><net_src comp="496" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="513"><net_src comp="505" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="517"><net_src comp="514" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="525"><net_src comp="518" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="530"><net_src comp="270" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="62" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="535"><net_src comp="532" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="546"><net_src comp="54" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="547"><net_src comp="48" pin="0"/><net_sink comp="540" pin=2"/></net>

<net id="548"><net_src comp="56" pin="0"/><net_sink comp="540" pin=3"/></net>

<net id="552"><net_src comp="540" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="557"><net_src comp="549" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="561"><net_src comp="558" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="569"><net_src comp="562" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="574"><net_src comp="270" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="64" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="579"><net_src comp="576" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="590"><net_src comp="54" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="591"><net_src comp="48" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="592"><net_src comp="56" pin="0"/><net_sink comp="584" pin=3"/></net>

<net id="596"><net_src comp="584" pin="4"/><net_sink comp="593" pin=0"/></net>

<net id="601"><net_src comp="593" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="605"><net_src comp="602" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="613"><net_src comp="606" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="618"><net_src comp="270" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="66" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="623"><net_src comp="620" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="634"><net_src comp="54" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="635"><net_src comp="48" pin="0"/><net_sink comp="628" pin=2"/></net>

<net id="636"><net_src comp="56" pin="0"/><net_sink comp="628" pin=3"/></net>

<net id="640"><net_src comp="628" pin="4"/><net_sink comp="637" pin=0"/></net>

<net id="645"><net_src comp="637" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="649"><net_src comp="646" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="657"><net_src comp="650" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="662"><net_src comp="270" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="68" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="667"><net_src comp="664" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="678"><net_src comp="54" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="679"><net_src comp="48" pin="0"/><net_sink comp="672" pin=2"/></net>

<net id="680"><net_src comp="56" pin="0"/><net_sink comp="672" pin=3"/></net>

<net id="684"><net_src comp="672" pin="4"/><net_sink comp="681" pin=0"/></net>

<net id="689"><net_src comp="681" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="697"><net_src comp="690" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="702"><net_src comp="270" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="70" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="707"><net_src comp="704" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="711"><net_src comp="708" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="715"><net_src comp="78" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="720"><net_src comp="84" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="725"><net_src comp="287" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="727"><net_src comp="722" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="728"><net_src comp="722" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="729"><net_src comp="722" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="730"><net_src comp="722" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="731"><net_src comp="722" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="732"><net_src comp="722" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="736"><net_src comp="291" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="741"><net_src comp="295" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="746"><net_src comp="299" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="751"><net_src comp="303" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="756"><net_src comp="307" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="761"><net_src comp="312" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="769"><net_src comp="326" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="777"><net_src comp="341" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="782"><net_src comp="365" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="787"><net_src comp="371" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="792"><net_src comp="385" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="794"><net_src comp="789" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="795"><net_src comp="789" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="796"><net_src comp="789" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="797"><net_src comp="789" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="798"><net_src comp="789" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="799"><net_src comp="789" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="803"><net_src comp="397" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="805"><net_src comp="800" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="806"><net_src comp="800" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="807"><net_src comp="800" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="808"><net_src comp="800" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="809"><net_src comp="800" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="810"><net_src comp="800" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="814"><net_src comp="401" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="818"><net_src comp="420" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="823"><net_src comp="102" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="828"><net_src comp="433" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="833"><net_src comp="438" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="835"><net_src comp="830" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="836"><net_src comp="830" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="840"><net_src comp="448" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="844"><net_src comp="465" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="849"><net_src comp="128" pin="3"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="854"><net_src comp="477" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="859"><net_src comp="482" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="861"><net_src comp="856" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="862"><net_src comp="856" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="866"><net_src comp="492" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="870"><net_src comp="509" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="875"><net_src comp="144" pin="3"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="880"><net_src comp="521" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="885"><net_src comp="526" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="887"><net_src comp="882" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="888"><net_src comp="882" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="892"><net_src comp="536" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="896"><net_src comp="553" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="901"><net_src comp="160" pin="3"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="906"><net_src comp="565" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="911"><net_src comp="570" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="913"><net_src comp="908" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="914"><net_src comp="908" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="918"><net_src comp="580" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="922"><net_src comp="597" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="927"><net_src comp="176" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="932"><net_src comp="609" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="937"><net_src comp="614" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="939"><net_src comp="934" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="940"><net_src comp="934" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="944"><net_src comp="624" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="948"><net_src comp="641" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="953"><net_src comp="192" pin="3"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="958"><net_src comp="109" pin="3"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="963"><net_src comp="653" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="968"><net_src comp="658" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="970"><net_src comp="965" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="971"><net_src comp="965" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="978"><net_src comp="685" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="983"><net_src comp="693" pin="2"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="988"><net_src comp="698" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="993"><net_src comp="208" pin="3"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="109" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {8 11 14 17 20 23 26 }
 - Input state : 
	Port: up_sampling2d_fix16 : input_height | {1 }
	Port: up_sampling2d_fix16 : input_width | {1 }
	Port: up_sampling2d_fix16 : input_r | {6 7 9 10 12 13 15 16 18 19 21 22 24 25 }
	Port: up_sampling2d_fix16 : output_depth | {1 }
	Port: up_sampling2d_fix16 : output_height | {1 }
	Port: up_sampling2d_fix16 : output_width | {1 }
  - Chain level:
	State 1
	State 2
		next_mul3 : 1
		next_mul : 1
		out_d_cast : 1
		exitcond3 : 2
		out_d_1 : 1
		StgValue_48 : 3
	State 3
		out_h_cast : 1
		exitcond2 : 2
		out_h_1 : 1
		StgValue_56 : 3
		div : 1
		tmp_9_cast : 2
		tmp_cast : 1
		tmp : 3
		tmp2 : 2
	State 4
		tmp1 : 1
		tmp1_cast : 2
		tmp3 : 1
		tmp3_cast : 2
	State 5
		exitcond : 1
		StgValue_72 : 2
		div1 : 1
		tmp_4 : 2
		tmp_s : 3
	State 6
		input_addr : 1
		input_load : 2
	State 7
		tmp_2 : 1
	State 8
		output_addr : 1
		StgValue_85 : 2
		StgValue_87 : 1
		tmp_5 : 1
		tmp_10_1 : 2
	State 9
		input_addr_1 : 1
		input_load_1 : 2
	State 10
		tmp_13_1 : 1
	State 11
		output_addr_1 : 1
		StgValue_100 : 2
		StgValue_102 : 1
		tmp_8 : 1
		tmp_10_2 : 2
	State 12
		input_addr_2 : 1
		input_load_2 : 2
	State 13
		tmp_13_2 : 1
	State 14
		output_addr_2 : 1
		StgValue_115 : 2
		StgValue_117 : 1
		tmp_9 : 1
		tmp_10_3 : 2
	State 15
		input_addr_3 : 1
		input_load_3 : 2
	State 16
		tmp_13_3 : 1
	State 17
		output_addr_3 : 1
		StgValue_130 : 2
		StgValue_132 : 1
		tmp_6 : 1
		tmp_10_4 : 2
	State 18
		input_addr_4 : 1
		input_load_4 : 2
	State 19
		tmp_13_4 : 1
	State 20
		output_addr_4 : 1
		StgValue_145 : 2
		StgValue_147 : 1
		tmp_7 : 1
		tmp_10_5 : 2
	State 21
		input_addr_5 : 1
		input_load_5 : 2
	State 22
		tmp_13_5 : 1
	State 23
		output_addr_5 : 1
		StgValue_160 : 2
		StgValue_162 : 1
		tmp_10 : 1
		tmp_10_6 : 2
		tmp_13_6 : 1
	State 24
		input_addr_6 : 1
		input_load_6 : 2
	State 25
	State 26
		output_addr_6 : 1
		StgValue_176 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |        next_mul3_fu_307       |    0    |    0    |    15   |
|          |        next_mul_fu_312        |    0    |    0    |    15   |
|          |         out_d_1_fu_326        |    0    |    0    |    15   |
|          |         out_h_1_fu_341        |    0    |    0    |    15   |
|          |           tmp_fu_365          |    0    |    0    |    15   |
|          |          tmp2_fu_371          |    0    |    0    |    15   |
|          |          tmp_s_fu_420         |    0    |    0    |    21   |
|          |          tmp_2_fu_433         |    0    |    0    |    23   |
|          |         out_w_1_fu_438        |    0    |    0    |    23   |
|          |        tmp_10_1_fu_465        |    0    |    0    |    21   |
|          |        tmp_13_1_fu_477        |    0    |    0    |    23   |
|          |        out_w_1_1_fu_482       |    0    |    0    |    23   |
|          |        tmp_10_2_fu_509        |    0    |    0    |    21   |
|    add   |        tmp_13_2_fu_521        |    0    |    0    |    23   |
|          |        out_w_1_2_fu_526       |    0    |    0    |    23   |
|          |        tmp_10_3_fu_553        |    0    |    0    |    21   |
|          |        tmp_13_3_fu_565        |    0    |    0    |    23   |
|          |        out_w_1_3_fu_570       |    0    |    0    |    23   |
|          |        tmp_10_4_fu_597        |    0    |    0    |    21   |
|          |        tmp_13_4_fu_609        |    0    |    0    |    23   |
|          |        out_w_1_4_fu_614       |    0    |    0    |    23   |
|          |        tmp_10_5_fu_641        |    0    |    0    |    21   |
|          |        tmp_13_5_fu_653        |    0    |    0    |    23   |
|          |        out_w_1_5_fu_658       |    0    |    0    |    23   |
|          |        tmp_10_6_fu_685        |    0    |    0    |    21   |
|          |        tmp_13_6_fu_693        |    0    |    0    |    23   |
|          |        out_w_1_6_fu_698       |    0    |    0    |    23   |
|----------|-------------------------------|---------|---------|---------|
|          |        exitcond3_fu_321       |    0    |    0    |    11   |
|          |        exitcond2_fu_336       |    0    |    0    |    11   |
|          |        exitcond_fu_401        |    0    |    0    |    13   |
|          |       exitcond_1_fu_448       |    0    |    0    |    13   |
|   icmp   |       exitcond_2_fu_492       |    0    |    0    |    13   |
|          |       exitcond_3_fu_536       |    0    |    0    |    13   |
|          |       exitcond_4_fu_580       |    0    |    0    |    13   |
|          |       exitcond_5_fu_624       |    0    |    0    |    13   |
|          |       exitcond_6_fu_668       |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|    mul   |          tmp1_fu_380          |    0    |    0    |    41   |
|          |          tmp3_fu_392          |    0    |    0    |    51   |
|----------|-------------------------------|---------|---------|---------|
|          |  output_width_read_read_fu_72 |    0    |    0    |    0    |
|          | output_height_read_read_fu_78 |    0    |    0    |    0    |
|   read   |  output_depth_read_read_fu_84 |    0    |    0    |    0    |
|          |  input_width_read_read_fu_90  |    0    |    0    |    0    |
|          |  input_height_read_read_fu_96 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |    output_width_cast_fu_287   |    0    |    0    |    0    |
|          |  input_width_cast_cas_fu_291  |    0    |    0    |    0    |
|          |       tmp_1_cast_fu_295       |    0    |    0    |    0    |
|          |       tmp_3_cast_fu_299       |    0    |    0    |    0    |
|          |     tmp_4_cast_cast_fu_303    |    0    |    0    |    0    |
|          |       out_d_cast_fu_317       |    0    |    0    |    0    |
|          |       out_h_cast_fu_332       |    0    |    0    |    0    |
|          |       tmp_9_cast_fu_357       |    0    |    0    |    0    |
|          |        tmp_cast_fu_361        |    0    |    0    |    0    |
|          |      tmp_cast_cast_fu_377     |    0    |    0    |    0    |
|          |        tmp1_cast_fu_385       |    0    |    0    |    0    |
|          |     tmp2_cast_cast_fu_389     |    0    |    0    |    0    |
|          |        tmp3_cast_fu_397       |    0    |    0    |    0    |
|          |          tmp_4_fu_416         |    0    |    0    |    0    |
|          |          tmp_1_fu_425         |    0    |    0    |    0    |
|          |       tmp_12_cast_fu_429      |    0    |    0    |    0    |
|          |          tmp_3_fu_444         |    0    |    0    |    0    |
|          |          tmp_5_fu_461         |    0    |    0    |    0    |
|          |        tmp_11_1_fu_470        |    0    |    0    |    0    |
|          |      tmp_12_1_cast_fu_474     |    0    |    0    |    0    |
|   zext   |        tmp_14_1_fu_488        |    0    |    0    |    0    |
|          |          tmp_8_fu_505         |    0    |    0    |    0    |
|          |        tmp_11_2_fu_514        |    0    |    0    |    0    |
|          |      tmp_12_2_cast_fu_518     |    0    |    0    |    0    |
|          |        tmp_14_2_fu_532        |    0    |    0    |    0    |
|          |          tmp_9_fu_549         |    0    |    0    |    0    |
|          |        tmp_11_3_fu_558        |    0    |    0    |    0    |
|          |      tmp_12_3_cast_fu_562     |    0    |    0    |    0    |
|          |        tmp_14_3_fu_576        |    0    |    0    |    0    |
|          |          tmp_6_fu_593         |    0    |    0    |    0    |
|          |        tmp_11_4_fu_602        |    0    |    0    |    0    |
|          |      tmp_12_4_cast_fu_606     |    0    |    0    |    0    |
|          |        tmp_14_4_fu_620        |    0    |    0    |    0    |
|          |          tmp_7_fu_637         |    0    |    0    |    0    |
|          |        tmp_11_5_fu_646        |    0    |    0    |    0    |
|          |      tmp_12_5_cast_fu_650     |    0    |    0    |    0    |
|          |        tmp_14_5_fu_664        |    0    |    0    |    0    |
|          |         tmp_10_fu_681         |    0    |    0    |    0    |
|          |      tmp_12_6_cast_fu_690     |    0    |    0    |    0    |
|          |        tmp_11_6_fu_704        |    0    |    0    |    0    |
|          |        tmp_14_6_fu_708        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |           div_fu_347          |    0    |    0    |    0    |
|          |          div1_fu_406          |    0    |    0    |    0    |
|          |         div1_1_fu_452         |    0    |    0    |    0    |
|partselect|         div1_2_fu_496         |    0    |    0    |    0    |
|          |         div1_3_fu_540         |    0    |    0    |    0    |
|          |         div1_4_fu_584         |    0    |    0    |    0    |
|          |         div1_5_fu_628         |    0    |    0    |    0    |
|          |         div1_6_fu_672         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    0    |    0    |   764   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     exitcond_1_reg_837     |    1   |
|     exitcond_2_reg_863     |    1   |
|     exitcond_3_reg_889     |    1   |
|     exitcond_4_reg_915     |    1   |
|     exitcond_5_reg_941     |    1   |
|      exitcond_reg_811      |    1   |
|    input_addr_1_reg_846    |   14   |
|    input_addr_2_reg_872    |   14   |
|    input_addr_3_reg_898    |   14   |
|    input_addr_4_reg_924    |   14   |
|    input_addr_5_reg_950    |   14   |
|    input_addr_6_reg_990    |   14   |
|     input_addr_reg_820     |   14   |
|    input_load_5_reg_955    |   16   |
|input_width_cast_cas_reg_733|   13   |
|      next_mul3_reg_753     |    9   |
|      next_mul_reg_758      |    8   |
|       out_d_1_reg_766      |    5   |
|        out_d_reg_224       |    5   |
|       out_h_1_reg_774      |    5   |
|        out_h_reg_259       |    5   |
|      out_w_1_1_reg_856     |   16   |
|      out_w_1_2_reg_882     |   16   |
|      out_w_1_3_reg_908     |   16   |
|      out_w_1_4_reg_934     |   16   |
|      out_w_1_5_reg_965     |   16   |
|      out_w_1_6_reg_985     |   16   |
|       out_w_1_reg_830      |   16   |
|        out_w_reg_270       |   16   |
|  output_depth_read_reg_717 |    6   |
| output_height_read_reg_712 |    6   |
|  output_width_cast_reg_722 |   16   |
|      phi_mul2_reg_247      |    9   |
|       phi_mul_reg_235      |    8   |
|           reg_282          |   16   |
|      tmp1_cast_reg_789     |   16   |
|        tmp2_reg_784        |    9   |
|      tmp3_cast_reg_800     |   17   |
|      tmp_10_1_reg_841      |   16   |
|      tmp_10_2_reg_867      |   16   |
|      tmp_10_3_reg_893      |   16   |
|      tmp_10_4_reg_919      |   16   |
|      tmp_10_5_reg_945      |   16   |
|      tmp_10_6_reg_975      |   16   |
|      tmp_13_1_reg_851      |   17   |
|      tmp_13_2_reg_877      |   17   |
|      tmp_13_3_reg_903      |   17   |
|      tmp_13_4_reg_929      |   17   |
|      tmp_13_5_reg_960      |   17   |
|      tmp_13_6_reg_980      |   17   |
|     tmp_1_cast_reg_738     |    8   |
|        tmp_2_reg_825       |   17   |
|     tmp_3_cast_reg_743     |    9   |
|   tmp_4_cast_cast_reg_748  |   15   |
|         tmp_reg_779        |    8   |
|        tmp_s_reg_815       |   16   |
+----------------------------+--------+
|            Total           |   672  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_109 |  p0  |  14  |  14  |   196  ||    59   |
| grp_access_fu_122 |  p0  |   7  |  14  |   98   ||    38   |
| grp_access_fu_122 |  p1  |   2  |  16  |   32   ||    9    |
|  phi_mul_reg_235  |  p0  |   2  |   8  |   16   ||    9    |
|  phi_mul2_reg_247 |  p0  |   2  |   9  |   18   ||    9    |
|   out_w_reg_270   |  p0  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   392  || 11.2023 ||   133   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   764  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   11   |    -   |   133  |
|  Register |    -   |    -   |   672  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   11   |   672  |   897  |
+-----------+--------+--------+--------+--------+
