#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Aug 24 22:33:30 2023
# Process ID: 19672
# Current directory: D:/VivadoProjects/ricsv_pipeline_0824
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10644 D:\VivadoProjects\ricsv_pipeline_0824\pipeline_cpu_riscv.xpr
# Log file: D:/VivadoProjects/ricsv_pipeline_0824/vivado.log
# Journal file: D:/VivadoProjects/ricsv_pipeline_0824\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.xpr
INFO: [Project 1-313] Project file moved from 'D:/GitRepo/pipeline_cpu_riscv' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
generate_target Simulation [get_files D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/ip/dist_mem_gen_1_1/dist_mem_gen_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_1'...
export_ip_user_files -of_objects [get_files D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/ip/dist_mem_gen_1_1/dist_mem_gen_1.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/ip/dist_mem_gen_1_1/dist_mem_gen_1.xci] -directory D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.ip_user_files/sim_scripts -ip_user_files_dir D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.ip_user_files -ipstatic_source_dir D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.cache/compile_simlib/modelsim} {questa=D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.cache/compile_simlib/questa} {riviera=D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.cache/compile_simlib/riviera} {activehdl=D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.sim/sim_1/behav/xsim/data_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.sim/sim_1/behav/xsim/instruction_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.sim/sim_1/behav/xsim/inst.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/ip/dist_mem_gen_1_1/sim/dist_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/ip/instruction_mem/sim/instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/ALU_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol io_addr, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:165]
INFO: [VRFC 10-2458] undeclared symbol io_dout, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:166]
INFO: [VRFC 10-2458] undeclared symbol io_we, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:167]
INFO: [VRFC 10-2458] undeclared symbol rf_data, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:169]
INFO: [VRFC 10-2458] undeclared symbol pc, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:173]
INFO: [VRFC 10-2458] undeclared symbol pcd, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:174]
INFO: [VRFC 10-2458] undeclared symbol ir, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:175]
INFO: [VRFC 10-2458] undeclared symbol pcin, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:176]
INFO: [VRFC 10-2458] undeclared symbol pce, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:179]
INFO: [VRFC 10-2458] undeclared symbol a, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:180]
INFO: [VRFC 10-2458] undeclared symbol b, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:181]
INFO: [VRFC 10-2458] undeclared symbol imm, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:182]
INFO: [VRFC 10-2458] undeclared symbol rd, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:183]
INFO: [VRFC 10-2458] undeclared symbol ctrl, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:184]
INFO: [VRFC 10-2458] undeclared symbol y, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:187]
INFO: [VRFC 10-2458] undeclared symbol bm, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:188]
INFO: [VRFC 10-2458] undeclared symbol rdm, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:189]
INFO: [VRFC 10-2458] undeclared symbol ctrlm, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:190]
INFO: [VRFC 10-2458] undeclared symbol yw, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:194]
INFO: [VRFC 10-2458] undeclared symbol mdr, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:195]
INFO: [VRFC 10-2458] undeclared symbol rdw, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:196]
INFO: [VRFC 10-2458] undeclared symbol ctrlw, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:197]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/DataMem_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/EX_ME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_ME
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/Forward_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forward_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/ME_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ME_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/PC_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/RF_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/sr1_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr1_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/sr2_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr2_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.sim/sim_1/behav/xsim'
"xelab -wto 6341679d845048749a074a93fb3d7cb7 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6341679d845048749a074a93fb3d7cb7 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="k...
Compiling module xil_defaultlib.instruction_mem
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Imm_gen
Compiling module xil_defaultlib.ALU_mux
Compiling module xil_defaultlib.sr1_mux
Compiling module xil_defaultlib.sr2_mux
Compiling module xil_defaultlib.ALU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="k...
Compiling module xil_defaultlib.dist_mem_gen_1
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.DataMem_mux
Compiling module xil_defaultlib.RF_mux
Compiling module xil_defaultlib.PC_mux
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.EX_ME
Compiling module xil_defaultlib.ME_WB
Compiling module xil_defaultlib.Hazard_Unit
Compiling module xil_defaultlib.Forward_Unit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/VivadoProjects/ricsv_pipeline_0824/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/VivadoProjects/ricsv_pipeline_0824/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 884.609 ; gain = 33.508
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 884.609 ; gain = 33.508
run 2 us
run 2 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.sim/sim_1/behav/xsim/data_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.sim/sim_1/behav/xsim/instruction_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.sim/sim_1/behav/xsim/inst.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/ip/dist_mem_gen_1_1/sim/dist_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/ip/instruction_mem/sim/instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/ALU_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol io_addr, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:165]
INFO: [VRFC 10-2458] undeclared symbol io_dout, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:166]
INFO: [VRFC 10-2458] undeclared symbol io_we, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:167]
INFO: [VRFC 10-2458] undeclared symbol rf_data, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:169]
INFO: [VRFC 10-2458] undeclared symbol pc, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:173]
INFO: [VRFC 10-2458] undeclared symbol pcd, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:174]
INFO: [VRFC 10-2458] undeclared symbol ir, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:175]
INFO: [VRFC 10-2458] undeclared symbol pcin, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:176]
INFO: [VRFC 10-2458] undeclared symbol pce, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:179]
INFO: [VRFC 10-2458] undeclared symbol a, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:180]
INFO: [VRFC 10-2458] undeclared symbol b, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:181]
INFO: [VRFC 10-2458] undeclared symbol imm, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:182]
INFO: [VRFC 10-2458] undeclared symbol rd, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:183]
INFO: [VRFC 10-2458] undeclared symbol ctrl, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:184]
INFO: [VRFC 10-2458] undeclared symbol y, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:187]
INFO: [VRFC 10-2458] undeclared symbol bm, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:188]
INFO: [VRFC 10-2458] undeclared symbol rdm, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:189]
INFO: [VRFC 10-2458] undeclared symbol ctrlm, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:190]
INFO: [VRFC 10-2458] undeclared symbol yw, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:194]
INFO: [VRFC 10-2458] undeclared symbol mdr, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:195]
INFO: [VRFC 10-2458] undeclared symbol rdw, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:196]
INFO: [VRFC 10-2458] undeclared symbol ctrlw, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:197]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/EX_ME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_ME
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/Forward_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forward_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/ME_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ME_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/PC_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/RF_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/sr1_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr1_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/sr2_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr2_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1502.758 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.sim/sim_1/behav/xsim'
"xelab -wto 6341679d845048749a074a93fb3d7cb7 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6341679d845048749a074a93fb3d7cb7 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="k...
Compiling module xil_defaultlib.instruction_mem
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Imm_gen
Compiling module xil_defaultlib.ALU_mux
Compiling module xil_defaultlib.sr1_mux
Compiling module xil_defaultlib.sr2_mux
Compiling module xil_defaultlib.ALU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="k...
Compiling module xil_defaultlib.dist_mem_gen_1
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.RF_mux
Compiling module xil_defaultlib.PC_mux
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.EX_ME
Compiling module xil_defaultlib.ME_WB
Compiling module xil_defaultlib.Hazard_Unit
Compiling module xil_defaultlib.Forward_Unit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1502.758 ; gain = 0.000
update_compile_order -fileset sources_1
run 2 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.sim/sim_1/behav/xsim/data_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.sim/sim_1/behav/xsim/instruction_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.sim/sim_1/behav/xsim/inst.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/ip/dist_mem_gen_1_1/sim/dist_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/ip/instruction_mem/sim/instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/ALU_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol ins_data, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:136]
INFO: [VRFC 10-2458] undeclared symbol io_addr, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:165]
INFO: [VRFC 10-2458] undeclared symbol io_dout, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:166]
INFO: [VRFC 10-2458] undeclared symbol io_we, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:167]
INFO: [VRFC 10-2458] undeclared symbol rf_data, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:169]
INFO: [VRFC 10-2458] undeclared symbol pc, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:173]
INFO: [VRFC 10-2458] undeclared symbol pcd, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:174]
INFO: [VRFC 10-2458] undeclared symbol ir, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:175]
INFO: [VRFC 10-2458] undeclared symbol pcin, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:176]
INFO: [VRFC 10-2458] undeclared symbol pce, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:179]
INFO: [VRFC 10-2458] undeclared symbol a, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:180]
INFO: [VRFC 10-2458] undeclared symbol b, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:181]
INFO: [VRFC 10-2458] undeclared symbol imm, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:182]
INFO: [VRFC 10-2458] undeclared symbol rd, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:183]
INFO: [VRFC 10-2458] undeclared symbol ctrl, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:184]
INFO: [VRFC 10-2458] undeclared symbol y, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:187]
INFO: [VRFC 10-2458] undeclared symbol bm, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:188]
INFO: [VRFC 10-2458] undeclared symbol rdm, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:189]
INFO: [VRFC 10-2458] undeclared symbol ctrlm, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:190]
INFO: [VRFC 10-2458] undeclared symbol yw, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:194]
INFO: [VRFC 10-2458] undeclared symbol mdr, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:195]
INFO: [VRFC 10-2458] undeclared symbol rdw, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:196]
INFO: [VRFC 10-2458] undeclared symbol ctrlw, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:197]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/EX_ME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_ME
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/Forward_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forward_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/ME_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ME_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/PC_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/RF_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/sr1_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr1_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/sr2_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr2_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1502.758 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.sim/sim_1/behav/xsim'
"xelab -wto 6341679d845048749a074a93fb3d7cb7 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6341679d845048749a074a93fb3d7cb7 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'ins_d' [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:136]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="k...
Compiling module xil_defaultlib.instruction_mem
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Imm_gen
Compiling module xil_defaultlib.ALU_mux
Compiling module xil_defaultlib.sr1_mux
Compiling module xil_defaultlib.sr2_mux
Compiling module xil_defaultlib.ALU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="k...
Compiling module xil_defaultlib.dist_mem_gen_1
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.RF_mux
Compiling module xil_defaultlib.PC_mux
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.EX_ME
Compiling module xil_defaultlib.ME_WB
Compiling module xil_defaultlib.Hazard_Unit
Compiling module xil_defaultlib.Forward_Unit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1502.758 ; gain = 0.000
run 2 us
save_wave_config {D:/VivadoProjects/ricsv_pipeline_0824/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -dict [list CONFIG.coefficient_file {D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/inst.coe}] [get_ips instruction_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/inst.coe' provided. It will be converted relative to IP Instance files '../../inst.coe'
generate_target all [get_files  D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/ip/instruction_mem/instruction_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'instruction_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'instruction_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'instruction_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'instruction_mem'...
catch { config_ip_cache -export [get_ips -all instruction_mem] }
export_ip_user_files -of_objects [get_files D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/ip/instruction_mem/instruction_mem.xci] -no_script -sync -force -quiet
reset_run instruction_mem_synth_1
launch_runs -jobs 8 instruction_mem_synth_1
[Fri Aug 25 01:23:51 2023] Launched instruction_mem_synth_1...
Run output will be captured here: D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.runs/instruction_mem_synth_1/runme.log
export_simulation -of_objects [get_files D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/ip/instruction_mem/instruction_mem.xci] -directory D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.ip_user_files/sim_scripts -ip_user_files_dir D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.ip_user_files -ipstatic_source_dir D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.cache/compile_simlib/modelsim} {questa=D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.cache/compile_simlib/questa} {riviera=D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.cache/compile_simlib/riviera} {activehdl=D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.sim/sim_1/behav/xsim/data_mem.coe'
INFO: [SIM-utils-43] Exported 'D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.sim/sim_1/behav/xsim/instruction_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.sim/sim_1/behav/xsim/inst.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/ip/dist_mem_gen_1_1/sim/dist_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/ip/instruction_mem/sim/instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/ALU_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol ins_data, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:136]
INFO: [VRFC 10-2458] undeclared symbol io_addr, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:165]
INFO: [VRFC 10-2458] undeclared symbol io_dout, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:166]
INFO: [VRFC 10-2458] undeclared symbol io_we, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:167]
INFO: [VRFC 10-2458] undeclared symbol rf_data, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:169]
INFO: [VRFC 10-2458] undeclared symbol pc, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:173]
INFO: [VRFC 10-2458] undeclared symbol pcd, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:174]
INFO: [VRFC 10-2458] undeclared symbol ir, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:175]
INFO: [VRFC 10-2458] undeclared symbol pcin, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:176]
INFO: [VRFC 10-2458] undeclared symbol pce, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:179]
INFO: [VRFC 10-2458] undeclared symbol a, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:180]
INFO: [VRFC 10-2458] undeclared symbol b, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:181]
INFO: [VRFC 10-2458] undeclared symbol imm, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:182]
INFO: [VRFC 10-2458] undeclared symbol rd, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:183]
INFO: [VRFC 10-2458] undeclared symbol ctrl, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:184]
INFO: [VRFC 10-2458] undeclared symbol y, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:187]
INFO: [VRFC 10-2458] undeclared symbol bm, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:188]
INFO: [VRFC 10-2458] undeclared symbol rdm, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:189]
INFO: [VRFC 10-2458] undeclared symbol ctrlm, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:190]
INFO: [VRFC 10-2458] undeclared symbol yw, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:194]
INFO: [VRFC 10-2458] undeclared symbol mdr, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:195]
INFO: [VRFC 10-2458] undeclared symbol rdw, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:196]
INFO: [VRFC 10-2458] undeclared symbol ctrlw, assumed default net type wire [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:197]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/EX_ME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_ME
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/Forward_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forward_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/ME_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ME_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/PC_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/RF_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/sr1_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr1_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/sr2_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr2_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.sim/sim_1/behav/xsim'
"xelab -wto 6341679d845048749a074a93fb3d7cb7 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6341679d845048749a074a93fb3d7cb7 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'ins_d' [D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:136]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="k...
Compiling module xil_defaultlib.instruction_mem
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Imm_gen
Compiling module xil_defaultlib.ALU_mux
Compiling module xil_defaultlib.sr1_mux
Compiling module xil_defaultlib.sr2_mux
Compiling module xil_defaultlib.ALU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="k...
Compiling module xil_defaultlib.dist_mem_gen_1
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.RF_mux
Compiling module xil_defaultlib.PC_mux
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.EX_ME
Compiling module xil_defaultlib.ME_WB
Compiling module xil_defaultlib.Hazard_Unit
Compiling module xil_defaultlib.Forward_Unit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/VivadoProjects/ricsv_pipeline_0824/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/VivadoProjects/ricsv_pipeline_0824/testbench_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1502.758 ; gain = 0.000
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1502.758 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1502.758 ; gain = 0.000
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
run 2 us
set_property -dict [list CONFIG.coefficient_file {D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/inst.coe}] [get_ips instruction_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/inst.coe' provided. It will be converted relative to IP Instance files '../../inst.coe'
generate_target all [get_files  D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/ip/instruction_mem/instruction_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'instruction_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'instruction_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'instruction_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'instruction_mem'...
catch { config_ip_cache -export [get_ips -all instruction_mem] }
export_ip_user_files -of_objects [get_files D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/ip/instruction_mem/instruction_mem.xci] -no_script -sync -force -quiet
reset_run instruction_mem_synth_1
launch_runs -jobs 8 instruction_mem_synth_1
[Fri Aug 25 14:19:34 2023] Launched instruction_mem_synth_1...
Run output will be captured here: D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.runs/instruction_mem_synth_1/runme.log
export_simulation -of_objects [get_files D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/ip/instruction_mem/instruction_mem.xci] -directory D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.ip_user_files/sim_scripts -ip_user_files_dir D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.ip_user_files -ipstatic_source_dir D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.cache/compile_simlib/modelsim} {questa=D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.cache/compile_simlib/questa} {riviera=D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.cache/compile_simlib/riviera} {activehdl=D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
boost::filesystem::remove: : "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.sim/sim_1/behav/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove: : "D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug 25 14:20:13 2023...
