$date
	Thu May 17 21:48:22 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ori_forwarding_test $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$var integer 32 # i [31:0] $end
$scope module open_mips_min_sopc0 $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 $ rom_ce $end
$var wire 1 % ram_we $end
$var wire 4 & ram_sel [3:0] $end
$var wire 32 ' ram_data_o [31:0] $end
$var wire 32 ( ram_data_i [31:0] $end
$var wire 1 ) ram_ce $end
$var wire 32 * ram_addr [31:0] $end
$var wire 32 + inst_addr [31:0] $end
$var wire 32 , inst [31:0] $end
$scope module data_ram0 $end
$var wire 1 ! clk $end
$var wire 1 % we $end
$var wire 4 - sel [3:0] $end
$var wire 10 . saddr [9:0] $end
$var wire 32 / data_i [31:0] $end
$var wire 1 ) ce $end
$var wire 32 0 addr [31:0] $end
$var reg 32 1 data_o [31:0] $end
$upscope $end
$scope module inst_rom0 $end
$var wire 1 $ ce $end
$var wire 32 2 addr [31:0] $end
$var reg 32 3 inst [31:0] $end
$upscope $end
$scope module openmips0 $end
$var wire 1 ! clk $end
$var wire 32 4 ram_data_i [31:0] $end
$var wire 32 5 rom_addr_o [31:0] $end
$var wire 32 6 rom_data_i [31:0] $end
$var wire 1 " rst $end
$var wire 1 7 stallreq_from_ex $end
$var wire 1 8 wb_whilo_i $end
$var wire 1 9 wb_we_i $end
$var wire 32 : wb_wdata_i [31:0] $end
$var wire 5 ; wb_waddr_i [4:0] $end
$var wire 32 < wb_lo_i [31:0] $end
$var wire 32 = wb_hi_i [31:0] $end
$var wire 1 > wb_LLbit_we_i $end
$var wire 1 ? wb_LLbit_value_i $end
$var wire 1 @ stallreq_from_id $end
$var wire 6 A stall [5:0] $end
$var wire 1 $ rom_ce_o $end
$var wire 1 B reg2_read $end
$var wire 32 C reg2_data [31:0] $end
$var wire 5 D reg2_addr [4:0] $end
$var wire 1 E reg1_read $end
$var wire 32 F reg1_data [31:0] $end
$var wire 5 G reg1_addr [4:0] $end
$var wire 1 % ram_we $end
$var wire 4 H ram_sel [3:0] $end
$var wire 32 I ram_data_o [31:0] $end
$var wire 1 ) ram_ce $end
$var wire 32 J ram_addr [31:0] $end
$var wire 32 K pc [31:0] $end
$var wire 1 L mem_whilo_o $end
$var wire 1 M mem_whilo_i $end
$var wire 1 N mem_we_o $end
$var wire 1 O mem_we_i $end
$var wire 32 P mem_wdata_o [31:0] $end
$var wire 32 Q mem_wdata_i [31:0] $end
$var wire 5 R mem_waddr_o [4:0] $end
$var wire 5 S mem_waddr_i [4:0] $end
$var wire 32 T mem_lo_o [31:0] $end
$var wire 32 U mem_lo_i [31:0] $end
$var wire 32 V mem_hi_o [31:0] $end
$var wire 32 W mem_hi_i [31:0] $end
$var wire 1 X mem_LLbit_we_o $end
$var wire 1 Y mem_LLbit_value_o $end
$var wire 32 Z lo_ex_o [31:0] $end
$var wire 1 [ idex_id_cur_in_delay_slot $end
$var wire 1 \ idex_ex_next_in_delay_slot $end
$var wire 32 ] idex_ex_link_addr [31:0] $end
$var wire 32 ^ idex_ex_inst [31:0] $end
$var wire 1 _ id_we_o $end
$var wire 5 ` id_waddr_o [4:0] $end
$var wire 32 a id_pc_i [31:0] $end
$var wire 1 b id_pc_branch_flag $end
$var wire 32 c id_pc_branch_addr [31:0] $end
$var wire 32 d id_opv2_o [31:0] $end
$var wire 32 e id_opv1_o [31:0] $end
$var wire 32 f id_inst_i [31:0] $end
$var wire 1 g id_idex_next_in_delay_slot $end
$var wire 32 h id_idex_link_addr [31:0] $end
$var wire 32 i id_idex_inst [31:0] $end
$var wire 1 j id_idex_cur_in_delay_slot $end
$var wire 3 k id_alusel_o [2:0] $end
$var wire 8 l id_aluop_o [7:0] $end
$var wire 32 m hi_ex_o [31:0] $end
$var wire 32 n exmem_mem_opv2 [31:0] $end
$var wire 32 o exmem_mem_mem_addr [31:0] $end
$var wire 8 p exmem_mem_aluop [7:0] $end
$var wire 1 q ex_whilo_o $end
$var wire 1 r ex_we_o $end
$var wire 1 s ex_we_i $end
$var wire 32 t ex_wdata_o [31:0] $end
$var wire 5 u ex_waddr_o [4:0] $end
$var wire 5 v ex_waddr_i [4:0] $end
$var wire 32 w ex_opv2_i [31:0] $end
$var wire 32 x ex_opv1_i [31:0] $end
$var wire 32 y ex_lo_o [31:0] $end
$var wire 32 z ex_hi_o [31:0] $end
$var wire 32 { ex_exmem_opv2 [31:0] $end
$var wire 32 | ex_exmem_mem_addr [31:0] $end
$var wire 8 } ex_exmem_aluop [7:0] $end
$var wire 3 ~ ex_alusel_i [2:0] $end
$var wire 8 !" ex_aluop_i [7:0] $end
$var wire 1 "" LLbitreg_mem_LLbit_o $end
$scope module LLbit_reg0 $end
$var wire 1 ! clk $end
$var wire 1 #" flush $end
$var wire 1 " rst $end
$var wire 1 > we $end
$var wire 1 ? LLbit_i $end
$var reg 1 "" LLbit_o $end
$upscope $end
$scope module ctrl0 $end
$var wire 1 " rst $end
$var wire 1 7 stallreq_from_ex $end
$var wire 1 @ stallreq_from_id $end
$var reg 6 $" stall [5:0] $end
$upscope $end
$scope module ex0 $end
$var wire 8 %" aluop_o [7:0] $end
$var wire 32 &" opv1_i_not [31:0] $end
$var wire 32 '" opv2_o [31:0] $end
$var wire 1 " rst $end
$var wire 1 7 stallreq $end
$var wire 1 (" sum_overflow $end
$var wire 1 s we_i $end
$var wire 1 8 wb_whilo_i $end
$var wire 32 )" wb_lo_i [31:0] $end
$var wire 32 *" wb_hi_i [31:0] $end
$var wire 5 +" waddr_i [4:0] $end
$var wire 32 ," opv2_i [31:0] $end
$var wire 32 -" opv1_i [31:0] $end
$var wire 1 L mem_whilo_i $end
$var wire 32 ." mem_lo_i [31:0] $end
$var wire 32 /" mem_hi_i [31:0] $end
$var wire 32 0" mem_addr_o [31:0] $end
$var wire 32 1" lo_i [31:0] $end
$var wire 32 2" link_addr_i [31:0] $end
$var wire 32 3" inst_i [31:0] $end
$var wire 32 4" hi_i [31:0] $end
$var wire 1 \ cur_in_delay_slot_i $end
$var wire 3 5" alusel_i [2:0] $end
$var wire 8 6" aluop_i [7:0] $end
$var reg 32 7" HI [31:0] $end
$var reg 32 8" LO [31:0] $end
$var reg 32 9" arith_res [31:0] $end
$var reg 32 :" hi_o [31:0] $end
$var reg 32 ;" lo_o [31:0] $end
$var reg 32 <" logic_res [31:0] $end
$var reg 32 =" move_res [31:0] $end
$var reg 64 >" mul_res [63:0] $end
$var reg 32 ?" shift_res [31:0] $end
$var reg 5 @" waddr_o [4:0] $end
$var reg 32 A" wdata_o [31:0] $end
$var reg 1 r we_o $end
$var reg 1 q whilo_o $end
$upscope $end
$scope module ex_mem0 $end
$var wire 1 ! clk $end
$var wire 8 B" ex_aluop [7:0] $end
$var wire 32 C" ex_hi [31:0] $end
$var wire 32 D" ex_lo [31:0] $end
$var wire 32 E" ex_mem_addr [31:0] $end
$var wire 32 F" ex_opv2 [31:0] $end
$var wire 5 G" ex_waddr [4:0] $end
$var wire 32 H" ex_wdata [31:0] $end
$var wire 1 r ex_we $end
$var wire 1 q ex_whilo $end
$var wire 1 " rst $end
$var wire 6 I" stall [5:0] $end
$var reg 8 J" mem_aluop [7:0] $end
$var reg 32 K" mem_hi [31:0] $end
$var reg 32 L" mem_lo [31:0] $end
$var reg 32 M" mem_mem_addr [31:0] $end
$var reg 32 N" mem_opv2 [31:0] $end
$var reg 5 O" mem_waddr [4:0] $end
$var reg 32 P" mem_wdata [31:0] $end
$var reg 1 O mem_we $end
$var reg 1 M mem_whilo $end
$upscope $end
$scope module hilo_reg0 $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 8 we $end
$var wire 32 Q" lo_i [31:0] $end
$var wire 32 R" hi_i [31:0] $end
$var reg 32 S" hi_o [31:0] $end
$var reg 32 T" lo_o [31:0] $end
$upscope $end
$scope module id0 $end
$var wire 1 j cur_in_delay_slot_o $end
$var wire 8 U" ex_aluop_i [7:0] $end
$var wire 5 V" ex_waddr_i [4:0] $end
$var wire 32 W" ex_wdata_i [31:0] $end
$var wire 1 r ex_we_i $end
$var wire 32 X" inst_o [31:0] $end
$var wire 1 " rst $end
$var wire 1 @ stallreq $end
$var wire 32 Y" sext_imm [31:0] $end
$var wire 5 Z" sa [4:0] $end
$var wire 5 [" rt [4:0] $end
$var wire 5 \" rs [4:0] $end
$var wire 32 ]" reg2_data_i [31:0] $end
$var wire 32 ^" reg1_data_i [31:0] $end
$var wire 5 _" rd [4:0] $end
$var wire 1 `" pre_inst_is_load $end
$var wire 32 a" pc_j [31:0] $end
$var wire 32 b" pc_i [31:0] $end
$var wire 32 c" pc_b [31:0] $end
$var wire 32 d" pc8 [31:0] $end
$var wire 32 e" pc4 [31:0] $end
$var wire 6 f" op [5:0] $end
$var wire 1 N mem_we_i $end
$var wire 32 g" mem_wdata_i [31:0] $end
$var wire 5 h" mem_waddr_i [4:0] $end
$var wire 16 i" inst_imm [15:0] $end
$var wire 32 j" inst_i [31:0] $end
$var wire 6 k" funct [5:0] $end
$var wire 1 [ cur_in_delay_slot_i $end
$var reg 8 l" aluop_o [7:0] $end
$var reg 3 m" alusel_o [2:0] $end
$var reg 32 n" branch_addr_o [31:0] $end
$var reg 1 b branch_flag_o $end
$var reg 32 o" imm [31:0] $end
$var reg 1 p" inst_valid $end
$var reg 32 q" link_addr_o [31:0] $end
$var reg 1 g next_in_delay_slot_o $end
$var reg 32 r" opv1_o [31:0] $end
$var reg 32 s" opv2_o [31:0] $end
$var reg 5 t" reg1_addr_o [4:0] $end
$var reg 1 E reg1_re_o $end
$var reg 5 u" reg2_addr_o [4:0] $end
$var reg 1 B reg2_re_o $end
$var reg 1 v" stallreq_for_reg1_load_dependant $end
$var reg 1 w" stallreq_for_reg2_load_dependant $end
$var reg 5 x" waddr_o [4:0] $end
$var reg 1 _ we_o $end
$upscope $end
$scope module id_ex0 $end
$var wire 1 ! clk $end
$var wire 8 y" id_aluop [7:0] $end
$var wire 3 z" id_alusel [2:0] $end
$var wire 1 j id_cur_in_delay_slot $end
$var wire 32 {" id_inst [31:0] $end
$var wire 32 |" id_link_addr [31:0] $end
$var wire 32 }" id_reg1 [31:0] $end
$var wire 32 ~" id_reg2 [31:0] $end
$var wire 5 !# id_waddr [4:0] $end
$var wire 1 _ id_we $end
$var wire 1 g next_in_delay_slot_i $end
$var wire 1 " rst $end
$var wire 6 "# stall [5:0] $end
$var reg 8 ## ex_aluop [7:0] $end
$var reg 3 $# ex_alusel [2:0] $end
$var reg 1 \ ex_cur_in_delay_slot $end
$var reg 32 %# ex_inst [31:0] $end
$var reg 32 &# ex_link_addr [31:0] $end
$var reg 32 '# ex_reg1 [31:0] $end
$var reg 32 (# ex_reg2 [31:0] $end
$var reg 5 )# ex_waddr [4:0] $end
$var reg 1 s ex_we $end
$var reg 1 [ next_in_delay_slot_o $end
$upscope $end
$scope module if_id0 $end
$var wire 1 ! clk $end
$var wire 32 *# if_inst [31:0] $end
$var wire 1 " rst $end
$var wire 6 +# stall [5:0] $end
$var wire 32 ,# if_pc [31:0] $end
$var reg 32 -# id_inst [31:0] $end
$var reg 32 .# id_pc [31:0] $end
$upscope $end
$scope module mem0 $end
$var wire 1 "" LLbit_i $end
$var wire 8 /# aluop_i [7:0] $end
$var wire 32 0# hi_i [31:0] $end
$var wire 32 1# lo_i [31:0] $end
$var wire 32 2# mem_addr_i [31:0] $end
$var wire 32 3# mem_data_i [31:0] $end
$var wire 32 4# opv2_i [31:0] $end
$var wire 1 " rst $end
$var wire 5 5# waddr_i [4:0] $end
$var wire 32 6# wdata_i [31:0] $end
$var wire 1 O we_i $end
$var wire 1 M whilo_i $end
$var wire 1 > wb_LLbit_we_i $end
$var wire 1 ? wb_LLbit_value_i $end
$var reg 1 7# LLbit $end
$var reg 1 Y LLbit_value_o $end
$var reg 1 X LLbit_we_o $end
$var reg 32 8# hi_o [31:0] $end
$var reg 32 9# lo_o [31:0] $end
$var reg 32 :# mem_addr_o [31:0] $end
$var reg 1 ) mem_ce_o $end
$var reg 32 ;# mem_data_o [31:0] $end
$var reg 4 <# mem_sel_o [3:0] $end
$var reg 1 % mem_we_o $end
$var reg 5 =# waddr_o [4:0] $end
$var reg 32 ># wdata_o [31:0] $end
$var reg 1 N we_o $end
$var reg 1 L whilo_o $end
$upscope $end
$scope module mem_wb0 $end
$var wire 1 ! clk $end
$var wire 1 Y mem_LLbit_value $end
$var wire 1 X mem_LLbit_we $end
$var wire 32 ?# mem_hi [31:0] $end
$var wire 32 @# mem_lo [31:0] $end
$var wire 5 A# mem_waddr [4:0] $end
$var wire 32 B# mem_wdata [31:0] $end
$var wire 1 N mem_we $end
$var wire 1 L mem_whilo $end
$var wire 1 " rst $end
$var wire 6 C# stall [5:0] $end
$var reg 1 ? wb_LLbit_value $end
$var reg 1 > wb_LLbit_we $end
$var reg 32 D# wb_hi [31:0] $end
$var reg 32 E# wb_lo [31:0] $end
$var reg 5 F# wb_waddr [4:0] $end
$var reg 32 G# wb_wdata [31:0] $end
$var reg 1 9 wb_we $end
$var reg 1 8 wb_whilo $end
$upscope $end
$scope module pc_reg0 $end
$var wire 32 H# branch_addr_i [31:0] $end
$var wire 1 b branch_flag_i $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 6 I# stall [5:0] $end
$var reg 1 $ ce $end
$var reg 32 J# pc [31:0] $end
$upscope $end
$scope module regfile1 $end
$var wire 1 ! clk $end
$var wire 5 K# raddr1 [4:0] $end
$var wire 5 L# raddr2 [4:0] $end
$var wire 1 E re1 $end
$var wire 1 B re2 $end
$var wire 1 " rst $end
$var wire 5 M# waddr [4:0] $end
$var wire 32 N# wdata [31:0] $end
$var wire 1 9 we $end
$var reg 32 O# rdata1 [31:0] $end
$var reg 32 P# rdata2 [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module ori_forwarding_test $end
$scope module open_mips_min_sopc0 $end
$scope module openmips0 $end
$scope module regfile1 $end
$var reg 32 Q# \regs[2] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module ori_forwarding_test $end
$scope module open_mips_min_sopc0 $end
$scope module openmips0 $end
$scope module regfile1 $end
$var reg 32 R# \regs[3] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module ori_forwarding_test $end
$scope module open_mips_min_sopc0 $end
$scope module openmips0 $end
$scope module regfile1 $end
$var reg 32 S# \regs[4] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module ori_forwarding_test $end
$scope module open_mips_min_sopc0 $end
$scope module openmips0 $end
$scope module regfile1 $end
$var reg 32 T# \regs[5] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx T#
bx S#
bx R#
bx Q#
b0 P#
b0 O#
bx N#
bx M#
bx L#
bx K#
bx J#
b0 I#
bx H#
bx G#
bx F#
bx E#
bx D#
b0 C#
b0 B#
b0 A#
b0 @#
b0 ?#
b0 >#
b0 =#
b0 <#
b0 ;#
b0 :#
b0 9#
b0 8#
07#
bx 6#
bx 5#
bx 4#
b0 3#
bx 2#
bx 1#
bx 0#
bx /#
bx .#
bx -#
bx ,#
b0 +#
bx *#
bx )#
bx (#
bx '#
bx &#
bx %#
bx $#
bx ##
b0 "#
bx !#
b0 ~"
b0 }"
bx |"
bx {"
b0 z"
b0 y"
bx x"
0w"
0v"
bx u"
bx t"
b0 s"
b0 r"
bx q"
0p"
b0 o"
bx n"
b0 m"
b0 l"
bx k"
bx j"
bx i"
b0 h"
b0 g"
bx f"
bx e"
bx d"
bx c"
bx b"
bx00 a"
x`"
bx _"
b0 ^"
b0 ]"
bx \"
bx ["
bx Z"
bx Y"
bx X"
b0 W"
bx V"
bx U"
bx T"
bx S"
bx R"
bx Q"
bx P"
bx O"
bx N"
bx M"
bx L"
bx K"
bx J"
b0 I"
b0 H"
bx G"
bx F"
bx E"
b0 D"
b0 C"
bx B"
b0 A"
bx @"
b0 ?"
b0 >"
b0 ="
b0 <"
b0 ;"
b0 :"
b0 9"
b0 8"
b0 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
b0 /"
b0 ."
bx -"
bx ,"
bx +"
bx *"
bx )"
0("
bx '"
bx &"
bx %"
b0 $"
0#"
x""
bx !"
bx ~
bx }
bx |
bx {
b0 z
b0 y
bx x
bx w
bx v
bx u
b0 t
xs
xr
0q
bx p
bx o
bx n
bx m
b0 l
b0 k
xj
bx i
bx h
xg
bx f
b0 e
b0 d
bx c
xb
bx a
bx `
0_
bx ^
bx ]
x\
x[
bx Z
0Y
0X
bx W
b0 V
bx U
b0 T
bx S
b0 R
bx Q
b0 P
xO
0N
xM
0L
bx K
b0 J
b0 I
b0 H
bx G
b0 F
0E
bx D
b0 C
0B
b0 A
0@
x?
x>
bx =
bx <
bx ;
bx :
x9
x8
07
bx 6
bx 5
b0 4
bx 3
bx 2
b0 1
b0 0
b0 /
b0 .
b0 -
bx ,
bx +
b0 *
0)
b0 (
b0 '
b0 &
0%
x$
b110 #
1"
0!
$end
#1000
b0 `
b0 x"
b0 !#
b0 D
b0 u"
b0 L#
b0 G
b0 t"
b0 K#
b0 ,
b0 3
b0 6
b0 *#
0r
b0 u
b0 @"
b0 G"
b0 V"
0`"
b100 c"
b0 Y"
b0 i"
b0 k"
b0 Z"
b0 _"
b0 ["
b0 \"
b0 f"
b0 a"
b0 |
b0 0"
b0 E"
b11111111111111111111111111111111 &"
0$
b0 i
b0 X"
b0 {"
b0 f
b0 j"
b0 -#
b1000 d"
b100 e"
b0 a
b0 b"
b0 .#
b0 ^
b0 3"
b0 %#
0j
0[
b0 ]
b0 2"
b0 &#
0\
0s
b0 v
b0 +"
b0 )#
b0 {
b0 '"
b0 F"
b0 w
b0 ,"
b0 (#
b0 x
b0 -"
b0 '#
b0 ~
b0 5"
b0 $#
b0 }
b0 %"
b0 B"
b0 U"
b0 !"
b0 6"
b0 ##
b0 n
b0 N"
b0 4#
b0 o
b0 M"
b0 2#
b0 p
b0 J"
b0 /#
b0 U
b0 L"
b0 1#
b0 W
b0 K"
b0 0#
0M
b0 Q
b0 P"
b0 6#
0O
b0 S
b0 O"
b0 5#
0?
0>
b0 <
b0 )"
b0 Q"
b0 E#
b0 =
b0 *"
b0 R"
b0 D#
08
b0 :
b0 G#
b0 N#
09
b0 ;
b0 F#
b0 M#
b0 Z
b0 1"
b0 T"
b0 m
b0 4"
b0 S"
0""
1!
#2000
0!
#3000
b0 +
b0 2
b0 5
b0 K
b0 ,#
b0 J#
1!
#4000
0!
#5000
1!
#6000
0!
#7000
1!
#8000
0!
#9000
1!
#10000
0!
#11000
1!
#12000
0!
#13000
1!
#14000
0!
#15000
1!
#16000
0!
#17000
1!
#18000
0!
#19000
1!
#20000
1p"
1_
1B
b10 k
b10 m"
b10 z"
b1111100 l
b1111100 l"
b1111100 y"
0g
b0 h
b0 q"
b0 |"
b0 c
b0 n"
b0 H#
0b
0!
0"
#21000
b110100000000101111111111111111 ,
b110100000000101111111111111111 3
b110100000000101111111111111111 6
b110100000000101111111111111111 *#
1r
1$
1s
b10 ~
b10 5"
b10 $#
b1111100 }
b1111100 %"
b1111100 B"
b1111100 U"
b1111100 !"
b1111100 6"
b1111100 ##
1!
#22000
0!
#23000
b1111111111111111 d
b1111111111111111 s"
b1111111111111111 ~"
b1111111111111111 o"
b10 `
b10 x"
b10 !#
1E
1p"
1_
0B
b1 k
b1 m"
b1 z"
b100101 l
b100101 l"
b100101 y"
1N
b110100000000110000000000100000 ,
b110100000000110000000000100000 3
b110100000000110000000000100000 6
b110100000000110000000000100000 *#
b0 c"
b10111111111111111100 a"
b11111111111111111111111111111111 Y"
b1111111111111111 i"
b111111 k"
b11111 Z"
b11111 _"
b10 ["
b1101 f"
b1111100 p
b1111100 J"
b1111100 /#
1O
b110100000000101111111111111111 i
b110100000000101111111111111111 X"
b110100000000101111111111111111 {"
b110100000000101111111111111111 f
b110100000000101111111111111111 j"
b110100000000101111111111111111 -#
b100 +
b100 2
b100 5
b100 K
b100 ,#
b100 J#
1!
#24000
0!
#25000
b100000 d
b100000 s"
b100000 ~"
b1111111111111111 t
b1111111111111111 A"
b1111111111111111 H"
b1111111111111111 W"
b110100000001001111111100000000 ,
b110100000001001111111100000000 3
b110100000001001111111100000000 6
b110100000001001111111100000000 *#
1p"
b100000 o"
b11 `
b11 x"
b11 !#
1_
1E
b1 k
b1 m"
b1 z"
b100101 l
b100101 l"
b100101 y"
b10 u
b10 @"
b10 G"
b10 V"
b1111111111111111 <"
b11000000000010000000 a"
b100000 Y"
b100000 i"
b100000 k"
b0 Z"
b0 _"
b11 ["
b11111111111111111111111111111111 |
b11111111111111111111111111111111 0"
b11111111111111111111111111111111 E"
b1000 +
b1000 2
b1000 5
b1000 K
b1000 ,#
b1000 J#
b110100000000110000000000100000 i
b110100000000110000000000100000 X"
b110100000000110000000000100000 {"
b110100000000110000000000100000 f
b110100000000110000000000100000 j"
b110100000000110000000000100000 -#
b10001000 c"
b1100 d"
b1000 e"
b100 a
b100 b"
b100 .#
b110100000000101111111111111111 ^
b110100000000101111111111111111 3"
b110100000000101111111111111111 %#
b10 v
b10 +"
b10 )#
b1111111111111111 {
b1111111111111111 '"
b1111111111111111 F"
b1111111111111111 w
b1111111111111111 ,"
b1111111111111111 (#
b1 ~
b1 5"
b1 $#
b100101 }
b100101 %"
b100101 B"
b100101 U"
b100101 !"
b100101 6"
b100101 ##
19
1!
#26000
0!
#27000
b100000 t
b100000 A"
b100000 H"
b100000 W"
b1111111100000000 d
b1111111100000000 s"
b1111111100000000 ~"
b1111111111111111 P
b1111111111111111 g"
b1111111111111111 >#
b1111111111111111 B#
b10 R
b10 h"
b10 =#
b10 A#
b11 u
b11 @"
b11 G"
b11 V"
b100000 <"
1p"
b1111111100000000 o"
b100 `
b100 x"
b100 !#
1_
1E
b1 k
b1 m"
b1 z"
b100101 l
b100101 l"
b100101 y"
b110100000001010001000100000000 ,
b110100000001010001000100000000 3
b110100000001010001000100000000 6
b110100000001010001000100000000 *#
b100000 |
b100000 0"
b100000 E"
b100111111110000000000 a"
b11111111111111111111111100000000 Y"
b1111111100000000 i"
b0 k"
b11100 Z"
b11111 _"
b100 ["
b1111111111111111 n
b1111111111111111 N"
b1111111111111111 4#
b11111111111111111111111111111111 o
b11111111111111111111111111111111 M"
b11111111111111111111111111111111 2#
b100101 p
b100101 J"
b100101 /#
b1111111111111111 Q
b1111111111111111 P"
b1111111111111111 6#
b10 S
b10 O"
b10 5#
b110100000000110000000000100000 ^
b110100000000110000000000100000 3"
b110100000000110000000000100000 %#
b11 v
b11 +"
b11 )#
b100000 {
b100000 '"
b100000 F"
b100000 w
b100000 ,"
b100000 (#
b110100000001001111111100000000 i
b110100000001001111111100000000 X"
b110100000001001111111100000000 {"
b110100000001001111111100000000 f
b110100000001001111111100000000 j"
b110100000001001111111100000000 -#
b11111111111111111111110000001100 c"
b10000 d"
b1100 e"
b1000 a
b1000 b"
b1000 .#
b1100 +
b1100 2
b1100 5
b1100 K
b1100 ,#
b1100 J#
1!
#28000
0!
#29000
b1111111100000000 t
b1111111100000000 A"
b1111111100000000 H"
b1111111100000000 W"
b1000100000000 d
b1000100000000 s"
b1000100000000 ~"
b110100101001010000000000100000 ,
b110100101001010000000000100000 3
b110100101001010000000000100000 6
b110100101001010000000000100000 *#
1p"
b1000100000000 o"
b101 `
b101 x"
b101 !#
1_
1E
b1 k
b1 m"
b1 z"
b100101 l
b100101 l"
b100101 y"
b100 u
b100 @"
b100 G"
b100 V"
b1111111100000000 <"
b100000 P
b100000 g"
b100000 >#
b100000 B#
b11 R
b11 h"
b11 =#
b11 A#
b101000100010000000000 a"
b1000100000000 Y"
b1000100000000 i"
b100 Z"
b10 _"
b101 ["
b11111111111111111111111100000000 |
b11111111111111111111111100000000 0"
b11111111111111111111111100000000 E"
b10000 +
b10000 2
b10000 5
b10000 K
b10000 ,#
b10000 J#
b110100000001010001000100000000 i
b110100000001010001000100000000 X"
b110100000001010001000100000000 {"
b110100000001010001000100000000 f
b110100000001010001000100000000 j"
b110100000001010001000100000000 -#
b100010000010000 c"
b10100 d"
b10000 e"
b1100 a
b1100 b"
b1100 .#
b110100000001001111111100000000 ^
b110100000001001111111100000000 3"
b110100000001001111111100000000 %#
b100 v
b100 +"
b100 )#
b1111111100000000 {
b1111111100000000 '"
b1111111100000000 F"
b1111111100000000 w
b1111111100000000 ,"
b1111111100000000 (#
b100000 n
b100000 N"
b100000 4#
b100000 o
b100000 M"
b100000 2#
b100000 Q
b100000 P"
b100000 6#
b11 S
b11 O"
b11 5#
b1111111111111111 :
b1111111111111111 G#
b1111111111111111 N#
b10 ;
b10 F#
b10 M#
1!
#30000
0!
#31000
b1000100000000 t
b1000100000000 A"
b1000100000000 H"
b1000100000000 W"
b100000 d
b100000 s"
b100000 ~"
b1000100000000 e
b1000100000000 r"
b1000100000000 }"
bx F
bx ^"
bx O#
b101 G
b101 t"
b101 K#
b1111111100000000 P
b1111111100000000 g"
b1111111100000000 >#
b1111111100000000 B#
b100 R
b100 h"
b100 =#
b100 A#
b101 u
b101 @"
b101 G"
b101 V"
b1000100000000 <"
1p"
b100000 o"
b101 `
b101 x"
b101 !#
1_
1E
b1 k
b1 m"
b1 z"
b100101 l
b100101 l"
b100101 y"
b110100101001010100010000000000 ,
b110100101001010100010000000000 3
b110100101001010100010000000000 6
b110100101001010100010000000000 *#
b1000100000000 |
b1000100000000 0"
b1000100000000 E"
b10100101000000000010000000 a"
b100000 Y"
b100000 i"
b100000 k"
b0 Z"
b0 _"
b101 \"
b100000 :
b100000 G#
b100000 N#
b11 ;
b11 F#
b11 M#
b1111111100000000 n
b1111111100000000 N"
b1111111100000000 4#
b11111111111111111111111100000000 o
b11111111111111111111111100000000 M"
b11111111111111111111111100000000 2#
b1111111100000000 Q
b1111111100000000 P"
b1111111100000000 6#
b100 S
b100 O"
b100 5#
b110100000001010001000100000000 ^
b110100000001010001000100000000 3"
b110100000001010001000100000000 %#
b101 v
b101 +"
b101 )#
b1000100000000 {
b1000100000000 '"
b1000100000000 F"
b1000100000000 w
b1000100000000 ,"
b1000100000000 (#
b1111111111111111 Q#
b110100101001010000000000100000 i
b110100101001010000000000100000 X"
b110100101001010000000000100000 {"
b110100101001010000000000100000 f
b110100101001010000000000100000 j"
b110100101001010000000000100000 -#
b10010100 c"
b11000 d"
b10100 e"
b10000 a
b10000 b"
b10000 .#
b10100 +
b10100 2
b10100 5
b10100 K
b10100 ,#
b10100 J#
1!
#32000
0!
#33000
b1000100100000 e
b1000100100000 r"
b1000100100000 }"
b1000100100000 t
b1000100100000 A"
b1000100100000 H"
b1000100100000 W"
b100010000000000 d
b100010000000000 s"
b100010000000000 ~"
b110100101001010000000001000100 ,
b110100101001010000000001000100 3
b110100101001010000000001000100 6
b110100101001010000000001000100 *#
1p"
b100010000000000 o"
b101 `
b101 x"
b101 !#
1_
b101 G
b101 t"
b101 K#
1E
b1 k
b1 m"
b1 z"
b100101 l
b100101 l"
b100101 y"
b1000100100000 <"
b1000100000000 P
b1000100000000 g"
b1000100000000 >#
b1000100000000 B#
b101 R
b101 h"
b101 =#
b101 A#
b10100101010001000000000000 a"
b100010000000000 Y"
b100010000000000 i"
b0 k"
b10000 Z"
b1000 _"
b11111111111111111110111011111111 &"
b11000 +
b11000 2
b11000 5
b11000 K
b11000 ,#
b11000 J#
b110100101001010100010000000000 i
b110100101001010100010000000000 X"
b110100101001010100010000000000 {"
b110100101001010100010000000000 f
b110100101001010100010000000000 j"
b110100101001010100010000000000 -#
b10001000000011000 c"
b11100 d"
b11000 e"
b10100 a
b10100 b"
b10100 .#
b100000 R#
b110100101001010000000000100000 ^
b110100101001010000000000100000 3"
b110100101001010000000000100000 %#
b100000 {
b100000 '"
b100000 F"
b100000 w
b100000 ,"
b100000 (#
b1000100100000 |
b1000100100000 0"
b1000100100000 E"
b1000100000000 x
b1000100000000 -"
b1000100000000 '#
b1000100000000 n
b1000100000000 N"
b1000100000000 4#
b1000100000000 o
b1000100000000 M"
b1000100000000 2#
b1000100000000 Q
b1000100000000 P"
b1000100000000 6#
b101 S
b101 O"
b101 5#
b1111111100000000 :
b1111111100000000 G#
b1111111100000000 N#
b100 ;
b100 F#
b100 M#
1!
#34000
0!
#35000
b101010100100000 e
b101010100100000 r"
b101010100100000 }"
b101010100100000 t
b101010100100000 A"
b101010100100000 H"
b101010100100000 W"
b1000100 d
b1000100 s"
b1000100 ~"
b1000100100000 P
b1000100100000 g"
b1000100100000 >#
b1000100100000 B#
b101010100100000 <"
b1000100000000 F
b1000100000000 ^"
b1000100000000 O#
1p"
b1000100 o"
b101 `
b101 x"
b101 !#
1_
b101 G
b101 t"
b101 K#
1E
b1 k
b1 m"
b1 z"
b100101 l
b100101 l"
b100101 y"
bx ,
bx 3
bx 6
bx *#
b11111111111111111110111011011111 &"
b10100101000000000100010000 a"
b1000100 Y"
b1000100 i"
b100 k"
b1 Z"
b0 _"
b1000100000000 :
b1000100000000 G#
b1000100000000 N#
b101 ;
b101 F#
b101 M#
b100000 n
b100000 N"
b100000 4#
b1000100100000 o
b1000100100000 M"
b1000100100000 2#
b1000100100000 Q
b1000100100000 P"
b1000100100000 6#
b110100101001010100010000000000 ^
b110100101001010100010000000000 3"
b110100101001010100010000000000 %#
b100010000000000 {
b100010000000000 '"
b100010000000000 F"
b100010000000000 w
b100010000000000 ,"
b100010000000000 (#
b101010100100000 |
b101010100100000 0"
b101010100100000 E"
b1000100100000 x
b1000100100000 -"
b1000100100000 '#
b1111111100000000 S#
b110100101001010000000001000100 i
b110100101001010000000001000100 X"
b110100101001010000000001000100 {"
b110100101001010000000001000100 f
b110100101001010000000001000100 j"
b110100101001010000000001000100 -#
b100101100 c"
b100000 d"
b11100 e"
b11000 a
b11000 b"
b11000 .#
b11100 +
b11100 2
b11100 5
b11100 K
b11100 ,#
b11100 J#
1!
#36000
0!
#37000
b101010101100100 t
b101010101100100 A"
b101010101100100 H"
b101010101100100 W"
b0 d
b0 s"
b0 ~"
b0 e
b0 r"
b0 }"
0p"
b0 o"
b0 `
b0 x"
b0 !#
0_
b0 G
b0 t"
b0 K#
0E
b0 k
b0 m"
b0 z"
b0 l
b0 l"
b0 y"
b101010101100100 <"
b101010100100000 P
b101010100100000 g"
b101010100100000 >#
b101010100100000 B#
b0 F
b0 ^"
b0 O#
b0xxxxxxxxxxxxxxxxxxxxxxxxxx00 a"
bx Y"
bx i"
bx k"
bx Z"
bx _"
bx ["
bx \"
bx f"
b11111111111111111010101011011111 &"
b100000 +
b100000 2
b100000 5
b100000 K
b100000 ,#
b100000 J#
bx i
bx X"
bx {"
bx f
bx j"
bx -#
bx c"
b100100 d"
b100000 e"
b11100 a
b11100 b"
b11100 .#
b1000100000000 T#
b110100101001010000000001000100 ^
b110100101001010000000001000100 3"
b110100101001010000000001000100 %#
b1000100 {
b1000100 '"
b1000100 F"
b1000100 w
b1000100 ,"
b1000100 (#
b101010101100100 |
b101010101100100 0"
b101010101100100 E"
b101010100100000 x
b101010100100000 -"
b101010100100000 '#
b100010000000000 n
b100010000000000 N"
b100010000000000 4#
b101010100100000 o
b101010100100000 M"
b101010100100000 2#
b101010100100000 Q
b101010100100000 P"
b101010100100000 6#
b1000100100000 :
b1000100100000 G#
b1000100100000 N#
1!
#38000
0!
#39000
b101010101100100 P
b101010101100100 g"
b101010101100100 >#
b101010101100100 B#
b0 t
b0 A"
b0 H"
b0 W"
0r
b0 u
b0 @"
b0 G"
b0 V"
b0 <"
b11111111111111111111111111111111 &"
b101010100100000 :
b101010100100000 G#
b101010100100000 N#
b1000100 n
b1000100 N"
b1000100 4#
b101010101100100 o
b101010101100100 M"
b101010101100100 2#
b101010101100100 Q
b101010101100100 P"
b101010101100100 6#
bx ^
bx 3"
bx %#
0s
b0 v
b0 +"
b0 )#
b0 {
b0 '"
b0 F"
b0 w
b0 ,"
b0 (#
bx |
bx 0"
bx E"
b0 x
b0 -"
b0 '#
b0 ~
b0 5"
b0 $#
b0 }
b0 %"
b0 B"
b0 U"
b0 !"
b0 6"
b0 ##
b1000100100000 T#
b101000 d"
b100100 e"
b100000 a
b100000 b"
b100000 .#
b100100 +
b100100 2
b100100 5
b100100 K
b100100 ,#
b100100 J#
1!
#40000
0!
#41000
b0 P
b0 g"
b0 >#
b0 B#
0N
b0 R
b0 h"
b0 =#
b0 A#
b101000 +
b101000 2
b101000 5
b101000 K
b101000 ,#
b101000 J#
b101100 d"
b101000 e"
b100100 a
b100100 b"
b100100 .#
b101010100100000 T#
b0 n
b0 N"
b0 4#
bx o
bx M"
bx 2#
b0 p
b0 J"
b0 /#
b0 Q
b0 P"
b0 6#
0O
b0 S
b0 O"
b0 5#
b101010101100100 :
b101010101100100 G#
b101010101100100 N#
1!
#42000
0!
#43000
b0 :
b0 G#
b0 N#
09
b0 ;
b0 F#
b0 M#
b101010101100100 T#
b110000 d"
b101100 e"
b101000 a
b101000 b"
b101000 .#
b101100 +
b101100 2
b101100 5
b101100 K
b101100 ,#
b101100 J#
1!
#44000
0!
#45000
b110000 +
b110000 2
b110000 5
b110000 K
b110000 ,#
b110000 J#
b110100 d"
b110000 e"
b101100 a
b101100 b"
b101100 .#
1!
#46000
0!
