//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__unsafe_index_add_mul_sub_4 // -- Begin function triton_poi_fused__unsafe_index_add_mul_sub_4
                                        // @triton_poi_fused__unsafe_index_add_mul_sub_4
.visible .entry triton_poi_fused__unsafe_index_add_mul_sub_4(
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_sub_4_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_sub_4_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_sub_4_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_sub_4_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_sub_4_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_sub_4_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_sub_4_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_sub_4_param_7,
	.param .u32 triton_poi_fused__unsafe_index_add_mul_sub_4_param_8
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<12>;
	.reg .b32 	%r<29>;
	.reg .f32 	%f<13>;
	.reg .b64 	%rd<52>;
	.loc	1 19 0                          // ctnylnyabu5aa2ordnv4ypehncr2zngmlc2pj5g3wpn2vz64jl77.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // ctnylnyabu5aa2ordnv4ypehncr2zngmlc2pj5g3wpn2vz64jl77.py:19:0

// %bb.0:
	ld.param.u64 	%rd16, [triton_poi_fused__unsafe_index_add_mul_sub_4_param_0];
	ld.param.u64 	%rd17, [triton_poi_fused__unsafe_index_add_mul_sub_4_param_1];
$L__tmp0:
	.loc	1 21 28                         // ctnylnyabu5aa2ordnv4ypehncr2zngmlc2pj5g3wpn2vz64jl77.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // ctnylnyabu5aa2ordnv4ypehncr2zngmlc2pj5g3wpn2vz64jl77.py:21:33
	shl.b32 	%r9, %r1, 7;
	ld.param.u64 	%rd18, [triton_poi_fused__unsafe_index_add_mul_sub_4_param_2];
	ld.param.u64 	%rd19, [triton_poi_fused__unsafe_index_add_mul_sub_4_param_3];
	.loc	1 22 36                         // ctnylnyabu5aa2ordnv4ypehncr2zngmlc2pj5g3wpn2vz64jl77.py:22:36
	mov.u32 	%r10, %tid.x;
	and.b32  	%r11, %r10, 127;
	ld.param.u64 	%rd20, [triton_poi_fused__unsafe_index_add_mul_sub_4_param_4];
	.loc	1 22 23                         // ctnylnyabu5aa2ordnv4ypehncr2zngmlc2pj5g3wpn2vz64jl77.py:22:23
	or.b32  	%r12, %r9, %r11;
	ld.param.u64 	%rd21, [triton_poi_fused__unsafe_index_add_mul_sub_4_param_5];
	.loc	1 23 21                         // ctnylnyabu5aa2ordnv4ypehncr2zngmlc2pj5g3wpn2vz64jl77.py:23:21
	setp.lt.s32 	%p1, %r12, 1024;
	ld.param.u64 	%rd22, [triton_poi_fused__unsafe_index_add_mul_sub_4_param_6];
	ld.param.u64 	%rd23, [triton_poi_fused__unsafe_index_add_mul_sub_4_param_7];
	.loc	1 24 21                         // ctnylnyabu5aa2ordnv4ypehncr2zngmlc2pj5g3wpn2vz64jl77.py:24:21
	shr.s32 	%r14, %r12, 31;
	shr.u32 	%r15, %r14, 29;
	add.s32 	%r16, %r12, %r15;
	shr.s32 	%r17, %r16, 3;
	.loc	1 24 26                         // ctnylnyabu5aa2ordnv4ypehncr2zngmlc2pj5g3wpn2vz64jl77.py:24:26
	shr.u32 	%r18, %r17, 29;
	add.s32 	%r19, %r17, %r18;
	and.b32  	%r20, %r19, -8;
	sub.s32 	%r21, %r17, %r20;
	.loc	1 25 19                         // ctnylnyabu5aa2ordnv4ypehncr2zngmlc2pj5g3wpn2vz64jl77.py:25:19
	and.b32  	%r22, %r16, -8;
	sub.s32 	%r23, %r12, %r22;
	.loc	1 26 19                         // ctnylnyabu5aa2ordnv4ypehncr2zngmlc2pj5g3wpn2vz64jl77.py:26:19
	bfe.s32 	%r24, %r1, 24, 1;
	shr.u32 	%r25, %r24, 26;
	add.s32 	%r26, %r12, %r25;
	shr.s32 	%r27, %r26, 6;
	.loc	1 28 30                         // ctnylnyabu5aa2ordnv4ypehncr2zngmlc2pj5g3wpn2vz64jl77.py:28:30
	mul.wide.s32 	%rd24, %r21, 8;
	add.s64 	%rd2, %rd17, %rd24;
	.loc	1 28 35                         // ctnylnyabu5aa2ordnv4ypehncr2zngmlc2pj5g3wpn2vz64jl77.py:28:35
	// begin inline asm
	mov.u64 %rd1, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd1 }, [ %rd2 + 0 ];
	// end inline asm
	.loc	1 29 30                         // ctnylnyabu5aa2ordnv4ypehncr2zngmlc2pj5g3wpn2vz64jl77.py:29:30
	mul.wide.s32 	%rd25, %r23, 8;
	add.s64 	%rd4, %rd18, %rd25;
	.loc	1 29 35                         // ctnylnyabu5aa2ordnv4ypehncr2zngmlc2pj5g3wpn2vz64jl77.py:29:35
	// begin inline asm
	mov.u64 %rd3, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd3 }, [ %rd4 + 0 ];
	// end inline asm
	.loc	1 30 31                         // ctnylnyabu5aa2ordnv4ypehncr2zngmlc2pj5g3wpn2vz64jl77.py:30:31
	add.s64 	%rd6, %rd20, %rd25;
	.loc	1 30 36                         // ctnylnyabu5aa2ordnv4ypehncr2zngmlc2pj5g3wpn2vz64jl77.py:30:36
	// begin inline asm
	mov.u64 %rd5, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd5 }, [ %rd6 + 0 ];
	// end inline asm
	.loc	1 31 31                         // ctnylnyabu5aa2ordnv4ypehncr2zngmlc2pj5g3wpn2vz64jl77.py:31:31
	mul.wide.s32 	%rd26, %r23, 4;
	add.s64 	%rd7, %rd21, %rd26;
	.loc	1 31 36                         // ctnylnyabu5aa2ordnv4ypehncr2zngmlc2pj5g3wpn2vz64jl77.py:31:36
	// begin inline asm
	mov.u32 %r2, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r2 }, [ %rd7 + 0 ];
	// end inline asm
	.loc	1 32 31                         // ctnylnyabu5aa2ordnv4ypehncr2zngmlc2pj5g3wpn2vz64jl77.py:32:31
	add.s64 	%rd9, %rd22, %rd24;
	.loc	1 32 36                         // ctnylnyabu5aa2ordnv4ypehncr2zngmlc2pj5g3wpn2vz64jl77.py:32:36
	// begin inline asm
	mov.u64 %rd8, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd8 }, [ %rd9 + 0 ];
	// end inline asm
	.loc	1 33 31                         // ctnylnyabu5aa2ordnv4ypehncr2zngmlc2pj5g3wpn2vz64jl77.py:33:31
	mul.wide.s32 	%rd27, %r21, 4;
	add.s64 	%rd10, %rd23, %rd27;
	.loc	1 33 36                         // ctnylnyabu5aa2ordnv4ypehncr2zngmlc2pj5g3wpn2vz64jl77.py:33:36
	// begin inline asm
	mov.u32 %r3, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r3 }, [ %rd10 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r3;
	.loc	1 37 32                         // ctnylnyabu5aa2ordnv4ypehncr2zngmlc2pj5g3wpn2vz64jl77.py:37:32
	shr.u64 	%rd28, %rd1, 61;
	and.b64  	%rd29, %rd28, 4;
	add.s64 	%rd30, %rd29, %rd1;
	.loc	1 41 49                         // ctnylnyabu5aa2ordnv4ypehncr2zngmlc2pj5g3wpn2vz64jl77.py:41:49
	shl.b32 	%r28, %r27, 4;
	.loc	1 41 30                         // ctnylnyabu5aa2ordnv4ypehncr2zngmlc2pj5g3wpn2vz64jl77.py:41:30
	shl.b64 	%rd31, %rd3, 2;
	add.s64 	%rd32, %rd19, %rd31;
	shr.u64 	%rd33, %rd3, 59;
	and.b64  	%rd34, %rd33, 16;
	add.s64 	%rd35, %rd32, %rd34;
	shl.b64 	%rd36, %rd30, 4;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.s32 	%rd38, %r28, 4;
	add.s64 	%rd11, %rd37, %rd38;
	.loc	1 41 54                         // ctnylnyabu5aa2ordnv4ypehncr2zngmlc2pj5g3wpn2vz64jl77.py:41:54
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r4 }, [ %rd11 + 0 ];
	// end inline asm
	.loc	1 45 31                         // ctnylnyabu5aa2ordnv4ypehncr2zngmlc2pj5g3wpn2vz64jl77.py:45:31
	shl.b64 	%rd39, %rd5, 2;
	add.s64 	%rd40, %rd19, %rd39;
	shr.u64 	%rd41, %rd5, 59;
	and.b64  	%rd42, %rd41, 16;
	add.s64 	%rd43, %rd40, %rd42;
	add.s64 	%rd44, %rd43, %rd36;
	add.s64 	%rd12, %rd44, %rd38;
	.loc	1 45 56                         // ctnylnyabu5aa2ordnv4ypehncr2zngmlc2pj5g3wpn2vz64jl77.py:45:56
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r5 }, [ %rd12 + 0 ];
	// end inline asm
	.loc	1 51 35                         // ctnylnyabu5aa2ordnv4ypehncr2zngmlc2pj5g3wpn2vz64jl77.py:51:35
	shr.u64 	%rd45, %rd8, 61;
	and.b64  	%rd46, %rd45, 4;
	add.s64 	%rd47, %rd46, %rd8;
	.loc	1 52 31                         // ctnylnyabu5aa2ordnv4ypehncr2zngmlc2pj5g3wpn2vz64jl77.py:52:31
	shl.b64 	%rd48, %rd47, 4;
	add.s64 	%rd49, %rd35, %rd48;
	add.s64 	%rd13, %rd49, %rd38;
	.loc	1 52 56                         // ctnylnyabu5aa2ordnv4ypehncr2zngmlc2pj5g3wpn2vz64jl77.py:52:56
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r6 }, [ %rd13 + 0 ];
	// end inline asm
	.loc	1 53 31                         // ctnylnyabu5aa2ordnv4ypehncr2zngmlc2pj5g3wpn2vz64jl77.py:53:31
	add.s64 	%rd50, %rd43, %rd48;
	add.s64 	%rd14, %rd50, %rd38;
	.loc	1 53 57                         // ctnylnyabu5aa2ordnv4ypehncr2zngmlc2pj5g3wpn2vz64jl77.py:53:57
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r7 }, [ %rd14 + 0 ];
	// end inline asm
	.loc	1 52 56                         // ctnylnyabu5aa2ordnv4ypehncr2zngmlc2pj5g3wpn2vz64jl77.py:52:56
	mov.b32 	%f2, %r4;
	mov.b32 	%f3, %r6;
	.loc	1 53 57                         // ctnylnyabu5aa2ordnv4ypehncr2zngmlc2pj5g3wpn2vz64jl77.py:53:57
	mov.b32 	%f4, %r5;
	mov.b32 	%f5, %r7;
	.loc	1 54 20                         // ctnylnyabu5aa2ordnv4ypehncr2zngmlc2pj5g3wpn2vz64jl77.py:54:20
	sub.f32 	%f6, %f5, %f3;
	sub.f32 	%f7, %f4, %f2;
	.loc	1 55 20                         // ctnylnyabu5aa2ordnv4ypehncr2zngmlc2pj5g3wpn2vz64jl77.py:55:20
	mov.b32 	%f8, %r2;
	.loc	1 56 20                         // ctnylnyabu5aa2ordnv4ypehncr2zngmlc2pj5g3wpn2vz64jl77.py:56:20
	fma.rn.f32 	%f9, %f7, %f8, %f2;
	fma.rn.f32 	%f10, %f6, %f8, %f3;
	.loc	1 57 20                         // ctnylnyabu5aa2ordnv4ypehncr2zngmlc2pj5g3wpn2vz64jl77.py:57:20
	sub.f32 	%f11, %f10, %f9;
	.loc	1 59 20                         // ctnylnyabu5aa2ordnv4ypehncr2zngmlc2pj5g3wpn2vz64jl77.py:59:20
	fma.rn.f32 	%f12, %f11, %f1, %f9;
	.loc	1 60 28                         // ctnylnyabu5aa2ordnv4ypehncr2zngmlc2pj5g3wpn2vz64jl77.py:60:28
	mul.wide.s32 	%rd51, %r12, 4;
	add.s64 	%rd15, %rd16, %rd51;
	.loc	1 60 40                         // ctnylnyabu5aa2ordnv4ypehncr2zngmlc2pj5g3wpn2vz64jl77.py:60:40
	mov.b32 	%r8, %f12;
	// begin inline asm
	@%p1 st.global.b32 [ %rd15 + 0 ], { %r8 };
	// end inline asm
	.loc	1 60 4                          // ctnylnyabu5aa2ordnv4ypehncr2zngmlc2pj5g3wpn2vz64jl77.py:60:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/tn/ctnylnyabu5aa2ordnv4ypehncr2zngmlc2pj5g3wpn2vz64jl77.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 116
.b8 110
.b8 121
.b8 108
.b8 110
.b8 121
.b8 97
.b8 98
.b8 117
.b8 53
.b8 97
.b8 97
.b8 50
.b8 111
.b8 114
.b8 100
.b8 110
.b8 118
.b8 52
.b8 121
.b8 112
.b8 101
.b8 104
.b8 110
.b8 99
.b8 114
.b8 50
.b8 122
.b8 110
.b8 103
.b8 109
.b8 108
.b8 99
.b8 50
.b8 112
.b8 106
.b8 53
.b8 103
.b8 51
.b8 119
.b8 112
.b8 110
.b8 50
.b8 118
.b8 122
.b8 54
.b8 52
.b8 106
.b8 108
.b8 55
.b8 55
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 116
.b8 110
.b8 0
	}
	.section	.debug_macinfo	{	}
