# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.gen/sources_1/ip/div_gen_0/sim/div_gen_0.vhd" \
"../../../../project_1.gen/sources_1/ip/cordic_0/sim/cordic_0.vhd" \
"../../../../project_1.gen/sources_1/ip/div_gen_1/sim/div_gen_1.vhd" \

# Do not sort compile order
nosort
