$date
	Sun Dec 17 20:57:03 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module shift_tb $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 1 # en $end
$var reg 4 $ val [3:0] $end
$scope module SFJ $end
$var wire 1 " clk $end
$var wire 1 # en $end
$var wire 4 % val [3:0] $end
$var reg 4 & out [3:0] $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ' i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx '
bx &
b1 %
b1 $
0#
0"
bx !
$end
#10
b100 '
1"
#20
0"
#30
b100 '
1"
#40
0"
#50
b100 '
1"
#60
0"
#70
b100 '
1"
#80
0"
#90
b100 '
1"
#100
0"
