# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../wizard_clock_10MHz.srcs/sources_1/ip/clk_wiz_0_1" \
"../../../../wizard_clock_10MHz.srcs/sources_1/imports/Insumos/contador_prueba.sv" \
"../../../../Modules/module_DFF.sv" \
"../../../../Modules/module_debouncer.sv" \
"../../../../Simulations/tb_contador.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
