// Seed: 530293226
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  tri0 id_3;
  assign id_3 = 1;
  wire  id_4;
  uwire id_5;
  assign id_5 = 1'b0;
  wire id_6 = id_6;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2[1'b0] = 1;
  integer id_5 = 1;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  reg id_6;
  initial begin : LABEL_0
    id_3[1] <= 1;
    id_6 <= id_5 / 1;
  end
  wire id_7;
  wire id_8;
  integer id_9;
endmodule
