ARM GAS  C:\Users\노호진\AppData\Local\Temp\cchX8h7h.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB130:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f4xx_hal_msp.c **** 
  25:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_hal_msp.c **** 
  27:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f4xx_hal_msp.c **** 
  30:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  C:\Users\노호진\AppData\Local\Temp\cchX8h7h.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** 
  32:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f4xx_hal_msp.c **** 
  35:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f4xx_hal_msp.c **** 
  37:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f4xx_hal_msp.c **** 
  40:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f4xx_hal_msp.c **** 
  42:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f4xx_hal_msp.c **** 
  45:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f4xx_hal_msp.c **** 
  47:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f4xx_hal_msp.c **** 
  50:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f4xx_hal_msp.c **** 
  52:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f4xx_hal_msp.c **** 
  55:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f4xx_hal_msp.c **** 
  57:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f4xx_hal_msp.c **** 
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f4xx_hal_msp.c **** 
  61:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  62:Core/Src/stm32f4xx_hal_msp.c ****                     /**
  63:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  64:Core/Src/stm32f4xx_hal_msp.c ****   */
  65:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  66:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 66 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  67:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  68:Core/Src/stm32f4xx_hal_msp.c **** 
  69:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  70:Core/Src/stm32f4xx_hal_msp.c **** 
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 71 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 71 3 view .LVU2
  40 0002 0021     		movs	r1, #0
  41 0004 0091     		str	r1, [sp]
  42              		.loc 1 71 3 view .LVU3
  43 0006 0B4B     		ldr	r3, .L3
  44 0008 5A6C     		ldr	r2, [r3, #68]
ARM GAS  C:\Users\노호진\AppData\Local\Temp\cchX8h7h.s 			page 3


  45 000a 42F48042 		orr	r2, r2, #16384
  46 000e 5A64     		str	r2, [r3, #68]
  47              		.loc 1 71 3 view .LVU4
  48 0010 5A6C     		ldr	r2, [r3, #68]
  49 0012 02F48042 		and	r2, r2, #16384
  50 0016 0092     		str	r2, [sp]
  51              		.loc 1 71 3 view .LVU5
  52 0018 009A     		ldr	r2, [sp]
  53              	.LBE2:
  54              		.loc 1 71 3 view .LVU6
  72:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  55              		.loc 1 72 3 view .LVU7
  56              	.LBB3:
  57              		.loc 1 72 3 view .LVU8
  58 001a 0191     		str	r1, [sp, #4]
  59              		.loc 1 72 3 view .LVU9
  60 001c 1A6C     		ldr	r2, [r3, #64]
  61 001e 42F08052 		orr	r2, r2, #268435456
  62 0022 1A64     		str	r2, [r3, #64]
  63              		.loc 1 72 3 view .LVU10
  64 0024 1B6C     		ldr	r3, [r3, #64]
  65 0026 03F08053 		and	r3, r3, #268435456
  66 002a 0193     		str	r3, [sp, #4]
  67              		.loc 1 72 3 view .LVU11
  68 002c 019B     		ldr	r3, [sp, #4]
  69              	.LBE3:
  70              		.loc 1 72 3 view .LVU12
  73:Core/Src/stm32f4xx_hal_msp.c **** 
  74:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  75:Core/Src/stm32f4xx_hal_msp.c **** 
  76:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  77:Core/Src/stm32f4xx_hal_msp.c **** 
  78:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  79:Core/Src/stm32f4xx_hal_msp.c **** }
  71              		.loc 1 79 1 is_stmt 0 view .LVU13
  72 002e 02B0     		add	sp, sp, #8
  73              	.LCFI1:
  74              		.cfi_def_cfa_offset 0
  75              		@ sp needed
  76 0030 7047     		bx	lr
  77              	.L4:
  78 0032 00BF     		.align	2
  79              	.L3:
  80 0034 00380240 		.word	1073887232
  81              		.cfi_endproc
  82              	.LFE130:
  84              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
  85              		.align	1
  86              		.global	HAL_TIM_PWM_MspInit
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  91              	HAL_TIM_PWM_MspInit:
  92              	.LVL0:
  93              	.LFB131:
  80:Core/Src/stm32f4xx_hal_msp.c **** 
  81:Core/Src/stm32f4xx_hal_msp.c **** /**
ARM GAS  C:\Users\노호진\AppData\Local\Temp\cchX8h7h.s 			page 4


  82:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_PWM MSP Initialization
  83:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  84:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
  85:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  86:Core/Src/stm32f4xx_hal_msp.c **** */
  87:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
  88:Core/Src/stm32f4xx_hal_msp.c **** {
  94              		.loc 1 88 1 is_stmt 1 view -0
  95              		.cfi_startproc
  96              		@ args = 0, pretend = 0, frame = 8
  97              		@ frame_needed = 0, uses_anonymous_args = 0
  98              		@ link register save eliminated.
  89:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_pwm->Instance==TIM3)
  99              		.loc 1 89 3 view .LVU15
 100              		.loc 1 89 14 is_stmt 0 view .LVU16
 101 0000 0268     		ldr	r2, [r0]
 102              		.loc 1 89 5 view .LVU17
 103 0002 094B     		ldr	r3, .L12
 104 0004 9A42     		cmp	r2, r3
 105 0006 00D0     		beq	.L11
 106 0008 7047     		bx	lr
 107              	.L11:
  88:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_pwm->Instance==TIM3)
 108              		.loc 1 88 1 view .LVU18
 109 000a 82B0     		sub	sp, sp, #8
 110              	.LCFI2:
 111              		.cfi_def_cfa_offset 8
  90:Core/Src/stm32f4xx_hal_msp.c ****   {
  91:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
  92:Core/Src/stm32f4xx_hal_msp.c **** 
  93:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
  94:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  95:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 112              		.loc 1 95 5 is_stmt 1 view .LVU19
 113              	.LBB4:
 114              		.loc 1 95 5 view .LVU20
 115 000c 0023     		movs	r3, #0
 116 000e 0193     		str	r3, [sp, #4]
 117              		.loc 1 95 5 view .LVU21
 118 0010 064B     		ldr	r3, .L12+4
 119 0012 1A6C     		ldr	r2, [r3, #64]
 120 0014 42F00202 		orr	r2, r2, #2
 121 0018 1A64     		str	r2, [r3, #64]
 122              		.loc 1 95 5 view .LVU22
 123 001a 1B6C     		ldr	r3, [r3, #64]
 124 001c 03F00203 		and	r3, r3, #2
 125 0020 0193     		str	r3, [sp, #4]
 126              		.loc 1 95 5 view .LVU23
 127 0022 019B     		ldr	r3, [sp, #4]
 128              	.LBE4:
 129              		.loc 1 95 5 view .LVU24
  96:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
  97:Core/Src/stm32f4xx_hal_msp.c **** 
  98:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
  99:Core/Src/stm32f4xx_hal_msp.c ****   }
 100:Core/Src/stm32f4xx_hal_msp.c **** 
 101:Core/Src/stm32f4xx_hal_msp.c **** }
ARM GAS  C:\Users\노호진\AppData\Local\Temp\cchX8h7h.s 			page 5


 130              		.loc 1 101 1 is_stmt 0 view .LVU25
 131 0024 02B0     		add	sp, sp, #8
 132              	.LCFI3:
 133              		.cfi_def_cfa_offset 0
 134              		@ sp needed
 135 0026 7047     		bx	lr
 136              	.L13:
 137              		.align	2
 138              	.L12:
 139 0028 00040040 		.word	1073742848
 140 002c 00380240 		.word	1073887232
 141              		.cfi_endproc
 142              	.LFE131:
 144              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 145              		.align	1
 146              		.global	HAL_TIM_Base_MspInit
 147              		.syntax unified
 148              		.thumb
 149              		.thumb_func
 151              	HAL_TIM_Base_MspInit:
 152              	.LVL1:
 153              	.LFB132:
 102:Core/Src/stm32f4xx_hal_msp.c **** 
 103:Core/Src/stm32f4xx_hal_msp.c **** /**
 104:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 105:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 106:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 107:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 108:Core/Src/stm32f4xx_hal_msp.c **** */
 109:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 110:Core/Src/stm32f4xx_hal_msp.c **** {
 154              		.loc 1 110 1 is_stmt 1 view -0
 155              		.cfi_startproc
 156              		@ args = 0, pretend = 0, frame = 8
 157              		@ frame_needed = 0, uses_anonymous_args = 0
 158              		.loc 1 110 1 is_stmt 0 view .LVU27
 159 0000 00B5     		push	{lr}
 160              	.LCFI4:
 161              		.cfi_def_cfa_offset 4
 162              		.cfi_offset 14, -4
 163 0002 83B0     		sub	sp, sp, #12
 164              	.LCFI5:
 165              		.cfi_def_cfa_offset 16
 111:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM7)
 166              		.loc 1 111 3 is_stmt 1 view .LVU28
 167              		.loc 1 111 15 is_stmt 0 view .LVU29
 168 0004 0368     		ldr	r3, [r0]
 169              		.loc 1 111 5 view .LVU30
 170 0006 154A     		ldr	r2, .L20
 171 0008 9342     		cmp	r3, r2
 172 000a 05D0     		beq	.L18
 112:Core/Src/stm32f4xx_hal_msp.c ****   {
 113:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspInit 0 */
 114:Core/Src/stm32f4xx_hal_msp.c **** 
 115:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM7_MspInit 0 */
 116:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 117:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM7_CLK_ENABLE();
ARM GAS  C:\Users\노호진\AppData\Local\Temp\cchX8h7h.s 			page 6


 118:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM7 interrupt Init */
 119:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 120:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM7_IRQn);
 121:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspInit 1 */
 122:Core/Src/stm32f4xx_hal_msp.c **** 
 123:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM7_MspInit 1 */
 124:Core/Src/stm32f4xx_hal_msp.c ****   }
 125:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM14)
 173              		.loc 1 125 8 is_stmt 1 view .LVU31
 174              		.loc 1 125 10 is_stmt 0 view .LVU32
 175 000c 144A     		ldr	r2, .L20+4
 176 000e 9342     		cmp	r3, r2
 177 0010 16D0     		beq	.L19
 178              	.LVL2:
 179              	.L14:
 126:Core/Src/stm32f4xx_hal_msp.c ****   {
 127:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 0 */
 128:Core/Src/stm32f4xx_hal_msp.c **** 
 129:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM14_MspInit 0 */
 130:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 131:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM14_CLK_ENABLE();
 132:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 133:Core/Src/stm32f4xx_hal_msp.c **** 
 134:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM14_MspInit 1 */
 135:Core/Src/stm32f4xx_hal_msp.c ****   }
 136:Core/Src/stm32f4xx_hal_msp.c **** 
 137:Core/Src/stm32f4xx_hal_msp.c **** }
 180              		.loc 1 137 1 view .LVU33
 181 0012 03B0     		add	sp, sp, #12
 182              	.LCFI6:
 183              		.cfi_remember_state
 184              		.cfi_def_cfa_offset 4
 185              		@ sp needed
 186 0014 5DF804FB 		ldr	pc, [sp], #4
 187              	.LVL3:
 188              	.L18:
 189              	.LCFI7:
 190              		.cfi_restore_state
 117:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM7 interrupt Init */
 191              		.loc 1 117 5 is_stmt 1 view .LVU34
 192              	.LBB5:
 117:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM7 interrupt Init */
 193              		.loc 1 117 5 view .LVU35
 194 0018 0021     		movs	r1, #0
 195 001a 0091     		str	r1, [sp]
 117:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM7 interrupt Init */
 196              		.loc 1 117 5 view .LVU36
 197 001c 114B     		ldr	r3, .L20+8
 198 001e 1A6C     		ldr	r2, [r3, #64]
 199 0020 42F02002 		orr	r2, r2, #32
 200 0024 1A64     		str	r2, [r3, #64]
 117:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM7 interrupt Init */
 201              		.loc 1 117 5 view .LVU37
 202 0026 1B6C     		ldr	r3, [r3, #64]
 203 0028 03F02003 		and	r3, r3, #32
 204 002c 0093     		str	r3, [sp]
 117:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM7 interrupt Init */
ARM GAS  C:\Users\노호진\AppData\Local\Temp\cchX8h7h.s 			page 7


 205              		.loc 1 117 5 view .LVU38
 206 002e 009B     		ldr	r3, [sp]
 207              	.LBE5:
 117:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM7 interrupt Init */
 208              		.loc 1 117 5 view .LVU39
 119:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM7_IRQn);
 209              		.loc 1 119 5 view .LVU40
 210 0030 0A46     		mov	r2, r1
 211 0032 3720     		movs	r0, #55
 212              	.LVL4:
 119:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM7_IRQn);
 213              		.loc 1 119 5 is_stmt 0 view .LVU41
 214 0034 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 215              	.LVL5:
 120:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspInit 1 */
 216              		.loc 1 120 5 is_stmt 1 view .LVU42
 217 0038 3720     		movs	r0, #55
 218 003a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 219              	.LVL6:
 220 003e E8E7     		b	.L14
 221              	.LVL7:
 222              	.L19:
 131:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 223              		.loc 1 131 5 view .LVU43
 224              	.LBB6:
 131:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 225              		.loc 1 131 5 view .LVU44
 226 0040 0023     		movs	r3, #0
 227 0042 0193     		str	r3, [sp, #4]
 131:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 228              		.loc 1 131 5 view .LVU45
 229 0044 074B     		ldr	r3, .L20+8
 230 0046 1A6C     		ldr	r2, [r3, #64]
 231 0048 42F48072 		orr	r2, r2, #256
 232 004c 1A64     		str	r2, [r3, #64]
 131:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 233              		.loc 1 131 5 view .LVU46
 234 004e 1B6C     		ldr	r3, [r3, #64]
 235 0050 03F48073 		and	r3, r3, #256
 236 0054 0193     		str	r3, [sp, #4]
 131:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 237              		.loc 1 131 5 view .LVU47
 238 0056 019B     		ldr	r3, [sp, #4]
 239              	.LBE6:
 131:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 240              		.loc 1 131 5 view .LVU48
 241              		.loc 1 137 1 is_stmt 0 view .LVU49
 242 0058 DBE7     		b	.L14
 243              	.L21:
 244 005a 00BF     		.align	2
 245              	.L20:
 246 005c 00140040 		.word	1073746944
 247 0060 00200040 		.word	1073750016
 248 0064 00380240 		.word	1073887232
 249              		.cfi_endproc
 250              	.LFE132:
 252              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
ARM GAS  C:\Users\노호진\AppData\Local\Temp\cchX8h7h.s 			page 8


 253              		.align	1
 254              		.global	HAL_TIM_MspPostInit
 255              		.syntax unified
 256              		.thumb
 257              		.thumb_func
 259              	HAL_TIM_MspPostInit:
 260              	.LVL8:
 261              	.LFB133:
 138:Core/Src/stm32f4xx_hal_msp.c **** 
 139:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 140:Core/Src/stm32f4xx_hal_msp.c **** {
 262              		.loc 1 140 1 is_stmt 1 view -0
 263              		.cfi_startproc
 264              		@ args = 0, pretend = 0, frame = 24
 265              		@ frame_needed = 0, uses_anonymous_args = 0
 266              		.loc 1 140 1 is_stmt 0 view .LVU51
 267 0000 00B5     		push	{lr}
 268              	.LCFI8:
 269              		.cfi_def_cfa_offset 4
 270              		.cfi_offset 14, -4
 271 0002 87B0     		sub	sp, sp, #28
 272              	.LCFI9:
 273              		.cfi_def_cfa_offset 32
 141:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 274              		.loc 1 141 3 is_stmt 1 view .LVU52
 275              		.loc 1 141 20 is_stmt 0 view .LVU53
 276 0004 0023     		movs	r3, #0
 277 0006 0193     		str	r3, [sp, #4]
 278 0008 0293     		str	r3, [sp, #8]
 279 000a 0393     		str	r3, [sp, #12]
 280 000c 0493     		str	r3, [sp, #16]
 281 000e 0593     		str	r3, [sp, #20]
 142:Core/Src/stm32f4xx_hal_msp.c ****   if(htim->Instance==TIM3)
 282              		.loc 1 142 3 is_stmt 1 view .LVU54
 283              		.loc 1 142 10 is_stmt 0 view .LVU55
 284 0010 0268     		ldr	r2, [r0]
 285              		.loc 1 142 5 view .LVU56
 286 0012 0E4B     		ldr	r3, .L26
 287 0014 9A42     		cmp	r2, r3
 288 0016 02D0     		beq	.L25
 289              	.LVL9:
 290              	.L22:
 143:Core/Src/stm32f4xx_hal_msp.c ****   {
 144:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 145:Core/Src/stm32f4xx_hal_msp.c **** 
 146:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 147:Core/Src/stm32f4xx_hal_msp.c **** 
 148:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 149:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 150:Core/Src/stm32f4xx_hal_msp.c ****     PC7     ------> TIM3_CH2
 151:Core/Src/stm32f4xx_hal_msp.c ****     */
 152:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_7;
 153:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 154:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 155:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 156:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 157:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
ARM GAS  C:\Users\노호진\AppData\Local\Temp\cchX8h7h.s 			page 9


 158:Core/Src/stm32f4xx_hal_msp.c **** 
 159:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 160:Core/Src/stm32f4xx_hal_msp.c **** 
 161:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 162:Core/Src/stm32f4xx_hal_msp.c ****   }
 163:Core/Src/stm32f4xx_hal_msp.c **** 
 164:Core/Src/stm32f4xx_hal_msp.c **** }
 291              		.loc 1 164 1 view .LVU57
 292 0018 07B0     		add	sp, sp, #28
 293              	.LCFI10:
 294              		.cfi_remember_state
 295              		.cfi_def_cfa_offset 4
 296              		@ sp needed
 297 001a 5DF804FB 		ldr	pc, [sp], #4
 298              	.LVL10:
 299              	.L25:
 300              	.LCFI11:
 301              		.cfi_restore_state
 148:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 302              		.loc 1 148 5 is_stmt 1 view .LVU58
 303              	.LBB7:
 148:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 304              		.loc 1 148 5 view .LVU59
 305 001e 0023     		movs	r3, #0
 306 0020 0093     		str	r3, [sp]
 148:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 307              		.loc 1 148 5 view .LVU60
 308 0022 0B4B     		ldr	r3, .L26+4
 309 0024 1A6B     		ldr	r2, [r3, #48]
 310 0026 42F00402 		orr	r2, r2, #4
 311 002a 1A63     		str	r2, [r3, #48]
 148:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 312              		.loc 1 148 5 view .LVU61
 313 002c 1B6B     		ldr	r3, [r3, #48]
 314 002e 03F00403 		and	r3, r3, #4
 315 0032 0093     		str	r3, [sp]
 148:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 316              		.loc 1 148 5 view .LVU62
 317 0034 009B     		ldr	r3, [sp]
 318              	.LBE7:
 148:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 319              		.loc 1 148 5 view .LVU63
 152:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 320              		.loc 1 152 5 view .LVU64
 152:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 321              		.loc 1 152 25 is_stmt 0 view .LVU65
 322 0036 8023     		movs	r3, #128
 323 0038 0193     		str	r3, [sp, #4]
 153:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 324              		.loc 1 153 5 is_stmt 1 view .LVU66
 153:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 325              		.loc 1 153 26 is_stmt 0 view .LVU67
 326 003a 0223     		movs	r3, #2
 327 003c 0293     		str	r3, [sp, #8]
 154:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 328              		.loc 1 154 5 is_stmt 1 view .LVU68
 155:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
ARM GAS  C:\Users\노호진\AppData\Local\Temp\cchX8h7h.s 			page 10


 329              		.loc 1 155 5 view .LVU69
 156:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 330              		.loc 1 156 5 view .LVU70
 156:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 331              		.loc 1 156 31 is_stmt 0 view .LVU71
 332 003e 0593     		str	r3, [sp, #20]
 157:Core/Src/stm32f4xx_hal_msp.c **** 
 333              		.loc 1 157 5 is_stmt 1 view .LVU72
 334 0040 01A9     		add	r1, sp, #4
 335 0042 0448     		ldr	r0, .L26+8
 336              	.LVL11:
 157:Core/Src/stm32f4xx_hal_msp.c **** 
 337              		.loc 1 157 5 is_stmt 0 view .LVU73
 338 0044 FFF7FEFF 		bl	HAL_GPIO_Init
 339              	.LVL12:
 340              		.loc 1 164 1 view .LVU74
 341 0048 E6E7     		b	.L22
 342              	.L27:
 343 004a 00BF     		.align	2
 344              	.L26:
 345 004c 00040040 		.word	1073742848
 346 0050 00380240 		.word	1073887232
 347 0054 00080240 		.word	1073874944
 348              		.cfi_endproc
 349              	.LFE133:
 351              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 352              		.align	1
 353              		.global	HAL_TIM_PWM_MspDeInit
 354              		.syntax unified
 355              		.thumb
 356              		.thumb_func
 358              	HAL_TIM_PWM_MspDeInit:
 359              	.LVL13:
 360              	.LFB134:
 165:Core/Src/stm32f4xx_hal_msp.c **** /**
 166:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_PWM MSP De-Initialization
 167:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 168:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
 169:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 170:Core/Src/stm32f4xx_hal_msp.c **** */
 171:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* htim_pwm)
 172:Core/Src/stm32f4xx_hal_msp.c **** {
 361              		.loc 1 172 1 is_stmt 1 view -0
 362              		.cfi_startproc
 363              		@ args = 0, pretend = 0, frame = 0
 364              		@ frame_needed = 0, uses_anonymous_args = 0
 365              		@ link register save eliminated.
 173:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_pwm->Instance==TIM3)
 366              		.loc 1 173 3 view .LVU76
 367              		.loc 1 173 14 is_stmt 0 view .LVU77
 368 0000 0268     		ldr	r2, [r0]
 369              		.loc 1 173 5 view .LVU78
 370 0002 054B     		ldr	r3, .L31
 371 0004 9A42     		cmp	r2, r3
 372 0006 00D0     		beq	.L30
 373              	.L28:
 174:Core/Src/stm32f4xx_hal_msp.c ****   {
ARM GAS  C:\Users\노호진\AppData\Local\Temp\cchX8h7h.s 			page 11


 175:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 176:Core/Src/stm32f4xx_hal_msp.c **** 
 177:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 178:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 179:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 180:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 181:Core/Src/stm32f4xx_hal_msp.c **** 
 182:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 183:Core/Src/stm32f4xx_hal_msp.c ****   }
 184:Core/Src/stm32f4xx_hal_msp.c **** 
 185:Core/Src/stm32f4xx_hal_msp.c **** }
 374              		.loc 1 185 1 view .LVU79
 375 0008 7047     		bx	lr
 376              	.L30:
 179:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 377              		.loc 1 179 5 is_stmt 1 view .LVU80
 378 000a 044A     		ldr	r2, .L31+4
 379 000c 136C     		ldr	r3, [r2, #64]
 380 000e 23F00203 		bic	r3, r3, #2
 381 0012 1364     		str	r3, [r2, #64]
 382              		.loc 1 185 1 is_stmt 0 view .LVU81
 383 0014 F8E7     		b	.L28
 384              	.L32:
 385 0016 00BF     		.align	2
 386              	.L31:
 387 0018 00040040 		.word	1073742848
 388 001c 00380240 		.word	1073887232
 389              		.cfi_endproc
 390              	.LFE134:
 392              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 393              		.align	1
 394              		.global	HAL_TIM_Base_MspDeInit
 395              		.syntax unified
 396              		.thumb
 397              		.thumb_func
 399              	HAL_TIM_Base_MspDeInit:
 400              	.LVL14:
 401              	.LFB135:
 186:Core/Src/stm32f4xx_hal_msp.c **** 
 187:Core/Src/stm32f4xx_hal_msp.c **** /**
 188:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 189:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 190:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 191:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 192:Core/Src/stm32f4xx_hal_msp.c **** */
 193:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 194:Core/Src/stm32f4xx_hal_msp.c **** {
 402              		.loc 1 194 1 is_stmt 1 view -0
 403              		.cfi_startproc
 404              		@ args = 0, pretend = 0, frame = 0
 405              		@ frame_needed = 0, uses_anonymous_args = 0
 406              		.loc 1 194 1 is_stmt 0 view .LVU83
 407 0000 08B5     		push	{r3, lr}
 408              	.LCFI12:
 409              		.cfi_def_cfa_offset 8
 410              		.cfi_offset 3, -8
 411              		.cfi_offset 14, -4
ARM GAS  C:\Users\노호진\AppData\Local\Temp\cchX8h7h.s 			page 12


 195:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM7)
 412              		.loc 1 195 3 is_stmt 1 view .LVU84
 413              		.loc 1 195 15 is_stmt 0 view .LVU85
 414 0002 0368     		ldr	r3, [r0]
 415              		.loc 1 195 5 view .LVU86
 416 0004 0B4A     		ldr	r2, .L39
 417 0006 9342     		cmp	r3, r2
 418 0008 03D0     		beq	.L37
 196:Core/Src/stm32f4xx_hal_msp.c ****   {
 197:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspDeInit 0 */
 198:Core/Src/stm32f4xx_hal_msp.c **** 
 199:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM7_MspDeInit 0 */
 200:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 201:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM7_CLK_DISABLE();
 202:Core/Src/stm32f4xx_hal_msp.c **** 
 203:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM7 interrupt DeInit */
 204:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM7_IRQn);
 205:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 206:Core/Src/stm32f4xx_hal_msp.c **** 
 207:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM7_MspDeInit 1 */
 208:Core/Src/stm32f4xx_hal_msp.c ****   }
 209:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM14)
 419              		.loc 1 209 8 is_stmt 1 view .LVU87
 420              		.loc 1 209 10 is_stmt 0 view .LVU88
 421 000a 0B4A     		ldr	r2, .L39+4
 422 000c 9342     		cmp	r3, r2
 423 000e 0AD0     		beq	.L38
 424              	.LVL15:
 425              	.L33:
 210:Core/Src/stm32f4xx_hal_msp.c ****   {
 211:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspDeInit 0 */
 212:Core/Src/stm32f4xx_hal_msp.c **** 
 213:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM14_MspDeInit 0 */
 214:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 215:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM14_CLK_DISABLE();
 216:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspDeInit 1 */
 217:Core/Src/stm32f4xx_hal_msp.c **** 
 218:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM14_MspDeInit 1 */
 219:Core/Src/stm32f4xx_hal_msp.c ****   }
 220:Core/Src/stm32f4xx_hal_msp.c **** 
 221:Core/Src/stm32f4xx_hal_msp.c **** }
 426              		.loc 1 221 1 view .LVU89
 427 0010 08BD     		pop	{r3, pc}
 428              	.LVL16:
 429              	.L37:
 201:Core/Src/stm32f4xx_hal_msp.c **** 
 430              		.loc 1 201 5 is_stmt 1 view .LVU90
 431 0012 02F50932 		add	r2, r2, #140288
 432 0016 136C     		ldr	r3, [r2, #64]
 433 0018 23F02003 		bic	r3, r3, #32
 434 001c 1364     		str	r3, [r2, #64]
 204:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 435              		.loc 1 204 5 view .LVU91
 436 001e 3720     		movs	r0, #55
 437              	.LVL17:
 204:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 438              		.loc 1 204 5 is_stmt 0 view .LVU92
ARM GAS  C:\Users\노호진\AppData\Local\Temp\cchX8h7h.s 			page 13


 439 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 440              	.LVL18:
 441 0024 F4E7     		b	.L33
 442              	.LVL19:
 443              	.L38:
 215:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspDeInit 1 */
 444              		.loc 1 215 5 is_stmt 1 view .LVU93
 445 0026 02F50632 		add	r2, r2, #137216
 446 002a 136C     		ldr	r3, [r2, #64]
 447 002c 23F48073 		bic	r3, r3, #256
 448 0030 1364     		str	r3, [r2, #64]
 449              		.loc 1 221 1 is_stmt 0 view .LVU94
 450 0032 EDE7     		b	.L33
 451              	.L40:
 452              		.align	2
 453              	.L39:
 454 0034 00140040 		.word	1073746944
 455 0038 00200040 		.word	1073750016
 456              		.cfi_endproc
 457              	.LFE135:
 459              		.text
 460              	.Letext0:
 461              		.file 2 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 462              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 463              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 464              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 465              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 466              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 467              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 468              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  C:\Users\노호진\AppData\Local\Temp\cchX8h7h.s 			page 14


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
C:\Users\노호진\AppData\Local\Temp\cchX8h7h.s:20     .text.HAL_MspInit:00000000 $t
C:\Users\노호진\AppData\Local\Temp\cchX8h7h.s:26     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\노호진\AppData\Local\Temp\cchX8h7h.s:80     .text.HAL_MspInit:00000034 $d
C:\Users\노호진\AppData\Local\Temp\cchX8h7h.s:85     .text.HAL_TIM_PWM_MspInit:00000000 $t
C:\Users\노호진\AppData\Local\Temp\cchX8h7h.s:91     .text.HAL_TIM_PWM_MspInit:00000000 HAL_TIM_PWM_MspInit
C:\Users\노호진\AppData\Local\Temp\cchX8h7h.s:139    .text.HAL_TIM_PWM_MspInit:00000028 $d
C:\Users\노호진\AppData\Local\Temp\cchX8h7h.s:145    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\노호진\AppData\Local\Temp\cchX8h7h.s:151    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\노호진\AppData\Local\Temp\cchX8h7h.s:246    .text.HAL_TIM_Base_MspInit:0000005c $d
C:\Users\노호진\AppData\Local\Temp\cchX8h7h.s:253    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\노호진\AppData\Local\Temp\cchX8h7h.s:259    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\노호진\AppData\Local\Temp\cchX8h7h.s:345    .text.HAL_TIM_MspPostInit:0000004c $d
C:\Users\노호진\AppData\Local\Temp\cchX8h7h.s:352    .text.HAL_TIM_PWM_MspDeInit:00000000 $t
C:\Users\노호진\AppData\Local\Temp\cchX8h7h.s:358    .text.HAL_TIM_PWM_MspDeInit:00000000 HAL_TIM_PWM_MspDeInit
C:\Users\노호진\AppData\Local\Temp\cchX8h7h.s:387    .text.HAL_TIM_PWM_MspDeInit:00000018 $d
C:\Users\노호진\AppData\Local\Temp\cchX8h7h.s:393    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\노호진\AppData\Local\Temp\cchX8h7h.s:399    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\노호진\AppData\Local\Temp\cchX8h7h.s:454    .text.HAL_TIM_Base_MspDeInit:00000034 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
HAL_NVIC_DisableIRQ
