============================================================
   Tang Dynasty, V5.0.30786
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD5.0.30786/bin/td.exe
   Run by =     if you
   Run Date =   Mon Feb 14 12:01:19 2022

   Run on =     DESKTOP-KVJMB1K
============================================================
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
HDL-1007 : analyze verilog file rtl/AHBlite_Block_RAM.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file rtl/AHBlite_WaterLight.v
HDL-1007 : analyze verilog file rtl/Block_RAM.v
HDL-1007 : analyze verilog file rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file rtl/CortexM0_SoC.v
HDL-1007 : analyze verilog file rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file rtl/FIFO.v
HDL-1007 : analyze verilog file rtl/UART_RX.v
HDL-1007 : analyze verilog file rtl/UART_TX.v
HDL-1007 : analyze verilog file rtl/WaterLight.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in rtl/CortexM0_SoC.v(80)
HDL-1007 : elaborate module CortexM0_SoC in rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module cortexm0ds_logic in rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in rtl/CortexM0_SoC.v(304)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_WRADDR' in rtl/CortexM0_SoC.v(305)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_RDADDR' in rtl/CortexM0_SoC.v(306)
HDL-1007 : elaborate module AHBlite_WaterLight in rtl/AHBlite_WaterLight.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in rtl/CortexM0_SoC.v(364)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_WRADDR' in rtl/CortexM0_SoC.v(365)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_RDADDR' in rtl/CortexM0_SoC.v(366)
HDL-1007 : elaborate module AHBlite_UART in rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module Block_RAM in rtl/Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addra' in rtl/CortexM0_SoC.v(408)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addrb' in rtl/CortexM0_SoC.v(409)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addra' in rtl/CortexM0_SoC.v(417)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addrb' in rtl/CortexM0_SoC.v(418)
HDL-1007 : elaborate module WaterLight in rtl/WaterLight.v(1)
HDL-1007 : elaborate module clkuart_pwm in rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in rtl/FIFO.v(4)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  2.693733s wall, 2.671875s user + 0.078125s system = 2.750000s CPU (102.1%)

RUN-1004 : used memory is 267 MB, reserved memory is 224 MB, peak memory is 452 MB
RUN-1002 : start command "read_adc const.adc"
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; "
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = R7; "
RUN-1002 : start command "set_pin_assignment  LED[0]   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  LED[1]   LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment  LED[2]   LOCATION = B16; "
RUN-1002 : start command "set_pin_assignment  LED[3]   LOCATION = C15; "
RUN-1002 : start command "set_pin_assignment  LED[4]   LOCATION = C16; "
RUN-1002 : start command "set_pin_assignment  LED[5]   LOCATION = E13; "
RUN-1002 : start command "set_pin_assignment  LED[6]   LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment  LED[7]   LOCATION = F16; "
RUN-1002 : start command "set_pin_assignment  LEDclk   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  TXD   LOCATION = D12; "
RUN-1002 : start command "set_pin_assignment  RXD   LOCATION = F12; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD5.0.30786/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "WaterLight"
SYN-1012 : SanityCheck: Model "AHBlite_WaterLight"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 16x8, write 16x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model WaterLight
SYN-1011 : Flatten model AHBlite_WaterLight
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 51 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 22927/253 useful/useless nets, 22386/118 useful/useless insts
SYN-1021 : Optimized 62 onehot mux instances.
SYN-1020 : Optimized 73 distributor mux.
SYN-1016 : Merged 152 instances.
SYN-1015 : Optimize round 1, 930 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 22706/21 useful/useless nets, 22166/177 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 2, 206 better
SYN-1014 : Optimize round 3
SYN-1032 : 22704/2 useful/useless nets, 22164/0 useful/useless insts
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 146 inv instances.
SYN-1032 : 20889/400 useful/useless nets, 20654/344 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     K7vpw6_reg
SYN-1002 :     Xbopw6_reg
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 1, 4042 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 5 inv instances.
SYN-1032 : 19876/22 useful/useless nets, 19641/14 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 27 better
SYN-1014 : Optimize round 3
SYN-1032 : 19870/0 useful/useless nets, 19635/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.190425s wall, 3.843750s user + 0.312500s system = 4.156250s CPU (99.2%)

RUN-1004 : used memory is 363 MB, reserved memory is 323 MB, peak memory is 452 MB
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        15
  #input                    4
  #output                  10
  #inout                    1

Gate Statistics
#Basic gates            19922
  #and                   9462
  #nand                     0
  #or                    1957
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6422
  #bufif1                   1
  #MX21                   521
  #FADD                     0
  #DFF                   1486
  #LATCH                    0
#MACRO_ADD                 17
#MACRO_EQ                  41
#MACRO_MULT                 1
#MACRO_MUX                191

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |18436  |1486   |68     |
|  u_logic |cortexm0ds_logic |18291  |1298   |14     |
+----------------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db uart_rtl.db" in  1.800666s wall, 1.734375s user + 0.093750s system = 1.828125s CPU (101.5%)

RUN-1004 : used memory is 477 MB, reserved memory is 441 MB, peak memory is 478 MB
RUN-1002 : start command "optimize_gate -maparea uart_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD5.0.30786/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 15 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART_TX/FIFO/al_ram_mem) write 16x8, read 16x8
SYN-2531 : DRAM UART_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 94 instances.
SYN-2501 : Optimize round 1, 367 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1019 : Optimized 189 mux instances.
SYN-1016 : Merged 18 instances.
SYN-1032 : 21288/201 useful/useless nets, 20882/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 19963/68 useful/useless nets, 19640/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20397/2 useful/useless nets, 20142/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21034/4 useful/useless nets, 20779/4 useful/useless insts
SYN-1032 : 21751/59 useful/useless nets, 21331/53 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 305 (3.83), #lev = 4 (2.54)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 301 (3.82), #lev = 4 (2.41)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 912 instances into 307 LUTs, name keeping = 59%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 4743 (3.72), #lev = 19 (9.65)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 4718 (3.74), #lev = 16 (8.57)
SYN-3001 : Logic optimization runtime opt =   1.03 sec, map =  95.69 sec
SYN-3001 : Mapper mapped 18641 instances into 4718 LUTs, name keeping = 35%.
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        15
  #input                    4
  #output                  10
  #inout                    1

LUT Statistics
#Total_luts              5260
  #lut4                  4143
  #lut5                   882
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             235

Utilization Statistics
#lut                     5260   out of  19600   26.84%
#reg                     1485   out of  19600    7.58%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       2
#pad                       15   out of    188    7.98%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |5025   |235    |1485   |32     |3      |
|  u_logic |cortexm0ds_logic |4718   |173    |1297   |0      |3      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 188 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 29 adder to BLE ...
SYN-4008 : Packed 29 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 2 DRAM and 0 SEQ.
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1297 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea uart_gate.area" in  13.649081s wall, 13.609375s user + 0.375000s system = 13.984375s CPU (102.5%)

RUN-1004 : used memory is 501 MB, reserved memory is 462 MB, peak memory is 505 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db uart_gate.db" in  2.804987s wall, 3.078125s user + 0.296875s system = 3.375000s CPU (120.3%)

RUN-1004 : used memory is 538 MB, reserved memory is 505 MB, peak memory is 542 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.0.30786/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LEDclk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net LEDclk_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LEDclk_pad to drive 16 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 6659 instances
RUN-1001 : 5024 luts, 1485 seqs, 59 mslices, 36 lslices, 15 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6974 nets
RUN-1001 : 3729 nets have 2 pins
RUN-1001 : 2306 nets have [3 - 5] pins
RUN-1001 : 506 nets have [6 - 10] pins
RUN-1001 : 241 nets have [11 - 20] pins
RUN-1001 : 188 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6657 instances, 5024 luts, 1485 seqs, 95 slices, 13 macros(95 instances: 59 mslices 36 lslices)
PHY-3001 : Cell area utilization is 26%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.59403e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6657.
PHY-3001 : End clustering;  0.000019s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 26%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.22733e+06, overlap = 76.5
PHY-3002 : Step(2): len = 943381, overlap = 83.3125
PHY-3002 : Step(3): len = 640929, overlap = 131.531
PHY-3002 : Step(4): len = 527790, overlap = 194.031
PHY-3002 : Step(5): len = 386031, overlap = 235.156
PHY-3002 : Step(6): len = 344632, overlap = 260.313
PHY-3002 : Step(7): len = 286292, overlap = 265.125
PHY-3002 : Step(8): len = 269928, overlap = 276.5
PHY-3002 : Step(9): len = 242779, overlap = 295
PHY-3002 : Step(10): len = 235694, overlap = 304.344
PHY-3002 : Step(11): len = 210957, overlap = 320.906
PHY-3002 : Step(12): len = 200263, overlap = 339.438
PHY-3002 : Step(13): len = 184582, overlap = 346.219
PHY-3002 : Step(14): len = 183276, overlap = 348.375
PHY-3002 : Step(15): len = 175009, overlap = 351.813
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.58826e-06
PHY-3002 : Step(16): len = 179256, overlap = 344.5
PHY-3002 : Step(17): len = 181999, overlap = 348.844
PHY-3002 : Step(18): len = 175365, overlap = 346.875
PHY-3002 : Step(19): len = 176321, overlap = 346.5
PHY-3002 : Step(20): len = 180150, overlap = 344.625
PHY-3002 : Step(21): len = 181623, overlap = 338.063
PHY-3002 : Step(22): len = 178779, overlap = 335.938
PHY-3002 : Step(23): len = 179846, overlap = 335.313
PHY-3002 : Step(24): len = 180007, overlap = 335.438
PHY-3002 : Step(25): len = 177860, overlap = 332.625
PHY-3002 : Step(26): len = 176261, overlap = 332.563
PHY-3002 : Step(27): len = 175097, overlap = 329.125
PHY-3002 : Step(28): len = 175283, overlap = 321.219
PHY-3002 : Step(29): len = 175235, overlap = 317.531
PHY-3002 : Step(30): len = 173816, overlap = 315.375
PHY-3002 : Step(31): len = 174673, overlap = 310.438
PHY-3002 : Step(32): len = 171581, overlap = 309.219
PHY-3002 : Step(33): len = 171268, overlap = 309.094
PHY-3002 : Step(34): len = 169499, overlap = 308.156
PHY-3002 : Step(35): len = 169582, overlap = 307.219
PHY-3002 : Step(36): len = 167699, overlap = 307.844
PHY-3002 : Step(37): len = 167653, overlap = 304.875
PHY-3002 : Step(38): len = 166801, overlap = 293.094
PHY-3002 : Step(39): len = 164744, overlap = 289.313
PHY-3002 : Step(40): len = 164139, overlap = 290.594
PHY-3002 : Step(41): len = 163600, overlap = 293.719
PHY-3002 : Step(42): len = 161147, overlap = 294.125
PHY-3002 : Step(43): len = 161773, overlap = 294.969
PHY-3002 : Step(44): len = 162731, overlap = 293.313
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.17652e-06
PHY-3002 : Step(45): len = 162837, overlap = 292.094
PHY-3002 : Step(46): len = 163911, overlap = 291.719
PHY-3002 : Step(47): len = 166594, overlap = 291.281
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.37561e-06
PHY-3002 : Step(48): len = 168326, overlap = 282.406
PHY-3002 : Step(49): len = 172635, overlap = 280.188
PHY-3002 : Step(50): len = 192208, overlap = 259.906
PHY-3002 : Step(51): len = 199305, overlap = 239.656
PHY-3002 : Step(52): len = 200718, overlap = 223.5
PHY-3002 : Step(53): len = 204192, overlap = 229.281
PHY-3002 : Step(54): len = 209895, overlap = 225.656
PHY-3002 : Step(55): len = 212111, overlap = 216.594
PHY-3002 : Step(56): len = 213198, overlap = 203.469
PHY-3002 : Step(57): len = 214047, overlap = 186.875
PHY-3002 : Step(58): len = 216024, overlap = 170.906
PHY-3002 : Step(59): len = 215825, overlap = 158.344
PHY-3002 : Step(60): len = 215995, overlap = 153.938
PHY-3002 : Step(61): len = 215932, overlap = 152.813
PHY-3002 : Step(62): len = 216243, overlap = 147.781
PHY-3002 : Step(63): len = 215811, overlap = 142.25
PHY-3002 : Step(64): len = 216845, overlap = 141.531
PHY-3002 : Step(65): len = 217675, overlap = 139.094
PHY-3002 : Step(66): len = 218126, overlap = 125.313
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.67512e-05
PHY-3002 : Step(67): len = 220306, overlap = 127.844
PHY-3002 : Step(68): len = 221438, overlap = 121.813
PHY-3002 : Step(69): len = 227260, overlap = 118.469
PHY-3002 : Step(70): len = 235783, overlap = 112.625
PHY-3002 : Step(71): len = 237335, overlap = 100.313
PHY-3002 : Step(72): len = 240009, overlap = 94.375
PHY-3002 : Step(73): len = 242843, overlap = 89.2813
PHY-3002 : Step(74): len = 244918, overlap = 92.5938
PHY-3002 : Step(75): len = 246993, overlap = 94.375
PHY-3002 : Step(76): len = 248025, overlap = 91.4688
PHY-3002 : Step(77): len = 248934, overlap = 91.375
PHY-3002 : Step(78): len = 250115, overlap = 90.4063
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.35024e-05
PHY-3002 : Step(79): len = 251138, overlap = 85.375
PHY-3002 : Step(80): len = 251287, overlap = 85.2813
PHY-3002 : Step(81): len = 251748, overlap = 82.8438
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015657s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 640744, over cnt = 1757(4%), over = 3343, worst = 13
PHY-1002 : len = 661304, over cnt = 1545(4%), over = 2565, worst = 9
PHY-1002 : len = 703576, over cnt = 994(2%), over = 1565, worst = 7
PHY-1002 : len = 751384, over cnt = 513(1%), over = 808, worst = 5
PHY-1002 : len = 773840, over cnt = 220(0%), over = 311, worst = 4
PHY-1001 : End global iterations;  0.964132s wall, 1.781250s user + 0.156250s system = 1.937500s CPU (201.0%)

PHY-1001 : Congestion index: top1 = 80.00, top5 = 66.25, top10 = 58.75, top15 = 53.13.
PHY-3001 : End congestion estimation;  1.117698s wall, 1.921875s user + 0.156250s system = 2.078125s CPU (185.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.08546e-06
PHY-3002 : Step(82): len = 243374, overlap = 138.875
PHY-3002 : Step(83): len = 240219, overlap = 179.938
PHY-3002 : Step(84): len = 226956, overlap = 238.563
PHY-3002 : Step(85): len = 206538, overlap = 277.719
PHY-3002 : Step(86): len = 188007, overlap = 286.688
PHY-3002 : Step(87): len = 180241, overlap = 297.469
PHY-3002 : Step(88): len = 179843, overlap = 305
PHY-3002 : Step(89): len = 175916, overlap = 314.438
PHY-3002 : Step(90): len = 171848, overlap = 316.563
PHY-3002 : Step(91): len = 170875, overlap = 315.906
PHY-3002 : Step(92): len = 167160, overlap = 331.563
PHY-3002 : Step(93): len = 166756, overlap = 340.188
PHY-3002 : Step(94): len = 166837, overlap = 341.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.17093e-06
PHY-3002 : Step(95): len = 178707, overlap = 325.688
PHY-3002 : Step(96): len = 185607, overlap = 316.531
PHY-3002 : Step(97): len = 193389, overlap = 294
PHY-3002 : Step(98): len = 190913, overlap = 279.563
PHY-3002 : Step(99): len = 191705, overlap = 273.469
PHY-3002 : Step(100): len = 193357, overlap = 245.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.34186e-06
PHY-3002 : Step(101): len = 210837, overlap = 221.438
PHY-3002 : Step(102): len = 220301, overlap = 218.938
PHY-3002 : Step(103): len = 241202, overlap = 195.344
PHY-3002 : Step(104): len = 245578, overlap = 163.063
PHY-3002 : Step(105): len = 245558, overlap = 154.656
PHY-3002 : Step(106): len = 242750, overlap = 146.156
PHY-3002 : Step(107): len = 241514, overlap = 141.688
PHY-3002 : Step(108): len = 240564, overlap = 142.313
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.66837e-05
PHY-3002 : Step(109): len = 254974, overlap = 127.594
PHY-3002 : Step(110): len = 268840, overlap = 105.063
PHY-3002 : Step(111): len = 275483, overlap = 94.875
PHY-3002 : Step(112): len = 276878, overlap = 85.5625
PHY-3002 : Step(113): len = 277539, overlap = 79.5
PHY-3002 : Step(114): len = 277613, overlap = 74.9688
PHY-3002 : Step(115): len = 274705, overlap = 76.4375
PHY-3002 : Step(116): len = 274042, overlap = 76.0313
PHY-3002 : Step(117): len = 274471, overlap = 76.4375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.33674e-05
PHY-3002 : Step(118): len = 293483, overlap = 57.0313
PHY-3002 : Step(119): len = 303348, overlap = 50.9688
PHY-3002 : Step(120): len = 314607, overlap = 36.6875
PHY-3002 : Step(121): len = 312632, overlap = 27.3125
PHY-3002 : Step(122): len = 313086, overlap = 25.6875
PHY-3002 : Step(123): len = 310564, overlap = 22.1563
PHY-3002 : Step(124): len = 309176, overlap = 23.9063
PHY-3002 : Step(125): len = 310371, overlap = 24.1875
PHY-3002 : Step(126): len = 311725, overlap = 24.8125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.67349e-05
PHY-3002 : Step(127): len = 328284, overlap = 18.4688
PHY-3002 : Step(128): len = 337427, overlap = 11.4688
PHY-3002 : Step(129): len = 344176, overlap = 9.5625
PHY-3002 : Step(130): len = 342719, overlap = 9.71875
PHY-3002 : Step(131): len = 342007, overlap = 8.4375
PHY-3002 : Step(132): len = 340675, overlap = 6.125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000132223
PHY-3002 : Step(133): len = 352708, overlap = 5.84375
PHY-3002 : Step(134): len = 361928, overlap = 5.96875
PHY-3002 : Step(135): len = 371905, overlap = 3.0625
PHY-3002 : Step(136): len = 374072, overlap = 1.78125
PHY-3002 : Step(137): len = 373373, overlap = 1.09375
PHY-3002 : Step(138): len = 372219, overlap = 0.59375
PHY-3002 : Step(139): len = 372037, overlap = 0.1875
PHY-3002 : Step(140): len = 372285, overlap = 0.09375
PHY-3002 : Step(141): len = 372180, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.00494e+06, over cnt = 579(1%), over = 819, worst = 7
PHY-1002 : len = 1.0119e+06, over cnt = 284(0%), over = 374, worst = 5
PHY-1002 : len = 1.01339e+06, over cnt = 200(0%), over = 263, worst = 4
PHY-1002 : len = 1.014e+06, over cnt = 129(0%), over = 170, worst = 4
PHY-1002 : len = 1.01385e+06, over cnt = 109(0%), over = 146, worst = 4
PHY-1001 : End global iterations;  0.429073s wall, 1.031250s user + 0.031250s system = 1.062500s CPU (247.6%)

PHY-1001 : Congestion index: top1 = 58.13, top5 = 46.25, top10 = 41.25, top15 = 37.50.
PHY-3001 : End congestion estimation;  0.606933s wall, 1.187500s user + 0.046875s system = 1.234375s CPU (203.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.0101e-05
PHY-3002 : Step(142): len = 373237, overlap = 23.5625
PHY-3002 : Step(143): len = 370543, overlap = 19.8125
PHY-3002 : Step(144): len = 358560, overlap = 21.5625
PHY-3002 : Step(145): len = 343202, overlap = 19.625
PHY-3002 : Step(146): len = 333780, overlap = 23.8438
PHY-3002 : Step(147): len = 326037, overlap = 21.8438
PHY-3002 : Step(148): len = 318516, overlap = 31.5938
PHY-3002 : Step(149): len = 314810, overlap = 31.6875
PHY-3002 : Step(150): len = 312342, overlap = 30.5625
PHY-3002 : Step(151): len = 308867, overlap = 35.8125
PHY-3002 : Step(152): len = 305983, overlap = 35.6875
PHY-3002 : Step(153): len = 304592, overlap = 38.3125
PHY-3002 : Step(154): len = 303183, overlap = 40.2813
PHY-3002 : Step(155): len = 300959, overlap = 41.6875
PHY-3002 : Step(156): len = 299833, overlap = 43.0625
PHY-3002 : Step(157): len = 298956, overlap = 42.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000160202
PHY-3002 : Step(158): len = 308070, overlap = 33.125
PHY-3002 : Step(159): len = 314583, overlap = 28.2813
PHY-3002 : Step(160): len = 321974, overlap = 23.8125
PHY-3002 : Step(161): len = 324320, overlap = 18.7188
PHY-3002 : Step(162): len = 326048, overlap = 15.9688
PHY-3002 : Step(163): len = 327084, overlap = 14.1563
PHY-3002 : Step(164): len = 326166, overlap = 13.9375
PHY-3002 : Step(165): len = 326101, overlap = 13.0625
PHY-3002 : Step(166): len = 326002, overlap = 12.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000320404
PHY-3002 : Step(167): len = 331389, overlap = 10.6875
PHY-3002 : Step(168): len = 335394, overlap = 10.4688
PHY-3002 : Step(169): len = 344785, overlap = 9.09375
PHY-3002 : Step(170): len = 347588, overlap = 8.53125
PHY-3002 : Step(171): len = 349450, overlap = 8.25
PHY-3002 : Step(172): len = 351612, overlap = 6.90625
PHY-3002 : Step(173): len = 351616, overlap = 8.3125
PHY-3002 : Step(174): len = 351462, overlap = 7.53125
PHY-3002 : Step(175): len = 351374, overlap = 6.34375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00059206
PHY-3002 : Step(176): len = 354557, overlap = 5.90625
PHY-3002 : Step(177): len = 357173, overlap = 6.15625
PHY-3002 : Step(178): len = 362575, overlap = 4.59375
PHY-3002 : Step(179): len = 366987, overlap = 3.34375
PHY-3002 : Step(180): len = 369816, overlap = 3.15625
PHY-3002 : Step(181): len = 372630, overlap = 3
PHY-3002 : Step(182): len = 374022, overlap = 2.78125
PHY-3002 : Step(183): len = 374571, overlap = 2.5
PHY-3002 : Step(184): len = 374524, overlap = 3.28125
PHY-3002 : Step(185): len = 374337, overlap = 2.65625
PHY-3002 : Step(186): len = 374253, overlap = 2.6875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00112202
PHY-3002 : Step(187): len = 376857, overlap = 2.5625
PHY-3002 : Step(188): len = 378999, overlap = 2.40625
PHY-3002 : Step(189): len = 381798, overlap = 2.6875
PHY-3002 : Step(190): len = 384103, overlap = 2.8125
PHY-3002 : Step(191): len = 385841, overlap = 1.6875
PHY-3002 : Step(192): len = 388095, overlap = 1.46875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00186261
PHY-3002 : Step(193): len = 388973, overlap = 1.5625
PHY-3002 : Step(194): len = 390512, overlap = 1.4375
PHY-3002 : Step(195): len = 392504, overlap = 1
PHY-3002 : Step(196): len = 395586, overlap = 2.125
PHY-3002 : Step(197): len = 398307, overlap = 2.1875
PHY-3002 : Step(198): len = 401779, overlap = 2.0625
PHY-3002 : Step(199): len = 404430, overlap = 1.4375
PHY-3002 : Step(200): len = 405505, overlap = 1.0625
PHY-3002 : Step(201): len = 406071, overlap = 0.4375
PHY-3002 : Step(202): len = 406504, overlap = 0.5625
PHY-3002 : Step(203): len = 406155, overlap = 0.625
PHY-3002 : Step(204): len = 405836, overlap = 0.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00358235
PHY-3002 : Step(205): len = 406460, overlap = 0.8125
PHY-3002 : Step(206): len = 407627, overlap = 0.875
PHY-3002 : Step(207): len = 408099, overlap = 0.75
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 65.94 peak overflow 1.16
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.15621e+06, over cnt = 289(0%), over = 395, worst = 4
PHY-1002 : len = 1.15766e+06, over cnt = 192(0%), over = 262, worst = 4
PHY-1002 : len = 1.15849e+06, over cnt = 135(0%), over = 186, worst = 4
PHY-1002 : len = 1.15837e+06, over cnt = 103(0%), over = 141, worst = 4
PHY-1002 : len = 1.15794e+06, over cnt = 86(0%), over = 122, worst = 4
PHY-1001 : End global iterations;  0.414057s wall, 1.062500s user + 0.078125s system = 1.140625s CPU (275.5%)

PHY-1001 : Congestion index: top1 = 50.00, top5 = 42.50, top10 = 38.13, top15 = 35.63.
PHY-1001 : End incremental global routing;  0.592711s wall, 1.203125s user + 0.093750s system = 1.296875s CPU (218.8%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 31705, tnet num: 6950, tinst num: 6657, tnode num: 36412, tedge num: 51425.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.391787s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (95.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.494058s wall, 2.093750s user + 0.109375s system = 2.203125s CPU (147.5%)

OPT-1001 : End physical optimization;  1.572037s wall, 2.296875s user + 0.109375s system = 2.406250s CPU (153.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5024 LUT to BLE ...
SYN-4008 : Packed 5024 LUT and 612 SEQ to BLE.
SYN-4003 : Packing 873 remaining SEQ's ...
SYN-4005 : Packed 838 SEQ with LUT/SLICE
SYN-4006 : 3576 single LUT's are left
SYN-4006 : 35 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5059/5209 primitive instances ...
PHY-3001 : End packing;  0.945675s wall, 0.781250s user + 0.015625s system = 0.796875s CPU (84.3%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 2996 instances
RUN-1001 : 1471 mslices, 1470 lslices, 15 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6528 nets
RUN-1001 : 2998 nets have 2 pins
RUN-1001 : 2473 nets have [3 - 5] pins
RUN-1001 : 589 nets have [6 - 10] pins
RUN-1001 : 262 nets have [11 - 20] pins
RUN-1001 : 203 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 2994 instances, 2941 slices, 13 macros(95 instances: 59 mslices 36 lslices)
PHY-3001 : Cell area utilization is 36%
PHY-3001 : After packing: Len = 424916, Over = 12.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 36%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.18741e+06, over cnt = 236(0%), over = 284, worst = 3
PHY-1002 : len = 1.18842e+06, over cnt = 163(0%), over = 192, worst = 3
PHY-1002 : len = 1.1885e+06, over cnt = 105(0%), over = 123, worst = 3
PHY-1002 : len = 1.1881e+06, over cnt = 79(0%), over = 97, worst = 3
PHY-1002 : len = 1.18582e+06, over cnt = 61(0%), over = 78, worst = 3
PHY-1001 : End global iterations;  0.415488s wall, 0.890625s user + 0.078125s system = 0.968750s CPU (233.2%)

PHY-1001 : Congestion index: top1 = 53.75, top5 = 43.13, top10 = 38.13, top15 = 35.63.
PHY-3001 : End congestion estimation;  0.644431s wall, 1.125000s user + 0.078125s system = 1.203125s CPU (186.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.22378e-05
PHY-3002 : Step(208): len = 407169, overlap = 17
PHY-3002 : Step(209): len = 387883, overlap = 28.25
PHY-3002 : Step(210): len = 374383, overlap = 41.25
PHY-3002 : Step(211): len = 365698, overlap = 43.25
PHY-3002 : Step(212): len = 356954, overlap = 51.75
PHY-3002 : Step(213): len = 349263, overlap = 63.25
PHY-3002 : Step(214): len = 342627, overlap = 60.25
PHY-3002 : Step(215): len = 337432, overlap = 61.25
PHY-3002 : Step(216): len = 333298, overlap = 65.75
PHY-3002 : Step(217): len = 330662, overlap = 69.75
PHY-3002 : Step(218): len = 327643, overlap = 74
PHY-3002 : Step(219): len = 325769, overlap = 74.25
PHY-3002 : Step(220): len = 324122, overlap = 74
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.44757e-05
PHY-3002 : Step(221): len = 338224, overlap = 57.5
PHY-3002 : Step(222): len = 350968, overlap = 44.25
PHY-3002 : Step(223): len = 353153, overlap = 42.5
PHY-3002 : Step(224): len = 354801, overlap = 37.25
PHY-3002 : Step(225): len = 357943, overlap = 32.5
PHY-3002 : Step(226): len = 359929, overlap = 27
PHY-3002 : Step(227): len = 360630, overlap = 29
PHY-3002 : Step(228): len = 361543, overlap = 30.5
PHY-3002 : Step(229): len = 363512, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000154826
PHY-3002 : Step(230): len = 372991, overlap = 21.75
PHY-3002 : Step(231): len = 386800, overlap = 17.5
PHY-3002 : Step(232): len = 395272, overlap = 17.75
PHY-3002 : Step(233): len = 396131, overlap = 13.5
PHY-3002 : Step(234): len = 398811, overlap = 15
PHY-3002 : Step(235): len = 401756, overlap = 16.25
PHY-3002 : Step(236): len = 405135, overlap = 17.75
PHY-3002 : Step(237): len = 406885, overlap = 17.25
PHY-3002 : Step(238): len = 405188, overlap = 20
PHY-3002 : Step(239): len = 404562, overlap = 20.75
PHY-3002 : Step(240): len = 405467, overlap = 22.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000296911
PHY-3002 : Step(241): len = 414645, overlap = 17.75
PHY-3002 : Step(242): len = 423327, overlap = 12.75
PHY-3002 : Step(243): len = 426329, overlap = 9.75
PHY-3002 : Step(244): len = 428463, overlap = 9.25
PHY-3002 : Step(245): len = 431799, overlap = 8.75
PHY-3002 : Step(246): len = 433995, overlap = 7.75
PHY-3002 : Step(247): len = 433414, overlap = 8.5
PHY-3002 : Step(248): len = 433848, overlap = 8.25
PHY-3002 : Step(249): len = 435024, overlap = 8.75
PHY-3002 : Step(250): len = 435401, overlap = 9.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000593821
PHY-3002 : Step(251): len = 440374, overlap = 8
PHY-3002 : Step(252): len = 446628, overlap = 7.5
PHY-3002 : Step(253): len = 446741, overlap = 7
PHY-3002 : Step(254): len = 446923, overlap = 7.25
PHY-3002 : Step(255): len = 448553, overlap = 8.25
PHY-3002 : Step(256): len = 450639, overlap = 7
PHY-3002 : Step(257): len = 451127, overlap = 6.25
PHY-3002 : Step(258): len = 451682, overlap = 6
PHY-3002 : Step(259): len = 452069, overlap = 6.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00118764
PHY-3002 : Step(260): len = 454678, overlap = 6.75
PHY-3002 : Step(261): len = 457409, overlap = 5.5
PHY-3002 : Step(262): len = 458347, overlap = 5.75
PHY-3002 : Step(263): len = 459373, overlap = 5.75
PHY-3002 : Step(264): len = 461047, overlap = 5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00211382
PHY-3002 : Step(265): len = 461741, overlap = 5.5
PHY-3002 : Step(266): len = 462623, overlap = 6
PHY-3002 : Step(267): len = 464970, overlap = 5
PHY-3002 : Step(268): len = 466963, overlap = 5.5
PHY-3002 : Step(269): len = 466647, overlap = 4.75
PHY-3002 : Step(270): len = 466116, overlap = 5.25
PHY-3002 : Step(271): len = 465547, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.641962s wall, 1.218750s user + 2.937500s system = 4.156250s CPU (253.1%)

PHY-3001 : Trial Legalized: Len = 475749
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 36%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.33389e+06, over cnt = 156(0%), over = 175, worst = 3
PHY-1002 : len = 1.33478e+06, over cnt = 93(0%), over = 97, worst = 3
PHY-1002 : len = 1.33507e+06, over cnt = 57(0%), over = 61, worst = 3
PHY-1002 : len = 1.33483e+06, over cnt = 39(0%), over = 42, worst = 3
PHY-1002 : len = 1.33474e+06, over cnt = 25(0%), over = 28, worst = 3
PHY-1001 : End global iterations;  0.425703s wall, 1.156250s user + 0.062500s system = 1.218750s CPU (286.3%)

PHY-1001 : Congestion index: top1 = 56.25, top5 = 46.25, top10 = 41.25, top15 = 38.13.
PHY-3001 : End congestion estimation;  0.677257s wall, 1.375000s user + 0.062500s system = 1.437500s CPU (212.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000128751
PHY-3002 : Step(272): len = 449028, overlap = 7
PHY-3002 : Step(273): len = 438322, overlap = 8
PHY-3002 : Step(274): len = 432405, overlap = 10.25
PHY-3002 : Step(275): len = 427217, overlap = 13.5
PHY-3002 : Step(276): len = 426237, overlap = 10.75
PHY-3002 : Step(277): len = 424750, overlap = 7.25
PHY-3002 : Step(278): len = 421664, overlap = 9.25
PHY-3002 : Step(279): len = 419501, overlap = 10.75
PHY-3002 : Step(280): len = 417581, overlap = 10.75
PHY-3002 : Step(281): len = 417245, overlap = 11.25
PHY-3002 : Step(282): len = 416739, overlap = 11
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.052383s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (89.5%)

PHY-3001 : Legalized: Len = 423159, Over = 0
PHY-3001 : Spreading special nets. 10 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.018204s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (85.8%)

PHY-3001 : 11 instances has been re-located, deltaX = 1, deltaY = 10, maxDist = 1.
PHY-3001 : Final: Len = 423339, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.18855e+06, over cnt = 200(0%), over = 218, worst = 2
PHY-1002 : len = 1.18956e+06, over cnt = 128(0%), over = 134, worst = 2
PHY-1002 : len = 1.18979e+06, over cnt = 73(0%), over = 75, worst = 2
PHY-1002 : len = 1.18869e+06, over cnt = 59(0%), over = 60, worst = 2
PHY-1002 : len = 1.18858e+06, over cnt = 54(0%), over = 55, worst = 2
PHY-1001 : End global iterations;  0.408482s wall, 1.015625s user + 0.109375s system = 1.125000s CPU (275.4%)

PHY-1001 : Congestion index: top1 = 54.38, top5 = 45.00, top10 = 40.00, top15 = 37.50.
PHY-1001 : End incremental global routing;  0.623376s wall, 1.203125s user + 0.109375s system = 1.312500s CPU (210.5%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 31451, tnet num: 6504, tinst num: 2994, tnode num: 35482, tedge num: 52689.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.785180s wall, 0.828125s user + 0.015625s system = 0.843750s CPU (107.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  2.239313s wall, 2.859375s user + 0.125000s system = 2.984375s CPU (133.3%)

OPT-1001 : End physical optimization;  2.310806s wall, 2.921875s user + 0.125000s system = 3.046875s CPU (131.9%)

RUN-1003 : finish command "place" in  23.776455s wall, 48.765625s user + 13.703125s system = 62.468750s CPU (262.7%)

RUN-1004 : used memory is 606 MB, reserved memory is 581 MB, peak memory is 674 MB
RUN-1002 : start command "report_area -io_info -file uart_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        15
  #input                    4
  #output                  10
  #inout                    1

Utilization Statistics
#lut                     5584   out of  19600   28.49%
#reg                     1485   out of  19600    7.58%
#le                      5619
  #lut only              4134   out of   5619   73.57%
  #reg only                35   out of   5619    0.62%
  #lut&reg               1450   out of   5619   25.81%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       15   out of    188    7.98%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%


Detailed IO Report

   Name     Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   RSTn       INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
   RXD        INPUT        F12        LVCMOS25          N/A          PULLUP      NONE    
  SWCLK       INPUT         R2        LVCMOS25          N/A          PULLUP      NONE    
   clk        INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
  LED[7]     OUTPUT        F16        LVCMOS25           8            NONE       NONE    
  LED[6]     OUTPUT        E16        LVCMOS25           8            NONE       NONE    
  LED[5]     OUTPUT        E13        LVCMOS25           8            NONE       NONE    
  LED[4]     OUTPUT        C16        LVCMOS25           8            NONE       NONE    
  LED[3]     OUTPUT        C15        LVCMOS25           8            NONE       NONE    
  LED[2]     OUTPUT        B16        LVCMOS25           8            NONE       NONE    
  LED[1]     OUTPUT        B15        LVCMOS25           8            NONE       NONE    
  LED[0]     OUTPUT        B14        LVCMOS25           8            NONE       NONE    
  LEDclk     OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   TXD       OUTPUT        D12        LVCMOS25           8            NONE       NONE    
  SWDIO       INOUT         P2        LVCMOS25           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |5619  |5495   |89     |1485   |32     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.0.30786/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 2996 instances
RUN-1001 : 1471 mslices, 1470 lslices, 15 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6528 nets
RUN-1001 : 2998 nets have 2 pins
RUN-1001 : 2473 nets have [3 - 5] pins
RUN-1001 : 589 nets have [6 - 10] pins
RUN-1001 : 262 nets have [11 - 20] pins
RUN-1001 : 203 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.18855e+06, over cnt = 200(0%), over = 218, worst = 2
PHY-1002 : len = 1.18956e+06, over cnt = 128(0%), over = 134, worst = 2
PHY-1002 : len = 1.18894e+06, over cnt = 68(0%), over = 69, worst = 2
PHY-1002 : len = 1.18822e+06, over cnt = 63(0%), over = 64, worst = 2
PHY-1002 : len = 1.16174e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.431847s wall, 1.046875s user + 0.046875s system = 1.093750s CPU (253.3%)

PHY-1001 : Congestion index: top1 = 52.50, top5 = 43.75, top10 = 40.00, top15 = 36.25.
PHY-1001 : End global routing;  0.879163s wall, 1.437500s user + 0.046875s system = 1.484375s CPU (168.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LEDclk_pad_gclk_net will be merged with clock LEDclk_pad
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 70496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.157535s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (99.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 70496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000036s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 72% nets.
PHY-1001 : Routed 98% nets.
PHY-1002 : len = 1.49914e+06, over cnt = 278(0%), over = 280, worst = 2
PHY-1001 : End Routed; 19.673353s wall, 34.187500s user + 1.343750s system = 35.531250s CPU (180.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.48893e+06, over cnt = 82(0%), over = 82, worst = 1
PHY-1001 : End DR Iter 1; 0.683722s wall, 1.000000s user + 0.015625s system = 1.015625s CPU (148.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.48766e+06, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End DR Iter 2; 0.194104s wall, 0.250000s user + 0.062500s system = 0.312500s CPU (161.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.48778e+06, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 3; 0.087031s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (161.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.48784e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.48784e+06
PHY-1001 : End DR Iter 4; 0.111238s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (98.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LEDclk_pad_gclk_net will be merged with clock LEDclk_pad
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  28.622387s wall, 43.375000s user + 1.656250s system = 45.031250s CPU (157.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  29.857771s wall, 45.156250s user + 1.718750s system = 46.875000s CPU (157.0%)

RUN-1004 : used memory is 750 MB, reserved memory is 729 MB, peak memory is 1159 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        15
  #input                    4
  #output                  10
  #inout                    1

Utilization Statistics
#lut                     5584   out of  19600   28.49%
#reg                     1485   out of  19600    7.58%
#le                      5619
  #lut only              4134   out of   5619   73.57%
  #reg only                35   out of   5619    0.62%
  #lut&reg               1450   out of   5619   25.81%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       15   out of    188    7.98%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%


Detailed IO Report

   Name     Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   RSTn       INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
   RXD        INPUT        F12        LVCMOS25          N/A          PULLUP      NONE    
  SWCLK       INPUT         R2        LVCMOS25          N/A          PULLUP      NONE    
   clk        INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
  LED[7]     OUTPUT        F16        LVCMOS25           8            NONE       NONE    
  LED[6]     OUTPUT        E16        LVCMOS25           8            NONE       NONE    
  LED[5]     OUTPUT        E13        LVCMOS25           8            NONE       NONE    
  LED[4]     OUTPUT        C16        LVCMOS25           8            NONE       NONE    
  LED[3]     OUTPUT        C15        LVCMOS25           8            NONE       NONE    
  LED[2]     OUTPUT        B16        LVCMOS25           8            NONE       NONE    
  LED[1]     OUTPUT        B15        LVCMOS25           8            NONE       NONE    
  LED[0]     OUTPUT        B14        LVCMOS25           8            NONE       NONE    
  LEDclk     OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   TXD       OUTPUT        D12        LVCMOS25           8            NONE       NONE    
  SWDIO       INOUT         P2        LVCMOS25           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |5619  |5495   |89     |1485   |32     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       2983  
    #2          2       1577  
    #3          3       473   
    #4          4       423   
    #5        5-10      633   
    #6        11-50     401   
    #7       51-100      17   
    #8       101-500     1    
  Average     3.65            

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db uart_pr.db" in  2.680661s wall, 2.484375s user + 0.187500s system = 2.671875s CPU (99.7%)

RUN-1004 : used memory is 725 MB, reserved memory is 701 MB, peak memory is 1159 MB
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:101000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 2996
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 6528, pip num: 87944
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 2782 valid insts, and 230552 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:101000000000000000000000" in  10.867484s wall, 77.562500s user + 0.203125s system = 77.765625s CPU (715.6%)

RUN-1004 : used memory is 801 MB, reserved memory is 776 MB, peak memory is 1159 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1322, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.366534s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (99.5%)

RUN-1004 : used memory is 943 MB, reserved memory is 907 MB, peak memory is 1159 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.906696s wall, 0.890625s user + 0.812500s system = 1.703125s CPU (21.5%)

RUN-1004 : used memory is 973 MB, reserved memory is 939 MB, peak memory is 1159 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.677965s wall, 2.453125s user + 0.875000s system = 3.328125s CPU (34.4%)

RUN-1004 : used memory is 874 MB, reserved memory is 837 MB, peak memory is 1159 MB
GUI-1001 : Download success!
