Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Sun Dec 12 22:42:08 2021
| Host             : DESKTOP-J6UDIT8 running 64-bit major release  (build 9200)
| Command          : report_power -file CPU_power_routed.rpt -pb CPU_power_summary_routed.pb -rpx CPU_power_routed.rpx
| Design           : CPU
| Device           : xc7a200tlffg1156-2L
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 344.568 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                      |
| Power Budget Margin (W)  | NA                                |
| Dynamic (W)              | 343.333                           |
| Device Static (W)        | 1.235                             |
| Effective TJA (C/W)      | 1.5                               |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    86.256 |    17111 |       --- |             --- |
|   LUT as Logic           |    77.615 |    12322 |    133800 |            9.21 |
|   CARRY4                 |     7.342 |     1336 |     33450 |            3.99 |
|   F7/F8 Muxes            |     1.224 |     1570 |    133800 |            1.17 |
|   Register               |     0.041 |     1317 |    267600 |            0.49 |
|   BUFG                   |     0.033 |        6 |        32 |           18.75 |
|   LUT as Distributed RAM |     0.001 |       48 |     46200 |            0.10 |
|   Others                 |     0.000 |       25 |       --- |             --- |
| Signals                  |   109.276 |    12755 |       --- |             --- |
| DSPs                     |     0.005 |        7 |       740 |            0.95 |
| I/O                      |   147.795 |      461 |       500 |           92.20 |
| Static Power             |     1.235 |          |           |                 |
| Total                    |   344.568 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       0.900 |   218.125 |     217.268 |      0.857 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |    12.304 |      12.098 |      0.206 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |    70.013 |      70.008 |      0.005 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.048 |       0.000 |      0.048 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------+-----------+
| Name                           | Power (W) |
+--------------------------------+-----------+
| CPU                            |   343.333 |
|   ALU                          |     1.689 |
|   Control                      |   108.517 |
|   DataMem                      |     7.807 |
|   HILO                         |     1.348 |
|   PC                           |    64.150 |
|   PCNext                       |     0.592 |
|   RegGroup                     |     9.812 |
|     regGroup_reg_r1_0_31_0_5   |     0.002 |
|     regGroup_reg_r1_0_31_12_17 |     0.002 |
|     regGroup_reg_r1_0_31_18_23 |     0.002 |
|     regGroup_reg_r1_0_31_24_29 |     0.002 |
|     regGroup_reg_r1_0_31_6_11  |     0.002 |
|     regGroup_reg_r2_0_31_0_5   |     0.008 |
|     regGroup_reg_r2_0_31_12_17 |     0.008 |
|     regGroup_reg_r2_0_31_18_23 |     0.006 |
|     regGroup_reg_r2_0_31_24_29 |     0.007 |
|     regGroup_reg_r2_0_31_30_31 |     0.002 |
|     regGroup_reg_r2_0_31_6_11  |     0.008 |
|   mux4                         |     0.251 |
+--------------------------------+-----------+


