/*
 * kernel/arch/aarch64/mm/types.h
 * Â© suhas pai
 */

#pragma once
#include <stdint.h>

#define PML1_SHIFT 12
#define PML2_SHIFT 21
#define PML3_SHIFT 30
#define PML4_SHIFT 39
#define PML5_SHIFT 48

#define PAGE_SHIFT PML1_SHIFT
#define PTE_PHYS_MASK 0x0000fffffffff000

#define PGT_LEVEL_COUNT 5

#define L3_SIZE (1ull << L3_SHIFT)
#define L2_SIZE (1ull << L2_SHIFT)
#define L1_SIZE (1ull << L1_SHIFT)
#define L0_SIZE (1ull << L0_SHIFT)

#define PML1_MASK 0x1ff
#define PML2_MASK PML1_MASK
#define PML3_MASK PML1_MASK
#define PML4_MASK PML1_MASK
#define PML5_MASK 0xf

#define PML1(phys) (((phys) >> PML1_SHIFT) & PML1_MASK)
#define PML2(phys) (((phys) >> PML2_SHIFT) & PML2_MASK)
#define PML3(phys) (((phys) >> PML3_SHIFT) & PML3_MASK)
#define PML4(phys) (((phys) >> PML4_SHIFT) & PML4_MASK)
#define PML5(phys) (((phys) >> PML5_SHIFT) & PML5_MASK)

#define pte_to_phys(pte) ((pte) & PTE_PHYS_MASK)
#define phys_create_pte(phys) (phys)

typedef uint64_t pte_t;
enum pte_flags {
    __PTE_VALID  = 1 << 0,
    __PTE_4KPAGE = 1 << 1, // Valid only on ptes of a pml1 table
    __PTE_TABLE  = 1 << 1,

    __PTE_WC = 1 << 2,
    __PTE_WT = 2 << 2,
    __PTE_MMIO = 3 << 2,

    __PTE_USER   = 1 << 6,
    __PTE_RO     = 1 << 7,

    __PTE_UNPREDICT = 0b01 << 8,
    __PTE_OUTER_SHARE = 0b10 << 8,
    __PTE_INNER_SHARE = 0b11 << 8,

    __PTE_ACCESS = 1ull << 10,
    __PTE_NONGLOBAL = 1 << 11,

    __PTE_PRIV_NOEXEC = 1ull << 53,
    __PTE_UNPRIV_NOEXEC = 1ull << 54,
};

static const uint16_t PT_LEVEL_MASKS[PGT_LEVEL_COUNT + 1] =
    { (1ull << 12) - 1, PML1_MASK, PML2_MASK, PML3_MASK, PML4_MASK, PML5_MASK };

static const uint8_t PAGE_SHIFTS[PGT_LEVEL_COUNT] =
    { PML1_SHIFT, PML2_SHIFT, PML3_SHIFT, PML4_SHIFT, PML5_SHIFT };

static const uint8_t LARGEPAGE_SHIFTS[] = { PML2_SHIFT, PML3_SHIFT };

#define PGT_FLAGS (__PTE_VALID | __PTE_TABLE)

#define PAGE_SIZE_1GIB (1ull << LARGEPAGE_SHIFTS[1])
#define PAGE_SIZE_2MIB (1ull << LARGEPAGE_SHIFTS[0])

struct page;