-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_kernel_top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_A_0_AWVALID : OUT STD_LOGIC;
    m_axi_A_0_AWREADY : IN STD_LOGIC;
    m_axi_A_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_A_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_A_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_A_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_A_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_A_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_A_0_WVALID : OUT STD_LOGIC;
    m_axi_A_0_WREADY : IN STD_LOGIC;
    m_axi_A_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_A_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_0_WLAST : OUT STD_LOGIC;
    m_axi_A_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_A_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_A_0_ARVALID : OUT STD_LOGIC;
    m_axi_A_0_ARREADY : IN STD_LOGIC;
    m_axi_A_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_A_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_A_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_A_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_A_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_A_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_A_0_RVALID : IN STD_LOGIC;
    m_axi_A_0_RREADY : OUT STD_LOGIC;
    m_axi_A_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_A_0_RLAST : IN STD_LOGIC;
    m_axi_A_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_A_0_RFIFONUM : IN STD_LOGIC_VECTOR (11 downto 0);
    m_axi_A_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_A_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_0_BVALID : IN STD_LOGIC;
    m_axi_A_0_BREADY : OUT STD_LOGIC;
    m_axi_A_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_A_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    sext_ln46 : IN STD_LOGIC_VECTOR (61 downto 0);
    denom_row_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    denom_row_ce0 : OUT STD_LOGIC;
    denom_row_we0 : OUT STD_LOGIC;
    denom_row_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_d0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
end;


architecture behav of top_kernel_top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv13_1000 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv24_7FFFFF : STD_LOGIC_VECTOR (23 downto 0) := "011111111111111111111111";
    constant ap_const_lv24_800000 : STD_LOGIC_VECTOR (23 downto 0) := "100000000000000000000000";
    constant ap_const_lv7_4 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_const_lv25_4000 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000100000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal icmp_ln46_reg_811 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage1_iter0_grp1 : BOOLEAN;
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage1 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state4_pp0_stage3_iter0_grp3 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal A_blk_n_R : STD_LOGIC;
    signal ap_block_pp0_stage1_grp1 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2_grp2 : BOOLEAN;
    signal ap_block_pp0_stage3_grp3 : BOOLEAN;
    signal ap_block_pp0_stage0_grp4 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln46_fu_286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp4 : BOOLEAN;
    signal a0_fu_309_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal a0_reg_820 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_pp0_stage1_11001_grp1 : BOOLEAN;
    signal zext_ln55_fu_399_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln55_reg_828 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage2_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal a1_fu_405_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal a1_reg_838 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_state3_pp0_stage2_iter0_grp2 : BOOLEAN;
    signal ap_block_pp0_stage2_11001_grp2 : BOOLEAN;
    signal icmp_ln55_fu_409_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_reg_846 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln61_1_fu_475_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln61_1_reg_850 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_82_reg_856 : STD_LOGIC_VECTOR (0 downto 0);
    signal denom_row_addr_reg_860 : STD_LOGIC_VECTOR (7 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_addr_reg_865 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_pp0_stage3_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage3_subdone_grp0 : BOOLEAN;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_addr_reg_870 : STD_LOGIC_VECTOR (10 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr_reg_875 : STD_LOGIC_VECTOR (10 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr_reg_880 : STD_LOGIC_VECTOR (10 downto 0);
    signal a2_fu_507_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal a2_reg_885 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_pp0_stage3_11001_grp3 : BOOLEAN;
    signal select_ln62_1_fu_569_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln62_1_reg_893 : STD_LOGIC_VECTOR (23 downto 0);
    signal a3_fu_577_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal a3_reg_899 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln63_1_fu_639_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln63_1_reg_907 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_pp0_stage2_grp0 : BOOLEAN;
    signal zext_ln46_fu_372_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage3_grp0 : BOOLEAN;
    signal empty_fu_120 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal select_ln64_1_fu_705_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_pp0_stage1_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage1_subdone_grp0 : BOOLEAN;
    signal ap_loop_init : STD_LOGIC;
    signal jb_fu_124 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal add_ln48_fu_483_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal i_fu_128 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal select_ln46_2_fu_360_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal indvar_flatten_fu_132 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    signal add_ln46_1_fu_292_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_we0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_we0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_we0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_we0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_we0_local : STD_LOGIC;
    signal ap_block_pp0_stage0_grp0 : BOOLEAN;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_we0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_we0_local : STD_LOGIC;
    signal ap_block_pp0_stage1_grp0 : BOOLEAN;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_we0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0_local : STD_LOGIC;
    signal denom_row_we0_local : STD_LOGIC;
    signal select_ln66_1_fu_769_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal denom_row_ce0_local : STD_LOGIC;
    signal tmp_fu_332_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_29_fu_322_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln46_fu_340_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln46_fu_326_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln46_fu_368_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lshr_ln_fu_381_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_7_fu_391_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln48_fu_377_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln46_1_fu_352_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln61_1_fu_419_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln61_fu_415_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln61_1_fu_427_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln61_fu_422_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_74_fu_433_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_75_fu_441_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln61_fu_449_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln61_fu_455_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln61_1_fu_461_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln61_fu_467_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln46_1_fu_348_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln62_fu_511_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln62_1_fu_514_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln62_1_fu_521_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln62_fu_517_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_76_fu_527_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_fu_535_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln62_fu_543_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln62_fu_549_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln62_1_fu_555_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln62_fu_561_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln63_fu_581_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln63_1_fu_584_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln63_1_fu_591_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln63_fu_587_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_78_fu_597_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_79_fu_605_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln63_fu_613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln63_fu_619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln63_1_fu_625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln63_fu_631_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln64_fu_647_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln64_1_fu_650_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln64_1_fu_657_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln64_fu_653_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_80_fu_663_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_81_fu_671_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln64_fu_679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln64_fu_685_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln64_1_fu_691_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln64_fu_697_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln66_fu_713_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln66_fu_717_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_83_fu_723_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_84_fu_735_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln66_fu_743_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln66_fu_749_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln66_1_fu_755_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln66_fu_761_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln66_fu_731_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component top_kernel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component top_kernel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage1,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0)) then 
                        ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage1_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then 
                        ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0)) then 
                        ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage2_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage2_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then 
                        ap_block_pp0_stage2_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0)) then 
                        ap_block_pp0_stage2_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage3_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage3_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then 
                        ap_block_pp0_stage3_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0)) then 
                        ap_block_pp0_stage3_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage1)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    empty_fu_120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
                empty_fu_120 <= ap_const_lv24_0;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0))) then 
                empty_fu_120 <= select_ln64_1_fu_705_p3;
            end if; 
        end if;
    end process;

    i_fu_128_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
                i_fu_128 <= ap_const_lv9_0;
            elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (icmp_ln46_reg_811 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0))) then 
                i_fu_128 <= select_ln46_2_fu_360_p3;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_132_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln46_fu_286_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten_fu_132 <= add_ln46_1_fu_292_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_132 <= ap_const_lv13_0;
                end if;
            end if; 
        end if;
    end process;

    jb_fu_124_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
                jb_fu_124 <= ap_const_lv7_0;
            elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (icmp_ln46_reg_811 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0))) then 
                jb_fu_124 <= add_ln48_fu_483_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp1))) then
                a0_reg_820 <= a0_fu_309_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp2))) then
                a1_reg_838 <= a1_fu_405_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp3))) then
                a2_reg_885 <= a2_fu_507_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp4))) then
                a3_reg_899 <= a3_fu_577_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0))) then
                denom_row_addr_reg_860 <= zext_ln46_fu_372_p1(8 - 1 downto 0);
                icmp_ln55_reg_846 <= icmp_ln55_fu_409_p2;
                select_ln61_1_reg_850 <= select_ln61_1_fu_475_p3;
                tmp_82_reg_856 <= add_ln48_fu_483_p2(6 downto 6);
                    zext_ln55_reg_828(10 downto 0) <= zext_ln55_fu_399_p1(10 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln46_reg_811 <= icmp_ln46_fu_286_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0))) then
                select_ln62_1_reg_893 <= select_ln62_1_fu_569_p3;
                top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr_reg_875 <= zext_ln55_reg_828(11 - 1 downto 0);
                top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_addr_reg_870 <= zext_ln55_reg_828(11 - 1 downto 0);
                top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_addr_reg_865 <= zext_ln55_reg_828(11 - 1 downto 0);
                top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr_reg_880 <= zext_ln55_reg_828(11 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then
                select_ln63_1_reg_907 <= select_ln63_1_fu_639_p3;
            end if;
        end if;
    end process;
    zext_ln55_reg_828(63 downto 11) <= "00000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage1_subdone, ap_condition_exit_pp0_iter0_stage1, ap_block_pp0_stage3_subdone, ap_block_pp0_stage0_subdone, ap_block_pp0_stage2_subdone, ap_idle_pp0_1to1, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage1)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;

    A_blk_n_R_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, m_axi_A_0_RVALID, icmp_ln46_reg_811, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage1_grp1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_grp2, ap_block_pp0_stage3_grp3, ap_block_pp0_stage0_grp4)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp4)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (icmp_ln46_reg_811 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp1)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (icmp_ln46_reg_811 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_grp2)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (icmp_ln46_reg_811 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_grp3)))) then 
            A_blk_n_R <= m_axi_A_0_RVALID;
        else 
            A_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    a0_fu_309_p1 <= m_axi_A_0_RDATA(24 - 1 downto 0);
    a1_fu_405_p1 <= m_axi_A_0_RDATA(24 - 1 downto 0);
    a2_fu_507_p1 <= m_axi_A_0_RDATA(24 - 1 downto 0);
    a3_fu_577_p1 <= m_axi_A_0_RDATA(24 - 1 downto 0);
    add_ln46_1_fu_292_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv13_1));
    add_ln46_fu_326_p2 <= std_logic_vector(unsigned(i_fu_128) + unsigned(ap_const_lv9_1));
    add_ln48_fu_483_p2 <= std_logic_vector(unsigned(zext_ln46_1_fu_348_p1) + unsigned(ap_const_lv7_4));
    add_ln61_1_fu_427_p2 <= std_logic_vector(signed(sext_ln61_1_fu_419_p1) + signed(sext_ln61_fu_415_p1));
    add_ln61_fu_422_p2 <= std_logic_vector(signed(a0_reg_820) + signed(select_ln46_1_fu_352_p3));
    add_ln62_1_fu_521_p2 <= std_logic_vector(signed(sext_ln62_fu_511_p1) + signed(sext_ln62_1_fu_514_p1));
    add_ln62_fu_517_p2 <= std_logic_vector(signed(select_ln61_1_reg_850) + signed(a1_reg_838));
    add_ln63_1_fu_591_p2 <= std_logic_vector(signed(sext_ln63_fu_581_p1) + signed(sext_ln63_1_fu_584_p1));
    add_ln63_fu_587_p2 <= std_logic_vector(signed(select_ln62_1_reg_893) + signed(a2_reg_885));
    add_ln64_1_fu_657_p2 <= std_logic_vector(signed(sext_ln64_fu_647_p1) + signed(sext_ln64_1_fu_650_p1));
    add_ln64_fu_653_p2 <= std_logic_vector(signed(select_ln63_1_reg_907) + signed(a3_reg_899));
    add_ln66_fu_717_p2 <= std_logic_vector(signed(sext_ln66_fu_713_p1) + signed(ap_const_lv25_4000));
    and_ln61_fu_455_p2 <= (xor_ln61_fu_449_p2 and tmp_75_fu_441_p3);
    and_ln62_fu_549_p2 <= (xor_ln62_fu_543_p2 and tmp_77_fu_535_p3);
    and_ln63_fu_619_p2 <= (xor_ln63_fu_613_p2 and tmp_79_fu_605_p3);
    and_ln64_fu_685_p2 <= (xor_ln64_fu_679_p2 and tmp_81_fu_671_p3);
    and_ln66_fu_749_p2 <= (xor_ln66_fu_743_p2 and tmp_84_fu_735_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_A_0_RVALID)
    begin
                ap_block_pp0_stage0_11001 <= ((m_axi_A_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage0_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_grp4_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_A_0_RVALID)
    begin
                ap_block_pp0_stage0_11001_grp4 <= ((m_axi_A_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage0_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_A_0_RVALID)
    begin
                ap_block_pp0_stage0_subdone <= ((m_axi_A_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage0_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_11001_grp1_assign_proc : process(ap_block_state2_pp0_stage1_iter0_grp1, ap_enable_reg_pp0_iter0_reg)
    begin
                ap_block_pp0_stage1_11001_grp1 <= ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage1_iter0_grp1));
    end process;

        ap_block_pp0_stage1_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_subdone_assign_proc : process(ap_block_state2_pp0_stage1_iter0_grp1, ap_enable_reg_pp0_iter0_reg)
    begin
                ap_block_pp0_stage1_subdone <= ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage1_iter0_grp1));
    end process;

        ap_block_pp0_stage1_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_11001_grp2_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_state3_pp0_stage2_iter0_grp2)
    begin
                ap_block_pp0_stage2_11001_grp2 <= ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage2_iter0_grp2));
    end process;

        ap_block_pp0_stage2_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_grp2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_state3_pp0_stage2_iter0_grp2)
    begin
                ap_block_pp0_stage2_subdone <= ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage2_iter0_grp2));
    end process;

        ap_block_pp0_stage2_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_11001_grp3_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_state4_pp0_stage3_iter0_grp3)
    begin
                ap_block_pp0_stage3_11001_grp3 <= ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_pp0_stage3_iter0_grp3));
    end process;

        ap_block_pp0_stage3_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_grp3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_state4_pp0_stage3_iter0_grp3)
    begin
                ap_block_pp0_stage3_subdone <= ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_pp0_stage3_iter0_grp3));
    end process;

        ap_block_pp0_stage3_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_pp0_stage1_iter0_grp1_assign_proc : process(m_axi_A_0_RVALID, icmp_ln46_reg_811)
    begin
                ap_block_state2_pp0_stage1_iter0_grp1 <= ((icmp_ln46_reg_811 = ap_const_lv1_0) and (m_axi_A_0_RVALID = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage2_iter0_grp2_assign_proc : process(m_axi_A_0_RVALID, icmp_ln46_reg_811)
    begin
                ap_block_state3_pp0_stage2_iter0_grp2 <= ((icmp_ln46_reg_811 = ap_const_lv1_0) and (m_axi_A_0_RVALID = ap_const_logic_0));
    end process;


    ap_block_state4_pp0_stage3_iter0_grp3_assign_proc : process(m_axi_A_0_RVALID, icmp_ln46_reg_811)
    begin
                ap_block_state4_pp0_stage3_iter0_grp3 <= ((icmp_ln46_reg_811 = ap_const_lv1_0) and (m_axi_A_0_RVALID = ap_const_logic_0));
    end process;


    ap_condition_exit_pp0_iter0_stage1_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln46_reg_811, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage1_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (icmp_ln46_reg_811 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage1;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, indvar_flatten_fu_132, ap_block_pp0_stage0)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv13_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_132;
        end if; 
    end process;

    denom_row_address0 <= denom_row_addr_reg_860;
    denom_row_ce0 <= denom_row_ce0_local;

    denom_row_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0))) then 
            denom_row_ce0_local <= ap_const_logic_1;
        else 
            denom_row_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    denom_row_d0 <= select_ln66_1_fu_769_p3;
    denom_row_we0 <= denom_row_we0_local;

    denom_row_we0_local_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_82_reg_856, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg)
    begin
        if (((tmp_82_reg_856 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0))) then 
            denom_row_we0_local <= ap_const_logic_1;
        else 
            denom_row_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    empty_29_fu_322_p1 <= jb_fu_124(6 - 1 downto 0);
    icmp_ln46_fu_286_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv13_1000) else "0";
    icmp_ln55_fu_409_p2 <= "1" when (trunc_ln48_fu_377_p1 = ap_const_lv3_0) else "0";
    lshr_ln_fu_381_p4 <= select_ln46_fu_340_p3(5 downto 3);
    m_axi_A_0_ARADDR <= ap_const_lv64_0;
    m_axi_A_0_ARBURST <= ap_const_lv2_0;
    m_axi_A_0_ARCACHE <= ap_const_lv4_0;
    m_axi_A_0_ARID <= ap_const_lv1_0;
    m_axi_A_0_ARLEN <= ap_const_lv32_0;
    m_axi_A_0_ARLOCK <= ap_const_lv2_0;
    m_axi_A_0_ARPROT <= ap_const_lv3_0;
    m_axi_A_0_ARQOS <= ap_const_lv4_0;
    m_axi_A_0_ARREGION <= ap_const_lv4_0;
    m_axi_A_0_ARSIZE <= ap_const_lv3_0;
    m_axi_A_0_ARUSER <= ap_const_lv1_0;
    m_axi_A_0_ARVALID <= ap_const_logic_0;
    m_axi_A_0_AWADDR <= ap_const_lv64_0;
    m_axi_A_0_AWBURST <= ap_const_lv2_0;
    m_axi_A_0_AWCACHE <= ap_const_lv4_0;
    m_axi_A_0_AWID <= ap_const_lv1_0;
    m_axi_A_0_AWLEN <= ap_const_lv32_0;
    m_axi_A_0_AWLOCK <= ap_const_lv2_0;
    m_axi_A_0_AWPROT <= ap_const_lv3_0;
    m_axi_A_0_AWQOS <= ap_const_lv4_0;
    m_axi_A_0_AWREGION <= ap_const_lv4_0;
    m_axi_A_0_AWSIZE <= ap_const_lv3_0;
    m_axi_A_0_AWUSER <= ap_const_lv1_0;
    m_axi_A_0_AWVALID <= ap_const_logic_0;
    m_axi_A_0_BREADY <= ap_const_logic_0;

    m_axi_A_0_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, icmp_ln46_reg_811, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001_grp4, ap_block_pp0_stage1_11001_grp1, ap_block_pp0_stage2_11001_grp2, ap_block_pp0_stage3_11001_grp3)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp4)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (icmp_ln46_reg_811 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp1)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (icmp_ln46_reg_811 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp2)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (icmp_ln46_reg_811 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp3)))) then 
            m_axi_A_0_RREADY <= ap_const_logic_1;
        else 
            m_axi_A_0_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_A_0_WDATA <= ap_const_lv32_0;
    m_axi_A_0_WID <= ap_const_lv1_0;
    m_axi_A_0_WLAST <= ap_const_logic_0;
    m_axi_A_0_WSTRB <= ap_const_lv4_0;
    m_axi_A_0_WUSER <= ap_const_lv1_0;
    m_axi_A_0_WVALID <= ap_const_logic_0;
    select_ln46_1_fu_352_p3 <= 
        ap_const_lv24_0 when (tmp_fu_332_p3(0) = '1') else 
        empty_fu_120;
    select_ln46_2_fu_360_p3 <= 
        add_ln46_fu_326_p2 when (tmp_fu_332_p3(0) = '1') else 
        i_fu_128;
    select_ln46_fu_340_p3 <= 
        ap_const_lv6_0 when (tmp_fu_332_p3(0) = '1') else 
        empty_29_fu_322_p1;
    select_ln61_1_fu_475_p3 <= 
        select_ln61_fu_467_p3 when (xor_ln61_1_fu_461_p2(0) = '1') else 
        add_ln61_fu_422_p2;
    select_ln61_fu_467_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln61_fu_455_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln62_1_fu_569_p3 <= 
        select_ln62_fu_561_p3 when (xor_ln62_1_fu_555_p2(0) = '1') else 
        add_ln62_fu_517_p2;
    select_ln62_fu_561_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln62_fu_549_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln63_1_fu_639_p3 <= 
        select_ln63_fu_631_p3 when (xor_ln63_1_fu_625_p2(0) = '1') else 
        add_ln63_fu_587_p2;
    select_ln63_fu_631_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln63_fu_619_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln64_1_fu_705_p3 <= 
        select_ln64_fu_697_p3 when (xor_ln64_1_fu_691_p2(0) = '1') else 
        add_ln64_fu_653_p2;
    select_ln64_fu_697_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln64_fu_685_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln66_1_fu_769_p3 <= 
        select_ln66_fu_761_p3 when (xor_ln66_1_fu_755_p2(0) = '1') else 
        trunc_ln66_fu_731_p1;
    select_ln66_fu_761_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln66_fu_749_p2(0) = '1') else 
        ap_const_lv24_800000;
        sext_ln61_1_fu_419_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a0_reg_820),25));

        sext_ln61_fu_415_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln46_1_fu_352_p3),25));

        sext_ln62_1_fu_514_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a1_reg_838),25));

        sext_ln62_fu_511_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln61_1_reg_850),25));

        sext_ln63_1_fu_584_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a2_reg_885),25));

        sext_ln63_fu_581_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln62_1_reg_893),25));

        sext_ln64_1_fu_650_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a3_reg_899),25));

        sext_ln64_fu_647_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln63_1_reg_907),25));

        sext_ln66_fu_713_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln64_1_fu_705_p3),25));

    tmp_74_fu_433_p3 <= add_ln61_1_fu_427_p2(24 downto 24);
    tmp_75_fu_441_p3 <= add_ln61_fu_422_p2(23 downto 23);
    tmp_76_fu_527_p3 <= add_ln62_1_fu_521_p2(24 downto 24);
    tmp_77_fu_535_p3 <= add_ln62_fu_517_p2(23 downto 23);
    tmp_78_fu_597_p3 <= add_ln63_1_fu_591_p2(24 downto 24);
    tmp_79_fu_605_p3 <= add_ln63_fu_587_p2(23 downto 23);
    tmp_7_fu_391_p3 <= (trunc_ln46_fu_368_p1 & lshr_ln_fu_381_p4);
    tmp_80_fu_663_p3 <= add_ln64_1_fu_657_p2(24 downto 24);
    tmp_81_fu_671_p3 <= add_ln64_fu_653_p2(23 downto 23);
    tmp_83_fu_723_p3 <= add_ln66_fu_717_p2(24 downto 24);
    tmp_84_fu_735_p3 <= add_ln66_fu_717_p2(23 downto 23);
    tmp_fu_332_p3 <= jb_fu_124(6 downto 6);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr_reg_875;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_d0 <= a2_reg_885;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, icmp_ln55_reg_846)
    begin
        if (((icmp_ln55_reg_846 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0 <= zext_ln55_reg_828(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_d0 <= a1_reg_838;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_we0_local_assign_proc : process(icmp_ln46_reg_811, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage3, icmp_ln55_reg_846, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (icmp_ln46_reg_811 = ap_const_lv1_0) and (icmp_ln55_reg_846 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0 <= zext_ln55_fu_399_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_d0 <= a0_reg_820;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_we0_local_assign_proc : process(icmp_ln46_reg_811, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, icmp_ln55_fu_409_p2)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (icmp_ln46_reg_811 = ap_const_lv1_0) and (icmp_ln55_fu_409_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_addr_reg_870;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_d0 <= a3_reg_899;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_we0_local_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, icmp_ln55_reg_846, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg)
    begin
        if (((icmp_ln55_reg_846 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_addr_reg_865;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_d0 <= a2_reg_885;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, icmp_ln55_reg_846)
    begin
        if (((icmp_ln55_reg_846 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0 <= zext_ln55_reg_828(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_d0 <= a1_reg_838;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_we0_local_assign_proc : process(icmp_ln46_reg_811, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage3, icmp_ln55_reg_846, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (icmp_ln46_reg_811 = ap_const_lv1_0) and (icmp_ln55_reg_846 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0 <= zext_ln55_fu_399_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_d0 <= a0_reg_820;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_we0_local_assign_proc : process(icmp_ln46_reg_811, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, icmp_ln55_fu_409_p2)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (icmp_ln46_reg_811 = ap_const_lv1_0) and (icmp_ln55_fu_409_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr_reg_880;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_d0 <= a3_reg_899;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_we0_local_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, icmp_ln55_reg_846, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg)
    begin
        if (((icmp_ln55_reg_846 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln46_fu_368_p1 <= select_ln46_2_fu_360_p3(8 - 1 downto 0);
    trunc_ln48_fu_377_p1 <= select_ln46_fu_340_p3(3 - 1 downto 0);
    trunc_ln66_fu_731_p1 <= add_ln66_fu_717_p2(24 - 1 downto 0);
    xor_ln61_1_fu_461_p2 <= (tmp_75_fu_441_p3 xor tmp_74_fu_433_p3);
    xor_ln61_fu_449_p2 <= (tmp_74_fu_433_p3 xor ap_const_lv1_1);
    xor_ln62_1_fu_555_p2 <= (tmp_77_fu_535_p3 xor tmp_76_fu_527_p3);
    xor_ln62_fu_543_p2 <= (tmp_76_fu_527_p3 xor ap_const_lv1_1);
    xor_ln63_1_fu_625_p2 <= (tmp_79_fu_605_p3 xor tmp_78_fu_597_p3);
    xor_ln63_fu_613_p2 <= (tmp_78_fu_597_p3 xor ap_const_lv1_1);
    xor_ln64_1_fu_691_p2 <= (tmp_81_fu_671_p3 xor tmp_80_fu_663_p3);
    xor_ln64_fu_679_p2 <= (tmp_80_fu_663_p3 xor ap_const_lv1_1);
    xor_ln66_1_fu_755_p2 <= (tmp_84_fu_735_p3 xor tmp_83_fu_723_p3);
    xor_ln66_fu_743_p2 <= (tmp_83_fu_723_p3 xor ap_const_lv1_1);
    zext_ln46_1_fu_348_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln46_fu_340_p3),7));
    zext_ln46_fu_372_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln46_2_fu_360_p3),64));
    zext_ln55_fu_399_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_fu_391_p3),64));
end behav;
