<div id="pf155" class="pf w0 h0" data-page-no="155"><div class="pc pc155 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg155.png"/><div class="t m0 x33 hf yf6 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Channels which implement the normal routing functionality plus periodic triggering</div><div class="t m0 x117 hf yf7 ff3 fs5 fc0 sc0 ls0">capability</div><div class="t m0 x33 hf yf8 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Channels which implement only the normal routing functionality</div><div class="t m0 x9 he y1b26 ff1 fs1 fc0 sc0 ls0 ws0">22.4.1<span class="_ _b"> </span>DMA channels with periodic triggering capability</div><div class="t m0 x9 hf y1b27 ff3 fs5 fc0 sc0 ls0 ws0">Besides the normal routing functionality, the first 2 channels of the DMAMUX provide a</div><div class="t m0 x9 hf y1b28 ff3 fs5 fc0 sc0 ls0 ws0">special periodic triggering capability that can be used to provide an automatic mechanism</div><div class="t m0 x9 hf y1b29 ff3 fs5 fc0 sc0 ls0 ws0">to transmit bytes, frames, or packets at fixed intervals without the need for processor</div><div class="t m0 x9 hf y1b2a ff3 fs5 fc0 sc0 ls0 ws0">intervention. The trigger is generated by the periodic interrupt timer (PIT); as such, the</div><div class="t m0 x9 hf y1b2b ff3 fs5 fc0 sc0 ls0 ws0">configuration of the periodic triggering interval is done via configuration registers in the</div><div class="t m0 x9 hf y1b2c ff3 fs5 fc0 sc0 ls0 ws0">PIT. See the section on periodic interrupt timer for more information on this topic.</div><div class="t m0 xda h8 y1e04 ff1 fs5 fc0 sc0 ls0">Note</div><div class="t m0 x3e hf y1e05 ff3 fs5 fc0 sc0 ls0 ws0">Because of the dynamic nature of the system (due to DMA</div><div class="t m0 x3e hf y1e06 ff3 fs5 fc0 sc0 ls0 ws0">channel priorities, bus arbitration, interrupt service routine</div><div class="t m0 x3e hf y1e07 ff3 fs5 fc0 sc0 ls0 ws0">lengths, etc.), the number of clock cycles between a trigger and</div><div class="t m0 x3e hf y1e08 ff3 fs5 fc0 sc0 ls0 ws0">the actual DMA transfer cannot be guaranteed.</div><div class="c x3a y1e09 w35 hcc"><div class="t m0 x53 h7 y1e0a ff2 fs4 fc0 sc0 ls0 ws0">DMA channel #0</div><div class="t m0 xe h7 y1e0b ff2 fs4 fc0 sc0 ls0 ws0">T<span class="_ _124"></span>r<span class="_ _5"></span>igger #2</div><div class="t m0 xa7 h7 y1e0c ff2 fs4 fc0 sc0 ls0 ws0">Source #1</div><div class="t m0 xa7 h7 y1e0d ff2 fs4 fc0 sc0 ls0 ws0">Source #2</div><div class="t m0 xa7 h7 y1e0e ff2 fs4 fc0 sc0 ls0 ws0">Source #3</div><div class="t m0 xc3 h7 y1e0f ff2 fs4 fc0 sc0 ls0 ws0">Alwa<span class="_ _153"></span>ys #1</div><div class="t m0 x53 h7 y1e10 ff2 fs4 fc0 sc0 ls0 ws0">DMA channel #3</div><div class="t m0 xc3 h7 y1e11 ff2 fs4 fc0 sc0 ls0 ws0">Alwa<span class="_ _153"></span>ys #<span class="ff5 ws190">y</span> </div><div class="t m0 xe h7 y1e12 ff2 fs4 fc0 sc0 ls0 ws0">T<span class="_ _124"></span>r<span class="_ _5"></span>igger #4</div><div class="t m0 xa7 h7 y1e13 ff2 fs4 fc0 sc0 ls0 ws0">Source #<span class="ff5 ws190">x</span> </div><div class="t m0 xe h7 y1e14 ff2 fs4 fc0 sc0 ls0 ws0">T<span class="_ _124"></span>r<span class="_ _5"></span>igger #1</div><div class="t m0 x53 h7 y1e15 ff2 fs4 fc0 sc0 ls0 ws0">DMA channel #1</div></div><div class="t m0 xb6 h9 y1e16 ff1 fs2 fc0 sc0 ls0 ws0">Figure 22-12. DMAMUX triggered channels</div><div class="t m0 xa0 h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 22 Direct Memory Access Multiplexer (DMAMUX)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>341</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
