<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplusHBM</ProductFamily>
        <Part>xcvu35p-fsvh2104-1-e</Part>
        <TopModelName>matrixmult</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>6292632</Best-caseLatency>
            <Average-caseLatency>6292632</Average-caseLatency>
            <Worst-caseLatency>6292632</Worst-caseLatency>
            <Best-caseRealTimeLatency>31.463 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>31.463 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>31.463 ms</Worst-caseRealTimeLatency>
            <Interval-min>6292633</Interval-min>
            <Interval-max>6292633</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <loop_0>
                <Slack>3.65</Slack>
                <TripCount>2</TripCount>
                <Latency>786578</Latency>
                <AbsoluteTimeLatency>3932890</AbsoluteTimeLatency>
                <IterationLatency>393289</IterationLatency>
                <InstanceList/>
            </loop_0>
            <loop_1>
                <Slack>3.65</Slack>
                <TripCount>2</TripCount>
                <Latency>786578</Latency>
                <AbsoluteTimeLatency>3932890</AbsoluteTimeLatency>
                <IterationLatency>393289</IterationLatency>
                <InstanceList/>
            </loop_1>
            <loop_2>
                <Slack>3.65</Slack>
                <TripCount>2</TripCount>
                <Latency>786578</Latency>
                <AbsoluteTimeLatency>3932890</AbsoluteTimeLatency>
                <IterationLatency>393289</IterationLatency>
                <InstanceList/>
            </loop_2>
            <loop_3>
                <Slack>3.65</Slack>
                <TripCount>2</TripCount>
                <Latency>786578</Latency>
                <AbsoluteTimeLatency>3932890</AbsoluteTimeLatency>
                <IterationLatency>393289</IterationLatency>
                <InstanceList/>
            </loop_3>
            <loop_4>
                <Slack>3.65</Slack>
                <TripCount>2</TripCount>
                <Latency>786578</Latency>
                <AbsoluteTimeLatency>3932890</AbsoluteTimeLatency>
                <IterationLatency>393289</IterationLatency>
                <InstanceList/>
            </loop_4>
            <loop_5>
                <Slack>3.65</Slack>
                <TripCount>2</TripCount>
                <Latency>786578</Latency>
                <AbsoluteTimeLatency>3932890</AbsoluteTimeLatency>
                <IterationLatency>393289</IterationLatency>
                <InstanceList/>
            </loop_5>
            <loop_6>
                <Slack>3.65</Slack>
                <TripCount>2</TripCount>
                <Latency>786578</Latency>
                <AbsoluteTimeLatency>3932890</AbsoluteTimeLatency>
                <IterationLatency>393289</IterationLatency>
                <InstanceList/>
            </loop_6>
            <loop_7>
                <Slack>3.65</Slack>
                <TripCount>2</TripCount>
                <Latency>786578</Latency>
                <AbsoluteTimeLatency>3932890</AbsoluteTimeLatency>
                <IterationLatency>393289</IterationLatency>
                <InstanceList/>
            </loop_7>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:27</SourceLocation>
            <SummaryOfLoopViolations>
                <loop_0>
                    <Name>loop_0</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:27</SourceLocation>
                </loop_0>
                <loop_1>
                    <Name>loop_1</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:95</SourceLocation>
                </loop_1>
                <loop_2>
                    <Name>loop_2</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:163</SourceLocation>
                </loop_2>
                <loop_3>
                    <Name>loop_3</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:231</SourceLocation>
                </loop_3>
                <loop_4>
                    <Name>loop_4</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:299</SourceLocation>
                </loop_4>
                <loop_5>
                    <Name>loop_5</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:367</SourceLocation>
                </loop_5>
                <loop_6>
                    <Name>loop_6</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:435</SourceLocation>
                </loop_6>
                <loop_7>
                    <Name>loop_7</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:503</SourceLocation>
                </loop_7>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>5</DSP>
            <FF>14845</FF>
            <LUT>25997</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>2688</BRAM_18K>
            <DSP>5952</DSP>
            <FF>1743360</FF>
            <LUT>871680</LUT>
            <URAM>640</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>matrixmult</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>matrixmult</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>matrixmult</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>matrixmult</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>matrixmult</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>matrixmult</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>A_0_address0</name>
            <Object>A_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_0_ce0</name>
            <Object>A_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_0_q0</name>
            <Object>A_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_1_address0</name>
            <Object>A_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_1_ce0</name>
            <Object>A_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_1_q0</name>
            <Object>A_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_2_address0</name>
            <Object>A_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_2_ce0</name>
            <Object>A_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_2_q0</name>
            <Object>A_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_3_address0</name>
            <Object>A_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_3_ce0</name>
            <Object>A_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_3_q0</name>
            <Object>A_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_4_address0</name>
            <Object>A_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_4_ce0</name>
            <Object>A_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_4_q0</name>
            <Object>A_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_5_address0</name>
            <Object>A_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_5_ce0</name>
            <Object>A_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_5_q0</name>
            <Object>A_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_6_address0</name>
            <Object>A_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_6_ce0</name>
            <Object>A_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_6_q0</name>
            <Object>A_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_7_address0</name>
            <Object>A_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_7_ce0</name>
            <Object>A_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_7_q0</name>
            <Object>A_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_0_address0</name>
            <Object>B_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_0_ce0</name>
            <Object>B_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_0_q0</name>
            <Object>B_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_1_address0</name>
            <Object>B_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_1_ce0</name>
            <Object>B_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_1_q0</name>
            <Object>B_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_2_address0</name>
            <Object>B_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_2_ce0</name>
            <Object>B_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_2_q0</name>
            <Object>B_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_3_address0</name>
            <Object>B_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_3_ce0</name>
            <Object>B_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_3_q0</name>
            <Object>B_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_4_address0</name>
            <Object>B_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_4_ce0</name>
            <Object>B_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_4_q0</name>
            <Object>B_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_5_address0</name>
            <Object>B_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_5_ce0</name>
            <Object>B_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_5_q0</name>
            <Object>B_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_6_address0</name>
            <Object>B_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_6_ce0</name>
            <Object>B_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_6_q0</name>
            <Object>B_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_7_address0</name>
            <Object>B_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_7_ce0</name>
            <Object>B_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_7_q0</name>
            <Object>B_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_0_address0</name>
            <Object>C_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_0_ce0</name>
            <Object>C_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_0_we0</name>
            <Object>C_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_0_d0</name>
            <Object>C_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_1_address0</name>
            <Object>C_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_1_ce0</name>
            <Object>C_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_1_we0</name>
            <Object>C_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_1_d0</name>
            <Object>C_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_2_address0</name>
            <Object>C_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_2_ce0</name>
            <Object>C_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_2_we0</name>
            <Object>C_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_2_d0</name>
            <Object>C_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_3_address0</name>
            <Object>C_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_3_ce0</name>
            <Object>C_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_3_we0</name>
            <Object>C_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_3_d0</name>
            <Object>C_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_4_address0</name>
            <Object>C_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_4_ce0</name>
            <Object>C_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_4_we0</name>
            <Object>C_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_4_d0</name>
            <Object>C_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_5_address0</name>
            <Object>C_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_5_ce0</name>
            <Object>C_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_5_we0</name>
            <Object>C_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_5_d0</name>
            <Object>C_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_6_address0</name>
            <Object>C_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_6_ce0</name>
            <Object>C_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_6_we0</name>
            <Object>C_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_6_d0</name>
            <Object>C_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_7_address0</name>
            <Object>C_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_7_ce0</name>
            <Object>C_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_7_we0</name>
            <Object>C_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_7_d0</name>
            <Object>C_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>matrixmult</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_29_1_fu_1084</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_29_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1084</ID>
                    <BindInstances>add_ln29_fu_137_p2 add_ln30_fu_147_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_37_2_fu_1094</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_37_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1094</ID>
                    <BindInstances>add_ln37_fu_139_p2 add_ln38_fu_149_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_45_3_fu_1104</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_45_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1104</ID>
                    <BindInstances>add_ln45_fu_137_p2 add_ln46_fu_147_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_53_4_fu_1114</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_53_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1114</ID>
                    <BindInstances>add_ln53_fu_139_p2 add_ln54_fu_149_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_61_5_fu_1124</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_61_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1124</ID>
                    <BindInstances>add_ln61_fu_137_p2 add_ln62_fu_147_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_69_6_fu_1134</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_69_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1134</ID>
                    <BindInstances>add_ln69_fu_139_p2 add_ln70_fu_149_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_77_7_fu_1144</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_77_7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1144</ID>
                    <BindInstances>add_ln77_fu_137_p2 add_ln78_fu_147_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_85_8_fu_1154</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_85_8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1154</ID>
                    <BindInstances>add_ln85_fu_139_p2 add_ln86_fu_149_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_97_9_fu_1164</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_97_9</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1164</ID>
                    <BindInstances>add_ln97_fu_137_p2 add_ln98_fu_147_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_105_10_fu_1174</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_105_10</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1174</ID>
                    <BindInstances>add_ln105_fu_139_p2 add_ln106_fu_149_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_113_11_fu_1184</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_113_11</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1184</ID>
                    <BindInstances>add_ln113_fu_137_p2 add_ln114_fu_147_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_121_12_fu_1194</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_121_12</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1194</ID>
                    <BindInstances>add_ln121_fu_139_p2 add_ln122_fu_149_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_129_13_fu_1204</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_129_13</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1204</ID>
                    <BindInstances>add_ln129_fu_137_p2 add_ln130_fu_147_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_137_14_fu_1214</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_137_14</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1214</ID>
                    <BindInstances>add_ln137_fu_139_p2 add_ln138_fu_149_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_145_15_fu_1224</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_145_15</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1224</ID>
                    <BindInstances>add_ln145_fu_137_p2 add_ln146_fu_147_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_153_16_fu_1234</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_153_16</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1234</ID>
                    <BindInstances>add_ln153_fu_139_p2 add_ln154_fu_149_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_165_17_fu_1244</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_165_17</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1244</ID>
                    <BindInstances>add_ln165_fu_137_p2 add_ln166_fu_147_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_173_18_fu_1254</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_173_18</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1254</ID>
                    <BindInstances>add_ln173_fu_139_p2 add_ln174_fu_149_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_181_19_fu_1264</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_181_19</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1264</ID>
                    <BindInstances>add_ln181_fu_137_p2 add_ln182_fu_147_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_189_20_fu_1274</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_189_20</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1274</ID>
                    <BindInstances>add_ln189_fu_139_p2 add_ln190_fu_149_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_197_21_fu_1284</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_197_21</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1284</ID>
                    <BindInstances>add_ln197_fu_137_p2 add_ln198_fu_147_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_205_22_fu_1294</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_205_22</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1294</ID>
                    <BindInstances>add_ln205_fu_139_p2 add_ln206_fu_149_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_213_23_fu_1304</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_213_23</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1304</ID>
                    <BindInstances>add_ln213_fu_137_p2 add_ln214_fu_147_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_221_24_fu_1314</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_221_24</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1314</ID>
                    <BindInstances>add_ln221_fu_139_p2 add_ln222_fu_149_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_233_25_fu_1324</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_233_25</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1324</ID>
                    <BindInstances>add_ln233_fu_137_p2 add_ln234_fu_147_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_241_26_fu_1334</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_241_26</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1334</ID>
                    <BindInstances>add_ln241_fu_139_p2 add_ln242_fu_149_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_249_27_fu_1344</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_249_27</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1344</ID>
                    <BindInstances>add_ln249_fu_137_p2 add_ln250_fu_147_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_257_28_fu_1354</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_257_28</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1354</ID>
                    <BindInstances>add_ln257_fu_139_p2 add_ln258_fu_149_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_265_29_fu_1364</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_265_29</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1364</ID>
                    <BindInstances>add_ln265_fu_137_p2 add_ln266_fu_147_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_273_30_fu_1374</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_273_30</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1374</ID>
                    <BindInstances>add_ln273_fu_139_p2 add_ln274_fu_149_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_281_31_fu_1384</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_281_31</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1384</ID>
                    <BindInstances>add_ln281_fu_137_p2 add_ln282_fu_147_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_289_32_fu_1394</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_289_32</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1394</ID>
                    <BindInstances>add_ln289_fu_139_p2 add_ln290_fu_149_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_301_33_fu_1404</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_301_33</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1404</ID>
                    <BindInstances>add_ln301_fu_137_p2 add_ln302_fu_147_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_309_34_fu_1414</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_309_34</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1414</ID>
                    <BindInstances>add_ln309_fu_139_p2 add_ln310_fu_149_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_317_35_fu_1424</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_317_35</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1424</ID>
                    <BindInstances>add_ln317_fu_137_p2 add_ln318_fu_147_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_325_36_fu_1434</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_325_36</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1434</ID>
                    <BindInstances>add_ln325_fu_139_p2 add_ln326_fu_149_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_333_37_fu_1444</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_333_37</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1444</ID>
                    <BindInstances>add_ln333_fu_137_p2 add_ln334_fu_147_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_341_38_fu_1454</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_341_38</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1454</ID>
                    <BindInstances>add_ln341_fu_139_p2 add_ln342_fu_149_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_349_39_fu_1464</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_349_39</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1464</ID>
                    <BindInstances>add_ln349_fu_137_p2 add_ln350_fu_147_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_357_40_fu_1474</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_357_40</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1474</ID>
                    <BindInstances>add_ln357_fu_139_p2 add_ln358_fu_149_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_369_41_fu_1484</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_369_41</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1484</ID>
                    <BindInstances>add_ln369_fu_137_p2 add_ln370_fu_147_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_377_42_fu_1494</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_377_42</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1494</ID>
                    <BindInstances>add_ln377_fu_139_p2 add_ln378_fu_149_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_385_43_fu_1504</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_385_43</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1504</ID>
                    <BindInstances>add_ln385_fu_137_p2 add_ln386_fu_147_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_393_44_fu_1514</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_393_44</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1514</ID>
                    <BindInstances>add_ln393_fu_139_p2 add_ln394_fu_149_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_401_45_fu_1524</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_401_45</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1524</ID>
                    <BindInstances>add_ln401_fu_137_p2 add_ln402_fu_147_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_409_46_fu_1534</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_409_46</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1534</ID>
                    <BindInstances>add_ln409_fu_139_p2 add_ln410_fu_149_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_417_47_fu_1544</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_417_47</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1544</ID>
                    <BindInstances>add_ln417_fu_137_p2 add_ln418_fu_147_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_425_48_fu_1554</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_425_48</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1554</ID>
                    <BindInstances>add_ln425_fu_139_p2 add_ln426_fu_149_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_437_49_fu_1564</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_437_49</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1564</ID>
                    <BindInstances>add_ln437_fu_137_p2 add_ln438_fu_147_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_445_50_fu_1574</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_445_50</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1574</ID>
                    <BindInstances>add_ln445_fu_139_p2 add_ln446_fu_149_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_453_51_fu_1584</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_453_51</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1584</ID>
                    <BindInstances>add_ln453_fu_137_p2 add_ln454_fu_147_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_461_52_fu_1594</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_461_52</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1594</ID>
                    <BindInstances>add_ln461_fu_139_p2 add_ln462_fu_149_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_469_53_fu_1604</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_469_53</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1604</ID>
                    <BindInstances>add_ln469_fu_137_p2 add_ln470_fu_147_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_477_54_fu_1614</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_477_54</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1614</ID>
                    <BindInstances>add_ln477_fu_139_p2 add_ln478_fu_149_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_485_55_fu_1624</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_485_55</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1624</ID>
                    <BindInstances>add_ln485_fu_137_p2 add_ln486_fu_147_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_493_56_fu_1634</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_493_56</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1634</ID>
                    <BindInstances>add_ln493_fu_139_p2 add_ln494_fu_149_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_505_57_fu_1644</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_505_57</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1644</ID>
                    <BindInstances>add_ln505_fu_137_p2 add_ln506_fu_147_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_513_58_fu_1654</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_513_58</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1654</ID>
                    <BindInstances>add_ln513_fu_139_p2 add_ln514_fu_149_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_521_59_fu_1664</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_521_59</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1664</ID>
                    <BindInstances>add_ln521_fu_137_p2 add_ln522_fu_147_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_529_60_fu_1674</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_529_60</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1674</ID>
                    <BindInstances>add_ln529_fu_139_p2 add_ln530_fu_149_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_537_61_fu_1684</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_537_61</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1684</ID>
                    <BindInstances>add_ln537_fu_137_p2 add_ln538_fu_147_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_545_62_fu_1694</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_545_62</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1694</ID>
                    <BindInstances>add_ln545_fu_139_p2 add_ln546_fu_149_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_553_63_fu_1704</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_553_63</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1704</ID>
                    <BindInstances>add_ln553_fu_137_p2 add_ln554_fu_147_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_561_64_fu_1714</InstName>
                    <ModuleName>matrixmult_Pipeline_VITIS_LOOP_561_64</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1714</ID>
                    <BindInstances>add_ln561_fu_139_p2 add_ln562_fu_149_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>add_ln27_fu_1738_p2 add_ln95_fu_1914_p2 add_ln163_fu_2090_p2 add_ln231_fu_2266_p2 add_ln299_fu_2442_p2 add_ln367_fu_2618_p2 add_ln435_fu_2794_p2 add_ln503_fu_2970_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_29_1</Name>
            <Loops>
                <VITIS_LOOP_29_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_29_1>
                        <Name>VITIS_LOOP_29_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_29_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:28</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_29_1>
                            <Name>VITIS_LOOP_29_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:29</SourceLocation>
                        </VITIS_LOOP_29_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_137_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_147_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_37_2</Name>
            <Loops>
                <VITIS_LOOP_37_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_37_2>
                        <Name>VITIS_LOOP_37_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_37_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:36</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_37_2>
                            <Name>VITIS_LOOP_37_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:37</SourceLocation>
                        </VITIS_LOOP_37_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_139_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_149_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_45_3</Name>
            <Loops>
                <VITIS_LOOP_45_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_45_3>
                        <Name>VITIS_LOOP_45_3</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_45_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:44</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_45_3>
                            <Name>VITIS_LOOP_45_3</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:45</SourceLocation>
                        </VITIS_LOOP_45_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_137_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_147_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln46"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_53_4</Name>
            <Loops>
                <VITIS_LOOP_53_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_53_4>
                        <Name>VITIS_LOOP_53_4</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_53_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:52</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_53_4>
                            <Name>VITIS_LOOP_53_4</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:53</SourceLocation>
                        </VITIS_LOOP_53_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_139_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_149_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_61_5</Name>
            <Loops>
                <VITIS_LOOP_61_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_61_5>
                        <Name>VITIS_LOOP_61_5</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_61_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:60</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_61_5>
                            <Name>VITIS_LOOP_61_5</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:61</SourceLocation>
                        </VITIS_LOOP_61_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_137_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_147_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_69_6</Name>
            <Loops>
                <VITIS_LOOP_69_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_69_6>
                        <Name>VITIS_LOOP_69_6</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_69_6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:68</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_69_6>
                            <Name>VITIS_LOOP_69_6</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:69</SourceLocation>
                        </VITIS_LOOP_69_6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_139_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_149_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln70"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_77_7</Name>
            <Loops>
                <VITIS_LOOP_77_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_77_7>
                        <Name>VITIS_LOOP_77_7</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_77_7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:76</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_77_7>
                            <Name>VITIS_LOOP_77_7</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:77</SourceLocation>
                        </VITIS_LOOP_77_7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_137_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_fu_147_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln78"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_85_8</Name>
            <Loops>
                <VITIS_LOOP_85_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_85_8>
                        <Name>VITIS_LOOP_85_8</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_85_8>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:84</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_85_8>
                            <Name>VITIS_LOOP_85_8</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:85</SourceLocation>
                        </VITIS_LOOP_85_8>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_85_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_139_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_85_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_149_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_97_9</Name>
            <Loops>
                <VITIS_LOOP_97_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_97_9>
                        <Name>VITIS_LOOP_97_9</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_97_9>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:96</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_97_9>
                            <Name>VITIS_LOOP_97_9</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:97</SourceLocation>
                        </VITIS_LOOP_97_9>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_97_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_fu_137_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_97_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_fu_147_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln98"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_105_10</Name>
            <Loops>
                <VITIS_LOOP_105_10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_105_10>
                        <Name>VITIS_LOOP_105_10</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_105_10>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:104</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_105_10>
                            <Name>VITIS_LOOP_105_10</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:105</SourceLocation>
                        </VITIS_LOOP_105_10>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_139_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_149_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln106"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_113_11</Name>
            <Loops>
                <VITIS_LOOP_113_11/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_113_11>
                        <Name>VITIS_LOOP_113_11</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_113_11>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:112</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_113_11>
                            <Name>VITIS_LOOP_113_11</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:113</SourceLocation>
                        </VITIS_LOOP_113_11>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_fu_137_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_fu_147_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln114"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_121_12</Name>
            <Loops>
                <VITIS_LOOP_121_12/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_121_12>
                        <Name>VITIS_LOOP_121_12</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_121_12>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:120</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_121_12>
                            <Name>VITIS_LOOP_121_12</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:121</SourceLocation>
                        </VITIS_LOOP_121_12>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_121_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_139_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_121_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln122_fu_149_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:122" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln122"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_129_13</Name>
            <Loops>
                <VITIS_LOOP_129_13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_129_13>
                        <Name>VITIS_LOOP_129_13</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_129_13>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:128</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_129_13>
                            <Name>VITIS_LOOP_129_13</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:129</SourceLocation>
                        </VITIS_LOOP_129_13>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_129_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln129_fu_137_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_129_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_fu_147_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln130"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_137_14</Name>
            <Loops>
                <VITIS_LOOP_137_14/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_137_14>
                        <Name>VITIS_LOOP_137_14</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_137_14>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:136</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_137_14>
                            <Name>VITIS_LOOP_137_14</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:137</SourceLocation>
                        </VITIS_LOOP_137_14>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_137_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_fu_139_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_137_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_fu_149_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln138"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_145_15</Name>
            <Loops>
                <VITIS_LOOP_145_15/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_145_15>
                        <Name>VITIS_LOOP_145_15</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_145_15>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:144</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_145_15>
                            <Name>VITIS_LOOP_145_15</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:145</SourceLocation>
                        </VITIS_LOOP_145_15>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln145_fu_137_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln146_fu_147_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:146" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln146"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_153_16</Name>
            <Loops>
                <VITIS_LOOP_153_16/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_153_16>
                        <Name>VITIS_LOOP_153_16</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_153_16>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:152</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_153_16>
                            <Name>VITIS_LOOP_153_16</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:153</SourceLocation>
                        </VITIS_LOOP_153_16>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln153_fu_139_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln154_fu_149_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:154" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln154"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_165_17</Name>
            <Loops>
                <VITIS_LOOP_165_17/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_165_17>
                        <Name>VITIS_LOOP_165_17</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_165_17>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:164</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_165_17>
                            <Name>VITIS_LOOP_165_17</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:165</SourceLocation>
                        </VITIS_LOOP_165_17>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_fu_137_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:165" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln166_fu_147_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln166"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_173_18</Name>
            <Loops>
                <VITIS_LOOP_173_18/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_173_18>
                        <Name>VITIS_LOOP_173_18</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_173_18>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:172</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_173_18>
                            <Name>VITIS_LOOP_173_18</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:173</SourceLocation>
                        </VITIS_LOOP_173_18>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_173_18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_fu_139_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_173_18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_fu_149_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln174"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_181_19</Name>
            <Loops>
                <VITIS_LOOP_181_19/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_181_19>
                        <Name>VITIS_LOOP_181_19</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_181_19>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:180</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_181_19>
                            <Name>VITIS_LOOP_181_19</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:181</SourceLocation>
                        </VITIS_LOOP_181_19>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_19" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_fu_137_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_19" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_fu_147_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln182"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_189_20</Name>
            <Loops>
                <VITIS_LOOP_189_20/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_189_20>
                        <Name>VITIS_LOOP_189_20</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_189_20>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:188</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_189_20>
                            <Name>VITIS_LOOP_189_20</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:189</SourceLocation>
                        </VITIS_LOOP_189_20>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_189_20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln189_fu_139_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_189_20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln190_fu_149_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:190" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln190"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_197_21</Name>
            <Loops>
                <VITIS_LOOP_197_21/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_197_21>
                        <Name>VITIS_LOOP_197_21</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_197_21>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:196</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_197_21>
                            <Name>VITIS_LOOP_197_21</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:197</SourceLocation>
                        </VITIS_LOOP_197_21>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_197_21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln197_fu_137_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:197" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_197_21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln198_fu_147_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:198" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln198"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_205_22</Name>
            <Loops>
                <VITIS_LOOP_205_22/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_205_22>
                        <Name>VITIS_LOOP_205_22</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_205_22>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:204</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_205_22>
                            <Name>VITIS_LOOP_205_22</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:205</SourceLocation>
                        </VITIS_LOOP_205_22>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_205_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln205_fu_139_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:205" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_205_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln206_fu_149_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:206" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln206"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_213_23</Name>
            <Loops>
                <VITIS_LOOP_213_23/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_213_23>
                        <Name>VITIS_LOOP_213_23</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_213_23>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:212</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_213_23>
                            <Name>VITIS_LOOP_213_23</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:213</SourceLocation>
                        </VITIS_LOOP_213_23>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_213_23" OPTYPE="add" PRAGMA="" RTLNAME="add_ln213_fu_137_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:213" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_213_23" OPTYPE="add" PRAGMA="" RTLNAME="add_ln214_fu_147_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:214" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln214"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_221_24</Name>
            <Loops>
                <VITIS_LOOP_221_24/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_221_24>
                        <Name>VITIS_LOOP_221_24</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_221_24>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:220</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_221_24>
                            <Name>VITIS_LOOP_221_24</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:221</SourceLocation>
                        </VITIS_LOOP_221_24>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_221_24" OPTYPE="add" PRAGMA="" RTLNAME="add_ln221_fu_139_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_221_24" OPTYPE="add" PRAGMA="" RTLNAME="add_ln222_fu_149_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:222" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln222"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_233_25</Name>
            <Loops>
                <VITIS_LOOP_233_25/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_233_25>
                        <Name>VITIS_LOOP_233_25</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_233_25>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:232</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_233_25>
                            <Name>VITIS_LOOP_233_25</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:233</SourceLocation>
                        </VITIS_LOOP_233_25>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_233_25" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_fu_137_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:233" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_233_25" OPTYPE="add" PRAGMA="" RTLNAME="add_ln234_fu_147_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln234"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_241_26</Name>
            <Loops>
                <VITIS_LOOP_241_26/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_241_26>
                        <Name>VITIS_LOOP_241_26</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_241_26>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:240</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_241_26>
                            <Name>VITIS_LOOP_241_26</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:241</SourceLocation>
                        </VITIS_LOOP_241_26>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_241_26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln241_fu_139_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_241_26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_fu_149_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:242" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln242"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_249_27</Name>
            <Loops>
                <VITIS_LOOP_249_27/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_249_27>
                        <Name>VITIS_LOOP_249_27</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_249_27>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:248</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_249_27>
                            <Name>VITIS_LOOP_249_27</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:249</SourceLocation>
                        </VITIS_LOOP_249_27>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_27" OPTYPE="add" PRAGMA="" RTLNAME="add_ln249_fu_137_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:249" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_27" OPTYPE="add" PRAGMA="" RTLNAME="add_ln250_fu_147_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:250" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln250"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_257_28</Name>
            <Loops>
                <VITIS_LOOP_257_28/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_257_28>
                        <Name>VITIS_LOOP_257_28</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_257_28>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:256</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_257_28>
                            <Name>VITIS_LOOP_257_28</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:257</SourceLocation>
                        </VITIS_LOOP_257_28>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_257_28" OPTYPE="add" PRAGMA="" RTLNAME="add_ln257_fu_139_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:257" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_257_28" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_fu_149_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:258" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln258"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_265_29</Name>
            <Loops>
                <VITIS_LOOP_265_29/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_265_29>
                        <Name>VITIS_LOOP_265_29</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_265_29>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:264</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_265_29>
                            <Name>VITIS_LOOP_265_29</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:265</SourceLocation>
                        </VITIS_LOOP_265_29>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_265_29" OPTYPE="add" PRAGMA="" RTLNAME="add_ln265_fu_137_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:265" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_265_29" OPTYPE="add" PRAGMA="" RTLNAME="add_ln266_fu_147_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:266" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln266"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_273_30</Name>
            <Loops>
                <VITIS_LOOP_273_30/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_273_30>
                        <Name>VITIS_LOOP_273_30</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_273_30>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:272</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_273_30>
                            <Name>VITIS_LOOP_273_30</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:273</SourceLocation>
                        </VITIS_LOOP_273_30>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_273_30" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_fu_139_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln273"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_273_30" OPTYPE="add" PRAGMA="" RTLNAME="add_ln274_fu_149_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:274" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln274"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_281_31</Name>
            <Loops>
                <VITIS_LOOP_281_31/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_281_31>
                        <Name>VITIS_LOOP_281_31</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_281_31>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:280</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_281_31>
                            <Name>VITIS_LOOP_281_31</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:281</SourceLocation>
                        </VITIS_LOOP_281_31>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_281_31" OPTYPE="add" PRAGMA="" RTLNAME="add_ln281_fu_137_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:281" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln281"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_281_31" OPTYPE="add" PRAGMA="" RTLNAME="add_ln282_fu_147_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:282" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln282"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_289_32</Name>
            <Loops>
                <VITIS_LOOP_289_32/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_289_32>
                        <Name>VITIS_LOOP_289_32</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_289_32>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:288</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_289_32>
                            <Name>VITIS_LOOP_289_32</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:289</SourceLocation>
                        </VITIS_LOOP_289_32>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_289_32" OPTYPE="add" PRAGMA="" RTLNAME="add_ln289_fu_139_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:289" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln289"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_289_32" OPTYPE="add" PRAGMA="" RTLNAME="add_ln290_fu_149_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln290"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_301_33</Name>
            <Loops>
                <VITIS_LOOP_301_33/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_301_33>
                        <Name>VITIS_LOOP_301_33</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_301_33>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:300</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_301_33>
                            <Name>VITIS_LOOP_301_33</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:301</SourceLocation>
                        </VITIS_LOOP_301_33>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_301_33" OPTYPE="add" PRAGMA="" RTLNAME="add_ln301_fu_137_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:301" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln301"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_301_33" OPTYPE="add" PRAGMA="" RTLNAME="add_ln302_fu_147_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:302" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln302"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_309_34</Name>
            <Loops>
                <VITIS_LOOP_309_34/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_309_34>
                        <Name>VITIS_LOOP_309_34</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_309_34>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:308</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_309_34>
                            <Name>VITIS_LOOP_309_34</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:309</SourceLocation>
                        </VITIS_LOOP_309_34>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_309_34" OPTYPE="add" PRAGMA="" RTLNAME="add_ln309_fu_139_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:309" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln309"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_309_34" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_fu_149_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:310" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln310"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_317_35</Name>
            <Loops>
                <VITIS_LOOP_317_35/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_317_35>
                        <Name>VITIS_LOOP_317_35</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_317_35>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:316</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_317_35>
                            <Name>VITIS_LOOP_317_35</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:317</SourceLocation>
                        </VITIS_LOOP_317_35>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_35" OPTYPE="add" PRAGMA="" RTLNAME="add_ln317_fu_137_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:317" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_35" OPTYPE="add" PRAGMA="" RTLNAME="add_ln318_fu_147_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:318" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln318"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_325_36</Name>
            <Loops>
                <VITIS_LOOP_325_36/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_325_36>
                        <Name>VITIS_LOOP_325_36</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_325_36>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:324</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_325_36>
                            <Name>VITIS_LOOP_325_36</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:325</SourceLocation>
                        </VITIS_LOOP_325_36>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_325_36" OPTYPE="add" PRAGMA="" RTLNAME="add_ln325_fu_139_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:325" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln325"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_325_36" OPTYPE="add" PRAGMA="" RTLNAME="add_ln326_fu_149_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:326" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln326"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_333_37</Name>
            <Loops>
                <VITIS_LOOP_333_37/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_333_37>
                        <Name>VITIS_LOOP_333_37</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_333_37>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:332</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_333_37>
                            <Name>VITIS_LOOP_333_37</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:333</SourceLocation>
                        </VITIS_LOOP_333_37>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_333_37" OPTYPE="add" PRAGMA="" RTLNAME="add_ln333_fu_137_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:333" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln333"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_333_37" OPTYPE="add" PRAGMA="" RTLNAME="add_ln334_fu_147_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:334" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln334"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_341_38</Name>
            <Loops>
                <VITIS_LOOP_341_38/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_341_38>
                        <Name>VITIS_LOOP_341_38</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_341_38>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:340</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_341_38>
                            <Name>VITIS_LOOP_341_38</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:341</SourceLocation>
                        </VITIS_LOOP_341_38>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_341_38" OPTYPE="add" PRAGMA="" RTLNAME="add_ln341_fu_139_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:341" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln341"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_341_38" OPTYPE="add" PRAGMA="" RTLNAME="add_ln342_fu_149_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:342" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln342"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_349_39</Name>
            <Loops>
                <VITIS_LOOP_349_39/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_349_39>
                        <Name>VITIS_LOOP_349_39</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_349_39>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:348</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_349_39>
                            <Name>VITIS_LOOP_349_39</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:349</SourceLocation>
                        </VITIS_LOOP_349_39>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_349_39" OPTYPE="add" PRAGMA="" RTLNAME="add_ln349_fu_137_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:349" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln349"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_349_39" OPTYPE="add" PRAGMA="" RTLNAME="add_ln350_fu_147_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:350" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln350"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_357_40</Name>
            <Loops>
                <VITIS_LOOP_357_40/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_357_40>
                        <Name>VITIS_LOOP_357_40</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_357_40>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:356</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_357_40>
                            <Name>VITIS_LOOP_357_40</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:357</SourceLocation>
                        </VITIS_LOOP_357_40>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_357_40" OPTYPE="add" PRAGMA="" RTLNAME="add_ln357_fu_139_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln357"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_357_40" OPTYPE="add" PRAGMA="" RTLNAME="add_ln358_fu_149_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:358" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln358"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_369_41</Name>
            <Loops>
                <VITIS_LOOP_369_41/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_369_41>
                        <Name>VITIS_LOOP_369_41</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_369_41>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:368</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_369_41>
                            <Name>VITIS_LOOP_369_41</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:369</SourceLocation>
                        </VITIS_LOOP_369_41>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_369_41" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_fu_137_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:369" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln369"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_369_41" OPTYPE="add" PRAGMA="" RTLNAME="add_ln370_fu_147_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:370" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln370"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_377_42</Name>
            <Loops>
                <VITIS_LOOP_377_42/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_377_42>
                        <Name>VITIS_LOOP_377_42</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_377_42>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:376</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_377_42>
                            <Name>VITIS_LOOP_377_42</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:377</SourceLocation>
                        </VITIS_LOOP_377_42>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_377_42" OPTYPE="add" PRAGMA="" RTLNAME="add_ln377_fu_139_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln377"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_377_42" OPTYPE="add" PRAGMA="" RTLNAME="add_ln378_fu_149_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:378" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln378"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_385_43</Name>
            <Loops>
                <VITIS_LOOP_385_43/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_385_43>
                        <Name>VITIS_LOOP_385_43</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_385_43>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:384</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_385_43>
                            <Name>VITIS_LOOP_385_43</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:385</SourceLocation>
                        </VITIS_LOOP_385_43>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_385_43" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_fu_137_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:385" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln385"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_385_43" OPTYPE="add" PRAGMA="" RTLNAME="add_ln386_fu_147_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:386" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln386"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_393_44</Name>
            <Loops>
                <VITIS_LOOP_393_44/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_393_44>
                        <Name>VITIS_LOOP_393_44</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_393_44>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:392</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_393_44>
                            <Name>VITIS_LOOP_393_44</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:393</SourceLocation>
                        </VITIS_LOOP_393_44>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_393_44" OPTYPE="add" PRAGMA="" RTLNAME="add_ln393_fu_139_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:393" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln393"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_393_44" OPTYPE="add" PRAGMA="" RTLNAME="add_ln394_fu_149_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:394" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln394"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_401_45</Name>
            <Loops>
                <VITIS_LOOP_401_45/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_401_45>
                        <Name>VITIS_LOOP_401_45</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_401_45>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:400</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_401_45>
                            <Name>VITIS_LOOP_401_45</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:401</SourceLocation>
                        </VITIS_LOOP_401_45>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_401_45" OPTYPE="add" PRAGMA="" RTLNAME="add_ln401_fu_137_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:401" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln401"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_401_45" OPTYPE="add" PRAGMA="" RTLNAME="add_ln402_fu_147_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:402" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln402"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_409_46</Name>
            <Loops>
                <VITIS_LOOP_409_46/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_409_46>
                        <Name>VITIS_LOOP_409_46</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_409_46>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:408</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_409_46>
                            <Name>VITIS_LOOP_409_46</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:409</SourceLocation>
                        </VITIS_LOOP_409_46>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_409_46" OPTYPE="add" PRAGMA="" RTLNAME="add_ln409_fu_139_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:409" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln409"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_409_46" OPTYPE="add" PRAGMA="" RTLNAME="add_ln410_fu_149_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:410" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln410"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_417_47</Name>
            <Loops>
                <VITIS_LOOP_417_47/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_417_47>
                        <Name>VITIS_LOOP_417_47</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_417_47>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:416</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_417_47>
                            <Name>VITIS_LOOP_417_47</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:417</SourceLocation>
                        </VITIS_LOOP_417_47>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_417_47" OPTYPE="add" PRAGMA="" RTLNAME="add_ln417_fu_137_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:417" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln417"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_417_47" OPTYPE="add" PRAGMA="" RTLNAME="add_ln418_fu_147_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:418" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln418"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_425_48</Name>
            <Loops>
                <VITIS_LOOP_425_48/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_425_48>
                        <Name>VITIS_LOOP_425_48</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_425_48>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:424</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_425_48>
                            <Name>VITIS_LOOP_425_48</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:425</SourceLocation>
                        </VITIS_LOOP_425_48>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_425_48" OPTYPE="add" PRAGMA="" RTLNAME="add_ln425_fu_139_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:425" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln425"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_425_48" OPTYPE="add" PRAGMA="" RTLNAME="add_ln426_fu_149_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:426" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln426"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_437_49</Name>
            <Loops>
                <VITIS_LOOP_437_49/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_437_49>
                        <Name>VITIS_LOOP_437_49</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_437_49>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:436</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_437_49>
                            <Name>VITIS_LOOP_437_49</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:437</SourceLocation>
                        </VITIS_LOOP_437_49>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_437_49" OPTYPE="add" PRAGMA="" RTLNAME="add_ln437_fu_137_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:437" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln437"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_437_49" OPTYPE="add" PRAGMA="" RTLNAME="add_ln438_fu_147_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:438" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln438"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_445_50</Name>
            <Loops>
                <VITIS_LOOP_445_50/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_445_50>
                        <Name>VITIS_LOOP_445_50</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_445_50>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:444</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_445_50>
                            <Name>VITIS_LOOP_445_50</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:445</SourceLocation>
                        </VITIS_LOOP_445_50>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_445_50" OPTYPE="add" PRAGMA="" RTLNAME="add_ln445_fu_139_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:445" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln445"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_445_50" OPTYPE="add" PRAGMA="" RTLNAME="add_ln446_fu_149_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:446" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln446"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_453_51</Name>
            <Loops>
                <VITIS_LOOP_453_51/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_453_51>
                        <Name>VITIS_LOOP_453_51</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_453_51>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:452</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_453_51>
                            <Name>VITIS_LOOP_453_51</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:453</SourceLocation>
                        </VITIS_LOOP_453_51>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_453_51" OPTYPE="add" PRAGMA="" RTLNAME="add_ln453_fu_137_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:453" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln453"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_453_51" OPTYPE="add" PRAGMA="" RTLNAME="add_ln454_fu_147_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:454" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln454"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_461_52</Name>
            <Loops>
                <VITIS_LOOP_461_52/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_461_52>
                        <Name>VITIS_LOOP_461_52</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_461_52>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:460</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_461_52>
                            <Name>VITIS_LOOP_461_52</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:461</SourceLocation>
                        </VITIS_LOOP_461_52>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_461_52" OPTYPE="add" PRAGMA="" RTLNAME="add_ln461_fu_139_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:461" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln461"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_461_52" OPTYPE="add" PRAGMA="" RTLNAME="add_ln462_fu_149_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:462" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln462"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_469_53</Name>
            <Loops>
                <VITIS_LOOP_469_53/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_469_53>
                        <Name>VITIS_LOOP_469_53</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_469_53>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:468</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_469_53>
                            <Name>VITIS_LOOP_469_53</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:469</SourceLocation>
                        </VITIS_LOOP_469_53>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_469_53" OPTYPE="add" PRAGMA="" RTLNAME="add_ln469_fu_137_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:469" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln469"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_469_53" OPTYPE="add" PRAGMA="" RTLNAME="add_ln470_fu_147_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:470" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln470"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_477_54</Name>
            <Loops>
                <VITIS_LOOP_477_54/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_477_54>
                        <Name>VITIS_LOOP_477_54</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_477_54>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:476</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_477_54>
                            <Name>VITIS_LOOP_477_54</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:477</SourceLocation>
                        </VITIS_LOOP_477_54>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_477_54" OPTYPE="add" PRAGMA="" RTLNAME="add_ln477_fu_139_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:477" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln477"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_477_54" OPTYPE="add" PRAGMA="" RTLNAME="add_ln478_fu_149_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:478" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln478"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_485_55</Name>
            <Loops>
                <VITIS_LOOP_485_55/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_485_55>
                        <Name>VITIS_LOOP_485_55</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_485_55>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:484</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_485_55>
                            <Name>VITIS_LOOP_485_55</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:485</SourceLocation>
                        </VITIS_LOOP_485_55>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_485_55" OPTYPE="add" PRAGMA="" RTLNAME="add_ln485_fu_137_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:485" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln485"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_485_55" OPTYPE="add" PRAGMA="" RTLNAME="add_ln486_fu_147_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:486" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln486"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_493_56</Name>
            <Loops>
                <VITIS_LOOP_493_56/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_493_56>
                        <Name>VITIS_LOOP_493_56</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_493_56>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:492</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_493_56>
                            <Name>VITIS_LOOP_493_56</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:493</SourceLocation>
                        </VITIS_LOOP_493_56>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_493_56" OPTYPE="add" PRAGMA="" RTLNAME="add_ln493_fu_139_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:493" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln493"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_493_56" OPTYPE="add" PRAGMA="" RTLNAME="add_ln494_fu_149_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:494" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln494"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_505_57</Name>
            <Loops>
                <VITIS_LOOP_505_57/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_505_57>
                        <Name>VITIS_LOOP_505_57</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_505_57>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:504</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_505_57>
                            <Name>VITIS_LOOP_505_57</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:505</SourceLocation>
                        </VITIS_LOOP_505_57>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_505_57" OPTYPE="add" PRAGMA="" RTLNAME="add_ln505_fu_137_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:505" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln505"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_505_57" OPTYPE="add" PRAGMA="" RTLNAME="add_ln506_fu_147_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:506" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln506"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_513_58</Name>
            <Loops>
                <VITIS_LOOP_513_58/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_513_58>
                        <Name>VITIS_LOOP_513_58</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_513_58>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:512</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_513_58>
                            <Name>VITIS_LOOP_513_58</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:513</SourceLocation>
                        </VITIS_LOOP_513_58>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_513_58" OPTYPE="add" PRAGMA="" RTLNAME="add_ln513_fu_139_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:513" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln513"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_513_58" OPTYPE="add" PRAGMA="" RTLNAME="add_ln514_fu_149_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:514" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln514"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_521_59</Name>
            <Loops>
                <VITIS_LOOP_521_59/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_521_59>
                        <Name>VITIS_LOOP_521_59</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_521_59>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:520</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_521_59>
                            <Name>VITIS_LOOP_521_59</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:521</SourceLocation>
                        </VITIS_LOOP_521_59>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_521_59" OPTYPE="add" PRAGMA="" RTLNAME="add_ln521_fu_137_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:521" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln521"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_521_59" OPTYPE="add" PRAGMA="" RTLNAME="add_ln522_fu_147_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:522" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln522"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_529_60</Name>
            <Loops>
                <VITIS_LOOP_529_60/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_529_60>
                        <Name>VITIS_LOOP_529_60</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_529_60>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:528</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_529_60>
                            <Name>VITIS_LOOP_529_60</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:529</SourceLocation>
                        </VITIS_LOOP_529_60>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_529_60" OPTYPE="add" PRAGMA="" RTLNAME="add_ln529_fu_139_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:529" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln529"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_529_60" OPTYPE="add" PRAGMA="" RTLNAME="add_ln530_fu_149_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:530" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln530"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_537_61</Name>
            <Loops>
                <VITIS_LOOP_537_61/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_537_61>
                        <Name>VITIS_LOOP_537_61</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_537_61>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:536</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_537_61>
                            <Name>VITIS_LOOP_537_61</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:537</SourceLocation>
                        </VITIS_LOOP_537_61>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_537_61" OPTYPE="add" PRAGMA="" RTLNAME="add_ln537_fu_137_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:537" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln537"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_537_61" OPTYPE="add" PRAGMA="" RTLNAME="add_ln538_fu_147_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:538" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln538"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_545_62</Name>
            <Loops>
                <VITIS_LOOP_545_62/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_545_62>
                        <Name>VITIS_LOOP_545_62</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_545_62>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:544</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_545_62>
                            <Name>VITIS_LOOP_545_62</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:545</SourceLocation>
                        </VITIS_LOOP_545_62>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_545_62" OPTYPE="add" PRAGMA="" RTLNAME="add_ln545_fu_139_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:545" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln545"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_545_62" OPTYPE="add" PRAGMA="" RTLNAME="add_ln546_fu_149_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:546" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln546"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_553_63</Name>
            <Loops>
                <VITIS_LOOP_553_63/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_553_63>
                        <Name>VITIS_LOOP_553_63</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_553_63>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:552</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_553_63>
                            <Name>VITIS_LOOP_553_63</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:553</SourceLocation>
                        </VITIS_LOOP_553_63>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_553_63" OPTYPE="add" PRAGMA="" RTLNAME="add_ln553_fu_137_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:553" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln553"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_553_63" OPTYPE="add" PRAGMA="" RTLNAME="add_ln554_fu_147_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:554" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln554"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_561_64</Name>
            <Loops>
                <VITIS_LOOP_561_64/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49159</Best-caseLatency>
                    <Average-caseLatency>49159</Average-caseLatency>
                    <Worst-caseLatency>49159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_561_64>
                        <Name>VITIS_LOOP_561_64</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>49157</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_561_64>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:560</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_561_64>
                            <Name>VITIS_LOOP_561_64</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:561</SourceLocation>
                        </VITIS_LOOP_561_64>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>223</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_561_64" OPTYPE="add" PRAGMA="" RTLNAME="add_ln561_fu_139_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:561" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln561"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_561_64" OPTYPE="add" PRAGMA="" RTLNAME="add_ln562_fu_149_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:562" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln562"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult</Name>
            <Loops>
                <loop_0/>
                <loop_1/>
                <loop_2/>
                <loop_3/>
                <loop_4/>
                <loop_5/>
                <loop_6/>
                <loop_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6292632</Best-caseLatency>
                    <Average-caseLatency>6292632</Average-caseLatency>
                    <Worst-caseLatency>6292632</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.463 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.463 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.463 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6292633</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_0>
                        <Name>loop_0</Name>
                        <Slack>3.65</Slack>
                        <TripCount>2</TripCount>
                        <Latency>786578</Latency>
                        <AbsoluteTimeLatency>3.933 ms</AbsoluteTimeLatency>
                        <IterationLatency>393289</IterationLatency>
                        <PipelineDepth>393289</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_29_1_fu_1084</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_37_2_fu_1094</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_45_3_fu_1104</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_53_4_fu_1114</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_61_5_fu_1124</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_69_6_fu_1134</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_77_7_fu_1144</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_85_8_fu_1154</Instance>
                        </InstanceList>
                    </loop_0>
                    <loop_1>
                        <Name>loop_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>2</TripCount>
                        <Latency>786578</Latency>
                        <AbsoluteTimeLatency>3.933 ms</AbsoluteTimeLatency>
                        <IterationLatency>393289</IterationLatency>
                        <PipelineDepth>393289</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_97_9_fu_1164</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_105_10_fu_1174</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_113_11_fu_1184</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_121_12_fu_1194</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_129_13_fu_1204</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_137_14_fu_1214</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_145_15_fu_1224</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_153_16_fu_1234</Instance>
                        </InstanceList>
                    </loop_1>
                    <loop_2>
                        <Name>loop_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>2</TripCount>
                        <Latency>786578</Latency>
                        <AbsoluteTimeLatency>3.933 ms</AbsoluteTimeLatency>
                        <IterationLatency>393289</IterationLatency>
                        <PipelineDepth>393289</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_165_17_fu_1244</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_173_18_fu_1254</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_181_19_fu_1264</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_189_20_fu_1274</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_197_21_fu_1284</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_205_22_fu_1294</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_213_23_fu_1304</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_221_24_fu_1314</Instance>
                        </InstanceList>
                    </loop_2>
                    <loop_3>
                        <Name>loop_3</Name>
                        <Slack>3.65</Slack>
                        <TripCount>2</TripCount>
                        <Latency>786578</Latency>
                        <AbsoluteTimeLatency>3.933 ms</AbsoluteTimeLatency>
                        <IterationLatency>393289</IterationLatency>
                        <PipelineDepth>393289</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_233_25_fu_1324</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_241_26_fu_1334</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_249_27_fu_1344</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_257_28_fu_1354</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_265_29_fu_1364</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_273_30_fu_1374</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_281_31_fu_1384</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_289_32_fu_1394</Instance>
                        </InstanceList>
                    </loop_3>
                    <loop_4>
                        <Name>loop_4</Name>
                        <Slack>3.65</Slack>
                        <TripCount>2</TripCount>
                        <Latency>786578</Latency>
                        <AbsoluteTimeLatency>3.933 ms</AbsoluteTimeLatency>
                        <IterationLatency>393289</IterationLatency>
                        <PipelineDepth>393289</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_301_33_fu_1404</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_309_34_fu_1414</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_317_35_fu_1424</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_325_36_fu_1434</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_333_37_fu_1444</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_341_38_fu_1454</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_349_39_fu_1464</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_357_40_fu_1474</Instance>
                        </InstanceList>
                    </loop_4>
                    <loop_5>
                        <Name>loop_5</Name>
                        <Slack>3.65</Slack>
                        <TripCount>2</TripCount>
                        <Latency>786578</Latency>
                        <AbsoluteTimeLatency>3.933 ms</AbsoluteTimeLatency>
                        <IterationLatency>393289</IterationLatency>
                        <PipelineDepth>393289</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_369_41_fu_1484</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_377_42_fu_1494</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_385_43_fu_1504</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_393_44_fu_1514</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_401_45_fu_1524</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_409_46_fu_1534</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_417_47_fu_1544</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_425_48_fu_1554</Instance>
                        </InstanceList>
                    </loop_5>
                    <loop_6>
                        <Name>loop_6</Name>
                        <Slack>3.65</Slack>
                        <TripCount>2</TripCount>
                        <Latency>786578</Latency>
                        <AbsoluteTimeLatency>3.933 ms</AbsoluteTimeLatency>
                        <IterationLatency>393289</IterationLatency>
                        <PipelineDepth>393289</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_437_49_fu_1564</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_445_50_fu_1574</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_453_51_fu_1584</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_461_52_fu_1594</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_469_53_fu_1604</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_477_54_fu_1614</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_485_55_fu_1624</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_493_56_fu_1634</Instance>
                        </InstanceList>
                    </loop_6>
                    <loop_7>
                        <Name>loop_7</Name>
                        <Slack>3.65</Slack>
                        <TripCount>2</TripCount>
                        <Latency>786578</Latency>
                        <AbsoluteTimeLatency>3.933 ms</AbsoluteTimeLatency>
                        <IterationLatency>393289</IterationLatency>
                        <PipelineDepth>393289</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_505_57_fu_1644</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_513_58_fu_1654</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_521_59_fu_1664</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_529_60_fu_1674</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_537_61_fu_1684</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_545_62_fu_1694</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_553_63_fu_1704</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_561_64_fu_1714</Instance>
                        </InstanceList>
                    </loop_7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:27</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_0>
                            <Name>loop_0</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:27</SourceLocation>
                        </loop_0>
                        <loop_1>
                            <Name>loop_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:95</SourceLocation>
                        </loop_1>
                        <loop_2>
                            <Name>loop_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:163</SourceLocation>
                        </loop_2>
                        <loop_3>
                            <Name>loop_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:231</SourceLocation>
                        </loop_3>
                        <loop_4>
                            <Name>loop_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:299</SourceLocation>
                        </loop_4>
                        <loop_5>
                            <Name>loop_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:367</SourceLocation>
                        </loop_5>
                        <loop_6>
                            <Name>loop_6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:435</SourceLocation>
                        </loop_6>
                        <loop_7>
                            <Name>loop_7</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:503</SourceLocation>
                        </loop_7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>14845</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>25997</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_1738_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_1914_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_fu_2090_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_fu_2266_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:231" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln299_fu_2442_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:299" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln299"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln367_fu_2618_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:367" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln367"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln435_fu_2794_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:435" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln435"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln503_fu_2970_p2" SOURCE="HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:503" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln503"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="A_0" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="A_0_address0" name="A_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_0_ce0" name="A_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_0_q0" name="A_0_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="A_1" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="A_1_address0" name="A_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_1_ce0" name="A_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_1_q0" name="A_1_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="A_2" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="A_2_address0" name="A_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_2_ce0" name="A_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_2_q0" name="A_2_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="A_3" index="3" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="A_3_address0" name="A_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_3_ce0" name="A_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_3_q0" name="A_3_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="A_4" index="4" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="A_4_address0" name="A_4_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_4_ce0" name="A_4_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_4_q0" name="A_4_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="A_5" index="5" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="A_5_address0" name="A_5_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_5_ce0" name="A_5_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_5_q0" name="A_5_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="A_6" index="6" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="A_6_address0" name="A_6_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_6_ce0" name="A_6_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_6_q0" name="A_6_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="A_7" index="7" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="A_7_address0" name="A_7_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_7_ce0" name="A_7_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_7_q0" name="A_7_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="B_0" index="8" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="B_0_address0" name="B_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="B_0_ce0" name="B_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="B_0_q0" name="B_0_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="B_1" index="9" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="B_1_address0" name="B_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="B_1_ce0" name="B_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="B_1_q0" name="B_1_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="B_2" index="10" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="B_2_address0" name="B_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="B_2_ce0" name="B_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="B_2_q0" name="B_2_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="B_3" index="11" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="B_3_address0" name="B_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="B_3_ce0" name="B_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="B_3_q0" name="B_3_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="B_4" index="12" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="B_4_address0" name="B_4_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="B_4_ce0" name="B_4_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="B_4_q0" name="B_4_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="B_5" index="13" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="B_5_address0" name="B_5_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="B_5_ce0" name="B_5_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="B_5_q0" name="B_5_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="B_6" index="14" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="B_6_address0" name="B_6_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="B_6_ce0" name="B_6_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="B_6_q0" name="B_6_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="B_7" index="15" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="B_7_address0" name="B_7_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="B_7_ce0" name="B_7_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="B_7_q0" name="B_7_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="C_0" index="16" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="C_0_address0" name="C_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_0_ce0" name="C_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_0_we0" name="C_0_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_0_d0" name="C_0_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="C_1" index="17" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="C_1_address0" name="C_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_1_ce0" name="C_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_1_we0" name="C_1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_1_d0" name="C_1_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="C_2" index="18" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="C_2_address0" name="C_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_2_ce0" name="C_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_2_we0" name="C_2_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_2_d0" name="C_2_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="C_3" index="19" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="C_3_address0" name="C_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_3_ce0" name="C_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_3_we0" name="C_3_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_3_d0" name="C_3_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="C_4" index="20" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="C_4_address0" name="C_4_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_4_ce0" name="C_4_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_4_we0" name="C_4_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_4_d0" name="C_4_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="C_5" index="21" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="C_5_address0" name="C_5_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_5_ce0" name="C_5_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_5_we0" name="C_5_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_5_d0" name="C_5_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="C_6" index="22" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="C_6_address0" name="C_6_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_6_ce0" name="C_6_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_6_we0" name="C_6_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_6_d0" name="C_6_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="C_7" index="23" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="C_7_address0" name="C_7_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_7_ce0" name="C_7_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_7_we0" name="C_7_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_7_d0" name="C_7_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="A_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="A_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A_0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="A_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A_0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="A_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A_1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="A_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A_1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="A_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="A_2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="A_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A_3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="A_3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A_3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_4_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="A_4_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_4_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A_4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_4_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="A_4_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_4_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A_4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_5_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="A_5_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_5_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A_5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_5_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="A_5_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_5_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A_5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_6_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="A_6_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_6_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A_6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_6_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="A_6_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_6_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A_6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_7_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="A_7_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_7_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A_7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_7_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="A_7_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_7_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A_7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="B_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="B_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>B_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="B_0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="B_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="B_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>B_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="B_0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="B_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="B_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>B_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="B_1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="B_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="B_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>B_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="B_1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="B_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="B_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>B_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="B_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="B_2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="B_2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>B_2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="B_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="B_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="B_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>B_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="B_3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="B_3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="B_3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>B_3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="B_3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="B_4_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="B_4_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>B_4_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="B_4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="B_4_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="B_4_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>B_4_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="B_4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="B_5_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="B_5_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>B_5_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="B_5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="B_5_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="B_5_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>B_5_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="B_5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="B_6_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="B_6_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>B_6_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="B_6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="B_6_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="B_6_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>B_6_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="B_6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="B_7_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="B_7_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>B_7_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="B_7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="B_7_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="B_7_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>B_7_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="B_7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="C_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C_0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_0_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="C_0_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_0_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C_0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="C_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C_1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="C_1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C_1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="C_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_2_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="C_2_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_2_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="C_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C_3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_3_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="C_3_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_3_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C_3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_4_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="C_4_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_4_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C_4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_4_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="C_4_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_4_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C_4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_5_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="C_5_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_5_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C_5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_5_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="C_5_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_5_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C_5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_6_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="C_6_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_6_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C_6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_6_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="C_6_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_6_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C_6"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_7_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="C_7_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_7_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C_7"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_7_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="C_7_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_7_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C_7"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="A_0_address0">out, 13</column>
                    <column name="A_0_q0">in, 32</column>
                    <column name="A_1_address0">out, 13</column>
                    <column name="A_1_q0">in, 32</column>
                    <column name="A_2_address0">out, 13</column>
                    <column name="A_2_q0">in, 32</column>
                    <column name="A_3_address0">out, 13</column>
                    <column name="A_3_q0">in, 32</column>
                    <column name="A_4_address0">out, 13</column>
                    <column name="A_4_q0">in, 32</column>
                    <column name="A_5_address0">out, 13</column>
                    <column name="A_5_q0">in, 32</column>
                    <column name="A_6_address0">out, 13</column>
                    <column name="A_6_q0">in, 32</column>
                    <column name="A_7_address0">out, 13</column>
                    <column name="A_7_q0">in, 32</column>
                    <column name="B_0_address0">out, 13</column>
                    <column name="B_0_q0">in, 32</column>
                    <column name="B_1_address0">out, 13</column>
                    <column name="B_1_q0">in, 32</column>
                    <column name="B_2_address0">out, 13</column>
                    <column name="B_2_q0">in, 32</column>
                    <column name="B_3_address0">out, 13</column>
                    <column name="B_3_q0">in, 32</column>
                    <column name="B_4_address0">out, 13</column>
                    <column name="B_4_q0">in, 32</column>
                    <column name="B_5_address0">out, 13</column>
                    <column name="B_5_q0">in, 32</column>
                    <column name="B_6_address0">out, 13</column>
                    <column name="B_6_q0">in, 32</column>
                    <column name="B_7_address0">out, 13</column>
                    <column name="B_7_q0">in, 32</column>
                    <column name="C_0_address0">out, 5</column>
                    <column name="C_0_d0">out, 32</column>
                    <column name="C_1_address0">out, 5</column>
                    <column name="C_1_d0">out, 32</column>
                    <column name="C_2_address0">out, 5</column>
                    <column name="C_2_d0">out, 32</column>
                    <column name="C_3_address0">out, 5</column>
                    <column name="C_3_d0">out, 32</column>
                    <column name="C_4_address0">out, 5</column>
                    <column name="C_4_d0">out, 32</column>
                    <column name="C_5_address0">out, 5</column>
                    <column name="C_5_d0">out, 32</column>
                    <column name="C_6_address0">out, 5</column>
                    <column name="C_6_d0">out, 32</column>
                    <column name="C_7_address0">out, 5</column>
                    <column name="C_7_d0">out, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="A_0">in, float*</column>
                    <column name="A_1">in, float*</column>
                    <column name="A_2">in, float*</column>
                    <column name="A_3">in, float*</column>
                    <column name="A_4">in, float*</column>
                    <column name="A_5">in, float*</column>
                    <column name="A_6">in, float*</column>
                    <column name="A_7">in, float*</column>
                    <column name="B_0">in, float*</column>
                    <column name="B_1">in, float*</column>
                    <column name="B_2">in, float*</column>
                    <column name="B_3">in, float*</column>
                    <column name="B_4">in, float*</column>
                    <column name="B_5">in, float*</column>
                    <column name="B_6">in, float*</column>
                    <column name="B_7">in, float*</column>
                    <column name="C_0">out, float*</column>
                    <column name="C_1">out, float*</column>
                    <column name="C_2">out, float*</column>
                    <column name="C_3">out, float*</column>
                    <column name="C_4">out, float*</column>
                    <column name="C_5">out, float*</column>
                    <column name="C_6">out, float*</column>
                    <column name="C_7">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="A_0">A_0_address0, port, offset</column>
                    <column name="A_0">A_0_ce0, port, </column>
                    <column name="A_0">A_0_q0, port, </column>
                    <column name="A_1">A_1_address0, port, offset</column>
                    <column name="A_1">A_1_ce0, port, </column>
                    <column name="A_1">A_1_q0, port, </column>
                    <column name="A_2">A_2_address0, port, offset</column>
                    <column name="A_2">A_2_ce0, port, </column>
                    <column name="A_2">A_2_q0, port, </column>
                    <column name="A_3">A_3_address0, port, offset</column>
                    <column name="A_3">A_3_ce0, port, </column>
                    <column name="A_3">A_3_q0, port, </column>
                    <column name="A_4">A_4_address0, port, offset</column>
                    <column name="A_4">A_4_ce0, port, </column>
                    <column name="A_4">A_4_q0, port, </column>
                    <column name="A_5">A_5_address0, port, offset</column>
                    <column name="A_5">A_5_ce0, port, </column>
                    <column name="A_5">A_5_q0, port, </column>
                    <column name="A_6">A_6_address0, port, offset</column>
                    <column name="A_6">A_6_ce0, port, </column>
                    <column name="A_6">A_6_q0, port, </column>
                    <column name="A_7">A_7_address0, port, offset</column>
                    <column name="A_7">A_7_ce0, port, </column>
                    <column name="A_7">A_7_q0, port, </column>
                    <column name="B_0">B_0_address0, port, offset</column>
                    <column name="B_0">B_0_ce0, port, </column>
                    <column name="B_0">B_0_q0, port, </column>
                    <column name="B_1">B_1_address0, port, offset</column>
                    <column name="B_1">B_1_ce0, port, </column>
                    <column name="B_1">B_1_q0, port, </column>
                    <column name="B_2">B_2_address0, port, offset</column>
                    <column name="B_2">B_2_ce0, port, </column>
                    <column name="B_2">B_2_q0, port, </column>
                    <column name="B_3">B_3_address0, port, offset</column>
                    <column name="B_3">B_3_ce0, port, </column>
                    <column name="B_3">B_3_q0, port, </column>
                    <column name="B_4">B_4_address0, port, offset</column>
                    <column name="B_4">B_4_ce0, port, </column>
                    <column name="B_4">B_4_q0, port, </column>
                    <column name="B_5">B_5_address0, port, offset</column>
                    <column name="B_5">B_5_ce0, port, </column>
                    <column name="B_5">B_5_q0, port, </column>
                    <column name="B_6">B_6_address0, port, offset</column>
                    <column name="B_6">B_6_ce0, port, </column>
                    <column name="B_6">B_6_q0, port, </column>
                    <column name="B_7">B_7_address0, port, offset</column>
                    <column name="B_7">B_7_ce0, port, </column>
                    <column name="B_7">B_7_q0, port, </column>
                    <column name="C_0">C_0_address0, port, offset</column>
                    <column name="C_0">C_0_ce0, port, </column>
                    <column name="C_0">C_0_we0, port, </column>
                    <column name="C_0">C_0_d0, port, </column>
                    <column name="C_1">C_1_address0, port, offset</column>
                    <column name="C_1">C_1_ce0, port, </column>
                    <column name="C_1">C_1_we0, port, </column>
                    <column name="C_1">C_1_d0, port, </column>
                    <column name="C_2">C_2_address0, port, offset</column>
                    <column name="C_2">C_2_ce0, port, </column>
                    <column name="C_2">C_2_we0, port, </column>
                    <column name="C_2">C_2_d0, port, </column>
                    <column name="C_3">C_3_address0, port, offset</column>
                    <column name="C_3">C_3_ce0, port, </column>
                    <column name="C_3">C_3_we0, port, </column>
                    <column name="C_3">C_3_d0, port, </column>
                    <column name="C_4">C_4_address0, port, offset</column>
                    <column name="C_4">C_4_ce0, port, </column>
                    <column name="C_4">C_4_we0, port, </column>
                    <column name="C_4">C_4_d0, port, </column>
                    <column name="C_5">C_5_address0, port, offset</column>
                    <column name="C_5">C_5_ce0, port, </column>
                    <column name="C_5">C_5_we0, port, </column>
                    <column name="C_5">C_5_d0, port, </column>
                    <column name="C_6">C_6_address0, port, offset</column>
                    <column name="C_6">C_6_ce0, port, </column>
                    <column name="C_6">C_6_we0, port, </column>
                    <column name="C_6">C_6_d0, port, </column>
                    <column name="C_7">C_7_address0, port, offset</column>
                    <column name="C_7">C_7_ce0, port, </column>
                    <column name="C_7">C_7_we0, port, </column>
                    <column name="C_7">C_7_d0, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport/>
</profile>

