<!DOCTYPE HTML>
<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <!-- Google tag (gtag.js) -->
  <script async src="https://www.googletagmanager.com/gtag/js?id=G-EWSWCE7MTD"></script>
  <script>
    window.dataLayer = window.dataLayer || [];
    function gtag() { dataLayer.push(arguments); }
    gtag('js', new Date());

    gtag('config', 'G-EWSWCE7MTD');
  </script>


  <title>Yongan (Luke) Zhang</title>

  <meta name="author" content="Yongan (Luke) Zhang">
  <meta name="viewport" content="width=device-width, initial-scale=1">

  <link rel="stylesheet" type="text/css" href="stylesheet.css">
  <link rel="icon" type="image/png" href="images/new_images/logo.ico">
</head>

<body>
  <table
    style="width:100%;max-width:950px;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;">
    <tbody>
      <tr style="padding:0px">
        <td style="padding:0px">
          <table
            style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;">
            <tbody>
              <tr style="padding:0px">
                <td style="padding:2.5%;width:67%;vertical-align:middle">
                  <p style="text-align:center">
                    <name>Yongan (Luke) Zhang</name>&nbsp&nbsp;
                    <img src='images/new_images/yongan_chinese_char.png' width="110" align="absbottom">
                  </p>
                  <p>
                    I received my Ph.D. from Georgia Tech in 2025, and my M.S. from Rice University in 2023. My advisor is <a href="https://eiclab.scs.gatech.edu/pages/team.html">Prof. Yingyan (Celine) Lin</a>.
                    I received my B.S. from Rice University. My research focuses on AI-enabled hardware design automation and software/hardware co-design for efficient AI.
                  </p>

                  <p style="text-align:center">
                    <a href="https://scholar.google.com/citations?user=s3Qbrl0AAAAJ&hl=en">Google Scholar</a>
                    &nbsp/&nbsp
                    <a href="data/new_data/Luke_CV.pdf">CV</a> &nbsp/&nbsp
                    <a href="https://www.linkedin.com/in/yongan-zhang-141a71136/">LinkedIn</a> &nbsp/&nbsp
                    <a href="https://github.com/luke-avionics">GitHub</a> &nbsp/&nbsp
                    <!-- <a href="https://twitter.com/ZishenW">Twitter</a> -->
                  </p><br>
                  <!-- more info -->
                </td>
                <td style="padding:2.5%;width:40%;max-width:40%">
                  <a href="images/new_images/yongan_photo.png"><img
                      style="width:100%;max-width:100%;object-fit: cover; border-radius: 50%;" alt="profile photo"
                      src="images/new_images/yongan_photo.png" class="hoverZoomLink"></a>
                  <br> &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Email:
                  <br> &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; yzhang919[at]gatech[dot]edu
                </td>
              </tr>
            </tbody>
          </table>


          <table
            style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;">
            <tbody>
              <!-- <tr  bgcolor="#ffffd0"> -->

                <tr>
                  <td style="padding:20px;width:25%;vertical-align:middle">
                    <img src="images/new_images/slava.png" alt="clean-usnob" width="350" height="180">
                  </td>
                  <td style="padding:20px;width:75%;vertical-align:middle">
                    <!-- <a href="https://ieeexplore.ieee.org/document/10876391"> -->
                      <span class="papertitle">SLAVA: Scalable LLM-Driven Verilog Design With an Assertion-Guided Automated Self-Refinement Loop</span>
                    <!-- </a> -->
                    <br>
                    <strong>Yongan (Luke) Zhang</strong>,
                    Zhongzhi Yu, Zhifan Ye, Sixu Li, Chaojian Li, and Yingyan (Celine) Lin
                    <br>
                    <em>Under Review</em>, 2025
                    <br>
                    <!-- <a href="https://licj15.github.io/MixRT/">project page</a> -->
                    <p></p>
                    <p>
                      A scalable LLM-driven framework for an automated loop of Verilog design generation and assertion-guided functional refinement. SLAVA aims to shift the role of LLMs from passive code generators to active design agents engaged throughout the hardware-development process. 
                      <!-- Given high-level design inputs—natural-language descriptions and I/O interface specifications—SLAVA's LLM agents create an initial multi-module Verilog design while concurrently producing verification artifacts, including verification plans and SVAs, to validate the design's behavior. The design then undergoes simulation and property checking. Verification failures are analyzed to pinpoint their causes—whether RTL errors or incorrectly generated SVAs—using SLAVA's graph- based test-failure localization mechanism. -->
                    </p>
                  </td>
                </tr>

                <tr>
                  <td style="padding:20px;width:25%;vertical-align:middle">
                    <img src="images/new_images/recata.png" alt="clean-usnob" width="350" height="160">
                  </td>
                  <td style="padding:20px;width:75%;vertical-align:middle">
                    <a href="https://ieeexplore.ieee.org/document/10876391">
                      <span class="papertitle">Re-CATA: Real-Time and Flexible Accelerator Design Framework for On-device Codec Avatars</span>
                    </a>
                    <br>
                    <strong>Yongan (Luke) Zhang</strong>,
                    Yuecheng Li, Syed Shakib Sarwar, H. Ekin Sumbul, Yonggan Fu, Haoran You, Cheng Wan, and Yingyan (Celine) Lin
                    <br>
                    <em>TCAD</em>, 2025
                    <br>
                    <!-- <a href="https://licj15.github.io/MixRT/">project page</a> -->
                    <p></p>
                    <p>
                      A full-stack and flexible hardware accelerator design framework, integrating a specialized workload and resource partition scheme, a run-time scheduler, and a micro-architecture design dedicated to Codec Avatars applications and beyond.
                    </p>
                  </td>
                </tr>
      
              <tr>
                <td style="padding:20px;width:25%;vertical-align:middle">
                  <img src="images/new_images/mg_verilog.png" alt="clean-usnob" width="350" height="160">
                </td>
                <td style="padding:20px;width:75%;vertical-align:middle">
                  <a href="https://arxiv.org/abs/2407.01910">
                    <span class="papertitle">MG-Verilog: Multi-grained Dataset Towards Enhanced LLM-assisted Verilog
                      Generation</span>
                  </a>
                  <br>
                  <strong>Yongan (Luke) Zhang</strong>,
                  Zhongzhi Yu, Yonggan Fu, Cheng Wan, Yingyan (Celine) Lin
                  <br>
                  <em>LAD (Best Paper)</em>, 2024
                  <br>
                  <!-- <a href="https://licj15.github.io/MixRT/">project page</a> -->
                  <p></p>
                  <p>
                    An automated framework for data generation and validation, designed to enhance the fine-tuning of
                    Large Language Models (LLMs) in accelerator code generation.
                  </p>
                </td>
              </tr>

              <tr>
                <td style="padding:20px;width:25%;vertical-align:middle">
                  <img src="images/new_images/autoai2c.png" alt="clean-usnob" width="350" height="160">
                </td>
                <td style="padding:20px;width:75%;vertical-align:middle">
                  <a href="https://ieeexplore.ieee.org/document/10508183">
                    <span class="papertitle">AutoAI2C: An Automated Hardware Generator for DNN Acceleration on both FPGA
                      and ASIC</span>
                  </a>
                  <br>
                  <strong>Yongan (Luke) Zhang</strong>,
                  Xiaofan Zhang, Pengfei Xu, Yang Zhao, Cong Hao, Deming Chen, and Yingyan (Celine) Lin
                  <br>
                  <em>TCAD</em>, 2024
                  <br>
                  <!-- <a href="https://licj15.github.io/MixRT/">project page</a> -->
                  <p></p>
                  <p>
                    A DNN chip generator that can automatically generate both FPGA-and ASIC-based DNN accelerator
                    implementation (i.e., synthesizable hardware and deployment code) with optimized
                    algorithm-to-hardware mapping.
                  </p>
                </td>
              </tr>


              <tr>
                <td style="padding:20px;width:25%;vertical-align:middle">
                  <img src="images/new_images/GPT4AIGchip.png" alt="clean-usnob" width="350" height="160">
                </td>
                <td style="padding:20px;width:75%;vertical-align:middle">
                  <a href="https://arxiv.org/abs/2309.10730">
                    <span class="papertitle">GPT4AIGChip: Towards Next-Generation AI Accelerator Design Automation via
                      Large Language Models</span>
                  </a>
                  <br>
                  Yonggan Fu<sup>*</sup>,
                  <strong>Yongan (Luke) Zhang<sup>*</sup></strong>,
                  Zhongzhi Yu<sup>*</sup>,
                  Sixu Li, Zhifan Ye, Chaojian Li, Cheng Wan, Yingyan (Celine) Lin
                  <br>
                  <em>ICCAD</em>, 2023
                  <br>
                  <!-- <a href="https://licj15.github.io/MixRT/">project page</a> -->
                  <p></p>
                  <p>
                    An automated demo-augmented prompt-generation pipeline utilizing in-context learning to guide LLMs
                    towards creating high-quality AI accelerator design.
                  </p>
                </td>
              </tr>
              <tr>
                <td style="padding:20px;width:25%;vertical-align:middle">
                  <img src="images/new_images/e-G2C.png" alt="clean-usnob" width="350" height="160">
                </td>
                <td style="padding:20px;width:75%;vertical-align:middle">
                  <a href="https://ieeexplore.ieee.org/document/9830335">
                    <span class="papertitle">e-G2C: A 0.14-to-8.31 µJ/Inference NN-based Processor with Continuous
                      On-chip Adaptation for Anomaly Detection and ECG Conversion from EGM</span>
                  </a>
                  <br>
                  Yang Zhao, <strong>Yongan (Luke) Zhang</strong>, Yonggan Fu, Xu Ouyang, Cheng Wan, Shang Wu, Anton
                  Banta, Mathews M. John, Allison Post, Mehdi Razavi, Joseph Cavallaro, Behnaam Aazhang, and Yingyan
                  (Celine) Lin
                  <br>
                  <em>VLSI</em>, 2022
                  <br>
                  <!-- <a href="https://licj15.github.io/MixRT/">project page</a> -->
                  <p></p>
                  <p>
                    Silicon-validated dedicated EGM-to-ECG processor, with continuous lightweight anomaly detection,
                    event-driven coarse/precise conversion, and on-chip adaptation
                  </p>
                </td>
              </tr>
              <!-- <tr  bgcolor="#ffffd0"> -->
              <tr>
                <td style="padding:20px;width:25%;vertical-align:middle">
                  <img src="images/new_images/rt-rcg.png" alt="clean-usnob" width="350" height="160">
                </td>
                <td style="padding:20px;width:75%;vertical-align:middle">
                  <a href="https://dl.acm.org/doi/10.1145/3465372">
                    <span class="papertitle">RT-RCG: Neural network and accelerator search towards effective and
                      real-time ECG reconstruction from intracardiac electrograms</span>
                  </a>
                  <br>
                  <strong>Yongan (Luke) Zhang</strong>, Anton Banta, Yonggan Fu, Mathews M. John, Allison Post, Mehdi
                  Razavi, Joseph R. Cavallaro, Behnaam Aazhang, and Yingyan (Celine) Lin
                  <br>
                  <em>JETC</em>, 2022
                  <br>
                  <!-- <a href="https://licj15.github.io/MixRT/">project page</a> -->
                  <p></p>
                  <p>
                    An automatically search framework for (1) efficient Deep Neural Network (DNN) structures and then
                    (2) corresponding accelerators, to enable Real-Time and high-quality Reconstruction of ECG signals
                    from EGM signals
                  </p>
                </td>
              </tr>
              <!-- <tr  bgcolor="#ffffd0"> -->
              <tr>
                <td style="padding:20px;width:25%;vertical-align:middle">
                  <img src="images/new_images/g-cos.png" alt="clean-usnob" width="350" height="160">
                </td>
                <td style="padding:20px;width:75%;vertical-align:middle">
                  <a href="https://ieeexplore.ieee.org/document/9643549">
                    <span class="papertitle">G-CoS: GNN-Accelerator Co-Search Towards Both Better Accuracy and
                      Efficiency</span>
                  </a>
                  <br>
                  <strong>Yongan (Luke) Zhang</strong>, Haoran You, Yonggan Fu, Tong Geng, Ang Li, and Yingyan (Celine)
                  Lin
                  <br>
                  <em>ICCAD</em>, 2021
                  <br>
                  <!-- <a href="https://licj15.github.io/MixRT/">project page</a> -->
                  <p></p>
                  <p>
                    A GNN and accelerator co-search framework that can automatically search for matched GNN structures
                    and accelerators to maximize both task accuracy and acceleration efficiency.
                  </p>
                </td>
              </tr>
              <tr>
                <td style="padding:20px;width:25%;vertical-align:middle">
                  <img src="images/new_images/i-gcn.png" alt="clean-usnob" width="350" height="160">
                </td>
                <td style="padding:20px;width:75%;vertical-align:middle">
                  <a href="https://dl.acm.org/doi/10.1145/3466752.3480113">
                    <span class="papertitle">I-GCN: A Graph Convolutional Network Accelerator with Runtime Locality
                      Enhancement through Islandization</span>
                  </a>
                  <br>
                  Tong Geng, Chunshu Wu, <strong>Yongan (Luke) Zhang</strong>, Cheng Tang, Chenhao Xie, Haoran You,
                  Martin Herbordt, Yingyan (Celine) Lin, and Ang Li
                  <br>
                  <em>MICRO</em>, 2021
                  <br>
                  <!-- <a href="https://licj15.github.io/MixRT/">project page</a> -->
                  <p></p>
                  <p>
                    A novel hardware accelerator for GCN inference that significantly improves data locality and reduces
                    unnecessary computation through a new online graph restructuring algorithm we refer to as
                    islandization.
                  </p>
                </td>
              </tr>
              <tr>
                <td style="padding:20px;width:25%;vertical-align:middle">
                  <img src="images/new_images/dian.png" alt="clean-usnob" width="350" height="160">
                </td>
                <td style="padding:20px;width:75%;vertical-align:middle">
                  <a href="https://ieeexplore.ieee.org/document/9502478">
                    <span class="papertitle">DIAN: Differentiable Accelerator-Network Co-Search Towards Maximal DNN
                      Efficiency</span>
                  </a>
                  <br>
                  <strong>Yongan (Luke) Zhang</strong>, Yonggan Fu, Weiwen Jiang, Chaojian Li, Haoran You, Meng Li,
                  Vikas Chandra, and Yingyan (Celine) Lin
                  <br>
                  <em>ISLPED</em>, 2021
                  <br>
                  <!-- <a href="https://licj15.github.io/MixRT/">project page</a> -->
                  <p></p>
                  <p>
                    A Differentiable Accelerator Network Co-Search framework for automatically searching for matched
                    networks and accelerators to maximize both the accuracy and efficiency
                  </p>
                </td>
              </tr>
              <tr>
                <td style="padding:20px;width:25%;vertical-align:middle">
                  <img src="images/new_images/a3cs_320x180.png" alt="clean-usnob" width="350" height="160">
                </td>
                <td style="padding:20px;width:75%;vertical-align:middle">
                  <a href="https://ieeexplore.ieee.org/document/9586305">
                    <span class="papertitle">A3C-S: Automated Agent Accelerator Co-Search towards Efficient Deep
                      Reinforcement Learning</span>
                  </a>
                  <br>
                  Yonggan Fu, <strong>Yongan (Luke) Zhang</strong>, Chaojian Li, Zhongzhi Yu, and Yingyan (Celine) Lin
                  <br>
                  <em>DAC</em>, 2021
                  <br>
                  <!-- <a href="https://licj15.github.io/MixRT/">project page</a> -->
                  <p></p>
                  <p>
                    Automated Agent Accelerator Co-Search (A3C-S) framework, which automatically co-searches the
                    optimally matched DRL agents and accelerators that maximize both the test scores and hardware
                    efficiency.
                  </p>
                </td>
              </tr>
              <tr>
                <td style="padding:20px;width:25%;vertical-align:middle">
                  <img src="images/new_images/auto-nba_320x180.png" alt="clean-usnob" width="350" height="160">
                </td>
                <td style="padding:20px;width:75%;vertical-align:middle">
                  <a href="http://proceedings.mlr.press/v139/fu21d.html">
                    <span class="papertitle">Auto-NBA: Efficient and Effective Search Over The Joint Space of Networks,
                      Bitwidths, and Accelerators</span>
                  </a>
                  <br>
                  Yonggan Fu, <strong>Yongan (Luke) Zhang</strong>, Yang Zhang, David Cox, and Yingyan (Celine) Lin
                  <br>
                  <em>ICML</em>, 2021
                  <br>
                  <!-- <a href="https://licj15.github.io/MixRT/">project page</a> -->
                  <p></p>
                  <p>
                    An automated framework enabling jointly searching for the Networks, Bitwidths, and Accelerators, by
                    efficiently localizing the optimal design within the huge joint design space for each target dataset
                    and acceleration specification.
                  </p>
                </td>
              </tr>

            </tbody>

            <table style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>
              <tr>
                <td style="padding:0px">
                  <br>
                  <p style="text-align:right;font-size:small;">
                    Design and source code from <a href="https://jonbarron.info/">Jon Barron's website</a>.
                  </p>
                  <!-- <div style="display: flex; justify-content: flex-end; margin-top:20px;">
                    <div id="clustrmaps-widget">
                      <script type="text/javascript" id="clustrmaps" src="//clustrmaps.com/map_v2.js?d=16dNvTlNA4Z_hjiTZVKXDxuRJbmeqh3DAFMG-JZ2NgU&cl=ffffff&w=200"></script>
                    </div>
                  </div> -->
                </td>
              </tr>
            </tbody></table>
          
        </td>
      </tr>
  </table>
</body>

</html>