Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 15 22:23:10 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 438         
LUTAR-1    Warning           LUT drives async reset alert                1           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (438)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1113)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (438)
--------------------------
 There are 438 register/latch pins with no clock driven by root clock pin: D_slowclk_dff_q_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1113)
---------------------------------------------------
 There are 1113 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.387        0.000                      0                    4        0.297        0.000                      0                    4        4.500        0.000                       0                     5  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               8.387        0.000                      0                    4        0.297        0.000                      0                    4        4.500        0.000                       0                     5  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        8.387ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.297ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.387ns  (required time - arrival time)
  Source:                 D_slowclk_dff_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_slowclk_dff_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.580ns (36.099%)  route 1.027ns (63.901%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.565     5.149    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  D_slowclk_dff_q_reg[0]/Q
                         net (fo=4, routed)           1.027     6.632    D_slowclk_dff_q_reg_n_0_[0]
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.756 r  D_slowclk_dff_q[0]_i_1/O
                         net (fo=1, routed)           0.000     6.756    D_slowclk_dff_d[0]
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.445    14.850    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg[0]/C
                         clock pessimism              0.299    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    15.143    D_slowclk_dff_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -6.756    
  -------------------------------------------------------------------
                         slack                                  8.387    

Slack (MET) :             8.400ns  (required time - arrival time)
  Source:                 D_slowclk_dff_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_slowclk_dff_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.580ns (36.353%)  route 1.015ns (63.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.565     5.149    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  D_slowclk_dff_q_reg[0]/Q
                         net (fo=4, routed)           1.015     6.621    D_slowclk_dff_q_reg_n_0_[0]
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     6.745 r  D_slowclk_dff_q[2]_i_1/O
                         net (fo=1, routed)           0.000     6.745    D_slowclk_dff_d[2]
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.445    14.850    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg[2]/C
                         clock pessimism              0.299    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.031    15.145    D_slowclk_dff_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -6.745    
  -------------------------------------------------------------------
                         slack                                  8.400    

Slack (MET) :             8.407ns  (required time - arrival time)
  Source:                 D_slowclk_dff_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_slowclk_dff_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.633ns  (logic 0.606ns (37.116%)  route 1.027ns (62.884%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.565     5.149    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  D_slowclk_dff_q_reg[0]/Q
                         net (fo=4, routed)           1.027     6.632    D_slowclk_dff_q_reg_n_0_[0]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.150     6.782 r  D_slowclk_dff_q[1]_i_1/O
                         net (fo=1, routed)           0.000     6.782    D_slowclk_dff_d[1]
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.445    14.850    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg[1]/C
                         clock pessimism              0.299    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.075    15.189    D_slowclk_dff_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                          -6.782    
  -------------------------------------------------------------------
                         slack                                  8.407    

Slack (MET) :             8.418ns  (required time - arrival time)
  Source:                 D_slowclk_dff_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_slowclk_dff_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.606ns (37.373%)  route 1.015ns (62.627%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.565     5.149    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  D_slowclk_dff_q_reg[0]/Q
                         net (fo=4, routed)           1.015     6.621    D_slowclk_dff_q_reg_n_0_[0]
    SLICE_X36Y46         LUT4 (Prop_lut4_I1_O)        0.150     6.771 r  D_slowclk_dff_q[3]_i_1/O
                         net (fo=1, routed)           0.000     6.771    D_slowclk_dff_d[3]
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.445    14.850    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg[3]/C
                         clock pessimism              0.299    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.075    15.189    D_slowclk_dff_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                          -6.771    
  -------------------------------------------------------------------
                         slack                                  8.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 D_slowclk_dff_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_slowclk_dff_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.231ns (57.197%)  route 0.173ns (42.803%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.563     1.507    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     1.635 r  D_slowclk_dff_q_reg[1]/Q
                         net (fo=3, routed)           0.173     1.808    D_slowclk_dff_q_reg_n_0_[1]
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.103     1.911 r  D_slowclk_dff_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.911    D_slowclk_dff_d[3]
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.832     2.022    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg[3]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.107     1.614    D_slowclk_dff_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 D_slowclk_dff_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_slowclk_dff_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.227ns (56.769%)  route 0.173ns (43.231%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.563     1.507    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     1.635 r  D_slowclk_dff_q_reg[1]/Q
                         net (fo=3, routed)           0.173     1.808    D_slowclk_dff_q_reg_n_0_[1]
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.099     1.907 r  D_slowclk_dff_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.907    D_slowclk_dff_d[2]
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.832     2.022    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg[2]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.092     1.599    D_slowclk_dff_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 D_slowclk_dff_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_slowclk_dff_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.226ns (43.453%)  route 0.294ns (56.547%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.563     1.507    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     1.635 r  D_slowclk_dff_q_reg[1]/Q
                         net (fo=3, routed)           0.294     1.929    D_slowclk_dff_q_reg_n_0_[1]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.098     2.027 r  D_slowclk_dff_q[1]_i_1/O
                         net (fo=1, routed)           0.000     2.027    D_slowclk_dff_d[1]
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.832     2.022    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg[1]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.107     1.614    D_slowclk_dff_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 D_slowclk_dff_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_slowclk_dff_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.938%)  route 0.379ns (67.062%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.563     1.507    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.648 f  D_slowclk_dff_q_reg[0]/Q
                         net (fo=4, routed)           0.379     2.026    D_slowclk_dff_q_reg_n_0_[0]
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     2.071 r  D_slowclk_dff_q[0]_i_1/O
                         net (fo=1, routed)           0.000     2.071    D_slowclk_dff_d[0]
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.832     2.022    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg[0]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.598    D_slowclk_dff_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.474    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   D_slowclk_dff_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   D_slowclk_dff_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   D_slowclk_dff_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   D_slowclk_dff_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   D_slowclk_dff_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   D_slowclk_dff_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   D_slowclk_dff_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   D_slowclk_dff_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   D_slowclk_dff_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   D_slowclk_dff_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   D_slowclk_dff_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   D_slowclk_dff_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   D_slowclk_dff_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   D_slowclk_dff_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   D_slowclk_dff_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   D_slowclk_dff_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   D_slowclk_dff_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   D_slowclk_dff_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   D_slowclk_dff_q_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   D_slowclk_dff_q_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1177 Endpoints
Min Delay          1177 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.120ns  (logic 10.569ns (30.093%)  route 24.551ns (69.907%))
  Logic Levels:           29  (CARRY4=5 FDRE=1 LUT2=5 LUT3=2 LUT4=5 LUT5=8 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[4][8]/C
    SLICE_X45Y30         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  L_reg/D_registers_q_reg[4][8]/Q
                         net (fo=16, routed)          1.546     1.965    L_reg/D_registers_q_reg[4][9]_1[6]
    SLICE_X50Y27         LUT3 (Prop_lut3_I0_O)        0.296     2.261 f  L_reg/L_05032e90_remainder0__0_carry__1_i_10__0/O
                         net (fo=4, routed)           0.840     3.102    L_reg/L_05032e90_remainder0__0_carry__1_i_10__0_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I2_O)        0.124     3.226 f  L_reg/L_05032e90_remainder0__0_carry__1_i_8__1/O
                         net (fo=3, routed)           0.833     4.058    L_reg/L_05032e90_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X53Y27         LUT2 (Prop_lut2_I1_O)        0.124     4.182 r  L_reg/L_05032e90_remainder0__0_carry__1_i_6__1/O
                         net (fo=4, routed)           0.538     4.720    L_reg/L_05032e90_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I2_O)        0.124     4.844 r  L_reg/L_05032e90_remainder0__0_carry_i_17__1/O
                         net (fo=2, routed)           0.663     5.507    L_reg/L_05032e90_remainder0__0_carry_i_17__1_n_0
    SLICE_X52Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.631 f  L_reg/L_05032e90_remainder0__0_carry_i_10__1/O
                         net (fo=6, routed)           0.858     6.490    L_reg/L_05032e90_remainder0__0_carry_i_10__1_n_0
    SLICE_X50Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.614 r  L_reg/L_05032e90_remainder0__0_carry__1_i_2__1/O
                         net (fo=1, routed)           0.506     7.120    timerseg_driver/decimal_renderer/i__carry__1_i_1__4[0]
    SLICE_X51Y28         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     7.676 f  timerseg_driver/decimal_renderer/L_05032e90_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.828     8.504    L_reg/L_05032e90_remainder0_3[10]
    SLICE_X53Y27         LUT5 (Prop_lut5_I1_O)        0.302     8.806 f  L_reg/i__carry__0_i_19__2/O
                         net (fo=13, routed)          1.562    10.368    L_reg/i__carry__0_i_19__2_n_0
    SLICE_X52Y23         LUT4 (Prop_lut4_I0_O)        0.124    10.492 f  L_reg/i__carry__0_i_17__3/O
                         net (fo=3, routed)           0.812    11.304    L_reg/i__carry__0_i_17__3_n_0
    SLICE_X51Y23         LUT6 (Prop_lut6_I5_O)        0.124    11.428 r  L_reg/timerseg_OBUF[0]_inst_i_9/O
                         net (fo=4, routed)           1.190    12.618    L_reg/timerseg_OBUF[0]_inst_i_9_n_0
    SLICE_X52Y25         LUT5 (Prop_lut5_I1_O)        0.124    12.742 r  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           1.136    13.878    L_reg/i__carry_i_12__4_n_0
    SLICE_X51Y25         LUT3 (Prop_lut3_I1_O)        0.152    14.030 r  L_reg/i__carry__0_i_11__3/O
                         net (fo=3, routed)           0.684    14.714    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X51Y25         LUT2 (Prop_lut2_I1_O)        0.360    15.074 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.684    15.759    timerseg_driver/decimal_renderer/i__carry__0_i_6__3[2]
    SLICE_X53Y25         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    16.359 r  timerseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.359    timerseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.693 r  timerseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.775    17.468    timerseg_driver/decimal_renderer/D_registers_q_reg[4][9][1]
    SLICE_X54Y25         LUT5 (Prop_lut5_I2_O)        0.303    17.771 r  timerseg_driver/decimal_renderer/i__carry__0_i_18__2/O
                         net (fo=5, routed)           1.007    18.778    L_reg/timerseg_OBUF[10]_inst_i_17_0
    SLICE_X56Y26         LUT5 (Prop_lut5_I0_O)        0.150    18.928 r  L_reg/i__carry__0_i_14__3/O
                         net (fo=8, routed)           0.903    19.831    L_reg/i__carry__0_i_14__3_n_0
    SLICE_X57Y24         LUT5 (Prop_lut5_I4_O)        0.328    20.159 r  L_reg/i__carry__0_i_10__2/O
                         net (fo=4, routed)           0.818    20.977    L_reg/i__carry__0_i_10__2_n_0
    SLICE_X56Y24         LUT4 (Prop_lut4_I3_O)        0.152    21.129 f  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.714    21.843    L_reg/i__carry_i_9__3_n_0
    SLICE_X54Y23         LUT2 (Prop_lut2_I1_O)        0.348    22.191 r  L_reg/i__carry_i_1__3/O
                         net (fo=1, routed)           0.190    22.381    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[2]
    SLICE_X55Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    22.766 r  timerseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.766    timerseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__1/i__carry_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.079 r  timerseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.881    23.960    timerseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X54Y24         LUT4 (Prop_lut4_I3_O)        0.306    24.266 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.339    24.605    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28_n_0
    SLICE_X54Y25         LUT5 (Prop_lut5_I4_O)        0.124    24.729 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.996    25.725    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124    25.849 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=3, routed)           0.782    26.632    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1_0
    SLICE_X57Y27         LUT5 (Prop_lut5_I1_O)        0.124    26.756 f  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.976    27.732    L_reg/timerseg[1]
    SLICE_X57Y29         LUT5 (Prop_lut5_I2_O)        0.154    27.886 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.487    31.373    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.747    35.120 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    35.120    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.988ns  (logic 10.371ns (29.643%)  route 24.616ns (70.357%))
  Logic Levels:           29  (CARRY4=5 FDRE=1 LUT2=5 LUT3=2 LUT4=5 LUT5=8 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[4][8]/C
    SLICE_X45Y30         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  L_reg/D_registers_q_reg[4][8]/Q
                         net (fo=16, routed)          1.546     1.965    L_reg/D_registers_q_reg[4][9]_1[6]
    SLICE_X50Y27         LUT3 (Prop_lut3_I0_O)        0.296     2.261 f  L_reg/L_05032e90_remainder0__0_carry__1_i_10__0/O
                         net (fo=4, routed)           0.840     3.102    L_reg/L_05032e90_remainder0__0_carry__1_i_10__0_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I2_O)        0.124     3.226 f  L_reg/L_05032e90_remainder0__0_carry__1_i_8__1/O
                         net (fo=3, routed)           0.833     4.058    L_reg/L_05032e90_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X53Y27         LUT2 (Prop_lut2_I1_O)        0.124     4.182 r  L_reg/L_05032e90_remainder0__0_carry__1_i_6__1/O
                         net (fo=4, routed)           0.538     4.720    L_reg/L_05032e90_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I2_O)        0.124     4.844 r  L_reg/L_05032e90_remainder0__0_carry_i_17__1/O
                         net (fo=2, routed)           0.663     5.507    L_reg/L_05032e90_remainder0__0_carry_i_17__1_n_0
    SLICE_X52Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.631 f  L_reg/L_05032e90_remainder0__0_carry_i_10__1/O
                         net (fo=6, routed)           0.858     6.490    L_reg/L_05032e90_remainder0__0_carry_i_10__1_n_0
    SLICE_X50Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.614 r  L_reg/L_05032e90_remainder0__0_carry__1_i_2__1/O
                         net (fo=1, routed)           0.506     7.120    timerseg_driver/decimal_renderer/i__carry__1_i_1__4[0]
    SLICE_X51Y28         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     7.676 f  timerseg_driver/decimal_renderer/L_05032e90_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.828     8.504    L_reg/L_05032e90_remainder0_3[10]
    SLICE_X53Y27         LUT5 (Prop_lut5_I1_O)        0.302     8.806 f  L_reg/i__carry__0_i_19__2/O
                         net (fo=13, routed)          1.562    10.368    L_reg/i__carry__0_i_19__2_n_0
    SLICE_X52Y23         LUT4 (Prop_lut4_I0_O)        0.124    10.492 f  L_reg/i__carry__0_i_17__3/O
                         net (fo=3, routed)           0.812    11.304    L_reg/i__carry__0_i_17__3_n_0
    SLICE_X51Y23         LUT6 (Prop_lut6_I5_O)        0.124    11.428 r  L_reg/timerseg_OBUF[0]_inst_i_9/O
                         net (fo=4, routed)           1.190    12.618    L_reg/timerseg_OBUF[0]_inst_i_9_n_0
    SLICE_X52Y25         LUT5 (Prop_lut5_I1_O)        0.124    12.742 r  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           1.136    13.878    L_reg/i__carry_i_12__4_n_0
    SLICE_X51Y25         LUT3 (Prop_lut3_I1_O)        0.152    14.030 r  L_reg/i__carry__0_i_11__3/O
                         net (fo=3, routed)           0.684    14.714    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X51Y25         LUT2 (Prop_lut2_I1_O)        0.360    15.074 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.684    15.759    timerseg_driver/decimal_renderer/i__carry__0_i_6__3[2]
    SLICE_X53Y25         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    16.359 r  timerseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.359    timerseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.693 r  timerseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.775    17.468    timerseg_driver/decimal_renderer/D_registers_q_reg[4][9][1]
    SLICE_X54Y25         LUT5 (Prop_lut5_I2_O)        0.303    17.771 r  timerseg_driver/decimal_renderer/i__carry__0_i_18__2/O
                         net (fo=5, routed)           1.007    18.778    L_reg/timerseg_OBUF[10]_inst_i_17_0
    SLICE_X56Y26         LUT5 (Prop_lut5_I0_O)        0.150    18.928 r  L_reg/i__carry__0_i_14__3/O
                         net (fo=8, routed)           0.903    19.831    L_reg/i__carry__0_i_14__3_n_0
    SLICE_X57Y24         LUT5 (Prop_lut5_I4_O)        0.328    20.159 r  L_reg/i__carry__0_i_10__2/O
                         net (fo=4, routed)           0.818    20.977    L_reg/i__carry__0_i_10__2_n_0
    SLICE_X56Y24         LUT4 (Prop_lut4_I3_O)        0.152    21.129 f  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.714    21.843    L_reg/i__carry_i_9__3_n_0
    SLICE_X54Y23         LUT2 (Prop_lut2_I1_O)        0.348    22.191 r  L_reg/i__carry_i_1__3/O
                         net (fo=1, routed)           0.190    22.381    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[2]
    SLICE_X55Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    22.766 r  timerseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.766    timerseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__1/i__carry_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.079 f  timerseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.881    23.960    timerseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X54Y24         LUT4 (Prop_lut4_I3_O)        0.306    24.266 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.339    24.605    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28_n_0
    SLICE_X54Y25         LUT5 (Prop_lut5_I4_O)        0.124    24.729 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.996    25.725    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124    25.849 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=3, routed)           0.782    26.632    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1_0
    SLICE_X57Y27         LUT5 (Prop_lut5_I1_O)        0.124    26.756 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.976    27.732    L_reg/timerseg[1]
    SLICE_X57Y29         LUT5 (Prop_lut5_I2_O)        0.124    27.856 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.552    31.408    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.579    34.988 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    34.988    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.985ns  (logic 11.019ns (31.496%)  route 23.966ns (68.504%))
  Logic Levels:           30  (CARRY4=5 FDRE=1 LUT2=2 LUT3=1 LUT4=7 LUT5=5 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[0][9]/C
    SLICE_X46Y33         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  L_reg/D_registers_q_reg[0][9]/Q
                         net (fo=15, routed)          1.363     1.841    L_reg/D_registers_q_reg[0][9]_1[7]
    SLICE_X40Y38         LUT5 (Prop_lut5_I3_O)        0.295     2.136 r  L_reg/L_05032e90_remainder0__0_carry_i_21/O
                         net (fo=3, routed)           1.159     3.295    L_reg/L_05032e90_remainder0__0_carry_i_21_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I2_O)        0.124     3.419 r  L_reg/L_05032e90_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           1.384     4.802    L_reg/L_05032e90_remainder0__0_carry_i_12_n_0
    SLICE_X41Y39         LUT2 (Prop_lut2_I0_O)        0.124     4.926 r  L_reg/L_05032e90_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.821     5.748    L_reg/L_05032e90_remainder0__0_carry_i_13_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I1_O)        0.124     5.872 f  L_reg/L_05032e90_remainder0__0_carry_i_18/O
                         net (fo=2, routed)           0.656     6.528    L_reg/L_05032e90_remainder0__0_carry_i_18_n_0
    SLICE_X41Y41         LUT2 (Prop_lut2_I1_O)        0.152     6.680 r  L_reg/L_05032e90_remainder0__0_carry_i_10/O
                         net (fo=6, routed)           1.151     7.831    L_reg/L_05032e90_remainder0__0_carry_i_10_n_0
    SLICE_X39Y39         LUT4 (Prop_lut4_I0_O)        0.326     8.157 r  L_reg/L_05032e90_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     8.157    aseg_driver/decimal_renderer/i__carry__0_i_15__0[1]
    SLICE_X39Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.737 r  aseg_driver/decimal_renderer/L_05032e90_remainder0__0_carry/O[2]
                         net (fo=2, routed)           0.850     9.587    L_reg/L_05032e90_remainder0[2]
    SLICE_X40Y40         LUT6 (Prop_lut6_I4_O)        0.302     9.889 r  L_reg/i__carry_i_13__0/O
                         net (fo=16, routed)          1.746    11.635    L_reg/i__carry_i_13__0_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I0_O)        0.124    11.759 r  L_reg/i__carry__1_i_11/O
                         net (fo=1, routed)           0.494    12.253    L_reg/i__carry__1_i_11_n_0
    SLICE_X38Y41         LUT5 (Prop_lut5_I4_O)        0.117    12.370 r  L_reg/i__carry__1_i_8/O
                         net (fo=6, routed)           0.687    13.057    L_reg/i__carry__1_i_8_n_0
    SLICE_X40Y42         LUT5 (Prop_lut5_I0_O)        0.374    13.431 r  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.863    14.294    L_reg/i__carry_i_11__0_n_0
    SLICE_X40Y42         LUT3 (Prop_lut3_I1_O)        0.354    14.648 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=2, routed)           0.833    15.480    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X40Y43         LUT4 (Prop_lut4_I3_O)        0.360    15.840 r  L_reg/i__carry__0_i_2__0/O
                         net (fo=2, routed)           0.674    16.514    L_reg/D_registers_q_reg[0][8]_1[2]
    SLICE_X41Y43         LUT6 (Prop_lut6_I2_O)        0.326    16.840 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    16.840    aseg_driver/decimal_renderer/i__carry__0_i_12__0_0[2]
    SLICE_X41Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.238 r  aseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.238    aseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.477 r  aseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.834    18.311    L_reg/aseg_OBUF[10]_inst_i_26[2]
    SLICE_X44Y44         LUT5 (Prop_lut5_I2_O)        0.302    18.613 f  L_reg/i__carry__0_i_19/O
                         net (fo=16, routed)          1.334    19.947    L_reg/L_05032e90_remainder0_inferred__0/i__carry__1
    SLICE_X42Y40         LUT6 (Prop_lut6_I4_O)        0.124    20.071 r  L_reg/aseg_OBUF[10]_inst_i_28/O
                         net (fo=3, routed)           0.837    20.908    L_reg/aseg_OBUF[10]_inst_i_28_n_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I0_O)        0.124    21.032 f  L_reg/i__carry_i_20/O
                         net (fo=1, routed)           0.412    21.444    L_reg/i__carry_i_20_n_0
    SLICE_X45Y40         LUT4 (Prop_lut4_I0_O)        0.124    21.568 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.887    22.455    L_reg/i__carry_i_12_n_0
    SLICE_X44Y40         LUT4 (Prop_lut4_I1_O)        0.124    22.579 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    22.579    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.129 r  aseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.129    aseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.442 f  aseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.866    24.308    aseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X45Y41         LUT4 (Prop_lut4_I3_O)        0.306    24.614 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.797    25.411    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_n_0
    SLICE_X45Y42         LUT5 (Prop_lut5_I4_O)        0.124    25.535 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=3, routed)           0.951    26.486    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_0
    SLICE_X44Y39         LUT4 (Prop_lut4_I0_O)        0.124    26.610 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.829    27.439    L_reg/aseg_OBUF[1]_inst_i_1_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I3_O)        0.124    27.563 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.002    28.565    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X47Y40         LUT4 (Prop_lut4_I1_O)        0.152    28.717 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.537    31.254    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.731    34.985 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    34.985    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.915ns  (logic 10.318ns (29.551%)  route 24.597ns (70.449%))
  Logic Levels:           29  (CARRY4=5 FDRE=1 LUT2=5 LUT3=2 LUT4=5 LUT5=8 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[4][8]/C
    SLICE_X45Y30         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  L_reg/D_registers_q_reg[4][8]/Q
                         net (fo=16, routed)          1.546     1.965    L_reg/D_registers_q_reg[4][9]_1[6]
    SLICE_X50Y27         LUT3 (Prop_lut3_I0_O)        0.296     2.261 f  L_reg/L_05032e90_remainder0__0_carry__1_i_10__0/O
                         net (fo=4, routed)           0.840     3.102    L_reg/L_05032e90_remainder0__0_carry__1_i_10__0_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I2_O)        0.124     3.226 f  L_reg/L_05032e90_remainder0__0_carry__1_i_8__1/O
                         net (fo=3, routed)           0.833     4.058    L_reg/L_05032e90_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X53Y27         LUT2 (Prop_lut2_I1_O)        0.124     4.182 r  L_reg/L_05032e90_remainder0__0_carry__1_i_6__1/O
                         net (fo=4, routed)           0.538     4.720    L_reg/L_05032e90_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I2_O)        0.124     4.844 r  L_reg/L_05032e90_remainder0__0_carry_i_17__1/O
                         net (fo=2, routed)           0.663     5.507    L_reg/L_05032e90_remainder0__0_carry_i_17__1_n_0
    SLICE_X52Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.631 f  L_reg/L_05032e90_remainder0__0_carry_i_10__1/O
                         net (fo=6, routed)           0.858     6.490    L_reg/L_05032e90_remainder0__0_carry_i_10__1_n_0
    SLICE_X50Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.614 r  L_reg/L_05032e90_remainder0__0_carry__1_i_2__1/O
                         net (fo=1, routed)           0.506     7.120    timerseg_driver/decimal_renderer/i__carry__1_i_1__4[0]
    SLICE_X51Y28         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     7.676 f  timerseg_driver/decimal_renderer/L_05032e90_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.828     8.504    L_reg/L_05032e90_remainder0_3[10]
    SLICE_X53Y27         LUT5 (Prop_lut5_I1_O)        0.302     8.806 f  L_reg/i__carry__0_i_19__2/O
                         net (fo=13, routed)          1.562    10.368    L_reg/i__carry__0_i_19__2_n_0
    SLICE_X52Y23         LUT4 (Prop_lut4_I0_O)        0.124    10.492 f  L_reg/i__carry__0_i_17__3/O
                         net (fo=3, routed)           0.812    11.304    L_reg/i__carry__0_i_17__3_n_0
    SLICE_X51Y23         LUT6 (Prop_lut6_I5_O)        0.124    11.428 r  L_reg/timerseg_OBUF[0]_inst_i_9/O
                         net (fo=4, routed)           1.190    12.618    L_reg/timerseg_OBUF[0]_inst_i_9_n_0
    SLICE_X52Y25         LUT5 (Prop_lut5_I1_O)        0.124    12.742 r  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           1.136    13.878    L_reg/i__carry_i_12__4_n_0
    SLICE_X51Y25         LUT3 (Prop_lut3_I1_O)        0.152    14.030 r  L_reg/i__carry__0_i_11__3/O
                         net (fo=3, routed)           0.684    14.714    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X51Y25         LUT2 (Prop_lut2_I1_O)        0.360    15.074 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.684    15.759    timerseg_driver/decimal_renderer/i__carry__0_i_6__3[2]
    SLICE_X53Y25         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    16.359 r  timerseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.359    timerseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.693 r  timerseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.775    17.468    timerseg_driver/decimal_renderer/D_registers_q_reg[4][9][1]
    SLICE_X54Y25         LUT5 (Prop_lut5_I2_O)        0.303    17.771 r  timerseg_driver/decimal_renderer/i__carry__0_i_18__2/O
                         net (fo=5, routed)           1.007    18.778    L_reg/timerseg_OBUF[10]_inst_i_17_0
    SLICE_X56Y26         LUT5 (Prop_lut5_I0_O)        0.150    18.928 r  L_reg/i__carry__0_i_14__3/O
                         net (fo=8, routed)           0.903    19.831    L_reg/i__carry__0_i_14__3_n_0
    SLICE_X57Y24         LUT5 (Prop_lut5_I4_O)        0.328    20.159 r  L_reg/i__carry__0_i_10__2/O
                         net (fo=4, routed)           0.818    20.977    L_reg/i__carry__0_i_10__2_n_0
    SLICE_X56Y24         LUT4 (Prop_lut4_I3_O)        0.152    21.129 f  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.714    21.843    L_reg/i__carry_i_9__3_n_0
    SLICE_X54Y23         LUT2 (Prop_lut2_I1_O)        0.348    22.191 r  L_reg/i__carry_i_1__3/O
                         net (fo=1, routed)           0.190    22.381    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[2]
    SLICE_X55Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    22.766 r  timerseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.766    timerseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__1/i__carry_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.079 f  timerseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.881    23.960    timerseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X54Y24         LUT4 (Prop_lut4_I3_O)        0.306    24.266 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.339    24.605    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28_n_0
    SLICE_X54Y25         LUT5 (Prop_lut5_I4_O)        0.124    24.729 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.996    25.725    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124    25.849 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=3, routed)           0.782    26.632    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1_0
    SLICE_X57Y27         LUT5 (Prop_lut5_I1_O)        0.124    26.756 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.741    27.497    L_reg/timerseg[1]
    SLICE_X57Y29         LUT5 (Prop_lut5_I2_O)        0.124    27.621 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.768    31.389    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    34.915 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    34.915    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.881ns  (logic 10.986ns (31.497%)  route 23.894ns (68.503%))
  Logic Levels:           30  (CARRY4=5 FDRE=1 LUT2=2 LUT3=1 LUT4=7 LUT5=5 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[0][9]/C
    SLICE_X46Y33         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  L_reg/D_registers_q_reg[0][9]/Q
                         net (fo=15, routed)          1.363     1.841    L_reg/D_registers_q_reg[0][9]_1[7]
    SLICE_X40Y38         LUT5 (Prop_lut5_I3_O)        0.295     2.136 r  L_reg/L_05032e90_remainder0__0_carry_i_21/O
                         net (fo=3, routed)           1.159     3.295    L_reg/L_05032e90_remainder0__0_carry_i_21_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I2_O)        0.124     3.419 r  L_reg/L_05032e90_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           1.384     4.802    L_reg/L_05032e90_remainder0__0_carry_i_12_n_0
    SLICE_X41Y39         LUT2 (Prop_lut2_I0_O)        0.124     4.926 r  L_reg/L_05032e90_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.821     5.748    L_reg/L_05032e90_remainder0__0_carry_i_13_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I1_O)        0.124     5.872 f  L_reg/L_05032e90_remainder0__0_carry_i_18/O
                         net (fo=2, routed)           0.656     6.528    L_reg/L_05032e90_remainder0__0_carry_i_18_n_0
    SLICE_X41Y41         LUT2 (Prop_lut2_I1_O)        0.152     6.680 r  L_reg/L_05032e90_remainder0__0_carry_i_10/O
                         net (fo=6, routed)           1.151     7.831    L_reg/L_05032e90_remainder0__0_carry_i_10_n_0
    SLICE_X39Y39         LUT4 (Prop_lut4_I0_O)        0.326     8.157 r  L_reg/L_05032e90_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     8.157    aseg_driver/decimal_renderer/i__carry__0_i_15__0[1]
    SLICE_X39Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.737 r  aseg_driver/decimal_renderer/L_05032e90_remainder0__0_carry/O[2]
                         net (fo=2, routed)           0.850     9.587    L_reg/L_05032e90_remainder0[2]
    SLICE_X40Y40         LUT6 (Prop_lut6_I4_O)        0.302     9.889 r  L_reg/i__carry_i_13__0/O
                         net (fo=16, routed)          1.746    11.635    L_reg/i__carry_i_13__0_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I0_O)        0.124    11.759 r  L_reg/i__carry__1_i_11/O
                         net (fo=1, routed)           0.494    12.253    L_reg/i__carry__1_i_11_n_0
    SLICE_X38Y41         LUT5 (Prop_lut5_I4_O)        0.117    12.370 r  L_reg/i__carry__1_i_8/O
                         net (fo=6, routed)           0.687    13.057    L_reg/i__carry__1_i_8_n_0
    SLICE_X40Y42         LUT5 (Prop_lut5_I0_O)        0.374    13.431 r  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.863    14.294    L_reg/i__carry_i_11__0_n_0
    SLICE_X40Y42         LUT3 (Prop_lut3_I1_O)        0.354    14.648 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=2, routed)           0.833    15.480    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X40Y43         LUT4 (Prop_lut4_I3_O)        0.360    15.840 r  L_reg/i__carry__0_i_2__0/O
                         net (fo=2, routed)           0.674    16.514    L_reg/D_registers_q_reg[0][8]_1[2]
    SLICE_X41Y43         LUT6 (Prop_lut6_I2_O)        0.326    16.840 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    16.840    aseg_driver/decimal_renderer/i__carry__0_i_12__0_0[2]
    SLICE_X41Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.238 r  aseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.238    aseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.477 r  aseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.834    18.311    L_reg/aseg_OBUF[10]_inst_i_26[2]
    SLICE_X44Y44         LUT5 (Prop_lut5_I2_O)        0.302    18.613 f  L_reg/i__carry__0_i_19/O
                         net (fo=16, routed)          1.334    19.947    L_reg/L_05032e90_remainder0_inferred__0/i__carry__1
    SLICE_X42Y40         LUT6 (Prop_lut6_I4_O)        0.124    20.071 r  L_reg/aseg_OBUF[10]_inst_i_28/O
                         net (fo=3, routed)           0.837    20.908    L_reg/aseg_OBUF[10]_inst_i_28_n_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I0_O)        0.124    21.032 f  L_reg/i__carry_i_20/O
                         net (fo=1, routed)           0.412    21.444    L_reg/i__carry_i_20_n_0
    SLICE_X45Y40         LUT4 (Prop_lut4_I0_O)        0.124    21.568 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.887    22.455    L_reg/i__carry_i_12_n_0
    SLICE_X44Y40         LUT4 (Prop_lut4_I1_O)        0.124    22.579 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    22.579    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.129 r  aseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.129    aseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.442 r  aseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.866    24.308    aseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X45Y41         LUT4 (Prop_lut4_I3_O)        0.306    24.614 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.797    25.411    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_n_0
    SLICE_X45Y42         LUT5 (Prop_lut5_I4_O)        0.124    25.535 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=3, routed)           0.951    26.486    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_0
    SLICE_X44Y39         LUT4 (Prop_lut4_I0_O)        0.124    26.610 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.829    27.439    L_reg/aseg_OBUF[1]_inst_i_1_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I3_O)        0.124    27.563 f  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.733    28.296    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X47Y40         LUT4 (Prop_lut4_I1_O)        0.153    28.449 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.734    31.183    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.697    34.881 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    34.881    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.820ns  (logic 11.017ns (31.640%)  route 23.803ns (68.360%))
  Logic Levels:           30  (CARRY4=5 FDRE=1 LUT2=2 LUT3=1 LUT4=7 LUT5=5 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[0][9]/C
    SLICE_X46Y33         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  L_reg/D_registers_q_reg[0][9]/Q
                         net (fo=15, routed)          1.363     1.841    L_reg/D_registers_q_reg[0][9]_1[7]
    SLICE_X40Y38         LUT5 (Prop_lut5_I3_O)        0.295     2.136 r  L_reg/L_05032e90_remainder0__0_carry_i_21/O
                         net (fo=3, routed)           1.159     3.295    L_reg/L_05032e90_remainder0__0_carry_i_21_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I2_O)        0.124     3.419 r  L_reg/L_05032e90_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           1.384     4.802    L_reg/L_05032e90_remainder0__0_carry_i_12_n_0
    SLICE_X41Y39         LUT2 (Prop_lut2_I0_O)        0.124     4.926 r  L_reg/L_05032e90_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.821     5.748    L_reg/L_05032e90_remainder0__0_carry_i_13_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I1_O)        0.124     5.872 f  L_reg/L_05032e90_remainder0__0_carry_i_18/O
                         net (fo=2, routed)           0.656     6.528    L_reg/L_05032e90_remainder0__0_carry_i_18_n_0
    SLICE_X41Y41         LUT2 (Prop_lut2_I1_O)        0.152     6.680 r  L_reg/L_05032e90_remainder0__0_carry_i_10/O
                         net (fo=6, routed)           1.151     7.831    L_reg/L_05032e90_remainder0__0_carry_i_10_n_0
    SLICE_X39Y39         LUT4 (Prop_lut4_I0_O)        0.326     8.157 r  L_reg/L_05032e90_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     8.157    aseg_driver/decimal_renderer/i__carry__0_i_15__0[1]
    SLICE_X39Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.737 r  aseg_driver/decimal_renderer/L_05032e90_remainder0__0_carry/O[2]
                         net (fo=2, routed)           0.850     9.587    L_reg/L_05032e90_remainder0[2]
    SLICE_X40Y40         LUT6 (Prop_lut6_I4_O)        0.302     9.889 r  L_reg/i__carry_i_13__0/O
                         net (fo=16, routed)          1.746    11.635    L_reg/i__carry_i_13__0_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I0_O)        0.124    11.759 r  L_reg/i__carry__1_i_11/O
                         net (fo=1, routed)           0.494    12.253    L_reg/i__carry__1_i_11_n_0
    SLICE_X38Y41         LUT5 (Prop_lut5_I4_O)        0.117    12.370 r  L_reg/i__carry__1_i_8/O
                         net (fo=6, routed)           0.687    13.057    L_reg/i__carry__1_i_8_n_0
    SLICE_X40Y42         LUT5 (Prop_lut5_I0_O)        0.374    13.431 r  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.863    14.294    L_reg/i__carry_i_11__0_n_0
    SLICE_X40Y42         LUT3 (Prop_lut3_I1_O)        0.354    14.648 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=2, routed)           0.833    15.480    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X40Y43         LUT4 (Prop_lut4_I3_O)        0.360    15.840 r  L_reg/i__carry__0_i_2__0/O
                         net (fo=2, routed)           0.674    16.514    L_reg/D_registers_q_reg[0][8]_1[2]
    SLICE_X41Y43         LUT6 (Prop_lut6_I2_O)        0.326    16.840 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    16.840    aseg_driver/decimal_renderer/i__carry__0_i_12__0_0[2]
    SLICE_X41Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.238 r  aseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.238    aseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.477 r  aseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.834    18.311    L_reg/aseg_OBUF[10]_inst_i_26[2]
    SLICE_X44Y44         LUT5 (Prop_lut5_I2_O)        0.302    18.613 f  L_reg/i__carry__0_i_19/O
                         net (fo=16, routed)          1.334    19.947    L_reg/L_05032e90_remainder0_inferred__0/i__carry__1
    SLICE_X42Y40         LUT6 (Prop_lut6_I4_O)        0.124    20.071 r  L_reg/aseg_OBUF[10]_inst_i_28/O
                         net (fo=3, routed)           0.837    20.908    L_reg/aseg_OBUF[10]_inst_i_28_n_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I0_O)        0.124    21.032 f  L_reg/i__carry_i_20/O
                         net (fo=1, routed)           0.412    21.444    L_reg/i__carry_i_20_n_0
    SLICE_X45Y40         LUT4 (Prop_lut4_I0_O)        0.124    21.568 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.887    22.455    L_reg/i__carry_i_12_n_0
    SLICE_X44Y40         LUT4 (Prop_lut4_I1_O)        0.124    22.579 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    22.579    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.129 r  aseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.129    aseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.442 f  aseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.866    24.308    aseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X45Y41         LUT4 (Prop_lut4_I3_O)        0.306    24.614 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.797    25.411    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_n_0
    SLICE_X45Y42         LUT5 (Prop_lut5_I4_O)        0.124    25.535 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=3, routed)           0.951    26.486    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_0
    SLICE_X44Y39         LUT4 (Prop_lut4_I0_O)        0.124    26.610 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.829    27.439    L_reg/aseg_OBUF[1]_inst_i_1_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I3_O)        0.124    27.563 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.997    28.560    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X47Y40         LUT4 (Prop_lut4_I1_O)        0.150    28.710 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.379    31.089    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.731    34.820 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    34.820    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.771ns  (logic 10.782ns (31.008%)  route 23.989ns (68.992%))
  Logic Levels:           30  (CARRY4=5 FDRE=1 LUT2=2 LUT3=1 LUT4=7 LUT5=5 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[0][9]/C
    SLICE_X46Y33         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  L_reg/D_registers_q_reg[0][9]/Q
                         net (fo=15, routed)          1.363     1.841    L_reg/D_registers_q_reg[0][9]_1[7]
    SLICE_X40Y38         LUT5 (Prop_lut5_I3_O)        0.295     2.136 r  L_reg/L_05032e90_remainder0__0_carry_i_21/O
                         net (fo=3, routed)           1.159     3.295    L_reg/L_05032e90_remainder0__0_carry_i_21_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I2_O)        0.124     3.419 r  L_reg/L_05032e90_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           1.384     4.802    L_reg/L_05032e90_remainder0__0_carry_i_12_n_0
    SLICE_X41Y39         LUT2 (Prop_lut2_I0_O)        0.124     4.926 r  L_reg/L_05032e90_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.821     5.748    L_reg/L_05032e90_remainder0__0_carry_i_13_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I1_O)        0.124     5.872 f  L_reg/L_05032e90_remainder0__0_carry_i_18/O
                         net (fo=2, routed)           0.656     6.528    L_reg/L_05032e90_remainder0__0_carry_i_18_n_0
    SLICE_X41Y41         LUT2 (Prop_lut2_I1_O)        0.152     6.680 r  L_reg/L_05032e90_remainder0__0_carry_i_10/O
                         net (fo=6, routed)           1.151     7.831    L_reg/L_05032e90_remainder0__0_carry_i_10_n_0
    SLICE_X39Y39         LUT4 (Prop_lut4_I0_O)        0.326     8.157 r  L_reg/L_05032e90_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     8.157    aseg_driver/decimal_renderer/i__carry__0_i_15__0[1]
    SLICE_X39Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.737 r  aseg_driver/decimal_renderer/L_05032e90_remainder0__0_carry/O[2]
                         net (fo=2, routed)           0.850     9.587    L_reg/L_05032e90_remainder0[2]
    SLICE_X40Y40         LUT6 (Prop_lut6_I4_O)        0.302     9.889 r  L_reg/i__carry_i_13__0/O
                         net (fo=16, routed)          1.746    11.635    L_reg/i__carry_i_13__0_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I0_O)        0.124    11.759 r  L_reg/i__carry__1_i_11/O
                         net (fo=1, routed)           0.494    12.253    L_reg/i__carry__1_i_11_n_0
    SLICE_X38Y41         LUT5 (Prop_lut5_I4_O)        0.117    12.370 r  L_reg/i__carry__1_i_8/O
                         net (fo=6, routed)           0.687    13.057    L_reg/i__carry__1_i_8_n_0
    SLICE_X40Y42         LUT5 (Prop_lut5_I0_O)        0.374    13.431 r  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.863    14.294    L_reg/i__carry_i_11__0_n_0
    SLICE_X40Y42         LUT3 (Prop_lut3_I1_O)        0.354    14.648 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=2, routed)           0.833    15.480    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X40Y43         LUT4 (Prop_lut4_I3_O)        0.360    15.840 r  L_reg/i__carry__0_i_2__0/O
                         net (fo=2, routed)           0.674    16.514    L_reg/D_registers_q_reg[0][8]_1[2]
    SLICE_X41Y43         LUT6 (Prop_lut6_I2_O)        0.326    16.840 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    16.840    aseg_driver/decimal_renderer/i__carry__0_i_12__0_0[2]
    SLICE_X41Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.238 r  aseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.238    aseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.477 r  aseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.834    18.311    L_reg/aseg_OBUF[10]_inst_i_26[2]
    SLICE_X44Y44         LUT5 (Prop_lut5_I2_O)        0.302    18.613 f  L_reg/i__carry__0_i_19/O
                         net (fo=16, routed)          1.334    19.947    L_reg/L_05032e90_remainder0_inferred__0/i__carry__1
    SLICE_X42Y40         LUT6 (Prop_lut6_I4_O)        0.124    20.071 r  L_reg/aseg_OBUF[10]_inst_i_28/O
                         net (fo=3, routed)           0.837    20.908    L_reg/aseg_OBUF[10]_inst_i_28_n_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I0_O)        0.124    21.032 f  L_reg/i__carry_i_20/O
                         net (fo=1, routed)           0.412    21.444    L_reg/i__carry_i_20_n_0
    SLICE_X45Y40         LUT4 (Prop_lut4_I0_O)        0.124    21.568 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.887    22.455    L_reg/i__carry_i_12_n_0
    SLICE_X44Y40         LUT4 (Prop_lut4_I1_O)        0.124    22.579 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    22.579    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.129 r  aseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.129    aseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.442 f  aseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.866    24.308    aseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X45Y41         LUT4 (Prop_lut4_I3_O)        0.306    24.614 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.797    25.411    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_n_0
    SLICE_X45Y42         LUT5 (Prop_lut5_I4_O)        0.124    25.535 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=3, routed)           0.951    26.486    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_0
    SLICE_X44Y39         LUT4 (Prop_lut4_I0_O)        0.124    26.610 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.829    27.439    L_reg/aseg_OBUF[1]_inst_i_1_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I3_O)        0.124    27.563 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.997    28.560    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X47Y40         LUT4 (Prop_lut4_I1_O)        0.124    28.684 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.565    31.249    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         3.522    34.771 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    34.771    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.679ns  (logic 10.543ns (30.401%)  route 24.136ns (69.599%))
  Logic Levels:           29  (CARRY4=5 FDRE=1 LUT2=5 LUT3=2 LUT4=5 LUT5=8 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[4][8]/C
    SLICE_X45Y30         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  L_reg/D_registers_q_reg[4][8]/Q
                         net (fo=16, routed)          1.546     1.965    L_reg/D_registers_q_reg[4][9]_1[6]
    SLICE_X50Y27         LUT3 (Prop_lut3_I0_O)        0.296     2.261 f  L_reg/L_05032e90_remainder0__0_carry__1_i_10__0/O
                         net (fo=4, routed)           0.840     3.102    L_reg/L_05032e90_remainder0__0_carry__1_i_10__0_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I2_O)        0.124     3.226 f  L_reg/L_05032e90_remainder0__0_carry__1_i_8__1/O
                         net (fo=3, routed)           0.833     4.058    L_reg/L_05032e90_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X53Y27         LUT2 (Prop_lut2_I1_O)        0.124     4.182 r  L_reg/L_05032e90_remainder0__0_carry__1_i_6__1/O
                         net (fo=4, routed)           0.538     4.720    L_reg/L_05032e90_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I2_O)        0.124     4.844 r  L_reg/L_05032e90_remainder0__0_carry_i_17__1/O
                         net (fo=2, routed)           0.663     5.507    L_reg/L_05032e90_remainder0__0_carry_i_17__1_n_0
    SLICE_X52Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.631 f  L_reg/L_05032e90_remainder0__0_carry_i_10__1/O
                         net (fo=6, routed)           0.858     6.490    L_reg/L_05032e90_remainder0__0_carry_i_10__1_n_0
    SLICE_X50Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.614 r  L_reg/L_05032e90_remainder0__0_carry__1_i_2__1/O
                         net (fo=1, routed)           0.506     7.120    timerseg_driver/decimal_renderer/i__carry__1_i_1__4[0]
    SLICE_X51Y28         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     7.676 f  timerseg_driver/decimal_renderer/L_05032e90_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.828     8.504    L_reg/L_05032e90_remainder0_3[10]
    SLICE_X53Y27         LUT5 (Prop_lut5_I1_O)        0.302     8.806 f  L_reg/i__carry__0_i_19__2/O
                         net (fo=13, routed)          1.562    10.368    L_reg/i__carry__0_i_19__2_n_0
    SLICE_X52Y23         LUT4 (Prop_lut4_I0_O)        0.124    10.492 f  L_reg/i__carry__0_i_17__3/O
                         net (fo=3, routed)           0.812    11.304    L_reg/i__carry__0_i_17__3_n_0
    SLICE_X51Y23         LUT6 (Prop_lut6_I5_O)        0.124    11.428 r  L_reg/timerseg_OBUF[0]_inst_i_9/O
                         net (fo=4, routed)           1.190    12.618    L_reg/timerseg_OBUF[0]_inst_i_9_n_0
    SLICE_X52Y25         LUT5 (Prop_lut5_I1_O)        0.124    12.742 r  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           1.136    13.878    L_reg/i__carry_i_12__4_n_0
    SLICE_X51Y25         LUT3 (Prop_lut3_I1_O)        0.152    14.030 r  L_reg/i__carry__0_i_11__3/O
                         net (fo=3, routed)           0.684    14.714    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X51Y25         LUT2 (Prop_lut2_I1_O)        0.360    15.074 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.684    15.759    timerseg_driver/decimal_renderer/i__carry__0_i_6__3[2]
    SLICE_X53Y25         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    16.359 r  timerseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.359    timerseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.693 r  timerseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.775    17.468    timerseg_driver/decimal_renderer/D_registers_q_reg[4][9][1]
    SLICE_X54Y25         LUT5 (Prop_lut5_I2_O)        0.303    17.771 r  timerseg_driver/decimal_renderer/i__carry__0_i_18__2/O
                         net (fo=5, routed)           1.007    18.778    L_reg/timerseg_OBUF[10]_inst_i_17_0
    SLICE_X56Y26         LUT5 (Prop_lut5_I0_O)        0.150    18.928 r  L_reg/i__carry__0_i_14__3/O
                         net (fo=8, routed)           0.903    19.831    L_reg/i__carry__0_i_14__3_n_0
    SLICE_X57Y24         LUT5 (Prop_lut5_I4_O)        0.328    20.159 r  L_reg/i__carry__0_i_10__2/O
                         net (fo=4, routed)           0.818    20.977    L_reg/i__carry__0_i_10__2_n_0
    SLICE_X56Y24         LUT4 (Prop_lut4_I3_O)        0.152    21.129 f  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.714    21.843    L_reg/i__carry_i_9__3_n_0
    SLICE_X54Y23         LUT2 (Prop_lut2_I1_O)        0.348    22.191 r  L_reg/i__carry_i_1__3/O
                         net (fo=1, routed)           0.190    22.381    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[2]
    SLICE_X55Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    22.766 r  timerseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.766    timerseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__1/i__carry_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.079 f  timerseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.881    23.960    timerseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X54Y24         LUT4 (Prop_lut4_I3_O)        0.306    24.266 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.339    24.605    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28_n_0
    SLICE_X54Y25         LUT5 (Prop_lut5_I4_O)        0.124    24.729 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.996    25.725    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124    25.849 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=3, routed)           0.782    26.632    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1_0
    SLICE_X57Y27         LUT5 (Prop_lut5_I1_O)        0.124    26.756 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.743    27.499    L_reg/timerseg[1]
    SLICE_X57Y29         LUT5 (Prop_lut5_I2_O)        0.150    27.649 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.305    30.954    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.725    34.679 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    34.679    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.661ns  (logic 10.543ns (30.416%)  route 24.119ns (69.584%))
  Logic Levels:           29  (CARRY4=5 FDRE=1 LUT2=5 LUT3=2 LUT4=5 LUT5=8 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[4][8]/C
    SLICE_X45Y30         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  L_reg/D_registers_q_reg[4][8]/Q
                         net (fo=16, routed)          1.546     1.965    L_reg/D_registers_q_reg[4][9]_1[6]
    SLICE_X50Y27         LUT3 (Prop_lut3_I0_O)        0.296     2.261 f  L_reg/L_05032e90_remainder0__0_carry__1_i_10__0/O
                         net (fo=4, routed)           0.840     3.102    L_reg/L_05032e90_remainder0__0_carry__1_i_10__0_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I2_O)        0.124     3.226 f  L_reg/L_05032e90_remainder0__0_carry__1_i_8__1/O
                         net (fo=3, routed)           0.833     4.058    L_reg/L_05032e90_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X53Y27         LUT2 (Prop_lut2_I1_O)        0.124     4.182 r  L_reg/L_05032e90_remainder0__0_carry__1_i_6__1/O
                         net (fo=4, routed)           0.538     4.720    L_reg/L_05032e90_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I2_O)        0.124     4.844 r  L_reg/L_05032e90_remainder0__0_carry_i_17__1/O
                         net (fo=2, routed)           0.663     5.507    L_reg/L_05032e90_remainder0__0_carry_i_17__1_n_0
    SLICE_X52Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.631 f  L_reg/L_05032e90_remainder0__0_carry_i_10__1/O
                         net (fo=6, routed)           0.858     6.490    L_reg/L_05032e90_remainder0__0_carry_i_10__1_n_0
    SLICE_X50Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.614 r  L_reg/L_05032e90_remainder0__0_carry__1_i_2__1/O
                         net (fo=1, routed)           0.506     7.120    timerseg_driver/decimal_renderer/i__carry__1_i_1__4[0]
    SLICE_X51Y28         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     7.676 f  timerseg_driver/decimal_renderer/L_05032e90_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.828     8.504    L_reg/L_05032e90_remainder0_3[10]
    SLICE_X53Y27         LUT5 (Prop_lut5_I1_O)        0.302     8.806 f  L_reg/i__carry__0_i_19__2/O
                         net (fo=13, routed)          1.562    10.368    L_reg/i__carry__0_i_19__2_n_0
    SLICE_X52Y23         LUT4 (Prop_lut4_I0_O)        0.124    10.492 f  L_reg/i__carry__0_i_17__3/O
                         net (fo=3, routed)           0.812    11.304    L_reg/i__carry__0_i_17__3_n_0
    SLICE_X51Y23         LUT6 (Prop_lut6_I5_O)        0.124    11.428 r  L_reg/timerseg_OBUF[0]_inst_i_9/O
                         net (fo=4, routed)           1.190    12.618    L_reg/timerseg_OBUF[0]_inst_i_9_n_0
    SLICE_X52Y25         LUT5 (Prop_lut5_I1_O)        0.124    12.742 r  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           1.136    13.878    L_reg/i__carry_i_12__4_n_0
    SLICE_X51Y25         LUT3 (Prop_lut3_I1_O)        0.152    14.030 r  L_reg/i__carry__0_i_11__3/O
                         net (fo=3, routed)           0.684    14.714    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X51Y25         LUT2 (Prop_lut2_I1_O)        0.360    15.074 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.684    15.759    timerseg_driver/decimal_renderer/i__carry__0_i_6__3[2]
    SLICE_X53Y25         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    16.359 r  timerseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.359    timerseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.693 r  timerseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.775    17.468    timerseg_driver/decimal_renderer/D_registers_q_reg[4][9][1]
    SLICE_X54Y25         LUT5 (Prop_lut5_I2_O)        0.303    17.771 r  timerseg_driver/decimal_renderer/i__carry__0_i_18__2/O
                         net (fo=5, routed)           1.007    18.778    L_reg/timerseg_OBUF[10]_inst_i_17_0
    SLICE_X56Y26         LUT5 (Prop_lut5_I0_O)        0.150    18.928 r  L_reg/i__carry__0_i_14__3/O
                         net (fo=8, routed)           0.903    19.831    L_reg/i__carry__0_i_14__3_n_0
    SLICE_X57Y24         LUT5 (Prop_lut5_I4_O)        0.328    20.159 r  L_reg/i__carry__0_i_10__2/O
                         net (fo=4, routed)           0.818    20.977    L_reg/i__carry__0_i_10__2_n_0
    SLICE_X56Y24         LUT4 (Prop_lut4_I3_O)        0.152    21.129 f  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.714    21.843    L_reg/i__carry_i_9__3_n_0
    SLICE_X54Y23         LUT2 (Prop_lut2_I1_O)        0.348    22.191 r  L_reg/i__carry_i_1__3/O
                         net (fo=1, routed)           0.190    22.381    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[2]
    SLICE_X55Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    22.766 r  timerseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.766    timerseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__1/i__carry_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.079 r  timerseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.881    23.960    timerseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X54Y24         LUT4 (Prop_lut4_I3_O)        0.306    24.266 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.339    24.605    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28_n_0
    SLICE_X54Y25         LUT5 (Prop_lut5_I4_O)        0.124    24.729 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.996    25.725    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124    25.849 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=3, routed)           0.782    26.632    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1_0
    SLICE_X57Y27         LUT5 (Prop_lut5_I1_O)        0.124    26.756 f  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.741    27.497    L_reg/timerseg[1]
    SLICE_X57Y29         LUT5 (Prop_lut5_I2_O)        0.150    27.647 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.290    30.937    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.725    34.661 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    34.661    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.636ns  (logic 10.777ns (31.115%)  route 23.859ns (68.885%))
  Logic Levels:           30  (CARRY4=5 FDRE=1 LUT2=2 LUT3=2 LUT4=6 LUT5=6 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[0][9]/C
    SLICE_X46Y33         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  L_reg/D_registers_q_reg[0][9]/Q
                         net (fo=15, routed)          1.363     1.841    L_reg/D_registers_q_reg[0][9]_1[7]
    SLICE_X40Y38         LUT5 (Prop_lut5_I3_O)        0.295     2.136 r  L_reg/L_05032e90_remainder0__0_carry_i_21/O
                         net (fo=3, routed)           1.159     3.295    L_reg/L_05032e90_remainder0__0_carry_i_21_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I2_O)        0.124     3.419 r  L_reg/L_05032e90_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           1.384     4.802    L_reg/L_05032e90_remainder0__0_carry_i_12_n_0
    SLICE_X41Y39         LUT2 (Prop_lut2_I0_O)        0.124     4.926 r  L_reg/L_05032e90_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.821     5.748    L_reg/L_05032e90_remainder0__0_carry_i_13_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I1_O)        0.124     5.872 f  L_reg/L_05032e90_remainder0__0_carry_i_18/O
                         net (fo=2, routed)           0.656     6.528    L_reg/L_05032e90_remainder0__0_carry_i_18_n_0
    SLICE_X41Y41         LUT2 (Prop_lut2_I1_O)        0.152     6.680 r  L_reg/L_05032e90_remainder0__0_carry_i_10/O
                         net (fo=6, routed)           1.151     7.831    L_reg/L_05032e90_remainder0__0_carry_i_10_n_0
    SLICE_X39Y39         LUT4 (Prop_lut4_I0_O)        0.326     8.157 r  L_reg/L_05032e90_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     8.157    aseg_driver/decimal_renderer/i__carry__0_i_15__0[1]
    SLICE_X39Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.737 r  aseg_driver/decimal_renderer/L_05032e90_remainder0__0_carry/O[2]
                         net (fo=2, routed)           0.850     9.587    L_reg/L_05032e90_remainder0[2]
    SLICE_X40Y40         LUT6 (Prop_lut6_I4_O)        0.302     9.889 r  L_reg/i__carry_i_13__0/O
                         net (fo=16, routed)          1.746    11.635    L_reg/i__carry_i_13__0_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I0_O)        0.124    11.759 r  L_reg/i__carry__1_i_11/O
                         net (fo=1, routed)           0.494    12.253    L_reg/i__carry__1_i_11_n_0
    SLICE_X38Y41         LUT5 (Prop_lut5_I4_O)        0.117    12.370 r  L_reg/i__carry__1_i_8/O
                         net (fo=6, routed)           0.687    13.057    L_reg/i__carry__1_i_8_n_0
    SLICE_X40Y42         LUT5 (Prop_lut5_I0_O)        0.374    13.431 r  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.863    14.294    L_reg/i__carry_i_11__0_n_0
    SLICE_X40Y42         LUT3 (Prop_lut3_I1_O)        0.354    14.648 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=2, routed)           0.833    15.480    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X40Y43         LUT4 (Prop_lut4_I3_O)        0.360    15.840 r  L_reg/i__carry__0_i_2__0/O
                         net (fo=2, routed)           0.674    16.514    L_reg/D_registers_q_reg[0][8]_1[2]
    SLICE_X41Y43         LUT6 (Prop_lut6_I2_O)        0.326    16.840 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    16.840    aseg_driver/decimal_renderer/i__carry__0_i_12__0_0[2]
    SLICE_X41Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.238 r  aseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.238    aseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.477 r  aseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.834    18.311    L_reg/aseg_OBUF[10]_inst_i_26[2]
    SLICE_X44Y44         LUT5 (Prop_lut5_I2_O)        0.302    18.613 f  L_reg/i__carry__0_i_19/O
                         net (fo=16, routed)          1.334    19.947    L_reg/L_05032e90_remainder0_inferred__0/i__carry__1
    SLICE_X42Y40         LUT6 (Prop_lut6_I4_O)        0.124    20.071 r  L_reg/aseg_OBUF[10]_inst_i_28/O
                         net (fo=3, routed)           0.837    20.908    L_reg/aseg_OBUF[10]_inst_i_28_n_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I0_O)        0.124    21.032 f  L_reg/i__carry_i_20/O
                         net (fo=1, routed)           0.412    21.444    L_reg/i__carry_i_20_n_0
    SLICE_X45Y40         LUT4 (Prop_lut4_I0_O)        0.124    21.568 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.887    22.455    L_reg/i__carry_i_12_n_0
    SLICE_X44Y40         LUT4 (Prop_lut4_I1_O)        0.124    22.579 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    22.579    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.129 r  aseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.129    aseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.442 f  aseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.866    24.308    aseg_driver/decimal_renderer/L_05032e90_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X45Y41         LUT4 (Prop_lut4_I3_O)        0.306    24.614 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.797    25.411    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_n_0
    SLICE_X45Y42         LUT5 (Prop_lut5_I4_O)        0.124    25.535 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=3, routed)           0.951    26.486    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_0
    SLICE_X44Y39         LUT4 (Prop_lut4_I0_O)        0.124    26.610 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.679    27.289    aseg_driver/ctr/aseg_OBUF[0]_inst_i_1_0
    SLICE_X44Y39         LUT5 (Prop_lut5_I3_O)        0.124    27.413 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.843    28.256    L_reg/aseg[1]
    SLICE_X47Y40         LUT3 (Prop_lut3_I0_O)        0.124    28.380 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.739    31.119    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.517    34.636 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    34.636    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 forLoop_idx_0_1434550554[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            forLoop_idx_0_1434550554[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE                         0.000     0.000 r  forLoop_idx_0_1434550554[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  forLoop_idx_0_1434550554[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.058     0.199    forLoop_idx_0_1434550554[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X36Y47         FDRE                                         r  forLoop_idx_0_1434550554[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1434550554[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            forLoop_idx_0_1434550554[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE                         0.000     0.000 r  forLoop_idx_0_1434550554[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  forLoop_idx_0_1434550554[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.058     0.199    forLoop_idx_0_1434550554[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X36Y49         FDRE                                         r  forLoop_idx_0_1434550554[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1434550554[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            forLoop_idx_0_1434550554[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE                         0.000     0.000 r  forLoop_idx_0_1434550554[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  forLoop_idx_0_1434550554[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     0.206    forLoop_idx_0_1434550554[0].cond_butt_dirs/sync/D_pipe_q[0]
    SLICE_X36Y47         FDRE                                         r  forLoop_idx_0_1434550554[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1434550554[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            forLoop_idx_0_1434550554[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE                         0.000     0.000 r  forLoop_idx_0_1434550554[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  forLoop_idx_0_1434550554[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     0.206    forLoop_idx_0_1434550554[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X36Y49         FDRE                                         r  forLoop_idx_0_1434550554[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_207332155[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            forLoop_idx_0_207332155[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE                         0.000     0.000 r  forLoop_idx_0_207332155[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  forLoop_idx_0_207332155[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     0.206    forLoop_idx_0_207332155[1].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X62Y59         FDRE                                         r  forLoop_idx_0_207332155[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE                         0.000     0.000 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.220    cond_butt_next_play/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X64Y63         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_207332155[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            forLoop_idx_0_207332155[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE                         0.000     0.000 r  forLoop_idx_0_207332155[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  forLoop_idx_0_207332155[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.220    forLoop_idx_0_207332155[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X64Y63         FDRE                                         r  forLoop_idx_0_207332155[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/D_bram_addr_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.128ns (46.800%)  route 0.146ns (53.200%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y25         FDRE                         0.000     0.000 r  display/D_pixel_idx_q_reg[1]/C
    SLICE_X45Y25         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  display/D_pixel_idx_q_reg[1]/Q
                         net (fo=7, routed)           0.146     0.274    display/p_0_in__0[1]
    SLICE_X44Y26         FDRE                                         r  display/D_bram_addr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerclk/D_last_q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sm/D_decrease_timer_q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE                         0.000     0.000 r  timerclk/D_last_q_reg/C
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  timerclk/D_last_q_reg/Q
                         net (fo=1, routed)           0.054     0.182    sm/D_last_q_0
    SLICE_X37Y30         LUT6 (Prop_lut6_I1_O)        0.099     0.281 r  sm/D_decrease_timer_q_i_1/O
                         net (fo=1, routed)           0.000     0.281    sm/D_decrease_timer_q_i_1_n_0
    SLICE_X37Y30         FDRE                                         r  sm/D_decrease_timer_q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameclk/D_last_q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sm/D_game_tick_q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE                         0.000     0.000 r  gameclk/D_last_q_reg/C
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  gameclk/D_last_q_reg/Q
                         net (fo=1, routed)           0.062     0.190    sm/D_last_q_1
    SLICE_X32Y30         LUT6 (Prop_lut6_I0_O)        0.099     0.289 r  sm/D_game_tick_q_i_1/O
                         net (fo=1, routed)           0.000     0.289    sm/D_game_tick_q_i_1_n_0
    SLICE_X32Y30         FDRE                                         r  sm/D_game_tick_q_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            D_slowclk_dff_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.582ns  (logic 0.518ns (7.870%)  route 6.064ns (92.130%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y79         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=185, routed)         6.064     6.582    io_led_OBUF[7]
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.445     4.850    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg[0]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            D_slowclk_dff_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.582ns  (logic 0.518ns (7.870%)  route 6.064ns (92.130%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y79         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=185, routed)         6.064     6.582    io_led_OBUF[7]
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.445     4.850    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg[1]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            D_slowclk_dff_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.582ns  (logic 0.518ns (7.870%)  route 6.064ns (92.130%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y79         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=185, routed)         6.064     6.582    io_led_OBUF[7]
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.445     4.850    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg[2]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            D_slowclk_dff_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.582ns  (logic 0.518ns (7.870%)  route 6.064ns (92.130%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y79         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=185, routed)         6.064     6.582    io_led_OBUF[7]
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.445     4.850    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            D_slowclk_dff_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.021ns  (logic 0.164ns (5.429%)  route 2.857ns (94.571%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y79         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=185, routed)         2.857     3.021    io_led_OBUF[7]
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.832     2.022    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg[0]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            D_slowclk_dff_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.021ns  (logic 0.164ns (5.429%)  route 2.857ns (94.571%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y79         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=185, routed)         2.857     3.021    io_led_OBUF[7]
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.832     2.022    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg[1]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            D_slowclk_dff_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.021ns  (logic 0.164ns (5.429%)  route 2.857ns (94.571%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y79         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=185, routed)         2.857     3.021    io_led_OBUF[7]
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.832     2.022    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg[2]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            D_slowclk_dff_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.021ns  (logic 0.164ns (5.429%)  route 2.857ns (94.571%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y79         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=185, routed)         2.857     3.021    io_led_OBUF[7]
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.832     2.022    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  D_slowclk_dff_q_reg[3]/C





