
Vermin_Game.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005f7c  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008dc  0800608c  0800608c  0001608c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08006968  08006968  00016968  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800696c  0800696c  0001696c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000028  20000000  08006970  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000475c  20000028  08006998  00020028  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20004784  08006998  00024784  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020028  2**0
                  CONTENTS, READONLY
  9 .debug_info   000193c2  00000000  00000000  00020051  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000036b1  00000000  00000000  00039413  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000010e0  00000000  00000000  0003cac8  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000f68  00000000  00000000  0003dba8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00008703  00000000  00000000  0003eb10  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000051c8  00000000  00000000  00047213  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0004c3db  2**0
                  CONTENTS, READONLY
 16 .debug_frame  0000448c  00000000  00000000  0004c458  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000028 	.word	0x20000028
 800012c:	00000000 	.word	0x00000000
 8000130:	08006074 	.word	0x08006074

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000002c 	.word	0x2000002c
 800014c:	08006074 	.word	0x08006074

08000150 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000150:	b580      	push	{r7, lr}
 8000152:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000154:	4a08      	ldr	r2, [pc, #32]	; (8000178 <HAL_Init+0x28>)
 8000156:	4b08      	ldr	r3, [pc, #32]	; (8000178 <HAL_Init+0x28>)
 8000158:	681b      	ldr	r3, [r3, #0]
 800015a:	f043 0310 	orr.w	r3, r3, #16
 800015e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000160:	2003      	movs	r0, #3
 8000162:	f000 fee9 	bl	8000f38 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000166:	2000      	movs	r0, #0
 8000168:	f005 fe10 	bl	8005d8c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800016c:	f005 fd1e 	bl	8005bac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000170:	2300      	movs	r3, #0
}
 8000172:	4618      	mov	r0, r3
 8000174:	bd80      	pop	{r7, pc}
 8000176:	bf00      	nop
 8000178:	40022000 	.word	0x40022000

0800017c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800017c:	b480      	push	{r7}
 800017e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000180:	4b05      	ldr	r3, [pc, #20]	; (8000198 <HAL_IncTick+0x1c>)
 8000182:	781b      	ldrb	r3, [r3, #0]
 8000184:	461a      	mov	r2, r3
 8000186:	4b05      	ldr	r3, [pc, #20]	; (800019c <HAL_IncTick+0x20>)
 8000188:	681b      	ldr	r3, [r3, #0]
 800018a:	4413      	add	r3, r2
 800018c:	4a03      	ldr	r2, [pc, #12]	; (800019c <HAL_IncTick+0x20>)
 800018e:	6013      	str	r3, [r2, #0]
}
 8000190:	bf00      	nop
 8000192:	46bd      	mov	sp, r7
 8000194:	bc80      	pop	{r7}
 8000196:	4770      	bx	lr
 8000198:	20000000 	.word	0x20000000
 800019c:	200044ec 	.word	0x200044ec

080001a0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80001a0:	b480      	push	{r7}
 80001a2:	af00      	add	r7, sp, #0
  return uwTick;
 80001a4:	4b02      	ldr	r3, [pc, #8]	; (80001b0 <HAL_GetTick+0x10>)
 80001a6:	681b      	ldr	r3, [r3, #0]
}
 80001a8:	4618      	mov	r0, r3
 80001aa:	46bd      	mov	sp, r7
 80001ac:	bc80      	pop	{r7}
 80001ae:	4770      	bx	lr
 80001b0:	200044ec 	.word	0x200044ec

080001b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80001b4:	b580      	push	{r7, lr}
 80001b6:	b084      	sub	sp, #16
 80001b8:	af00      	add	r7, sp, #0
 80001ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80001bc:	f7ff fff0 	bl	80001a0 <HAL_GetTick>
 80001c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80001c2:	687b      	ldr	r3, [r7, #4]
 80001c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80001c6:	68fb      	ldr	r3, [r7, #12]
 80001c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80001cc:	d005      	beq.n	80001da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80001ce:	4b09      	ldr	r3, [pc, #36]	; (80001f4 <HAL_Delay+0x40>)
 80001d0:	781b      	ldrb	r3, [r3, #0]
 80001d2:	461a      	mov	r2, r3
 80001d4:	68fb      	ldr	r3, [r7, #12]
 80001d6:	4413      	add	r3, r2
 80001d8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80001da:	bf00      	nop
 80001dc:	f7ff ffe0 	bl	80001a0 <HAL_GetTick>
 80001e0:	4602      	mov	r2, r0
 80001e2:	68bb      	ldr	r3, [r7, #8]
 80001e4:	1ad2      	subs	r2, r2, r3
 80001e6:	68fb      	ldr	r3, [r7, #12]
 80001e8:	429a      	cmp	r2, r3
 80001ea:	d3f7      	bcc.n	80001dc <HAL_Delay+0x28>
  {
  }
}
 80001ec:	bf00      	nop
 80001ee:	3710      	adds	r7, #16
 80001f0:	46bd      	mov	sp, r7
 80001f2:	bd80      	pop	{r7, pc}
 80001f4:	20000000 	.word	0x20000000

080001f8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80001f8:	b580      	push	{r7, lr}
 80001fa:	b086      	sub	sp, #24
 80001fc:	af00      	add	r7, sp, #0
 80001fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000200:	2300      	movs	r3, #0
 8000202:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8000204:	2300      	movs	r3, #0
 8000206:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8000208:	2300      	movs	r3, #0
 800020a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800020c:	2300      	movs	r3, #0
 800020e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000210:	687b      	ldr	r3, [r7, #4]
 8000212:	2b00      	cmp	r3, #0
 8000214:	d101      	bne.n	800021a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8000216:	2301      	movs	r3, #1
 8000218:	e0be      	b.n	8000398 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800021a:	687b      	ldr	r3, [r7, #4]
 800021c:	689b      	ldr	r3, [r3, #8]
 800021e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000220:	687b      	ldr	r3, [r7, #4]
 8000222:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000224:	2b00      	cmp	r3, #0
 8000226:	d109      	bne.n	800023c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000228:	687b      	ldr	r3, [r7, #4]
 800022a:	2200      	movs	r2, #0
 800022c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	2200      	movs	r2, #0
 8000232:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000236:	6878      	ldr	r0, [r7, #4]
 8000238:	f005 fd0a 	bl	8005c50 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800023c:	6878      	ldr	r0, [r7, #4]
 800023e:	f000 fc6f 	bl	8000b20 <ADC_ConversionStop_Disable>
 8000242:	4603      	mov	r3, r0
 8000244:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000246:	687b      	ldr	r3, [r7, #4]
 8000248:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800024a:	f003 0310 	and.w	r3, r3, #16
 800024e:	2b00      	cmp	r3, #0
 8000250:	f040 8099 	bne.w	8000386 <HAL_ADC_Init+0x18e>
 8000254:	7dfb      	ldrb	r3, [r7, #23]
 8000256:	2b00      	cmp	r3, #0
 8000258:	f040 8095 	bne.w	8000386 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000260:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000264:	f023 0302 	bic.w	r3, r3, #2
 8000268:	f043 0202 	orr.w	r2, r3, #2
 800026c:	687b      	ldr	r3, [r7, #4]
 800026e:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8000270:	687b      	ldr	r3, [r7, #4]
 8000272:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8000278:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 800027a:	687b      	ldr	r3, [r7, #4]
 800027c:	68db      	ldr	r3, [r3, #12]
 800027e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8000280:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8000282:	68ba      	ldr	r2, [r7, #8]
 8000284:	4313      	orrs	r3, r2
 8000286:	60bb      	str	r3, [r7, #8]
    
    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	689b      	ldr	r3, [r3, #8]
 800028c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000290:	d003      	beq.n	800029a <HAL_ADC_Init+0xa2>
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	689b      	ldr	r3, [r3, #8]
 8000296:	2b01      	cmp	r3, #1
 8000298:	d102      	bne.n	80002a0 <HAL_ADC_Init+0xa8>
 800029a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800029e:	e000      	b.n	80002a2 <HAL_ADC_Init+0xaa>
 80002a0:	2300      	movs	r3, #0
 80002a2:	693a      	ldr	r2, [r7, #16]
 80002a4:	4313      	orrs	r3, r2
 80002a6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80002a8:	687b      	ldr	r3, [r7, #4]
 80002aa:	695b      	ldr	r3, [r3, #20]
 80002ac:	2b01      	cmp	r3, #1
 80002ae:	d119      	bne.n	80002e4 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80002b0:	687b      	ldr	r3, [r7, #4]
 80002b2:	68db      	ldr	r3, [r3, #12]
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	d109      	bne.n	80002cc <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80002b8:	687b      	ldr	r3, [r7, #4]
 80002ba:	699b      	ldr	r3, [r3, #24]
 80002bc:	3b01      	subs	r3, #1
 80002be:	035a      	lsls	r2, r3, #13
 80002c0:	693b      	ldr	r3, [r7, #16]
 80002c2:	4313      	orrs	r3, r2
 80002c4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80002c8:	613b      	str	r3, [r7, #16]
 80002ca:	e00b      	b.n	80002e4 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80002cc:	687b      	ldr	r3, [r7, #4]
 80002ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80002d0:	f043 0220 	orr.w	r2, r3, #32
 80002d4:	687b      	ldr	r3, [r7, #4]
 80002d6:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80002d8:	687b      	ldr	r3, [r7, #4]
 80002da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80002dc:	f043 0201 	orr.w	r2, r3, #1
 80002e0:	687b      	ldr	r3, [r7, #4]
 80002e2:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	681b      	ldr	r3, [r3, #0]
 80002e8:	687a      	ldr	r2, [r7, #4]
 80002ea:	6812      	ldr	r2, [r2, #0]
 80002ec:	6852      	ldr	r2, [r2, #4]
 80002ee:	f422 4169 	bic.w	r1, r2, #59648	; 0xe900
 80002f2:	693a      	ldr	r2, [r7, #16]
 80002f4:	430a      	orrs	r2, r1
 80002f6:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	681a      	ldr	r2, [r3, #0]
 80002fc:	687b      	ldr	r3, [r7, #4]
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	6899      	ldr	r1, [r3, #8]
 8000302:	4b27      	ldr	r3, [pc, #156]	; (80003a0 <HAL_ADC_Init+0x1a8>)
 8000304:	400b      	ands	r3, r1
 8000306:	68b9      	ldr	r1, [r7, #8]
 8000308:	430b      	orrs	r3, r1
 800030a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800030c:	687b      	ldr	r3, [r7, #4]
 800030e:	689b      	ldr	r3, [r3, #8]
 8000310:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000314:	d003      	beq.n	800031e <HAL_ADC_Init+0x126>
 8000316:	687b      	ldr	r3, [r7, #4]
 8000318:	689b      	ldr	r3, [r3, #8]
 800031a:	2b01      	cmp	r3, #1
 800031c:	d104      	bne.n	8000328 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800031e:	687b      	ldr	r3, [r7, #4]
 8000320:	691b      	ldr	r3, [r3, #16]
 8000322:	3b01      	subs	r3, #1
 8000324:	051b      	lsls	r3, r3, #20
 8000326:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	681b      	ldr	r3, [r3, #0]
 800032c:	687a      	ldr	r2, [r7, #4]
 800032e:	6812      	ldr	r2, [r2, #0]
 8000330:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8000332:	f422 0170 	bic.w	r1, r2, #15728640	; 0xf00000
 8000336:	68fa      	ldr	r2, [r7, #12]
 8000338:	430a      	orrs	r2, r1
 800033a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	681b      	ldr	r3, [r3, #0]
 8000340:	689a      	ldr	r2, [r3, #8]
 8000342:	4b18      	ldr	r3, [pc, #96]	; (80003a4 <HAL_ADC_Init+0x1ac>)
 8000344:	4013      	ands	r3, r2
 8000346:	68ba      	ldr	r2, [r7, #8]
 8000348:	4293      	cmp	r3, r2
 800034a:	d10b      	bne.n	8000364 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	2200      	movs	r2, #0
 8000350:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000352:	687b      	ldr	r3, [r7, #4]
 8000354:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000356:	f023 0303 	bic.w	r3, r3, #3
 800035a:	f043 0201 	orr.w	r2, r3, #1
 800035e:	687b      	ldr	r3, [r7, #4]
 8000360:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000362:	e018      	b.n	8000396 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000364:	687b      	ldr	r3, [r7, #4]
 8000366:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000368:	f023 0312 	bic.w	r3, r3, #18
 800036c:	f043 0210 	orr.w	r2, r3, #16
 8000370:	687b      	ldr	r3, [r7, #4]
 8000372:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000374:	687b      	ldr	r3, [r7, #4]
 8000376:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000378:	f043 0201 	orr.w	r2, r3, #1
 800037c:	687b      	ldr	r3, [r7, #4]
 800037e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000380:	2301      	movs	r3, #1
 8000382:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000384:	e007      	b.n	8000396 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000386:	687b      	ldr	r3, [r7, #4]
 8000388:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800038a:	f043 0210 	orr.w	r2, r3, #16
 800038e:	687b      	ldr	r3, [r7, #4]
 8000390:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8000392:	2301      	movs	r3, #1
 8000394:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000396:	7dfb      	ldrb	r3, [r7, #23]
}
 8000398:	4618      	mov	r0, r3
 800039a:	3718      	adds	r7, #24
 800039c:	46bd      	mov	sp, r7
 800039e:	bd80      	pop	{r7, pc}
 80003a0:	ffe1f7fd 	.word	0xffe1f7fd
 80003a4:	ff1f0efe 	.word	0xff1f0efe

080003a8 <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 80003a8:	b580      	push	{r7, lr}
 80003aa:	b084      	sub	sp, #16
 80003ac:	af00      	add	r7, sp, #0
 80003ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80003b0:	2300      	movs	r3, #0
 80003b2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80003ba:	2b01      	cmp	r3, #1
 80003bc:	d101      	bne.n	80003c2 <HAL_ADC_Start_IT+0x1a>
 80003be:	2302      	movs	r3, #2
 80003c0:	e0a0      	b.n	8000504 <HAL_ADC_Start_IT+0x15c>
 80003c2:	687b      	ldr	r3, [r7, #4]
 80003c4:	2201      	movs	r2, #1
 80003c6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80003ca:	6878      	ldr	r0, [r7, #4]
 80003cc:	f000 fb56 	bl	8000a7c <ADC_Enable>
 80003d0:	4603      	mov	r3, r0
 80003d2:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80003d4:	7bfb      	ldrb	r3, [r7, #15]
 80003d6:	2b00      	cmp	r3, #0
 80003d8:	f040 808f 	bne.w	80004fa <HAL_ADC_Start_IT+0x152>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80003dc:	687b      	ldr	r3, [r7, #4]
 80003de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80003e0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80003e4:	f023 0301 	bic.w	r3, r3, #1
 80003e8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	681b      	ldr	r3, [r3, #0]
 80003f4:	4a45      	ldr	r2, [pc, #276]	; (800050c <HAL_ADC_Start_IT+0x164>)
 80003f6:	4293      	cmp	r3, r2
 80003f8:	d105      	bne.n	8000406 <HAL_ADC_Start_IT+0x5e>
 80003fa:	4b45      	ldr	r3, [pc, #276]	; (8000510 <HAL_ADC_Start_IT+0x168>)
 80003fc:	685b      	ldr	r3, [r3, #4]
 80003fe:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8000402:	2b00      	cmp	r3, #0
 8000404:	d115      	bne.n	8000432 <HAL_ADC_Start_IT+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000406:	687b      	ldr	r3, [r7, #4]
 8000408:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800040a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800040e:	687b      	ldr	r3, [r7, #4]
 8000410:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000412:	687b      	ldr	r3, [r7, #4]
 8000414:	681b      	ldr	r3, [r3, #0]
 8000416:	685b      	ldr	r3, [r3, #4]
 8000418:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800041c:	2b00      	cmp	r3, #0
 800041e:	d026      	beq.n	800046e <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000424:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000428:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000430:	e01d      	b.n	800046e <HAL_ADC_Start_IT+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000432:	687b      	ldr	r3, [r7, #4]
 8000434:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000436:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800043a:	687b      	ldr	r3, [r7, #4]
 800043c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	681b      	ldr	r3, [r3, #0]
 8000442:	4a33      	ldr	r2, [pc, #204]	; (8000510 <HAL_ADC_Start_IT+0x168>)
 8000444:	4293      	cmp	r3, r2
 8000446:	d004      	beq.n	8000452 <HAL_ADC_Start_IT+0xaa>
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	681b      	ldr	r3, [r3, #0]
 800044c:	4a2f      	ldr	r2, [pc, #188]	; (800050c <HAL_ADC_Start_IT+0x164>)
 800044e:	4293      	cmp	r3, r2
 8000450:	d10d      	bne.n	800046e <HAL_ADC_Start_IT+0xc6>
 8000452:	4b2f      	ldr	r3, [pc, #188]	; (8000510 <HAL_ADC_Start_IT+0x168>)
 8000454:	685b      	ldr	r3, [r3, #4]
 8000456:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800045a:	2b00      	cmp	r3, #0
 800045c:	d007      	beq.n	800046e <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800045e:	687b      	ldr	r3, [r7, #4]
 8000460:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000462:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000466:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800046e:	687b      	ldr	r3, [r7, #4]
 8000470:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000472:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000476:	2b00      	cmp	r3, #0
 8000478:	d006      	beq.n	8000488 <HAL_ADC_Start_IT+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800047a:	687b      	ldr	r3, [r7, #4]
 800047c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800047e:	f023 0206 	bic.w	r2, r3, #6
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	62da      	str	r2, [r3, #44]	; 0x2c
 8000486:	e002      	b.n	800048e <HAL_ADC_Start_IT+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	2200      	movs	r2, #0
 800048c:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	2200      	movs	r2, #0
 8000492:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	681b      	ldr	r3, [r3, #0]
 800049a:	f06f 0202 	mvn.w	r2, #2
 800049e:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	681b      	ldr	r3, [r3, #0]
 80004a4:	687a      	ldr	r2, [r7, #4]
 80004a6:	6812      	ldr	r2, [r2, #0]
 80004a8:	6852      	ldr	r2, [r2, #4]
 80004aa:	f042 0220 	orr.w	r2, r2, #32
 80004ae:	605a      	str	r2, [r3, #4]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled:                                             */ 
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80004b0:	687b      	ldr	r3, [r7, #4]
 80004b2:	681b      	ldr	r3, [r3, #0]
 80004b4:	689b      	ldr	r3, [r3, #8]
 80004b6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80004ba:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80004be:	d113      	bne.n	80004e8 <HAL_ADC_Start_IT+0x140>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80004c4:	4a11      	ldr	r2, [pc, #68]	; (800050c <HAL_ADC_Start_IT+0x164>)
 80004c6:	4293      	cmp	r3, r2
 80004c8:	d105      	bne.n	80004d6 <HAL_ADC_Start_IT+0x12e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80004ca:	4b11      	ldr	r3, [pc, #68]	; (8000510 <HAL_ADC_Start_IT+0x168>)
 80004cc:	685b      	ldr	r3, [r3, #4]
 80004ce:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80004d2:	2b00      	cmp	r3, #0
 80004d4:	d108      	bne.n	80004e8 <HAL_ADC_Start_IT+0x140>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80004d6:	687b      	ldr	r3, [r7, #4]
 80004d8:	681b      	ldr	r3, [r3, #0]
 80004da:	687a      	ldr	r2, [r7, #4]
 80004dc:	6812      	ldr	r2, [r2, #0]
 80004de:	6892      	ldr	r2, [r2, #8]
 80004e0:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80004e4:	609a      	str	r2, [r3, #8]
 80004e6:	e00c      	b.n	8000502 <HAL_ADC_Start_IT+0x15a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	681b      	ldr	r3, [r3, #0]
 80004ec:	687a      	ldr	r2, [r7, #4]
 80004ee:	6812      	ldr	r2, [r2, #0]
 80004f0:	6892      	ldr	r2, [r2, #8]
 80004f2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80004f6:	609a      	str	r2, [r3, #8]
 80004f8:	e003      	b.n	8000502 <HAL_ADC_Start_IT+0x15a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	2200      	movs	r2, #0
 80004fe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000502:	7bfb      	ldrb	r3, [r7, #15]
}
 8000504:	4618      	mov	r0, r3
 8000506:	3710      	adds	r7, #16
 8000508:	46bd      	mov	sp, r7
 800050a:	bd80      	pop	{r7, pc}
 800050c:	40012800 	.word	0x40012800
 8000510:	40012400 	.word	0x40012400

08000514 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	b086      	sub	sp, #24
 8000518:	af00      	add	r7, sp, #0
 800051a:	60f8      	str	r0, [r7, #12]
 800051c:	60b9      	str	r1, [r7, #8]
 800051e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000520:	2300      	movs	r3, #0
 8000522:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8000524:	68fb      	ldr	r3, [r7, #12]
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	4a64      	ldr	r2, [pc, #400]	; (80006bc <HAL_ADC_Start_DMA+0x1a8>)
 800052a:	4293      	cmp	r3, r2
 800052c:	d004      	beq.n	8000538 <HAL_ADC_Start_DMA+0x24>
 800052e:	68fb      	ldr	r3, [r7, #12]
 8000530:	681b      	ldr	r3, [r3, #0]
 8000532:	4a63      	ldr	r2, [pc, #396]	; (80006c0 <HAL_ADC_Start_DMA+0x1ac>)
 8000534:	4293      	cmp	r3, r2
 8000536:	d106      	bne.n	8000546 <HAL_ADC_Start_DMA+0x32>
 8000538:	4b60      	ldr	r3, [pc, #384]	; (80006bc <HAL_ADC_Start_DMA+0x1a8>)
 800053a:	685b      	ldr	r3, [r3, #4]
 800053c:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8000540:	2b00      	cmp	r3, #0
 8000542:	f040 80b3 	bne.w	80006ac <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000546:	68fb      	ldr	r3, [r7, #12]
 8000548:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800054c:	2b01      	cmp	r3, #1
 800054e:	d101      	bne.n	8000554 <HAL_ADC_Start_DMA+0x40>
 8000550:	2302      	movs	r3, #2
 8000552:	e0ae      	b.n	80006b2 <HAL_ADC_Start_DMA+0x19e>
 8000554:	68fb      	ldr	r3, [r7, #12]
 8000556:	2201      	movs	r2, #1
 8000558:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800055c:	68f8      	ldr	r0, [r7, #12]
 800055e:	f000 fa8d 	bl	8000a7c <ADC_Enable>
 8000562:	4603      	mov	r3, r0
 8000564:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8000566:	7dfb      	ldrb	r3, [r7, #23]
 8000568:	2b00      	cmp	r3, #0
 800056a:	f040 809a 	bne.w	80006a2 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800056e:	68fb      	ldr	r3, [r7, #12]
 8000570:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000572:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000576:	f023 0301 	bic.w	r3, r3, #1
 800057a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800057e:	68fb      	ldr	r3, [r7, #12]
 8000580:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000582:	68fb      	ldr	r3, [r7, #12]
 8000584:	681b      	ldr	r3, [r3, #0]
 8000586:	4a4e      	ldr	r2, [pc, #312]	; (80006c0 <HAL_ADC_Start_DMA+0x1ac>)
 8000588:	4293      	cmp	r3, r2
 800058a:	d105      	bne.n	8000598 <HAL_ADC_Start_DMA+0x84>
 800058c:	4b4b      	ldr	r3, [pc, #300]	; (80006bc <HAL_ADC_Start_DMA+0x1a8>)
 800058e:	685b      	ldr	r3, [r3, #4]
 8000590:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8000594:	2b00      	cmp	r3, #0
 8000596:	d115      	bne.n	80005c4 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000598:	68fb      	ldr	r3, [r7, #12]
 800059a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800059c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80005a0:	68fb      	ldr	r3, [r7, #12]
 80005a2:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80005a4:	68fb      	ldr	r3, [r7, #12]
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	685b      	ldr	r3, [r3, #4]
 80005aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d026      	beq.n	8000600 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80005b2:	68fb      	ldr	r3, [r7, #12]
 80005b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80005b6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80005ba:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80005be:	68fb      	ldr	r3, [r7, #12]
 80005c0:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80005c2:	e01d      	b.n	8000600 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80005c4:	68fb      	ldr	r3, [r7, #12]
 80005c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80005c8:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80005cc:	68fb      	ldr	r3, [r7, #12]
 80005ce:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80005d0:	68fb      	ldr	r3, [r7, #12]
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	4a39      	ldr	r2, [pc, #228]	; (80006bc <HAL_ADC_Start_DMA+0x1a8>)
 80005d6:	4293      	cmp	r3, r2
 80005d8:	d004      	beq.n	80005e4 <HAL_ADC_Start_DMA+0xd0>
 80005da:	68fb      	ldr	r3, [r7, #12]
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	4a38      	ldr	r2, [pc, #224]	; (80006c0 <HAL_ADC_Start_DMA+0x1ac>)
 80005e0:	4293      	cmp	r3, r2
 80005e2:	d10d      	bne.n	8000600 <HAL_ADC_Start_DMA+0xec>
 80005e4:	4b35      	ldr	r3, [pc, #212]	; (80006bc <HAL_ADC_Start_DMA+0x1a8>)
 80005e6:	685b      	ldr	r3, [r3, #4]
 80005e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	d007      	beq.n	8000600 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80005f0:	68fb      	ldr	r3, [r7, #12]
 80005f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80005f4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80005f8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80005fc:	68fb      	ldr	r3, [r7, #12]
 80005fe:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000600:	68fb      	ldr	r3, [r7, #12]
 8000602:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000604:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000608:	2b00      	cmp	r3, #0
 800060a:	d006      	beq.n	800061a <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000610:	f023 0206 	bic.w	r2, r3, #6
 8000614:	68fb      	ldr	r3, [r7, #12]
 8000616:	62da      	str	r2, [r3, #44]	; 0x2c
 8000618:	e002      	b.n	8000620 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800061a:	68fb      	ldr	r3, [r7, #12]
 800061c:	2200      	movs	r2, #0
 800061e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8000620:	68fb      	ldr	r3, [r7, #12]
 8000622:	2200      	movs	r2, #0
 8000624:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000628:	68fb      	ldr	r3, [r7, #12]
 800062a:	6a1b      	ldr	r3, [r3, #32]
 800062c:	4a25      	ldr	r2, [pc, #148]	; (80006c4 <HAL_ADC_Start_DMA+0x1b0>)
 800062e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8000630:	68fb      	ldr	r3, [r7, #12]
 8000632:	6a1b      	ldr	r3, [r3, #32]
 8000634:	4a24      	ldr	r2, [pc, #144]	; (80006c8 <HAL_ADC_Start_DMA+0x1b4>)
 8000636:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000638:	68fb      	ldr	r3, [r7, #12]
 800063a:	6a1b      	ldr	r3, [r3, #32]
 800063c:	4a23      	ldr	r2, [pc, #140]	; (80006cc <HAL_ADC_Start_DMA+0x1b8>)
 800063e:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000640:	68fb      	ldr	r3, [r7, #12]
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	f06f 0202 	mvn.w	r2, #2
 8000648:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800064a:	68fb      	ldr	r3, [r7, #12]
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	68fa      	ldr	r2, [r7, #12]
 8000650:	6812      	ldr	r2, [r2, #0]
 8000652:	6892      	ldr	r2, [r2, #8]
 8000654:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000658:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800065a:	68fb      	ldr	r3, [r7, #12]
 800065c:	6a18      	ldr	r0, [r3, #32]
 800065e:	68fb      	ldr	r3, [r7, #12]
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	334c      	adds	r3, #76	; 0x4c
 8000664:	4619      	mov	r1, r3
 8000666:	68ba      	ldr	r2, [r7, #8]
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	f000 fd29 	bl	80010c0 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 800066e:	68fb      	ldr	r3, [r7, #12]
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	689b      	ldr	r3, [r3, #8]
 8000674:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000678:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800067c:	d108      	bne.n	8000690 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800067e:	68fb      	ldr	r3, [r7, #12]
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	68fa      	ldr	r2, [r7, #12]
 8000684:	6812      	ldr	r2, [r2, #0]
 8000686:	6892      	ldr	r2, [r2, #8]
 8000688:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 800068c:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800068e:	e00f      	b.n	80006b0 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000690:	68fb      	ldr	r3, [r7, #12]
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	68fa      	ldr	r2, [r7, #12]
 8000696:	6812      	ldr	r2, [r2, #0]
 8000698:	6892      	ldr	r2, [r2, #8]
 800069a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800069e:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80006a0:	e006      	b.n	80006b0 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80006a2:	68fb      	ldr	r3, [r7, #12]
 80006a4:	2200      	movs	r2, #0
 80006a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 80006aa:	e001      	b.n	80006b0 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80006ac:	2301      	movs	r3, #1
 80006ae:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80006b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80006b2:	4618      	mov	r0, r3
 80006b4:	3718      	adds	r7, #24
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	40012400 	.word	0x40012400
 80006c0:	40012800 	.word	0x40012800
 80006c4:	08000b95 	.word	0x08000b95
 80006c8:	08000c11 	.word	0x08000c11
 80006cc:	08000c2d 	.word	0x08000c2d

080006d0 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b082      	sub	sp, #8
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	685b      	ldr	r3, [r3, #4]
 80006de:	f003 0320 	and.w	r3, r3, #32
 80006e2:	2b20      	cmp	r3, #32
 80006e4:	d140      	bne.n	8000768 <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	f003 0302 	and.w	r3, r3, #2
 80006f0:	2b02      	cmp	r3, #2
 80006f2:	d139      	bne.n	8000768 <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80006f8:	f003 0310 	and.w	r3, r3, #16
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d105      	bne.n	800070c <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000704:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	689b      	ldr	r3, [r3, #8]
 8000712:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000716:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800071a:	d11d      	bne.n	8000758 <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	68db      	ldr	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000720:	2b00      	cmp	r3, #0
 8000722:	d119      	bne.n	8000758 <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	687a      	ldr	r2, [r7, #4]
 800072a:	6812      	ldr	r2, [r2, #0]
 800072c:	6852      	ldr	r2, [r2, #4]
 800072e:	f022 0220 	bic.w	r2, r2, #32
 8000732:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000738:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000744:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000748:	2b00      	cmp	r3, #0
 800074a:	d105      	bne.n	8000758 <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000750:	f043 0201 	orr.w	r2, r3, #1
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	629a      	str	r2, [r3, #40]	; 0x28
        }
      }

      /* Conversion complete callback */
      HAL_ADC_ConvCpltCallback(hadc);
 8000758:	6878      	ldr	r0, [r7, #4]
 800075a:	f004 fa15 	bl	8004b88 <HAL_ADC_ConvCpltCallback>
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	f06f 0212 	mvn.w	r2, #18
 8000766:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	685b      	ldr	r3, [r3, #4]
 800076e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000772:	2b80      	cmp	r3, #128	; 0x80
 8000774:	d14f      	bne.n	8000816 <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	f003 0304 	and.w	r3, r3, #4
 8000780:	2b04      	cmp	r3, #4
 8000782:	d148      	bne.n	8000816 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000788:	f003 0310 	and.w	r3, r3, #16
 800078c:	2b00      	cmp	r3, #0
 800078e:	d105      	bne.n	800079c <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000794:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	689b      	ldr	r3, [r3, #8]
 80007a2:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 80007a6:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 80007aa:	d012      	beq.n	80007d2 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	685b      	ldr	r3, [r3, #4]
 80007b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d125      	bne.n	8000806 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	689b      	ldr	r3, [r3, #8]
 80007c0:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80007c4:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80007c8:	d11d      	bne.n	8000806 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	68db      	ldr	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d119      	bne.n	8000806 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	681b      	ldr	r3, [r3, #0]
 80007d6:	687a      	ldr	r2, [r7, #4]
 80007d8:	6812      	ldr	r2, [r2, #0]
 80007da:	6852      	ldr	r2, [r2, #4]
 80007dc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80007e0:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80007e6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80007f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d105      	bne.n	8000806 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80007fe:	f043 0201 	orr.w	r2, r3, #1
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	629a      	str	r2, [r3, #40]	; 0x28
        }
      }

      /* Conversion complete callback */ 
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8000806:	6878      	ldr	r0, [r7, #4]
 8000808:	f000 fac6 	bl	8000d98 <HAL_ADCEx_InjectedConvCpltCallback>
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	f06f 020c 	mvn.w	r2, #12
 8000814:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	685b      	ldr	r3, [r3, #4]
 800081c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000820:	2b40      	cmp	r3, #64	; 0x40
 8000822:	d114      	bne.n	800084e <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	f003 0301 	and.w	r3, r3, #1
 800082e:	2b01      	cmp	r3, #1
 8000830:	d10d      	bne.n	800084e <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000836:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800083e:	6878      	ldr	r0, [r7, #4]
 8000840:	f000 f812 	bl	8000868 <HAL_ADC_LevelOutOfWindowCallback>
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	f06f 0201 	mvn.w	r2, #1
 800084c:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 800084e:	bf00      	nop
 8000850:	3708      	adds	r7, #8
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}

08000856 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000856:	b480      	push	{r7}
 8000858:	b083      	sub	sp, #12
 800085a:	af00      	add	r7, sp, #0
 800085c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800085e:	bf00      	nop
 8000860:	370c      	adds	r7, #12
 8000862:	46bd      	mov	sp, r7
 8000864:	bc80      	pop	{r7}
 8000866:	4770      	bx	lr

08000868 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8000868:	b480      	push	{r7}
 800086a:	b083      	sub	sp, #12
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8000870:	bf00      	nop
 8000872:	370c      	adds	r7, #12
 8000874:	46bd      	mov	sp, r7
 8000876:	bc80      	pop	{r7}
 8000878:	4770      	bx	lr

0800087a <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800087a:	b480      	push	{r7}
 800087c:	b083      	sub	sp, #12
 800087e:	af00      	add	r7, sp, #0
 8000880:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8000882:	bf00      	nop
 8000884:	370c      	adds	r7, #12
 8000886:	46bd      	mov	sp, r7
 8000888:	bc80      	pop	{r7}
 800088a:	4770      	bx	lr

0800088c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800088c:	b490      	push	{r4, r7}
 800088e:	b084      	sub	sp, #16
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
 8000894:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000896:	2300      	movs	r3, #0
 8000898:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800089a:	2300      	movs	r3, #0
 800089c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80008a4:	2b01      	cmp	r3, #1
 80008a6:	d101      	bne.n	80008ac <HAL_ADC_ConfigChannel+0x20>
 80008a8:	2302      	movs	r3, #2
 80008aa:	e0dc      	b.n	8000a66 <HAL_ADC_ConfigChannel+0x1da>
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	2201      	movs	r2, #1
 80008b0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80008b4:	683b      	ldr	r3, [r7, #0]
 80008b6:	685b      	ldr	r3, [r3, #4]
 80008b8:	2b06      	cmp	r3, #6
 80008ba:	d81c      	bhi.n	80008f6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	6819      	ldr	r1, [r3, #0]
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80008c6:	683b      	ldr	r3, [r7, #0]
 80008c8:	685a      	ldr	r2, [r3, #4]
 80008ca:	4613      	mov	r3, r2
 80008cc:	009b      	lsls	r3, r3, #2
 80008ce:	4413      	add	r3, r2
 80008d0:	3b05      	subs	r3, #5
 80008d2:	221f      	movs	r2, #31
 80008d4:	fa02 f303 	lsl.w	r3, r2, r3
 80008d8:	43db      	mvns	r3, r3
 80008da:	4018      	ands	r0, r3
 80008dc:	683b      	ldr	r3, [r7, #0]
 80008de:	681c      	ldr	r4, [r3, #0]
 80008e0:	683b      	ldr	r3, [r7, #0]
 80008e2:	685a      	ldr	r2, [r3, #4]
 80008e4:	4613      	mov	r3, r2
 80008e6:	009b      	lsls	r3, r3, #2
 80008e8:	4413      	add	r3, r2
 80008ea:	3b05      	subs	r3, #5
 80008ec:	fa04 f303 	lsl.w	r3, r4, r3
 80008f0:	4303      	orrs	r3, r0
 80008f2:	634b      	str	r3, [r1, #52]	; 0x34
 80008f4:	e03c      	b.n	8000970 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80008f6:	683b      	ldr	r3, [r7, #0]
 80008f8:	685b      	ldr	r3, [r3, #4]
 80008fa:	2b0c      	cmp	r3, #12
 80008fc:	d81c      	bhi.n	8000938 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	6819      	ldr	r1, [r3, #0]
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8000908:	683b      	ldr	r3, [r7, #0]
 800090a:	685a      	ldr	r2, [r3, #4]
 800090c:	4613      	mov	r3, r2
 800090e:	009b      	lsls	r3, r3, #2
 8000910:	4413      	add	r3, r2
 8000912:	3b23      	subs	r3, #35	; 0x23
 8000914:	221f      	movs	r2, #31
 8000916:	fa02 f303 	lsl.w	r3, r2, r3
 800091a:	43db      	mvns	r3, r3
 800091c:	4018      	ands	r0, r3
 800091e:	683b      	ldr	r3, [r7, #0]
 8000920:	681c      	ldr	r4, [r3, #0]
 8000922:	683b      	ldr	r3, [r7, #0]
 8000924:	685a      	ldr	r2, [r3, #4]
 8000926:	4613      	mov	r3, r2
 8000928:	009b      	lsls	r3, r3, #2
 800092a:	4413      	add	r3, r2
 800092c:	3b23      	subs	r3, #35	; 0x23
 800092e:	fa04 f303 	lsl.w	r3, r4, r3
 8000932:	4303      	orrs	r3, r0
 8000934:	630b      	str	r3, [r1, #48]	; 0x30
 8000936:	e01b      	b.n	8000970 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	6819      	ldr	r1, [r3, #0]
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8000942:	683b      	ldr	r3, [r7, #0]
 8000944:	685a      	ldr	r2, [r3, #4]
 8000946:	4613      	mov	r3, r2
 8000948:	009b      	lsls	r3, r3, #2
 800094a:	4413      	add	r3, r2
 800094c:	3b41      	subs	r3, #65	; 0x41
 800094e:	221f      	movs	r2, #31
 8000950:	fa02 f303 	lsl.w	r3, r2, r3
 8000954:	43db      	mvns	r3, r3
 8000956:	4018      	ands	r0, r3
 8000958:	683b      	ldr	r3, [r7, #0]
 800095a:	681c      	ldr	r4, [r3, #0]
 800095c:	683b      	ldr	r3, [r7, #0]
 800095e:	685a      	ldr	r2, [r3, #4]
 8000960:	4613      	mov	r3, r2
 8000962:	009b      	lsls	r3, r3, #2
 8000964:	4413      	add	r3, r2
 8000966:	3b41      	subs	r3, #65	; 0x41
 8000968:	fa04 f303 	lsl.w	r3, r4, r3
 800096c:	4303      	orrs	r3, r0
 800096e:	62cb      	str	r3, [r1, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000970:	683b      	ldr	r3, [r7, #0]
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	2b09      	cmp	r3, #9
 8000976:	d91c      	bls.n	80009b2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	6819      	ldr	r1, [r3, #0]
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	68d8      	ldr	r0, [r3, #12]
 8000982:	683b      	ldr	r3, [r7, #0]
 8000984:	681a      	ldr	r2, [r3, #0]
 8000986:	4613      	mov	r3, r2
 8000988:	005b      	lsls	r3, r3, #1
 800098a:	4413      	add	r3, r2
 800098c:	3b1e      	subs	r3, #30
 800098e:	2207      	movs	r2, #7
 8000990:	fa02 f303 	lsl.w	r3, r2, r3
 8000994:	43db      	mvns	r3, r3
 8000996:	4018      	ands	r0, r3
 8000998:	683b      	ldr	r3, [r7, #0]
 800099a:	689c      	ldr	r4, [r3, #8]
 800099c:	683b      	ldr	r3, [r7, #0]
 800099e:	681a      	ldr	r2, [r3, #0]
 80009a0:	4613      	mov	r3, r2
 80009a2:	005b      	lsls	r3, r3, #1
 80009a4:	4413      	add	r3, r2
 80009a6:	3b1e      	subs	r3, #30
 80009a8:	fa04 f303 	lsl.w	r3, r4, r3
 80009ac:	4303      	orrs	r3, r0
 80009ae:	60cb      	str	r3, [r1, #12]
 80009b0:	e019      	b.n	80009e6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	6819      	ldr	r1, [r3, #0]
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	6918      	ldr	r0, [r3, #16]
 80009bc:	683b      	ldr	r3, [r7, #0]
 80009be:	681a      	ldr	r2, [r3, #0]
 80009c0:	4613      	mov	r3, r2
 80009c2:	005b      	lsls	r3, r3, #1
 80009c4:	4413      	add	r3, r2
 80009c6:	2207      	movs	r2, #7
 80009c8:	fa02 f303 	lsl.w	r3, r2, r3
 80009cc:	43db      	mvns	r3, r3
 80009ce:	4018      	ands	r0, r3
 80009d0:	683b      	ldr	r3, [r7, #0]
 80009d2:	689c      	ldr	r4, [r3, #8]
 80009d4:	683b      	ldr	r3, [r7, #0]
 80009d6:	681a      	ldr	r2, [r3, #0]
 80009d8:	4613      	mov	r3, r2
 80009da:	005b      	lsls	r3, r3, #1
 80009dc:	4413      	add	r3, r2
 80009de:	fa04 f303 	lsl.w	r3, r4, r3
 80009e2:	4303      	orrs	r3, r0
 80009e4:	610b      	str	r3, [r1, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80009e6:	683b      	ldr	r3, [r7, #0]
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	2b10      	cmp	r3, #16
 80009ec:	d003      	beq.n	80009f6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80009ee:	683b      	ldr	r3, [r7, #0]
 80009f0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80009f2:	2b11      	cmp	r3, #17
 80009f4:	d132      	bne.n	8000a5c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	4a1d      	ldr	r2, [pc, #116]	; (8000a70 <HAL_ADC_ConfigChannel+0x1e4>)
 80009fc:	4293      	cmp	r3, r2
 80009fe:	d125      	bne.n	8000a4c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	689b      	ldr	r3, [r3, #8]
 8000a06:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d126      	bne.n	8000a5c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	687a      	ldr	r2, [r7, #4]
 8000a14:	6812      	ldr	r2, [r2, #0]
 8000a16:	6892      	ldr	r2, [r2, #8]
 8000a18:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8000a1c:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000a1e:	683b      	ldr	r3, [r7, #0]
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	2b10      	cmp	r3, #16
 8000a24:	d11a      	bne.n	8000a5c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000a26:	4b13      	ldr	r3, [pc, #76]	; (8000a74 <HAL_ADC_ConfigChannel+0x1e8>)
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	4a13      	ldr	r2, [pc, #76]	; (8000a78 <HAL_ADC_ConfigChannel+0x1ec>)
 8000a2c:	fba2 2303 	umull	r2, r3, r2, r3
 8000a30:	0c9a      	lsrs	r2, r3, #18
 8000a32:	4613      	mov	r3, r2
 8000a34:	009b      	lsls	r3, r3, #2
 8000a36:	4413      	add	r3, r2
 8000a38:	005b      	lsls	r3, r3, #1
 8000a3a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000a3c:	e002      	b.n	8000a44 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8000a3e:	68bb      	ldr	r3, [r7, #8]
 8000a40:	3b01      	subs	r3, #1
 8000a42:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000a44:	68bb      	ldr	r3, [r7, #8]
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d1f9      	bne.n	8000a3e <HAL_ADC_ConfigChannel+0x1b2>
 8000a4a:	e007      	b.n	8000a5c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a50:	f043 0220 	orr.w	r2, r3, #32
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8000a58:	2301      	movs	r3, #1
 8000a5a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	2200      	movs	r2, #0
 8000a60:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8000a64:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a66:	4618      	mov	r0, r3
 8000a68:	3710      	adds	r7, #16
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bc90      	pop	{r4, r7}
 8000a6e:	4770      	bx	lr
 8000a70:	40012400 	.word	0x40012400
 8000a74:	20000024 	.word	0x20000024
 8000a78:	431bde83 	.word	0x431bde83

08000a7c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b084      	sub	sp, #16
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000a84:	2300      	movs	r3, #0
 8000a86:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	689b      	ldr	r3, [r3, #8]
 8000a92:	f003 0301 	and.w	r3, r3, #1
 8000a96:	2b01      	cmp	r3, #1
 8000a98:	d039      	beq.n	8000b0e <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	687a      	ldr	r2, [r7, #4]
 8000aa0:	6812      	ldr	r2, [r2, #0]
 8000aa2:	6892      	ldr	r2, [r2, #8]
 8000aa4:	f042 0201 	orr.w	r2, r2, #1
 8000aa8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000aaa:	4b1b      	ldr	r3, [pc, #108]	; (8000b18 <ADC_Enable+0x9c>)
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	4a1b      	ldr	r2, [pc, #108]	; (8000b1c <ADC_Enable+0xa0>)
 8000ab0:	fba2 2303 	umull	r2, r3, r2, r3
 8000ab4:	0c9b      	lsrs	r3, r3, #18
 8000ab6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8000ab8:	e002      	b.n	8000ac0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8000aba:	68bb      	ldr	r3, [r7, #8]
 8000abc:	3b01      	subs	r3, #1
 8000abe:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8000ac0:	68bb      	ldr	r3, [r7, #8]
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d1f9      	bne.n	8000aba <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000ac6:	f7ff fb6b 	bl	80001a0 <HAL_GetTick>
 8000aca:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000acc:	e018      	b.n	8000b00 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000ace:	f7ff fb67 	bl	80001a0 <HAL_GetTick>
 8000ad2:	4602      	mov	r2, r0
 8000ad4:	68fb      	ldr	r3, [r7, #12]
 8000ad6:	1ad3      	subs	r3, r2, r3
 8000ad8:	2b02      	cmp	r3, #2
 8000ada:	d911      	bls.n	8000b00 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ae0:	f043 0210 	orr.w	r2, r3, #16
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000aec:	f043 0201 	orr.w	r2, r3, #1
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	2200      	movs	r2, #0
 8000af8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8000afc:	2301      	movs	r3, #1
 8000afe:	e007      	b.n	8000b10 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	689b      	ldr	r3, [r3, #8]
 8000b06:	f003 0301 	and.w	r3, r3, #1
 8000b0a:	2b01      	cmp	r3, #1
 8000b0c:	d1df      	bne.n	8000ace <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8000b0e:	2300      	movs	r3, #0
}
 8000b10:	4618      	mov	r0, r3
 8000b12:	3710      	adds	r7, #16
 8000b14:	46bd      	mov	sp, r7
 8000b16:	bd80      	pop	{r7, pc}
 8000b18:	20000024 	.word	0x20000024
 8000b1c:	431bde83 	.word	0x431bde83

08000b20 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b084      	sub	sp, #16
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	689b      	ldr	r3, [r3, #8]
 8000b32:	f003 0301 	and.w	r3, r3, #1
 8000b36:	2b01      	cmp	r3, #1
 8000b38:	d127      	bne.n	8000b8a <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	687a      	ldr	r2, [r7, #4]
 8000b40:	6812      	ldr	r2, [r2, #0]
 8000b42:	6892      	ldr	r2, [r2, #8]
 8000b44:	f022 0201 	bic.w	r2, r2, #1
 8000b48:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000b4a:	f7ff fb29 	bl	80001a0 <HAL_GetTick>
 8000b4e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000b50:	e014      	b.n	8000b7c <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000b52:	f7ff fb25 	bl	80001a0 <HAL_GetTick>
 8000b56:	4602      	mov	r2, r0
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	1ad3      	subs	r3, r2, r3
 8000b5c:	2b02      	cmp	r3, #2
 8000b5e:	d90d      	bls.n	8000b7c <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b64:	f043 0210 	orr.w	r2, r3, #16
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b70:	f043 0201 	orr.w	r2, r3, #1
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8000b78:	2301      	movs	r3, #1
 8000b7a:	e007      	b.n	8000b8c <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	689b      	ldr	r3, [r3, #8]
 8000b82:	f003 0301 	and.w	r3, r3, #1
 8000b86:	2b01      	cmp	r3, #1
 8000b88:	d0e3      	beq.n	8000b52 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000b8a:	2300      	movs	r3, #0
}
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	3710      	adds	r7, #16
 8000b90:	46bd      	mov	sp, r7
 8000b92:	bd80      	pop	{r7, pc}

08000b94 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b084      	sub	sp, #16
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ba0:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8000ba2:	68fb      	ldr	r3, [r7, #12]
 8000ba4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ba6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d127      	bne.n	8000bfe <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000bae:	68fb      	ldr	r3, [r7, #12]
 8000bb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000bb2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8000bb6:	68fb      	ldr	r3, [r7, #12]
 8000bb8:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000bba:	68fb      	ldr	r3, [r7, #12]
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	689b      	ldr	r3, [r3, #8]
 8000bc0:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000bc4:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8000bc8:	d115      	bne.n	8000bf6 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8000bca:	68fb      	ldr	r3, [r7, #12]
 8000bcc:	68db      	ldr	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d111      	bne.n	8000bf6 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000bd2:	68fb      	ldr	r3, [r7, #12]
 8000bd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000bd6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000bda:	68fb      	ldr	r3, [r7, #12]
 8000bdc:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000bde:	68fb      	ldr	r3, [r7, #12]
 8000be0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000be2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d105      	bne.n	8000bf6 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000bea:	68fb      	ldr	r3, [r7, #12]
 8000bec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000bee:	f043 0201 	orr.w	r2, r3, #1
 8000bf2:	68fb      	ldr	r3, [r7, #12]
 8000bf4:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 8000bf6:	68f8      	ldr	r0, [r7, #12]
 8000bf8:	f003 ffc6 	bl	8004b88 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8000bfc:	e004      	b.n	8000c08 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8000bfe:	68fb      	ldr	r3, [r7, #12]
 8000c00:	6a1b      	ldr	r3, [r3, #32]
 8000c02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c04:	6878      	ldr	r0, [r7, #4]
 8000c06:	4798      	blx	r3
}
 8000c08:	bf00      	nop
 8000c0a:	3710      	adds	r7, #16
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bd80      	pop	{r7, pc}

08000c10 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b084      	sub	sp, #16
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c1c:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8000c1e:	68f8      	ldr	r0, [r7, #12]
 8000c20:	f7ff fe19 	bl	8000856 <HAL_ADC_ConvHalfCpltCallback>
}
 8000c24:	bf00      	nop
 8000c26:	3710      	adds	r7, #16
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bd80      	pop	{r7, pc}

08000c2c <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b084      	sub	sp, #16
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c38:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8000c3a:	68fb      	ldr	r3, [r7, #12]
 8000c3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c3e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000c42:	68fb      	ldr	r3, [r7, #12]
 8000c44:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8000c46:	68fb      	ldr	r3, [r7, #12]
 8000c48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c4a:	f043 0204 	orr.w	r2, r3, #4
 8000c4e:	68fb      	ldr	r3, [r7, #12]
 8000c50:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 8000c52:	68f8      	ldr	r0, [r7, #12]
 8000c54:	f7ff fe11 	bl	800087a <HAL_ADC_ErrorCallback>
}
 8000c58:	bf00      	nop
 8000c5a:	3710      	adds	r7, #16
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	bd80      	pop	{r7, pc}

08000c60 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8000c60:	b590      	push	{r4, r7, lr}
 8000c62:	b087      	sub	sp, #28
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000c76:	2b01      	cmp	r3, #1
 8000c78:	d101      	bne.n	8000c7e <HAL_ADCEx_Calibration_Start+0x1e>
 8000c7a:	2302      	movs	r3, #2
 8000c7c:	e086      	b.n	8000d8c <HAL_ADCEx_Calibration_Start+0x12c>
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	2201      	movs	r2, #1
 8000c82:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000c86:	6878      	ldr	r0, [r7, #4]
 8000c88:	f7ff ff4a 	bl	8000b20 <ADC_ConversionStop_Disable>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8000c90:	7dfb      	ldrb	r3, [r7, #23]
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d175      	bne.n	8000d82 <HAL_ADCEx_Calibration_Start+0x122>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c9a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000c9e:	f023 0302 	bic.w	r3, r3, #2
 8000ca2:	f043 0202 	orr.w	r2, r3, #2
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8000caa:	4b3a      	ldr	r3, [pc, #232]	; (8000d94 <HAL_ADCEx_Calibration_Start+0x134>)
 8000cac:	681c      	ldr	r4, [r3, #0]
 8000cae:	2002      	movs	r0, #2
 8000cb0:	f001 fa24 	bl	80020fc <HAL_RCCEx_GetPeriphCLKFreq>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8000cba:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8000cbc:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8000cbe:	e002      	b.n	8000cc6 <HAL_ADCEx_Calibration_Start+0x66>
    {
      wait_loop_index--;
 8000cc0:	68fb      	ldr	r3, [r7, #12]
 8000cc2:	3b01      	subs	r3, #1
 8000cc4:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8000cc6:	68fb      	ldr	r3, [r7, #12]
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d1f9      	bne.n	8000cc0 <HAL_ADCEx_Calibration_Start+0x60>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 8000ccc:	6878      	ldr	r0, [r7, #4]
 8000cce:	f7ff fed5 	bl	8000a7c <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	687a      	ldr	r2, [r7, #4]
 8000cd8:	6812      	ldr	r2, [r2, #0]
 8000cda:	6892      	ldr	r2, [r2, #8]
 8000cdc:	f042 0208 	orr.w	r2, r2, #8
 8000ce0:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8000ce2:	f7ff fa5d 	bl	80001a0 <HAL_GetTick>
 8000ce6:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8000ce8:	e014      	b.n	8000d14 <HAL_ADCEx_Calibration_Start+0xb4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8000cea:	f7ff fa59 	bl	80001a0 <HAL_GetTick>
 8000cee:	4602      	mov	r2, r0
 8000cf0:	693b      	ldr	r3, [r7, #16]
 8000cf2:	1ad3      	subs	r3, r2, r3
 8000cf4:	2b0a      	cmp	r3, #10
 8000cf6:	d90d      	bls.n	8000d14 <HAL_ADCEx_Calibration_Start+0xb4>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000cfc:	f023 0312 	bic.w	r3, r3, #18
 8000d00:	f043 0210 	orr.w	r2, r3, #16
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 8000d10:	2301      	movs	r3, #1
 8000d12:	e03b      	b.n	8000d8c <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	689b      	ldr	r3, [r3, #8]
 8000d1a:	f003 0308 	and.w	r3, r3, #8
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d1e3      	bne.n	8000cea <HAL_ADCEx_Calibration_Start+0x8a>
      }
    }
    
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	687a      	ldr	r2, [r7, #4]
 8000d28:	6812      	ldr	r2, [r2, #0]
 8000d2a:	6892      	ldr	r2, [r2, #8]
 8000d2c:	f042 0204 	orr.w	r2, r2, #4
 8000d30:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8000d32:	f7ff fa35 	bl	80001a0 <HAL_GetTick>
 8000d36:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8000d38:	e014      	b.n	8000d64 <HAL_ADCEx_Calibration_Start+0x104>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8000d3a:	f7ff fa31 	bl	80001a0 <HAL_GetTick>
 8000d3e:	4602      	mov	r2, r0
 8000d40:	693b      	ldr	r3, [r7, #16]
 8000d42:	1ad3      	subs	r3, r2, r3
 8000d44:	2b0a      	cmp	r3, #10
 8000d46:	d90d      	bls.n	8000d64 <HAL_ADCEx_Calibration_Start+0x104>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d4c:	f023 0312 	bic.w	r3, r3, #18
 8000d50:	f043 0210 	orr.w	r2, r3, #16
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 8000d60:	2301      	movs	r3, #1
 8000d62:	e013      	b.n	8000d8c <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	689b      	ldr	r3, [r3, #8]
 8000d6a:	f003 0304 	and.w	r3, r3, #4
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d1e3      	bne.n	8000d3a <HAL_ADCEx_Calibration_Start+0xda>
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d76:	f023 0303 	bic.w	r3, r3, #3
 8000d7a:	f043 0201 	orr.w	r2, r3, #1
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	2200      	movs	r2, #0
 8000d86:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8000d8a:	7dfb      	ldrb	r3, [r7, #23]
}
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	371c      	adds	r7, #28
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bd90      	pop	{r4, r7, pc}
 8000d94:	20000024 	.word	0x20000024

08000d98 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	b083      	sub	sp, #12
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8000da0:	bf00      	nop
 8000da2:	370c      	adds	r7, #12
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bc80      	pop	{r7}
 8000da8:	4770      	bx	lr
	...

08000dac <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dac:	b480      	push	{r7}
 8000dae:	b085      	sub	sp, #20
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	f003 0307 	and.w	r3, r3, #7
 8000dba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000dbc:	4b0c      	ldr	r3, [pc, #48]	; (8000df0 <NVIC_SetPriorityGrouping+0x44>)
 8000dbe:	68db      	ldr	r3, [r3, #12]
 8000dc0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000dc2:	68ba      	ldr	r2, [r7, #8]
 8000dc4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000dc8:	4013      	ands	r3, r2
 8000dca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000dcc:	68fb      	ldr	r3, [r7, #12]
 8000dce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000dd0:	68bb      	ldr	r3, [r7, #8]
 8000dd2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000dd4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000dd8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ddc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000dde:	4a04      	ldr	r2, [pc, #16]	; (8000df0 <NVIC_SetPriorityGrouping+0x44>)
 8000de0:	68bb      	ldr	r3, [r7, #8]
 8000de2:	60d3      	str	r3, [r2, #12]
}
 8000de4:	bf00      	nop
 8000de6:	3714      	adds	r7, #20
 8000de8:	46bd      	mov	sp, r7
 8000dea:	bc80      	pop	{r7}
 8000dec:	4770      	bx	lr
 8000dee:	bf00      	nop
 8000df0:	e000ed00 	.word	0xe000ed00

08000df4 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000df4:	b480      	push	{r7}
 8000df6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000df8:	4b04      	ldr	r3, [pc, #16]	; (8000e0c <NVIC_GetPriorityGrouping+0x18>)
 8000dfa:	68db      	ldr	r3, [r3, #12]
 8000dfc:	0a1b      	lsrs	r3, r3, #8
 8000dfe:	f003 0307 	and.w	r3, r3, #7
}
 8000e02:	4618      	mov	r0, r3
 8000e04:	46bd      	mov	sp, r7
 8000e06:	bc80      	pop	{r7}
 8000e08:	4770      	bx	lr
 8000e0a:	bf00      	nop
 8000e0c:	e000ed00 	.word	0xe000ed00

08000e10 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e10:	b480      	push	{r7}
 8000e12:	b083      	sub	sp, #12
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	4603      	mov	r3, r0
 8000e18:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000e1a:	4908      	ldr	r1, [pc, #32]	; (8000e3c <NVIC_EnableIRQ+0x2c>)
 8000e1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e20:	095b      	lsrs	r3, r3, #5
 8000e22:	79fa      	ldrb	r2, [r7, #7]
 8000e24:	f002 021f 	and.w	r2, r2, #31
 8000e28:	2001      	movs	r0, #1
 8000e2a:	fa00 f202 	lsl.w	r2, r0, r2
 8000e2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000e32:	bf00      	nop
 8000e34:	370c      	adds	r7, #12
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bc80      	pop	{r7}
 8000e3a:	4770      	bx	lr
 8000e3c:	e000e100 	.word	0xe000e100

08000e40 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e40:	b480      	push	{r7}
 8000e42:	b083      	sub	sp, #12
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	4603      	mov	r3, r0
 8000e48:	6039      	str	r1, [r7, #0]
 8000e4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000e4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	da0b      	bge.n	8000e6c <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e54:	490d      	ldr	r1, [pc, #52]	; (8000e8c <NVIC_SetPriority+0x4c>)
 8000e56:	79fb      	ldrb	r3, [r7, #7]
 8000e58:	f003 030f 	and.w	r3, r3, #15
 8000e5c:	3b04      	subs	r3, #4
 8000e5e:	683a      	ldr	r2, [r7, #0]
 8000e60:	b2d2      	uxtb	r2, r2
 8000e62:	0112      	lsls	r2, r2, #4
 8000e64:	b2d2      	uxtb	r2, r2
 8000e66:	440b      	add	r3, r1
 8000e68:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e6a:	e009      	b.n	8000e80 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e6c:	4908      	ldr	r1, [pc, #32]	; (8000e90 <NVIC_SetPriority+0x50>)
 8000e6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e72:	683a      	ldr	r2, [r7, #0]
 8000e74:	b2d2      	uxtb	r2, r2
 8000e76:	0112      	lsls	r2, r2, #4
 8000e78:	b2d2      	uxtb	r2, r2
 8000e7a:	440b      	add	r3, r1
 8000e7c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000e80:	bf00      	nop
 8000e82:	370c      	adds	r7, #12
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bc80      	pop	{r7}
 8000e88:	4770      	bx	lr
 8000e8a:	bf00      	nop
 8000e8c:	e000ed00 	.word	0xe000ed00
 8000e90:	e000e100 	.word	0xe000e100

08000e94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e94:	b480      	push	{r7}
 8000e96:	b089      	sub	sp, #36	; 0x24
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	60f8      	str	r0, [r7, #12]
 8000e9c:	60b9      	str	r1, [r7, #8]
 8000e9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ea0:	68fb      	ldr	r3, [r7, #12]
 8000ea2:	f003 0307 	and.w	r3, r3, #7
 8000ea6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ea8:	69fb      	ldr	r3, [r7, #28]
 8000eaa:	f1c3 0307 	rsb	r3, r3, #7
 8000eae:	2b04      	cmp	r3, #4
 8000eb0:	bf28      	it	cs
 8000eb2:	2304      	movcs	r3, #4
 8000eb4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000eb6:	69fb      	ldr	r3, [r7, #28]
 8000eb8:	3304      	adds	r3, #4
 8000eba:	2b06      	cmp	r3, #6
 8000ebc:	d902      	bls.n	8000ec4 <NVIC_EncodePriority+0x30>
 8000ebe:	69fb      	ldr	r3, [r7, #28]
 8000ec0:	3b03      	subs	r3, #3
 8000ec2:	e000      	b.n	8000ec6 <NVIC_EncodePriority+0x32>
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ec8:	2201      	movs	r2, #1
 8000eca:	69bb      	ldr	r3, [r7, #24]
 8000ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed0:	1e5a      	subs	r2, r3, #1
 8000ed2:	68bb      	ldr	r3, [r7, #8]
 8000ed4:	401a      	ands	r2, r3
 8000ed6:	697b      	ldr	r3, [r7, #20]
 8000ed8:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000eda:	2101      	movs	r1, #1
 8000edc:	697b      	ldr	r3, [r7, #20]
 8000ede:	fa01 f303 	lsl.w	r3, r1, r3
 8000ee2:	1e59      	subs	r1, r3, #1
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ee8:	4313      	orrs	r3, r2
         );
}
 8000eea:	4618      	mov	r0, r3
 8000eec:	3724      	adds	r7, #36	; 0x24
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bc80      	pop	{r7}
 8000ef2:	4770      	bx	lr

08000ef4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	3b01      	subs	r3, #1
 8000f00:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f04:	d301      	bcc.n	8000f0a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f06:	2301      	movs	r3, #1
 8000f08:	e00f      	b.n	8000f2a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f0a:	4a0a      	ldr	r2, [pc, #40]	; (8000f34 <SysTick_Config+0x40>)
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	3b01      	subs	r3, #1
 8000f10:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f12:	210f      	movs	r1, #15
 8000f14:	f04f 30ff 	mov.w	r0, #4294967295
 8000f18:	f7ff ff92 	bl	8000e40 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f1c:	4b05      	ldr	r3, [pc, #20]	; (8000f34 <SysTick_Config+0x40>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f22:	4b04      	ldr	r3, [pc, #16]	; (8000f34 <SysTick_Config+0x40>)
 8000f24:	2207      	movs	r2, #7
 8000f26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f28:	2300      	movs	r3, #0
}
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	3708      	adds	r7, #8
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	e000e010 	.word	0xe000e010

08000f38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b082      	sub	sp, #8
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f40:	6878      	ldr	r0, [r7, #4]
 8000f42:	f7ff ff33 	bl	8000dac <NVIC_SetPriorityGrouping>
}
 8000f46:	bf00      	nop
 8000f48:	3708      	adds	r7, #8
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}

08000f4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f4e:	b580      	push	{r7, lr}
 8000f50:	b086      	sub	sp, #24
 8000f52:	af00      	add	r7, sp, #0
 8000f54:	4603      	mov	r3, r0
 8000f56:	60b9      	str	r1, [r7, #8]
 8000f58:	607a      	str	r2, [r7, #4]
 8000f5a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f60:	f7ff ff48 	bl	8000df4 <NVIC_GetPriorityGrouping>
 8000f64:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f66:	687a      	ldr	r2, [r7, #4]
 8000f68:	68b9      	ldr	r1, [r7, #8]
 8000f6a:	6978      	ldr	r0, [r7, #20]
 8000f6c:	f7ff ff92 	bl	8000e94 <NVIC_EncodePriority>
 8000f70:	4602      	mov	r2, r0
 8000f72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f76:	4611      	mov	r1, r2
 8000f78:	4618      	mov	r0, r3
 8000f7a:	f7ff ff61 	bl	8000e40 <NVIC_SetPriority>
}
 8000f7e:	bf00      	nop
 8000f80:	3718      	adds	r7, #24
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}

08000f86 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f86:	b580      	push	{r7, lr}
 8000f88:	b082      	sub	sp, #8
 8000f8a:	af00      	add	r7, sp, #0
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f94:	4618      	mov	r0, r3
 8000f96:	f7ff ff3b 	bl	8000e10 <NVIC_EnableIRQ>
}
 8000f9a:	bf00      	nop
 8000f9c:	3708      	adds	r7, #8
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}

08000fa2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000fa2:	b580      	push	{r7, lr}
 8000fa4:	b082      	sub	sp, #8
 8000fa6:	af00      	add	r7, sp, #0
 8000fa8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000faa:	6878      	ldr	r0, [r7, #4]
 8000fac:	f7ff ffa2 	bl	8000ef4 <SysTick_Config>
 8000fb0:	4603      	mov	r3, r0
}
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	3708      	adds	r7, #8
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}
	...

08000fbc <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	b083      	sub	sp, #12
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	2b04      	cmp	r3, #4
 8000fc8:	d106      	bne.n	8000fd8 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000fca:	4a09      	ldr	r2, [pc, #36]	; (8000ff0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000fcc:	4b08      	ldr	r3, [pc, #32]	; (8000ff0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	f043 0304 	orr.w	r3, r3, #4
 8000fd4:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8000fd6:	e005      	b.n	8000fe4 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000fd8:	4a05      	ldr	r2, [pc, #20]	; (8000ff0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000fda:	4b05      	ldr	r3, [pc, #20]	; (8000ff0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	f023 0304 	bic.w	r3, r3, #4
 8000fe2:	6013      	str	r3, [r2, #0]
}
 8000fe4:	bf00      	nop
 8000fe6:	370c      	adds	r7, #12
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bc80      	pop	{r7}
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop
 8000ff0:	e000e010 	.word	0xe000e010

08000ff4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	b085      	sub	sp, #20
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	2b00      	cmp	r3, #0
 8001004:	d101      	bne.n	800100a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001006:	2301      	movs	r3, #1
 8001008:	e04f      	b.n	80010aa <HAL_DMA_Init+0xb6>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	461a      	mov	r2, r3
 8001010:	4b28      	ldr	r3, [pc, #160]	; (80010b4 <HAL_DMA_Init+0xc0>)
 8001012:	4413      	add	r3, r2
 8001014:	4a28      	ldr	r2, [pc, #160]	; (80010b8 <HAL_DMA_Init+0xc4>)
 8001016:	fba2 2303 	umull	r2, r3, r2, r3
 800101a:	091b      	lsrs	r3, r3, #4
 800101c:	009a      	lsls	r2, r3, #2
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	4a25      	ldr	r2, [pc, #148]	; (80010bc <HAL_DMA_Init+0xc8>)
 8001026:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* STM32F101xE || STM32F101xG || STM32F103xE || STM32F103xG || STM32F100xE || STM32F105xC || STM32F107xC */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	2202      	movs	r2, #2
 800102c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800103e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001042:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800104c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	68db      	ldr	r3, [r3, #12]
 8001052:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001058:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	695b      	ldr	r3, [r3, #20]
 800105e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001064:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	69db      	ldr	r3, [r3, #28]
 800106a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800106c:	68fa      	ldr	r2, [r7, #12]
 800106e:	4313      	orrs	r3, r2
 8001070:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	68fa      	ldr	r2, [r7, #12]
 8001078:	601a      	str	r2, [r3, #0]


  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	2200      	movs	r2, #0
 800107e:	629a      	str	r2, [r3, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	2200      	movs	r2, #0
 8001084:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	2200      	movs	r2, #0
 800108a:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	2200      	movs	r2, #0
 8001090:	635a      	str	r2, [r3, #52]	; 0x34

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	2200      	movs	r2, #0
 8001096:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	2201      	movs	r2, #1
 800109c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	2200      	movs	r2, #0
 80010a4:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 80010a8:	2300      	movs	r3, #0
}
 80010aa:	4618      	mov	r0, r3
 80010ac:	3714      	adds	r7, #20
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bc80      	pop	{r7}
 80010b2:	4770      	bx	lr
 80010b4:	bffdfff8 	.word	0xbffdfff8
 80010b8:	cccccccd 	.word	0xcccccccd
 80010bc:	40020000 	.word	0x40020000

080010c0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b086      	sub	sp, #24
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	60f8      	str	r0, [r7, #12]
 80010c8:	60b9      	str	r1, [r7, #8]
 80010ca:	607a      	str	r2, [r7, #4]
 80010cc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80010ce:	2300      	movs	r3, #0
 80010d0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80010d8:	2b01      	cmp	r3, #1
 80010da:	d101      	bne.n	80010e0 <HAL_DMA_Start_IT+0x20>
 80010dc:	2302      	movs	r3, #2
 80010de:	e04a      	b.n	8001176 <HAL_DMA_Start_IT+0xb6>
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	2201      	movs	r2, #1
 80010e4:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80010ee:	2b01      	cmp	r3, #1
 80010f0:	d13a      	bne.n	8001168 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	2202      	movs	r2, #2
 80010f6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	2200      	movs	r2, #0
 80010fe:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	68fa      	ldr	r2, [r7, #12]
 8001106:	6812      	ldr	r2, [r2, #0]
 8001108:	6812      	ldr	r2, [r2, #0]
 800110a:	f022 0201 	bic.w	r2, r2, #1
 800110e:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	687a      	ldr	r2, [r7, #4]
 8001114:	68b9      	ldr	r1, [r7, #8]
 8001116:	68f8      	ldr	r0, [r7, #12]
 8001118:	f000 f944 	bl	80013a4 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001120:	2b00      	cmp	r3, #0
 8001122:	d008      	beq.n	8001136 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	68fa      	ldr	r2, [r7, #12]
 800112a:	6812      	ldr	r2, [r2, #0]
 800112c:	6812      	ldr	r2, [r2, #0]
 800112e:	f042 020e 	orr.w	r2, r2, #14
 8001132:	601a      	str	r2, [r3, #0]
 8001134:	e00f      	b.n	8001156 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	68fa      	ldr	r2, [r7, #12]
 800113c:	6812      	ldr	r2, [r2, #0]
 800113e:	6812      	ldr	r2, [r2, #0]
 8001140:	f022 0204 	bic.w	r2, r2, #4
 8001144:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	68fa      	ldr	r2, [r7, #12]
 800114c:	6812      	ldr	r2, [r2, #0]
 800114e:	6812      	ldr	r2, [r2, #0]
 8001150:	f042 020a 	orr.w	r2, r2, #10
 8001154:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	68fa      	ldr	r2, [r7, #12]
 800115c:	6812      	ldr	r2, [r2, #0]
 800115e:	6812      	ldr	r2, [r2, #0]
 8001160:	f042 0201 	orr.w	r2, r2, #1
 8001164:	601a      	str	r2, [r3, #0]
 8001166:	e005      	b.n	8001174 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	2200      	movs	r2, #0
 800116c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001170:	2302      	movs	r3, #2
 8001172:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001174:	7dfb      	ldrb	r3, [r7, #23]
}
 8001176:	4618      	mov	r0, r3
 8001178:	3718      	adds	r7, #24
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}
	...

08001180 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b084      	sub	sp, #16
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800119c:	2204      	movs	r2, #4
 800119e:	409a      	lsls	r2, r3
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	4013      	ands	r3, r2
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d055      	beq.n	8001254 <HAL_DMA_IRQHandler+0xd4>
 80011a8:	68bb      	ldr	r3, [r7, #8]
 80011aa:	f003 0304 	and.w	r3, r3, #4
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d050      	beq.n	8001254 <HAL_DMA_IRQHandler+0xd4>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	f003 0320 	and.w	r3, r3, #32
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d107      	bne.n	80011d0 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	687a      	ldr	r2, [r7, #4]
 80011c6:	6812      	ldr	r2, [r2, #0]
 80011c8:	6812      	ldr	r2, [r2, #0]
 80011ca:	f022 0204 	bic.w	r2, r2, #4
 80011ce:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80011d0:	4a6d      	ldr	r2, [pc, #436]	; (8001388 <HAL_DMA_IRQHandler+0x208>)
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	4619      	mov	r1, r3
 80011d8:	4b6c      	ldr	r3, [pc, #432]	; (800138c <HAL_DMA_IRQHandler+0x20c>)
 80011da:	4299      	cmp	r1, r3
 80011dc:	d02e      	beq.n	800123c <HAL_DMA_IRQHandler+0xbc>
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	4619      	mov	r1, r3
 80011e4:	4b6a      	ldr	r3, [pc, #424]	; (8001390 <HAL_DMA_IRQHandler+0x210>)
 80011e6:	4299      	cmp	r1, r3
 80011e8:	d026      	beq.n	8001238 <HAL_DMA_IRQHandler+0xb8>
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	4619      	mov	r1, r3
 80011f0:	4b68      	ldr	r3, [pc, #416]	; (8001394 <HAL_DMA_IRQHandler+0x214>)
 80011f2:	4299      	cmp	r1, r3
 80011f4:	d01d      	beq.n	8001232 <HAL_DMA_IRQHandler+0xb2>
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	4619      	mov	r1, r3
 80011fc:	4b66      	ldr	r3, [pc, #408]	; (8001398 <HAL_DMA_IRQHandler+0x218>)
 80011fe:	4299      	cmp	r1, r3
 8001200:	d014      	beq.n	800122c <HAL_DMA_IRQHandler+0xac>
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	4619      	mov	r1, r3
 8001208:	4b64      	ldr	r3, [pc, #400]	; (800139c <HAL_DMA_IRQHandler+0x21c>)
 800120a:	4299      	cmp	r1, r3
 800120c:	d00b      	beq.n	8001226 <HAL_DMA_IRQHandler+0xa6>
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	4619      	mov	r1, r3
 8001214:	4b62      	ldr	r3, [pc, #392]	; (80013a0 <HAL_DMA_IRQHandler+0x220>)
 8001216:	4299      	cmp	r1, r3
 8001218:	d102      	bne.n	8001220 <HAL_DMA_IRQHandler+0xa0>
 800121a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800121e:	e00e      	b.n	800123e <HAL_DMA_IRQHandler+0xbe>
 8001220:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001224:	e00b      	b.n	800123e <HAL_DMA_IRQHandler+0xbe>
 8001226:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800122a:	e008      	b.n	800123e <HAL_DMA_IRQHandler+0xbe>
 800122c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001230:	e005      	b.n	800123e <HAL_DMA_IRQHandler+0xbe>
 8001232:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001236:	e002      	b.n	800123e <HAL_DMA_IRQHandler+0xbe>
 8001238:	2340      	movs	r3, #64	; 0x40
 800123a:	e000      	b.n	800123e <HAL_DMA_IRQHandler+0xbe>
 800123c:	2304      	movs	r3, #4
 800123e:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001244:	2b00      	cmp	r3, #0
 8001246:	f000 809a 	beq.w	800137e <HAL_DMA_IRQHandler+0x1fe>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800124e:	6878      	ldr	r0, [r7, #4]
 8001250:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001252:	e094      	b.n	800137e <HAL_DMA_IRQHandler+0x1fe>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001258:	2202      	movs	r2, #2
 800125a:	409a      	lsls	r2, r3
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	4013      	ands	r3, r2
 8001260:	2b00      	cmp	r3, #0
 8001262:	d05c      	beq.n	800131e <HAL_DMA_IRQHandler+0x19e>
 8001264:	68bb      	ldr	r3, [r7, #8]
 8001266:	f003 0302 	and.w	r3, r3, #2
 800126a:	2b00      	cmp	r3, #0
 800126c:	d057      	beq.n	800131e <HAL_DMA_IRQHandler+0x19e>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	f003 0320 	and.w	r3, r3, #32
 8001278:	2b00      	cmp	r3, #0
 800127a:	d10b      	bne.n	8001294 <HAL_DMA_IRQHandler+0x114>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	687a      	ldr	r2, [r7, #4]
 8001282:	6812      	ldr	r2, [r2, #0]
 8001284:	6812      	ldr	r2, [r2, #0]
 8001286:	f022 020a 	bic.w	r2, r2, #10
 800128a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	2201      	movs	r2, #1
 8001290:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001294:	4a3c      	ldr	r2, [pc, #240]	; (8001388 <HAL_DMA_IRQHandler+0x208>)
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	4619      	mov	r1, r3
 800129c:	4b3b      	ldr	r3, [pc, #236]	; (800138c <HAL_DMA_IRQHandler+0x20c>)
 800129e:	4299      	cmp	r1, r3
 80012a0:	d02e      	beq.n	8001300 <HAL_DMA_IRQHandler+0x180>
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	4619      	mov	r1, r3
 80012a8:	4b39      	ldr	r3, [pc, #228]	; (8001390 <HAL_DMA_IRQHandler+0x210>)
 80012aa:	4299      	cmp	r1, r3
 80012ac:	d026      	beq.n	80012fc <HAL_DMA_IRQHandler+0x17c>
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	4619      	mov	r1, r3
 80012b4:	4b37      	ldr	r3, [pc, #220]	; (8001394 <HAL_DMA_IRQHandler+0x214>)
 80012b6:	4299      	cmp	r1, r3
 80012b8:	d01d      	beq.n	80012f6 <HAL_DMA_IRQHandler+0x176>
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	4619      	mov	r1, r3
 80012c0:	4b35      	ldr	r3, [pc, #212]	; (8001398 <HAL_DMA_IRQHandler+0x218>)
 80012c2:	4299      	cmp	r1, r3
 80012c4:	d014      	beq.n	80012f0 <HAL_DMA_IRQHandler+0x170>
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	4619      	mov	r1, r3
 80012cc:	4b33      	ldr	r3, [pc, #204]	; (800139c <HAL_DMA_IRQHandler+0x21c>)
 80012ce:	4299      	cmp	r1, r3
 80012d0:	d00b      	beq.n	80012ea <HAL_DMA_IRQHandler+0x16a>
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	4619      	mov	r1, r3
 80012d8:	4b31      	ldr	r3, [pc, #196]	; (80013a0 <HAL_DMA_IRQHandler+0x220>)
 80012da:	4299      	cmp	r1, r3
 80012dc:	d102      	bne.n	80012e4 <HAL_DMA_IRQHandler+0x164>
 80012de:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80012e2:	e00e      	b.n	8001302 <HAL_DMA_IRQHandler+0x182>
 80012e4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80012e8:	e00b      	b.n	8001302 <HAL_DMA_IRQHandler+0x182>
 80012ea:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80012ee:	e008      	b.n	8001302 <HAL_DMA_IRQHandler+0x182>
 80012f0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80012f4:	e005      	b.n	8001302 <HAL_DMA_IRQHandler+0x182>
 80012f6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80012fa:	e002      	b.n	8001302 <HAL_DMA_IRQHandler+0x182>
 80012fc:	2320      	movs	r3, #32
 80012fe:	e000      	b.n	8001302 <HAL_DMA_IRQHandler+0x182>
 8001300:	2302      	movs	r3, #2
 8001302:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	2200      	movs	r2, #0
 8001308:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001310:	2b00      	cmp	r3, #0
 8001312:	d034      	beq.n	800137e <HAL_DMA_IRQHandler+0x1fe>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001318:	6878      	ldr	r0, [r7, #4]
 800131a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800131c:	e02f      	b.n	800137e <HAL_DMA_IRQHandler+0x1fe>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001322:	2208      	movs	r2, #8
 8001324:	409a      	lsls	r2, r3
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	4013      	ands	r3, r2
 800132a:	2b00      	cmp	r3, #0
 800132c:	d028      	beq.n	8001380 <HAL_DMA_IRQHandler+0x200>
 800132e:	68bb      	ldr	r3, [r7, #8]
 8001330:	f003 0308 	and.w	r3, r3, #8
 8001334:	2b00      	cmp	r3, #0
 8001336:	d023      	beq.n	8001380 <HAL_DMA_IRQHandler+0x200>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	687a      	ldr	r2, [r7, #4]
 800133e:	6812      	ldr	r2, [r2, #0]
 8001340:	6812      	ldr	r2, [r2, #0]
 8001342:	f022 020e 	bic.w	r2, r2, #14
 8001346:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800134c:	687a      	ldr	r2, [r7, #4]
 800134e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001350:	2101      	movs	r1, #1
 8001352:	fa01 f202 	lsl.w	r2, r1, r2
 8001356:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	2201      	movs	r2, #1
 800135c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	2201      	movs	r2, #1
 8001362:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	2200      	movs	r2, #0
 800136a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001372:	2b00      	cmp	r3, #0
 8001374:	d004      	beq.n	8001380 <HAL_DMA_IRQHandler+0x200>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800137a:	6878      	ldr	r0, [r7, #4]
 800137c:	4798      	blx	r3
    }
  }
  return;
 800137e:	bf00      	nop
 8001380:	bf00      	nop
}
 8001382:	3710      	adds	r7, #16
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}
 8001388:	40020000 	.word	0x40020000
 800138c:	40020008 	.word	0x40020008
 8001390:	4002001c 	.word	0x4002001c
 8001394:	40020030 	.word	0x40020030
 8001398:	40020044 	.word	0x40020044
 800139c:	40020058 	.word	0x40020058
 80013a0:	4002006c 	.word	0x4002006c

080013a4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80013a4:	b480      	push	{r7}
 80013a6:	b085      	sub	sp, #20
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	60f8      	str	r0, [r7, #12]
 80013ac:	60b9      	str	r1, [r7, #8]
 80013ae:	607a      	str	r2, [r7, #4]
 80013b0:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013b6:	68fa      	ldr	r2, [r7, #12]
 80013b8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80013ba:	2101      	movs	r1, #1
 80013bc:	fa01 f202 	lsl.w	r2, r1, r2
 80013c0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	683a      	ldr	r2, [r7, #0]
 80013c8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	685b      	ldr	r3, [r3, #4]
 80013ce:	2b10      	cmp	r3, #16
 80013d0:	d108      	bne.n	80013e4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	687a      	ldr	r2, [r7, #4]
 80013d8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	68ba      	ldr	r2, [r7, #8]
 80013e0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80013e2:	e007      	b.n	80013f4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	68ba      	ldr	r2, [r7, #8]
 80013ea:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	687a      	ldr	r2, [r7, #4]
 80013f2:	60da      	str	r2, [r3, #12]
}
 80013f4:	bf00      	nop
 80013f6:	3714      	adds	r7, #20
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bc80      	pop	{r7}
 80013fc:	4770      	bx	lr
	...

08001400 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001400:	b480      	push	{r7}
 8001402:	b08b      	sub	sp, #44	; 0x2c
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
 8001408:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800140a:	2300      	movs	r3, #0
 800140c:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 800140e:	2300      	movs	r3, #0
 8001410:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00U;
 8001412:	2300      	movs	r3, #0
 8001414:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00U;
 8001416:	2300      	movs	r3, #0
 8001418:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 800141a:	2300      	movs	r3, #0
 800141c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 800141e:	2300      	movs	r3, #0
 8001420:	627b      	str	r3, [r7, #36]	; 0x24
 8001422:	e127      	b.n	8001674 <HAL_GPIO_Init+0x274>
  {
    /* Get the IO position */
    ioposition = (0x01U << position);
 8001424:	2201      	movs	r2, #1
 8001426:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001428:	fa02 f303 	lsl.w	r3, r2, r3
 800142c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800142e:	683b      	ldr	r3, [r7, #0]
 8001430:	681a      	ldr	r2, [r3, #0]
 8001432:	69fb      	ldr	r3, [r7, #28]
 8001434:	4013      	ands	r3, r2
 8001436:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001438:	69ba      	ldr	r2, [r7, #24]
 800143a:	69fb      	ldr	r3, [r7, #28]
 800143c:	429a      	cmp	r2, r3
 800143e:	f040 8116 	bne.w	800166e <HAL_GPIO_Init+0x26e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	685b      	ldr	r3, [r3, #4]
 8001446:	2b12      	cmp	r3, #18
 8001448:	d034      	beq.n	80014b4 <HAL_GPIO_Init+0xb4>
 800144a:	2b12      	cmp	r3, #18
 800144c:	d80d      	bhi.n	800146a <HAL_GPIO_Init+0x6a>
 800144e:	2b02      	cmp	r3, #2
 8001450:	d02b      	beq.n	80014aa <HAL_GPIO_Init+0xaa>
 8001452:	2b02      	cmp	r3, #2
 8001454:	d804      	bhi.n	8001460 <HAL_GPIO_Init+0x60>
 8001456:	2b00      	cmp	r3, #0
 8001458:	d031      	beq.n	80014be <HAL_GPIO_Init+0xbe>
 800145a:	2b01      	cmp	r3, #1
 800145c:	d01c      	beq.n	8001498 <HAL_GPIO_Init+0x98>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800145e:	e048      	b.n	80014f2 <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8001460:	2b03      	cmp	r3, #3
 8001462:	d043      	beq.n	80014ec <HAL_GPIO_Init+0xec>
 8001464:	2b11      	cmp	r3, #17
 8001466:	d01b      	beq.n	80014a0 <HAL_GPIO_Init+0xa0>
          break;
 8001468:	e043      	b.n	80014f2 <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 800146a:	4a87      	ldr	r2, [pc, #540]	; (8001688 <HAL_GPIO_Init+0x288>)
 800146c:	4293      	cmp	r3, r2
 800146e:	d026      	beq.n	80014be <HAL_GPIO_Init+0xbe>
 8001470:	4a85      	ldr	r2, [pc, #532]	; (8001688 <HAL_GPIO_Init+0x288>)
 8001472:	4293      	cmp	r3, r2
 8001474:	d806      	bhi.n	8001484 <HAL_GPIO_Init+0x84>
 8001476:	4a85      	ldr	r2, [pc, #532]	; (800168c <HAL_GPIO_Init+0x28c>)
 8001478:	4293      	cmp	r3, r2
 800147a:	d020      	beq.n	80014be <HAL_GPIO_Init+0xbe>
 800147c:	4a84      	ldr	r2, [pc, #528]	; (8001690 <HAL_GPIO_Init+0x290>)
 800147e:	4293      	cmp	r3, r2
 8001480:	d01d      	beq.n	80014be <HAL_GPIO_Init+0xbe>
          break;
 8001482:	e036      	b.n	80014f2 <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8001484:	4a83      	ldr	r2, [pc, #524]	; (8001694 <HAL_GPIO_Init+0x294>)
 8001486:	4293      	cmp	r3, r2
 8001488:	d019      	beq.n	80014be <HAL_GPIO_Init+0xbe>
 800148a:	4a83      	ldr	r2, [pc, #524]	; (8001698 <HAL_GPIO_Init+0x298>)
 800148c:	4293      	cmp	r3, r2
 800148e:	d016      	beq.n	80014be <HAL_GPIO_Init+0xbe>
 8001490:	4a82      	ldr	r2, [pc, #520]	; (800169c <HAL_GPIO_Init+0x29c>)
 8001492:	4293      	cmp	r3, r2
 8001494:	d013      	beq.n	80014be <HAL_GPIO_Init+0xbe>
          break;
 8001496:	e02c      	b.n	80014f2 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	68db      	ldr	r3, [r3, #12]
 800149c:	623b      	str	r3, [r7, #32]
          break;
 800149e:	e028      	b.n	80014f2 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	68db      	ldr	r3, [r3, #12]
 80014a4:	3304      	adds	r3, #4
 80014a6:	623b      	str	r3, [r7, #32]
          break;
 80014a8:	e023      	b.n	80014f2 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80014aa:	683b      	ldr	r3, [r7, #0]
 80014ac:	68db      	ldr	r3, [r3, #12]
 80014ae:	3308      	adds	r3, #8
 80014b0:	623b      	str	r3, [r7, #32]
          break;
 80014b2:	e01e      	b.n	80014f2 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	68db      	ldr	r3, [r3, #12]
 80014b8:	330c      	adds	r3, #12
 80014ba:	623b      	str	r3, [r7, #32]
          break;
 80014bc:	e019      	b.n	80014f2 <HAL_GPIO_Init+0xf2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80014be:	683b      	ldr	r3, [r7, #0]
 80014c0:	689b      	ldr	r3, [r3, #8]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d102      	bne.n	80014cc <HAL_GPIO_Init+0xcc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80014c6:	2304      	movs	r3, #4
 80014c8:	623b      	str	r3, [r7, #32]
          break;
 80014ca:	e012      	b.n	80014f2 <HAL_GPIO_Init+0xf2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	689b      	ldr	r3, [r3, #8]
 80014d0:	2b01      	cmp	r3, #1
 80014d2:	d105      	bne.n	80014e0 <HAL_GPIO_Init+0xe0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80014d4:	2308      	movs	r3, #8
 80014d6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	69fa      	ldr	r2, [r7, #28]
 80014dc:	611a      	str	r2, [r3, #16]
          break;
 80014de:	e008      	b.n	80014f2 <HAL_GPIO_Init+0xf2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80014e0:	2308      	movs	r3, #8
 80014e2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	69fa      	ldr	r2, [r7, #28]
 80014e8:	615a      	str	r2, [r3, #20]
          break;
 80014ea:	e002      	b.n	80014f2 <HAL_GPIO_Init+0xf2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80014ec:	2300      	movs	r3, #0
 80014ee:	623b      	str	r3, [r7, #32]
          break;
 80014f0:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80014f2:	69bb      	ldr	r3, [r7, #24]
 80014f4:	2bff      	cmp	r3, #255	; 0xff
 80014f6:	d801      	bhi.n	80014fc <HAL_GPIO_Init+0xfc>
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	e001      	b.n	8001500 <HAL_GPIO_Init+0x100>
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	3304      	adds	r3, #4
 8001500:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 8001502:	69bb      	ldr	r3, [r7, #24]
 8001504:	2bff      	cmp	r3, #255	; 0xff
 8001506:	d802      	bhi.n	800150e <HAL_GPIO_Init+0x10e>
 8001508:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800150a:	009b      	lsls	r3, r3, #2
 800150c:	e002      	b.n	8001514 <HAL_GPIO_Init+0x114>
 800150e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001510:	3b08      	subs	r3, #8
 8001512:	009b      	lsls	r3, r3, #2
 8001514:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	681a      	ldr	r2, [r3, #0]
 800151a:	210f      	movs	r1, #15
 800151c:	693b      	ldr	r3, [r7, #16]
 800151e:	fa01 f303 	lsl.w	r3, r1, r3
 8001522:	43db      	mvns	r3, r3
 8001524:	401a      	ands	r2, r3
 8001526:	6a39      	ldr	r1, [r7, #32]
 8001528:	693b      	ldr	r3, [r7, #16]
 800152a:	fa01 f303 	lsl.w	r3, r1, r3
 800152e:	431a      	orrs	r2, r3
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	685b      	ldr	r3, [r3, #4]
 8001538:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800153c:	2b00      	cmp	r3, #0
 800153e:	f000 8096 	beq.w	800166e <HAL_GPIO_Init+0x26e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001542:	4a57      	ldr	r2, [pc, #348]	; (80016a0 <HAL_GPIO_Init+0x2a0>)
 8001544:	4b56      	ldr	r3, [pc, #344]	; (80016a0 <HAL_GPIO_Init+0x2a0>)
 8001546:	699b      	ldr	r3, [r3, #24]
 8001548:	f043 0301 	orr.w	r3, r3, #1
 800154c:	6193      	str	r3, [r2, #24]
 800154e:	4b54      	ldr	r3, [pc, #336]	; (80016a0 <HAL_GPIO_Init+0x2a0>)
 8001550:	699b      	ldr	r3, [r3, #24]
 8001552:	f003 0301 	and.w	r3, r3, #1
 8001556:	60bb      	str	r3, [r7, #8]
 8001558:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2U];
 800155a:	4a52      	ldr	r2, [pc, #328]	; (80016a4 <HAL_GPIO_Init+0x2a4>)
 800155c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800155e:	089b      	lsrs	r3, r3, #2
 8001560:	3302      	adds	r3, #2
 8001562:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001566:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8001568:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800156a:	f003 0303 	and.w	r3, r3, #3
 800156e:	009b      	lsls	r3, r3, #2
 8001570:	220f      	movs	r2, #15
 8001572:	fa02 f303 	lsl.w	r3, r2, r3
 8001576:	43db      	mvns	r3, r3
 8001578:	697a      	ldr	r2, [r7, #20]
 800157a:	4013      	ands	r3, r2
 800157c:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	4a49      	ldr	r2, [pc, #292]	; (80016a8 <HAL_GPIO_Init+0x2a8>)
 8001582:	4293      	cmp	r3, r2
 8001584:	d013      	beq.n	80015ae <HAL_GPIO_Init+0x1ae>
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	4a48      	ldr	r2, [pc, #288]	; (80016ac <HAL_GPIO_Init+0x2ac>)
 800158a:	4293      	cmp	r3, r2
 800158c:	d00d      	beq.n	80015aa <HAL_GPIO_Init+0x1aa>
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	4a47      	ldr	r2, [pc, #284]	; (80016b0 <HAL_GPIO_Init+0x2b0>)
 8001592:	4293      	cmp	r3, r2
 8001594:	d007      	beq.n	80015a6 <HAL_GPIO_Init+0x1a6>
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	4a46      	ldr	r2, [pc, #280]	; (80016b4 <HAL_GPIO_Init+0x2b4>)
 800159a:	4293      	cmp	r3, r2
 800159c:	d101      	bne.n	80015a2 <HAL_GPIO_Init+0x1a2>
 800159e:	2303      	movs	r3, #3
 80015a0:	e006      	b.n	80015b0 <HAL_GPIO_Init+0x1b0>
 80015a2:	2304      	movs	r3, #4
 80015a4:	e004      	b.n	80015b0 <HAL_GPIO_Init+0x1b0>
 80015a6:	2302      	movs	r3, #2
 80015a8:	e002      	b.n	80015b0 <HAL_GPIO_Init+0x1b0>
 80015aa:	2301      	movs	r3, #1
 80015ac:	e000      	b.n	80015b0 <HAL_GPIO_Init+0x1b0>
 80015ae:	2300      	movs	r3, #0
 80015b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80015b2:	f002 0203 	and.w	r2, r2, #3
 80015b6:	0092      	lsls	r2, r2, #2
 80015b8:	4093      	lsls	r3, r2
 80015ba:	697a      	ldr	r2, [r7, #20]
 80015bc:	4313      	orrs	r3, r2
 80015be:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2U] = temp;
 80015c0:	4938      	ldr	r1, [pc, #224]	; (80016a4 <HAL_GPIO_Init+0x2a4>)
 80015c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015c4:	089b      	lsrs	r3, r3, #2
 80015c6:	3302      	adds	r3, #2
 80015c8:	697a      	ldr	r2, [r7, #20]
 80015ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	685b      	ldr	r3, [r3, #4]
 80015d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d006      	beq.n	80015e8 <HAL_GPIO_Init+0x1e8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80015da:	4937      	ldr	r1, [pc, #220]	; (80016b8 <HAL_GPIO_Init+0x2b8>)
 80015dc:	4b36      	ldr	r3, [pc, #216]	; (80016b8 <HAL_GPIO_Init+0x2b8>)
 80015de:	681a      	ldr	r2, [r3, #0]
 80015e0:	69bb      	ldr	r3, [r7, #24]
 80015e2:	4313      	orrs	r3, r2
 80015e4:	600b      	str	r3, [r1, #0]
 80015e6:	e006      	b.n	80015f6 <HAL_GPIO_Init+0x1f6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80015e8:	4933      	ldr	r1, [pc, #204]	; (80016b8 <HAL_GPIO_Init+0x2b8>)
 80015ea:	4b33      	ldr	r3, [pc, #204]	; (80016b8 <HAL_GPIO_Init+0x2b8>)
 80015ec:	681a      	ldr	r2, [r3, #0]
 80015ee:	69bb      	ldr	r3, [r7, #24]
 80015f0:	43db      	mvns	r3, r3
 80015f2:	4013      	ands	r3, r2
 80015f4:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	685b      	ldr	r3, [r3, #4]
 80015fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d006      	beq.n	8001610 <HAL_GPIO_Init+0x210>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001602:	492d      	ldr	r1, [pc, #180]	; (80016b8 <HAL_GPIO_Init+0x2b8>)
 8001604:	4b2c      	ldr	r3, [pc, #176]	; (80016b8 <HAL_GPIO_Init+0x2b8>)
 8001606:	685a      	ldr	r2, [r3, #4]
 8001608:	69bb      	ldr	r3, [r7, #24]
 800160a:	4313      	orrs	r3, r2
 800160c:	604b      	str	r3, [r1, #4]
 800160e:	e006      	b.n	800161e <HAL_GPIO_Init+0x21e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001610:	4929      	ldr	r1, [pc, #164]	; (80016b8 <HAL_GPIO_Init+0x2b8>)
 8001612:	4b29      	ldr	r3, [pc, #164]	; (80016b8 <HAL_GPIO_Init+0x2b8>)
 8001614:	685a      	ldr	r2, [r3, #4]
 8001616:	69bb      	ldr	r3, [r7, #24]
 8001618:	43db      	mvns	r3, r3
 800161a:	4013      	ands	r3, r2
 800161c:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	685b      	ldr	r3, [r3, #4]
 8001622:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001626:	2b00      	cmp	r3, #0
 8001628:	d006      	beq.n	8001638 <HAL_GPIO_Init+0x238>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800162a:	4923      	ldr	r1, [pc, #140]	; (80016b8 <HAL_GPIO_Init+0x2b8>)
 800162c:	4b22      	ldr	r3, [pc, #136]	; (80016b8 <HAL_GPIO_Init+0x2b8>)
 800162e:	689a      	ldr	r2, [r3, #8]
 8001630:	69bb      	ldr	r3, [r7, #24]
 8001632:	4313      	orrs	r3, r2
 8001634:	608b      	str	r3, [r1, #8]
 8001636:	e006      	b.n	8001646 <HAL_GPIO_Init+0x246>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001638:	491f      	ldr	r1, [pc, #124]	; (80016b8 <HAL_GPIO_Init+0x2b8>)
 800163a:	4b1f      	ldr	r3, [pc, #124]	; (80016b8 <HAL_GPIO_Init+0x2b8>)
 800163c:	689a      	ldr	r2, [r3, #8]
 800163e:	69bb      	ldr	r3, [r7, #24]
 8001640:	43db      	mvns	r3, r3
 8001642:	4013      	ands	r3, r2
 8001644:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	685b      	ldr	r3, [r3, #4]
 800164a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800164e:	2b00      	cmp	r3, #0
 8001650:	d006      	beq.n	8001660 <HAL_GPIO_Init+0x260>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001652:	4919      	ldr	r1, [pc, #100]	; (80016b8 <HAL_GPIO_Init+0x2b8>)
 8001654:	4b18      	ldr	r3, [pc, #96]	; (80016b8 <HAL_GPIO_Init+0x2b8>)
 8001656:	68da      	ldr	r2, [r3, #12]
 8001658:	69bb      	ldr	r3, [r7, #24]
 800165a:	4313      	orrs	r3, r2
 800165c:	60cb      	str	r3, [r1, #12]
 800165e:	e006      	b.n	800166e <HAL_GPIO_Init+0x26e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001660:	4915      	ldr	r1, [pc, #84]	; (80016b8 <HAL_GPIO_Init+0x2b8>)
 8001662:	4b15      	ldr	r3, [pc, #84]	; (80016b8 <HAL_GPIO_Init+0x2b8>)
 8001664:	68da      	ldr	r2, [r3, #12]
 8001666:	69bb      	ldr	r3, [r7, #24]
 8001668:	43db      	mvns	r3, r3
 800166a:	4013      	ands	r3, r2
 800166c:	60cb      	str	r3, [r1, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 800166e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001670:	3301      	adds	r3, #1
 8001672:	627b      	str	r3, [r7, #36]	; 0x24
 8001674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001676:	2b0f      	cmp	r3, #15
 8001678:	f67f aed4 	bls.w	8001424 <HAL_GPIO_Init+0x24>
        }
      }
    }
  }
}
 800167c:	bf00      	nop
 800167e:	372c      	adds	r7, #44	; 0x2c
 8001680:	46bd      	mov	sp, r7
 8001682:	bc80      	pop	{r7}
 8001684:	4770      	bx	lr
 8001686:	bf00      	nop
 8001688:	10210000 	.word	0x10210000
 800168c:	10110000 	.word	0x10110000
 8001690:	10120000 	.word	0x10120000
 8001694:	10310000 	.word	0x10310000
 8001698:	10320000 	.word	0x10320000
 800169c:	10220000 	.word	0x10220000
 80016a0:	40021000 	.word	0x40021000
 80016a4:	40010000 	.word	0x40010000
 80016a8:	40010800 	.word	0x40010800
 80016ac:	40010c00 	.word	0x40010c00
 80016b0:	40011000 	.word	0x40011000
 80016b4:	40011400 	.word	0x40011400
 80016b8:	40010400 	.word	0x40010400

080016bc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80016bc:	b480      	push	{r7}
 80016be:	b085      	sub	sp, #20
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
 80016c4:	460b      	mov	r3, r1
 80016c6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	689a      	ldr	r2, [r3, #8]
 80016cc:	887b      	ldrh	r3, [r7, #2]
 80016ce:	4013      	ands	r3, r2
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d002      	beq.n	80016da <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80016d4:	2301      	movs	r3, #1
 80016d6:	73fb      	strb	r3, [r7, #15]
 80016d8:	e001      	b.n	80016de <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80016da:	2300      	movs	r3, #0
 80016dc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80016de:	7bfb      	ldrb	r3, [r7, #15]
}
 80016e0:	4618      	mov	r0, r3
 80016e2:	3714      	adds	r7, #20
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bc80      	pop	{r7}
 80016e8:	4770      	bx	lr

080016ea <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016ea:	b480      	push	{r7}
 80016ec:	b083      	sub	sp, #12
 80016ee:	af00      	add	r7, sp, #0
 80016f0:	6078      	str	r0, [r7, #4]
 80016f2:	460b      	mov	r3, r1
 80016f4:	807b      	strh	r3, [r7, #2]
 80016f6:	4613      	mov	r3, r2
 80016f8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80016fa:	787b      	ldrb	r3, [r7, #1]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d003      	beq.n	8001708 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001700:	887a      	ldrh	r2, [r7, #2]
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001706:	e003      	b.n	8001710 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001708:	887b      	ldrh	r3, [r7, #2]
 800170a:	041a      	lsls	r2, r3, #16
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	611a      	str	r2, [r3, #16]
}
 8001710:	bf00      	nop
 8001712:	370c      	adds	r7, #12
 8001714:	46bd      	mov	sp, r7
 8001716:	bc80      	pop	{r7}
 8001718:	4770      	bx	lr
	...

0800171c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b086      	sub	sp, #24
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 8001724:	2300      	movs	r3, #0
 8001726:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f003 0301 	and.w	r3, r3, #1
 8001730:	2b00      	cmp	r3, #0
 8001732:	f000 8087 	beq.w	8001844 <HAL_RCC_OscConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001736:	4b92      	ldr	r3, [pc, #584]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 8001738:	685b      	ldr	r3, [r3, #4]
 800173a:	f003 030c 	and.w	r3, r3, #12
 800173e:	2b04      	cmp	r3, #4
 8001740:	d00c      	beq.n	800175c <HAL_RCC_OscConfig+0x40>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001742:	4b8f      	ldr	r3, [pc, #572]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	f003 030c 	and.w	r3, r3, #12
 800174a:	2b08      	cmp	r3, #8
 800174c:	d112      	bne.n	8001774 <HAL_RCC_OscConfig+0x58>
 800174e:	4b8c      	ldr	r3, [pc, #560]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 8001750:	685b      	ldr	r3, [r3, #4]
 8001752:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001756:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800175a:	d10b      	bne.n	8001774 <HAL_RCC_OscConfig+0x58>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800175c:	4b88      	ldr	r3, [pc, #544]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001764:	2b00      	cmp	r3, #0
 8001766:	d06c      	beq.n	8001842 <HAL_RCC_OscConfig+0x126>
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	685b      	ldr	r3, [r3, #4]
 800176c:	2b00      	cmp	r3, #0
 800176e:	d168      	bne.n	8001842 <HAL_RCC_OscConfig+0x126>
      {
        return HAL_ERROR;
 8001770:	2301      	movs	r3, #1
 8001772:	e22d      	b.n	8001bd0 <HAL_RCC_OscConfig+0x4b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800177c:	d106      	bne.n	800178c <HAL_RCC_OscConfig+0x70>
 800177e:	4a80      	ldr	r2, [pc, #512]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 8001780:	4b7f      	ldr	r3, [pc, #508]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001788:	6013      	str	r3, [r2, #0]
 800178a:	e02e      	b.n	80017ea <HAL_RCC_OscConfig+0xce>
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	2b00      	cmp	r3, #0
 8001792:	d10c      	bne.n	80017ae <HAL_RCC_OscConfig+0x92>
 8001794:	4a7a      	ldr	r2, [pc, #488]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 8001796:	4b7a      	ldr	r3, [pc, #488]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800179e:	6013      	str	r3, [r2, #0]
 80017a0:	4a77      	ldr	r2, [pc, #476]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 80017a2:	4b77      	ldr	r3, [pc, #476]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80017aa:	6013      	str	r3, [r2, #0]
 80017ac:	e01d      	b.n	80017ea <HAL_RCC_OscConfig+0xce>
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	685b      	ldr	r3, [r3, #4]
 80017b2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80017b6:	d10c      	bne.n	80017d2 <HAL_RCC_OscConfig+0xb6>
 80017b8:	4a71      	ldr	r2, [pc, #452]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 80017ba:	4b71      	ldr	r3, [pc, #452]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80017c2:	6013      	str	r3, [r2, #0]
 80017c4:	4a6e      	ldr	r2, [pc, #440]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 80017c6:	4b6e      	ldr	r3, [pc, #440]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017ce:	6013      	str	r3, [r2, #0]
 80017d0:	e00b      	b.n	80017ea <HAL_RCC_OscConfig+0xce>
 80017d2:	4a6b      	ldr	r2, [pc, #428]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 80017d4:	4b6a      	ldr	r3, [pc, #424]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80017dc:	6013      	str	r3, [r2, #0]
 80017de:	4a68      	ldr	r2, [pc, #416]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 80017e0:	4b67      	ldr	r3, [pc, #412]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80017e8:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	685b      	ldr	r3, [r3, #4]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d013      	beq.n	800181a <HAL_RCC_OscConfig+0xfe>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017f2:	f7fe fcd5 	bl	80001a0 <HAL_GetTick>
 80017f6:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017f8:	e008      	b.n	800180c <HAL_RCC_OscConfig+0xf0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80017fa:	f7fe fcd1 	bl	80001a0 <HAL_GetTick>
 80017fe:	4602      	mov	r2, r0
 8001800:	693b      	ldr	r3, [r7, #16]
 8001802:	1ad3      	subs	r3, r2, r3
 8001804:	2b64      	cmp	r3, #100	; 0x64
 8001806:	d901      	bls.n	800180c <HAL_RCC_OscConfig+0xf0>
          {
            return HAL_TIMEOUT;
 8001808:	2303      	movs	r3, #3
 800180a:	e1e1      	b.n	8001bd0 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800180c:	4b5c      	ldr	r3, [pc, #368]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001814:	2b00      	cmp	r3, #0
 8001816:	d0f0      	beq.n	80017fa <HAL_RCC_OscConfig+0xde>
 8001818:	e014      	b.n	8001844 <HAL_RCC_OscConfig+0x128>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800181a:	f7fe fcc1 	bl	80001a0 <HAL_GetTick>
 800181e:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001820:	e008      	b.n	8001834 <HAL_RCC_OscConfig+0x118>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001822:	f7fe fcbd 	bl	80001a0 <HAL_GetTick>
 8001826:	4602      	mov	r2, r0
 8001828:	693b      	ldr	r3, [r7, #16]
 800182a:	1ad3      	subs	r3, r2, r3
 800182c:	2b64      	cmp	r3, #100	; 0x64
 800182e:	d901      	bls.n	8001834 <HAL_RCC_OscConfig+0x118>
          {
            return HAL_TIMEOUT;
 8001830:	2303      	movs	r3, #3
 8001832:	e1cd      	b.n	8001bd0 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001834:	4b52      	ldr	r3, [pc, #328]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800183c:	2b00      	cmp	r3, #0
 800183e:	d1f0      	bne.n	8001822 <HAL_RCC_OscConfig+0x106>
 8001840:	e000      	b.n	8001844 <HAL_RCC_OscConfig+0x128>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001842:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	f003 0302 	and.w	r3, r3, #2
 800184c:	2b00      	cmp	r3, #0
 800184e:	d063      	beq.n	8001918 <HAL_RCC_OscConfig+0x1fc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001850:	4b4b      	ldr	r3, [pc, #300]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 8001852:	685b      	ldr	r3, [r3, #4]
 8001854:	f003 030c 	and.w	r3, r3, #12
 8001858:	2b00      	cmp	r3, #0
 800185a:	d00b      	beq.n	8001874 <HAL_RCC_OscConfig+0x158>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800185c:	4b48      	ldr	r3, [pc, #288]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 800185e:	685b      	ldr	r3, [r3, #4]
 8001860:	f003 030c 	and.w	r3, r3, #12
 8001864:	2b08      	cmp	r3, #8
 8001866:	d11c      	bne.n	80018a2 <HAL_RCC_OscConfig+0x186>
 8001868:	4b45      	ldr	r3, [pc, #276]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 800186a:	685b      	ldr	r3, [r3, #4]
 800186c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001870:	2b00      	cmp	r3, #0
 8001872:	d116      	bne.n	80018a2 <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001874:	4b42      	ldr	r3, [pc, #264]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f003 0302 	and.w	r3, r3, #2
 800187c:	2b00      	cmp	r3, #0
 800187e:	d005      	beq.n	800188c <HAL_RCC_OscConfig+0x170>
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	691b      	ldr	r3, [r3, #16]
 8001884:	2b01      	cmp	r3, #1
 8001886:	d001      	beq.n	800188c <HAL_RCC_OscConfig+0x170>
      {
        return HAL_ERROR;
 8001888:	2301      	movs	r3, #1
 800188a:	e1a1      	b.n	8001bd0 <HAL_RCC_OscConfig+0x4b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800188c:	493c      	ldr	r1, [pc, #240]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 800188e:	4b3c      	ldr	r3, [pc, #240]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	695b      	ldr	r3, [r3, #20]
 800189a:	00db      	lsls	r3, r3, #3
 800189c:	4313      	orrs	r3, r2
 800189e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018a0:	e03a      	b.n	8001918 <HAL_RCC_OscConfig+0x1fc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	691b      	ldr	r3, [r3, #16]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d020      	beq.n	80018ec <HAL_RCC_OscConfig+0x1d0>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80018aa:	4b36      	ldr	r3, [pc, #216]	; (8001984 <HAL_RCC_OscConfig+0x268>)
 80018ac:	2201      	movs	r2, #1
 80018ae:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018b0:	f7fe fc76 	bl	80001a0 <HAL_GetTick>
 80018b4:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018b6:	e008      	b.n	80018ca <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80018b8:	f7fe fc72 	bl	80001a0 <HAL_GetTick>
 80018bc:	4602      	mov	r2, r0
 80018be:	693b      	ldr	r3, [r7, #16]
 80018c0:	1ad3      	subs	r3, r2, r3
 80018c2:	2b02      	cmp	r3, #2
 80018c4:	d901      	bls.n	80018ca <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 80018c6:	2303      	movs	r3, #3
 80018c8:	e182      	b.n	8001bd0 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018ca:	4b2d      	ldr	r3, [pc, #180]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	f003 0302 	and.w	r3, r3, #2
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d0f0      	beq.n	80018b8 <HAL_RCC_OscConfig+0x19c>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018d6:	492a      	ldr	r1, [pc, #168]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 80018d8:	4b29      	ldr	r3, [pc, #164]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	695b      	ldr	r3, [r3, #20]
 80018e4:	00db      	lsls	r3, r3, #3
 80018e6:	4313      	orrs	r3, r2
 80018e8:	600b      	str	r3, [r1, #0]
 80018ea:	e015      	b.n	8001918 <HAL_RCC_OscConfig+0x1fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80018ec:	4b25      	ldr	r3, [pc, #148]	; (8001984 <HAL_RCC_OscConfig+0x268>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018f2:	f7fe fc55 	bl	80001a0 <HAL_GetTick>
 80018f6:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018f8:	e008      	b.n	800190c <HAL_RCC_OscConfig+0x1f0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80018fa:	f7fe fc51 	bl	80001a0 <HAL_GetTick>
 80018fe:	4602      	mov	r2, r0
 8001900:	693b      	ldr	r3, [r7, #16]
 8001902:	1ad3      	subs	r3, r2, r3
 8001904:	2b02      	cmp	r3, #2
 8001906:	d901      	bls.n	800190c <HAL_RCC_OscConfig+0x1f0>
          {
            return HAL_TIMEOUT;
 8001908:	2303      	movs	r3, #3
 800190a:	e161      	b.n	8001bd0 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800190c:	4b1c      	ldr	r3, [pc, #112]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f003 0302 	and.w	r3, r3, #2
 8001914:	2b00      	cmp	r3, #0
 8001916:	d1f0      	bne.n	80018fa <HAL_RCC_OscConfig+0x1de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	f003 0308 	and.w	r3, r3, #8
 8001920:	2b00      	cmp	r3, #0
 8001922:	d039      	beq.n	8001998 <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	699b      	ldr	r3, [r3, #24]
 8001928:	2b00      	cmp	r3, #0
 800192a:	d019      	beq.n	8001960 <HAL_RCC_OscConfig+0x244>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800192c:	4b16      	ldr	r3, [pc, #88]	; (8001988 <HAL_RCC_OscConfig+0x26c>)
 800192e:	2201      	movs	r2, #1
 8001930:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001932:	f7fe fc35 	bl	80001a0 <HAL_GetTick>
 8001936:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001938:	e008      	b.n	800194c <HAL_RCC_OscConfig+0x230>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800193a:	f7fe fc31 	bl	80001a0 <HAL_GetTick>
 800193e:	4602      	mov	r2, r0
 8001940:	693b      	ldr	r3, [r7, #16]
 8001942:	1ad3      	subs	r3, r2, r3
 8001944:	2b02      	cmp	r3, #2
 8001946:	d901      	bls.n	800194c <HAL_RCC_OscConfig+0x230>
        {
          return HAL_TIMEOUT;
 8001948:	2303      	movs	r3, #3
 800194a:	e141      	b.n	8001bd0 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800194c:	4b0c      	ldr	r3, [pc, #48]	; (8001980 <HAL_RCC_OscConfig+0x264>)
 800194e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001950:	f003 0302 	and.w	r3, r3, #2
 8001954:	2b00      	cmp	r3, #0
 8001956:	d0f0      	beq.n	800193a <HAL_RCC_OscConfig+0x21e>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      RCC_Delay(1);
 8001958:	2001      	movs	r0, #1
 800195a:	f000 fafb 	bl	8001f54 <RCC_Delay>
 800195e:	e01b      	b.n	8001998 <HAL_RCC_OscConfig+0x27c>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001960:	4b09      	ldr	r3, [pc, #36]	; (8001988 <HAL_RCC_OscConfig+0x26c>)
 8001962:	2200      	movs	r2, #0
 8001964:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001966:	f7fe fc1b 	bl	80001a0 <HAL_GetTick>
 800196a:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800196c:	e00e      	b.n	800198c <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800196e:	f7fe fc17 	bl	80001a0 <HAL_GetTick>
 8001972:	4602      	mov	r2, r0
 8001974:	693b      	ldr	r3, [r7, #16]
 8001976:	1ad3      	subs	r3, r2, r3
 8001978:	2b02      	cmp	r3, #2
 800197a:	d907      	bls.n	800198c <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 800197c:	2303      	movs	r3, #3
 800197e:	e127      	b.n	8001bd0 <HAL_RCC_OscConfig+0x4b4>
 8001980:	40021000 	.word	0x40021000
 8001984:	42420000 	.word	0x42420000
 8001988:	42420480 	.word	0x42420480
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800198c:	4b92      	ldr	r3, [pc, #584]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 800198e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001990:	f003 0302 	and.w	r3, r3, #2
 8001994:	2b00      	cmp	r3, #0
 8001996:	d1ea      	bne.n	800196e <HAL_RCC_OscConfig+0x252>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f003 0304 	and.w	r3, r3, #4
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	f000 80a6 	beq.w	8001af2 <HAL_RCC_OscConfig+0x3d6>
  {
    FlagStatus       pwrclkchanged = RESET;
 80019a6:	2300      	movs	r3, #0
 80019a8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019aa:	4b8b      	ldr	r3, [pc, #556]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 80019ac:	69db      	ldr	r3, [r3, #28]
 80019ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d10d      	bne.n	80019d2 <HAL_RCC_OscConfig+0x2b6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019b6:	4a88      	ldr	r2, [pc, #544]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 80019b8:	4b87      	ldr	r3, [pc, #540]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 80019ba:	69db      	ldr	r3, [r3, #28]
 80019bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019c0:	61d3      	str	r3, [r2, #28]
 80019c2:	4b85      	ldr	r3, [pc, #532]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 80019c4:	69db      	ldr	r3, [r3, #28]
 80019c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019ca:	60fb      	str	r3, [r7, #12]
 80019cc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80019ce:	2301      	movs	r3, #1
 80019d0:	75fb      	strb	r3, [r7, #23]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019d2:	4b82      	ldr	r3, [pc, #520]	; (8001bdc <HAL_RCC_OscConfig+0x4c0>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d118      	bne.n	8001a10 <HAL_RCC_OscConfig+0x2f4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80019de:	4a7f      	ldr	r2, [pc, #508]	; (8001bdc <HAL_RCC_OscConfig+0x4c0>)
 80019e0:	4b7e      	ldr	r3, [pc, #504]	; (8001bdc <HAL_RCC_OscConfig+0x4c0>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019e8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80019ea:	f7fe fbd9 	bl	80001a0 <HAL_GetTick>
 80019ee:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019f0:	e008      	b.n	8001a04 <HAL_RCC_OscConfig+0x2e8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019f2:	f7fe fbd5 	bl	80001a0 <HAL_GetTick>
 80019f6:	4602      	mov	r2, r0
 80019f8:	693b      	ldr	r3, [r7, #16]
 80019fa:	1ad3      	subs	r3, r2, r3
 80019fc:	2b64      	cmp	r3, #100	; 0x64
 80019fe:	d901      	bls.n	8001a04 <HAL_RCC_OscConfig+0x2e8>
        {
          return HAL_TIMEOUT;
 8001a00:	2303      	movs	r3, #3
 8001a02:	e0e5      	b.n	8001bd0 <HAL_RCC_OscConfig+0x4b4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a04:	4b75      	ldr	r3, [pc, #468]	; (8001bdc <HAL_RCC_OscConfig+0x4c0>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d0f0      	beq.n	80019f2 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	68db      	ldr	r3, [r3, #12]
 8001a14:	2b01      	cmp	r3, #1
 8001a16:	d106      	bne.n	8001a26 <HAL_RCC_OscConfig+0x30a>
 8001a18:	4a6f      	ldr	r2, [pc, #444]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 8001a1a:	4b6f      	ldr	r3, [pc, #444]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 8001a1c:	6a1b      	ldr	r3, [r3, #32]
 8001a1e:	f043 0301 	orr.w	r3, r3, #1
 8001a22:	6213      	str	r3, [r2, #32]
 8001a24:	e02d      	b.n	8001a82 <HAL_RCC_OscConfig+0x366>
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	68db      	ldr	r3, [r3, #12]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d10c      	bne.n	8001a48 <HAL_RCC_OscConfig+0x32c>
 8001a2e:	4a6a      	ldr	r2, [pc, #424]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 8001a30:	4b69      	ldr	r3, [pc, #420]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 8001a32:	6a1b      	ldr	r3, [r3, #32]
 8001a34:	f023 0301 	bic.w	r3, r3, #1
 8001a38:	6213      	str	r3, [r2, #32]
 8001a3a:	4a67      	ldr	r2, [pc, #412]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 8001a3c:	4b66      	ldr	r3, [pc, #408]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 8001a3e:	6a1b      	ldr	r3, [r3, #32]
 8001a40:	f023 0304 	bic.w	r3, r3, #4
 8001a44:	6213      	str	r3, [r2, #32]
 8001a46:	e01c      	b.n	8001a82 <HAL_RCC_OscConfig+0x366>
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	68db      	ldr	r3, [r3, #12]
 8001a4c:	2b05      	cmp	r3, #5
 8001a4e:	d10c      	bne.n	8001a6a <HAL_RCC_OscConfig+0x34e>
 8001a50:	4a61      	ldr	r2, [pc, #388]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 8001a52:	4b61      	ldr	r3, [pc, #388]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 8001a54:	6a1b      	ldr	r3, [r3, #32]
 8001a56:	f043 0304 	orr.w	r3, r3, #4
 8001a5a:	6213      	str	r3, [r2, #32]
 8001a5c:	4a5e      	ldr	r2, [pc, #376]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 8001a5e:	4b5e      	ldr	r3, [pc, #376]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 8001a60:	6a1b      	ldr	r3, [r3, #32]
 8001a62:	f043 0301 	orr.w	r3, r3, #1
 8001a66:	6213      	str	r3, [r2, #32]
 8001a68:	e00b      	b.n	8001a82 <HAL_RCC_OscConfig+0x366>
 8001a6a:	4a5b      	ldr	r2, [pc, #364]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 8001a6c:	4b5a      	ldr	r3, [pc, #360]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 8001a6e:	6a1b      	ldr	r3, [r3, #32]
 8001a70:	f023 0301 	bic.w	r3, r3, #1
 8001a74:	6213      	str	r3, [r2, #32]
 8001a76:	4a58      	ldr	r2, [pc, #352]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 8001a78:	4b57      	ldr	r3, [pc, #348]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 8001a7a:	6a1b      	ldr	r3, [r3, #32]
 8001a7c:	f023 0304 	bic.w	r3, r3, #4
 8001a80:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	68db      	ldr	r3, [r3, #12]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d015      	beq.n	8001ab6 <HAL_RCC_OscConfig+0x39a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a8a:	f7fe fb89 	bl	80001a0 <HAL_GetTick>
 8001a8e:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a90:	e00a      	b.n	8001aa8 <HAL_RCC_OscConfig+0x38c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a92:	f7fe fb85 	bl	80001a0 <HAL_GetTick>
 8001a96:	4602      	mov	r2, r0
 8001a98:	693b      	ldr	r3, [r7, #16]
 8001a9a:	1ad3      	subs	r3, r2, r3
 8001a9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	d901      	bls.n	8001aa8 <HAL_RCC_OscConfig+0x38c>
        {
          return HAL_TIMEOUT;
 8001aa4:	2303      	movs	r3, #3
 8001aa6:	e093      	b.n	8001bd0 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001aa8:	4b4b      	ldr	r3, [pc, #300]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 8001aaa:	6a1b      	ldr	r3, [r3, #32]
 8001aac:	f003 0302 	and.w	r3, r3, #2
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d0ee      	beq.n	8001a92 <HAL_RCC_OscConfig+0x376>
 8001ab4:	e014      	b.n	8001ae0 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ab6:	f7fe fb73 	bl	80001a0 <HAL_GetTick>
 8001aba:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001abc:	e00a      	b.n	8001ad4 <HAL_RCC_OscConfig+0x3b8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001abe:	f7fe fb6f 	bl	80001a0 <HAL_GetTick>
 8001ac2:	4602      	mov	r2, r0
 8001ac4:	693b      	ldr	r3, [r7, #16]
 8001ac6:	1ad3      	subs	r3, r2, r3
 8001ac8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001acc:	4293      	cmp	r3, r2
 8001ace:	d901      	bls.n	8001ad4 <HAL_RCC_OscConfig+0x3b8>
        {
          return HAL_TIMEOUT;
 8001ad0:	2303      	movs	r3, #3
 8001ad2:	e07d      	b.n	8001bd0 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ad4:	4b40      	ldr	r3, [pc, #256]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 8001ad6:	6a1b      	ldr	r3, [r3, #32]
 8001ad8:	f003 0302 	and.w	r3, r3, #2
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d1ee      	bne.n	8001abe <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001ae0:	7dfb      	ldrb	r3, [r7, #23]
 8001ae2:	2b01      	cmp	r3, #1
 8001ae4:	d105      	bne.n	8001af2 <HAL_RCC_OscConfig+0x3d6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ae6:	4a3c      	ldr	r2, [pc, #240]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 8001ae8:	4b3b      	ldr	r3, [pc, #236]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 8001aea:	69db      	ldr	r3, [r3, #28]
 8001aec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001af0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	69db      	ldr	r3, [r3, #28]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d069      	beq.n	8001bce <HAL_RCC_OscConfig+0x4b2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001afa:	4b37      	ldr	r3, [pc, #220]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 8001afc:	685b      	ldr	r3, [r3, #4]
 8001afe:	f003 030c 	and.w	r3, r3, #12
 8001b02:	2b08      	cmp	r3, #8
 8001b04:	d061      	beq.n	8001bca <HAL_RCC_OscConfig+0x4ae>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	69db      	ldr	r3, [r3, #28]
 8001b0a:	2b02      	cmp	r3, #2
 8001b0c:	d146      	bne.n	8001b9c <HAL_RCC_OscConfig+0x480>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b0e:	4b34      	ldr	r3, [pc, #208]	; (8001be0 <HAL_RCC_OscConfig+0x4c4>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b14:	f7fe fb44 	bl	80001a0 <HAL_GetTick>
 8001b18:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b1a:	e008      	b.n	8001b2e <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b1c:	f7fe fb40 	bl	80001a0 <HAL_GetTick>
 8001b20:	4602      	mov	r2, r0
 8001b22:	693b      	ldr	r3, [r7, #16]
 8001b24:	1ad3      	subs	r3, r2, r3
 8001b26:	2b02      	cmp	r3, #2
 8001b28:	d901      	bls.n	8001b2e <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 8001b2a:	2303      	movs	r3, #3
 8001b2c:	e050      	b.n	8001bd0 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b2e:	4b2a      	ldr	r3, [pc, #168]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d1f0      	bne.n	8001b1c <HAL_RCC_OscConfig+0x400>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6a1b      	ldr	r3, [r3, #32]
 8001b3e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b42:	d108      	bne.n	8001b56 <HAL_RCC_OscConfig+0x43a>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001b44:	4924      	ldr	r1, [pc, #144]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 8001b46:	4b24      	ldr	r3, [pc, #144]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 8001b48:	685b      	ldr	r3, [r3, #4]
 8001b4a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	689b      	ldr	r3, [r3, #8]
 8001b52:	4313      	orrs	r3, r2
 8001b54:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b56:	4820      	ldr	r0, [pc, #128]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 8001b58:	4b1f      	ldr	r3, [pc, #124]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	6a19      	ldr	r1, [r3, #32]
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b68:	430b      	orrs	r3, r1
 8001b6a:	4313      	orrs	r3, r2
 8001b6c:	6043      	str	r3, [r0, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b6e:	4b1c      	ldr	r3, [pc, #112]	; (8001be0 <HAL_RCC_OscConfig+0x4c4>)
 8001b70:	2201      	movs	r2, #1
 8001b72:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b74:	f7fe fb14 	bl	80001a0 <HAL_GetTick>
 8001b78:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b7a:	e008      	b.n	8001b8e <HAL_RCC_OscConfig+0x472>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b7c:	f7fe fb10 	bl	80001a0 <HAL_GetTick>
 8001b80:	4602      	mov	r2, r0
 8001b82:	693b      	ldr	r3, [r7, #16]
 8001b84:	1ad3      	subs	r3, r2, r3
 8001b86:	2b02      	cmp	r3, #2
 8001b88:	d901      	bls.n	8001b8e <HAL_RCC_OscConfig+0x472>
          {
            return HAL_TIMEOUT;
 8001b8a:	2303      	movs	r3, #3
 8001b8c:	e020      	b.n	8001bd0 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b8e:	4b12      	ldr	r3, [pc, #72]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d0f0      	beq.n	8001b7c <HAL_RCC_OscConfig+0x460>
 8001b9a:	e018      	b.n	8001bce <HAL_RCC_OscConfig+0x4b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b9c:	4b10      	ldr	r3, [pc, #64]	; (8001be0 <HAL_RCC_OscConfig+0x4c4>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ba2:	f7fe fafd 	bl	80001a0 <HAL_GetTick>
 8001ba6:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ba8:	e008      	b.n	8001bbc <HAL_RCC_OscConfig+0x4a0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001baa:	f7fe faf9 	bl	80001a0 <HAL_GetTick>
 8001bae:	4602      	mov	r2, r0
 8001bb0:	693b      	ldr	r3, [r7, #16]
 8001bb2:	1ad3      	subs	r3, r2, r3
 8001bb4:	2b02      	cmp	r3, #2
 8001bb6:	d901      	bls.n	8001bbc <HAL_RCC_OscConfig+0x4a0>
          {
            return HAL_TIMEOUT;
 8001bb8:	2303      	movs	r3, #3
 8001bba:	e009      	b.n	8001bd0 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bbc:	4b06      	ldr	r3, [pc, #24]	; (8001bd8 <HAL_RCC_OscConfig+0x4bc>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d1f0      	bne.n	8001baa <HAL_RCC_OscConfig+0x48e>
 8001bc8:	e001      	b.n	8001bce <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001bca:	2301      	movs	r3, #1
 8001bcc:	e000      	b.n	8001bd0 <HAL_RCC_OscConfig+0x4b4>
    }
  }
  
  return HAL_OK;
 8001bce:	2300      	movs	r3, #0
}
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	3718      	adds	r7, #24
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bd80      	pop	{r7, pc}
 8001bd8:	40021000 	.word	0x40021000
 8001bdc:	40007000 	.word	0x40007000
 8001be0:	42420060 	.word	0x42420060

08001be4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b084      	sub	sp, #16
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
 8001bec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	60fb      	str	r3, [r7, #12]
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001bf2:	4b72      	ldr	r3, [pc, #456]	; (8001dbc <HAL_RCC_ClockConfig+0x1d8>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f003 0207 	and.w	r2, r3, #7
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	429a      	cmp	r2, r3
 8001bfe:	d210      	bcs.n	8001c22 <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c00:	496e      	ldr	r1, [pc, #440]	; (8001dbc <HAL_RCC_ClockConfig+0x1d8>)
 8001c02:	4b6e      	ldr	r3, [pc, #440]	; (8001dbc <HAL_RCC_ClockConfig+0x1d8>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f023 0207 	bic.w	r2, r3, #7
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	4313      	orrs	r3, r2
 8001c0e:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001c10:	4b6a      	ldr	r3, [pc, #424]	; (8001dbc <HAL_RCC_ClockConfig+0x1d8>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f003 0207 	and.w	r2, r3, #7
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	429a      	cmp	r2, r3
 8001c1c:	d001      	beq.n	8001c22 <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	e0c8      	b.n	8001db4 <HAL_RCC_ClockConfig+0x1d0>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f003 0302 	and.w	r3, r3, #2
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d008      	beq.n	8001c40 <HAL_RCC_ClockConfig+0x5c>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c2e:	4964      	ldr	r1, [pc, #400]	; (8001dc0 <HAL_RCC_ClockConfig+0x1dc>)
 8001c30:	4b63      	ldr	r3, [pc, #396]	; (8001dc0 <HAL_RCC_ClockConfig+0x1dc>)
 8001c32:	685b      	ldr	r3, [r3, #4]
 8001c34:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	689b      	ldr	r3, [r3, #8]
 8001c3c:	4313      	orrs	r3, r2
 8001c3e:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f003 0301 	and.w	r3, r3, #1
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d06a      	beq.n	8001d22 <HAL_RCC_ClockConfig+0x13e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	2b01      	cmp	r3, #1
 8001c52:	d107      	bne.n	8001c64 <HAL_RCC_ClockConfig+0x80>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c54:	4b5a      	ldr	r3, [pc, #360]	; (8001dc0 <HAL_RCC_ClockConfig+0x1dc>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d115      	bne.n	8001c8c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8001c60:	2301      	movs	r3, #1
 8001c62:	e0a7      	b.n	8001db4 <HAL_RCC_ClockConfig+0x1d0>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	2b02      	cmp	r3, #2
 8001c6a:	d107      	bne.n	8001c7c <HAL_RCC_ClockConfig+0x98>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c6c:	4b54      	ldr	r3, [pc, #336]	; (8001dc0 <HAL_RCC_ClockConfig+0x1dc>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d109      	bne.n	8001c8c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8001c78:	2301      	movs	r3, #1
 8001c7a:	e09b      	b.n	8001db4 <HAL_RCC_ClockConfig+0x1d0>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c7c:	4b50      	ldr	r3, [pc, #320]	; (8001dc0 <HAL_RCC_ClockConfig+0x1dc>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	f003 0302 	and.w	r3, r3, #2
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d101      	bne.n	8001c8c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8001c88:	2301      	movs	r3, #1
 8001c8a:	e093      	b.n	8001db4 <HAL_RCC_ClockConfig+0x1d0>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c8c:	494c      	ldr	r1, [pc, #304]	; (8001dc0 <HAL_RCC_ClockConfig+0x1dc>)
 8001c8e:	4b4c      	ldr	r3, [pc, #304]	; (8001dc0 <HAL_RCC_ClockConfig+0x1dc>)
 8001c90:	685b      	ldr	r3, [r3, #4]
 8001c92:	f023 0203 	bic.w	r2, r3, #3
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c9e:	f7fe fa7f 	bl	80001a0 <HAL_GetTick>
 8001ca2:	60f8      	str	r0, [r7, #12]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	685b      	ldr	r3, [r3, #4]
 8001ca8:	2b01      	cmp	r3, #1
 8001caa:	d112      	bne.n	8001cd2 <HAL_RCC_ClockConfig+0xee>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001cac:	e00a      	b.n	8001cc4 <HAL_RCC_ClockConfig+0xe0>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cae:	f7fe fa77 	bl	80001a0 <HAL_GetTick>
 8001cb2:	4602      	mov	r2, r0
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	1ad3      	subs	r3, r2, r3
 8001cb8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cbc:	4293      	cmp	r3, r2
 8001cbe:	d901      	bls.n	8001cc4 <HAL_RCC_ClockConfig+0xe0>
        {
          return HAL_TIMEOUT;
 8001cc0:	2303      	movs	r3, #3
 8001cc2:	e077      	b.n	8001db4 <HAL_RCC_ClockConfig+0x1d0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001cc4:	4b3e      	ldr	r3, [pc, #248]	; (8001dc0 <HAL_RCC_ClockConfig+0x1dc>)
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	f003 030c 	and.w	r3, r3, #12
 8001ccc:	2b04      	cmp	r3, #4
 8001cce:	d1ee      	bne.n	8001cae <HAL_RCC_ClockConfig+0xca>
 8001cd0:	e027      	b.n	8001d22 <HAL_RCC_ClockConfig+0x13e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	685b      	ldr	r3, [r3, #4]
 8001cd6:	2b02      	cmp	r3, #2
 8001cd8:	d11d      	bne.n	8001d16 <HAL_RCC_ClockConfig+0x132>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001cda:	e00a      	b.n	8001cf2 <HAL_RCC_ClockConfig+0x10e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cdc:	f7fe fa60 	bl	80001a0 <HAL_GetTick>
 8001ce0:	4602      	mov	r2, r0
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	1ad3      	subs	r3, r2, r3
 8001ce6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d901      	bls.n	8001cf2 <HAL_RCC_ClockConfig+0x10e>
        {
          return HAL_TIMEOUT;
 8001cee:	2303      	movs	r3, #3
 8001cf0:	e060      	b.n	8001db4 <HAL_RCC_ClockConfig+0x1d0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001cf2:	4b33      	ldr	r3, [pc, #204]	; (8001dc0 <HAL_RCC_ClockConfig+0x1dc>)
 8001cf4:	685b      	ldr	r3, [r3, #4]
 8001cf6:	f003 030c 	and.w	r3, r3, #12
 8001cfa:	2b08      	cmp	r3, #8
 8001cfc:	d1ee      	bne.n	8001cdc <HAL_RCC_ClockConfig+0xf8>
 8001cfe:	e010      	b.n	8001d22 <HAL_RCC_ClockConfig+0x13e>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d00:	f7fe fa4e 	bl	80001a0 <HAL_GetTick>
 8001d04:	4602      	mov	r2, r0
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	1ad3      	subs	r3, r2, r3
 8001d0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d901      	bls.n	8001d16 <HAL_RCC_ClockConfig+0x132>
        {
          return HAL_TIMEOUT;
 8001d12:	2303      	movs	r3, #3
 8001d14:	e04e      	b.n	8001db4 <HAL_RCC_ClockConfig+0x1d0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001d16:	4b2a      	ldr	r3, [pc, #168]	; (8001dc0 <HAL_RCC_ClockConfig+0x1dc>)
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	f003 030c 	and.w	r3, r3, #12
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d1ee      	bne.n	8001d00 <HAL_RCC_ClockConfig+0x11c>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8001d22:	4b26      	ldr	r3, [pc, #152]	; (8001dbc <HAL_RCC_ClockConfig+0x1d8>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f003 0207 	and.w	r2, r3, #7
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	429a      	cmp	r2, r3
 8001d2e:	d910      	bls.n	8001d52 <HAL_RCC_ClockConfig+0x16e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d30:	4922      	ldr	r1, [pc, #136]	; (8001dbc <HAL_RCC_ClockConfig+0x1d8>)
 8001d32:	4b22      	ldr	r3, [pc, #136]	; (8001dbc <HAL_RCC_ClockConfig+0x1d8>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f023 0207 	bic.w	r2, r3, #7
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	4313      	orrs	r3, r2
 8001d3e:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001d40:	4b1e      	ldr	r3, [pc, #120]	; (8001dbc <HAL_RCC_ClockConfig+0x1d8>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f003 0207 	and.w	r2, r3, #7
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	429a      	cmp	r2, r3
 8001d4c:	d001      	beq.n	8001d52 <HAL_RCC_ClockConfig+0x16e>
    {
      return HAL_ERROR;
 8001d4e:	2301      	movs	r3, #1
 8001d50:	e030      	b.n	8001db4 <HAL_RCC_ClockConfig+0x1d0>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f003 0304 	and.w	r3, r3, #4
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d008      	beq.n	8001d70 <HAL_RCC_ClockConfig+0x18c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d5e:	4918      	ldr	r1, [pc, #96]	; (8001dc0 <HAL_RCC_ClockConfig+0x1dc>)
 8001d60:	4b17      	ldr	r3, [pc, #92]	; (8001dc0 <HAL_RCC_ClockConfig+0x1dc>)
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	68db      	ldr	r3, [r3, #12]
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f003 0308 	and.w	r3, r3, #8
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d009      	beq.n	8001d90 <HAL_RCC_ClockConfig+0x1ac>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001d7c:	4910      	ldr	r1, [pc, #64]	; (8001dc0 <HAL_RCC_ClockConfig+0x1dc>)
 8001d7e:	4b10      	ldr	r3, [pc, #64]	; (8001dc0 <HAL_RCC_ClockConfig+0x1dc>)
 8001d80:	685b      	ldr	r3, [r3, #4]
 8001d82:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	691b      	ldr	r3, [r3, #16]
 8001d8a:	00db      	lsls	r3, r3, #3
 8001d8c:	4313      	orrs	r3, r2
 8001d8e:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001d90:	f000 f81c 	bl	8001dcc <HAL_RCC_GetSysClockFreq>
 8001d94:	4601      	mov	r1, r0
 8001d96:	4b0a      	ldr	r3, [pc, #40]	; (8001dc0 <HAL_RCC_ClockConfig+0x1dc>)
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	091b      	lsrs	r3, r3, #4
 8001d9c:	f003 030f 	and.w	r3, r3, #15
 8001da0:	4a08      	ldr	r2, [pc, #32]	; (8001dc4 <HAL_RCC_ClockConfig+0x1e0>)
 8001da2:	5cd3      	ldrb	r3, [r2, r3]
 8001da4:	fa21 f303 	lsr.w	r3, r1, r3
 8001da8:	4a07      	ldr	r2, [pc, #28]	; (8001dc8 <HAL_RCC_ClockConfig+0x1e4>)
 8001daa:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001dac:	2000      	movs	r0, #0
 8001dae:	f003 ffed 	bl	8005d8c <HAL_InitTick>
  
  return HAL_OK;
 8001db2:	2300      	movs	r3, #0
}
 8001db4:	4618      	mov	r0, r3
 8001db6:	3710      	adds	r7, #16
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	40022000 	.word	0x40022000
 8001dc0:	40021000 	.word	0x40021000
 8001dc4:	08006928 	.word	0x08006928
 8001dc8:	20000024 	.word	0x20000024

08001dcc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001dcc:	b490      	push	{r4, r7}
 8001dce:	b08a      	sub	sp, #40	; 0x28
 8001dd0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001dd2:	4b2a      	ldr	r3, [pc, #168]	; (8001e7c <HAL_RCC_GetSysClockFreq+0xb0>)
 8001dd4:	1d3c      	adds	r4, r7, #4
 8001dd6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001dd8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001ddc:	4b28      	ldr	r3, [pc, #160]	; (8001e80 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001dde:	881b      	ldrh	r3, [r3, #0]
 8001de0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001de2:	2300      	movs	r3, #0
 8001de4:	61fb      	str	r3, [r7, #28]
 8001de6:	2300      	movs	r3, #0
 8001de8:	61bb      	str	r3, [r7, #24]
 8001dea:	2300      	movs	r3, #0
 8001dec:	627b      	str	r3, [r7, #36]	; 0x24
 8001dee:	2300      	movs	r3, #0
 8001df0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001df2:	2300      	movs	r3, #0
 8001df4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001df6:	4b23      	ldr	r3, [pc, #140]	; (8001e84 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001df8:	685b      	ldr	r3, [r3, #4]
 8001dfa:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001dfc:	69fb      	ldr	r3, [r7, #28]
 8001dfe:	f003 030c 	and.w	r3, r3, #12
 8001e02:	2b04      	cmp	r3, #4
 8001e04:	d002      	beq.n	8001e0c <HAL_RCC_GetSysClockFreq+0x40>
 8001e06:	2b08      	cmp	r3, #8
 8001e08:	d003      	beq.n	8001e12 <HAL_RCC_GetSysClockFreq+0x46>
 8001e0a:	e02d      	b.n	8001e68 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001e0c:	4b1e      	ldr	r3, [pc, #120]	; (8001e88 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001e0e:	623b      	str	r3, [r7, #32]
      break;
 8001e10:	e02d      	b.n	8001e6e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001e12:	69fb      	ldr	r3, [r7, #28]
 8001e14:	0c9b      	lsrs	r3, r3, #18
 8001e16:	f003 030f 	and.w	r3, r3, #15
 8001e1a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001e1e:	4413      	add	r3, r2
 8001e20:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001e24:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001e26:	69fb      	ldr	r3, [r7, #28]
 8001e28:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d013      	beq.n	8001e58 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001e30:	4b14      	ldr	r3, [pc, #80]	; (8001e84 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001e32:	685b      	ldr	r3, [r3, #4]
 8001e34:	0c5b      	lsrs	r3, r3, #17
 8001e36:	f003 0301 	and.w	r3, r3, #1
 8001e3a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001e3e:	4413      	add	r3, r2
 8001e40:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001e44:	61bb      	str	r3, [r7, #24]
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001e46:	697b      	ldr	r3, [r7, #20]
 8001e48:	4a0f      	ldr	r2, [pc, #60]	; (8001e88 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001e4a:	fb02 f203 	mul.w	r2, r2, r3
 8001e4e:	69bb      	ldr	r3, [r7, #24]
 8001e50:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e54:	627b      	str	r3, [r7, #36]	; 0x24
 8001e56:	e004      	b.n	8001e62 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001e58:	697b      	ldr	r3, [r7, #20]
 8001e5a:	4a0c      	ldr	r2, [pc, #48]	; (8001e8c <HAL_RCC_GetSysClockFreq+0xc0>)
 8001e5c:	fb02 f303 	mul.w	r3, r2, r3
 8001e60:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001e62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e64:	623b      	str	r3, [r7, #32]
      break;
 8001e66:	e002      	b.n	8001e6e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001e68:	4b07      	ldr	r3, [pc, #28]	; (8001e88 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001e6a:	623b      	str	r3, [r7, #32]
      break;
 8001e6c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e6e:	6a3b      	ldr	r3, [r7, #32]
}
 8001e70:	4618      	mov	r0, r3
 8001e72:	3728      	adds	r7, #40	; 0x28
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bc90      	pop	{r4, r7}
 8001e78:	4770      	bx	lr
 8001e7a:	bf00      	nop
 8001e7c:	0800608c 	.word	0x0800608c
 8001e80:	0800609c 	.word	0x0800609c
 8001e84:	40021000 	.word	0x40021000
 8001e88:	007a1200 	.word	0x007a1200
 8001e8c:	003d0900 	.word	0x003d0900

08001e90 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e90:	b480      	push	{r7}
 8001e92:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e94:	4b02      	ldr	r3, [pc, #8]	; (8001ea0 <HAL_RCC_GetHCLKFreq+0x10>)
 8001e96:	681b      	ldr	r3, [r3, #0]
}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bc80      	pop	{r7}
 8001e9e:	4770      	bx	lr
 8001ea0:	20000024 	.word	0x20000024

08001ea4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001ea8:	f7ff fff2 	bl	8001e90 <HAL_RCC_GetHCLKFreq>
 8001eac:	4601      	mov	r1, r0
 8001eae:	4b05      	ldr	r3, [pc, #20]	; (8001ec4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001eb0:	685b      	ldr	r3, [r3, #4]
 8001eb2:	0a1b      	lsrs	r3, r3, #8
 8001eb4:	f003 0307 	and.w	r3, r3, #7
 8001eb8:	4a03      	ldr	r2, [pc, #12]	; (8001ec8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001eba:	5cd3      	ldrb	r3, [r2, r3]
 8001ebc:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	bd80      	pop	{r7, pc}
 8001ec4:	40021000 	.word	0x40021000
 8001ec8:	08006938 	.word	0x08006938

08001ecc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001ed0:	f7ff ffde 	bl	8001e90 <HAL_RCC_GetHCLKFreq>
 8001ed4:	4601      	mov	r1, r0
 8001ed6:	4b05      	ldr	r3, [pc, #20]	; (8001eec <HAL_RCC_GetPCLK2Freq+0x20>)
 8001ed8:	685b      	ldr	r3, [r3, #4]
 8001eda:	0adb      	lsrs	r3, r3, #11
 8001edc:	f003 0307 	and.w	r3, r3, #7
 8001ee0:	4a03      	ldr	r2, [pc, #12]	; (8001ef0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001ee2:	5cd3      	ldrb	r3, [r2, r3]
 8001ee4:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8001ee8:	4618      	mov	r0, r3
 8001eea:	bd80      	pop	{r7, pc}
 8001eec:	40021000 	.word	0x40021000
 8001ef0:	08006938 	.word	0x08006938

08001ef4 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	b083      	sub	sp, #12
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
 8001efc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	220f      	movs	r2, #15
 8001f02:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001f04:	4b11      	ldr	r3, [pc, #68]	; (8001f4c <HAL_RCC_GetClockConfig+0x58>)
 8001f06:	685b      	ldr	r3, [r3, #4]
 8001f08:	f003 0203 	and.w	r2, r3, #3
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8001f10:	4b0e      	ldr	r3, [pc, #56]	; (8001f4c <HAL_RCC_GetClockConfig+0x58>)
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 8001f1c:	4b0b      	ldr	r3, [pc, #44]	; (8001f4c <HAL_RCC_GetClockConfig+0x58>)
 8001f1e:	685b      	ldr	r3, [r3, #4]
 8001f20:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8001f28:	4b08      	ldr	r3, [pc, #32]	; (8001f4c <HAL_RCC_GetClockConfig+0x58>)
 8001f2a:	685b      	ldr	r3, [r3, #4]
 8001f2c:	08db      	lsrs	r3, r3, #3
 8001f2e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	611a      	str	r2, [r3, #16]
  
#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8001f36:	4b06      	ldr	r3, [pc, #24]	; (8001f50 <HAL_RCC_GetClockConfig+0x5c>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f003 0207 	and.w	r2, r3, #7
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0; 
#endif
}
 8001f42:	bf00      	nop
 8001f44:	370c      	adds	r7, #12
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bc80      	pop	{r7}
 8001f4a:	4770      	bx	lr
 8001f4c:	40021000 	.word	0x40021000
 8001f50:	40022000 	.word	0x40022000

08001f54 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001f54:	b480      	push	{r7}
 8001f56:	b085      	sub	sp, #20
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001f5c:	4b0a      	ldr	r3, [pc, #40]	; (8001f88 <RCC_Delay+0x34>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a0a      	ldr	r2, [pc, #40]	; (8001f8c <RCC_Delay+0x38>)
 8001f62:	fba2 2303 	umull	r2, r3, r2, r3
 8001f66:	0a5b      	lsrs	r3, r3, #9
 8001f68:	687a      	ldr	r2, [r7, #4]
 8001f6a:	fb02 f303 	mul.w	r3, r2, r3
 8001f6e:	60fb      	str	r3, [r7, #12]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8001f70:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	1e5a      	subs	r2, r3, #1
 8001f76:	60fa      	str	r2, [r7, #12]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d1f9      	bne.n	8001f70 <RCC_Delay+0x1c>
}
 8001f7c:	bf00      	nop
 8001f7e:	3714      	adds	r7, #20
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bc80      	pop	{r7}
 8001f84:	4770      	bx	lr
 8001f86:	bf00      	nop
 8001f88:	20000024 	.word	0x20000024
 8001f8c:	10624dd3 	.word	0x10624dd3

08001f90 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b086      	sub	sp, #24
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8001f98:	2300      	movs	r3, #0
 8001f9a:	613b      	str	r3, [r7, #16]
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f003 0301 	and.w	r3, r3, #1
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d07d      	beq.n	80020a8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8001fac:	2300      	movs	r3, #0
 8001fae:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001fb0:	4b4f      	ldr	r3, [pc, #316]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001fb2:	69db      	ldr	r3, [r3, #28]
 8001fb4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d10d      	bne.n	8001fd8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001fbc:	4a4c      	ldr	r2, [pc, #304]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001fbe:	4b4c      	ldr	r3, [pc, #304]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001fc0:	69db      	ldr	r3, [r3, #28]
 8001fc2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fc6:	61d3      	str	r3, [r2, #28]
 8001fc8:	4b49      	ldr	r3, [pc, #292]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001fca:	69db      	ldr	r3, [r3, #28]
 8001fcc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fd0:	60bb      	str	r3, [r7, #8]
 8001fd2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001fd4:	2301      	movs	r3, #1
 8001fd6:	75fb      	strb	r3, [r7, #23]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fd8:	4b46      	ldr	r3, [pc, #280]	; (80020f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d118      	bne.n	8002016 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001fe4:	4a43      	ldr	r2, [pc, #268]	; (80020f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001fe6:	4b43      	ldr	r3, [pc, #268]	; (80020f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fee:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ff0:	f7fe f8d6 	bl	80001a0 <HAL_GetTick>
 8001ff4:	6138      	str	r0, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ff6:	e008      	b.n	800200a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ff8:	f7fe f8d2 	bl	80001a0 <HAL_GetTick>
 8001ffc:	4602      	mov	r2, r0
 8001ffe:	693b      	ldr	r3, [r7, #16]
 8002000:	1ad3      	subs	r3, r2, r3
 8002002:	2b64      	cmp	r3, #100	; 0x64
 8002004:	d901      	bls.n	800200a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8002006:	2303      	movs	r3, #3
 8002008:	e06d      	b.n	80020e6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800200a:	4b3a      	ldr	r3, [pc, #232]	; (80020f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002012:	2b00      	cmp	r3, #0
 8002014:	d0f0      	beq.n	8001ff8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002016:	4b36      	ldr	r3, [pc, #216]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002018:	6a1b      	ldr	r3, [r3, #32]
 800201a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800201e:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	2b00      	cmp	r3, #0
 8002024:	d02e      	beq.n	8002084 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	685b      	ldr	r3, [r3, #4]
 800202a:	f403 7240 	and.w	r2, r3, #768	; 0x300
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	429a      	cmp	r2, r3
 8002032:	d027      	beq.n	8002084 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002034:	4b2e      	ldr	r3, [pc, #184]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002036:	6a1b      	ldr	r3, [r3, #32]
 8002038:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800203c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800203e:	4b2e      	ldr	r3, [pc, #184]	; (80020f8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002040:	2201      	movs	r2, #1
 8002042:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002044:	4b2c      	ldr	r3, [pc, #176]	; (80020f8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002046:	2200      	movs	r2, #0
 8002048:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800204a:	4a29      	ldr	r2, [pc, #164]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	f003 0301 	and.w	r3, r3, #1
 8002056:	2b00      	cmp	r3, #0
 8002058:	d014      	beq.n	8002084 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800205a:	f7fe f8a1 	bl	80001a0 <HAL_GetTick>
 800205e:	6138      	str	r0, [r7, #16]
      
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002060:	e00a      	b.n	8002078 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002062:	f7fe f89d 	bl	80001a0 <HAL_GetTick>
 8002066:	4602      	mov	r2, r0
 8002068:	693b      	ldr	r3, [r7, #16]
 800206a:	1ad3      	subs	r3, r2, r3
 800206c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002070:	4293      	cmp	r3, r2
 8002072:	d901      	bls.n	8002078 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002074:	2303      	movs	r3, #3
 8002076:	e036      	b.n	80020e6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002078:	4b1d      	ldr	r3, [pc, #116]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800207a:	6a1b      	ldr	r3, [r3, #32]
 800207c:	f003 0302 	and.w	r3, r3, #2
 8002080:	2b00      	cmp	r3, #0
 8002082:	d0ee      	beq.n	8002062 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002084:	491a      	ldr	r1, [pc, #104]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002086:	4b1a      	ldr	r3, [pc, #104]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002088:	6a1b      	ldr	r3, [r3, #32]
 800208a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	685b      	ldr	r3, [r3, #4]
 8002092:	4313      	orrs	r3, r2
 8002094:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002096:	7dfb      	ldrb	r3, [r7, #23]
 8002098:	2b01      	cmp	r3, #1
 800209a:	d105      	bne.n	80020a8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800209c:	4a14      	ldr	r2, [pc, #80]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800209e:	4b14      	ldr	r3, [pc, #80]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020a0:	69db      	ldr	r3, [r3, #28]
 80020a2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80020a6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f003 0302 	and.w	r3, r3, #2
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d008      	beq.n	80020c6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80020b4:	490e      	ldr	r1, [pc, #56]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020b6:	4b0e      	ldr	r3, [pc, #56]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	689b      	ldr	r3, [r3, #8]
 80020c2:	4313      	orrs	r3, r2
 80020c4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f003 0310 	and.w	r3, r3, #16
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d008      	beq.n	80020e4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80020d2:	4907      	ldr	r1, [pc, #28]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020d4:	4b06      	ldr	r3, [pc, #24]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020d6:	685b      	ldr	r3, [r3, #4]
 80020d8:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	68db      	ldr	r3, [r3, #12]
 80020e0:	4313      	orrs	r3, r2
 80020e2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80020e4:	2300      	movs	r3, #0
}
 80020e6:	4618      	mov	r0, r3
 80020e8:	3718      	adds	r7, #24
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}
 80020ee:	bf00      	nop
 80020f0:	40021000 	.word	0x40021000
 80020f4:	40007000 	.word	0x40007000
 80020f8:	42420440 	.word	0x42420440

080020fc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80020fc:	b590      	push	{r4, r7, lr}
 80020fe:	b08d      	sub	sp, #52	; 0x34
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002104:	4b57      	ldr	r3, [pc, #348]	; (8002264 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8002106:	f107 040c 	add.w	r4, r7, #12
 800210a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800210c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002110:	4b55      	ldr	r3, [pc, #340]	; (8002268 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 8002112:	881b      	ldrh	r3, [r3, #0]
 8002114:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8002116:	2300      	movs	r3, #0
 8002118:	627b      	str	r3, [r7, #36]	; 0x24
 800211a:	2300      	movs	r3, #0
 800211c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800211e:	2300      	movs	r3, #0
 8002120:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8002122:	2300      	movs	r3, #0
 8002124:	61fb      	str	r3, [r7, #28]
 8002126:	2300      	movs	r3, #0
 8002128:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
  
  switch (PeriphClk)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2b02      	cmp	r3, #2
 800212e:	f000 8084 	beq.w	800223a <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8002132:	2b10      	cmp	r3, #16
 8002134:	d002      	beq.n	800213c <HAL_RCCEx_GetPeriphCLKFreq+0x40>
 8002136:	2b01      	cmp	r3, #1
 8002138:	d049      	beq.n	80021ce <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
  default: 
    {
      break;
 800213a:	e08d      	b.n	8002258 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      temp_reg = RCC->CFGR;
 800213c:	4b4b      	ldr	r3, [pc, #300]	; (800226c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLLON))
 8002142:	4b4a      	ldr	r3, [pc, #296]	; (800226c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800214a:	2b00      	cmp	r3, #0
 800214c:	f000 8083 	beq.w	8002256 <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002150:	69fb      	ldr	r3, [r7, #28]
 8002152:	0c9b      	lsrs	r3, r3, #18
 8002154:	f003 030f 	and.w	r3, r3, #15
 8002158:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800215c:	4413      	add	r3, r2
 800215e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002162:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002164:	69fb      	ldr	r3, [r7, #28]
 8002166:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800216a:	2b00      	cmp	r3, #0
 800216c:	d018      	beq.n	80021a0 <HAL_RCCEx_GetPeriphCLKFreq+0xa4>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800216e:	4b3f      	ldr	r3, [pc, #252]	; (800226c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8002170:	685b      	ldr	r3, [r3, #4]
 8002172:	0c5b      	lsrs	r3, r3, #17
 8002174:	f003 0301 	and.w	r3, r3, #1
 8002178:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800217c:	4413      	add	r3, r2
 800217e:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002182:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002184:	69fb      	ldr	r3, [r7, #28]
 8002186:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800218a:	2b00      	cmp	r3, #0
 800218c:	d00d      	beq.n	80021aa <HAL_RCCEx_GetPeriphCLKFreq+0xae>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800218e:	4a38      	ldr	r2, [pc, #224]	; (8002270 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8002190:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002192:	fbb2 f3f3 	udiv	r3, r2, r3
 8002196:	6a3a      	ldr	r2, [r7, #32]
 8002198:	fb02 f303 	mul.w	r3, r2, r3
 800219c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800219e:	e004      	b.n	80021aa <HAL_RCCEx_GetPeriphCLKFreq+0xae>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80021a0:	6a3b      	ldr	r3, [r7, #32]
 80021a2:	4a34      	ldr	r2, [pc, #208]	; (8002274 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80021a4:	fb02 f303 	mul.w	r3, r2, r3
 80021a8:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80021aa:	4b30      	ldr	r3, [pc, #192]	; (800226c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80021b2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80021b6:	d102      	bne.n	80021be <HAL_RCCEx_GetPeriphCLKFreq+0xc2>
          frequency = pllclk;
 80021b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021ba:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80021bc:	e04b      	b.n	8002256 <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
          frequency = (pllclk * 2) / 3;
 80021be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021c0:	005b      	lsls	r3, r3, #1
 80021c2:	4a2d      	ldr	r2, [pc, #180]	; (8002278 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 80021c4:	fba2 2303 	umull	r2, r3, r2, r3
 80021c8:	085b      	lsrs	r3, r3, #1
 80021ca:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80021cc:	e043      	b.n	8002256 <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
      temp_reg = RCC->BDCR;
 80021ce:	4b27      	ldr	r3, [pc, #156]	; (800226c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80021d0:	6a1b      	ldr	r3, [r3, #32]
 80021d2:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80021d4:	69fb      	ldr	r3, [r7, #28]
 80021d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80021da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80021de:	d108      	bne.n	80021f2 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 80021e0:	69fb      	ldr	r3, [r7, #28]
 80021e2:	f003 0302 	and.w	r3, r3, #2
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d003      	beq.n	80021f2 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
        frequency = LSE_VALUE;
 80021ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80021ee:	62bb      	str	r3, [r7, #40]	; 0x28
 80021f0:	e022      	b.n	8002238 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80021f2:	69fb      	ldr	r3, [r7, #28]
 80021f4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80021f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80021fc:	d109      	bne.n	8002212 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
 80021fe:	4b1b      	ldr	r3, [pc, #108]	; (800226c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8002200:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002202:	f003 0302 	and.w	r3, r3, #2
 8002206:	2b00      	cmp	r3, #0
 8002208:	d003      	beq.n	8002212 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        frequency = LSI_VALUE;
 800220a:	f649 4340 	movw	r3, #40000	; 0x9c40
 800220e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002210:	e012      	b.n	8002238 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8002212:	69fb      	ldr	r3, [r7, #28]
 8002214:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002218:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800221c:	d109      	bne.n	8002232 <HAL_RCCEx_GetPeriphCLKFreq+0x136>
 800221e:	4b13      	ldr	r3, [pc, #76]	; (800226c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002226:	2b00      	cmp	r3, #0
 8002228:	d003      	beq.n	8002232 <HAL_RCCEx_GetPeriphCLKFreq+0x136>
        frequency = HSE_VALUE / 128U;
 800222a:	f24f 4324 	movw	r3, #62500	; 0xf424
 800222e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002230:	e002      	b.n	8002238 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        frequency = 0U;
 8002232:	2300      	movs	r3, #0
 8002234:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8002236:	e00f      	b.n	8002258 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
 8002238:	e00e      	b.n	8002258 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800223a:	f7ff fe47 	bl	8001ecc <HAL_RCC_GetPCLK2Freq>
 800223e:	4602      	mov	r2, r0
 8002240:	4b0a      	ldr	r3, [pc, #40]	; (800226c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8002242:	685b      	ldr	r3, [r3, #4]
 8002244:	0b9b      	lsrs	r3, r3, #14
 8002246:	f003 0303 	and.w	r3, r3, #3
 800224a:	3301      	adds	r3, #1
 800224c:	005b      	lsls	r3, r3, #1
 800224e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002252:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8002254:	e000      	b.n	8002258 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      break;
 8002256:	bf00      	nop
    }
  }
  return(frequency);
 8002258:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 800225a:	4618      	mov	r0, r3
 800225c:	3734      	adds	r7, #52	; 0x34
 800225e:	46bd      	mov	sp, r7
 8002260:	bd90      	pop	{r4, r7, pc}
 8002262:	bf00      	nop
 8002264:	080060a0 	.word	0x080060a0
 8002268:	080060b0 	.word	0x080060b0
 800226c:	40021000 	.word	0x40021000
 8002270:	007a1200 	.word	0x007a1200
 8002274:	003d0900 	.word	0x003d0900
 8002278:	aaaaaaab 	.word	0xaaaaaaab

0800227c <HAL_TIM_Base_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim : TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b082      	sub	sp, #8
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d101      	bne.n	800228e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800228a:	2301      	movs	r3, #1
 800228c:	e01d      	b.n	80022ca <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002294:	b2db      	uxtb	r3, r3
 8002296:	2b00      	cmp	r3, #0
 8002298:	d106      	bne.n	80022a8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	2200      	movs	r2, #0
 800229e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80022a2:	6878      	ldr	r0, [r7, #4]
 80022a4:	f003 fd36 	bl	8005d14 <HAL_TIM_Base_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2202      	movs	r2, #2
 80022ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681a      	ldr	r2, [r3, #0]
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	3304      	adds	r3, #4
 80022b8:	4619      	mov	r1, r3
 80022ba:	4610      	mov	r0, r2
 80022bc:	f000 fb9a 	bl	80029f4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2201      	movs	r2, #1
 80022c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80022c8:	2300      	movs	r3, #0
}
 80022ca:	4618      	mov	r0, r3
 80022cc:	3708      	adds	r7, #8
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}

080022d2 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim : TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80022d2:	b480      	push	{r7}
 80022d4:	b083      	sub	sp, #12
 80022d6:	af00      	add	r7, sp, #0
 80022d8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	687a      	ldr	r2, [r7, #4]
 80022e0:	6812      	ldr	r2, [r2, #0]
 80022e2:	68d2      	ldr	r2, [r2, #12]
 80022e4:	f042 0201 	orr.w	r2, r2, #1
 80022e8:	60da      	str	r2, [r3, #12]

   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	687a      	ldr	r2, [r7, #4]
 80022f0:	6812      	ldr	r2, [r2, #0]
 80022f2:	6812      	ldr	r2, [r2, #0]
 80022f4:	f042 0201 	orr.w	r2, r2, #1
 80022f8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80022fa:	2300      	movs	r3, #0
}
 80022fc:	4618      	mov	r0, r3
 80022fe:	370c      	adds	r7, #12
 8002300:	46bd      	mov	sp, r7
 8002302:	bc80      	pop	{r7}
 8002304:	4770      	bx	lr

08002306 <HAL_TIM_PWM_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim : TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002306:	b580      	push	{r7, lr}
 8002308:	b082      	sub	sp, #8
 800230a:	af00      	add	r7, sp, #0
 800230c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d101      	bne.n	8002318 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002314:	2301      	movs	r3, #1
 8002316:	e01d      	b.n	8002354 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800231e:	b2db      	uxtb	r3, r3
 8002320:	2b00      	cmp	r3, #0
 8002322:	d106      	bne.n	8002332 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2200      	movs	r2, #0
 8002328:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800232c:	6878      	ldr	r0, [r7, #4]
 800232e:	f000 f815 	bl	800235c <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2202      	movs	r2, #2
 8002336:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681a      	ldr	r2, [r3, #0]
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	3304      	adds	r3, #4
 8002342:	4619      	mov	r1, r3
 8002344:	4610      	mov	r0, r2
 8002346:	f000 fb55 	bl	80029f4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	2201      	movs	r2, #1
 800234e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002352:	2300      	movs	r3, #0
}
 8002354:	4618      	mov	r0, r3
 8002356:	3708      	adds	r7, #8
 8002358:	46bd      	mov	sp, r7
 800235a:	bd80      	pop	{r7, pc}

0800235c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800235c:	b480      	push	{r7}
 800235e:	b083      	sub	sp, #12
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002364:	bf00      	nop
 8002366:	370c      	adds	r7, #12
 8002368:	46bd      	mov	sp, r7
 800236a:	bc80      	pop	{r7}
 800236c:	4770      	bx	lr
	...

08002370 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b082      	sub	sp, #8
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
 8002378:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	2201      	movs	r2, #1
 8002380:	6839      	ldr	r1, [r7, #0]
 8002382:	4618      	mov	r0, r3
 8002384:	f000 fde1 	bl	8002f4a <TIM_CCxChannelCmd>

  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	4a0b      	ldr	r2, [pc, #44]	; (80023bc <HAL_TIM_PWM_Start+0x4c>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d107      	bne.n	80023a2 <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	687a      	ldr	r2, [r7, #4]
 8002398:	6812      	ldr	r2, [r2, #0]
 800239a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800239c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80023a0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	687a      	ldr	r2, [r7, #4]
 80023a8:	6812      	ldr	r2, [r2, #0]
 80023aa:	6812      	ldr	r2, [r2, #0]
 80023ac:	f042 0201 	orr.w	r2, r2, #1
 80023b0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80023b2:	2300      	movs	r3, #0
}
 80023b4:	4618      	mov	r0, r3
 80023b6:	3708      	adds	r7, #8
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bd80      	pop	{r7, pc}
 80023bc:	40012c00 	.word	0x40012c00

080023c0 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b082      	sub	sp, #8
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
 80023c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	2200      	movs	r2, #0
 80023d0:	6839      	ldr	r1, [r7, #0]
 80023d2:	4618      	mov	r0, r3
 80023d4:	f000 fdb9 	bl	8002f4a <TIM_CCxChannelCmd>

  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4a1d      	ldr	r2, [pc, #116]	; (8002454 <HAL_TIM_PWM_Stop+0x94>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d117      	bne.n	8002412 <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Ouput */
    __HAL_TIM_MOE_DISABLE(htim);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	6a1a      	ldr	r2, [r3, #32]
 80023e8:	f241 1311 	movw	r3, #4369	; 0x1111
 80023ec:	4013      	ands	r3, r2
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d10f      	bne.n	8002412 <HAL_TIM_PWM_Stop+0x52>
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	6a1a      	ldr	r2, [r3, #32]
 80023f8:	f240 4344 	movw	r3, #1092	; 0x444
 80023fc:	4013      	ands	r3, r2
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d107      	bne.n	8002412 <HAL_TIM_PWM_Stop+0x52>
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	687a      	ldr	r2, [r7, #4]
 8002408:	6812      	ldr	r2, [r2, #0]
 800240a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800240c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002410:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	6a1a      	ldr	r2, [r3, #32]
 8002418:	f241 1311 	movw	r3, #4369	; 0x1111
 800241c:	4013      	ands	r3, r2
 800241e:	2b00      	cmp	r3, #0
 8002420:	d10f      	bne.n	8002442 <HAL_TIM_PWM_Stop+0x82>
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	6a1a      	ldr	r2, [r3, #32]
 8002428:	f240 4344 	movw	r3, #1092	; 0x444
 800242c:	4013      	ands	r3, r2
 800242e:	2b00      	cmp	r3, #0
 8002430:	d107      	bne.n	8002442 <HAL_TIM_PWM_Stop+0x82>
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	687a      	ldr	r2, [r7, #4]
 8002438:	6812      	ldr	r2, [r2, #0]
 800243a:	6812      	ldr	r2, [r2, #0]
 800243c:	f022 0201 	bic.w	r2, r2, #1
 8002440:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2201      	movs	r2, #1
 8002446:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800244a:	2300      	movs	r3, #0
}
 800244c:	4618      	mov	r0, r3
 800244e:	3708      	adds	r7, #8
 8002450:	46bd      	mov	sp, r7
 8002452:	bd80      	pop	{r7, pc}
 8002454:	40012c00 	.word	0x40012c00

08002458 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim : TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b082      	sub	sp, #8
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	691b      	ldr	r3, [r3, #16]
 8002466:	f003 0302 	and.w	r3, r3, #2
 800246a:	2b02      	cmp	r3, #2
 800246c:	d122      	bne.n	80024b4 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	68db      	ldr	r3, [r3, #12]
 8002474:	f003 0302 	and.w	r3, r3, #2
 8002478:	2b02      	cmp	r3, #2
 800247a:	d11b      	bne.n	80024b4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f06f 0202 	mvn.w	r2, #2
 8002484:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	2201      	movs	r2, #1
 800248a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	699b      	ldr	r3, [r3, #24]
 8002492:	f003 0303 	and.w	r3, r3, #3
 8002496:	2b00      	cmp	r3, #0
 8002498:	d003      	beq.n	80024a2 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 800249a:	6878      	ldr	r0, [r7, #4]
 800249c:	f000 fa8e 	bl	80029bc <HAL_TIM_IC_CaptureCallback>
 80024a0:	e005      	b.n	80024ae <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80024a2:	6878      	ldr	r0, [r7, #4]
 80024a4:	f000 fa81 	bl	80029aa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024a8:	6878      	ldr	r0, [r7, #4]
 80024aa:	f000 fa90 	bl	80029ce <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2200      	movs	r2, #0
 80024b2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	691b      	ldr	r3, [r3, #16]
 80024ba:	f003 0304 	and.w	r3, r3, #4
 80024be:	2b04      	cmp	r3, #4
 80024c0:	d122      	bne.n	8002508 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	68db      	ldr	r3, [r3, #12]
 80024c8:	f003 0304 	and.w	r3, r3, #4
 80024cc:	2b04      	cmp	r3, #4
 80024ce:	d11b      	bne.n	8002508 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f06f 0204 	mvn.w	r2, #4
 80024d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	2202      	movs	r2, #2
 80024de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	699b      	ldr	r3, [r3, #24]
 80024e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d003      	beq.n	80024f6 <HAL_TIM_IRQHandler+0x9e>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 80024ee:	6878      	ldr	r0, [r7, #4]
 80024f0:	f000 fa64 	bl	80029bc <HAL_TIM_IC_CaptureCallback>
 80024f4:	e005      	b.n	8002502 <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024f6:	6878      	ldr	r0, [r7, #4]
 80024f8:	f000 fa57 	bl	80029aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024fc:	6878      	ldr	r0, [r7, #4]
 80024fe:	f000 fa66 	bl	80029ce <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2200      	movs	r2, #0
 8002506:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	691b      	ldr	r3, [r3, #16]
 800250e:	f003 0308 	and.w	r3, r3, #8
 8002512:	2b08      	cmp	r3, #8
 8002514:	d122      	bne.n	800255c <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	68db      	ldr	r3, [r3, #12]
 800251c:	f003 0308 	and.w	r3, r3, #8
 8002520:	2b08      	cmp	r3, #8
 8002522:	d11b      	bne.n	800255c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f06f 0208 	mvn.w	r2, #8
 800252c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2204      	movs	r2, #4
 8002532:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	69db      	ldr	r3, [r3, #28]
 800253a:	f003 0303 	and.w	r3, r3, #3
 800253e:	2b00      	cmp	r3, #0
 8002540:	d003      	beq.n	800254a <HAL_TIM_IRQHandler+0xf2>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8002542:	6878      	ldr	r0, [r7, #4]
 8002544:	f000 fa3a 	bl	80029bc <HAL_TIM_IC_CaptureCallback>
 8002548:	e005      	b.n	8002556 <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800254a:	6878      	ldr	r0, [r7, #4]
 800254c:	f000 fa2d 	bl	80029aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002550:	6878      	ldr	r0, [r7, #4]
 8002552:	f000 fa3c 	bl	80029ce <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	2200      	movs	r2, #0
 800255a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	691b      	ldr	r3, [r3, #16]
 8002562:	f003 0310 	and.w	r3, r3, #16
 8002566:	2b10      	cmp	r3, #16
 8002568:	d122      	bne.n	80025b0 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	68db      	ldr	r3, [r3, #12]
 8002570:	f003 0310 	and.w	r3, r3, #16
 8002574:	2b10      	cmp	r3, #16
 8002576:	d11b      	bne.n	80025b0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f06f 0210 	mvn.w	r2, #16
 8002580:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	2208      	movs	r2, #8
 8002586:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	69db      	ldr	r3, [r3, #28]
 800258e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002592:	2b00      	cmp	r3, #0
 8002594:	d003      	beq.n	800259e <HAL_TIM_IRQHandler+0x146>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8002596:	6878      	ldr	r0, [r7, #4]
 8002598:	f000 fa10 	bl	80029bc <HAL_TIM_IC_CaptureCallback>
 800259c:	e005      	b.n	80025aa <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800259e:	6878      	ldr	r0, [r7, #4]
 80025a0:	f000 fa03 	bl	80029aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025a4:	6878      	ldr	r0, [r7, #4]
 80025a6:	f000 fa12 	bl	80029ce <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	2200      	movs	r2, #0
 80025ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	691b      	ldr	r3, [r3, #16]
 80025b6:	f003 0301 	and.w	r3, r3, #1
 80025ba:	2b01      	cmp	r3, #1
 80025bc:	d10e      	bne.n	80025dc <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	68db      	ldr	r3, [r3, #12]
 80025c4:	f003 0301 	and.w	r3, r3, #1
 80025c8:	2b01      	cmp	r3, #1
 80025ca:	d107      	bne.n	80025dc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f06f 0201 	mvn.w	r2, #1
 80025d4:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80025d6:	6878      	ldr	r0, [r7, #4]
 80025d8:	f003 fad0 	bl	8005b7c <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	691b      	ldr	r3, [r3, #16]
 80025e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025e6:	2b80      	cmp	r3, #128	; 0x80
 80025e8:	d10e      	bne.n	8002608 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	68db      	ldr	r3, [r3, #12]
 80025f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025f4:	2b80      	cmp	r3, #128	; 0x80
 80025f6:	d107      	bne.n	8002608 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002600:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002602:	6878      	ldr	r0, [r7, #4]
 8002604:	f000 fd10 	bl	8003028 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	691b      	ldr	r3, [r3, #16]
 800260e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002612:	2b40      	cmp	r3, #64	; 0x40
 8002614:	d10e      	bne.n	8002634 <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	68db      	ldr	r3, [r3, #12]
 800261c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002620:	2b40      	cmp	r3, #64	; 0x40
 8002622:	d107      	bne.n	8002634 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800262c:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800262e:	6878      	ldr	r0, [r7, #4]
 8002630:	f000 f9d6 	bl	80029e0 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	691b      	ldr	r3, [r3, #16]
 800263a:	f003 0320 	and.w	r3, r3, #32
 800263e:	2b20      	cmp	r3, #32
 8002640:	d10e      	bne.n	8002660 <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	68db      	ldr	r3, [r3, #12]
 8002648:	f003 0320 	and.w	r3, r3, #32
 800264c:	2b20      	cmp	r3, #32
 800264e:	d107      	bne.n	8002660 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f06f 0220 	mvn.w	r2, #32
 8002658:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 800265a:	6878      	ldr	r0, [r7, #4]
 800265c:	f000 fcdb 	bl	8003016 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 8002660:	bf00      	nop
 8002662:	3708      	adds	r7, #8
 8002664:	46bd      	mov	sp, r7
 8002666:	bd80      	pop	{r7, pc}

08002668 <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b084      	sub	sp, #16
 800266c:	af00      	add	r7, sp, #0
 800266e:	60f8      	str	r0, [r7, #12]
 8002670:	60b9      	str	r1, [r7, #8]
 8002672:	607a      	str	r2, [r7, #4]
  __HAL_LOCK(htim);
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800267a:	2b01      	cmp	r3, #1
 800267c:	d101      	bne.n	8002682 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800267e:	2302      	movs	r3, #2
 8002680:	e0b4      	b.n	80027ec <HAL_TIM_PWM_ConfigChannel+0x184>
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	2201      	movs	r2, #1
 8002686:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  htim->State = HAL_TIM_STATE_BUSY;
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	2202      	movs	r2, #2
 800268e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2b0c      	cmp	r3, #12
 8002696:	f200 809f 	bhi.w	80027d8 <HAL_TIM_PWM_ConfigChannel+0x170>
 800269a:	a201      	add	r2, pc, #4	; (adr r2, 80026a0 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800269c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026a0:	080026d5 	.word	0x080026d5
 80026a4:	080027d9 	.word	0x080027d9
 80026a8:	080027d9 	.word	0x080027d9
 80026ac:	080027d9 	.word	0x080027d9
 80026b0:	08002715 	.word	0x08002715
 80026b4:	080027d9 	.word	0x080027d9
 80026b8:	080027d9 	.word	0x080027d9
 80026bc:	080027d9 	.word	0x080027d9
 80026c0:	08002757 	.word	0x08002757
 80026c4:	080027d9 	.word	0x080027d9
 80026c8:	080027d9 	.word	0x080027d9
 80026cc:	080027d9 	.word	0x080027d9
 80026d0:	08002797 	.word	0x08002797
  {
    case TIM_CHANNEL_1:
    {
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	68b9      	ldr	r1, [r7, #8]
 80026da:	4618      	mov	r0, r3
 80026dc:	f000 f9f0 	bl	8002ac0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	68fa      	ldr	r2, [r7, #12]
 80026e6:	6812      	ldr	r2, [r2, #0]
 80026e8:	6992      	ldr	r2, [r2, #24]
 80026ea:	f042 0208 	orr.w	r2, r2, #8
 80026ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	68fa      	ldr	r2, [r7, #12]
 80026f6:	6812      	ldr	r2, [r2, #0]
 80026f8:	6992      	ldr	r2, [r2, #24]
 80026fa:	f022 0204 	bic.w	r2, r2, #4
 80026fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	68fa      	ldr	r2, [r7, #12]
 8002706:	6812      	ldr	r2, [r2, #0]
 8002708:	6991      	ldr	r1, [r2, #24]
 800270a:	68ba      	ldr	r2, [r7, #8]
 800270c:	6912      	ldr	r2, [r2, #16]
 800270e:	430a      	orrs	r2, r1
 8002710:	619a      	str	r2, [r3, #24]
    }
    break;
 8002712:	e062      	b.n	80027da <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	68b9      	ldr	r1, [r7, #8]
 800271a:	4618      	mov	r0, r3
 800271c:	f000 fa3c 	bl	8002b98 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	68fa      	ldr	r2, [r7, #12]
 8002726:	6812      	ldr	r2, [r2, #0]
 8002728:	6992      	ldr	r2, [r2, #24]
 800272a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800272e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	68fa      	ldr	r2, [r7, #12]
 8002736:	6812      	ldr	r2, [r2, #0]
 8002738:	6992      	ldr	r2, [r2, #24]
 800273a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800273e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	68fa      	ldr	r2, [r7, #12]
 8002746:	6812      	ldr	r2, [r2, #0]
 8002748:	6991      	ldr	r1, [r2, #24]
 800274a:	68ba      	ldr	r2, [r7, #8]
 800274c:	6912      	ldr	r2, [r2, #16]
 800274e:	0212      	lsls	r2, r2, #8
 8002750:	430a      	orrs	r2, r1
 8002752:	619a      	str	r2, [r3, #24]
    }
    break;
 8002754:	e041      	b.n	80027da <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_3:
    {
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	68b9      	ldr	r1, [r7, #8]
 800275c:	4618      	mov	r0, r3
 800275e:	f000 fa8b 	bl	8002c78 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	68fa      	ldr	r2, [r7, #12]
 8002768:	6812      	ldr	r2, [r2, #0]
 800276a:	69d2      	ldr	r2, [r2, #28]
 800276c:	f042 0208 	orr.w	r2, r2, #8
 8002770:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	68fa      	ldr	r2, [r7, #12]
 8002778:	6812      	ldr	r2, [r2, #0]
 800277a:	69d2      	ldr	r2, [r2, #28]
 800277c:	f022 0204 	bic.w	r2, r2, #4
 8002780:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	68fa      	ldr	r2, [r7, #12]
 8002788:	6812      	ldr	r2, [r2, #0]
 800278a:	69d1      	ldr	r1, [r2, #28]
 800278c:	68ba      	ldr	r2, [r7, #8]
 800278e:	6912      	ldr	r2, [r2, #16]
 8002790:	430a      	orrs	r2, r1
 8002792:	61da      	str	r2, [r3, #28]
    }
    break;
 8002794:	e021      	b.n	80027da <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_4:
    {
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	68b9      	ldr	r1, [r7, #8]
 800279c:	4618      	mov	r0, r3
 800279e:	f000 fadb 	bl	8002d58 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	68fa      	ldr	r2, [r7, #12]
 80027a8:	6812      	ldr	r2, [r2, #0]
 80027aa:	69d2      	ldr	r2, [r2, #28]
 80027ac:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80027b0:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	68fa      	ldr	r2, [r7, #12]
 80027b8:	6812      	ldr	r2, [r2, #0]
 80027ba:	69d2      	ldr	r2, [r2, #28]
 80027bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80027c0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	68fa      	ldr	r2, [r7, #12]
 80027c8:	6812      	ldr	r2, [r2, #0]
 80027ca:	69d1      	ldr	r1, [r2, #28]
 80027cc:	68ba      	ldr	r2, [r7, #8]
 80027ce:	6912      	ldr	r2, [r2, #16]
 80027d0:	0212      	lsls	r2, r2, #8
 80027d2:	430a      	orrs	r2, r1
 80027d4:	61da      	str	r2, [r3, #28]
    }
    break;
 80027d6:	e000      	b.n	80027da <HAL_TIM_PWM_ConfigChannel+0x172>

    default:
    break;
 80027d8:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	2201      	movs	r2, #1
 80027de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	2200      	movs	r2, #0
 80027e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80027ea:	2300      	movs	r3, #0
}
 80027ec:	4618      	mov	r0, r3
 80027ee:	3710      	adds	r7, #16
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bd80      	pop	{r7, pc}

080027f4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig : pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b084      	sub	sp, #16
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
 80027fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 80027fe:	2300      	movs	r3, #0
 8002800:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(htim);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002808:	2b01      	cmp	r3, #1
 800280a:	d101      	bne.n	8002810 <HAL_TIM_ConfigClockSource+0x1c>
 800280c:	2302      	movs	r3, #2
 800280e:	e0c8      	b.n	80029a2 <HAL_TIM_ConfigClockSource+0x1ae>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2201      	movs	r2, #1
 8002814:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2202      	movs	r2, #2
 800281c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	689b      	ldr	r3, [r3, #8]
 8002826:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800282e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002836:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	68fa      	ldr	r2, [r7, #12]
 800283e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	2b40      	cmp	r3, #64	; 0x40
 8002846:	d077      	beq.n	8002938 <HAL_TIM_ConfigClockSource+0x144>
 8002848:	2b40      	cmp	r3, #64	; 0x40
 800284a:	d80e      	bhi.n	800286a <HAL_TIM_ConfigClockSource+0x76>
 800284c:	2b10      	cmp	r3, #16
 800284e:	f000 808a 	beq.w	8002966 <HAL_TIM_ConfigClockSource+0x172>
 8002852:	2b10      	cmp	r3, #16
 8002854:	d802      	bhi.n	800285c <HAL_TIM_ConfigClockSource+0x68>
 8002856:	2b00      	cmp	r3, #0
 8002858:	d07e      	beq.n	8002958 <HAL_TIM_ConfigClockSource+0x164>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;

  default:
    break;
 800285a:	e099      	b.n	8002990 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 800285c:	2b20      	cmp	r3, #32
 800285e:	f000 8089 	beq.w	8002974 <HAL_TIM_ConfigClockSource+0x180>
 8002862:	2b30      	cmp	r3, #48	; 0x30
 8002864:	f000 808d 	beq.w	8002982 <HAL_TIM_ConfigClockSource+0x18e>
    break;
 8002868:	e092      	b.n	8002990 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 800286a:	2b70      	cmp	r3, #112	; 0x70
 800286c:	d016      	beq.n	800289c <HAL_TIM_ConfigClockSource+0xa8>
 800286e:	2b70      	cmp	r3, #112	; 0x70
 8002870:	d804      	bhi.n	800287c <HAL_TIM_ConfigClockSource+0x88>
 8002872:	2b50      	cmp	r3, #80	; 0x50
 8002874:	d040      	beq.n	80028f8 <HAL_TIM_ConfigClockSource+0x104>
 8002876:	2b60      	cmp	r3, #96	; 0x60
 8002878:	d04e      	beq.n	8002918 <HAL_TIM_ConfigClockSource+0x124>
    break;
 800287a:	e089      	b.n	8002990 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 800287c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002880:	d003      	beq.n	800288a <HAL_TIM_ConfigClockSource+0x96>
 8002882:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002886:	d024      	beq.n	80028d2 <HAL_TIM_ConfigClockSource+0xde>
    break;
 8002888:	e082      	b.n	8002990 <HAL_TIM_ConfigClockSource+0x19c>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	687a      	ldr	r2, [r7, #4]
 8002890:	6812      	ldr	r2, [r2, #0]
 8002892:	6892      	ldr	r2, [r2, #8]
 8002894:	f022 0207 	bic.w	r2, r2, #7
 8002898:	609a      	str	r2, [r3, #8]
    break;
 800289a:	e079      	b.n	8002990 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance,
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6818      	ldr	r0, [r3, #0]
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	6899      	ldr	r1, [r3, #8]
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	685a      	ldr	r2, [r3, #4]
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	68db      	ldr	r3, [r3, #12]
 80028ac:	f000 fb2c 	bl	8002f08 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	689b      	ldr	r3, [r3, #8]
 80028b6:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80028be:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80028c6:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	68fa      	ldr	r2, [r7, #12]
 80028ce:	609a      	str	r2, [r3, #8]
    break;
 80028d0:	e05e      	b.n	8002990 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance,
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6818      	ldr	r0, [r3, #0]
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	6899      	ldr	r1, [r3, #8]
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	685a      	ldr	r2, [r3, #4]
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	68db      	ldr	r3, [r3, #12]
 80028e2:	f000 fb11 	bl	8002f08 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	687a      	ldr	r2, [r7, #4]
 80028ec:	6812      	ldr	r2, [r2, #0]
 80028ee:	6892      	ldr	r2, [r2, #8]
 80028f0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80028f4:	609a      	str	r2, [r3, #8]
    break;
 80028f6:	e04b      	b.n	8002990 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	6818      	ldr	r0, [r3, #0]
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	6859      	ldr	r1, [r3, #4]
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	68db      	ldr	r3, [r3, #12]
 8002904:	461a      	mov	r2, r3
 8002906:	f000 fa7b 	bl	8002e00 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	2150      	movs	r1, #80	; 0x50
 8002910:	4618      	mov	r0, r3
 8002912:	f000 fada 	bl	8002eca <TIM_ITRx_SetConfig>
    break;
 8002916:	e03b      	b.n	8002990 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6818      	ldr	r0, [r3, #0]
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	6859      	ldr	r1, [r3, #4]
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	68db      	ldr	r3, [r3, #12]
 8002924:	461a      	mov	r2, r3
 8002926:	f000 fa9d 	bl	8002e64 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	2160      	movs	r1, #96	; 0x60
 8002930:	4618      	mov	r0, r3
 8002932:	f000 faca 	bl	8002eca <TIM_ITRx_SetConfig>
    break;
 8002936:	e02b      	b.n	8002990 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	6818      	ldr	r0, [r3, #0]
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	6859      	ldr	r1, [r3, #4]
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	68db      	ldr	r3, [r3, #12]
 8002944:	461a      	mov	r2, r3
 8002946:	f000 fa5b 	bl	8002e00 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	2140      	movs	r1, #64	; 0x40
 8002950:	4618      	mov	r0, r3
 8002952:	f000 faba 	bl	8002eca <TIM_ITRx_SetConfig>
    break;
 8002956:	e01b      	b.n	8002990 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	2100      	movs	r1, #0
 800295e:	4618      	mov	r0, r3
 8002960:	f000 fab3 	bl	8002eca <TIM_ITRx_SetConfig>
    break;
 8002964:	e014      	b.n	8002990 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	2110      	movs	r1, #16
 800296c:	4618      	mov	r0, r3
 800296e:	f000 faac 	bl	8002eca <TIM_ITRx_SetConfig>
    break;
 8002972:	e00d      	b.n	8002990 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	2120      	movs	r1, #32
 800297a:	4618      	mov	r0, r3
 800297c:	f000 faa5 	bl	8002eca <TIM_ITRx_SetConfig>
    break;
 8002980:	e006      	b.n	8002990 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	2130      	movs	r1, #48	; 0x30
 8002988:	4618      	mov	r0, r3
 800298a:	f000 fa9e 	bl	8002eca <TIM_ITRx_SetConfig>
    break;
 800298e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2201      	movs	r2, #1
 8002994:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2200      	movs	r2, #0
 800299c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80029a0:	2300      	movs	r3, #0
}
 80029a2:	4618      	mov	r0, r3
 80029a4:	3710      	adds	r7, #16
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bd80      	pop	{r7, pc}

080029aa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim : TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80029aa:	b480      	push	{r7}
 80029ac:	b083      	sub	sp, #12
 80029ae:	af00      	add	r7, sp, #0
 80029b0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80029b2:	bf00      	nop
 80029b4:	370c      	adds	r7, #12
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bc80      	pop	{r7}
 80029ba:	4770      	bx	lr

080029bc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non blocking mode 
  * @param  htim : TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80029bc:	b480      	push	{r7}
 80029be:	b083      	sub	sp, #12
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80029c4:	bf00      	nop
 80029c6:	370c      	adds	r7, #12
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bc80      	pop	{r7}
 80029cc:	4770      	bx	lr

080029ce <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80029ce:	b480      	push	{r7}
 80029d0:	b083      	sub	sp, #12
 80029d2:	af00      	add	r7, sp, #0
 80029d4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80029d6:	bf00      	nop
 80029d8:	370c      	adds	r7, #12
 80029da:	46bd      	mov	sp, r7
 80029dc:	bc80      	pop	{r7}
 80029de:	4770      	bx	lr

080029e0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80029e0:	b480      	push	{r7}
 80029e2:	b083      	sub	sp, #12
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80029e8:	bf00      	nop
 80029ea:	370c      	adds	r7, #12
 80029ec:	46bd      	mov	sp, r7
 80029ee:	bc80      	pop	{r7}
 80029f0:	4770      	bx	lr
	...

080029f4 <TIM_Base_SetConfig>:
  * @param  TIMx : TIM periheral
  * @param  Structure : TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80029f4:	b480      	push	{r7}
 80029f6:	b085      	sub	sp, #20
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
 80029fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 80029fe:	2300      	movs	r3, #0
 8002a00:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	4a2a      	ldr	r2, [pc, #168]	; (8002ab4 <TIM_Base_SetConfig+0xc0>)
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d00b      	beq.n	8002a28 <TIM_Base_SetConfig+0x34>
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a16:	d007      	beq.n	8002a28 <TIM_Base_SetConfig+0x34>
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	4a27      	ldr	r2, [pc, #156]	; (8002ab8 <TIM_Base_SetConfig+0xc4>)
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d003      	beq.n	8002a28 <TIM_Base_SetConfig+0x34>
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	4a26      	ldr	r2, [pc, #152]	; (8002abc <TIM_Base_SetConfig+0xc8>)
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d108      	bne.n	8002a3a <TIM_Base_SetConfig+0x46>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a2e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002a30:	683b      	ldr	r3, [r7, #0]
 8002a32:	685b      	ldr	r3, [r3, #4]
 8002a34:	68fa      	ldr	r2, [r7, #12]
 8002a36:	4313      	orrs	r3, r2
 8002a38:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	4a1d      	ldr	r2, [pc, #116]	; (8002ab4 <TIM_Base_SetConfig+0xc0>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d00b      	beq.n	8002a5a <TIM_Base_SetConfig+0x66>
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a48:	d007      	beq.n	8002a5a <TIM_Base_SetConfig+0x66>
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	4a1a      	ldr	r2, [pc, #104]	; (8002ab8 <TIM_Base_SetConfig+0xc4>)
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d003      	beq.n	8002a5a <TIM_Base_SetConfig+0x66>
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	4a19      	ldr	r2, [pc, #100]	; (8002abc <TIM_Base_SetConfig+0xc8>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d108      	bne.n	8002a6c <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a60:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	68db      	ldr	r3, [r3, #12]
 8002a66:	68fa      	ldr	r2, [r7, #12]
 8002a68:	4313      	orrs	r3, r2
 8002a6a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  tmpcr1 &= ~TIM_CR1_ARPE;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002a72:	60fb      	str	r3, [r7, #12]
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	695b      	ldr	r3, [r3, #20]
 8002a78:	68fa      	ldr	r2, [r7, #12]
 8002a7a:	4313      	orrs	r3, r2
 8002a7c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	68fa      	ldr	r2, [r7, #12]
 8002a82:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	689a      	ldr	r2, [r3, #8]
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	681a      	ldr	r2, [r3, #0]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	4a07      	ldr	r2, [pc, #28]	; (8002ab4 <TIM_Base_SetConfig+0xc0>)
 8002a98:	4293      	cmp	r3, r2
 8002a9a:	d103      	bne.n	8002aa4 <TIM_Base_SetConfig+0xb0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	691a      	ldr	r2, [r3, #16]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	2201      	movs	r2, #1
 8002aa8:	615a      	str	r2, [r3, #20]
}
 8002aaa:	bf00      	nop
 8002aac:	3714      	adds	r7, #20
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bc80      	pop	{r7}
 8002ab2:	4770      	bx	lr
 8002ab4:	40012c00 	.word	0x40012c00
 8002ab8:	40000400 	.word	0x40000400
 8002abc:	40000800 	.word	0x40000800

08002ac0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	b087      	sub	sp, #28
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
 8002ac8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8002aca:	2300      	movs	r3, #0
 8002acc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8002ace:	2300      	movs	r3, #0
 8002ad0:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	613b      	str	r3, [r7, #16]

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6a1b      	ldr	r3, [r3, #32]
 8002ada:	f023 0201 	bic.w	r2, r3, #1
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6a1b      	ldr	r3, [r3, #32]
 8002ae6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	699b      	ldr	r3, [r3, #24]
 8002af2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002afa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	f023 0303 	bic.w	r3, r3, #3
 8002b02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	68fa      	ldr	r2, [r7, #12]
 8002b0a:	4313      	orrs	r3, r2
 8002b0c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002b0e:	697b      	ldr	r3, [r7, #20]
 8002b10:	f023 0302 	bic.w	r3, r3, #2
 8002b14:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	689b      	ldr	r3, [r3, #8]
 8002b1a:	697a      	ldr	r2, [r7, #20]
 8002b1c:	4313      	orrs	r3, r2
 8002b1e:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	4a1c      	ldr	r2, [pc, #112]	; (8002b94 <TIM_OC1_SetConfig+0xd4>)
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d10c      	bne.n	8002b42 <TIM_OC1_SetConfig+0x82>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002b28:	697b      	ldr	r3, [r7, #20]
 8002b2a:	f023 0308 	bic.w	r3, r3, #8
 8002b2e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	68db      	ldr	r3, [r3, #12]
 8002b34:	697a      	ldr	r2, [r7, #20]
 8002b36:	4313      	orrs	r3, r2
 8002b38:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002b3a:	697b      	ldr	r3, [r7, #20]
 8002b3c:	f023 0304 	bic.w	r3, r3, #4
 8002b40:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	4a13      	ldr	r2, [pc, #76]	; (8002b94 <TIM_OC1_SetConfig+0xd4>)
 8002b46:	4293      	cmp	r3, r2
 8002b48:	d111      	bne.n	8002b6e <TIM_OC1_SetConfig+0xae>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002b4a:	693b      	ldr	r3, [r7, #16]
 8002b4c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002b50:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002b52:	693b      	ldr	r3, [r7, #16]
 8002b54:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002b58:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	695b      	ldr	r3, [r3, #20]
 8002b5e:	693a      	ldr	r2, [r7, #16]
 8002b60:	4313      	orrs	r3, r2
 8002b62:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	699b      	ldr	r3, [r3, #24]
 8002b68:	693a      	ldr	r2, [r7, #16]
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	693a      	ldr	r2, [r7, #16]
 8002b72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	68fa      	ldr	r2, [r7, #12]
 8002b78:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	685a      	ldr	r2, [r3, #4]
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	697a      	ldr	r2, [r7, #20]
 8002b86:	621a      	str	r2, [r3, #32]
}
 8002b88:	bf00      	nop
 8002b8a:	371c      	adds	r7, #28
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	bc80      	pop	{r7}
 8002b90:	4770      	bx	lr
 8002b92:	bf00      	nop
 8002b94:	40012c00 	.word	0x40012c00

08002b98 <TIM_OC2_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	b087      	sub	sp, #28
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
 8002ba0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8002baa:	2300      	movs	r3, #0
 8002bac:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6a1b      	ldr	r3, [r3, #32]
 8002bb2:	f023 0210 	bic.w	r2, r3, #16
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6a1b      	ldr	r3, [r3, #32]
 8002bbe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	699b      	ldr	r3, [r3, #24]
 8002bca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002bd2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002bda:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	021b      	lsls	r3, r3, #8
 8002be2:	68fa      	ldr	r2, [r7, #12]
 8002be4:	4313      	orrs	r3, r2
 8002be6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002be8:	697b      	ldr	r3, [r7, #20]
 8002bea:	f023 0320 	bic.w	r3, r3, #32
 8002bee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	689b      	ldr	r3, [r3, #8]
 8002bf4:	011b      	lsls	r3, r3, #4
 8002bf6:	697a      	ldr	r2, [r7, #20]
 8002bf8:	4313      	orrs	r3, r2
 8002bfa:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	4a1d      	ldr	r2, [pc, #116]	; (8002c74 <TIM_OC2_SetConfig+0xdc>)
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d10d      	bne.n	8002c20 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002c04:	697b      	ldr	r3, [r7, #20]
 8002c06:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002c0a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	68db      	ldr	r3, [r3, #12]
 8002c10:	011b      	lsls	r3, r3, #4
 8002c12:	697a      	ldr	r2, [r7, #20]
 8002c14:	4313      	orrs	r3, r2
 8002c16:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002c18:	697b      	ldr	r3, [r7, #20]
 8002c1a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002c1e:	617b      	str	r3, [r7, #20]

  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	4a14      	ldr	r2, [pc, #80]	; (8002c74 <TIM_OC2_SetConfig+0xdc>)
 8002c24:	4293      	cmp	r3, r2
 8002c26:	d113      	bne.n	8002c50 <TIM_OC2_SetConfig+0xb8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002c28:	693b      	ldr	r3, [r7, #16]
 8002c2a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002c2e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002c30:	693b      	ldr	r3, [r7, #16]
 8002c32:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002c36:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	695b      	ldr	r3, [r3, #20]
 8002c3c:	009b      	lsls	r3, r3, #2
 8002c3e:	693a      	ldr	r2, [r7, #16]
 8002c40:	4313      	orrs	r3, r2
 8002c42:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	699b      	ldr	r3, [r3, #24]
 8002c48:	009b      	lsls	r3, r3, #2
 8002c4a:	693a      	ldr	r2, [r7, #16]
 8002c4c:	4313      	orrs	r3, r2
 8002c4e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	693a      	ldr	r2, [r7, #16]
 8002c54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	68fa      	ldr	r2, [r7, #12]
 8002c5a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	685a      	ldr	r2, [r3, #4]
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	697a      	ldr	r2, [r7, #20]
 8002c68:	621a      	str	r2, [r3, #32]
}
 8002c6a:	bf00      	nop
 8002c6c:	371c      	adds	r7, #28
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bc80      	pop	{r7}
 8002c72:	4770      	bx	lr
 8002c74:	40012c00 	.word	0x40012c00

08002c78 <TIM_OC3_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	b087      	sub	sp, #28
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
 8002c80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8002c82:	2300      	movs	r3, #0
 8002c84:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8002c86:	2300      	movs	r3, #0
 8002c88:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6a1b      	ldr	r3, [r3, #32]
 8002c92:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6a1b      	ldr	r3, [r3, #32]
 8002c9e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	69db      	ldr	r3, [r3, #28]
 8002caa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002cb2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	f023 0303 	bic.w	r3, r3, #3
 8002cba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	68fa      	ldr	r2, [r7, #12]
 8002cc2:	4313      	orrs	r3, r2
 8002cc4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002cc6:	697b      	ldr	r3, [r7, #20]
 8002cc8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002ccc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	689b      	ldr	r3, [r3, #8]
 8002cd2:	021b      	lsls	r3, r3, #8
 8002cd4:	697a      	ldr	r2, [r7, #20]
 8002cd6:	4313      	orrs	r3, r2
 8002cd8:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	4a1d      	ldr	r2, [pc, #116]	; (8002d54 <TIM_OC3_SetConfig+0xdc>)
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	d10d      	bne.n	8002cfe <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002ce2:	697b      	ldr	r3, [r7, #20]
 8002ce4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002ce8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	68db      	ldr	r3, [r3, #12]
 8002cee:	021b      	lsls	r3, r3, #8
 8002cf0:	697a      	ldr	r2, [r7, #20]
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002cf6:	697b      	ldr	r3, [r7, #20]
 8002cf8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002cfc:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	4a14      	ldr	r2, [pc, #80]	; (8002d54 <TIM_OC3_SetConfig+0xdc>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d113      	bne.n	8002d2e <TIM_OC3_SetConfig+0xb6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002d06:	693b      	ldr	r3, [r7, #16]
 8002d08:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002d0c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002d0e:	693b      	ldr	r3, [r7, #16]
 8002d10:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002d14:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	695b      	ldr	r3, [r3, #20]
 8002d1a:	011b      	lsls	r3, r3, #4
 8002d1c:	693a      	ldr	r2, [r7, #16]
 8002d1e:	4313      	orrs	r3, r2
 8002d20:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	699b      	ldr	r3, [r3, #24]
 8002d26:	011b      	lsls	r3, r3, #4
 8002d28:	693a      	ldr	r2, [r7, #16]
 8002d2a:	4313      	orrs	r3, r2
 8002d2c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	693a      	ldr	r2, [r7, #16]
 8002d32:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	68fa      	ldr	r2, [r7, #12]
 8002d38:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	685a      	ldr	r2, [r3, #4]
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	697a      	ldr	r2, [r7, #20]
 8002d46:	621a      	str	r2, [r3, #32]
}
 8002d48:	bf00      	nop
 8002d4a:	371c      	adds	r7, #28
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	bc80      	pop	{r7}
 8002d50:	4770      	bx	lr
 8002d52:	bf00      	nop
 8002d54:	40012c00 	.word	0x40012c00

08002d58 <TIM_OC4_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	b087      	sub	sp, #28
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
 8002d60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8002d62:	2300      	movs	r3, #0
 8002d64:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 8002d66:	2300      	movs	r3, #0
 8002d68:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U;
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6a1b      	ldr	r3, [r3, #32]
 8002d72:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6a1b      	ldr	r3, [r3, #32]
 8002d7e:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	69db      	ldr	r3, [r3, #28]
 8002d8a:	613b      	str	r3, [r7, #16]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002d8c:	693b      	ldr	r3, [r7, #16]
 8002d8e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002d92:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002d94:	693b      	ldr	r3, [r7, #16]
 8002d96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d9a:	613b      	str	r3, [r7, #16]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	021b      	lsls	r3, r3, #8
 8002da2:	693a      	ldr	r2, [r7, #16]
 8002da4:	4313      	orrs	r3, r2
 8002da6:	613b      	str	r3, [r7, #16]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002dae:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	689b      	ldr	r3, [r3, #8]
 8002db4:	031b      	lsls	r3, r3, #12
 8002db6:	68fa      	ldr	r2, [r7, #12]
 8002db8:	4313      	orrs	r3, r2
 8002dba:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	4a0f      	ldr	r2, [pc, #60]	; (8002dfc <TIM_OC4_SetConfig+0xa4>)
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d109      	bne.n	8002dd8 <TIM_OC4_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002dc4:	697b      	ldr	r3, [r7, #20]
 8002dc6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002dca:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	695b      	ldr	r3, [r3, #20]
 8002dd0:	019b      	lsls	r3, r3, #6
 8002dd2:	697a      	ldr	r2, [r7, #20]
 8002dd4:	4313      	orrs	r3, r2
 8002dd6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	697a      	ldr	r2, [r7, #20]
 8002ddc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	693a      	ldr	r2, [r7, #16]
 8002de2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	685a      	ldr	r2, [r3, #4]
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	68fa      	ldr	r2, [r7, #12]
 8002df0:	621a      	str	r2, [r3, #32]
}
 8002df2:	bf00      	nop
 8002df4:	371c      	adds	r7, #28
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bc80      	pop	{r7}
 8002dfa:	4770      	bx	lr
 8002dfc:	40012c00 	.word	0x40012c00

08002e00 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002e00:	b480      	push	{r7}
 8002e02:	b087      	sub	sp, #28
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	60f8      	str	r0, [r7, #12]
 8002e08:	60b9      	str	r1, [r7, #8]
 8002e0a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8002e10:	2300      	movs	r3, #0
 8002e12:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	6a1b      	ldr	r3, [r3, #32]
 8002e18:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	6a1b      	ldr	r3, [r3, #32]
 8002e1e:	f023 0201 	bic.w	r2, r3, #1
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	699b      	ldr	r3, [r3, #24]
 8002e2a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002e2c:	697b      	ldr	r3, [r7, #20]
 8002e2e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002e32:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	011b      	lsls	r3, r3, #4
 8002e38:	697a      	ldr	r2, [r7, #20]
 8002e3a:	4313      	orrs	r3, r2
 8002e3c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002e3e:	693b      	ldr	r3, [r7, #16]
 8002e40:	f023 030a 	bic.w	r3, r3, #10
 8002e44:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 8002e46:	693a      	ldr	r2, [r7, #16]
 8002e48:	68bb      	ldr	r3, [r7, #8]
 8002e4a:	4313      	orrs	r3, r2
 8002e4c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	697a      	ldr	r2, [r7, #20]
 8002e52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	693a      	ldr	r2, [r7, #16]
 8002e58:	621a      	str	r2, [r3, #32]
}
 8002e5a:	bf00      	nop
 8002e5c:	371c      	adds	r7, #28
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bc80      	pop	{r7}
 8002e62:	4770      	bx	lr

08002e64 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b087      	sub	sp, #28
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	60f8      	str	r0, [r7, #12]
 8002e6c:	60b9      	str	r1, [r7, #8]
 8002e6e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8002e70:	2300      	movs	r3, #0
 8002e72:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8002e74:	2300      	movs	r3, #0
 8002e76:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	6a1b      	ldr	r3, [r3, #32]
 8002e7c:	f023 0210 	bic.w	r2, r3, #16
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	699b      	ldr	r3, [r3, #24]
 8002e88:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	6a1b      	ldr	r3, [r3, #32]
 8002e8e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002e90:	697b      	ldr	r3, [r7, #20]
 8002e92:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002e96:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	031b      	lsls	r3, r3, #12
 8002e9c:	697a      	ldr	r2, [r7, #20]
 8002e9e:	4313      	orrs	r3, r2
 8002ea0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002ea2:	693b      	ldr	r3, [r7, #16]
 8002ea4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002ea8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002eaa:	68bb      	ldr	r3, [r7, #8]
 8002eac:	011b      	lsls	r3, r3, #4
 8002eae:	693a      	ldr	r2, [r7, #16]
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	697a      	ldr	r2, [r7, #20]
 8002eb8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	693a      	ldr	r2, [r7, #16]
 8002ebe:	621a      	str	r2, [r3, #32]
}
 8002ec0:	bf00      	nop
 8002ec2:	371c      	adds	r7, #28
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	bc80      	pop	{r7}
 8002ec8:	4770      	bx	lr

08002eca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2 : Filtered Timer Input 2
  *            @arg TIM_TS_ETRF : External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
 8002eca:	b480      	push	{r7}
 8002ecc:	b085      	sub	sp, #20
 8002ece:	af00      	add	r7, sp, #0
 8002ed0:	6078      	str	r0, [r7, #4]
 8002ed2:	460b      	mov	r3, r1
 8002ed4:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0U;
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	60fb      	str	r3, [r7, #12]

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	689b      	ldr	r3, [r3, #8]
 8002ede:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ee6:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002ee8:	887b      	ldrh	r3, [r7, #2]
 8002eea:	f043 0307 	orr.w	r3, r3, #7
 8002eee:	b29b      	uxth	r3, r3
 8002ef0:	461a      	mov	r2, r3
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	4313      	orrs	r3, r2
 8002ef6:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	68fa      	ldr	r2, [r7, #12]
 8002efc:	609a      	str	r2, [r3, #8]
}
 8002efe:	bf00      	nop
 8002f00:	3714      	adds	r7, #20
 8002f02:	46bd      	mov	sp, r7
 8002f04:	bc80      	pop	{r7}
 8002f06:	4770      	bx	lr

08002f08 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002f08:	b480      	push	{r7}
 8002f0a:	b087      	sub	sp, #28
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	60f8      	str	r0, [r7, #12]
 8002f10:	60b9      	str	r1, [r7, #8]
 8002f12:	607a      	str	r2, [r7, #4]
 8002f14:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8002f16:	2300      	movs	r3, #0
 8002f18:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	689b      	ldr	r3, [r3, #8]
 8002f1e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002f20:	697b      	ldr	r3, [r7, #20]
 8002f22:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002f26:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	021a      	lsls	r2, r3, #8
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	431a      	orrs	r2, r3
 8002f30:	68bb      	ldr	r3, [r7, #8]
 8002f32:	4313      	orrs	r3, r2
 8002f34:	697a      	ldr	r2, [r7, #20]
 8002f36:	4313      	orrs	r3, r2
 8002f38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	697a      	ldr	r2, [r7, #20]
 8002f3e:	609a      	str	r2, [r3, #8]
}
 8002f40:	bf00      	nop
 8002f42:	371c      	adds	r7, #28
 8002f44:	46bd      	mov	sp, r7
 8002f46:	bc80      	pop	{r7}
 8002f48:	4770      	bx	lr

08002f4a <TIM_CCxChannelCmd>:
  * @param  ChannelState : specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002f4a:	b480      	push	{r7}
 8002f4c:	b087      	sub	sp, #28
 8002f4e:	af00      	add	r7, sp, #0
 8002f50:	60f8      	str	r0, [r7, #12]
 8002f52:	60b9      	str	r1, [r7, #8]
 8002f54:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8002f56:	2300      	movs	r3, #0
 8002f58:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8002f5a:	2201      	movs	r2, #1
 8002f5c:	68bb      	ldr	r3, [r7, #8]
 8002f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f62:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	6a1a      	ldr	r2, [r3, #32]
 8002f68:	697b      	ldr	r3, [r7, #20]
 8002f6a:	43db      	mvns	r3, r3
 8002f6c:	401a      	ands	r2, r3
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	6a1a      	ldr	r2, [r3, #32]
 8002f76:	6879      	ldr	r1, [r7, #4]
 8002f78:	68bb      	ldr	r3, [r7, #8]
 8002f7a:	fa01 f303 	lsl.w	r3, r1, r3
 8002f7e:	431a      	orrs	r2, r3
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	621a      	str	r2, [r3, #32]
}
 8002f84:	bf00      	nop
 8002f86:	371c      	adds	r7, #28
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bc80      	pop	{r7}
 8002f8c:	4770      	bx	lr

08002f8e <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8002f8e:	b480      	push	{r7}
 8002f90:	b083      	sub	sp, #12
 8002f92:	af00      	add	r7, sp, #0
 8002f94:	6078      	str	r0, [r7, #4]
 8002f96:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f9e:	2b01      	cmp	r3, #1
 8002fa0:	d101      	bne.n	8002fa6 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002fa2:	2302      	movs	r3, #2
 8002fa4:	e032      	b.n	800300c <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2201      	movs	r2, #1
 8002faa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2202      	movs	r2, #2
 8002fb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	687a      	ldr	r2, [r7, #4]
 8002fbc:	6812      	ldr	r2, [r2, #0]
 8002fbe:	6852      	ldr	r2, [r2, #4]
 8002fc0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002fc4:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	687a      	ldr	r2, [r7, #4]
 8002fcc:	6812      	ldr	r2, [r2, #0]
 8002fce:	6851      	ldr	r1, [r2, #4]
 8002fd0:	683a      	ldr	r2, [r7, #0]
 8002fd2:	6812      	ldr	r2, [r2, #0]
 8002fd4:	430a      	orrs	r2, r1
 8002fd6:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	687a      	ldr	r2, [r7, #4]
 8002fde:	6812      	ldr	r2, [r2, #0]
 8002fe0:	6892      	ldr	r2, [r2, #8]
 8002fe2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002fe6:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	687a      	ldr	r2, [r7, #4]
 8002fee:	6812      	ldr	r2, [r2, #0]
 8002ff0:	6891      	ldr	r1, [r2, #8]
 8002ff2:	683a      	ldr	r2, [r7, #0]
 8002ff4:	6852      	ldr	r2, [r2, #4]
 8002ff6:	430a      	orrs	r2, r1
 8002ff8:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2201      	movs	r2, #1
 8002ffe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2200      	movs	r2, #0
 8003006:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800300a:	2300      	movs	r3, #0
}
 800300c:	4618      	mov	r0, r3
 800300e:	370c      	adds	r7, #12
 8003010:	46bd      	mov	sp, r7
 8003012:	bc80      	pop	{r7}
 8003014:	4770      	bx	lr

08003016 <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8003016:	b480      	push	{r7}
 8003018:	b083      	sub	sp, #12
 800301a:	af00      	add	r7, sp, #0
 800301c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 800301e:	bf00      	nop
 8003020:	370c      	adds	r7, #12
 8003022:	46bd      	mov	sp, r7
 8003024:	bc80      	pop	{r7}
 8003026:	4770      	bx	lr

08003028 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003028:	b480      	push	{r7}
 800302a:	b083      	sub	sp, #12
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003030:	bf00      	nop
 8003032:	370c      	adds	r7, #12
 8003034:	46bd      	mov	sp, r7
 8003036:	bc80      	pop	{r7}
 8003038:	4770      	bx	lr

0800303a <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 800303a:	b580      	push	{r7, lr}
 800303c:	af00      	add	r7, sp, #0

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800303e:	f001 f979 	bl	8004334 <xTaskGetSchedulerState>
 8003042:	4603      	mov	r3, r0
 8003044:	2b01      	cmp	r3, #1
 8003046:	d001      	beq.n	800304c <osSystickHandler+0x12>
  {
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
 8003048:	f000 f9fe 	bl	8003448 <xPortSysTickHandler>
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 800304c:	bf00      	nop
 800304e:	bd80      	pop	{r7, pc}

08003050 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003050:	b480      	push	{r7}
 8003052:	b083      	sub	sp, #12
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	f103 0208 	add.w	r2, r3, #8
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	f04f 32ff 	mov.w	r2, #4294967295
 8003068:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	f103 0208 	add.w	r2, r3, #8
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	f103 0208 	add.w	r2, r3, #8
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	2200      	movs	r2, #0
 8003082:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003084:	bf00      	nop
 8003086:	370c      	adds	r7, #12
 8003088:	46bd      	mov	sp, r7
 800308a:	bc80      	pop	{r7}
 800308c:	4770      	bx	lr

0800308e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800308e:	b480      	push	{r7}
 8003090:	b083      	sub	sp, #12
 8003092:	af00      	add	r7, sp, #0
 8003094:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2200      	movs	r2, #0
 800309a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800309c:	bf00      	nop
 800309e:	370c      	adds	r7, #12
 80030a0:	46bd      	mov	sp, r7
 80030a2:	bc80      	pop	{r7}
 80030a4:	4770      	bx	lr

080030a6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80030a6:	b480      	push	{r7}
 80030a8:	b085      	sub	sp, #20
 80030aa:	af00      	add	r7, sp, #0
 80030ac:	6078      	str	r0, [r7, #4]
 80030ae:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	685b      	ldr	r3, [r3, #4]
 80030b4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	68fa      	ldr	r2, [r7, #12]
 80030ba:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	689a      	ldr	r2, [r3, #8]
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	689b      	ldr	r3, [r3, #8]
 80030c8:	683a      	ldr	r2, [r7, #0]
 80030ca:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	683a      	ldr	r2, [r7, #0]
 80030d0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	687a      	ldr	r2, [r7, #4]
 80030d6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	1c5a      	adds	r2, r3, #1
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	601a      	str	r2, [r3, #0]
}
 80030e2:	bf00      	nop
 80030e4:	3714      	adds	r7, #20
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bc80      	pop	{r7}
 80030ea:	4770      	bx	lr

080030ec <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80030ec:	b480      	push	{r7}
 80030ee:	b085      	sub	sp, #20
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
 80030f4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80030fc:	68bb      	ldr	r3, [r7, #8]
 80030fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003102:	d103      	bne.n	800310c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	691b      	ldr	r3, [r3, #16]
 8003108:	60fb      	str	r3, [r7, #12]
 800310a:	e00c      	b.n	8003126 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	3308      	adds	r3, #8
 8003110:	60fb      	str	r3, [r7, #12]
 8003112:	e002      	b.n	800311a <vListInsert+0x2e>
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	60fb      	str	r3, [r7, #12]
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	685b      	ldr	r3, [r3, #4]
 800311e:	681a      	ldr	r2, [r3, #0]
 8003120:	68bb      	ldr	r3, [r7, #8]
 8003122:	429a      	cmp	r2, r3
 8003124:	d9f6      	bls.n	8003114 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	685a      	ldr	r2, [r3, #4]
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	685b      	ldr	r3, [r3, #4]
 8003132:	683a      	ldr	r2, [r7, #0]
 8003134:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	68fa      	ldr	r2, [r7, #12]
 800313a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	683a      	ldr	r2, [r7, #0]
 8003140:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	687a      	ldr	r2, [r7, #4]
 8003146:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	1c5a      	adds	r2, r3, #1
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	601a      	str	r2, [r3, #0]
}
 8003152:	bf00      	nop
 8003154:	3714      	adds	r7, #20
 8003156:	46bd      	mov	sp, r7
 8003158:	bc80      	pop	{r7}
 800315a:	4770      	bx	lr

0800315c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800315c:	b480      	push	{r7}
 800315e:	b085      	sub	sp, #20
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	691b      	ldr	r3, [r3, #16]
 8003168:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	685b      	ldr	r3, [r3, #4]
 800316e:	687a      	ldr	r2, [r7, #4]
 8003170:	6892      	ldr	r2, [r2, #8]
 8003172:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	689b      	ldr	r3, [r3, #8]
 8003178:	687a      	ldr	r2, [r7, #4]
 800317a:	6852      	ldr	r2, [r2, #4]
 800317c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	685a      	ldr	r2, [r3, #4]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	429a      	cmp	r2, r3
 8003186:	d103      	bne.n	8003190 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	689a      	ldr	r2, [r3, #8]
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2200      	movs	r2, #0
 8003194:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	1e5a      	subs	r2, r3, #1
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
}
 80031a4:	4618      	mov	r0, r3
 80031a6:	3714      	adds	r7, #20
 80031a8:	46bd      	mov	sp, r7
 80031aa:	bc80      	pop	{r7}
 80031ac:	4770      	bx	lr
	...

080031b0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80031b0:	b480      	push	{r7}
 80031b2:	b085      	sub	sp, #20
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	60f8      	str	r0, [r7, #12]
 80031b8:	60b9      	str	r1, [r7, #8]
 80031ba:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	3b04      	subs	r3, #4
 80031c0:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80031c8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	3b04      	subs	r3, #4
 80031ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80031d0:	68bb      	ldr	r3, [r7, #8]
 80031d2:	f023 0201 	bic.w	r2, r3, #1
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	3b04      	subs	r3, #4
 80031de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80031e0:	4a08      	ldr	r2, [pc, #32]	; (8003204 <pxPortInitialiseStack+0x54>)
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	3b14      	subs	r3, #20
 80031ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80031ec:	687a      	ldr	r2, [r7, #4]
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	3b20      	subs	r3, #32
 80031f6:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80031f8:	68fb      	ldr	r3, [r7, #12]
}
 80031fa:	4618      	mov	r0, r3
 80031fc:	3714      	adds	r7, #20
 80031fe:	46bd      	mov	sp, r7
 8003200:	bc80      	pop	{r7}
 8003202:	4770      	bx	lr
 8003204:	08003209 	.word	0x08003209

08003208 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003208:	b480      	push	{r7}
 800320a:	b083      	sub	sp, #12
 800320c:	af00      	add	r7, sp, #0
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800320e:	4b0c      	ldr	r3, [pc, #48]	; (8003240 <prvTaskExitError+0x38>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003216:	d009      	beq.n	800322c <prvTaskExitError+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003218:	f04f 0350 	mov.w	r3, #80	; 0x50
 800321c:	f383 8811 	msr	BASEPRI, r3
 8003220:	f3bf 8f6f 	isb	sy
 8003224:	f3bf 8f4f 	dsb	sy
 8003228:	607b      	str	r3, [r7, #4]
 800322a:	e7fe      	b.n	800322a <prvTaskExitError+0x22>
 800322c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003230:	f383 8811 	msr	BASEPRI, r3
 8003234:	f3bf 8f6f 	isb	sy
 8003238:	f3bf 8f4f 	dsb	sy
 800323c:	603b      	str	r3, [r7, #0]
	portDISABLE_INTERRUPTS();
	for( ;; );
 800323e:	e7fe      	b.n	800323e <prvTaskExitError+0x36>
 8003240:	20000004 	.word	0x20000004
	...

08003250 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003250:	4b07      	ldr	r3, [pc, #28]	; (8003270 <pxCurrentTCBConst2>)
 8003252:	6819      	ldr	r1, [r3, #0]
 8003254:	6808      	ldr	r0, [r1, #0]
 8003256:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800325a:	f380 8809 	msr	PSP, r0
 800325e:	f3bf 8f6f 	isb	sy
 8003262:	f04f 0000 	mov.w	r0, #0
 8003266:	f380 8811 	msr	BASEPRI, r0
 800326a:	f04e 0e0d 	orr.w	lr, lr, #13
 800326e:	4770      	bx	lr

08003270 <pxCurrentTCBConst2>:
 8003270:	20004064 	.word	0x20004064
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003274:	bf00      	nop
 8003276:	bf00      	nop

08003278 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8003278:	4806      	ldr	r0, [pc, #24]	; (8003294 <prvPortStartFirstTask+0x1c>)
 800327a:	6800      	ldr	r0, [r0, #0]
 800327c:	6800      	ldr	r0, [r0, #0]
 800327e:	f380 8808 	msr	MSP, r0
 8003282:	b662      	cpsie	i
 8003284:	b661      	cpsie	f
 8003286:	f3bf 8f4f 	dsb	sy
 800328a:	f3bf 8f6f 	isb	sy
 800328e:	df00      	svc	0
 8003290:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8003292:	bf00      	nop
 8003294:	e000ed08 	.word	0xe000ed08

08003298 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b084      	sub	sp, #16
 800329c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800329e:	4b28      	ldr	r3, [pc, #160]	; (8003340 <xPortStartScheduler+0xa8>)
 80032a0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	781b      	ldrb	r3, [r3, #0]
 80032a6:	b2db      	uxtb	r3, r3
 80032a8:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	22ff      	movs	r2, #255	; 0xff
 80032ae:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	781b      	ldrb	r3, [r3, #0]
 80032b4:	b2db      	uxtb	r3, r3
 80032b6:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80032b8:	79fb      	ldrb	r3, [r7, #7]
 80032ba:	b2db      	uxtb	r3, r3
 80032bc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80032c0:	b2da      	uxtb	r2, r3
 80032c2:	4b20      	ldr	r3, [pc, #128]	; (8003344 <xPortStartScheduler+0xac>)
 80032c4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80032c6:	4b20      	ldr	r3, [pc, #128]	; (8003348 <xPortStartScheduler+0xb0>)
 80032c8:	2207      	movs	r2, #7
 80032ca:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80032cc:	e009      	b.n	80032e2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80032ce:	4b1e      	ldr	r3, [pc, #120]	; (8003348 <xPortStartScheduler+0xb0>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	3b01      	subs	r3, #1
 80032d4:	4a1c      	ldr	r2, [pc, #112]	; (8003348 <xPortStartScheduler+0xb0>)
 80032d6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80032d8:	79fb      	ldrb	r3, [r7, #7]
 80032da:	b2db      	uxtb	r3, r3
 80032dc:	005b      	lsls	r3, r3, #1
 80032de:	b2db      	uxtb	r3, r3
 80032e0:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80032e2:	79fb      	ldrb	r3, [r7, #7]
 80032e4:	b2db      	uxtb	r3, r3
 80032e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032ea:	2b80      	cmp	r3, #128	; 0x80
 80032ec:	d0ef      	beq.n	80032ce <xPortStartScheduler+0x36>
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80032ee:	4b16      	ldr	r3, [pc, #88]	; (8003348 <xPortStartScheduler+0xb0>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	021b      	lsls	r3, r3, #8
 80032f4:	4a14      	ldr	r2, [pc, #80]	; (8003348 <xPortStartScheduler+0xb0>)
 80032f6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80032f8:	4b13      	ldr	r3, [pc, #76]	; (8003348 <xPortStartScheduler+0xb0>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003300:	4a11      	ldr	r2, [pc, #68]	; (8003348 <xPortStartScheduler+0xb0>)
 8003302:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003304:	68bb      	ldr	r3, [r7, #8]
 8003306:	b2da      	uxtb	r2, r3
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800330c:	4a0f      	ldr	r2, [pc, #60]	; (800334c <xPortStartScheduler+0xb4>)
 800330e:	4b0f      	ldr	r3, [pc, #60]	; (800334c <xPortStartScheduler+0xb4>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003316:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003318:	4a0c      	ldr	r2, [pc, #48]	; (800334c <xPortStartScheduler+0xb4>)
 800331a:	4b0c      	ldr	r3, [pc, #48]	; (800334c <xPortStartScheduler+0xb4>)
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8003322:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8003324:	f000 f8b0 	bl	8003488 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8003328:	4b09      	ldr	r3, [pc, #36]	; (8003350 <xPortStartScheduler+0xb8>)
 800332a:	2200      	movs	r2, #0
 800332c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800332e:	f7ff ffa3 	bl	8003278 <prvPortStartFirstTask>

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
 8003332:	f7ff ff69 	bl	8003208 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8003336:	2300      	movs	r3, #0
}
 8003338:	4618      	mov	r0, r3
 800333a:	3710      	adds	r7, #16
 800333c:	46bd      	mov	sp, r7
 800333e:	bd80      	pop	{r7, pc}
 8003340:	e000e400 	.word	0xe000e400
 8003344:	20000044 	.word	0x20000044
 8003348:	20000048 	.word	0x20000048
 800334c:	e000ed20 	.word	0xe000ed20
 8003350:	20000004 	.word	0x20000004

08003354 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003354:	b480      	push	{r7}
 8003356:	b083      	sub	sp, #12
 8003358:	af00      	add	r7, sp, #0
 800335a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800335e:	f383 8811 	msr	BASEPRI, r3
 8003362:	f3bf 8f6f 	isb	sy
 8003366:	f3bf 8f4f 	dsb	sy
 800336a:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800336c:	4b0e      	ldr	r3, [pc, #56]	; (80033a8 <vPortEnterCritical+0x54>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	3301      	adds	r3, #1
 8003372:	4a0d      	ldr	r2, [pc, #52]	; (80033a8 <vPortEnterCritical+0x54>)
 8003374:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8003376:	4b0c      	ldr	r3, [pc, #48]	; (80033a8 <vPortEnterCritical+0x54>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	2b01      	cmp	r3, #1
 800337c:	d10e      	bne.n	800339c <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800337e:	4b0b      	ldr	r3, [pc, #44]	; (80033ac <vPortEnterCritical+0x58>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	b2db      	uxtb	r3, r3
 8003384:	2b00      	cmp	r3, #0
 8003386:	d009      	beq.n	800339c <vPortEnterCritical+0x48>
 8003388:	f04f 0350 	mov.w	r3, #80	; 0x50
 800338c:	f383 8811 	msr	BASEPRI, r3
 8003390:	f3bf 8f6f 	isb	sy
 8003394:	f3bf 8f4f 	dsb	sy
 8003398:	603b      	str	r3, [r7, #0]
 800339a:	e7fe      	b.n	800339a <vPortEnterCritical+0x46>
	}
}
 800339c:	bf00      	nop
 800339e:	370c      	adds	r7, #12
 80033a0:	46bd      	mov	sp, r7
 80033a2:	bc80      	pop	{r7}
 80033a4:	4770      	bx	lr
 80033a6:	bf00      	nop
 80033a8:	20000004 	.word	0x20000004
 80033ac:	e000ed04 	.word	0xe000ed04

080033b0 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80033b0:	b480      	push	{r7}
 80033b2:	b083      	sub	sp, #12
 80033b4:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80033b6:	4b10      	ldr	r3, [pc, #64]	; (80033f8 <vPortExitCritical+0x48>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d109      	bne.n	80033d2 <vPortExitCritical+0x22>
 80033be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033c2:	f383 8811 	msr	BASEPRI, r3
 80033c6:	f3bf 8f6f 	isb	sy
 80033ca:	f3bf 8f4f 	dsb	sy
 80033ce:	607b      	str	r3, [r7, #4]
 80033d0:	e7fe      	b.n	80033d0 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 80033d2:	4b09      	ldr	r3, [pc, #36]	; (80033f8 <vPortExitCritical+0x48>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	3b01      	subs	r3, #1
 80033d8:	4a07      	ldr	r2, [pc, #28]	; (80033f8 <vPortExitCritical+0x48>)
 80033da:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80033dc:	4b06      	ldr	r3, [pc, #24]	; (80033f8 <vPortExitCritical+0x48>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d104      	bne.n	80033ee <vPortExitCritical+0x3e>
 80033e4:	2300      	movs	r3, #0
 80033e6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 80033ee:	bf00      	nop
 80033f0:	370c      	adds	r7, #12
 80033f2:	46bd      	mov	sp, r7
 80033f4:	bc80      	pop	{r7}
 80033f6:	4770      	bx	lr
 80033f8:	20000004 	.word	0x20000004
 80033fc:	00000000 	.word	0x00000000

08003400 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8003400:	f3ef 8009 	mrs	r0, PSP
 8003404:	f3bf 8f6f 	isb	sy
 8003408:	4b0d      	ldr	r3, [pc, #52]	; (8003440 <pxCurrentTCBConst>)
 800340a:	681a      	ldr	r2, [r3, #0]
 800340c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003410:	6010      	str	r0, [r2, #0]
 8003412:	e92d 4008 	stmdb	sp!, {r3, lr}
 8003416:	f04f 0050 	mov.w	r0, #80	; 0x50
 800341a:	f380 8811 	msr	BASEPRI, r0
 800341e:	f000 fe67 	bl	80040f0 <vTaskSwitchContext>
 8003422:	f04f 0000 	mov.w	r0, #0
 8003426:	f380 8811 	msr	BASEPRI, r0
 800342a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800342e:	6819      	ldr	r1, [r3, #0]
 8003430:	6808      	ldr	r0, [r1, #0]
 8003432:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003436:	f380 8809 	msr	PSP, r0
 800343a:	f3bf 8f6f 	isb	sy
 800343e:	4770      	bx	lr

08003440 <pxCurrentTCBConst>:
 8003440:	20004064 	.word	0x20004064
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003444:	bf00      	nop
 8003446:	bf00      	nop

08003448 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b082      	sub	sp, #8
 800344c:	af00      	add	r7, sp, #0
	__asm volatile
 800344e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003452:	f383 8811 	msr	BASEPRI, r3
 8003456:	f3bf 8f6f 	isb	sy
 800345a:	f3bf 8f4f 	dsb	sy
 800345e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003460:	f000 fd8a 	bl	8003f78 <xTaskIncrementTick>
 8003464:	4603      	mov	r3, r0
 8003466:	2b00      	cmp	r3, #0
 8003468:	d003      	beq.n	8003472 <xPortSysTickHandler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800346a:	4b06      	ldr	r3, [pc, #24]	; (8003484 <xPortSysTickHandler+0x3c>)
 800346c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003470:	601a      	str	r2, [r3, #0]
 8003472:	2300      	movs	r3, #0
 8003474:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800347c:	bf00      	nop
 800347e:	3708      	adds	r7, #8
 8003480:	46bd      	mov	sp, r7
 8003482:	bd80      	pop	{r7, pc}
 8003484:	e000ed04 	.word	0xe000ed04

08003488 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8003488:	b480      	push	{r7}
 800348a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800348c:	4a07      	ldr	r2, [pc, #28]	; (80034ac <vPortSetupTimerInterrupt+0x24>)
 800348e:	4b08      	ldr	r3, [pc, #32]	; (80034b0 <vPortSetupTimerInterrupt+0x28>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4908      	ldr	r1, [pc, #32]	; (80034b4 <vPortSetupTimerInterrupt+0x2c>)
 8003494:	fba1 1303 	umull	r1, r3, r1, r3
 8003498:	099b      	lsrs	r3, r3, #6
 800349a:	3b01      	subs	r3, #1
 800349c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800349e:	4b06      	ldr	r3, [pc, #24]	; (80034b8 <vPortSetupTimerInterrupt+0x30>)
 80034a0:	2207      	movs	r2, #7
 80034a2:	601a      	str	r2, [r3, #0]
}
 80034a4:	bf00      	nop
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bc80      	pop	{r7}
 80034aa:	4770      	bx	lr
 80034ac:	e000e014 	.word	0xe000e014
 80034b0:	20000024 	.word	0x20000024
 80034b4:	10624dd3 	.word	0x10624dd3
 80034b8:	e000e010 	.word	0xe000e010

080034bc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	b08a      	sub	sp, #40	; 0x28
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80034c4:	2300      	movs	r3, #0
 80034c6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80034c8:	f000 fcac 	bl	8003e24 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80034cc:	4b57      	ldr	r3, [pc, #348]	; (800362c <pvPortMalloc+0x170>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d101      	bne.n	80034d8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80034d4:	f000 f90c 	bl	80036f0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80034d8:	4b55      	ldr	r3, [pc, #340]	; (8003630 <pvPortMalloc+0x174>)
 80034da:	681a      	ldr	r2, [r3, #0]
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	4013      	ands	r3, r2
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	f040 808c 	bne.w	80035fe <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d01c      	beq.n	8003526 <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 80034ec:	2208      	movs	r2, #8
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	4413      	add	r3, r2
 80034f2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	f003 0307 	and.w	r3, r3, #7
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d013      	beq.n	8003526 <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	f023 0307 	bic.w	r3, r3, #7
 8003504:	3308      	adds	r3, #8
 8003506:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	f003 0307 	and.w	r3, r3, #7
 800350e:	2b00      	cmp	r3, #0
 8003510:	d009      	beq.n	8003526 <pvPortMalloc+0x6a>
	__asm volatile
 8003512:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003516:	f383 8811 	msr	BASEPRI, r3
 800351a:	f3bf 8f6f 	isb	sy
 800351e:	f3bf 8f4f 	dsb	sy
 8003522:	617b      	str	r3, [r7, #20]
 8003524:	e7fe      	b.n	8003524 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d068      	beq.n	80035fe <pvPortMalloc+0x142>
 800352c:	4b41      	ldr	r3, [pc, #260]	; (8003634 <pvPortMalloc+0x178>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	687a      	ldr	r2, [r7, #4]
 8003532:	429a      	cmp	r2, r3
 8003534:	d863      	bhi.n	80035fe <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8003536:	4b40      	ldr	r3, [pc, #256]	; (8003638 <pvPortMalloc+0x17c>)
 8003538:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800353a:	4b3f      	ldr	r3, [pc, #252]	; (8003638 <pvPortMalloc+0x17c>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003540:	e004      	b.n	800354c <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8003542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003544:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8003546:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800354c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800354e:	685a      	ldr	r2, [r3, #4]
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	429a      	cmp	r2, r3
 8003554:	d203      	bcs.n	800355e <pvPortMalloc+0xa2>
 8003556:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d1f1      	bne.n	8003542 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800355e:	4b33      	ldr	r3, [pc, #204]	; (800362c <pvPortMalloc+0x170>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003564:	429a      	cmp	r2, r3
 8003566:	d04a      	beq.n	80035fe <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003568:	6a3b      	ldr	r3, [r7, #32]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	2208      	movs	r2, #8
 800356e:	4413      	add	r3, r2
 8003570:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003574:	681a      	ldr	r2, [r3, #0]
 8003576:	6a3b      	ldr	r3, [r7, #32]
 8003578:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800357a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800357c:	685a      	ldr	r2, [r3, #4]
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	1ad2      	subs	r2, r2, r3
 8003582:	2308      	movs	r3, #8
 8003584:	005b      	lsls	r3, r3, #1
 8003586:	429a      	cmp	r2, r3
 8003588:	d91e      	bls.n	80035c8 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800358a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	4413      	add	r3, r2
 8003590:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003592:	69bb      	ldr	r3, [r7, #24]
 8003594:	f003 0307 	and.w	r3, r3, #7
 8003598:	2b00      	cmp	r3, #0
 800359a:	d009      	beq.n	80035b0 <pvPortMalloc+0xf4>
 800359c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035a0:	f383 8811 	msr	BASEPRI, r3
 80035a4:	f3bf 8f6f 	isb	sy
 80035a8:	f3bf 8f4f 	dsb	sy
 80035ac:	613b      	str	r3, [r7, #16]
 80035ae:	e7fe      	b.n	80035ae <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80035b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035b2:	685a      	ldr	r2, [r3, #4]
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	1ad2      	subs	r2, r2, r3
 80035b8:	69bb      	ldr	r3, [r7, #24]
 80035ba:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80035bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035be:	687a      	ldr	r2, [r7, #4]
 80035c0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80035c2:	69b8      	ldr	r0, [r7, #24]
 80035c4:	f000 f8f6 	bl	80037b4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80035c8:	4b1a      	ldr	r3, [pc, #104]	; (8003634 <pvPortMalloc+0x178>)
 80035ca:	681a      	ldr	r2, [r3, #0]
 80035cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035ce:	685b      	ldr	r3, [r3, #4]
 80035d0:	1ad3      	subs	r3, r2, r3
 80035d2:	4a18      	ldr	r2, [pc, #96]	; (8003634 <pvPortMalloc+0x178>)
 80035d4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80035d6:	4b17      	ldr	r3, [pc, #92]	; (8003634 <pvPortMalloc+0x178>)
 80035d8:	681a      	ldr	r2, [r3, #0]
 80035da:	4b18      	ldr	r3, [pc, #96]	; (800363c <pvPortMalloc+0x180>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	429a      	cmp	r2, r3
 80035e0:	d203      	bcs.n	80035ea <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80035e2:	4b14      	ldr	r3, [pc, #80]	; (8003634 <pvPortMalloc+0x178>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	4a15      	ldr	r2, [pc, #84]	; (800363c <pvPortMalloc+0x180>)
 80035e8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80035ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035ec:	685a      	ldr	r2, [r3, #4]
 80035ee:	4b10      	ldr	r3, [pc, #64]	; (8003630 <pvPortMalloc+0x174>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	431a      	orrs	r2, r3
 80035f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035f6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80035f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035fa:	2200      	movs	r2, #0
 80035fc:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80035fe:	f000 fc1f 	bl	8003e40 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003602:	69fb      	ldr	r3, [r7, #28]
 8003604:	f003 0307 	and.w	r3, r3, #7
 8003608:	2b00      	cmp	r3, #0
 800360a:	d009      	beq.n	8003620 <pvPortMalloc+0x164>
 800360c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003610:	f383 8811 	msr	BASEPRI, r3
 8003614:	f3bf 8f6f 	isb	sy
 8003618:	f3bf 8f4f 	dsb	sy
 800361c:	60fb      	str	r3, [r7, #12]
 800361e:	e7fe      	b.n	800361e <pvPortMalloc+0x162>
	return pvReturn;
 8003620:	69fb      	ldr	r3, [r7, #28]
}
 8003622:	4618      	mov	r0, r3
 8003624:	3728      	adds	r7, #40	; 0x28
 8003626:	46bd      	mov	sp, r7
 8003628:	bd80      	pop	{r7, pc}
 800362a:	bf00      	nop
 800362c:	20004054 	.word	0x20004054
 8003630:	20004060 	.word	0x20004060
 8003634:	20004058 	.word	0x20004058
 8003638:	2000404c 	.word	0x2000404c
 800363c:	2000405c 	.word	0x2000405c

08003640 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b086      	sub	sp, #24
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2b00      	cmp	r3, #0
 8003650:	d046      	beq.n	80036e0 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8003652:	2308      	movs	r3, #8
 8003654:	425b      	negs	r3, r3
 8003656:	697a      	ldr	r2, [r7, #20]
 8003658:	4413      	add	r3, r2
 800365a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800365c:	697b      	ldr	r3, [r7, #20]
 800365e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003660:	693b      	ldr	r3, [r7, #16]
 8003662:	685a      	ldr	r2, [r3, #4]
 8003664:	4b20      	ldr	r3, [pc, #128]	; (80036e8 <vPortFree+0xa8>)
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	4013      	ands	r3, r2
 800366a:	2b00      	cmp	r3, #0
 800366c:	d109      	bne.n	8003682 <vPortFree+0x42>
 800366e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003672:	f383 8811 	msr	BASEPRI, r3
 8003676:	f3bf 8f6f 	isb	sy
 800367a:	f3bf 8f4f 	dsb	sy
 800367e:	60fb      	str	r3, [r7, #12]
 8003680:	e7fe      	b.n	8003680 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003682:	693b      	ldr	r3, [r7, #16]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d009      	beq.n	800369e <vPortFree+0x5e>
 800368a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800368e:	f383 8811 	msr	BASEPRI, r3
 8003692:	f3bf 8f6f 	isb	sy
 8003696:	f3bf 8f4f 	dsb	sy
 800369a:	60bb      	str	r3, [r7, #8]
 800369c:	e7fe      	b.n	800369c <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800369e:	693b      	ldr	r3, [r7, #16]
 80036a0:	685a      	ldr	r2, [r3, #4]
 80036a2:	4b11      	ldr	r3, [pc, #68]	; (80036e8 <vPortFree+0xa8>)
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	4013      	ands	r3, r2
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d019      	beq.n	80036e0 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80036ac:	693b      	ldr	r3, [r7, #16]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d115      	bne.n	80036e0 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80036b4:	693b      	ldr	r3, [r7, #16]
 80036b6:	685a      	ldr	r2, [r3, #4]
 80036b8:	4b0b      	ldr	r3, [pc, #44]	; (80036e8 <vPortFree+0xa8>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	43db      	mvns	r3, r3
 80036be:	401a      	ands	r2, r3
 80036c0:	693b      	ldr	r3, [r7, #16]
 80036c2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80036c4:	f000 fbae 	bl	8003e24 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80036c8:	693b      	ldr	r3, [r7, #16]
 80036ca:	685a      	ldr	r2, [r3, #4]
 80036cc:	4b07      	ldr	r3, [pc, #28]	; (80036ec <vPortFree+0xac>)
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4413      	add	r3, r2
 80036d2:	4a06      	ldr	r2, [pc, #24]	; (80036ec <vPortFree+0xac>)
 80036d4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80036d6:	6938      	ldr	r0, [r7, #16]
 80036d8:	f000 f86c 	bl	80037b4 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80036dc:	f000 fbb0 	bl	8003e40 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80036e0:	bf00      	nop
 80036e2:	3718      	adds	r7, #24
 80036e4:	46bd      	mov	sp, r7
 80036e6:	bd80      	pop	{r7, pc}
 80036e8:	20004060 	.word	0x20004060
 80036ec:	20004058 	.word	0x20004058

080036f0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80036f0:	b480      	push	{r7}
 80036f2:	b085      	sub	sp, #20
 80036f4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80036f6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80036fa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80036fc:	4b27      	ldr	r3, [pc, #156]	; (800379c <prvHeapInit+0xac>)
 80036fe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	f003 0307 	and.w	r3, r3, #7
 8003706:	2b00      	cmp	r3, #0
 8003708:	d00c      	beq.n	8003724 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	3307      	adds	r3, #7
 800370e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	f023 0307 	bic.w	r3, r3, #7
 8003716:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003718:	68ba      	ldr	r2, [r7, #8]
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	1ad3      	subs	r3, r2, r3
 800371e:	4a1f      	ldr	r2, [pc, #124]	; (800379c <prvHeapInit+0xac>)
 8003720:	4413      	add	r3, r2
 8003722:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003728:	4a1d      	ldr	r2, [pc, #116]	; (80037a0 <prvHeapInit+0xb0>)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800372e:	4b1c      	ldr	r3, [pc, #112]	; (80037a0 <prvHeapInit+0xb0>)
 8003730:	2200      	movs	r2, #0
 8003732:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8003734:	687a      	ldr	r2, [r7, #4]
 8003736:	68bb      	ldr	r3, [r7, #8]
 8003738:	4413      	add	r3, r2
 800373a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800373c:	2208      	movs	r2, #8
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	1a9b      	subs	r3, r3, r2
 8003742:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	f023 0307 	bic.w	r3, r3, #7
 800374a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	4a15      	ldr	r2, [pc, #84]	; (80037a4 <prvHeapInit+0xb4>)
 8003750:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8003752:	4b14      	ldr	r3, [pc, #80]	; (80037a4 <prvHeapInit+0xb4>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	2200      	movs	r2, #0
 8003758:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800375a:	4b12      	ldr	r3, [pc, #72]	; (80037a4 <prvHeapInit+0xb4>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	2200      	movs	r2, #0
 8003760:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	68fa      	ldr	r2, [r7, #12]
 800376a:	1ad2      	subs	r2, r2, r3
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8003770:	4b0c      	ldr	r3, [pc, #48]	; (80037a4 <prvHeapInit+0xb4>)
 8003772:	681a      	ldr	r2, [r3, #0]
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	4a0a      	ldr	r2, [pc, #40]	; (80037a8 <prvHeapInit+0xb8>)
 800377e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	685b      	ldr	r3, [r3, #4]
 8003784:	4a09      	ldr	r2, [pc, #36]	; (80037ac <prvHeapInit+0xbc>)
 8003786:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8003788:	4b09      	ldr	r3, [pc, #36]	; (80037b0 <prvHeapInit+0xc0>)
 800378a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800378e:	601a      	str	r2, [r3, #0]
}
 8003790:	bf00      	nop
 8003792:	3714      	adds	r7, #20
 8003794:	46bd      	mov	sp, r7
 8003796:	bc80      	pop	{r7}
 8003798:	4770      	bx	lr
 800379a:	bf00      	nop
 800379c:	2000004c 	.word	0x2000004c
 80037a0:	2000404c 	.word	0x2000404c
 80037a4:	20004054 	.word	0x20004054
 80037a8:	2000405c 	.word	0x2000405c
 80037ac:	20004058 	.word	0x20004058
 80037b0:	20004060 	.word	0x20004060

080037b4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80037b4:	b480      	push	{r7}
 80037b6:	b085      	sub	sp, #20
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80037bc:	4b27      	ldr	r3, [pc, #156]	; (800385c <prvInsertBlockIntoFreeList+0xa8>)
 80037be:	60fb      	str	r3, [r7, #12]
 80037c0:	e002      	b.n	80037c8 <prvInsertBlockIntoFreeList+0x14>
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	60fb      	str	r3, [r7, #12]
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681a      	ldr	r2, [r3, #0]
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	429a      	cmp	r2, r3
 80037d0:	d3f7      	bcc.n	80037c2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	685b      	ldr	r3, [r3, #4]
 80037da:	68ba      	ldr	r2, [r7, #8]
 80037dc:	441a      	add	r2, r3
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	429a      	cmp	r2, r3
 80037e2:	d108      	bne.n	80037f6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	685a      	ldr	r2, [r3, #4]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	441a      	add	r2, r3
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	68ba      	ldr	r2, [r7, #8]
 8003800:	441a      	add	r2, r3
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	429a      	cmp	r2, r3
 8003808:	d118      	bne.n	800383c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681a      	ldr	r2, [r3, #0]
 800380e:	4b14      	ldr	r3, [pc, #80]	; (8003860 <prvInsertBlockIntoFreeList+0xac>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	429a      	cmp	r2, r3
 8003814:	d00d      	beq.n	8003832 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	685a      	ldr	r2, [r3, #4]
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	441a      	add	r2, r3
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	681a      	ldr	r2, [r3, #0]
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	601a      	str	r2, [r3, #0]
 8003830:	e008      	b.n	8003844 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8003832:	4b0b      	ldr	r3, [pc, #44]	; (8003860 <prvInsertBlockIntoFreeList+0xac>)
 8003834:	681a      	ldr	r2, [r3, #0]
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	601a      	str	r2, [r3, #0]
 800383a:	e003      	b.n	8003844 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	681a      	ldr	r2, [r3, #0]
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8003844:	68fa      	ldr	r2, [r7, #12]
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	429a      	cmp	r2, r3
 800384a:	d002      	beq.n	8003852 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	687a      	ldr	r2, [r7, #4]
 8003850:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003852:	bf00      	nop
 8003854:	3714      	adds	r7, #20
 8003856:	46bd      	mov	sp, r7
 8003858:	bc80      	pop	{r7}
 800385a:	4770      	bx	lr
 800385c:	2000404c 	.word	0x2000404c
 8003860:	20004054 	.word	0x20004054

08003864 <xTaskCreate>:
							const char * const pcName,
							const uint16_t usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003864:	b580      	push	{r7, lr}
 8003866:	b08c      	sub	sp, #48	; 0x30
 8003868:	af04      	add	r7, sp, #16
 800386a:	60f8      	str	r0, [r7, #12]
 800386c:	60b9      	str	r1, [r7, #8]
 800386e:	603b      	str	r3, [r7, #0]
 8003870:	4613      	mov	r3, r2
 8003872:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003874:	88fb      	ldrh	r3, [r7, #6]
 8003876:	009b      	lsls	r3, r3, #2
 8003878:	4618      	mov	r0, r3
 800387a:	f7ff fe1f 	bl	80034bc <pvPortMalloc>
 800387e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003880:	697b      	ldr	r3, [r7, #20]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d00e      	beq.n	80038a4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8003886:	2064      	movs	r0, #100	; 0x64
 8003888:	f7ff fe18 	bl	80034bc <pvPortMalloc>
 800388c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800388e:	69fb      	ldr	r3, [r7, #28]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d003      	beq.n	800389c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003894:	69fb      	ldr	r3, [r7, #28]
 8003896:	697a      	ldr	r2, [r7, #20]
 8003898:	631a      	str	r2, [r3, #48]	; 0x30
 800389a:	e005      	b.n	80038a8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800389c:	6978      	ldr	r0, [r7, #20]
 800389e:	f7ff fecf 	bl	8003640 <vPortFree>
 80038a2:	e001      	b.n	80038a8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80038a4:	2300      	movs	r3, #0
 80038a6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80038a8:	69fb      	ldr	r3, [r7, #28]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d013      	beq.n	80038d6 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80038ae:	88fa      	ldrh	r2, [r7, #6]
 80038b0:	2300      	movs	r3, #0
 80038b2:	9303      	str	r3, [sp, #12]
 80038b4:	69fb      	ldr	r3, [r7, #28]
 80038b6:	9302      	str	r3, [sp, #8]
 80038b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038ba:	9301      	str	r3, [sp, #4]
 80038bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038be:	9300      	str	r3, [sp, #0]
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	68b9      	ldr	r1, [r7, #8]
 80038c4:	68f8      	ldr	r0, [r7, #12]
 80038c6:	f000 f80e 	bl	80038e6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80038ca:	69f8      	ldr	r0, [r7, #28]
 80038cc:	f000 f88a 	bl	80039e4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80038d0:	2301      	movs	r3, #1
 80038d2:	61bb      	str	r3, [r7, #24]
 80038d4:	e002      	b.n	80038dc <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80038d6:	f04f 33ff 	mov.w	r3, #4294967295
 80038da:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80038dc:	69bb      	ldr	r3, [r7, #24]
	}
 80038de:	4618      	mov	r0, r3
 80038e0:	3720      	adds	r7, #32
 80038e2:	46bd      	mov	sp, r7
 80038e4:	bd80      	pop	{r7, pc}

080038e6 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 80038e6:	b580      	push	{r7, lr}
 80038e8:	b088      	sub	sp, #32
 80038ea:	af00      	add	r7, sp, #0
 80038ec:	60f8      	str	r0, [r7, #12]
 80038ee:	60b9      	str	r1, [r7, #8]
 80038f0:	607a      	str	r2, [r7, #4]
 80038f2:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80038f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80038fe:	3b01      	subs	r3, #1
 8003900:	009b      	lsls	r3, r3, #2
 8003902:	4413      	add	r3, r2
 8003904:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8003906:	69bb      	ldr	r3, [r7, #24]
 8003908:	f023 0307 	bic.w	r3, r3, #7
 800390c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800390e:	69bb      	ldr	r3, [r7, #24]
 8003910:	f003 0307 	and.w	r3, r3, #7
 8003914:	2b00      	cmp	r3, #0
 8003916:	d009      	beq.n	800392c <prvInitialiseNewTask+0x46>
 8003918:	f04f 0350 	mov.w	r3, #80	; 0x50
 800391c:	f383 8811 	msr	BASEPRI, r3
 8003920:	f3bf 8f6f 	isb	sy
 8003924:	f3bf 8f4f 	dsb	sy
 8003928:	617b      	str	r3, [r7, #20]
 800392a:	e7fe      	b.n	800392a <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800392c:	2300      	movs	r3, #0
 800392e:	61fb      	str	r3, [r7, #28]
 8003930:	e012      	b.n	8003958 <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003932:	68ba      	ldr	r2, [r7, #8]
 8003934:	69fb      	ldr	r3, [r7, #28]
 8003936:	4413      	add	r3, r2
 8003938:	7819      	ldrb	r1, [r3, #0]
 800393a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800393c:	69fb      	ldr	r3, [r7, #28]
 800393e:	4413      	add	r3, r2
 8003940:	3334      	adds	r3, #52	; 0x34
 8003942:	460a      	mov	r2, r1
 8003944:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8003946:	68ba      	ldr	r2, [r7, #8]
 8003948:	69fb      	ldr	r3, [r7, #28]
 800394a:	4413      	add	r3, r2
 800394c:	781b      	ldrb	r3, [r3, #0]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d006      	beq.n	8003960 <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003952:	69fb      	ldr	r3, [r7, #28]
 8003954:	3301      	adds	r3, #1
 8003956:	61fb      	str	r3, [r7, #28]
 8003958:	69fb      	ldr	r3, [r7, #28]
 800395a:	2b1d      	cmp	r3, #29
 800395c:	d9e9      	bls.n	8003932 <prvInitialiseNewTask+0x4c>
 800395e:	e000      	b.n	8003962 <prvInitialiseNewTask+0x7c>
		{
			break;
 8003960:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003962:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003964:	2200      	movs	r2, #0
 8003966:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800396a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800396c:	2b06      	cmp	r3, #6
 800396e:	d901      	bls.n	8003974 <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003970:	2306      	movs	r3, #6
 8003972:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003974:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003976:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003978:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800397a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800397c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800397e:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->uxMutexesHeld = 0;
 8003980:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003982:	2200      	movs	r2, #0
 8003984:	659a      	str	r2, [r3, #88]	; 0x58
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003986:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003988:	3304      	adds	r3, #4
 800398a:	4618      	mov	r0, r3
 800398c:	f7ff fb7f 	bl	800308e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003990:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003992:	3318      	adds	r3, #24
 8003994:	4618      	mov	r0, r3
 8003996:	f7ff fb7a 	bl	800308e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800399a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800399c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800399e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80039a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039a2:	f1c3 0207 	rsb	r2, r3, #7
 80039a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039a8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80039aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80039ae:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80039b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039b2:	2200      	movs	r2, #0
 80039b4:	65da      	str	r2, [r3, #92]	; 0x5c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80039b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039b8:	2200      	movs	r2, #0
 80039ba:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80039be:	683a      	ldr	r2, [r7, #0]
 80039c0:	68f9      	ldr	r1, [r7, #12]
 80039c2:	69b8      	ldr	r0, [r7, #24]
 80039c4:	f7ff fbf4 	bl	80031b0 <pxPortInitialiseStack>
 80039c8:	4602      	mov	r2, r0
 80039ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039cc:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 80039ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d002      	beq.n	80039da <prvInitialiseNewTask+0xf4>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80039d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039d6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80039d8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80039da:	bf00      	nop
 80039dc:	3720      	adds	r7, #32
 80039de:	46bd      	mov	sp, r7
 80039e0:	bd80      	pop	{r7, pc}
	...

080039e4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b082      	sub	sp, #8
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80039ec:	f7ff fcb2 	bl	8003354 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80039f0:	4b2a      	ldr	r3, [pc, #168]	; (8003a9c <prvAddNewTaskToReadyList+0xb8>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	3301      	adds	r3, #1
 80039f6:	4a29      	ldr	r2, [pc, #164]	; (8003a9c <prvAddNewTaskToReadyList+0xb8>)
 80039f8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80039fa:	4b29      	ldr	r3, [pc, #164]	; (8003aa0 <prvAddNewTaskToReadyList+0xbc>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d109      	bne.n	8003a16 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003a02:	4a27      	ldr	r2, [pc, #156]	; (8003aa0 <prvAddNewTaskToReadyList+0xbc>)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003a08:	4b24      	ldr	r3, [pc, #144]	; (8003a9c <prvAddNewTaskToReadyList+0xb8>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	2b01      	cmp	r3, #1
 8003a0e:	d110      	bne.n	8003a32 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003a10:	f000 fbe0 	bl	80041d4 <prvInitialiseTaskLists>
 8003a14:	e00d      	b.n	8003a32 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003a16:	4b23      	ldr	r3, [pc, #140]	; (8003aa4 <prvAddNewTaskToReadyList+0xc0>)
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d109      	bne.n	8003a32 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003a1e:	4b20      	ldr	r3, [pc, #128]	; (8003aa0 <prvAddNewTaskToReadyList+0xbc>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a28:	429a      	cmp	r2, r3
 8003a2a:	d802      	bhi.n	8003a32 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003a2c:	4a1c      	ldr	r2, [pc, #112]	; (8003aa0 <prvAddNewTaskToReadyList+0xbc>)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003a32:	4b1d      	ldr	r3, [pc, #116]	; (8003aa8 <prvAddNewTaskToReadyList+0xc4>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	3301      	adds	r3, #1
 8003a38:	4a1b      	ldr	r2, [pc, #108]	; (8003aa8 <prvAddNewTaskToReadyList+0xc4>)
 8003a3a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a40:	2201      	movs	r2, #1
 8003a42:	409a      	lsls	r2, r3
 8003a44:	4b19      	ldr	r3, [pc, #100]	; (8003aac <prvAddNewTaskToReadyList+0xc8>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4313      	orrs	r3, r2
 8003a4a:	4a18      	ldr	r2, [pc, #96]	; (8003aac <prvAddNewTaskToReadyList+0xc8>)
 8003a4c:	6013      	str	r3, [r2, #0]
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a52:	4613      	mov	r3, r2
 8003a54:	009b      	lsls	r3, r3, #2
 8003a56:	4413      	add	r3, r2
 8003a58:	009b      	lsls	r3, r3, #2
 8003a5a:	4a15      	ldr	r2, [pc, #84]	; (8003ab0 <prvAddNewTaskToReadyList+0xcc>)
 8003a5c:	441a      	add	r2, r3
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	3304      	adds	r3, #4
 8003a62:	4619      	mov	r1, r3
 8003a64:	4610      	mov	r0, r2
 8003a66:	f7ff fb1e 	bl	80030a6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003a6a:	f7ff fca1 	bl	80033b0 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003a6e:	4b0d      	ldr	r3, [pc, #52]	; (8003aa4 <prvAddNewTaskToReadyList+0xc0>)
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d00e      	beq.n	8003a94 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003a76:	4b0a      	ldr	r3, [pc, #40]	; (8003aa0 <prvAddNewTaskToReadyList+0xbc>)
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a80:	429a      	cmp	r2, r3
 8003a82:	d207      	bcs.n	8003a94 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003a84:	4b0b      	ldr	r3, [pc, #44]	; (8003ab4 <prvAddNewTaskToReadyList+0xd0>)
 8003a86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003a8a:	601a      	str	r2, [r3, #0]
 8003a8c:	f3bf 8f4f 	dsb	sy
 8003a90:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003a94:	bf00      	nop
 8003a96:	3708      	adds	r7, #8
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	bd80      	pop	{r7, pc}
 8003a9c:	20004164 	.word	0x20004164
 8003aa0:	20004064 	.word	0x20004064
 8003aa4:	20004170 	.word	0x20004170
 8003aa8:	20004180 	.word	0x20004180
 8003aac:	2000416c 	.word	0x2000416c
 8003ab0:	20004068 	.word	0x20004068
 8003ab4:	e000ed04 	.word	0xe000ed04

08003ab8 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b084      	sub	sp, #16
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8003ac0:	f7ff fc48 	bl	8003354 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d102      	bne.n	8003ad0 <vTaskDelete+0x18>
 8003aca:	4b38      	ldr	r3, [pc, #224]	; (8003bac <vTaskDelete+0xf4>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	e000      	b.n	8003ad2 <vTaskDelete+0x1a>
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	3304      	adds	r3, #4
 8003ad8:	4618      	mov	r0, r3
 8003ada:	f7ff fb3f 	bl	800315c <uxListRemove>
 8003ade:	4603      	mov	r3, r0
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d115      	bne.n	8003b10 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ae8:	4931      	ldr	r1, [pc, #196]	; (8003bb0 <vTaskDelete+0xf8>)
 8003aea:	4613      	mov	r3, r2
 8003aec:	009b      	lsls	r3, r3, #2
 8003aee:	4413      	add	r3, r2
 8003af0:	009b      	lsls	r3, r3, #2
 8003af2:	440b      	add	r3, r1
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d10a      	bne.n	8003b10 <vTaskDelete+0x58>
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003afe:	2201      	movs	r2, #1
 8003b00:	fa02 f303 	lsl.w	r3, r2, r3
 8003b04:	43da      	mvns	r2, r3
 8003b06:	4b2b      	ldr	r3, [pc, #172]	; (8003bb4 <vTaskDelete+0xfc>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	4013      	ands	r3, r2
 8003b0c:	4a29      	ldr	r2, [pc, #164]	; (8003bb4 <vTaskDelete+0xfc>)
 8003b0e:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d004      	beq.n	8003b22 <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	3318      	adds	r3, #24
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	f7ff fb1d 	bl	800315c <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8003b22:	4b25      	ldr	r3, [pc, #148]	; (8003bb8 <vTaskDelete+0x100>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	3301      	adds	r3, #1
 8003b28:	4a23      	ldr	r2, [pc, #140]	; (8003bb8 <vTaskDelete+0x100>)
 8003b2a:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8003b2c:	4b1f      	ldr	r3, [pc, #124]	; (8003bac <vTaskDelete+0xf4>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	68fa      	ldr	r2, [r7, #12]
 8003b32:	429a      	cmp	r2, r3
 8003b34:	d10b      	bne.n	8003b4e <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	3304      	adds	r3, #4
 8003b3a:	4619      	mov	r1, r3
 8003b3c:	481f      	ldr	r0, [pc, #124]	; (8003bbc <vTaskDelete+0x104>)
 8003b3e:	f7ff fab2 	bl	80030a6 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8003b42:	4b1f      	ldr	r3, [pc, #124]	; (8003bc0 <vTaskDelete+0x108>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	3301      	adds	r3, #1
 8003b48:	4a1d      	ldr	r2, [pc, #116]	; (8003bc0 <vTaskDelete+0x108>)
 8003b4a:	6013      	str	r3, [r2, #0]
 8003b4c:	e009      	b.n	8003b62 <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8003b4e:	4b1d      	ldr	r3, [pc, #116]	; (8003bc4 <vTaskDelete+0x10c>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	3b01      	subs	r3, #1
 8003b54:	4a1b      	ldr	r2, [pc, #108]	; (8003bc4 <vTaskDelete+0x10c>)
 8003b56:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 8003b58:	68f8      	ldr	r0, [r7, #12]
 8003b5a:	f000 fbb7 	bl	80042cc <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8003b5e:	f000 fbc5 	bl	80042ec <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 8003b62:	f7ff fc25 	bl	80033b0 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8003b66:	4b18      	ldr	r3, [pc, #96]	; (8003bc8 <vTaskDelete+0x110>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d01a      	beq.n	8003ba4 <vTaskDelete+0xec>
		{
			if( pxTCB == pxCurrentTCB )
 8003b6e:	4b0f      	ldr	r3, [pc, #60]	; (8003bac <vTaskDelete+0xf4>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	68fa      	ldr	r2, [r7, #12]
 8003b74:	429a      	cmp	r2, r3
 8003b76:	d115      	bne.n	8003ba4 <vTaskDelete+0xec>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8003b78:	4b14      	ldr	r3, [pc, #80]	; (8003bcc <vTaskDelete+0x114>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d009      	beq.n	8003b94 <vTaskDelete+0xdc>
 8003b80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b84:	f383 8811 	msr	BASEPRI, r3
 8003b88:	f3bf 8f6f 	isb	sy
 8003b8c:	f3bf 8f4f 	dsb	sy
 8003b90:	60bb      	str	r3, [r7, #8]
 8003b92:	e7fe      	b.n	8003b92 <vTaskDelete+0xda>
				portYIELD_WITHIN_API();
 8003b94:	4b0e      	ldr	r3, [pc, #56]	; (8003bd0 <vTaskDelete+0x118>)
 8003b96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003b9a:	601a      	str	r2, [r3, #0]
 8003b9c:	f3bf 8f4f 	dsb	sy
 8003ba0:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003ba4:	bf00      	nop
 8003ba6:	3710      	adds	r7, #16
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	bd80      	pop	{r7, pc}
 8003bac:	20004064 	.word	0x20004064
 8003bb0:	20004068 	.word	0x20004068
 8003bb4:	2000416c 	.word	0x2000416c
 8003bb8:	20004180 	.word	0x20004180
 8003bbc:	20004138 	.word	0x20004138
 8003bc0:	2000414c 	.word	0x2000414c
 8003bc4:	20004164 	.word	0x20004164
 8003bc8:	20004170 	.word	0x20004170
 8003bcc:	2000418c 	.word	0x2000418c
 8003bd0:	e000ed04 	.word	0xe000ed04

08003bd4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b084      	sub	sp, #16
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003bdc:	2300      	movs	r3, #0
 8003bde:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d016      	beq.n	8003c14 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003be6:	4b13      	ldr	r3, [pc, #76]	; (8003c34 <vTaskDelay+0x60>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d009      	beq.n	8003c02 <vTaskDelay+0x2e>
 8003bee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bf2:	f383 8811 	msr	BASEPRI, r3
 8003bf6:	f3bf 8f6f 	isb	sy
 8003bfa:	f3bf 8f4f 	dsb	sy
 8003bfe:	60bb      	str	r3, [r7, #8]
 8003c00:	e7fe      	b.n	8003c00 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8003c02:	f000 f90f 	bl	8003e24 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003c06:	2100      	movs	r1, #0
 8003c08:	6878      	ldr	r0, [r7, #4]
 8003c0a:	f000 fbb1 	bl	8004370 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003c0e:	f000 f917 	bl	8003e40 <xTaskResumeAll>
 8003c12:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d107      	bne.n	8003c2a <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8003c1a:	4b07      	ldr	r3, [pc, #28]	; (8003c38 <vTaskDelay+0x64>)
 8003c1c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003c20:	601a      	str	r2, [r3, #0]
 8003c22:	f3bf 8f4f 	dsb	sy
 8003c26:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003c2a:	bf00      	nop
 8003c2c:	3710      	adds	r7, #16
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	bd80      	pop	{r7, pc}
 8003c32:	bf00      	nop
 8003c34:	2000418c 	.word	0x2000418c
 8003c38:	e000ed04 	.word	0xe000ed04

08003c3c <vTaskPrioritySet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskPrioritySet == 1 )

	void vTaskPrioritySet( TaskHandle_t xTask, UBaseType_t uxNewPriority )
	{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b088      	sub	sp, #32
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
 8003c44:	6039      	str	r1, [r7, #0]
	TCB_t *pxTCB;
	UBaseType_t uxCurrentBasePriority, uxPriorityUsedOnEntry;
	BaseType_t xYieldRequired = pdFALSE;
 8003c46:	2300      	movs	r3, #0
 8003c48:	61fb      	str	r3, [r7, #28]

		configASSERT( ( uxNewPriority < configMAX_PRIORITIES ) );
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	2b06      	cmp	r3, #6
 8003c4e:	d909      	bls.n	8003c64 <vTaskPrioritySet+0x28>
 8003c50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c54:	f383 8811 	msr	BASEPRI, r3
 8003c58:	f3bf 8f6f 	isb	sy
 8003c5c:	f3bf 8f4f 	dsb	sy
 8003c60:	60fb      	str	r3, [r7, #12]
 8003c62:	e7fe      	b.n	8003c62 <vTaskPrioritySet+0x26>

		/* Ensure the new priority is valid. */
		if( uxNewPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	2b06      	cmp	r3, #6
 8003c68:	d901      	bls.n	8003c6e <vTaskPrioritySet+0x32>
		{
			uxNewPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003c6a:	2306      	movs	r3, #6
 8003c6c:	603b      	str	r3, [r7, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		taskENTER_CRITICAL();
 8003c6e:	f7ff fb71 	bl	8003354 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the priority of the calling
			task that is being changed. */
			pxTCB = prvGetTCBFromHandle( xTask );
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d102      	bne.n	8003c7e <vTaskPrioritySet+0x42>
 8003c78:	4b43      	ldr	r3, [pc, #268]	; (8003d88 <vTaskPrioritySet+0x14c>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	e000      	b.n	8003c80 <vTaskPrioritySet+0x44>
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	61bb      	str	r3, [r7, #24]

			traceTASK_PRIORITY_SET( pxTCB, uxNewPriority );

			#if ( configUSE_MUTEXES == 1 )
			{
				uxCurrentBasePriority = pxTCB->uxBasePriority;
 8003c82:	69bb      	ldr	r3, [r7, #24]
 8003c84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c86:	617b      	str	r3, [r7, #20]
			{
				uxCurrentBasePriority = pxTCB->uxPriority;
			}
			#endif

			if( uxCurrentBasePriority != uxNewPriority )
 8003c88:	697a      	ldr	r2, [r7, #20]
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	429a      	cmp	r2, r3
 8003c8e:	d074      	beq.n	8003d7a <vTaskPrioritySet+0x13e>
			{
				/* The priority change may have readied a task of higher
				priority than the calling task. */
				if( uxNewPriority > uxCurrentBasePriority )
 8003c90:	683a      	ldr	r2, [r7, #0]
 8003c92:	697b      	ldr	r3, [r7, #20]
 8003c94:	429a      	cmp	r2, r3
 8003c96:	d90d      	bls.n	8003cb4 <vTaskPrioritySet+0x78>
				{
					if( pxTCB != pxCurrentTCB )
 8003c98:	4b3b      	ldr	r3, [pc, #236]	; (8003d88 <vTaskPrioritySet+0x14c>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	69ba      	ldr	r2, [r7, #24]
 8003c9e:	429a      	cmp	r2, r3
 8003ca0:	d00f      	beq.n	8003cc2 <vTaskPrioritySet+0x86>
					{
						/* The priority of a task other than the currently
						running task is being raised.  Is the priority being
						raised above that of the running task? */
						if( uxNewPriority >= pxCurrentTCB->uxPriority )
 8003ca2:	4b39      	ldr	r3, [pc, #228]	; (8003d88 <vTaskPrioritySet+0x14c>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	429a      	cmp	r2, r3
 8003cac:	d809      	bhi.n	8003cc2 <vTaskPrioritySet+0x86>
						{
							xYieldRequired = pdTRUE;
 8003cae:	2301      	movs	r3, #1
 8003cb0:	61fb      	str	r3, [r7, #28]
 8003cb2:	e006      	b.n	8003cc2 <vTaskPrioritySet+0x86>
						/* The priority of the running task is being raised,
						but the running task must already be the highest
						priority task able to run so no yield is required. */
					}
				}
				else if( pxTCB == pxCurrentTCB )
 8003cb4:	4b34      	ldr	r3, [pc, #208]	; (8003d88 <vTaskPrioritySet+0x14c>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	69ba      	ldr	r2, [r7, #24]
 8003cba:	429a      	cmp	r2, r3
 8003cbc:	d101      	bne.n	8003cc2 <vTaskPrioritySet+0x86>
				{
					/* Setting the priority of the running task down means
					there may now be another task of higher priority that
					is ready to execute. */
					xYieldRequired = pdTRUE;
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	61fb      	str	r3, [r7, #28]
				}

				/* Remember the ready list the task might be referenced from
				before its uxPriority member is changed so the
				taskRESET_READY_PRIORITY() macro can function correctly. */
				uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8003cc2:	69bb      	ldr	r3, [r7, #24]
 8003cc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cc6:	613b      	str	r3, [r7, #16]

				#if ( configUSE_MUTEXES == 1 )
				{
					/* Only change the priority being used if the task is not
					currently using an inherited priority. */
					if( pxTCB->uxBasePriority == pxTCB->uxPriority )
 8003cc8:	69bb      	ldr	r3, [r7, #24]
 8003cca:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003ccc:	69bb      	ldr	r3, [r7, #24]
 8003cce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cd0:	429a      	cmp	r2, r3
 8003cd2:	d102      	bne.n	8003cda <vTaskPrioritySet+0x9e>
					{
						pxTCB->uxPriority = uxNewPriority;
 8003cd4:	69bb      	ldr	r3, [r7, #24]
 8003cd6:	683a      	ldr	r2, [r7, #0]
 8003cd8:	62da      	str	r2, [r3, #44]	; 0x2c
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* The base priority gets set whatever. */
					pxTCB->uxBasePriority = uxNewPriority;
 8003cda:	69bb      	ldr	r3, [r7, #24]
 8003cdc:	683a      	ldr	r2, [r7, #0]
 8003cde:	655a      	str	r2, [r3, #84]	; 0x54
				}
				#endif

				/* Only reset the event list item value if the value is not
				being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8003ce0:	69bb      	ldr	r3, [r7, #24]
 8003ce2:	699b      	ldr	r3, [r3, #24]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	db04      	blt.n	8003cf2 <vTaskPrioritySet+0xb6>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxNewPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	f1c3 0207 	rsb	r2, r3, #7
 8003cee:	69bb      	ldr	r3, [r7, #24]
 8003cf0:	619a      	str	r2, [r3, #24]

				/* If the task is in the blocked or suspended list we need do
				nothing more than change it's priority variable. However, if
				the task is in a ready list it needs to be removed and placed
				in the list appropriate to its new priority. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8003cf2:	69bb      	ldr	r3, [r7, #24]
 8003cf4:	6959      	ldr	r1, [r3, #20]
 8003cf6:	693a      	ldr	r2, [r7, #16]
 8003cf8:	4613      	mov	r3, r2
 8003cfa:	009b      	lsls	r3, r3, #2
 8003cfc:	4413      	add	r3, r2
 8003cfe:	009b      	lsls	r3, r3, #2
 8003d00:	4a22      	ldr	r2, [pc, #136]	; (8003d8c <vTaskPrioritySet+0x150>)
 8003d02:	4413      	add	r3, r2
 8003d04:	4299      	cmp	r1, r3
 8003d06:	d101      	bne.n	8003d0c <vTaskPrioritySet+0xd0>
 8003d08:	2301      	movs	r3, #1
 8003d0a:	e000      	b.n	8003d0e <vTaskPrioritySet+0xd2>
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d028      	beq.n	8003d64 <vTaskPrioritySet+0x128>
				{
					/* The task is currently in its ready list - remove before adding
					it to it's new ready list.  As we are in a critical section we
					can do this even if the scheduler is suspended. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003d12:	69bb      	ldr	r3, [r7, #24]
 8003d14:	3304      	adds	r3, #4
 8003d16:	4618      	mov	r0, r3
 8003d18:	f7ff fa20 	bl	800315c <uxListRemove>
 8003d1c:	4603      	mov	r3, r0
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d109      	bne.n	8003d36 <vTaskPrioritySet+0xfa>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( uxPriorityUsedOnEntry, uxTopReadyPriority );
 8003d22:	2201      	movs	r2, #1
 8003d24:	693b      	ldr	r3, [r7, #16]
 8003d26:	fa02 f303 	lsl.w	r3, r2, r3
 8003d2a:	43da      	mvns	r2, r3
 8003d2c:	4b18      	ldr	r3, [pc, #96]	; (8003d90 <vTaskPrioritySet+0x154>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4013      	ands	r3, r2
 8003d32:	4a17      	ldr	r2, [pc, #92]	; (8003d90 <vTaskPrioritySet+0x154>)
 8003d34:	6013      	str	r3, [r2, #0]
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					prvAddTaskToReadyList( pxTCB );
 8003d36:	69bb      	ldr	r3, [r7, #24]
 8003d38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d3a:	2201      	movs	r2, #1
 8003d3c:	409a      	lsls	r2, r3
 8003d3e:	4b14      	ldr	r3, [pc, #80]	; (8003d90 <vTaskPrioritySet+0x154>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	4313      	orrs	r3, r2
 8003d44:	4a12      	ldr	r2, [pc, #72]	; (8003d90 <vTaskPrioritySet+0x154>)
 8003d46:	6013      	str	r3, [r2, #0]
 8003d48:	69bb      	ldr	r3, [r7, #24]
 8003d4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d4c:	4613      	mov	r3, r2
 8003d4e:	009b      	lsls	r3, r3, #2
 8003d50:	4413      	add	r3, r2
 8003d52:	009b      	lsls	r3, r3, #2
 8003d54:	4a0d      	ldr	r2, [pc, #52]	; (8003d8c <vTaskPrioritySet+0x150>)
 8003d56:	441a      	add	r2, r3
 8003d58:	69bb      	ldr	r3, [r7, #24]
 8003d5a:	3304      	adds	r3, #4
 8003d5c:	4619      	mov	r1, r3
 8003d5e:	4610      	mov	r0, r2
 8003d60:	f7ff f9a1 	bl	80030a6 <vListInsertEnd>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldRequired != pdFALSE )
 8003d64:	69fb      	ldr	r3, [r7, #28]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d007      	beq.n	8003d7a <vTaskPrioritySet+0x13e>
				{
					taskYIELD_IF_USING_PREEMPTION();
 8003d6a:	4b0a      	ldr	r3, [pc, #40]	; (8003d94 <vTaskPrioritySet+0x158>)
 8003d6c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003d70:	601a      	str	r2, [r3, #0]
 8003d72:	f3bf 8f4f 	dsb	sy
 8003d76:	f3bf 8f6f 	isb	sy
				/* Remove compiler warning about unused variables when the port
				optimised task selection is not being used. */
				( void ) uxPriorityUsedOnEntry;
			}
		}
		taskEXIT_CRITICAL();
 8003d7a:	f7ff fb19 	bl	80033b0 <vPortExitCritical>
	}
 8003d7e:	bf00      	nop
 8003d80:	3720      	adds	r7, #32
 8003d82:	46bd      	mov	sp, r7
 8003d84:	bd80      	pop	{r7, pc}
 8003d86:	bf00      	nop
 8003d88:	20004064 	.word	0x20004064
 8003d8c:	20004068 	.word	0x20004068
 8003d90:	2000416c 	.word	0x2000416c
 8003d94:	e000ed04 	.word	0xe000ed04

08003d98 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b086      	sub	sp, #24
 8003d9c:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8003d9e:	4b1b      	ldr	r3, [pc, #108]	; (8003e0c <vTaskStartScheduler+0x74>)
 8003da0:	9301      	str	r3, [sp, #4]
 8003da2:	2300      	movs	r3, #0
 8003da4:	9300      	str	r3, [sp, #0]
 8003da6:	2300      	movs	r3, #0
 8003da8:	2280      	movs	r2, #128	; 0x80
 8003daa:	4919      	ldr	r1, [pc, #100]	; (8003e10 <vTaskStartScheduler+0x78>)
 8003dac:	4819      	ldr	r0, [pc, #100]	; (8003e14 <vTaskStartScheduler+0x7c>)
 8003dae:	f7ff fd59 	bl	8003864 <xTaskCreate>
 8003db2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	2b01      	cmp	r3, #1
 8003db8:	d115      	bne.n	8003de6 <vTaskStartScheduler+0x4e>
 8003dba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dbe:	f383 8811 	msr	BASEPRI, r3
 8003dc2:	f3bf 8f6f 	isb	sy
 8003dc6:	f3bf 8f4f 	dsb	sy
 8003dca:	60bb      	str	r3, [r7, #8]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003dcc:	4b12      	ldr	r3, [pc, #72]	; (8003e18 <vTaskStartScheduler+0x80>)
 8003dce:	f04f 32ff 	mov.w	r2, #4294967295
 8003dd2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003dd4:	4b11      	ldr	r3, [pc, #68]	; (8003e1c <vTaskStartScheduler+0x84>)
 8003dd6:	2201      	movs	r2, #1
 8003dd8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8003dda:	4b11      	ldr	r3, [pc, #68]	; (8003e20 <vTaskStartScheduler+0x88>)
 8003ddc:	2200      	movs	r2, #0
 8003dde:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003de0:	f7ff fa5a 	bl	8003298 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003de4:	e00d      	b.n	8003e02 <vTaskStartScheduler+0x6a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dec:	d109      	bne.n	8003e02 <vTaskStartScheduler+0x6a>
 8003dee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003df2:	f383 8811 	msr	BASEPRI, r3
 8003df6:	f3bf 8f6f 	isb	sy
 8003dfa:	f3bf 8f4f 	dsb	sy
 8003dfe:	607b      	str	r3, [r7, #4]
 8003e00:	e7fe      	b.n	8003e00 <vTaskStartScheduler+0x68>
}
 8003e02:	bf00      	nop
 8003e04:	3710      	adds	r7, #16
 8003e06:	46bd      	mov	sp, r7
 8003e08:	bd80      	pop	{r7, pc}
 8003e0a:	bf00      	nop
 8003e0c:	20004188 	.word	0x20004188
 8003e10:	080060b4 	.word	0x080060b4
 8003e14:	080041a5 	.word	0x080041a5
 8003e18:	20004184 	.word	0x20004184
 8003e1c:	20004170 	.word	0x20004170
 8003e20:	20004168 	.word	0x20004168

08003e24 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003e24:	b480      	push	{r7}
 8003e26:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8003e28:	4b04      	ldr	r3, [pc, #16]	; (8003e3c <vTaskSuspendAll+0x18>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	3301      	adds	r3, #1
 8003e2e:	4a03      	ldr	r2, [pc, #12]	; (8003e3c <vTaskSuspendAll+0x18>)
 8003e30:	6013      	str	r3, [r2, #0]
}
 8003e32:	bf00      	nop
 8003e34:	46bd      	mov	sp, r7
 8003e36:	bc80      	pop	{r7}
 8003e38:	4770      	bx	lr
 8003e3a:	bf00      	nop
 8003e3c:	2000418c 	.word	0x2000418c

08003e40 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b084      	sub	sp, #16
 8003e44:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003e46:	2300      	movs	r3, #0
 8003e48:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003e4e:	4b41      	ldr	r3, [pc, #260]	; (8003f54 <xTaskResumeAll+0x114>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d109      	bne.n	8003e6a <xTaskResumeAll+0x2a>
 8003e56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e5a:	f383 8811 	msr	BASEPRI, r3
 8003e5e:	f3bf 8f6f 	isb	sy
 8003e62:	f3bf 8f4f 	dsb	sy
 8003e66:	603b      	str	r3, [r7, #0]
 8003e68:	e7fe      	b.n	8003e68 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003e6a:	f7ff fa73 	bl	8003354 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003e6e:	4b39      	ldr	r3, [pc, #228]	; (8003f54 <xTaskResumeAll+0x114>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	3b01      	subs	r3, #1
 8003e74:	4a37      	ldr	r2, [pc, #220]	; (8003f54 <xTaskResumeAll+0x114>)
 8003e76:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003e78:	4b36      	ldr	r3, [pc, #216]	; (8003f54 <xTaskResumeAll+0x114>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d161      	bne.n	8003f44 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003e80:	4b35      	ldr	r3, [pc, #212]	; (8003f58 <xTaskResumeAll+0x118>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d05d      	beq.n	8003f44 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003e88:	e02e      	b.n	8003ee8 <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8003e8a:	4b34      	ldr	r3, [pc, #208]	; (8003f5c <xTaskResumeAll+0x11c>)
 8003e8c:	68db      	ldr	r3, [r3, #12]
 8003e8e:	68db      	ldr	r3, [r3, #12]
 8003e90:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	3318      	adds	r3, #24
 8003e96:	4618      	mov	r0, r3
 8003e98:	f7ff f960 	bl	800315c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	3304      	adds	r3, #4
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	f7ff f95b 	bl	800315c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eaa:	2201      	movs	r2, #1
 8003eac:	409a      	lsls	r2, r3
 8003eae:	4b2c      	ldr	r3, [pc, #176]	; (8003f60 <xTaskResumeAll+0x120>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	4313      	orrs	r3, r2
 8003eb4:	4a2a      	ldr	r2, [pc, #168]	; (8003f60 <xTaskResumeAll+0x120>)
 8003eb6:	6013      	str	r3, [r2, #0]
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ebc:	4613      	mov	r3, r2
 8003ebe:	009b      	lsls	r3, r3, #2
 8003ec0:	4413      	add	r3, r2
 8003ec2:	009b      	lsls	r3, r3, #2
 8003ec4:	4a27      	ldr	r2, [pc, #156]	; (8003f64 <xTaskResumeAll+0x124>)
 8003ec6:	441a      	add	r2, r3
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	3304      	adds	r3, #4
 8003ecc:	4619      	mov	r1, r3
 8003ece:	4610      	mov	r0, r2
 8003ed0:	f7ff f8e9 	bl	80030a6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ed8:	4b23      	ldr	r3, [pc, #140]	; (8003f68 <xTaskResumeAll+0x128>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ede:	429a      	cmp	r2, r3
 8003ee0:	d302      	bcc.n	8003ee8 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8003ee2:	4b22      	ldr	r3, [pc, #136]	; (8003f6c <xTaskResumeAll+0x12c>)
 8003ee4:	2201      	movs	r2, #1
 8003ee6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003ee8:	4b1c      	ldr	r3, [pc, #112]	; (8003f5c <xTaskResumeAll+0x11c>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d1cc      	bne.n	8003e8a <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d001      	beq.n	8003efa <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003ef6:	f000 f9f9 	bl	80042ec <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8003efa:	4b1d      	ldr	r3, [pc, #116]	; (8003f70 <xTaskResumeAll+0x130>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d010      	beq.n	8003f28 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003f06:	f000 f837 	bl	8003f78 <xTaskIncrementTick>
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d002      	beq.n	8003f16 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8003f10:	4b16      	ldr	r3, [pc, #88]	; (8003f6c <xTaskResumeAll+0x12c>)
 8003f12:	2201      	movs	r2, #1
 8003f14:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	3b01      	subs	r3, #1
 8003f1a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d1f1      	bne.n	8003f06 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 8003f22:	4b13      	ldr	r3, [pc, #76]	; (8003f70 <xTaskResumeAll+0x130>)
 8003f24:	2200      	movs	r2, #0
 8003f26:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003f28:	4b10      	ldr	r3, [pc, #64]	; (8003f6c <xTaskResumeAll+0x12c>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d009      	beq.n	8003f44 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003f30:	2301      	movs	r3, #1
 8003f32:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003f34:	4b0f      	ldr	r3, [pc, #60]	; (8003f74 <xTaskResumeAll+0x134>)
 8003f36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003f3a:	601a      	str	r2, [r3, #0]
 8003f3c:	f3bf 8f4f 	dsb	sy
 8003f40:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003f44:	f7ff fa34 	bl	80033b0 <vPortExitCritical>

	return xAlreadyYielded;
 8003f48:	68bb      	ldr	r3, [r7, #8]
}
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	3710      	adds	r7, #16
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bd80      	pop	{r7, pc}
 8003f52:	bf00      	nop
 8003f54:	2000418c 	.word	0x2000418c
 8003f58:	20004164 	.word	0x20004164
 8003f5c:	20004124 	.word	0x20004124
 8003f60:	2000416c 	.word	0x2000416c
 8003f64:	20004068 	.word	0x20004068
 8003f68:	20004064 	.word	0x20004064
 8003f6c:	20004178 	.word	0x20004178
 8003f70:	20004174 	.word	0x20004174
 8003f74:	e000ed04 	.word	0xe000ed04

08003f78 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b086      	sub	sp, #24
 8003f7c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003f7e:	2300      	movs	r3, #0
 8003f80:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003f82:	4b50      	ldr	r3, [pc, #320]	; (80040c4 <xTaskIncrementTick+0x14c>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	f040 808c 	bne.w	80040a4 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + 1;
 8003f8c:	4b4e      	ldr	r3, [pc, #312]	; (80040c8 <xTaskIncrementTick+0x150>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	3301      	adds	r3, #1
 8003f92:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003f94:	4a4c      	ldr	r2, [pc, #304]	; (80040c8 <xTaskIncrementTick+0x150>)
 8003f96:	693b      	ldr	r3, [r7, #16]
 8003f98:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U )
 8003f9a:	693b      	ldr	r3, [r7, #16]
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d11f      	bne.n	8003fe0 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8003fa0:	4b4a      	ldr	r3, [pc, #296]	; (80040cc <xTaskIncrementTick+0x154>)
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d009      	beq.n	8003fbe <xTaskIncrementTick+0x46>
 8003faa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fae:	f383 8811 	msr	BASEPRI, r3
 8003fb2:	f3bf 8f6f 	isb	sy
 8003fb6:	f3bf 8f4f 	dsb	sy
 8003fba:	603b      	str	r3, [r7, #0]
 8003fbc:	e7fe      	b.n	8003fbc <xTaskIncrementTick+0x44>
 8003fbe:	4b43      	ldr	r3, [pc, #268]	; (80040cc <xTaskIncrementTick+0x154>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	60fb      	str	r3, [r7, #12]
 8003fc4:	4b42      	ldr	r3, [pc, #264]	; (80040d0 <xTaskIncrementTick+0x158>)
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	4a40      	ldr	r2, [pc, #256]	; (80040cc <xTaskIncrementTick+0x154>)
 8003fca:	6013      	str	r3, [r2, #0]
 8003fcc:	4a40      	ldr	r2, [pc, #256]	; (80040d0 <xTaskIncrementTick+0x158>)
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	6013      	str	r3, [r2, #0]
 8003fd2:	4b40      	ldr	r3, [pc, #256]	; (80040d4 <xTaskIncrementTick+0x15c>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	3301      	adds	r3, #1
 8003fd8:	4a3e      	ldr	r2, [pc, #248]	; (80040d4 <xTaskIncrementTick+0x15c>)
 8003fda:	6013      	str	r3, [r2, #0]
 8003fdc:	f000 f986 	bl	80042ec <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003fe0:	4b3d      	ldr	r3, [pc, #244]	; (80040d8 <xTaskIncrementTick+0x160>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	693a      	ldr	r2, [r7, #16]
 8003fe6:	429a      	cmp	r2, r3
 8003fe8:	d34d      	bcc.n	8004086 <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003fea:	4b38      	ldr	r3, [pc, #224]	; (80040cc <xTaskIncrementTick+0x154>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d101      	bne.n	8003ff8 <xTaskIncrementTick+0x80>
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	e000      	b.n	8003ffa <xTaskIncrementTick+0x82>
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d004      	beq.n	8004008 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003ffe:	4b36      	ldr	r3, [pc, #216]	; (80040d8 <xTaskIncrementTick+0x160>)
 8004000:	f04f 32ff 	mov.w	r2, #4294967295
 8004004:	601a      	str	r2, [r3, #0]
					break;
 8004006:	e03e      	b.n	8004086 <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004008:	4b30      	ldr	r3, [pc, #192]	; (80040cc <xTaskIncrementTick+0x154>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	68db      	ldr	r3, [r3, #12]
 800400e:	68db      	ldr	r3, [r3, #12]
 8004010:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004012:	68bb      	ldr	r3, [r7, #8]
 8004014:	685b      	ldr	r3, [r3, #4]
 8004016:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004018:	693a      	ldr	r2, [r7, #16]
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	429a      	cmp	r2, r3
 800401e:	d203      	bcs.n	8004028 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004020:	4a2d      	ldr	r2, [pc, #180]	; (80040d8 <xTaskIncrementTick+0x160>)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6013      	str	r3, [r2, #0]
						break;
 8004026:	e02e      	b.n	8004086 <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004028:	68bb      	ldr	r3, [r7, #8]
 800402a:	3304      	adds	r3, #4
 800402c:	4618      	mov	r0, r3
 800402e:	f7ff f895 	bl	800315c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004032:	68bb      	ldr	r3, [r7, #8]
 8004034:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004036:	2b00      	cmp	r3, #0
 8004038:	d004      	beq.n	8004044 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800403a:	68bb      	ldr	r3, [r7, #8]
 800403c:	3318      	adds	r3, #24
 800403e:	4618      	mov	r0, r3
 8004040:	f7ff f88c 	bl	800315c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004044:	68bb      	ldr	r3, [r7, #8]
 8004046:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004048:	2201      	movs	r2, #1
 800404a:	409a      	lsls	r2, r3
 800404c:	4b23      	ldr	r3, [pc, #140]	; (80040dc <xTaskIncrementTick+0x164>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4313      	orrs	r3, r2
 8004052:	4a22      	ldr	r2, [pc, #136]	; (80040dc <xTaskIncrementTick+0x164>)
 8004054:	6013      	str	r3, [r2, #0]
 8004056:	68bb      	ldr	r3, [r7, #8]
 8004058:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800405a:	4613      	mov	r3, r2
 800405c:	009b      	lsls	r3, r3, #2
 800405e:	4413      	add	r3, r2
 8004060:	009b      	lsls	r3, r3, #2
 8004062:	4a1f      	ldr	r2, [pc, #124]	; (80040e0 <xTaskIncrementTick+0x168>)
 8004064:	441a      	add	r2, r3
 8004066:	68bb      	ldr	r3, [r7, #8]
 8004068:	3304      	adds	r3, #4
 800406a:	4619      	mov	r1, r3
 800406c:	4610      	mov	r0, r2
 800406e:	f7ff f81a 	bl	80030a6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004072:	68bb      	ldr	r3, [r7, #8]
 8004074:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004076:	4b1b      	ldr	r3, [pc, #108]	; (80040e4 <xTaskIncrementTick+0x16c>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800407c:	429a      	cmp	r2, r3
 800407e:	d3b4      	bcc.n	8003fea <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8004080:	2301      	movs	r3, #1
 8004082:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004084:	e7b1      	b.n	8003fea <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004086:	4b17      	ldr	r3, [pc, #92]	; (80040e4 <xTaskIncrementTick+0x16c>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800408c:	4914      	ldr	r1, [pc, #80]	; (80040e0 <xTaskIncrementTick+0x168>)
 800408e:	4613      	mov	r3, r2
 8004090:	009b      	lsls	r3, r3, #2
 8004092:	4413      	add	r3, r2
 8004094:	009b      	lsls	r3, r3, #2
 8004096:	440b      	add	r3, r1
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	2b01      	cmp	r3, #1
 800409c:	d907      	bls.n	80040ae <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 800409e:	2301      	movs	r3, #1
 80040a0:	617b      	str	r3, [r7, #20]
 80040a2:	e004      	b.n	80040ae <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80040a4:	4b10      	ldr	r3, [pc, #64]	; (80040e8 <xTaskIncrementTick+0x170>)
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	3301      	adds	r3, #1
 80040aa:	4a0f      	ldr	r2, [pc, #60]	; (80040e8 <xTaskIncrementTick+0x170>)
 80040ac:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80040ae:	4b0f      	ldr	r3, [pc, #60]	; (80040ec <xTaskIncrementTick+0x174>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d001      	beq.n	80040ba <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 80040b6:	2301      	movs	r3, #1
 80040b8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80040ba:	697b      	ldr	r3, [r7, #20]
}
 80040bc:	4618      	mov	r0, r3
 80040be:	3718      	adds	r7, #24
 80040c0:	46bd      	mov	sp, r7
 80040c2:	bd80      	pop	{r7, pc}
 80040c4:	2000418c 	.word	0x2000418c
 80040c8:	20004168 	.word	0x20004168
 80040cc:	2000411c 	.word	0x2000411c
 80040d0:	20004120 	.word	0x20004120
 80040d4:	2000417c 	.word	0x2000417c
 80040d8:	20004184 	.word	0x20004184
 80040dc:	2000416c 	.word	0x2000416c
 80040e0:	20004068 	.word	0x20004068
 80040e4:	20004064 	.word	0x20004064
 80040e8:	20004174 	.word	0x20004174
 80040ec:	20004178 	.word	0x20004178

080040f0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80040f0:	b480      	push	{r7}
 80040f2:	b087      	sub	sp, #28
 80040f4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80040f6:	4b26      	ldr	r3, [pc, #152]	; (8004190 <vTaskSwitchContext+0xa0>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d003      	beq.n	8004106 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80040fe:	4b25      	ldr	r3, [pc, #148]	; (8004194 <vTaskSwitchContext+0xa4>)
 8004100:	2201      	movs	r2, #1
 8004102:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004104:	e03e      	b.n	8004184 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 8004106:	4b23      	ldr	r3, [pc, #140]	; (8004194 <vTaskSwitchContext+0xa4>)
 8004108:	2200      	movs	r2, #0
 800410a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800410c:	4b22      	ldr	r3, [pc, #136]	; (8004198 <vTaskSwitchContext+0xa8>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	fab3 f383 	clz	r3, r3
 8004118:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800411a:	7afb      	ldrb	r3, [r7, #11]
 800411c:	f1c3 031f 	rsb	r3, r3, #31
 8004120:	617b      	str	r3, [r7, #20]
 8004122:	491e      	ldr	r1, [pc, #120]	; (800419c <vTaskSwitchContext+0xac>)
 8004124:	697a      	ldr	r2, [r7, #20]
 8004126:	4613      	mov	r3, r2
 8004128:	009b      	lsls	r3, r3, #2
 800412a:	4413      	add	r3, r2
 800412c:	009b      	lsls	r3, r3, #2
 800412e:	440b      	add	r3, r1
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d109      	bne.n	800414a <vTaskSwitchContext+0x5a>
	__asm volatile
 8004136:	f04f 0350 	mov.w	r3, #80	; 0x50
 800413a:	f383 8811 	msr	BASEPRI, r3
 800413e:	f3bf 8f6f 	isb	sy
 8004142:	f3bf 8f4f 	dsb	sy
 8004146:	607b      	str	r3, [r7, #4]
 8004148:	e7fe      	b.n	8004148 <vTaskSwitchContext+0x58>
 800414a:	697a      	ldr	r2, [r7, #20]
 800414c:	4613      	mov	r3, r2
 800414e:	009b      	lsls	r3, r3, #2
 8004150:	4413      	add	r3, r2
 8004152:	009b      	lsls	r3, r3, #2
 8004154:	4a11      	ldr	r2, [pc, #68]	; (800419c <vTaskSwitchContext+0xac>)
 8004156:	4413      	add	r3, r2
 8004158:	613b      	str	r3, [r7, #16]
 800415a:	693b      	ldr	r3, [r7, #16]
 800415c:	685b      	ldr	r3, [r3, #4]
 800415e:	685a      	ldr	r2, [r3, #4]
 8004160:	693b      	ldr	r3, [r7, #16]
 8004162:	605a      	str	r2, [r3, #4]
 8004164:	693b      	ldr	r3, [r7, #16]
 8004166:	685a      	ldr	r2, [r3, #4]
 8004168:	693b      	ldr	r3, [r7, #16]
 800416a:	3308      	adds	r3, #8
 800416c:	429a      	cmp	r2, r3
 800416e:	d104      	bne.n	800417a <vTaskSwitchContext+0x8a>
 8004170:	693b      	ldr	r3, [r7, #16]
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	685a      	ldr	r2, [r3, #4]
 8004176:	693b      	ldr	r3, [r7, #16]
 8004178:	605a      	str	r2, [r3, #4]
 800417a:	693b      	ldr	r3, [r7, #16]
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	68db      	ldr	r3, [r3, #12]
 8004180:	4a07      	ldr	r2, [pc, #28]	; (80041a0 <vTaskSwitchContext+0xb0>)
 8004182:	6013      	str	r3, [r2, #0]
}
 8004184:	bf00      	nop
 8004186:	371c      	adds	r7, #28
 8004188:	46bd      	mov	sp, r7
 800418a:	bc80      	pop	{r7}
 800418c:	4770      	bx	lr
 800418e:	bf00      	nop
 8004190:	2000418c 	.word	0x2000418c
 8004194:	20004178 	.word	0x20004178
 8004198:	2000416c 	.word	0x2000416c
 800419c:	20004068 	.word	0x20004068
 80041a0:	20004064 	.word	0x20004064

080041a4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b082      	sub	sp, #8
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80041ac:	f000 f852 	bl	8004254 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80041b0:	4b06      	ldr	r3, [pc, #24]	; (80041cc <prvIdleTask+0x28>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	2b01      	cmp	r3, #1
 80041b6:	d9f9      	bls.n	80041ac <prvIdleTask+0x8>
			{
				taskYIELD();
 80041b8:	4b05      	ldr	r3, [pc, #20]	; (80041d0 <prvIdleTask+0x2c>)
 80041ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80041be:	601a      	str	r2, [r3, #0]
 80041c0:	f3bf 8f4f 	dsb	sy
 80041c4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80041c8:	e7f0      	b.n	80041ac <prvIdleTask+0x8>
 80041ca:	bf00      	nop
 80041cc:	20004068 	.word	0x20004068
 80041d0:	e000ed04 	.word	0xe000ed04

080041d4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b082      	sub	sp, #8
 80041d8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80041da:	2300      	movs	r3, #0
 80041dc:	607b      	str	r3, [r7, #4]
 80041de:	e00c      	b.n	80041fa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80041e0:	687a      	ldr	r2, [r7, #4]
 80041e2:	4613      	mov	r3, r2
 80041e4:	009b      	lsls	r3, r3, #2
 80041e6:	4413      	add	r3, r2
 80041e8:	009b      	lsls	r3, r3, #2
 80041ea:	4a12      	ldr	r2, [pc, #72]	; (8004234 <prvInitialiseTaskLists+0x60>)
 80041ec:	4413      	add	r3, r2
 80041ee:	4618      	mov	r0, r3
 80041f0:	f7fe ff2e 	bl	8003050 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	3301      	adds	r3, #1
 80041f8:	607b      	str	r3, [r7, #4]
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2b06      	cmp	r3, #6
 80041fe:	d9ef      	bls.n	80041e0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004200:	480d      	ldr	r0, [pc, #52]	; (8004238 <prvInitialiseTaskLists+0x64>)
 8004202:	f7fe ff25 	bl	8003050 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004206:	480d      	ldr	r0, [pc, #52]	; (800423c <prvInitialiseTaskLists+0x68>)
 8004208:	f7fe ff22 	bl	8003050 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800420c:	480c      	ldr	r0, [pc, #48]	; (8004240 <prvInitialiseTaskLists+0x6c>)
 800420e:	f7fe ff1f 	bl	8003050 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004212:	480c      	ldr	r0, [pc, #48]	; (8004244 <prvInitialiseTaskLists+0x70>)
 8004214:	f7fe ff1c 	bl	8003050 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004218:	480b      	ldr	r0, [pc, #44]	; (8004248 <prvInitialiseTaskLists+0x74>)
 800421a:	f7fe ff19 	bl	8003050 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800421e:	4b0b      	ldr	r3, [pc, #44]	; (800424c <prvInitialiseTaskLists+0x78>)
 8004220:	4a05      	ldr	r2, [pc, #20]	; (8004238 <prvInitialiseTaskLists+0x64>)
 8004222:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004224:	4b0a      	ldr	r3, [pc, #40]	; (8004250 <prvInitialiseTaskLists+0x7c>)
 8004226:	4a05      	ldr	r2, [pc, #20]	; (800423c <prvInitialiseTaskLists+0x68>)
 8004228:	601a      	str	r2, [r3, #0]
}
 800422a:	bf00      	nop
 800422c:	3708      	adds	r7, #8
 800422e:	46bd      	mov	sp, r7
 8004230:	bd80      	pop	{r7, pc}
 8004232:	bf00      	nop
 8004234:	20004068 	.word	0x20004068
 8004238:	200040f4 	.word	0x200040f4
 800423c:	20004108 	.word	0x20004108
 8004240:	20004124 	.word	0x20004124
 8004244:	20004138 	.word	0x20004138
 8004248:	20004150 	.word	0x20004150
 800424c:	2000411c 	.word	0x2000411c
 8004250:	20004120 	.word	0x20004120

08004254 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b082      	sub	sp, #8
 8004258:	af00      	add	r7, sp, #0
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800425a:	e028      	b.n	80042ae <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
 800425c:	f7ff fde2 	bl	8003e24 <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8004260:	4b17      	ldr	r3, [pc, #92]	; (80042c0 <prvCheckTasksWaitingTermination+0x6c>)
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	2b00      	cmp	r3, #0
 8004266:	bf0c      	ite	eq
 8004268:	2301      	moveq	r3, #1
 800426a:	2300      	movne	r3, #0
 800426c:	b2db      	uxtb	r3, r3
 800426e:	607b      	str	r3, [r7, #4]
			}
			( void ) xTaskResumeAll();
 8004270:	f7ff fde6 	bl	8003e40 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d119      	bne.n	80042ae <prvCheckTasksWaitingTermination+0x5a>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 800427a:	f7ff f86b 	bl	8003354 <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800427e:	4b10      	ldr	r3, [pc, #64]	; (80042c0 <prvCheckTasksWaitingTermination+0x6c>)
 8004280:	68db      	ldr	r3, [r3, #12]
 8004282:	68db      	ldr	r3, [r3, #12]
 8004284:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	3304      	adds	r3, #4
 800428a:	4618      	mov	r0, r3
 800428c:	f7fe ff66 	bl	800315c <uxListRemove>
					--uxCurrentNumberOfTasks;
 8004290:	4b0c      	ldr	r3, [pc, #48]	; (80042c4 <prvCheckTasksWaitingTermination+0x70>)
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	3b01      	subs	r3, #1
 8004296:	4a0b      	ldr	r2, [pc, #44]	; (80042c4 <prvCheckTasksWaitingTermination+0x70>)
 8004298:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 800429a:	4b0b      	ldr	r3, [pc, #44]	; (80042c8 <prvCheckTasksWaitingTermination+0x74>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	3b01      	subs	r3, #1
 80042a0:	4a09      	ldr	r2, [pc, #36]	; (80042c8 <prvCheckTasksWaitingTermination+0x74>)
 80042a2:	6013      	str	r3, [r2, #0]
				}
				taskEXIT_CRITICAL();
 80042a4:	f7ff f884 	bl	80033b0 <vPortExitCritical>

				prvDeleteTCB( pxTCB );
 80042a8:	6838      	ldr	r0, [r7, #0]
 80042aa:	f000 f80f 	bl	80042cc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80042ae:	4b06      	ldr	r3, [pc, #24]	; (80042c8 <prvCheckTasksWaitingTermination+0x74>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d1d2      	bne.n	800425c <prvCheckTasksWaitingTermination+0x8>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80042b6:	bf00      	nop
 80042b8:	3708      	adds	r7, #8
 80042ba:	46bd      	mov	sp, r7
 80042bc:	bd80      	pop	{r7, pc}
 80042be:	bf00      	nop
 80042c0:	20004138 	.word	0x20004138
 80042c4:	20004164 	.word	0x20004164
 80042c8:	2000414c 	.word	0x2000414c

080042cc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b082      	sub	sp, #8
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042d8:	4618      	mov	r0, r3
 80042da:	f7ff f9b1 	bl	8003640 <vPortFree>
			vPortFree( pxTCB );
 80042de:	6878      	ldr	r0, [r7, #4]
 80042e0:	f7ff f9ae 	bl	8003640 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	)
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80042e4:	bf00      	nop
 80042e6:	3708      	adds	r7, #8
 80042e8:	46bd      	mov	sp, r7
 80042ea:	bd80      	pop	{r7, pc}

080042ec <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80042ec:	b480      	push	{r7}
 80042ee:	b083      	sub	sp, #12
 80042f0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80042f2:	4b0e      	ldr	r3, [pc, #56]	; (800432c <prvResetNextTaskUnblockTime+0x40>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d101      	bne.n	8004300 <prvResetNextTaskUnblockTime+0x14>
 80042fc:	2301      	movs	r3, #1
 80042fe:	e000      	b.n	8004302 <prvResetNextTaskUnblockTime+0x16>
 8004300:	2300      	movs	r3, #0
 8004302:	2b00      	cmp	r3, #0
 8004304:	d004      	beq.n	8004310 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004306:	4b0a      	ldr	r3, [pc, #40]	; (8004330 <prvResetNextTaskUnblockTime+0x44>)
 8004308:	f04f 32ff 	mov.w	r2, #4294967295
 800430c:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800430e:	e008      	b.n	8004322 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004310:	4b06      	ldr	r3, [pc, #24]	; (800432c <prvResetNextTaskUnblockTime+0x40>)
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	68db      	ldr	r3, [r3, #12]
 8004316:	68db      	ldr	r3, [r3, #12]
 8004318:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	685b      	ldr	r3, [r3, #4]
 800431e:	4a04      	ldr	r2, [pc, #16]	; (8004330 <prvResetNextTaskUnblockTime+0x44>)
 8004320:	6013      	str	r3, [r2, #0]
}
 8004322:	bf00      	nop
 8004324:	370c      	adds	r7, #12
 8004326:	46bd      	mov	sp, r7
 8004328:	bc80      	pop	{r7}
 800432a:	4770      	bx	lr
 800432c:	2000411c 	.word	0x2000411c
 8004330:	20004184 	.word	0x20004184

08004334 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004334:	b480      	push	{r7}
 8004336:	b083      	sub	sp, #12
 8004338:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800433a:	4b0b      	ldr	r3, [pc, #44]	; (8004368 <xTaskGetSchedulerState+0x34>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d102      	bne.n	8004348 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004342:	2301      	movs	r3, #1
 8004344:	607b      	str	r3, [r7, #4]
 8004346:	e008      	b.n	800435a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004348:	4b08      	ldr	r3, [pc, #32]	; (800436c <xTaskGetSchedulerState+0x38>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d102      	bne.n	8004356 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004350:	2302      	movs	r3, #2
 8004352:	607b      	str	r3, [r7, #4]
 8004354:	e001      	b.n	800435a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004356:	2300      	movs	r3, #0
 8004358:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800435a:	687b      	ldr	r3, [r7, #4]
	}
 800435c:	4618      	mov	r0, r3
 800435e:	370c      	adds	r7, #12
 8004360:	46bd      	mov	sp, r7
 8004362:	bc80      	pop	{r7}
 8004364:	4770      	bx	lr
 8004366:	bf00      	nop
 8004368:	20004170 	.word	0x20004170
 800436c:	2000418c 	.word	0x2000418c

08004370 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b084      	sub	sp, #16
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
 8004378:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800437a:	4b29      	ldr	r3, [pc, #164]	; (8004420 <prvAddCurrentTaskToDelayedList+0xb0>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004380:	4b28      	ldr	r3, [pc, #160]	; (8004424 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	3304      	adds	r3, #4
 8004386:	4618      	mov	r0, r3
 8004388:	f7fe fee8 	bl	800315c <uxListRemove>
 800438c:	4603      	mov	r3, r0
 800438e:	2b00      	cmp	r3, #0
 8004390:	d10b      	bne.n	80043aa <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8004392:	4b24      	ldr	r3, [pc, #144]	; (8004424 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004398:	2201      	movs	r2, #1
 800439a:	fa02 f303 	lsl.w	r3, r2, r3
 800439e:	43da      	mvns	r2, r3
 80043a0:	4b21      	ldr	r3, [pc, #132]	; (8004428 <prvAddCurrentTaskToDelayedList+0xb8>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	4013      	ands	r3, r2
 80043a6:	4a20      	ldr	r2, [pc, #128]	; (8004428 <prvAddCurrentTaskToDelayedList+0xb8>)
 80043a8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043b0:	d10a      	bne.n	80043c8 <prvAddCurrentTaskToDelayedList+0x58>
 80043b2:	683b      	ldr	r3, [r7, #0]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d007      	beq.n	80043c8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80043b8:	4b1a      	ldr	r3, [pc, #104]	; (8004424 <prvAddCurrentTaskToDelayedList+0xb4>)
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	3304      	adds	r3, #4
 80043be:	4619      	mov	r1, r3
 80043c0:	481a      	ldr	r0, [pc, #104]	; (800442c <prvAddCurrentTaskToDelayedList+0xbc>)
 80043c2:	f7fe fe70 	bl	80030a6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80043c6:	e026      	b.n	8004416 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80043c8:	68fa      	ldr	r2, [r7, #12]
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	4413      	add	r3, r2
 80043ce:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80043d0:	4b14      	ldr	r3, [pc, #80]	; (8004424 <prvAddCurrentTaskToDelayedList+0xb4>)
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	68ba      	ldr	r2, [r7, #8]
 80043d6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80043d8:	68ba      	ldr	r2, [r7, #8]
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	429a      	cmp	r2, r3
 80043de:	d209      	bcs.n	80043f4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80043e0:	4b13      	ldr	r3, [pc, #76]	; (8004430 <prvAddCurrentTaskToDelayedList+0xc0>)
 80043e2:	681a      	ldr	r2, [r3, #0]
 80043e4:	4b0f      	ldr	r3, [pc, #60]	; (8004424 <prvAddCurrentTaskToDelayedList+0xb4>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	3304      	adds	r3, #4
 80043ea:	4619      	mov	r1, r3
 80043ec:	4610      	mov	r0, r2
 80043ee:	f7fe fe7d 	bl	80030ec <vListInsert>
}
 80043f2:	e010      	b.n	8004416 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80043f4:	4b0f      	ldr	r3, [pc, #60]	; (8004434 <prvAddCurrentTaskToDelayedList+0xc4>)
 80043f6:	681a      	ldr	r2, [r3, #0]
 80043f8:	4b0a      	ldr	r3, [pc, #40]	; (8004424 <prvAddCurrentTaskToDelayedList+0xb4>)
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	3304      	adds	r3, #4
 80043fe:	4619      	mov	r1, r3
 8004400:	4610      	mov	r0, r2
 8004402:	f7fe fe73 	bl	80030ec <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004406:	4b0c      	ldr	r3, [pc, #48]	; (8004438 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	68ba      	ldr	r2, [r7, #8]
 800440c:	429a      	cmp	r2, r3
 800440e:	d202      	bcs.n	8004416 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8004410:	4a09      	ldr	r2, [pc, #36]	; (8004438 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004412:	68bb      	ldr	r3, [r7, #8]
 8004414:	6013      	str	r3, [r2, #0]
}
 8004416:	bf00      	nop
 8004418:	3710      	adds	r7, #16
 800441a:	46bd      	mov	sp, r7
 800441c:	bd80      	pop	{r7, pc}
 800441e:	bf00      	nop
 8004420:	20004168 	.word	0x20004168
 8004424:	20004064 	.word	0x20004064
 8004428:	2000416c 	.word	0x2000416c
 800442c:	20004150 	.word	0x20004150
 8004430:	20004120 	.word	0x20004120
 8004434:	2000411c 	.word	0x2000411c
 8004438:	20004184 	.word	0x20004184

0800443c <cmd_LCD>:
//----------------------------------------------------------------------------------------------
/*	There are two memory banks in the LCD, data/RAM and commands. This
	function sets the DC pin high or low depending, and then sends the data byte */
//----------------------------------------------------------------------------------------------
void cmd_LCD(uint32_t data) 
{
 800443c:	b580      	push	{r7, lr}
 800443e:	b084      	sub	sp, #16
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
	uint32_t i=8;
 8004444:	2308      	movs	r3, #8
 8004446:	60fb      	str	r3, [r7, #12]
	
	CLR_DC();					// comando para o LCD
 8004448:	2200      	movs	r2, #0
 800444a:	2120      	movs	r1, #32
 800444c:	481d      	ldr	r0, [pc, #116]	; (80044c4 <cmd_LCD+0x88>)
 800444e:	f7fd f94c 	bl	80016ea <HAL_GPIO_WritePin>

	//Send the data
	CLR_CE();
 8004452:	2200      	movs	r2, #0
 8004454:	2140      	movs	r1, #64	; 0x40
 8004456:	481b      	ldr	r0, [pc, #108]	; (80044c4 <cmd_LCD+0x88>)
 8004458:	f7fd f947 	bl	80016ea <HAL_GPIO_WritePin>
	do								// MSB primeiro
	{	i--;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	3b01      	subs	r3, #1
 8004460:	60fb      	str	r3, [r7, #12]
		if(tst_bit(data,i))
 8004462:	2201      	movs	r2, #1
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	fa02 f303 	lsl.w	r3, r2, r3
 800446a:	461a      	mov	r2, r3
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	4013      	ands	r3, r2
 8004470:	2b00      	cmp	r3, #0
 8004472:	d005      	beq.n	8004480 <cmd_LCD+0x44>
			SET_DIN();
 8004474:	2201      	movs	r2, #1
 8004476:	2110      	movs	r1, #16
 8004478:	4812      	ldr	r0, [pc, #72]	; (80044c4 <cmd_LCD+0x88>)
 800447a:	f7fd f936 	bl	80016ea <HAL_GPIO_WritePin>
 800447e:	e004      	b.n	800448a <cmd_LCD+0x4e>
		else
			CLR_DIN();
 8004480:	2200      	movs	r2, #0
 8004482:	2110      	movs	r1, #16
 8004484:	480f      	ldr	r0, [pc, #60]	; (80044c4 <cmd_LCD+0x88>)
 8004486:	f7fd f930 	bl	80016ea <HAL_GPIO_WritePin>
		PULSO_CLK();
 800448a:	2001      	movs	r0, #1
 800448c:	f000 fb6a 	bl	8004b64 <atraso_us>
 8004490:	2201      	movs	r2, #1
 8004492:	2108      	movs	r1, #8
 8004494:	480b      	ldr	r0, [pc, #44]	; (80044c4 <cmd_LCD+0x88>)
 8004496:	f7fd f928 	bl	80016ea <HAL_GPIO_WritePin>
 800449a:	2001      	movs	r0, #1
 800449c:	f000 fb62 	bl	8004b64 <atraso_us>
 80044a0:	2200      	movs	r2, #0
 80044a2:	2108      	movs	r1, #8
 80044a4:	4807      	ldr	r0, [pc, #28]	; (80044c4 <cmd_LCD+0x88>)
 80044a6:	f7fd f920 	bl	80016ea <HAL_GPIO_WritePin>
		
	}while(i!=0);
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d1d5      	bne.n	800445c <cmd_LCD+0x20>
	
	SET_CE();
 80044b0:	2201      	movs	r2, #1
 80044b2:	2140      	movs	r1, #64	; 0x40
 80044b4:	4803      	ldr	r0, [pc, #12]	; (80044c4 <cmd_LCD+0x88>)
 80044b6:	f7fd f918 	bl	80016ea <HAL_GPIO_WritePin>
}
 80044ba:	bf00      	nop
 80044bc:	3710      	adds	r7, #16
 80044be:	46bd      	mov	sp, r7
 80044c0:	bd80      	pop	{r7, pc}
 80044c2:	bf00      	nop
 80044c4:	40010800 	.word	0x40010800

080044c8 <data_LCD>:
//----------------------------------------------------------------------------------------------
void data_LCD(uint32_t data)
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b084      	sub	sp, #16
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
	uint32_t i=8;
 80044d0:	2308      	movs	r3, #8
 80044d2:	60fb      	str	r3, [r7, #12]
	
	SET_DC();					// dado para o LCD
 80044d4:	2201      	movs	r2, #1
 80044d6:	2120      	movs	r1, #32
 80044d8:	481d      	ldr	r0, [pc, #116]	; (8004550 <data_LCD+0x88>)
 80044da:	f7fd f906 	bl	80016ea <HAL_GPIO_WritePin>

	//Send the data
	CLR_CE();
 80044de:	2200      	movs	r2, #0
 80044e0:	2140      	movs	r1, #64	; 0x40
 80044e2:	481b      	ldr	r0, [pc, #108]	; (8004550 <data_LCD+0x88>)
 80044e4:	f7fd f901 	bl	80016ea <HAL_GPIO_WritePin>
	do								// MSB primeiro
	{	i--;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	3b01      	subs	r3, #1
 80044ec:	60fb      	str	r3, [r7, #12]
		if(tst_bit(data,i))
 80044ee:	2201      	movs	r2, #1
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	fa02 f303 	lsl.w	r3, r2, r3
 80044f6:	461a      	mov	r2, r3
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	4013      	ands	r3, r2
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d005      	beq.n	800450c <data_LCD+0x44>
			SET_DIN();
 8004500:	2201      	movs	r2, #1
 8004502:	2110      	movs	r1, #16
 8004504:	4812      	ldr	r0, [pc, #72]	; (8004550 <data_LCD+0x88>)
 8004506:	f7fd f8f0 	bl	80016ea <HAL_GPIO_WritePin>
 800450a:	e004      	b.n	8004516 <data_LCD+0x4e>
		else
			CLR_DIN();
 800450c:	2200      	movs	r2, #0
 800450e:	2110      	movs	r1, #16
 8004510:	480f      	ldr	r0, [pc, #60]	; (8004550 <data_LCD+0x88>)
 8004512:	f7fd f8ea 	bl	80016ea <HAL_GPIO_WritePin>
		PULSO_CLK();
 8004516:	2001      	movs	r0, #1
 8004518:	f000 fb24 	bl	8004b64 <atraso_us>
 800451c:	2201      	movs	r2, #1
 800451e:	2108      	movs	r1, #8
 8004520:	480b      	ldr	r0, [pc, #44]	; (8004550 <data_LCD+0x88>)
 8004522:	f7fd f8e2 	bl	80016ea <HAL_GPIO_WritePin>
 8004526:	2001      	movs	r0, #1
 8004528:	f000 fb1c 	bl	8004b64 <atraso_us>
 800452c:	2200      	movs	r2, #0
 800452e:	2108      	movs	r1, #8
 8004530:	4807      	ldr	r0, [pc, #28]	; (8004550 <data_LCD+0x88>)
 8004532:	f7fd f8da 	bl	80016ea <HAL_GPIO_WritePin>
		
	}while(i!=0);
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	2b00      	cmp	r3, #0
 800453a:	d1d5      	bne.n	80044e8 <data_LCD+0x20>
	
	SET_CE();
 800453c:	2201      	movs	r2, #1
 800453e:	2140      	movs	r1, #64	; 0x40
 8004540:	4803      	ldr	r0, [pc, #12]	; (8004550 <data_LCD+0x88>)
 8004542:	f7fd f8d2 	bl	80016ea <HAL_GPIO_WritePin>
}
 8004546:	bf00      	nop
 8004548:	3710      	adds	r7, #16
 800454a:	46bd      	mov	sp, r7
 800454c:	bd80      	pop	{r7, pc}
 800454e:	bf00      	nop
 8004550:	40010800 	.word	0x40010800

08004554 <inic_LCD>:
//----------------------------------------------------------------------------------------------- 
void inic_LCD() 
{	
 8004554:	b580      	push	{r7, lr}
 8004556:	af00      	add	r7, sp, #0
	// Reset the LCD to a known state
	CLR_RST();
 8004558:	2200      	movs	r2, #0
 800455a:	2180      	movs	r1, #128	; 0x80
 800455c:	480f      	ldr	r0, [pc, #60]	; (800459c <inic_LCD+0x48>)
 800455e:	f7fd f8c4 	bl	80016ea <HAL_GPIO_WritePin>
	atraso_us(10);
 8004562:	200a      	movs	r0, #10
 8004564:	f000 fafe 	bl	8004b64 <atraso_us>
	SET_RST();
 8004568:	2201      	movs	r2, #1
 800456a:	2180      	movs	r1, #128	; 0x80
 800456c:	480b      	ldr	r0, [pc, #44]	; (800459c <inic_LCD+0x48>)
 800456e:	f7fd f8bc 	bl	80016ea <HAL_GPIO_WritePin>

	cmd_LCD(0x21);			//Tell LCD that extended commands follow
 8004572:	2021      	movs	r0, #33	; 0x21
 8004574:	f7ff ff62 	bl	800443c <cmd_LCD>
	cmd_LCD(0xBF);			//Set LCD Vop (Contrast): Try 0xB1(good @ 3.3V) or 0xBF if your display is too dark
 8004578:	20bf      	movs	r0, #191	; 0xbf
 800457a:	f7ff ff5f 	bl	800443c <cmd_LCD>
	cmd_LCD(0x04);			//Set Temp coefficent
 800457e:	2004      	movs	r0, #4
 8004580:	f7ff ff5c 	bl	800443c <cmd_LCD>
	cmd_LCD(0x14);			//LCD bias mode 1:48: Try 0x13 or 0x14
 8004584:	2014      	movs	r0, #20
 8004586:	f7ff ff59 	bl	800443c <cmd_LCD>

	cmd_LCD(0x20);			//We must send 0x20 before modifying the display control mode
 800458a:	2020      	movs	r0, #32
 800458c:	f7ff ff56 	bl	800443c <cmd_LCD>
	cmd_LCD(0x0C);			//Set display control, normal mode. 0x0D for inverse
 8004590:	200c      	movs	r0, #12
 8004592:	f7ff ff53 	bl	800443c <cmd_LCD>
}
 8004596:	bf00      	nop
 8004598:	bd80      	pop	{r7, pc}
 800459a:	bf00      	nop
 800459c:	40010800 	.word	0x40010800

080045a0 <goto_XY>:
//----------------------------------------------------------------------------------------------- 
void goto_XY(uint32_t x, uint32_t y)  // 0<=x<=83  0<=y<=5
{
 80045a0:	b480      	push	{r7}
 80045a2:	b083      	sub	sp, #12
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
 80045a8:	6039      	str	r1, [r7, #0]
	if(y>5)	y=5;
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	2b05      	cmp	r3, #5
 80045ae:	d901      	bls.n	80045b4 <goto_XY+0x14>
 80045b0:	2305      	movs	r3, #5
 80045b2:	603b      	str	r3, [r7, #0]
	if(x>84)	x=83;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2b54      	cmp	r3, #84	; 0x54
 80045b8:	d901      	bls.n	80045be <goto_XY+0x1e>
 80045ba:	2353      	movs	r3, #83	; 0x53
 80045bc:	607b      	str	r3, [r7, #4]
  
	indice_fb =  x + (84*y);		// indice para ser empregado no fb
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	2254      	movs	r2, #84	; 0x54
 80045c2:	fb02 f203 	mul.w	r2, r2, r3
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	4413      	add	r3, r2
 80045ca:	4a03      	ldr	r2, [pc, #12]	; (80045d8 <goto_XY+0x38>)
 80045cc:	6013      	str	r3, [r2, #0]
}
 80045ce:	bf00      	nop
 80045d0:	370c      	adds	r7, #12
 80045d2:	46bd      	mov	sp, r7
 80045d4:	bc80      	pop	{r7}
 80045d6:	4770      	bx	lr
 80045d8:	20004388 	.word	0x20004388

080045dc <escreve2fb>:
//----------------------------------------------------------------------------------------------- 
void escreve2fb(unsigned char imagem[])				// altera o frame buffer, uso para cpia de figura
{
 80045dc:	b480      	push	{r7}
 80045de:	b085      	sub	sp, #20
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
	uint32_t i;
	
	for(i=0; i<504; i++)
 80045e4:	2300      	movs	r3, #0
 80045e6:	60fb      	str	r3, [r7, #12]
 80045e8:	e00b      	b.n	8004602 <escreve2fb+0x26>
		fb[i]= imagem[i];
 80045ea:	687a      	ldr	r2, [r7, #4]
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	4413      	add	r3, r2
 80045f0:	7819      	ldrb	r1, [r3, #0]
 80045f2:	4a08      	ldr	r2, [pc, #32]	; (8004614 <escreve2fb+0x38>)
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	4413      	add	r3, r2
 80045f8:	460a      	mov	r2, r1
 80045fa:	701a      	strb	r2, [r3, #0]
	for(i=0; i<504; i++)
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	3301      	adds	r3, #1
 8004600:	60fb      	str	r3, [r7, #12]
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	f5b3 7ffc 	cmp.w	r3, #504	; 0x1f8
 8004608:	d3ef      	bcc.n	80045ea <escreve2fb+0xe>
}
 800460a:	bf00      	nop
 800460c:	3714      	adds	r7, #20
 800460e:	46bd      	mov	sp, r7
 8004610:	bc80      	pop	{r7}
 8004612:	4770      	bx	lr
 8004614:	20004190 	.word	0x20004190

08004618 <imprime_LCD>:
//----------------------------------------------------------------------------------------------- 
void imprime_LCD()		// desenha em todo o LCD
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b082      	sub	sp, #8
 800461c:	af00      	add	r7, sp, #0
	uint32_t i;
	
	for (i=0 ; i < 504 ; i++)
 800461e:	2300      	movs	r3, #0
 8004620:	607b      	str	r3, [r7, #4]
 8004622:	e009      	b.n	8004638 <imprime_LCD+0x20>
		data_LCD(fb[i]);
 8004624:	4a08      	ldr	r2, [pc, #32]	; (8004648 <imprime_LCD+0x30>)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	4413      	add	r3, r2
 800462a:	781b      	ldrb	r3, [r3, #0]
 800462c:	4618      	mov	r0, r3
 800462e:	f7ff ff4b 	bl	80044c8 <data_LCD>
	for (i=0 ; i < 504 ; i++)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	3301      	adds	r3, #1
 8004636:	607b      	str	r3, [r7, #4]
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	f5b3 7ffc 	cmp.w	r3, #504	; 0x1f8
 800463e:	d3f1      	bcc.n	8004624 <imprime_LCD+0xc>
}
 8004640:	bf00      	nop
 8004642:	3708      	adds	r7, #8
 8004644:	46bd      	mov	sp, r7
 8004646:	bd80      	pop	{r7, pc}
 8004648:	20004190 	.word	0x20004190

0800464c <caractere_LCD>:
/* This function takes in a character, looks it up in the font table/array and writes it to the screen
 * each character is 8 bits tall and 5 bits wide. We pad one blank column of pixels on each side of 
 * the character for readability.																	
 * Os caracteres s podem ser escritos na linha correspondente ao banco	(0-5)							*/
void caractere_LCD(char character) 
{
 800464c:	b480      	push	{r7}
 800464e:	b085      	sub	sp, #20
 8004650:	af00      	add	r7, sp, #0
 8004652:	4603      	mov	r3, r0
 8004654:	71fb      	strb	r3, [r7, #7]
	uint32_t i;
	
	fb[indice_fb] = 0x00;		//Blank vertical line padding
 8004656:	4b18      	ldr	r3, [pc, #96]	; (80046b8 <caractere_LCD+0x6c>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	4a18      	ldr	r2, [pc, #96]	; (80046bc <caractere_LCD+0x70>)
 800465c:	2100      	movs	r1, #0
 800465e:	54d1      	strb	r1, [r2, r3]
	indice_fb++;
 8004660:	4b15      	ldr	r3, [pc, #84]	; (80046b8 <caractere_LCD+0x6c>)
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	3301      	adds	r3, #1
 8004666:	4a14      	ldr	r2, [pc, #80]	; (80046b8 <caractere_LCD+0x6c>)
 8004668:	6013      	str	r3, [r2, #0]

	for( i= 0 ; i < 5 ; i++)
 800466a:	2300      	movs	r3, #0
 800466c:	60fb      	str	r3, [r7, #12]
 800466e:	e016      	b.n	800469e <caractere_LCD+0x52>
	{
		fb[indice_fb] = ASCII[character - 0x20][i];//0x20 is the ASCII character for Space (' '). The font table starts with this character
 8004670:	4b11      	ldr	r3, [pc, #68]	; (80046b8 <caractere_LCD+0x6c>)
 8004672:	6819      	ldr	r1, [r3, #0]
 8004674:	79fb      	ldrb	r3, [r7, #7]
 8004676:	f1a3 0220 	sub.w	r2, r3, #32
 800467a:	4811      	ldr	r0, [pc, #68]	; (80046c0 <caractere_LCD+0x74>)
 800467c:	4613      	mov	r3, r2
 800467e:	009b      	lsls	r3, r3, #2
 8004680:	4413      	add	r3, r2
 8004682:	18c2      	adds	r2, r0, r3
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	4413      	add	r3, r2
 8004688:	781a      	ldrb	r2, [r3, #0]
 800468a:	4b0c      	ldr	r3, [pc, #48]	; (80046bc <caractere_LCD+0x70>)
 800468c:	545a      	strb	r2, [r3, r1]
		indice_fb++;
 800468e:	4b0a      	ldr	r3, [pc, #40]	; (80046b8 <caractere_LCD+0x6c>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	3301      	adds	r3, #1
 8004694:	4a08      	ldr	r2, [pc, #32]	; (80046b8 <caractere_LCD+0x6c>)
 8004696:	6013      	str	r3, [r2, #0]
	for( i= 0 ; i < 5 ; i++)
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	3301      	adds	r3, #1
 800469c:	60fb      	str	r3, [r7, #12]
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	2b04      	cmp	r3, #4
 80046a2:	d9e5      	bls.n	8004670 <caractere_LCD+0x24>
	}
	
	fb[indice_fb] = 0x00; //Blank vertical line padding
 80046a4:	4b04      	ldr	r3, [pc, #16]	; (80046b8 <caractere_LCD+0x6c>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	4a04      	ldr	r2, [pc, #16]	; (80046bc <caractere_LCD+0x70>)
 80046aa:	2100      	movs	r1, #0
 80046ac:	54d1      	strb	r1, [r2, r3]
}
 80046ae:	bf00      	nop
 80046b0:	3714      	adds	r7, #20
 80046b2:	46bd      	mov	sp, r7
 80046b4:	bc80      	pop	{r7}
 80046b6:	4770      	bx	lr
 80046b8:	20004388 	.word	0x20004388
 80046bc:	20004190 	.word	0x20004190
 80046c0:	08006154 	.word	0x08006154

080046c4 <string_LCD>:
//----------------------------------------------------------------------------------------------- 
void string_LCD(char *msg)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b082      	sub	sp, #8
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
	while(*msg)
 80046cc:	e006      	b.n	80046dc <string_LCD+0x18>
		caractere_LCD(*msg++);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	1c5a      	adds	r2, r3, #1
 80046d2:	607a      	str	r2, [r7, #4]
 80046d4:	781b      	ldrb	r3, [r3, #0]
 80046d6:	4618      	mov	r0, r3
 80046d8:	f7ff ffb8 	bl	800464c <caractere_LCD>
	while(*msg)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	781b      	ldrb	r3, [r3, #0]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d1f4      	bne.n	80046ce <string_LCD+0xa>
}
 80046e4:	bf00      	nop
 80046e6:	3708      	adds	r7, #8
 80046e8:	46bd      	mov	sp, r7
 80046ea:	bd80      	pop	{r7, pc}

080046ec <limpa_LCD>:

}
//----------------------------------------------------------------------------------------------- 
//Clears the LCD by writing zeros to the entire screen
void limpa_LCD() 
{
 80046ec:	b480      	push	{r7}
 80046ee:	b083      	sub	sp, #12
 80046f0:	af00      	add	r7, sp, #0
	uint32_t i;
	
	for ( i= 0 ; i < 504 ; i++)
 80046f2:	2300      	movs	r3, #0
 80046f4:	607b      	str	r3, [r7, #4]
 80046f6:	e007      	b.n	8004708 <limpa_LCD+0x1c>
		fb[i] = 0x00;
 80046f8:	4a08      	ldr	r2, [pc, #32]	; (800471c <limpa_LCD+0x30>)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	4413      	add	r3, r2
 80046fe:	2200      	movs	r2, #0
 8004700:	701a      	strb	r2, [r3, #0]
	for ( i= 0 ; i < 504 ; i++)
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	3301      	adds	r3, #1
 8004706:	607b      	str	r3, [r7, #4]
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	f5b3 7ffc 	cmp.w	r3, #504	; 0x1f8
 800470e:	d3f3      	bcc.n	80046f8 <limpa_LCD+0xc>
}
 8004710:	bf00      	nop
 8004712:	370c      	adds	r7, #12
 8004714:	46bd      	mov	sp, r7
 8004716:	bc80      	pop	{r7}
 8004718:	4770      	bx	lr
 800471a:	bf00      	nop
 800471c:	20004190 	.word	0x20004190

08004720 <desenha_pixel>:
// Desenha pixel 
//----------------------------------------------------------------------------------------------- 
void desenha_pixel(uint32_t x,				/* ponto horizontal para o pixel: 0 -> 83 (esq -> dir)	*/
				   uint32_t y,				/* ponto vertical para o pixel: 0 -> 47 (cima -> baixo)	*/
				   uint32_t propr)			/* 0 =  apaga pixel, 1 = liga pixel				*/
{
 8004720:	b480      	push	{r7}
 8004722:	b087      	sub	sp, #28
 8004724:	af00      	add	r7, sp, #0
 8004726:	60f8      	str	r0, [r7, #12]
 8004728:	60b9      	str	r1, [r7, #8]
 800472a:	607a      	str	r2, [r7, #4]
	uint32_t i;
	
	if(x>83)	x=83;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	2b53      	cmp	r3, #83	; 0x53
 8004730:	d901      	bls.n	8004736 <desenha_pixel+0x16>
 8004732:	2353      	movs	r3, #83	; 0x53
 8004734:	60fb      	str	r3, [r7, #12]
	if(y>47)	y=47;
 8004736:	68bb      	ldr	r3, [r7, #8]
 8004738:	2b2f      	cmp	r3, #47	; 0x2f
 800473a:	d901      	bls.n	8004740 <desenha_pixel+0x20>
 800473c:	232f      	movs	r3, #47	; 0x2f
 800473e:	60bb      	str	r3, [r7, #8]
	
	i = x + (84*(y/8));		/* determinao do indice do byte a ser alterado [0 - 503]	*/
 8004740:	68bb      	ldr	r3, [r7, #8]
 8004742:	08db      	lsrs	r3, r3, #3
 8004744:	2254      	movs	r2, #84	; 0x54
 8004746:	fb02 f203 	mul.w	r2, r2, r3
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	4413      	add	r3, r2
 800474e:	617b      	str	r3, [r7, #20]
	
	if(propr==0)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2b00      	cmp	r3, #0
 8004754:	d116      	bne.n	8004784 <desenha_pixel+0x64>
		clr_bit(fb[i],y%8);
 8004756:	4a18      	ldr	r2, [pc, #96]	; (80047b8 <desenha_pixel+0x98>)
 8004758:	697b      	ldr	r3, [r7, #20]
 800475a:	4413      	add	r3, r2
 800475c:	781b      	ldrb	r3, [r3, #0]
 800475e:	b25a      	sxtb	r2, r3
 8004760:	68bb      	ldr	r3, [r7, #8]
 8004762:	f003 0307 	and.w	r3, r3, #7
 8004766:	2101      	movs	r1, #1
 8004768:	fa01 f303 	lsl.w	r3, r1, r3
 800476c:	b25b      	sxtb	r3, r3
 800476e:	43db      	mvns	r3, r3
 8004770:	b25b      	sxtb	r3, r3
 8004772:	4013      	ands	r3, r2
 8004774:	b25b      	sxtb	r3, r3
 8004776:	b2d9      	uxtb	r1, r3
 8004778:	4a0f      	ldr	r2, [pc, #60]	; (80047b8 <desenha_pixel+0x98>)
 800477a:	697b      	ldr	r3, [r7, #20]
 800477c:	4413      	add	r3, r2
 800477e:	460a      	mov	r2, r1
 8004780:	701a      	strb	r2, [r3, #0]
	else
		set_bit(fb[i],y%8);
	
}
 8004782:	e013      	b.n	80047ac <desenha_pixel+0x8c>
		set_bit(fb[i],y%8);
 8004784:	4a0c      	ldr	r2, [pc, #48]	; (80047b8 <desenha_pixel+0x98>)
 8004786:	697b      	ldr	r3, [r7, #20]
 8004788:	4413      	add	r3, r2
 800478a:	781b      	ldrb	r3, [r3, #0]
 800478c:	b25a      	sxtb	r2, r3
 800478e:	68bb      	ldr	r3, [r7, #8]
 8004790:	f003 0307 	and.w	r3, r3, #7
 8004794:	2101      	movs	r1, #1
 8004796:	fa01 f303 	lsl.w	r3, r1, r3
 800479a:	b25b      	sxtb	r3, r3
 800479c:	4313      	orrs	r3, r2
 800479e:	b25b      	sxtb	r3, r3
 80047a0:	b2d9      	uxtb	r1, r3
 80047a2:	4a05      	ldr	r2, [pc, #20]	; (80047b8 <desenha_pixel+0x98>)
 80047a4:	697b      	ldr	r3, [r7, #20]
 80047a6:	4413      	add	r3, r2
 80047a8:	460a      	mov	r2, r1
 80047aa:	701a      	strb	r2, [r3, #0]
}
 80047ac:	bf00      	nop
 80047ae:	371c      	adds	r7, #28
 80047b0:	46bd      	mov	sp, r7
 80047b2:	bc80      	pop	{r7}
 80047b4:	4770      	bx	lr
 80047b6:	bf00      	nop
 80047b8:	20004190 	.word	0x20004190

080047bc <desenha_fig>:
											// Caso se deseje alterar a largura e altura da figura
											//    p.x2  e  p.y2 devem ser diferentes de zero, determinando as novas medidas
											// Caso se deseje imprimir a partir de um ponto no meio da figura (se no empregados devem ser zero)
											//    p.x3 e p.y3 determinam esse ponto
				const figura_t *f)	// ponteiro para a figura definido pelo tipo figura_t
{
 80047bc:	b590      	push	{r4, r7, lr}
 80047be:	b08b      	sub	sp, #44	; 0x2c
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
 80047c4:	6039      	str	r1, [r7, #0]
	uint32_t x, y, larg, alt, i, j, ajx, ajy;
	
	x = p->x1;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	627b      	str	r3, [r7, #36]	; 0x24
	y = p->y1;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	685b      	ldr	r3, [r3, #4]
 80047d0:	623b      	str	r3, [r7, #32]
	
	// corrige limites para P1
	if(x > 83)  x = 83;
 80047d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047d4:	2b53      	cmp	r3, #83	; 0x53
 80047d6:	d901      	bls.n	80047dc <desenha_fig+0x20>
 80047d8:	2353      	movs	r3, #83	; 0x53
 80047da:	627b      	str	r3, [r7, #36]	; 0x24
	if(y > 47)  y = 47;
 80047dc:	6a3b      	ldr	r3, [r7, #32]
 80047de:	2b2f      	cmp	r3, #47	; 0x2f
 80047e0:	d901      	bls.n	80047e6 <desenha_fig+0x2a>
 80047e2:	232f      	movs	r3, #47	; 0x2f
 80047e4:	623b      	str	r3, [r7, #32]
	
	larg = f->largura;
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	781b      	ldrb	r3, [r3, #0]
 80047ea:	61fb      	str	r3, [r7, #28]
	alt = f->altura;
 80047ec:	683b      	ldr	r3, [r7, #0]
 80047ee:	785b      	ldrb	r3, [r3, #1]
 80047f0:	61bb      	str	r3, [r7, #24]
	
	// caso se deseje outra dimensao de impressao da figura que no a definida por padrao
	if((p->x2!=0) && (p->y2!=0)) 
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	689b      	ldr	r3, [r3, #8]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d00a      	beq.n	8004810 <desenha_fig+0x54>
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	68db      	ldr	r3, [r3, #12]
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d006      	beq.n	8004810 <desenha_fig+0x54>
	{
		larg = p->x2;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	689b      	ldr	r3, [r3, #8]
 8004806:	61fb      	str	r3, [r7, #28]
		alt = p->y2;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	68db      	ldr	r3, [r3, #12]
 800480c:	61bb      	str	r3, [r7, #24]
 800480e:	e00d      	b.n	800482c <desenha_fig+0x70>
	}
	else if((p->x3!=0) && (p->y3!=0)) // correcao se valor maior que o permitido
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	691b      	ldr	r3, [r3, #16]
 8004814:	2b00      	cmp	r3, #0
 8004816:	d009      	beq.n	800482c <desenha_fig+0x70>
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	695b      	ldr	r3, [r3, #20]
 800481c:	2b00      	cmp	r3, #0
 800481e:	d005      	beq.n	800482c <desenha_fig+0x70>
	{
		larg = p->x3;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	691b      	ldr	r3, [r3, #16]
 8004824:	61fb      	str	r3, [r7, #28]
		alt = p->y3;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	695b      	ldr	r3, [r3, #20]
 800482a:	61bb      	str	r3, [r7, #24]
	}
	// eventual correcao para a altura e largura
	if(larg > f->largura)
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	781b      	ldrb	r3, [r3, #0]
 8004830:	461a      	mov	r2, r3
 8004832:	69fb      	ldr	r3, [r7, #28]
 8004834:	429a      	cmp	r2, r3
 8004836:	d202      	bcs.n	800483e <desenha_fig+0x82>
		larg = f->largura;
 8004838:	683b      	ldr	r3, [r7, #0]
 800483a:	781b      	ldrb	r3, [r3, #0]
 800483c:	61fb      	str	r3, [r7, #28]
	if(alt > f->altura)
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	785b      	ldrb	r3, [r3, #1]
 8004842:	461a      	mov	r2, r3
 8004844:	69bb      	ldr	r3, [r7, #24]
 8004846:	429a      	cmp	r2, r3
 8004848:	d202      	bcs.n	8004850 <desenha_fig+0x94>
		alt = f->altura;		
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	785b      	ldrb	r3, [r3, #1]
 800484e:	61bb      	str	r3, [r7, #24]
		
	//corrigir dimensoes da figura para dentro da rea de impressao
	if((x+larg)>84)
 8004850:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004852:	69fb      	ldr	r3, [r7, #28]
 8004854:	4413      	add	r3, r2
 8004856:	2b54      	cmp	r3, #84	; 0x54
 8004858:	d903      	bls.n	8004862 <desenha_fig+0xa6>
		larg = 84 - x;
 800485a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800485c:	f1c3 0354 	rsb	r3, r3, #84	; 0x54
 8004860:	61fb      	str	r3, [r7, #28]
	if((y+alt)>48)
 8004862:	6a3a      	ldr	r2, [r7, #32]
 8004864:	69bb      	ldr	r3, [r7, #24]
 8004866:	4413      	add	r3, r2
 8004868:	2b30      	cmp	r3, #48	; 0x30
 800486a:	d903      	bls.n	8004874 <desenha_fig+0xb8>
		alt = 48 - y;
 800486c:	6a3b      	ldr	r3, [r7, #32]
 800486e:	f1c3 0330 	rsb	r3, r3, #48	; 0x30
 8004872:	61bb      	str	r3, [r7, #24]
	
	//------------------------------------------------------------------------------------------
	if((p->x3!=0) && (p->y3!=0))
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	691b      	ldr	r3, [r3, #16]
 8004878:	2b00      	cmp	r3, #0
 800487a:	d047      	beq.n	800490c <desenha_fig+0x150>
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	695b      	ldr	r3, [r3, #20]
 8004880:	2b00      	cmp	r3, #0
 8004882:	d043      	beq.n	800490c <desenha_fig+0x150>
	{
		ajx = f->largura - larg;
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	781b      	ldrb	r3, [r3, #0]
 8004888:	461a      	mov	r2, r3
 800488a:	69fb      	ldr	r3, [r7, #28]
 800488c:	1ad3      	subs	r3, r2, r3
 800488e:	60fb      	str	r3, [r7, #12]
		ajy = f->altura - alt;
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	785b      	ldrb	r3, [r3, #1]
 8004894:	461a      	mov	r2, r3
 8004896:	69bb      	ldr	r3, [r7, #24]
 8004898:	1ad3      	subs	r3, r2, r3
 800489a:	60bb      	str	r3, [r7, #8]
		
		for(j=0; j<alt; j++)
 800489c:	2300      	movs	r3, #0
 800489e:	613b      	str	r3, [r7, #16]
 80048a0:	e02f      	b.n	8004902 <desenha_fig+0x146>
		{
			for(i=0; i<larg; i++) // canto inferior direito
 80048a2:	2300      	movs	r3, #0
 80048a4:	617b      	str	r3, [r7, #20]
 80048a6:	e025      	b.n	80048f4 <desenha_fig+0x138>
			{
				desenha_pixel(x+i, y+j, tst_bit(f->pixels[i + ajx + (((j+ajy)/8)*f->largura)], (j+ajy)%8));
 80048a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048aa:	697b      	ldr	r3, [r7, #20]
 80048ac:	18d0      	adds	r0, r2, r3
 80048ae:	6a3a      	ldr	r2, [r7, #32]
 80048b0:	693b      	ldr	r3, [r7, #16]
 80048b2:	18d4      	adds	r4, r2, r3
 80048b4:	697a      	ldr	r2, [r7, #20]
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	441a      	add	r2, r3
 80048ba:	6939      	ldr	r1, [r7, #16]
 80048bc:	68bb      	ldr	r3, [r7, #8]
 80048be:	440b      	add	r3, r1
 80048c0:	08db      	lsrs	r3, r3, #3
 80048c2:	6839      	ldr	r1, [r7, #0]
 80048c4:	7809      	ldrb	r1, [r1, #0]
 80048c6:	fb01 f303 	mul.w	r3, r1, r3
 80048ca:	4413      	add	r3, r2
 80048cc:	683a      	ldr	r2, [r7, #0]
 80048ce:	4413      	add	r3, r2
 80048d0:	789b      	ldrb	r3, [r3, #2]
 80048d2:	4619      	mov	r1, r3
 80048d4:	693a      	ldr	r2, [r7, #16]
 80048d6:	68bb      	ldr	r3, [r7, #8]
 80048d8:	4413      	add	r3, r2
 80048da:	f003 0307 	and.w	r3, r3, #7
 80048de:	2201      	movs	r2, #1
 80048e0:	fa02 f303 	lsl.w	r3, r2, r3
 80048e4:	400b      	ands	r3, r1
 80048e6:	461a      	mov	r2, r3
 80048e8:	4621      	mov	r1, r4
 80048ea:	f7ff ff19 	bl	8004720 <desenha_pixel>
			for(i=0; i<larg; i++) // canto inferior direito
 80048ee:	697b      	ldr	r3, [r7, #20]
 80048f0:	3301      	adds	r3, #1
 80048f2:	617b      	str	r3, [r7, #20]
 80048f4:	697a      	ldr	r2, [r7, #20]
 80048f6:	69fb      	ldr	r3, [r7, #28]
 80048f8:	429a      	cmp	r2, r3
 80048fa:	d3d5      	bcc.n	80048a8 <desenha_fig+0xec>
		for(j=0; j<alt; j++)
 80048fc:	693b      	ldr	r3, [r7, #16]
 80048fe:	3301      	adds	r3, #1
 8004900:	613b      	str	r3, [r7, #16]
 8004902:	693a      	ldr	r2, [r7, #16]
 8004904:	69bb      	ldr	r3, [r7, #24]
 8004906:	429a      	cmp	r2, r3
 8004908:	d3cb      	bcc.n	80048a2 <desenha_fig+0xe6>
	if((p->x3!=0) && (p->y3!=0))
 800490a:	e02f      	b.n	800496c <desenha_fig+0x1b0>
			}
		}
	}
	else// impressao de figura normal ou menor (com p.x2!=0 e p.y2!=0)
	{
		for(j=0; j<alt; j++)
 800490c:	2300      	movs	r3, #0
 800490e:	613b      	str	r3, [r7, #16]
 8004910:	e028      	b.n	8004964 <desenha_fig+0x1a8>
		{
			for(i=0; i<larg; i++)
 8004912:	2300      	movs	r3, #0
 8004914:	617b      	str	r3, [r7, #20]
 8004916:	e01e      	b.n	8004956 <desenha_fig+0x19a>
			{
				desenha_pixel(x+i, y+j, tst_bit(f->pixels[i + ((j/8)*f->largura)], j%8));
 8004918:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800491a:	697b      	ldr	r3, [r7, #20]
 800491c:	18d0      	adds	r0, r2, r3
 800491e:	6a3a      	ldr	r2, [r7, #32]
 8004920:	693b      	ldr	r3, [r7, #16]
 8004922:	18d1      	adds	r1, r2, r3
 8004924:	693b      	ldr	r3, [r7, #16]
 8004926:	08db      	lsrs	r3, r3, #3
 8004928:	683a      	ldr	r2, [r7, #0]
 800492a:	7812      	ldrb	r2, [r2, #0]
 800492c:	fb02 f203 	mul.w	r2, r2, r3
 8004930:	697b      	ldr	r3, [r7, #20]
 8004932:	4413      	add	r3, r2
 8004934:	683a      	ldr	r2, [r7, #0]
 8004936:	4413      	add	r3, r2
 8004938:	789b      	ldrb	r3, [r3, #2]
 800493a:	461c      	mov	r4, r3
 800493c:	693b      	ldr	r3, [r7, #16]
 800493e:	f003 0307 	and.w	r3, r3, #7
 8004942:	2201      	movs	r2, #1
 8004944:	fa02 f303 	lsl.w	r3, r2, r3
 8004948:	4023      	ands	r3, r4
 800494a:	461a      	mov	r2, r3
 800494c:	f7ff fee8 	bl	8004720 <desenha_pixel>
			for(i=0; i<larg; i++)
 8004950:	697b      	ldr	r3, [r7, #20]
 8004952:	3301      	adds	r3, #1
 8004954:	617b      	str	r3, [r7, #20]
 8004956:	697a      	ldr	r2, [r7, #20]
 8004958:	69fb      	ldr	r3, [r7, #28]
 800495a:	429a      	cmp	r2, r3
 800495c:	d3dc      	bcc.n	8004918 <desenha_fig+0x15c>
		for(j=0; j<alt; j++)
 800495e:	693b      	ldr	r3, [r7, #16]
 8004960:	3301      	adds	r3, #1
 8004962:	613b      	str	r3, [r7, #16]
 8004964:	693a      	ldr	r2, [r7, #16]
 8004966:	69bb      	ldr	r3, [r7, #24]
 8004968:	429a      	cmp	r2, r3
 800496a:	d3d2      	bcc.n	8004912 <desenha_fig+0x156>
			}
		}
	}
	//------------------------------------------------------------------------------------------	
}
 800496c:	bf00      	nop
 800496e:	372c      	adds	r7, #44	; 0x2c
 8004970:	46bd      	mov	sp, r7
 8004972:	bd90      	pop	{r4, r7, pc}

08004974 <escreve_Nr_Peq>:
//----------------------------------------------------------------------------------------------
void escreve_Nr_Peq(uint32_t x, uint32_t y, int32_t valor, uint32_t quant2Print) // quant2Print = 0, imprime todos os digitos
{
 8004974:	b590      	push	{r4, r7, lr}
 8004976:	b08d      	sub	sp, #52	; 0x34
 8004978:	af00      	add	r7, sp, #0
 800497a:	60f8      	str	r0, [r7, #12]
 800497c:	60b9      	str	r1, [r7, #8]
 800497e:	607a      	str	r2, [r7, #4]
 8004980:	603b      	str	r3, [r7, #0]
	uint32_t n=0, i, j, px=0, neg=0;
 8004982:	2300      	movs	r3, #0
 8004984:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004986:	2300      	movs	r3, #0
 8004988:	623b      	str	r3, [r7, #32]
 800498a:	2300      	movs	r3, #0
 800498c:	61fb      	str	r3, [r7, #28]
	unsigned char digitos[11];	// mximo de 10 digitos com um digito de sinal

	for(i=0; i<11; i++)
 800498e:	2300      	movs	r3, #0
 8004990:	62bb      	str	r3, [r7, #40]	; 0x28
 8004992:	e008      	b.n	80049a6 <escreve_Nr_Peq+0x32>
		digitos[i] = ' ';
 8004994:	f107 0210 	add.w	r2, r7, #16
 8004998:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800499a:	4413      	add	r3, r2
 800499c:	2220      	movs	r2, #32
 800499e:	701a      	strb	r2, [r3, #0]
	for(i=0; i<11; i++)
 80049a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049a2:	3301      	adds	r3, #1
 80049a4:	62bb      	str	r3, [r7, #40]	; 0x28
 80049a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049a8:	2b0a      	cmp	r3, #10
 80049aa:	d9f3      	bls.n	8004994 <escreve_Nr_Peq+0x20>
		
	if(valor<0)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	da04      	bge.n	80049bc <escreve_Nr_Peq+0x48>
	{
		neg=1;
 80049b2:	2301      	movs	r3, #1
 80049b4:	61fb      	str	r3, [r7, #28]
		valor = valor*-1;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	425b      	negs	r3, r3
 80049ba:	607b      	str	r3, [r7, #4]
	}

	do
	{
		digitos[n] = valor%10;	//pega o resto da divisao por 10
 80049bc:	687a      	ldr	r2, [r7, #4]
 80049be:	4b53      	ldr	r3, [pc, #332]	; (8004b0c <escreve_Nr_Peq+0x198>)
 80049c0:	fb83 1302 	smull	r1, r3, r3, r2
 80049c4:	1099      	asrs	r1, r3, #2
 80049c6:	17d3      	asrs	r3, r2, #31
 80049c8:	1ac9      	subs	r1, r1, r3
 80049ca:	460b      	mov	r3, r1
 80049cc:	009b      	lsls	r3, r3, #2
 80049ce:	440b      	add	r3, r1
 80049d0:	005b      	lsls	r3, r3, #1
 80049d2:	1ad1      	subs	r1, r2, r3
 80049d4:	b2c9      	uxtb	r1, r1
 80049d6:	f107 0210 	add.w	r2, r7, #16
 80049da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049dc:	4413      	add	r3, r2
 80049de:	460a      	mov	r2, r1
 80049e0:	701a      	strb	r2, [r3, #0]
		valor /=10;						//pega o inteiro da diviso por 10
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	4a49      	ldr	r2, [pc, #292]	; (8004b0c <escreve_Nr_Peq+0x198>)
 80049e6:	fb82 1203 	smull	r1, r2, r2, r3
 80049ea:	1092      	asrs	r2, r2, #2
 80049ec:	17db      	asrs	r3, r3, #31
 80049ee:	1ad3      	subs	r3, r2, r3
 80049f0:	607b      	str	r3, [r7, #4]
		n++;
 80049f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049f4:	3301      	adds	r3, #1
 80049f6:	62fb      	str	r3, [r7, #44]	; 0x2c
		
	}while (valor!=0);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d1de      	bne.n	80049bc <escreve_Nr_Peq+0x48>
	
	if(neg!=0)
 80049fe:	69fb      	ldr	r3, [r7, #28]
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d008      	beq.n	8004a16 <escreve_Nr_Peq+0xa2>
	{
		digitos[n] = '-';	// sinal de menos
 8004a04:	f107 0210 	add.w	r2, r7, #16
 8004a08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a0a:	4413      	add	r3, r2
 8004a0c:	222d      	movs	r2, #45	; 0x2d
 8004a0e:	701a      	strb	r2, [r3, #0]
		n++;
 8004a10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a12:	3301      	adds	r3, #1
 8004a14:	62fb      	str	r3, [r7, #44]	; 0x2c
		
	}
	
	if(quant2Print != 0)
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d001      	beq.n	8004a20 <escreve_Nr_Peq+0xac>
		n = quant2Print;
 8004a1c:	683b      	ldr	r3, [r7, #0]
 8004a1e:	62fb      	str	r3, [r7, #44]	; 0x2c
	
	do
	{
		for(i=0; i<4; i++)		// largura
 8004a20:	2300      	movs	r3, #0
 8004a22:	62bb      	str	r3, [r7, #40]	; 0x28
 8004a24:	e061      	b.n	8004aea <escreve_Nr_Peq+0x176>
		{
			for(j=0; j<5; j++)	// altura
 8004a26:	2300      	movs	r3, #0
 8004a28:	627b      	str	r3, [r7, #36]	; 0x24
 8004a2a:	e058      	b.n	8004ade <escreve_Nr_Peq+0x16a>
			{
				if(digitos[n-1] == '-')
 8004a2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a2e:	3b01      	subs	r3, #1
 8004a30:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8004a34:	4413      	add	r3, r2
 8004a36:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8004a3a:	2b2d      	cmp	r3, #45	; 0x2d
 8004a3c:	d116      	bne.n	8004a6c <escreve_Nr_Peq+0xf8>
					desenha_pixel((x+i) + (4*px) , y + j,  tst_bit(nr_peq[i + 40], j));
 8004a3e:	68fa      	ldr	r2, [r7, #12]
 8004a40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a42:	441a      	add	r2, r3
 8004a44:	6a3b      	ldr	r3, [r7, #32]
 8004a46:	009b      	lsls	r3, r3, #2
 8004a48:	18d0      	adds	r0, r2, r3
 8004a4a:	68ba      	ldr	r2, [r7, #8]
 8004a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a4e:	18d1      	adds	r1, r2, r3
 8004a50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a52:	3328      	adds	r3, #40	; 0x28
 8004a54:	4a2e      	ldr	r2, [pc, #184]	; (8004b10 <escreve_Nr_Peq+0x19c>)
 8004a56:	5cd3      	ldrb	r3, [r2, r3]
 8004a58:	461c      	mov	r4, r3
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8004a62:	4023      	ands	r3, r4
 8004a64:	461a      	mov	r2, r3
 8004a66:	f7ff fe5b 	bl	8004720 <desenha_pixel>
 8004a6a:	e035      	b.n	8004ad8 <escreve_Nr_Peq+0x164>
				else if(digitos[n-1] != ' ')
 8004a6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a6e:	3b01      	subs	r3, #1
 8004a70:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8004a74:	4413      	add	r3, r2
 8004a76:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8004a7a:	2b20      	cmp	r3, #32
 8004a7c:	d01f      	beq.n	8004abe <escreve_Nr_Peq+0x14a>
					desenha_pixel((x+i) + (4*px) , y + j,  tst_bit(nr_peq[i + (4*digitos[n-1])], j));
 8004a7e:	68fa      	ldr	r2, [r7, #12]
 8004a80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a82:	441a      	add	r2, r3
 8004a84:	6a3b      	ldr	r3, [r7, #32]
 8004a86:	009b      	lsls	r3, r3, #2
 8004a88:	18d0      	adds	r0, r2, r3
 8004a8a:	68ba      	ldr	r2, [r7, #8]
 8004a8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a8e:	18d1      	adds	r1, r2, r3
 8004a90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a92:	3b01      	subs	r3, #1
 8004a94:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8004a98:	4413      	add	r3, r2
 8004a9a:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8004a9e:	009b      	lsls	r3, r3, #2
 8004aa0:	461a      	mov	r2, r3
 8004aa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004aa4:	4413      	add	r3, r2
 8004aa6:	4a1a      	ldr	r2, [pc, #104]	; (8004b10 <escreve_Nr_Peq+0x19c>)
 8004aa8:	5cd3      	ldrb	r3, [r2, r3]
 8004aaa:	461c      	mov	r4, r3
 8004aac:	2201      	movs	r2, #1
 8004aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ab4:	4023      	ands	r3, r4
 8004ab6:	461a      	mov	r2, r3
 8004ab8:	f7ff fe32 	bl	8004720 <desenha_pixel>
 8004abc:	e00c      	b.n	8004ad8 <escreve_Nr_Peq+0x164>
				else
					desenha_pixel((x+i) + (4*px) , y + j,  0);
 8004abe:	68fa      	ldr	r2, [r7, #12]
 8004ac0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ac2:	441a      	add	r2, r3
 8004ac4:	6a3b      	ldr	r3, [r7, #32]
 8004ac6:	009b      	lsls	r3, r3, #2
 8004ac8:	18d0      	adds	r0, r2, r3
 8004aca:	68ba      	ldr	r2, [r7, #8]
 8004acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ace:	4413      	add	r3, r2
 8004ad0:	2200      	movs	r2, #0
 8004ad2:	4619      	mov	r1, r3
 8004ad4:	f7ff fe24 	bl	8004720 <desenha_pixel>
			for(j=0; j<5; j++)	// altura
 8004ad8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ada:	3301      	adds	r3, #1
 8004adc:	627b      	str	r3, [r7, #36]	; 0x24
 8004ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ae0:	2b04      	cmp	r3, #4
 8004ae2:	d9a3      	bls.n	8004a2c <escreve_Nr_Peq+0xb8>
		for(i=0; i<4; i++)		// largura
 8004ae4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ae6:	3301      	adds	r3, #1
 8004ae8:	62bb      	str	r3, [r7, #40]	; 0x28
 8004aea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004aec:	2b03      	cmp	r3, #3
 8004aee:	d99a      	bls.n	8004a26 <escreve_Nr_Peq+0xb2>
			}
		} 
		px++;
 8004af0:	6a3b      	ldr	r3, [r7, #32]
 8004af2:	3301      	adds	r3, #1
 8004af4:	623b      	str	r3, [r7, #32]
		n--;
 8004af6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004af8:	3b01      	subs	r3, #1
 8004afa:	62fb      	str	r3, [r7, #44]	; 0x2c
	} while (n!=0);
 8004afc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d18e      	bne.n	8004a20 <escreve_Nr_Peq+0xac>
}
 8004b02:	bf00      	nop
 8004b04:	3734      	adds	r7, #52	; 0x34
 8004b06:	46bd      	mov	sp, r7
 8004b08:	bd90      	pop	{r4, r7, pc}
 8004b0a:	bf00      	nop
 8004b0c:	66666667 	.word	0x66666667
 8004b10:	08006334 	.word	0x08006334

08004b14 <prng_LFSR>:
/*
 * Funo PRNG - toda vez que for chamada, um novo nmero  gerado e salvo em lfsr.
 * 	O primeiro valor de lfsr deve ser diferente de zero e deve ser gerado como semente
 */
uint32_t  prng_LFSR() 	// Galois LFSRs, Liner-Feedback Shift Register, (PRNG)
{
 8004b14:	b480      	push	{r7}
 8004b16:	b083      	sub	sp, #12
 8004b18:	af00      	add	r7, sp, #0
	uint32_t lsb;

	if (lfsr==0)		// garantia para que valor nao seja zero
 8004b1a:	4b11      	ldr	r3, [pc, #68]	; (8004b60 <prng_LFSR+0x4c>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d102      	bne.n	8004b28 <prng_LFSR+0x14>
	    lfsr = 1;
 8004b22:	4b0f      	ldr	r3, [pc, #60]	; (8004b60 <prng_LFSR+0x4c>)
 8004b24:	2201      	movs	r2, #1
 8004b26:	601a      	str	r2, [r3, #0]

	lsb = lfsr & 0x00000001;
 8004b28:	4b0d      	ldr	r3, [pc, #52]	; (8004b60 <prng_LFSR+0x4c>)
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f003 0301 	and.w	r3, r3, #1
 8004b30:	607b      	str	r3, [r7, #4]
	lfsr = lfsr >> 1;
 8004b32:	4b0b      	ldr	r3, [pc, #44]	; (8004b60 <prng_LFSR+0x4c>)
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	085b      	lsrs	r3, r3, #1
 8004b38:	4a09      	ldr	r2, [pc, #36]	; (8004b60 <prng_LFSR+0x4c>)
 8004b3a:	6013      	str	r3, [r2, #0]

	if (lsb)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d007      	beq.n	8004b52 <prng_LFSR+0x3e>
	    lfsr = lfsr ^ 0x80000057;	//polinomio retirado de http://users.ece.cmu.edu/~koopman/lfsr/
 8004b42:	4b07      	ldr	r3, [pc, #28]	; (8004b60 <prng_LFSR+0x4c>)
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8004b4a:	f083 0357 	eor.w	r3, r3, #87	; 0x57
 8004b4e:	4a04      	ldr	r2, [pc, #16]	; (8004b60 <prng_LFSR+0x4c>)
 8004b50:	6013      	str	r3, [r2, #0]

	return lfsr;
 8004b52:	4b03      	ldr	r3, [pc, #12]	; (8004b60 <prng_LFSR+0x4c>)
 8004b54:	681b      	ldr	r3, [r3, #0]
}
 8004b56:	4618      	mov	r0, r3
 8004b58:	370c      	adds	r7, #12
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	bc80      	pop	{r7}
 8004b5e:	4770      	bx	lr
 8004b60:	200044f0 	.word	0x200044f0

08004b64 <atraso_us>:

#include "atraso.h"

//-----------------------------------------------------------------------------------------
void atraso_us(uint32_t valor)									//argumento passado pelo registrador r0
{
 8004b64:	b480      	push	{r7}
 8004b66:	b083      	sub	sp, #12
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
	asm volatile (  "movw r1, #:lower16:const_us	\n\t"
 8004b6c:	f240 010c 	movw	r1, #12
 8004b70:	f2c0 0100 	movt	r1, #0
 8004b74:	fb00 f001 	mul.w	r0, r0, r1

08004b78 <r_us>:
 8004b78:	3801      	subs	r0, #1
 8004b7a:	d1fd      	bne.n	8004b78 <r_us>
					"movt r1, #:upper16:const_us	\n\t"		//r1 = fcpu/3000000 (const_us)
					"mul  r0, r0, r1				\n\t"	    //r0 = valor*(fcpu/3000000), clculo do nmero de repeties do lao
	
					"r_us:	   subs r0, r0, #1		\n\t"
					"bne  r_us						\n\t");		//2 ciclos gastos quando tomado, 1 contrrio
}
 8004b7c:	bf00      	nop
 8004b7e:	370c      	adds	r7, #12
 8004b80:	46bd      	mov	sp, r7
 8004b82:	bc80      	pop	{r7}
 8004b84:	4770      	bx	lr
	...

08004b88 <HAL_ADC_ConvCpltCallback>:
/* Private function prototypes -----------------------------------------------*/
/* USER CODE END PFP */

/* USER CODE BEGIN 0 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004b88:	b480      	push	{r7}
 8004b8a:	b083      	sub	sp, #12
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
	if(hadc->Instance == ADC1)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	4a07      	ldr	r2, [pc, #28]	; (8004bb4 <HAL_ADC_ConvCpltCallback+0x2c>)
 8004b96:	4293      	cmp	r3, r2
 8004b98:	d107      	bne.n	8004baa <HAL_ADC_ConvCpltCallback+0x22>
	{
		ADC_VALOR[0] = adcDmaBuffer[0];
 8004b9a:	4b07      	ldr	r3, [pc, #28]	; (8004bb8 <HAL_ADC_ConvCpltCallback+0x30>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	4a07      	ldr	r2, [pc, #28]	; (8004bbc <HAL_ADC_ConvCpltCallback+0x34>)
 8004ba0:	6013      	str	r3, [r2, #0]
		ADC_VALOR[1] = adcDmaBuffer[1];
 8004ba2:	4b05      	ldr	r3, [pc, #20]	; (8004bb8 <HAL_ADC_ConvCpltCallback+0x30>)
 8004ba4:	685b      	ldr	r3, [r3, #4]
 8004ba6:	4a05      	ldr	r2, [pc, #20]	; (8004bbc <HAL_ADC_ConvCpltCallback+0x34>)
 8004ba8:	6053      	str	r3, [r2, #4]
	}

}
 8004baa:	bf00      	nop
 8004bac:	370c      	adds	r7, #12
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	bc80      	pop	{r7}
 8004bb2:	4770      	bx	lr
 8004bb4:	40012400 	.word	0x40012400
 8004bb8:	20004734 	.word	0x20004734
 8004bbc:	2000473c 	.word	0x2000473c

08004bc0 <vTask_LCD_Print>:
//---------------------------------------------------------------------------------------------------
// Tarefa para atualizar periodicamente o LCD
void vTask_LCD_Print(void *pvParameters)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b082      	sub	sp, #8
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
	while(1) imprime_LCD();
 8004bc8:	f7ff fd26 	bl	8004618 <imprime_LCD>
 8004bcc:	e7fc      	b.n	8004bc8 <vTask_LCD_Print+0x8>
	...

08004bd0 <vTask_CreateMoles>:
}

void vTask_CreateMoles(void *pvParameters)
{
 8004bd0:	b590      	push	{r4, r7, lr}
 8004bd2:	b085      	sub	sp, #20
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
	uint8_t i,k;
	while(1)
	{
		mole_num = (prng_LFSR() % 5) + 1;  //quantidade de moles por rodada 1 a 5
 8004bd8:	f7ff ff9c 	bl	8004b14 <prng_LFSR>
 8004bdc:	4601      	mov	r1, r0
 8004bde:	4b71      	ldr	r3, [pc, #452]	; (8004da4 <vTask_CreateMoles+0x1d4>)
 8004be0:	fba3 2301 	umull	r2, r3, r3, r1
 8004be4:	089a      	lsrs	r2, r3, #2
 8004be6:	4613      	mov	r3, r2
 8004be8:	009b      	lsls	r3, r3, #2
 8004bea:	4413      	add	r3, r2
 8004bec:	1aca      	subs	r2, r1, r3
 8004bee:	1c53      	adds	r3, r2, #1
 8004bf0:	4a6d      	ldr	r2, [pc, #436]	; (8004da8 <vTask_CreateMoles+0x1d8>)
 8004bf2:	6013      	str	r3, [r2, #0]
		total_mole_n += mole_num;
 8004bf4:	4b6d      	ldr	r3, [pc, #436]	; (8004dac <vTask_CreateMoles+0x1dc>)
 8004bf6:	681a      	ldr	r2, [r3, #0]
 8004bf8:	4b6b      	ldr	r3, [pc, #428]	; (8004da8 <vTask_CreateMoles+0x1d8>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	4413      	add	r3, r2
 8004bfe:	4a6b      	ldr	r2, [pc, #428]	; (8004dac <vTask_CreateMoles+0x1dc>)
 8004c00:	6013      	str	r3, [r2, #0]
		memset(j, 0, sizeof(j));  //zerar os valores anteriores
 8004c02:	2214      	movs	r2, #20
 8004c04:	2100      	movs	r1, #0
 8004c06:	486a      	ldr	r0, [pc, #424]	; (8004db0 <vTask_CreateMoles+0x1e0>)
 8004c08:	f001 f9ec 	bl	8005fe4 <memset>
		CLR_moleFlag();
 8004c0c:	f000 fe1a 	bl	8005844 <CLR_moleFlag>
		for(i = 0; i < mole_num; i++){
 8004c10:	2300      	movs	r3, #0
 8004c12:	73fb      	strb	r3, [r7, #15]
 8004c14:	e078      	b.n	8004d08 <vTask_CreateMoles+0x138>
			j[i] = (prng_LFSR() % 5);  //sortear a pos de cada mole e armazenar num vetor 0 a 4
 8004c16:	7bfc      	ldrb	r4, [r7, #15]
 8004c18:	f7ff ff7c 	bl	8004b14 <prng_LFSR>
 8004c1c:	4601      	mov	r1, r0
 8004c1e:	4b61      	ldr	r3, [pc, #388]	; (8004da4 <vTask_CreateMoles+0x1d4>)
 8004c20:	fba3 2301 	umull	r2, r3, r3, r1
 8004c24:	089a      	lsrs	r2, r3, #2
 8004c26:	4613      	mov	r3, r2
 8004c28:	009b      	lsls	r3, r3, #2
 8004c2a:	4413      	add	r3, r2
 8004c2c:	1aca      	subs	r2, r1, r3
 8004c2e:	4b60      	ldr	r3, [pc, #384]	; (8004db0 <vTask_CreateMoles+0x1e0>)
 8004c30:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
			k=0;
 8004c34:	2300      	movs	r3, #0
 8004c36:	73bb      	strb	r3, [r7, #14]
			while(k < (mole_num-1)){  //para no sortear a mesma posio
 8004c38:	e01c      	b.n	8004c74 <vTask_CreateMoles+0xa4>
				if((j[i] == j[k]) && (i!=k)){
 8004c3a:	7bfb      	ldrb	r3, [r7, #15]
 8004c3c:	4a5c      	ldr	r2, [pc, #368]	; (8004db0 <vTask_CreateMoles+0x1e0>)
 8004c3e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004c42:	7bbb      	ldrb	r3, [r7, #14]
 8004c44:	495a      	ldr	r1, [pc, #360]	; (8004db0 <vTask_CreateMoles+0x1e0>)
 8004c46:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004c4a:	429a      	cmp	r2, r3
 8004c4c:	d10f      	bne.n	8004c6e <vTask_CreateMoles+0x9e>
 8004c4e:	7bfa      	ldrb	r2, [r7, #15]
 8004c50:	7bbb      	ldrb	r3, [r7, #14]
 8004c52:	429a      	cmp	r2, r3
 8004c54:	d00b      	beq.n	8004c6e <vTask_CreateMoles+0x9e>
					j[i] = (prng_LFSR() % 4);
 8004c56:	7bfc      	ldrb	r4, [r7, #15]
 8004c58:	f7ff ff5c 	bl	8004b14 <prng_LFSR>
 8004c5c:	4603      	mov	r3, r0
 8004c5e:	f003 0303 	and.w	r3, r3, #3
 8004c62:	4a53      	ldr	r2, [pc, #332]	; (8004db0 <vTask_CreateMoles+0x1e0>)
 8004c64:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
					k=0;
 8004c68:	2300      	movs	r3, #0
 8004c6a:	73bb      	strb	r3, [r7, #14]
 8004c6c:	e002      	b.n	8004c74 <vTask_CreateMoles+0xa4>
				}else
					k++;
 8004c6e:	7bbb      	ldrb	r3, [r7, #14]
 8004c70:	3301      	adds	r3, #1
 8004c72:	73bb      	strb	r3, [r7, #14]
			while(k < (mole_num-1)){  //para no sortear a mesma posio
 8004c74:	7bba      	ldrb	r2, [r7, #14]
 8004c76:	4b4c      	ldr	r3, [pc, #304]	; (8004da8 <vTask_CreateMoles+0x1d8>)
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	3b01      	subs	r3, #1
 8004c7c:	429a      	cmp	r2, r3
 8004c7e:	d3dc      	bcc.n	8004c3a <vTask_CreateMoles+0x6a>
			}
			desenha_fig(&mole[j[i]].Bottom_p, &Bottom_mole);
 8004c80:	7bfb      	ldrb	r3, [r7, #15]
 8004c82:	4a4b      	ldr	r2, [pc, #300]	; (8004db0 <vTask_CreateMoles+0x1e0>)
 8004c84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c88:	224c      	movs	r2, #76	; 0x4c
 8004c8a:	fb02 f303 	mul.w	r3, r2, r3
 8004c8e:	3330      	adds	r3, #48	; 0x30
 8004c90:	4a48      	ldr	r2, [pc, #288]	; (8004db4 <vTask_CreateMoles+0x1e4>)
 8004c92:	4413      	add	r3, r2
 8004c94:	4948      	ldr	r1, [pc, #288]	; (8004db8 <vTask_CreateMoles+0x1e8>)
 8004c96:	4618      	mov	r0, r3
 8004c98:	f7ff fd90 	bl	80047bc <desenha_fig>
			vTaskDelay(MS(600));
 8004c9c:	f44f 7016 	mov.w	r0, #600	; 0x258
 8004ca0:	f7fe ff98 	bl	8003bd4 <vTaskDelay>
			desenha_fig(&mole[j[i]].Middle_p, &Middle_mole);
 8004ca4:	7bfb      	ldrb	r3, [r7, #15]
 8004ca6:	4a42      	ldr	r2, [pc, #264]	; (8004db0 <vTask_CreateMoles+0x1e0>)
 8004ca8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004cac:	224c      	movs	r2, #76	; 0x4c
 8004cae:	fb02 f303 	mul.w	r3, r2, r3
 8004cb2:	3318      	adds	r3, #24
 8004cb4:	4a3f      	ldr	r2, [pc, #252]	; (8004db4 <vTask_CreateMoles+0x1e4>)
 8004cb6:	4413      	add	r3, r2
 8004cb8:	4940      	ldr	r1, [pc, #256]	; (8004dbc <vTask_CreateMoles+0x1ec>)
 8004cba:	4618      	mov	r0, r3
 8004cbc:	f7ff fd7e 	bl	80047bc <desenha_fig>
			vTaskDelay(MS(600));
 8004cc0:	f44f 7016 	mov.w	r0, #600	; 0x258
 8004cc4:	f7fe ff86 	bl	8003bd4 <vTaskDelay>
			desenha_fig(&mole[j[i]].Top_p, &Top_mole);
 8004cc8:	7bfb      	ldrb	r3, [r7, #15]
 8004cca:	4a39      	ldr	r2, [pc, #228]	; (8004db0 <vTask_CreateMoles+0x1e0>)
 8004ccc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004cd0:	224c      	movs	r2, #76	; 0x4c
 8004cd2:	fb02 f303 	mul.w	r3, r2, r3
 8004cd6:	4a37      	ldr	r2, [pc, #220]	; (8004db4 <vTask_CreateMoles+0x1e4>)
 8004cd8:	4413      	add	r3, r2
 8004cda:	4939      	ldr	r1, [pc, #228]	; (8004dc0 <vTask_CreateMoles+0x1f0>)
 8004cdc:	4618      	mov	r0, r3
 8004cde:	f7ff fd6d 	bl	80047bc <desenha_fig>
			mole[j[i]].top_flag = 1;
 8004ce2:	7bfb      	ldrb	r3, [r7, #15]
 8004ce4:	4a32      	ldr	r2, [pc, #200]	; (8004db0 <vTask_CreateMoles+0x1e0>)
 8004ce6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004cea:	4a32      	ldr	r2, [pc, #200]	; (8004db4 <vTask_CreateMoles+0x1e4>)
 8004cec:	214c      	movs	r1, #76	; 0x4c
 8004cee:	fb01 f303 	mul.w	r3, r1, r3
 8004cf2:	4413      	add	r3, r2
 8004cf4:	3348      	adds	r3, #72	; 0x48
 8004cf6:	2201      	movs	r2, #1
 8004cf8:	701a      	strb	r2, [r3, #0]
			vTaskDelay(MS(300));
 8004cfa:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8004cfe:	f7fe ff69 	bl	8003bd4 <vTaskDelay>
		for(i = 0; i < mole_num; i++){
 8004d02:	7bfb      	ldrb	r3, [r7, #15]
 8004d04:	3301      	adds	r3, #1
 8004d06:	73fb      	strb	r3, [r7, #15]
 8004d08:	7bfa      	ldrb	r2, [r7, #15]
 8004d0a:	4b27      	ldr	r3, [pc, #156]	; (8004da8 <vTask_CreateMoles+0x1d8>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	429a      	cmp	r2, r3
 8004d10:	d381      	bcc.n	8004c16 <vTask_CreateMoles+0x46>
		}
		vTaskDelay(MS(800));
 8004d12:	f44f 7048 	mov.w	r0, #800	; 0x320
 8004d16:	f7fe ff5d 	bl	8003bd4 <vTaskDelay>
		for(i = 0; i<mole_num; i++){  //apagar os moles gerados anteriormente
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	73fb      	strb	r3, [r7, #15]
 8004d1e:	e03a      	b.n	8004d96 <vTask_CreateMoles+0x1c6>
			mole[j[i]].top_flag = 0;
 8004d20:	7bfb      	ldrb	r3, [r7, #15]
 8004d22:	4a23      	ldr	r2, [pc, #140]	; (8004db0 <vTask_CreateMoles+0x1e0>)
 8004d24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d28:	4a22      	ldr	r2, [pc, #136]	; (8004db4 <vTask_CreateMoles+0x1e4>)
 8004d2a:	214c      	movs	r1, #76	; 0x4c
 8004d2c:	fb01 f303 	mul.w	r3, r1, r3
 8004d30:	4413      	add	r3, r2
 8004d32:	3348      	adds	r3, #72	; 0x48
 8004d34:	2200      	movs	r2, #0
 8004d36:	701a      	strb	r2, [r3, #0]
			desenha_fig(&mole[j[i]].Top_p, &delete_Top_mole);
 8004d38:	7bfb      	ldrb	r3, [r7, #15]
 8004d3a:	4a1d      	ldr	r2, [pc, #116]	; (8004db0 <vTask_CreateMoles+0x1e0>)
 8004d3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d40:	224c      	movs	r2, #76	; 0x4c
 8004d42:	fb02 f303 	mul.w	r3, r2, r3
 8004d46:	4a1b      	ldr	r2, [pc, #108]	; (8004db4 <vTask_CreateMoles+0x1e4>)
 8004d48:	4413      	add	r3, r2
 8004d4a:	491e      	ldr	r1, [pc, #120]	; (8004dc4 <vTask_CreateMoles+0x1f4>)
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	f7ff fd35 	bl	80047bc <desenha_fig>
			desenha_fig(&mole[j[i]].Middle_p, &delete_Middle_mole);
 8004d52:	7bfb      	ldrb	r3, [r7, #15]
 8004d54:	4a16      	ldr	r2, [pc, #88]	; (8004db0 <vTask_CreateMoles+0x1e0>)
 8004d56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d5a:	224c      	movs	r2, #76	; 0x4c
 8004d5c:	fb02 f303 	mul.w	r3, r2, r3
 8004d60:	3318      	adds	r3, #24
 8004d62:	4a14      	ldr	r2, [pc, #80]	; (8004db4 <vTask_CreateMoles+0x1e4>)
 8004d64:	4413      	add	r3, r2
 8004d66:	4918      	ldr	r1, [pc, #96]	; (8004dc8 <vTask_CreateMoles+0x1f8>)
 8004d68:	4618      	mov	r0, r3
 8004d6a:	f7ff fd27 	bl	80047bc <desenha_fig>
			desenha_fig(&mole[j[i]].Bottom_p, &delete_Bottom_mole);
 8004d6e:	7bfb      	ldrb	r3, [r7, #15]
 8004d70:	4a0f      	ldr	r2, [pc, #60]	; (8004db0 <vTask_CreateMoles+0x1e0>)
 8004d72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d76:	224c      	movs	r2, #76	; 0x4c
 8004d78:	fb02 f303 	mul.w	r3, r2, r3
 8004d7c:	3330      	adds	r3, #48	; 0x30
 8004d7e:	4a0d      	ldr	r2, [pc, #52]	; (8004db4 <vTask_CreateMoles+0x1e4>)
 8004d80:	4413      	add	r3, r2
 8004d82:	4912      	ldr	r1, [pc, #72]	; (8004dcc <vTask_CreateMoles+0x1fc>)
 8004d84:	4618      	mov	r0, r3
 8004d86:	f7ff fd19 	bl	80047bc <desenha_fig>
			vTaskDelay(MS(200));
 8004d8a:	20c8      	movs	r0, #200	; 0xc8
 8004d8c:	f7fe ff22 	bl	8003bd4 <vTaskDelay>
		for(i = 0; i<mole_num; i++){  //apagar os moles gerados anteriormente
 8004d90:	7bfb      	ldrb	r3, [r7, #15]
 8004d92:	3301      	adds	r3, #1
 8004d94:	73fb      	strb	r3, [r7, #15]
 8004d96:	7bfa      	ldrb	r2, [r7, #15]
 8004d98:	4b03      	ldr	r3, [pc, #12]	; (8004da8 <vTask_CreateMoles+0x1d8>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	429a      	cmp	r2, r3
 8004d9e:	d3bf      	bcc.n	8004d20 <vTask_CreateMoles+0x150>
		mole_num = (prng_LFSR() % 5) + 1;  //quantidade de moles por rodada 1 a 5
 8004da0:	e71a      	b.n	8004bd8 <vTask_CreateMoles+0x8>
 8004da2:	bf00      	nop
 8004da4:	cccccccd 	.word	0xcccccccd
 8004da8:	200043d0 	.word	0x200043d0
 8004dac:	200043d4 	.word	0x200043d4
 8004db0:	200043bc 	.word	0x200043bc
 8004db4:	200045b8 	.word	0x200045b8
 8004db8:	080068f0 	.word	0x080068f0
 8004dbc:	080068e4 	.word	0x080068e4
 8004dc0:	080068d8 	.word	0x080068d8
 8004dc4:	08006900 	.word	0x08006900
 8004dc8:	0800690c 	.word	0x0800690c
 8004dcc:	08006918 	.word	0x08006918

08004dd0 <vTask_checkScores>:
		}
	}
}

void vTask_checkScores(void *pvParameters){
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	b08a      	sub	sp, #40	; 0x28
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
	pontos_t smash_p;
	smash_p.y1 = 21;
 8004dd8:	2315      	movs	r3, #21
 8004dda:	613b      	str	r3, [r7, #16]

	while(1){
		if(player.smash){
 8004ddc:	4b96      	ldr	r3, [pc, #600]	; (8005038 <vTask_checkScores+0x268>)
 8004dde:	7a1b      	ldrb	r3, [r3, #8]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	f000 8124 	beq.w	800502e <vTask_checkScores+0x25e>
			for(uint8_t i = 0; i < mole_num; i++){
 8004de6:	2300      	movs	r3, #0
 8004de8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8004dec:	e118      	b.n	8005020 <vTask_checkScores+0x250>
				if(mole[j[i]].top_flag == 1){
 8004dee:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004df2:	4a92      	ldr	r2, [pc, #584]	; (800503c <vTask_checkScores+0x26c>)
 8004df4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004df8:	4a91      	ldr	r2, [pc, #580]	; (8005040 <vTask_checkScores+0x270>)
 8004dfa:	214c      	movs	r1, #76	; 0x4c
 8004dfc:	fb01 f303 	mul.w	r3, r1, r3
 8004e00:	4413      	add	r3, r2
 8004e02:	3348      	adds	r3, #72	; 0x48
 8004e04:	781b      	ldrb	r3, [r3, #0]
 8004e06:	2b01      	cmp	r3, #1
 8004e08:	f040 8105 	bne.w	8005016 <vTask_checkScores+0x246>
					if((Mr_p.x1) >= mole[j[i]].Top_p.x1  && (Mr_p.x1) <= ((mole[j[i]].Top_p.x1)+10)){   //martelo esquerdo
 8004e0c:	4b8d      	ldr	r3, [pc, #564]	; (8005044 <vTask_checkScores+0x274>)
 8004e0e:	681a      	ldr	r2, [r3, #0]
 8004e10:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004e14:	4989      	ldr	r1, [pc, #548]	; (800503c <vTask_checkScores+0x26c>)
 8004e16:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004e1a:	4989      	ldr	r1, [pc, #548]	; (8005040 <vTask_checkScores+0x270>)
 8004e1c:	204c      	movs	r0, #76	; 0x4c
 8004e1e:	fb00 f303 	mul.w	r3, r0, r3
 8004e22:	440b      	add	r3, r1
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	429a      	cmp	r2, r3
 8004e28:	d371      	bcc.n	8004f0e <vTask_checkScores+0x13e>
 8004e2a:	4b86      	ldr	r3, [pc, #536]	; (8005044 <vTask_checkScores+0x274>)
 8004e2c:	681a      	ldr	r2, [r3, #0]
 8004e2e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004e32:	4982      	ldr	r1, [pc, #520]	; (800503c <vTask_checkScores+0x26c>)
 8004e34:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004e38:	4981      	ldr	r1, [pc, #516]	; (8005040 <vTask_checkScores+0x270>)
 8004e3a:	204c      	movs	r0, #76	; 0x4c
 8004e3c:	fb00 f303 	mul.w	r3, r0, r3
 8004e40:	440b      	add	r3, r1
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	330a      	adds	r3, #10
 8004e46:	429a      	cmp	r2, r3
 8004e48:	d861      	bhi.n	8004f0e <vTask_checkScores+0x13e>
						smash_p.x1 = mole[j[i]].Top_p.x1;
 8004e4a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004e4e:	4a7b      	ldr	r2, [pc, #492]	; (800503c <vTask_checkScores+0x26c>)
 8004e50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e54:	4a7a      	ldr	r2, [pc, #488]	; (8005040 <vTask_checkScores+0x270>)
 8004e56:	214c      	movs	r1, #76	; 0x4c
 8004e58:	fb01 f303 	mul.w	r3, r1, r3
 8004e5c:	4413      	add	r3, r2
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	60fb      	str	r3, [r7, #12]
						ball_Hit_Sound();
 8004e62:	f000 fdd9 	bl	8005a18 <ball_Hit_Sound>
						desenha_fig(&smash_p, &smash);
 8004e66:	f107 030c 	add.w	r3, r7, #12
 8004e6a:	4977      	ldr	r1, [pc, #476]	; (8005048 <vTask_checkScores+0x278>)
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	f7ff fca5 	bl	80047bc <desenha_fig>
						vTaskDelay(MS(80));
 8004e72:	2050      	movs	r0, #80	; 0x50
 8004e74:	f7fe feae 	bl	8003bd4 <vTaskDelay>
						desenha_fig(&smash_p, &delete_smash);
 8004e78:	f107 030c 	add.w	r3, r7, #12
 8004e7c:	4973      	ldr	r1, [pc, #460]	; (800504c <vTask_checkScores+0x27c>)
 8004e7e:	4618      	mov	r0, r3
 8004e80:	f7ff fc9c 	bl	80047bc <desenha_fig>
						escreve_Nr_Peq(40,42,player.scores++, 3);
 8004e84:	4b6c      	ldr	r3, [pc, #432]	; (8005038 <vTask_checkScores+0x268>)
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	1c5a      	adds	r2, r3, #1
 8004e8a:	496b      	ldr	r1, [pc, #428]	; (8005038 <vTask_checkScores+0x268>)
 8004e8c:	600a      	str	r2, [r1, #0]
 8004e8e:	461a      	mov	r2, r3
 8004e90:	2303      	movs	r3, #3
 8004e92:	212a      	movs	r1, #42	; 0x2a
 8004e94:	2028      	movs	r0, #40	; 0x28
 8004e96:	f7ff fd6d 	bl	8004974 <escreve_Nr_Peq>
						mole[j[i]].top_flag = 0;
 8004e9a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004e9e:	4a67      	ldr	r2, [pc, #412]	; (800503c <vTask_checkScores+0x26c>)
 8004ea0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ea4:	4a66      	ldr	r2, [pc, #408]	; (8005040 <vTask_checkScores+0x270>)
 8004ea6:	214c      	movs	r1, #76	; 0x4c
 8004ea8:	fb01 f303 	mul.w	r3, r1, r3
 8004eac:	4413      	add	r3, r2
 8004eae:	3348      	adds	r3, #72	; 0x48
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	701a      	strb	r2, [r3, #0]
						desenha_fig(&mole[j[i]].Top_p, &delete_Top_mole);
 8004eb4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004eb8:	4a60      	ldr	r2, [pc, #384]	; (800503c <vTask_checkScores+0x26c>)
 8004eba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ebe:	224c      	movs	r2, #76	; 0x4c
 8004ec0:	fb02 f303 	mul.w	r3, r2, r3
 8004ec4:	4a5e      	ldr	r2, [pc, #376]	; (8005040 <vTask_checkScores+0x270>)
 8004ec6:	4413      	add	r3, r2
 8004ec8:	4961      	ldr	r1, [pc, #388]	; (8005050 <vTask_checkScores+0x280>)
 8004eca:	4618      	mov	r0, r3
 8004ecc:	f7ff fc76 	bl	80047bc <desenha_fig>
						desenha_fig(&mole[j[i]].Middle_p, &delete_Middle_mole);
 8004ed0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004ed4:	4a59      	ldr	r2, [pc, #356]	; (800503c <vTask_checkScores+0x26c>)
 8004ed6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004eda:	224c      	movs	r2, #76	; 0x4c
 8004edc:	fb02 f303 	mul.w	r3, r2, r3
 8004ee0:	3318      	adds	r3, #24
 8004ee2:	4a57      	ldr	r2, [pc, #348]	; (8005040 <vTask_checkScores+0x270>)
 8004ee4:	4413      	add	r3, r2
 8004ee6:	495b      	ldr	r1, [pc, #364]	; (8005054 <vTask_checkScores+0x284>)
 8004ee8:	4618      	mov	r0, r3
 8004eea:	f7ff fc67 	bl	80047bc <desenha_fig>
						desenha_fig(&mole[j[i]].Bottom_p, &delete_Bottom_mole);
 8004eee:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004ef2:	4a52      	ldr	r2, [pc, #328]	; (800503c <vTask_checkScores+0x26c>)
 8004ef4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ef8:	224c      	movs	r2, #76	; 0x4c
 8004efa:	fb02 f303 	mul.w	r3, r2, r3
 8004efe:	3330      	adds	r3, #48	; 0x30
 8004f00:	4a4f      	ldr	r2, [pc, #316]	; (8005040 <vTask_checkScores+0x270>)
 8004f02:	4413      	add	r3, r2
 8004f04:	4954      	ldr	r1, [pc, #336]	; (8005058 <vTask_checkScores+0x288>)
 8004f06:	4618      	mov	r0, r3
 8004f08:	f7ff fc58 	bl	80047bc <desenha_fig>
 8004f0c:	e083      	b.n	8005016 <vTask_checkScores+0x246>
					}
					else if ((Mr_p.x1+29) >= mole[j[i]].Top_p.x1  && (Mr_p.x1+29) <= ((mole[j[i]].Top_p.x1)+10)) {  //martelo direito
 8004f0e:	4b4d      	ldr	r3, [pc, #308]	; (8005044 <vTask_checkScores+0x274>)
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f103 021d 	add.w	r2, r3, #29
 8004f16:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004f1a:	4948      	ldr	r1, [pc, #288]	; (800503c <vTask_checkScores+0x26c>)
 8004f1c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004f20:	4947      	ldr	r1, [pc, #284]	; (8005040 <vTask_checkScores+0x270>)
 8004f22:	204c      	movs	r0, #76	; 0x4c
 8004f24:	fb00 f303 	mul.w	r3, r0, r3
 8004f28:	440b      	add	r3, r1
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	429a      	cmp	r2, r3
 8004f2e:	d372      	bcc.n	8005016 <vTask_checkScores+0x246>
 8004f30:	4b44      	ldr	r3, [pc, #272]	; (8005044 <vTask_checkScores+0x274>)
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f103 021d 	add.w	r2, r3, #29
 8004f38:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004f3c:	493f      	ldr	r1, [pc, #252]	; (800503c <vTask_checkScores+0x26c>)
 8004f3e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004f42:	493f      	ldr	r1, [pc, #252]	; (8005040 <vTask_checkScores+0x270>)
 8004f44:	204c      	movs	r0, #76	; 0x4c
 8004f46:	fb00 f303 	mul.w	r3, r0, r3
 8004f4a:	440b      	add	r3, r1
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	330a      	adds	r3, #10
 8004f50:	429a      	cmp	r2, r3
 8004f52:	d860      	bhi.n	8005016 <vTask_checkScores+0x246>
						smash_p.x1 = mole[j[i]].Top_p.x1;
 8004f54:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004f58:	4a38      	ldr	r2, [pc, #224]	; (800503c <vTask_checkScores+0x26c>)
 8004f5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f5e:	4a38      	ldr	r2, [pc, #224]	; (8005040 <vTask_checkScores+0x270>)
 8004f60:	214c      	movs	r1, #76	; 0x4c
 8004f62:	fb01 f303 	mul.w	r3, r1, r3
 8004f66:	4413      	add	r3, r2
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	60fb      	str	r3, [r7, #12]
						ball_Hit_Sound();
 8004f6c:	f000 fd54 	bl	8005a18 <ball_Hit_Sound>
						desenha_fig(&smash_p, &smash);
 8004f70:	f107 030c 	add.w	r3, r7, #12
 8004f74:	4934      	ldr	r1, [pc, #208]	; (8005048 <vTask_checkScores+0x278>)
 8004f76:	4618      	mov	r0, r3
 8004f78:	f7ff fc20 	bl	80047bc <desenha_fig>
						vTaskDelay(MS(80));
 8004f7c:	2050      	movs	r0, #80	; 0x50
 8004f7e:	f7fe fe29 	bl	8003bd4 <vTaskDelay>
						desenha_fig(&smash_p, &delete_smash);
 8004f82:	f107 030c 	add.w	r3, r7, #12
 8004f86:	4931      	ldr	r1, [pc, #196]	; (800504c <vTask_checkScores+0x27c>)
 8004f88:	4618      	mov	r0, r3
 8004f8a:	f7ff fc17 	bl	80047bc <desenha_fig>
						escreve_Nr_Peq(40,42,player.scores++, 3);
 8004f8e:	4b2a      	ldr	r3, [pc, #168]	; (8005038 <vTask_checkScores+0x268>)
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	1c5a      	adds	r2, r3, #1
 8004f94:	4928      	ldr	r1, [pc, #160]	; (8005038 <vTask_checkScores+0x268>)
 8004f96:	600a      	str	r2, [r1, #0]
 8004f98:	461a      	mov	r2, r3
 8004f9a:	2303      	movs	r3, #3
 8004f9c:	212a      	movs	r1, #42	; 0x2a
 8004f9e:	2028      	movs	r0, #40	; 0x28
 8004fa0:	f7ff fce8 	bl	8004974 <escreve_Nr_Peq>
						mole[j[i]].top_flag = 0;
 8004fa4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004fa8:	4a24      	ldr	r2, [pc, #144]	; (800503c <vTask_checkScores+0x26c>)
 8004faa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004fae:	4a24      	ldr	r2, [pc, #144]	; (8005040 <vTask_checkScores+0x270>)
 8004fb0:	214c      	movs	r1, #76	; 0x4c
 8004fb2:	fb01 f303 	mul.w	r3, r1, r3
 8004fb6:	4413      	add	r3, r2
 8004fb8:	3348      	adds	r3, #72	; 0x48
 8004fba:	2200      	movs	r2, #0
 8004fbc:	701a      	strb	r2, [r3, #0]
						desenha_fig(&mole[j[i]].Top_p, &delete_Top_mole);
 8004fbe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004fc2:	4a1e      	ldr	r2, [pc, #120]	; (800503c <vTask_checkScores+0x26c>)
 8004fc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004fc8:	224c      	movs	r2, #76	; 0x4c
 8004fca:	fb02 f303 	mul.w	r3, r2, r3
 8004fce:	4a1c      	ldr	r2, [pc, #112]	; (8005040 <vTask_checkScores+0x270>)
 8004fd0:	4413      	add	r3, r2
 8004fd2:	491f      	ldr	r1, [pc, #124]	; (8005050 <vTask_checkScores+0x280>)
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	f7ff fbf1 	bl	80047bc <desenha_fig>
						desenha_fig(&mole[j[i]].Middle_p, &delete_Middle_mole);
 8004fda:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004fde:	4a17      	ldr	r2, [pc, #92]	; (800503c <vTask_checkScores+0x26c>)
 8004fe0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004fe4:	224c      	movs	r2, #76	; 0x4c
 8004fe6:	fb02 f303 	mul.w	r3, r2, r3
 8004fea:	3318      	adds	r3, #24
 8004fec:	4a14      	ldr	r2, [pc, #80]	; (8005040 <vTask_checkScores+0x270>)
 8004fee:	4413      	add	r3, r2
 8004ff0:	4918      	ldr	r1, [pc, #96]	; (8005054 <vTask_checkScores+0x284>)
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	f7ff fbe2 	bl	80047bc <desenha_fig>
						desenha_fig(&mole[j[i]].Bottom_p, &delete_Bottom_mole);
 8004ff8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004ffc:	4a0f      	ldr	r2, [pc, #60]	; (800503c <vTask_checkScores+0x26c>)
 8004ffe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005002:	224c      	movs	r2, #76	; 0x4c
 8005004:	fb02 f303 	mul.w	r3, r2, r3
 8005008:	3330      	adds	r3, #48	; 0x30
 800500a:	4a0d      	ldr	r2, [pc, #52]	; (8005040 <vTask_checkScores+0x270>)
 800500c:	4413      	add	r3, r2
 800500e:	4912      	ldr	r1, [pc, #72]	; (8005058 <vTask_checkScores+0x288>)
 8005010:	4618      	mov	r0, r3
 8005012:	f7ff fbd3 	bl	80047bc <desenha_fig>
			for(uint8_t i = 0; i < mole_num; i++){
 8005016:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800501a:	3301      	adds	r3, #1
 800501c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8005020:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8005024:	4b0d      	ldr	r3, [pc, #52]	; (800505c <vTask_checkScores+0x28c>)
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	429a      	cmp	r2, r3
 800502a:	f4ff aee0 	bcc.w	8004dee <vTask_checkScores+0x1e>
					}
				}
			}
		}
		player.smash = 0;
 800502e:	4b02      	ldr	r3, [pc, #8]	; (8005038 <vTask_checkScores+0x268>)
 8005030:	2200      	movs	r2, #0
 8005032:	721a      	strb	r2, [r3, #8]
		if(player.smash){
 8005034:	e6d2      	b.n	8004ddc <vTask_checkScores+0xc>
 8005036:	bf00      	nop
 8005038:	200044f4 	.word	0x200044f4
 800503c:	200043bc 	.word	0x200043bc
 8005040:	200045b8 	.word	0x200045b8
 8005044:	2000438c 	.word	0x2000438c
 8005048:	08006864 	.word	0x08006864
 800504c:	08006870 	.word	0x08006870
 8005050:	08006900 	.word	0x08006900
 8005054:	0800690c 	.word	0x0800690c
 8005058:	08006918 	.word	0x08006918
 800505c:	200043d0 	.word	0x200043d0

08005060 <vTask_LifeBar_update>:
	}
}

void vTask_LifeBar_update(void *pvParameters){
 8005060:	b580      	push	{r7, lr}
 8005062:	b086      	sub	sp, #24
 8005064:	af02      	add	r7, sp, #8
 8005066:	6078      	str	r0, [r7, #4]
	uint32_t x=0;
 8005068:	2300      	movs	r3, #0
 800506a:	60bb      	str	r3, [r7, #8]

	while(1){
		if(total_mole_n > player.scores){
 800506c:	4b24      	ldr	r3, [pc, #144]	; (8005100 <vTask_LifeBar_update+0xa0>)
 800506e:	681a      	ldr	r2, [r3, #0]
 8005070:	4b24      	ldr	r3, [pc, #144]	; (8005104 <vTask_LifeBar_update+0xa4>)
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	429a      	cmp	r2, r3
 8005076:	d2f9      	bcs.n	800506c <vTask_LifeBar_update+0xc>
			player.missing = total_mole_n - player.scores;
 8005078:	4b22      	ldr	r3, [pc, #136]	; (8005104 <vTask_LifeBar_update+0xa4>)
 800507a:	681a      	ldr	r2, [r3, #0]
 800507c:	4b20      	ldr	r3, [pc, #128]	; (8005100 <vTask_LifeBar_update+0xa0>)
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	1ad3      	subs	r3, r2, r3
 8005082:	4a1f      	ldr	r2, [pc, #124]	; (8005100 <vTask_LifeBar_update+0xa0>)
 8005084:	6053      	str	r3, [r2, #4]

			if(player.missing > last_missing){
 8005086:	4b1e      	ldr	r3, [pc, #120]	; (8005100 <vTask_LifeBar_update+0xa0>)
 8005088:	685a      	ldr	r2, [r3, #4]
 800508a:	4b1f      	ldr	r3, [pc, #124]	; (8005108 <vTask_LifeBar_update+0xa8>)
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	429a      	cmp	r2, r3
 8005090:	d9ec      	bls.n	800506c <vTask_LifeBar_update+0xc>
				x = player.missing - last_missing;
 8005092:	4b1b      	ldr	r3, [pc, #108]	; (8005100 <vTask_LifeBar_update+0xa0>)
 8005094:	685a      	ldr	r2, [r3, #4]
 8005096:	4b1c      	ldr	r3, [pc, #112]	; (8005108 <vTask_LifeBar_update+0xa8>)
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	1ad3      	subs	r3, r2, r3
 800509c:	60bb      	str	r3, [r7, #8]
				last_missing = player.missing;
 800509e:	4b18      	ldr	r3, [pc, #96]	; (8005100 <vTask_LifeBar_update+0xa0>)
 80050a0:	685b      	ldr	r3, [r3, #4]
 80050a2:	4a19      	ldr	r2, [pc, #100]	; (8005108 <vTask_LifeBar_update+0xa8>)
 80050a4:	6013      	str	r3, [r2, #0]
				for(uint8_t k = 0; (k < x) && (missing_p.x1 != 0) ; k++){
 80050a6:	2300      	movs	r3, #0
 80050a8:	73fb      	strb	r3, [r7, #15]
 80050aa:	e020      	b.n	80050ee <vTask_LifeBar_update+0x8e>
					desenha_fig(&missing_p, &life_line);
 80050ac:	4917      	ldr	r1, [pc, #92]	; (800510c <vTask_LifeBar_update+0xac>)
 80050ae:	4818      	ldr	r0, [pc, #96]	; (8005110 <vTask_LifeBar_update+0xb0>)
 80050b0:	f7ff fb84 	bl	80047bc <desenha_fig>
					missing_p.x1--;
 80050b4:	4b16      	ldr	r3, [pc, #88]	; (8005110 <vTask_LifeBar_update+0xb0>)
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	3b01      	subs	r3, #1
 80050ba:	4a15      	ldr	r2, [pc, #84]	; (8005110 <vTask_LifeBar_update+0xb0>)
 80050bc:	6013      	str	r3, [r2, #0]
					if(missing_p.x1 == 0){
 80050be:	4b14      	ldr	r3, [pc, #80]	; (8005110 <vTask_LifeBar_update+0xb0>)
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d10d      	bne.n	80050e2 <vTask_LifeBar_update+0x82>
						xTaskCreate(vTask_Game_Over, "Task 8", 100, NULL, 2, NULL);
 80050c6:	2300      	movs	r3, #0
 80050c8:	9301      	str	r3, [sp, #4]
 80050ca:	2302      	movs	r3, #2
 80050cc:	9300      	str	r3, [sp, #0]
 80050ce:	2300      	movs	r3, #0
 80050d0:	2264      	movs	r2, #100	; 0x64
 80050d2:	4910      	ldr	r1, [pc, #64]	; (8005114 <vTask_LifeBar_update+0xb4>)
 80050d4:	4810      	ldr	r0, [pc, #64]	; (8005118 <vTask_LifeBar_update+0xb8>)
 80050d6:	f7fe fbc5 	bl	8003864 <xTaskCreate>
						vTaskDelay(MS(1000));
 80050da:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80050de:	f7fe fd79 	bl	8003bd4 <vTaskDelay>
					}
					vTaskDelay(MS(20));
 80050e2:	2014      	movs	r0, #20
 80050e4:	f7fe fd76 	bl	8003bd4 <vTaskDelay>
				for(uint8_t k = 0; (k < x) && (missing_p.x1 != 0) ; k++){
 80050e8:	7bfb      	ldrb	r3, [r7, #15]
 80050ea:	3301      	adds	r3, #1
 80050ec:	73fb      	strb	r3, [r7, #15]
 80050ee:	7bfa      	ldrb	r2, [r7, #15]
 80050f0:	68bb      	ldr	r3, [r7, #8]
 80050f2:	429a      	cmp	r2, r3
 80050f4:	d2ba      	bcs.n	800506c <vTask_LifeBar_update+0xc>
 80050f6:	4b06      	ldr	r3, [pc, #24]	; (8005110 <vTask_LifeBar_update+0xb0>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d1d6      	bne.n	80050ac <vTask_LifeBar_update+0x4c>
		if(total_mole_n > player.scores){
 80050fe:	e7b5      	b.n	800506c <vTask_LifeBar_update+0xc>
 8005100:	200044f4 	.word	0x200044f4
 8005104:	200043d4 	.word	0x200043d4
 8005108:	200043d8 	.word	0x200043d8
 800510c:	08006888 	.word	0x08006888
 8005110:	200043a4 	.word	0x200043a4
 8005114:	080060bc 	.word	0x080060bc
 8005118:	0800511d 	.word	0x0800511d

0800511c <vTask_Game_Over>:
			}
		}
	}
}

void vTask_Game_Over(void *pvParameters){
 800511c:	b580      	push	{r7, lr}
 800511e:	b084      	sub	sp, #16
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]
	char buffer[2];
	while(1){

		vTaskPrioritySet(vTask_LCD_Print_Handle,2);		//coloca a prioridade de atualizar o LCD no mesmo nvel desta tarefa
 8005124:	4b2c      	ldr	r3, [pc, #176]	; (80051d8 <vTask_Game_Over+0xbc>)
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	2102      	movs	r1, #2
 800512a:	4618      	mov	r0, r3
 800512c:	f7fe fd86 	bl	8003c3c <vTaskPrioritySet>

		limpa_LCD();
 8005130:	f7ff fadc 	bl	80046ec <limpa_LCD>
		goto_XY(15, 1);
 8005134:	2101      	movs	r1, #1
 8005136:	200f      	movs	r0, #15
 8005138:	f7ff fa32 	bl	80045a0 <goto_XY>
		string_LCD("Game-Over");
 800513c:	4827      	ldr	r0, [pc, #156]	; (80051dc <vTask_Game_Over+0xc0>)
 800513e:	f7ff fac1 	bl	80046c4 <string_LCD>

		goto_XY(20, 2);
 8005142:	2102      	movs	r1, #2
 8005144:	2014      	movs	r0, #20
 8005146:	f7ff fa2b 	bl	80045a0 <goto_XY>
		string_LCD("Scores");
 800514a:	4825      	ldr	r0, [pc, #148]	; (80051e0 <vTask_Game_Over+0xc4>)
 800514c:	f7ff faba 	bl	80046c4 <string_LCD>

		goto_XY(32, 3);
 8005150:	2103      	movs	r1, #3
 8005152:	2020      	movs	r0, #32
 8005154:	f7ff fa24 	bl	80045a0 <goto_XY>
		itoa(player.scores, buffer, 10);
 8005158:	4b22      	ldr	r3, [pc, #136]	; (80051e4 <vTask_Game_Over+0xc8>)
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	4618      	mov	r0, r3
 800515e:	f107 030c 	add.w	r3, r7, #12
 8005162:	220a      	movs	r2, #10
 8005164:	4619      	mov	r1, r3
 8005166:	f000 ff3b 	bl	8005fe0 <itoa>
		string_LCD(buffer);
 800516a:	f107 030c 	add.w	r3, r7, #12
 800516e:	4618      	mov	r0, r3
 8005170:	f7ff faa8 	bl	80046c4 <string_LCD>

		game_over_song();
 8005174:	f000 fc66 	bl	8005a44 <game_over_song>

		vTaskDelay(MS(3000));
 8005178:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800517c:	f7fe fd2a 	bl	8003bd4 <vTaskDelay>

		// Da opo de novo jogo
		limpa_LCD();
 8005180:	f7ff fab4 	bl	80046ec <limpa_LCD>
		goto_XY(5, 1);
 8005184:	2101      	movs	r1, #1
 8005186:	2005      	movs	r0, #5
 8005188:	f7ff fa0a 	bl	80045a0 <goto_XY>
		string_LCD("Press Button");
 800518c:	4816      	ldr	r0, [pc, #88]	; (80051e8 <vTask_Game_Over+0xcc>)
 800518e:	f7ff fa99 	bl	80046c4 <string_LCD>
		goto_XY(32, 2);
 8005192:	2102      	movs	r1, #2
 8005194:	2020      	movs	r0, #32
 8005196:	f7ff fa03 	bl	80045a0 <goto_XY>
		string_LCD("for");
 800519a:	4814      	ldr	r0, [pc, #80]	; (80051ec <vTask_Game_Over+0xd0>)
 800519c:	f7ff fa92 	bl	80046c4 <string_LCD>
		goto_XY(18, 3);
 80051a0:	2103      	movs	r1, #3
 80051a2:	2012      	movs	r0, #18
 80051a4:	f7ff f9fc 	bl	80045a0 <goto_XY>
		string_LCD("New Game");
 80051a8:	4811      	ldr	r0, [pc, #68]	; (80051f0 <vTask_Game_Over+0xd4>)
 80051aa:	f7ff fa8b 	bl	80046c4 <string_LCD>

		// enquando nao pressionar joystick fica travado
		while(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15));
 80051ae:	bf00      	nop
 80051b0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80051b4:	480f      	ldr	r0, [pc, #60]	; (80051f4 <vTask_Game_Over+0xd8>)
 80051b6:	f7fc fa81 	bl	80016bc <HAL_GPIO_ReadPin>
 80051ba:	4603      	mov	r3, r0
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d1f7      	bne.n	80051b0 <vTask_Game_Over+0x94>

		restart_game();
 80051c0:	f000 fbd6 	bl	8005970 <restart_game>

		vTaskPrioritySet(vTask_LCD_Print_Handle,1);  //retornar a prioridade original
 80051c4:	4b04      	ldr	r3, [pc, #16]	; (80051d8 <vTask_Game_Over+0xbc>)
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	2101      	movs	r1, #1
 80051ca:	4618      	mov	r0, r3
 80051cc:	f7fe fd36 	bl	8003c3c <vTaskPrioritySet>

		vTaskDelete(NULL);
 80051d0:	2000      	movs	r0, #0
 80051d2:	f7fe fc71 	bl	8003ab8 <vTaskDelete>
		vTaskPrioritySet(vTask_LCD_Print_Handle,2);		//coloca a prioridade de atualizar o LCD no mesmo nvel desta tarefa
 80051d6:	e7a5      	b.n	8005124 <vTask_Game_Over+0x8>
 80051d8:	200045b4 	.word	0x200045b4
 80051dc:	080060c4 	.word	0x080060c4
 80051e0:	080060d0 	.word	0x080060d0
 80051e4:	200044f4 	.word	0x200044f4
 80051e8:	080060d8 	.word	0x080060d8
 80051ec:	080060e8 	.word	0x080060e8
 80051f0:	080060ec 	.word	0x080060ec
 80051f4:	40011000 	.word	0x40011000

080051f8 <vTask_move_MrWatchAndGame>:
	}
}
void vTask_move_MrWatchAndGame(void *pvParameters)
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b082      	sub	sp, #8
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
	static uint32_t x = (83-29)/2;
	static int32_t dif_eixoX;

	Mr_p.x1 = 0; Mr_p.y1 = 2;  //y  fixo
 8005200:	4b2f      	ldr	r3, [pc, #188]	; (80052c0 <vTask_move_MrWatchAndGame+0xc8>)
 8005202:	2200      	movs	r2, #0
 8005204:	601a      	str	r2, [r3, #0]
 8005206:	4b2e      	ldr	r3, [pc, #184]	; (80052c0 <vTask_move_MrWatchAndGame+0xc8>)
 8005208:	2202      	movs	r2, #2
 800520a:	605a      	str	r2, [r3, #4]
	Mr_p.x2 = 0; Mr_p.y2 = 0;
 800520c:	4b2c      	ldr	r3, [pc, #176]	; (80052c0 <vTask_move_MrWatchAndGame+0xc8>)
 800520e:	2200      	movs	r2, #0
 8005210:	609a      	str	r2, [r3, #8]
 8005212:	4b2b      	ldr	r3, [pc, #172]	; (80052c0 <vTask_move_MrWatchAndGame+0xc8>)
 8005214:	2200      	movs	r2, #0
 8005216:	60da      	str	r2, [r3, #12]
	Mr_p.x3 = 0; Mr_p.y3 = 0;
 8005218:	4b29      	ldr	r3, [pc, #164]	; (80052c0 <vTask_move_MrWatchAndGame+0xc8>)
 800521a:	2200      	movs	r2, #0
 800521c:	611a      	str	r2, [r3, #16]
 800521e:	4b28      	ldr	r3, [pc, #160]	; (80052c0 <vTask_move_MrWatchAndGame+0xc8>)
 8005220:	2200      	movs	r2, #0
 8005222:	615a      	str	r2, [r3, #20]

	while(1)
	{
		dif_eixoX = 2048 - media_eixoX;
 8005224:	4b27      	ldr	r3, [pc, #156]	; (80052c4 <vTask_move_MrWatchAndGame+0xcc>)
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 800522c:	461a      	mov	r2, r3
 800522e:	4b26      	ldr	r3, [pc, #152]	; (80052c8 <vTask_move_MrWatchAndGame+0xd0>)
 8005230:	601a      	str	r2, [r3, #0]

		if(dif_eixoX < -100)
 8005232:	4b25      	ldr	r3, [pc, #148]	; (80052c8 <vTask_move_MrWatchAndGame+0xd0>)
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f113 0f64 	cmn.w	r3, #100	; 0x64
 800523a:	da09      	bge.n	8005250 <vTask_move_MrWatchAndGame+0x58>
		{
			if(x>0) x--;
 800523c:	4b23      	ldr	r3, [pc, #140]	; (80052cc <vTask_move_MrWatchAndGame+0xd4>)
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	2b00      	cmp	r3, #0
 8005242:	d012      	beq.n	800526a <vTask_move_MrWatchAndGame+0x72>
 8005244:	4b21      	ldr	r3, [pc, #132]	; (80052cc <vTask_move_MrWatchAndGame+0xd4>)
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	3b01      	subs	r3, #1
 800524a:	4a20      	ldr	r2, [pc, #128]	; (80052cc <vTask_move_MrWatchAndGame+0xd4>)
 800524c:	6013      	str	r3, [r2, #0]
 800524e:	e00c      	b.n	800526a <vTask_move_MrWatchAndGame+0x72>
		}
		else if(dif_eixoX > 100) // 100 = Delta de tolerncia no deslocamento do eixo
 8005250:	4b1d      	ldr	r3, [pc, #116]	; (80052c8 <vTask_move_MrWatchAndGame+0xd0>)
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	2b64      	cmp	r3, #100	; 0x64
 8005256:	dd08      	ble.n	800526a <vTask_move_MrWatchAndGame+0x72>
		{
			if(x<55) x++;
 8005258:	4b1c      	ldr	r3, [pc, #112]	; (80052cc <vTask_move_MrWatchAndGame+0xd4>)
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	2b36      	cmp	r3, #54	; 0x36
 800525e:	d804      	bhi.n	800526a <vTask_move_MrWatchAndGame+0x72>
 8005260:	4b1a      	ldr	r3, [pc, #104]	; (80052cc <vTask_move_MrWatchAndGame+0xd4>)
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	3301      	adds	r3, #1
 8005266:	4a19      	ldr	r2, [pc, #100]	; (80052cc <vTask_move_MrWatchAndGame+0xd4>)
 8005268:	6013      	str	r3, [r2, #0]
		}
		// ------------------------------------------------------------------------
		Mr_p.x1 = x;
 800526a:	4b18      	ldr	r3, [pc, #96]	; (80052cc <vTask_move_MrWatchAndGame+0xd4>)
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	4a14      	ldr	r2, [pc, #80]	; (80052c0 <vTask_move_MrWatchAndGame+0xc8>)
 8005270:	6013      	str	r3, [r2, #0]

		if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15) == 0){
 8005272:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005276:	4816      	ldr	r0, [pc, #88]	; (80052d0 <vTask_move_MrWatchAndGame+0xd8>)
 8005278:	f7fc fa20 	bl	80016bc <HAL_GPIO_ReadPin>
 800527c:	4603      	mov	r3, r0
 800527e:	2b00      	cmp	r3, #0
 8005280:	d10e      	bne.n	80052a0 <vTask_move_MrWatchAndGame+0xa8>
			player.smash = 1;
 8005282:	4b14      	ldr	r3, [pc, #80]	; (80052d4 <vTask_move_MrWatchAndGame+0xdc>)
 8005284:	2201      	movs	r2, #1
 8005286:	721a      	strb	r2, [r3, #8]
			desenha_fig(&Mr_p,&MrGameAndWatch_smash);
 8005288:	4913      	ldr	r1, [pc, #76]	; (80052d8 <vTask_move_MrWatchAndGame+0xe0>)
 800528a:	480d      	ldr	r0, [pc, #52]	; (80052c0 <vTask_move_MrWatchAndGame+0xc8>)
 800528c:	f7ff fa96 	bl	80047bc <desenha_fig>
			vTaskDelay(MS(40));
 8005290:	2028      	movs	r0, #40	; 0x28
 8005292:	f7fe fc9f 	bl	8003bd4 <vTaskDelay>
			desenha_fig(&Mr_p,&delete_MrGameAndWatch);
 8005296:	4911      	ldr	r1, [pc, #68]	; (80052dc <vTask_move_MrWatchAndGame+0xe4>)
 8005298:	4809      	ldr	r0, [pc, #36]	; (80052c0 <vTask_move_MrWatchAndGame+0xc8>)
 800529a:	f7ff fa8f 	bl	80047bc <desenha_fig>
 800529e:	e7c1      	b.n	8005224 <vTask_move_MrWatchAndGame+0x2c>
		}else{
			player.smash = 0;
 80052a0:	4b0c      	ldr	r3, [pc, #48]	; (80052d4 <vTask_move_MrWatchAndGame+0xdc>)
 80052a2:	2200      	movs	r2, #0
 80052a4:	721a      	strb	r2, [r3, #8]
			desenha_fig(&Mr_p,&MrGameAndWatch);
 80052a6:	490e      	ldr	r1, [pc, #56]	; (80052e0 <vTask_move_MrWatchAndGame+0xe8>)
 80052a8:	4805      	ldr	r0, [pc, #20]	; (80052c0 <vTask_move_MrWatchAndGame+0xc8>)
 80052aa:	f7ff fa87 	bl	80047bc <desenha_fig>
			vTaskDelay(MS(40));
 80052ae:	2028      	movs	r0, #40	; 0x28
 80052b0:	f7fe fc90 	bl	8003bd4 <vTaskDelay>
			desenha_fig(&Mr_p,&delete_MrGameAndWatch);
 80052b4:	4909      	ldr	r1, [pc, #36]	; (80052dc <vTask_move_MrWatchAndGame+0xe4>)
 80052b6:	4802      	ldr	r0, [pc, #8]	; (80052c0 <vTask_move_MrWatchAndGame+0xc8>)
 80052b8:	f7ff fa80 	bl	80047bc <desenha_fig>
		dif_eixoX = 2048 - media_eixoX;
 80052bc:	e7b2      	b.n	8005224 <vTask_move_MrWatchAndGame+0x2c>
 80052be:	bf00      	nop
 80052c0:	2000438c 	.word	0x2000438c
 80052c4:	200043dc 	.word	0x200043dc
 80052c8:	200043e4 	.word	0x200043e4
 80052cc:	20000020 	.word	0x20000020
 80052d0:	40011000 	.word	0x40011000
 80052d4:	200044f4 	.word	0x200044f4
 80052d8:	08006750 	.word	0x08006750
 80052dc:	08006808 	.word	0x08006808
 80052e0:	080067ac 	.word	0x080067ac

080052e4 <vTask_read_joystick>:
		}
	}
}

void vTask_read_joystick(void *pvParameters)
{
 80052e4:	b480      	push	{r7}
 80052e6:	b087      	sub	sp, #28
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]
	uint8_t i;
	static uint32_t x[32], y[32], k=0;
	uint32_t x_aux, y_aux;
	while(1){
		x[k] = ADC_VALOR[0];
 80052ec:	4b1e      	ldr	r3, [pc, #120]	; (8005368 <vTask_read_joystick+0x84>)
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	4a1e      	ldr	r2, [pc, #120]	; (800536c <vTask_read_joystick+0x88>)
 80052f2:	6812      	ldr	r2, [r2, #0]
 80052f4:	491e      	ldr	r1, [pc, #120]	; (8005370 <vTask_read_joystick+0x8c>)
 80052f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		y[k] = ADC_VALOR[1];
 80052fa:	4b1b      	ldr	r3, [pc, #108]	; (8005368 <vTask_read_joystick+0x84>)
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	4a1b      	ldr	r2, [pc, #108]	; (800536c <vTask_read_joystick+0x88>)
 8005300:	6852      	ldr	r2, [r2, #4]
 8005302:	491c      	ldr	r1, [pc, #112]	; (8005374 <vTask_read_joystick+0x90>)
 8005304:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		k++; if(k==32) k=0;
 8005308:	4b17      	ldr	r3, [pc, #92]	; (8005368 <vTask_read_joystick+0x84>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	3301      	adds	r3, #1
 800530e:	4a16      	ldr	r2, [pc, #88]	; (8005368 <vTask_read_joystick+0x84>)
 8005310:	6013      	str	r3, [r2, #0]
 8005312:	4b15      	ldr	r3, [pc, #84]	; (8005368 <vTask_read_joystick+0x84>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	2b20      	cmp	r3, #32
 8005318:	d102      	bne.n	8005320 <vTask_read_joystick+0x3c>
 800531a:	4b13      	ldr	r3, [pc, #76]	; (8005368 <vTask_read_joystick+0x84>)
 800531c:	2200      	movs	r2, #0
 800531e:	601a      	str	r2, [r3, #0]
		x_aux=0;
 8005320:	2300      	movs	r3, #0
 8005322:	613b      	str	r3, [r7, #16]
		y_aux=0;
 8005324:	2300      	movs	r3, #0
 8005326:	60fb      	str	r3, [r7, #12]
		for(i = 0; i<32; i++){
 8005328:	2300      	movs	r3, #0
 800532a:	75fb      	strb	r3, [r7, #23]
 800532c:	e010      	b.n	8005350 <vTask_read_joystick+0x6c>
			x_aux += x[i];
 800532e:	7dfb      	ldrb	r3, [r7, #23]
 8005330:	4a0f      	ldr	r2, [pc, #60]	; (8005370 <vTask_read_joystick+0x8c>)
 8005332:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005336:	693a      	ldr	r2, [r7, #16]
 8005338:	4413      	add	r3, r2
 800533a:	613b      	str	r3, [r7, #16]
			y_aux += y[i];
 800533c:	7dfb      	ldrb	r3, [r7, #23]
 800533e:	4a0d      	ldr	r2, [pc, #52]	; (8005374 <vTask_read_joystick+0x90>)
 8005340:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005344:	68fa      	ldr	r2, [r7, #12]
 8005346:	4413      	add	r3, r2
 8005348:	60fb      	str	r3, [r7, #12]
		for(i = 0; i<32; i++){
 800534a:	7dfb      	ldrb	r3, [r7, #23]
 800534c:	3301      	adds	r3, #1
 800534e:	75fb      	strb	r3, [r7, #23]
 8005350:	7dfb      	ldrb	r3, [r7, #23]
 8005352:	2b1f      	cmp	r3, #31
 8005354:	d9eb      	bls.n	800532e <vTask_read_joystick+0x4a>
		}
		media_eixoX = x_aux/32;
 8005356:	693b      	ldr	r3, [r7, #16]
 8005358:	095b      	lsrs	r3, r3, #5
 800535a:	4a07      	ldr	r2, [pc, #28]	; (8005378 <vTask_read_joystick+0x94>)
 800535c:	6013      	str	r3, [r2, #0]
		media_eixoY = y_aux/32;
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	095b      	lsrs	r3, r3, #5
 8005362:	4a06      	ldr	r2, [pc, #24]	; (800537c <vTask_read_joystick+0x98>)
 8005364:	6013      	str	r3, [r2, #0]
		x[k] = ADC_VALOR[0];
 8005366:	e7c1      	b.n	80052ec <vTask_read_joystick+0x8>
 8005368:	200043e8 	.word	0x200043e8
 800536c:	2000473c 	.word	0x2000473c
 8005370:	200043ec 	.word	0x200043ec
 8005374:	2000446c 	.word	0x2000446c
 8005378:	200043dc 	.word	0x200043dc
 800537c:	200043e0 	.word	0x200043e0

08005380 <main>:
}

//---------------------------------------------------------------------------------------------------
/* USER CODE END 0 */
int main(void)
{
 8005380:	b580      	push	{r7, lr}
 8005382:	af00      	add	r7, sp, #0
	/* MCU Configuration----------------------------------------------------------*/
	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8005384:	f7fa fee4 	bl	8000150 <HAL_Init>

	/* Configure the system clock */
	SystemClock_Config();
 8005388:	f000 f82a 	bl	80053e0 <SystemClock_Config>


	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800538c:	f000 f976 	bl	800567c <MX_GPIO_Init>
	MX_DMA_Init();
 8005390:	f000 f956 	bl	8005640 <MX_DMA_Init>
	MX_ADC1_Init();
 8005394:	f000 f88a 	bl	80054ac <MX_ADC1_Init>
	MX_TIM3_Init();
 8005398:	f000 f8e0 	bl	800555c <MX_TIM3_Init>
	/* USER CODE BEGIN 2 */
	HAL_ADCEx_Calibration_Start(&hadc1);
 800539c:	480d      	ldr	r0, [pc, #52]	; (80053d4 <main+0x54>)
 800539e:	f7fb fc5f 	bl	8000c60 <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_DMA(&hadc1,(uint32_t*)adcDmaBuffer,2);
 80053a2:	2202      	movs	r2, #2
 80053a4:	490c      	ldr	r1, [pc, #48]	; (80053d8 <main+0x58>)
 80053a6:	480b      	ldr	r0, [pc, #44]	; (80053d4 <main+0x54>)
 80053a8:	f7fb f8b4 	bl	8000514 <HAL_ADC_Start_DMA>
	HAL_ADC_Start_IT(&hadc1);
 80053ac:	4809      	ldr	r0, [pc, #36]	; (80053d4 <main+0x54>)
 80053ae:	f7fa fffb 	bl	80003a8 <HAL_ADC_Start_IT>

	__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_3, 100); // som
 80053b2:	4b0a      	ldr	r3, [pc, #40]	; (80053dc <main+0x5c>)
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	3334      	adds	r3, #52	; 0x34
 80053b8:	3308      	adds	r3, #8
 80053ba:	2264      	movs	r2, #100	; 0x64
 80053bc:	601a      	str	r2, [r3, #0]


	// inicializa LCD 5110
	inic_LCD();
 80053be:	f7ff f8c9 	bl	8004554 <inic_LCD>
	limpa_LCD();
 80053c2:	f7ff f993 	bl	80046ec <limpa_LCD>

	// inicializa tela
	Start_Game();
 80053c6:	f000 fa59 	bl	800587c <Start_Game>

	/* USER CODE BEGIN RTOS_THREADS */
	create_tasks();
 80053ca:	f000 fb7b 	bl	8005ac4 <create_tasks>

	/* Start scheduler */
	vTaskStartScheduler();
 80053ce:	f7fe fce3 	bl	8003d98 <vTaskStartScheduler>

    while (1);
 80053d2:	e7fe      	b.n	80053d2 <main+0x52>
 80053d4:	20004540 	.word	0x20004540
 80053d8:	20004734 	.word	0x20004734
 80053dc:	20004500 	.word	0x20004500

080053e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b094      	sub	sp, #80	; 0x50
 80053e4:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80053e6:	2301      	movs	r3, #1
 80053e8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80053ea:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80053ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80053f0:	2300      	movs	r3, #0
 80053f2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80053f4:	2301      	movs	r3, #1
 80053f6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80053f8:	2302      	movs	r3, #2
 80053fa:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80053fc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005400:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8005402:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8005406:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005408:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800540c:	4618      	mov	r0, r3
 800540e:	f7fc f985 	bl	800171c <HAL_RCC_OscConfig>
 8005412:	4603      	mov	r3, r0
 8005414:	2b00      	cmp	r3, #0
 8005416:	d004      	beq.n	8005422 <SystemClock_Config+0x42>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005418:	f240 1167 	movw	r1, #359	; 0x167
 800541c:	4821      	ldr	r0, [pc, #132]	; (80054a4 <SystemClock_Config+0xc4>)
 800541e:	f000 fbbf 	bl	8005ba0 <_Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005422:	230f      	movs	r3, #15
 8005424:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005426:	2302      	movs	r3, #2
 8005428:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800542a:	2300      	movs	r3, #0
 800542c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800542e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005432:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005434:	2300      	movs	r3, #0
 8005436:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8005438:	f107 0314 	add.w	r3, r7, #20
 800543c:	2102      	movs	r1, #2
 800543e:	4618      	mov	r0, r3
 8005440:	f7fc fbd0 	bl	8001be4 <HAL_RCC_ClockConfig>
 8005444:	4603      	mov	r3, r0
 8005446:	2b00      	cmp	r3, #0
 8005448:	d004      	beq.n	8005454 <SystemClock_Config+0x74>
  {
    _Error_Handler(__FILE__, __LINE__);
 800544a:	f240 1175 	movw	r1, #373	; 0x175
 800544e:	4815      	ldr	r0, [pc, #84]	; (80054a4 <SystemClock_Config+0xc4>)
 8005450:	f000 fba6 	bl	8005ba0 <_Error_Handler>
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8005454:	2302      	movs	r3, #2
 8005456:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8005458:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800545c:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800545e:	1d3b      	adds	r3, r7, #4
 8005460:	4618      	mov	r0, r3
 8005462:	f7fc fd95 	bl	8001f90 <HAL_RCCEx_PeriphCLKConfig>
 8005466:	4603      	mov	r3, r0
 8005468:	2b00      	cmp	r3, #0
 800546a:	d004      	beq.n	8005476 <SystemClock_Config+0x96>
  {
    _Error_Handler(__FILE__, __LINE__);
 800546c:	f44f 71be 	mov.w	r1, #380	; 0x17c
 8005470:	480c      	ldr	r0, [pc, #48]	; (80054a4 <SystemClock_Config+0xc4>)
 8005472:	f000 fb95 	bl	8005ba0 <_Error_Handler>
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8005476:	f7fc fd0b 	bl	8001e90 <HAL_RCC_GetHCLKFreq>
 800547a:	4602      	mov	r2, r0
 800547c:	4b0a      	ldr	r3, [pc, #40]	; (80054a8 <SystemClock_Config+0xc8>)
 800547e:	fba3 2302 	umull	r2, r3, r3, r2
 8005482:	099b      	lsrs	r3, r3, #6
 8005484:	4618      	mov	r0, r3
 8005486:	f7fb fd8c 	bl	8000fa2 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800548a:	2004      	movs	r0, #4
 800548c:	f7fb fd96 	bl	8000fbc <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 8005490:	2200      	movs	r2, #0
 8005492:	210f      	movs	r1, #15
 8005494:	f04f 30ff 	mov.w	r0, #4294967295
 8005498:	f7fb fd59 	bl	8000f4e <HAL_NVIC_SetPriority>
}
 800549c:	bf00      	nop
 800549e:	3750      	adds	r7, #80	; 0x50
 80054a0:	46bd      	mov	sp, r7
 80054a2:	bd80      	pop	{r7, pc}
 80054a4:	080060f8 	.word	0x080060f8
 80054a8:	10624dd3 	.word	0x10624dd3

080054ac <MX_ADC1_Init>:

/* ADC1 init function */
static void MX_ADC1_Init(void)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b084      	sub	sp, #16
 80054b0:	af00      	add	r7, sp, #0

  ADC_ChannelConfTypeDef sConfig;

    /**Common config 
    */
  hadc1.Instance = ADC1;
 80054b2:	4b27      	ldr	r3, [pc, #156]	; (8005550 <MX_ADC1_Init+0xa4>)
 80054b4:	4a27      	ldr	r2, [pc, #156]	; (8005554 <MX_ADC1_Init+0xa8>)
 80054b6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80054b8:	4b25      	ldr	r3, [pc, #148]	; (8005550 <MX_ADC1_Init+0xa4>)
 80054ba:	f44f 7280 	mov.w	r2, #256	; 0x100
 80054be:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80054c0:	4b23      	ldr	r3, [pc, #140]	; (8005550 <MX_ADC1_Init+0xa4>)
 80054c2:	2201      	movs	r2, #1
 80054c4:	60da      	str	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80054c6:	4b22      	ldr	r3, [pc, #136]	; (8005550 <MX_ADC1_Init+0xa4>)
 80054c8:	2200      	movs	r2, #0
 80054ca:	615a      	str	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80054cc:	4b20      	ldr	r3, [pc, #128]	; (8005550 <MX_ADC1_Init+0xa4>)
 80054ce:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80054d2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80054d4:	4b1e      	ldr	r3, [pc, #120]	; (8005550 <MX_ADC1_Init+0xa4>)
 80054d6:	2200      	movs	r2, #0
 80054d8:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 80054da:	4b1d      	ldr	r3, [pc, #116]	; (8005550 <MX_ADC1_Init+0xa4>)
 80054dc:	2202      	movs	r2, #2
 80054de:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80054e0:	481b      	ldr	r0, [pc, #108]	; (8005550 <MX_ADC1_Init+0xa4>)
 80054e2:	f7fa fe89 	bl	80001f8 <HAL_ADC_Init>
 80054e6:	4603      	mov	r3, r0
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d004      	beq.n	80054f6 <MX_ADC1_Init+0x4a>
  {
    _Error_Handler(__FILE__, __LINE__);
 80054ec:	f44f 71ce 	mov.w	r1, #412	; 0x19c
 80054f0:	4819      	ldr	r0, [pc, #100]	; (8005558 <MX_ADC1_Init+0xac>)
 80054f2:	f000 fb55 	bl	8005ba0 <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_1;
 80054f6:	2301      	movs	r3, #1
 80054f8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80054fa:	2301      	movs	r3, #1
 80054fc:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES5_SMPR1ALLCHANNELS;
 80054fe:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8005502:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005504:	1d3b      	adds	r3, r7, #4
 8005506:	4619      	mov	r1, r3
 8005508:	4811      	ldr	r0, [pc, #68]	; (8005550 <MX_ADC1_Init+0xa4>)
 800550a:	f7fb f9bf 	bl	800088c <HAL_ADC_ConfigChannel>
 800550e:	4603      	mov	r3, r0
 8005510:	2b00      	cmp	r3, #0
 8005512:	d004      	beq.n	800551e <MX_ADC1_Init+0x72>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005514:	f44f 71d3 	mov.w	r1, #422	; 0x1a6
 8005518:	480f      	ldr	r0, [pc, #60]	; (8005558 <MX_ADC1_Init+0xac>)
 800551a:	f000 fb41 	bl	8005ba0 <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_2;
 800551e:	2302      	movs	r3, #2
 8005520:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8005522:	2302      	movs	r3, #2
 8005524:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES5_SMPR1ALLCHANNELS;
 8005526:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 800552a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800552c:	1d3b      	adds	r3, r7, #4
 800552e:	4619      	mov	r1, r3
 8005530:	4807      	ldr	r0, [pc, #28]	; (8005550 <MX_ADC1_Init+0xa4>)
 8005532:	f7fb f9ab 	bl	800088c <HAL_ADC_ConfigChannel>
 8005536:	4603      	mov	r3, r0
 8005538:	2b00      	cmp	r3, #0
 800553a:	d004      	beq.n	8005546 <MX_ADC1_Init+0x9a>
  {
    _Error_Handler(__FILE__, __LINE__);
 800553c:	f44f 71d8 	mov.w	r1, #432	; 0x1b0
 8005540:	4805      	ldr	r0, [pc, #20]	; (8005558 <MX_ADC1_Init+0xac>)
 8005542:	f000 fb2d 	bl	8005ba0 <_Error_Handler>
  }

}
 8005546:	bf00      	nop
 8005548:	3710      	adds	r7, #16
 800554a:	46bd      	mov	sp, r7
 800554c:	bd80      	pop	{r7, pc}
 800554e:	bf00      	nop
 8005550:	20004540 	.word	0x20004540
 8005554:	40012400 	.word	0x40012400
 8005558:	080060f8 	.word	0x080060f8

0800555c <MX_TIM3_Init>:

/* TIM3 init function */
static void MX_TIM3_Init(void)
{
 800555c:	b580      	push	{r7, lr}
 800555e:	b08e      	sub	sp, #56	; 0x38
 8005560:	af00      	add	r7, sp, #0

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;

  htim3.Instance = TIM3;
 8005562:	4b34      	ldr	r3, [pc, #208]	; (8005634 <MX_TIM3_Init+0xd8>)
 8005564:	4a34      	ldr	r2, [pc, #208]	; (8005638 <MX_TIM3_Init+0xdc>)
 8005566:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 4000;
 8005568:	4b32      	ldr	r3, [pc, #200]	; (8005634 <MX_TIM3_Init+0xd8>)
 800556a:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 800556e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005570:	4b30      	ldr	r3, [pc, #192]	; (8005634 <MX_TIM3_Init+0xd8>)
 8005572:	2200      	movs	r2, #0
 8005574:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 200;
 8005576:	4b2f      	ldr	r3, [pc, #188]	; (8005634 <MX_TIM3_Init+0xd8>)
 8005578:	22c8      	movs	r2, #200	; 0xc8
 800557a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800557c:	4b2d      	ldr	r3, [pc, #180]	; (8005634 <MX_TIM3_Init+0xd8>)
 800557e:	2200      	movs	r2, #0
 8005580:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005582:	4b2c      	ldr	r3, [pc, #176]	; (8005634 <MX_TIM3_Init+0xd8>)
 8005584:	2200      	movs	r2, #0
 8005586:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8005588:	482a      	ldr	r0, [pc, #168]	; (8005634 <MX_TIM3_Init+0xd8>)
 800558a:	f7fc fe77 	bl	800227c <HAL_TIM_Base_Init>
 800558e:	4603      	mov	r3, r0
 8005590:	2b00      	cmp	r3, #0
 8005592:	d004      	beq.n	800559e <MX_TIM3_Init+0x42>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005594:	f240 11c5 	movw	r1, #453	; 0x1c5
 8005598:	4828      	ldr	r0, [pc, #160]	; (800563c <MX_TIM3_Init+0xe0>)
 800559a:	f000 fb01 	bl	8005ba0 <_Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800559e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80055a2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80055a4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80055a8:	4619      	mov	r1, r3
 80055aa:	4822      	ldr	r0, [pc, #136]	; (8005634 <MX_TIM3_Init+0xd8>)
 80055ac:	f7fd f922 	bl	80027f4 <HAL_TIM_ConfigClockSource>
 80055b0:	4603      	mov	r3, r0
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d004      	beq.n	80055c0 <MX_TIM3_Init+0x64>
  {
    _Error_Handler(__FILE__, __LINE__);
 80055b6:	f240 11cb 	movw	r1, #459	; 0x1cb
 80055ba:	4820      	ldr	r0, [pc, #128]	; (800563c <MX_TIM3_Init+0xe0>)
 80055bc:	f000 faf0 	bl	8005ba0 <_Error_Handler>
  }

  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80055c0:	481c      	ldr	r0, [pc, #112]	; (8005634 <MX_TIM3_Init+0xd8>)
 80055c2:	f7fc fea0 	bl	8002306 <HAL_TIM_PWM_Init>
 80055c6:	4603      	mov	r3, r0
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d004      	beq.n	80055d6 <MX_TIM3_Init+0x7a>
  {
    _Error_Handler(__FILE__, __LINE__);
 80055cc:	f44f 71e8 	mov.w	r1, #464	; 0x1d0
 80055d0:	481a      	ldr	r0, [pc, #104]	; (800563c <MX_TIM3_Init+0xe0>)
 80055d2:	f000 fae5 	bl	8005ba0 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80055d6:	2300      	movs	r3, #0
 80055d8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80055da:	2300      	movs	r3, #0
 80055dc:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80055de:	f107 0320 	add.w	r3, r7, #32
 80055e2:	4619      	mov	r1, r3
 80055e4:	4813      	ldr	r0, [pc, #76]	; (8005634 <MX_TIM3_Init+0xd8>)
 80055e6:	f7fd fcd2 	bl	8002f8e <HAL_TIMEx_MasterConfigSynchronization>
 80055ea:	4603      	mov	r3, r0
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d004      	beq.n	80055fa <MX_TIM3_Init+0x9e>
  {
    _Error_Handler(__FILE__, __LINE__);
 80055f0:	f240 11d7 	movw	r1, #471	; 0x1d7
 80055f4:	4811      	ldr	r0, [pc, #68]	; (800563c <MX_TIM3_Init+0xe0>)
 80055f6:	f000 fad3 	bl	8005ba0 <_Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80055fa:	2360      	movs	r3, #96	; 0x60
 80055fc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80055fe:	2300      	movs	r3, #0
 8005600:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005602:	2300      	movs	r3, #0
 8005604:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005606:	2300      	movs	r3, #0
 8005608:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800560a:	1d3b      	adds	r3, r7, #4
 800560c:	2208      	movs	r2, #8
 800560e:	4619      	mov	r1, r3
 8005610:	4808      	ldr	r0, [pc, #32]	; (8005634 <MX_TIM3_Init+0xd8>)
 8005612:	f7fd f829 	bl	8002668 <HAL_TIM_PWM_ConfigChannel>
 8005616:	4603      	mov	r3, r0
 8005618:	2b00      	cmp	r3, #0
 800561a:	d004      	beq.n	8005626 <MX_TIM3_Init+0xca>
  {
    _Error_Handler(__FILE__, __LINE__);
 800561c:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
 8005620:	4806      	ldr	r0, [pc, #24]	; (800563c <MX_TIM3_Init+0xe0>)
 8005622:	f000 fabd 	bl	8005ba0 <_Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim3);
 8005626:	4803      	ldr	r0, [pc, #12]	; (8005634 <MX_TIM3_Init+0xd8>)
 8005628:	f000 fb92 	bl	8005d50 <HAL_TIM_MspPostInit>

}
 800562c:	bf00      	nop
 800562e:	3738      	adds	r7, #56	; 0x38
 8005630:	46bd      	mov	sp, r7
 8005632:	bd80      	pop	{r7, pc}
 8005634:	20004500 	.word	0x20004500
 8005638:	40000400 	.word	0x40000400
 800563c:	080060f8 	.word	0x080060f8

08005640 <MX_DMA_Init>:
/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8005640:	b580      	push	{r7, lr}
 8005642:	b082      	sub	sp, #8
 8005644:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005646:	4a0c      	ldr	r2, [pc, #48]	; (8005678 <MX_DMA_Init+0x38>)
 8005648:	4b0b      	ldr	r3, [pc, #44]	; (8005678 <MX_DMA_Init+0x38>)
 800564a:	695b      	ldr	r3, [r3, #20]
 800564c:	f043 0301 	orr.w	r3, r3, #1
 8005650:	6153      	str	r3, [r2, #20]
 8005652:	4b09      	ldr	r3, [pc, #36]	; (8005678 <MX_DMA_Init+0x38>)
 8005654:	695b      	ldr	r3, [r3, #20]
 8005656:	f003 0301 	and.w	r3, r3, #1
 800565a:	607b      	str	r3, [r7, #4]
 800565c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 800565e:	2200      	movs	r2, #0
 8005660:	2105      	movs	r1, #5
 8005662:	200b      	movs	r0, #11
 8005664:	f7fb fc73 	bl	8000f4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8005668:	200b      	movs	r0, #11
 800566a:	f7fb fc8c 	bl	8000f86 <HAL_NVIC_EnableIRQ>

}
 800566e:	bf00      	nop
 8005670:	3708      	adds	r7, #8
 8005672:	46bd      	mov	sp, r7
 8005674:	bd80      	pop	{r7, pc}
 8005676:	bf00      	nop
 8005678:	40021000 	.word	0x40021000

0800567c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
static void MX_GPIO_Init(void)
{
 800567c:	b580      	push	{r7, lr}
 800567e:	b088      	sub	sp, #32
 8005680:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005682:	4a32      	ldr	r2, [pc, #200]	; (800574c <MX_GPIO_Init+0xd0>)
 8005684:	4b31      	ldr	r3, [pc, #196]	; (800574c <MX_GPIO_Init+0xd0>)
 8005686:	699b      	ldr	r3, [r3, #24]
 8005688:	f043 0310 	orr.w	r3, r3, #16
 800568c:	6193      	str	r3, [r2, #24]
 800568e:	4b2f      	ldr	r3, [pc, #188]	; (800574c <MX_GPIO_Init+0xd0>)
 8005690:	699b      	ldr	r3, [r3, #24]
 8005692:	f003 0310 	and.w	r3, r3, #16
 8005696:	60fb      	str	r3, [r7, #12]
 8005698:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800569a:	4a2c      	ldr	r2, [pc, #176]	; (800574c <MX_GPIO_Init+0xd0>)
 800569c:	4b2b      	ldr	r3, [pc, #172]	; (800574c <MX_GPIO_Init+0xd0>)
 800569e:	699b      	ldr	r3, [r3, #24]
 80056a0:	f043 0320 	orr.w	r3, r3, #32
 80056a4:	6193      	str	r3, [r2, #24]
 80056a6:	4b29      	ldr	r3, [pc, #164]	; (800574c <MX_GPIO_Init+0xd0>)
 80056a8:	699b      	ldr	r3, [r3, #24]
 80056aa:	f003 0320 	and.w	r3, r3, #32
 80056ae:	60bb      	str	r3, [r7, #8]
 80056b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80056b2:	4a26      	ldr	r2, [pc, #152]	; (800574c <MX_GPIO_Init+0xd0>)
 80056b4:	4b25      	ldr	r3, [pc, #148]	; (800574c <MX_GPIO_Init+0xd0>)
 80056b6:	699b      	ldr	r3, [r3, #24]
 80056b8:	f043 0304 	orr.w	r3, r3, #4
 80056bc:	6193      	str	r3, [r2, #24]
 80056be:	4b23      	ldr	r3, [pc, #140]	; (800574c <MX_GPIO_Init+0xd0>)
 80056c0:	699b      	ldr	r3, [r3, #24]
 80056c2:	f003 0304 	and.w	r3, r3, #4
 80056c6:	607b      	str	r3, [r7, #4]
 80056c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80056ca:	4a20      	ldr	r2, [pc, #128]	; (800574c <MX_GPIO_Init+0xd0>)
 80056cc:	4b1f      	ldr	r3, [pc, #124]	; (800574c <MX_GPIO_Init+0xd0>)
 80056ce:	699b      	ldr	r3, [r3, #24]
 80056d0:	f043 0308 	orr.w	r3, r3, #8
 80056d4:	6193      	str	r3, [r2, #24]
 80056d6:	4b1d      	ldr	r3, [pc, #116]	; (800574c <MX_GPIO_Init+0xd0>)
 80056d8:	699b      	ldr	r3, [r3, #24]
 80056da:	f003 0308 	and.w	r3, r3, #8
 80056de:	603b      	str	r3, [r7, #0]
 80056e0:	683b      	ldr	r3, [r7, #0]


  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80056e2:	2200      	movs	r2, #0
 80056e4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80056e8:	4819      	ldr	r0, [pc, #100]	; (8005750 <MX_GPIO_Init+0xd4>)
 80056ea:	f7fb fffe 	bl	80016ea <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
 80056ee:	2200      	movs	r2, #0
 80056f0:	21f8      	movs	r1, #248	; 0xf8
 80056f2:	4818      	ldr	r0, [pc, #96]	; (8005754 <MX_GPIO_Init+0xd8>)
 80056f4:	f7fb fff9 	bl	80016ea <HAL_GPIO_WritePin>
                          |GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80056f8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80056fc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80056fe:	2301      	movs	r3, #1
 8005700:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005702:	2302      	movs	r3, #2
 8005704:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005706:	f107 0310 	add.w	r3, r7, #16
 800570a:	4619      	mov	r1, r3
 800570c:	4810      	ldr	r0, [pc, #64]	; (8005750 <MX_GPIO_Init+0xd4>)
 800570e:	f7fb fe77 	bl	8001400 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8005712:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005716:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005718:	2300      	movs	r3, #0
 800571a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800571c:	2301      	movs	r3, #1
 800571e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005720:	f107 0310 	add.w	r3, r7, #16
 8005724:	4619      	mov	r1, r3
 8005726:	480a      	ldr	r0, [pc, #40]	; (8005750 <MX_GPIO_Init+0xd4>)
 8005728:	f7fb fe6a 	bl	8001400 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA3 PA4 PA5 PA6 
                           PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
 800572c:	23f8      	movs	r3, #248	; 0xf8
 800572e:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005730:	2301      	movs	r3, #1
 8005732:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005734:	2302      	movs	r3, #2
 8005736:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005738:	f107 0310 	add.w	r3, r7, #16
 800573c:	4619      	mov	r1, r3
 800573e:	4805      	ldr	r0, [pc, #20]	; (8005754 <MX_GPIO_Init+0xd8>)
 8005740:	f7fb fe5e 	bl	8001400 <HAL_GPIO_Init>

}
 8005744:	bf00      	nop
 8005746:	3720      	adds	r7, #32
 8005748:	46bd      	mov	sp, r7
 800574a:	bd80      	pop	{r7, pc}
 800574c:	40021000 	.word	0x40021000
 8005750:	40011000 	.word	0x40011000
 8005754:	40010800 	.word	0x40010800

08005758 <setMolesPos>:

/* USER CODE BEGIN 4 */
void setMolesPos(){
 8005758:	b480      	push	{r7}
 800575a:	af00      	add	r7, sp, #0
	mole[0].Bottom_p.x1 = 0;   mole[0].Bottom_p.y1 = 35;
 800575c:	4b38      	ldr	r3, [pc, #224]	; (8005840 <setMolesPos+0xe8>)
 800575e:	2200      	movs	r2, #0
 8005760:	631a      	str	r2, [r3, #48]	; 0x30
 8005762:	4b37      	ldr	r3, [pc, #220]	; (8005840 <setMolesPos+0xe8>)
 8005764:	2223      	movs	r2, #35	; 0x23
 8005766:	635a      	str	r2, [r3, #52]	; 0x34
	mole[0].Middle_p.x1 = 4;   mole[0].Middle_p.y1 = 29;
 8005768:	4b35      	ldr	r3, [pc, #212]	; (8005840 <setMolesPos+0xe8>)
 800576a:	2204      	movs	r2, #4
 800576c:	619a      	str	r2, [r3, #24]
 800576e:	4b34      	ldr	r3, [pc, #208]	; (8005840 <setMolesPos+0xe8>)
 8005770:	221d      	movs	r2, #29
 8005772:	61da      	str	r2, [r3, #28]
	mole[0].Top_p.x1 = 8;  	   mole[0].Top_p.y1 = 24;
 8005774:	4b32      	ldr	r3, [pc, #200]	; (8005840 <setMolesPos+0xe8>)
 8005776:	2208      	movs	r2, #8
 8005778:	601a      	str	r2, [r3, #0]
 800577a:	4b31      	ldr	r3, [pc, #196]	; (8005840 <setMolesPos+0xe8>)
 800577c:	2218      	movs	r2, #24
 800577e:	605a      	str	r2, [r3, #4]

	mole[1].Bottom_p.x1 = 17;  mole[1].Bottom_p.y1 = 35;
 8005780:	4b2f      	ldr	r3, [pc, #188]	; (8005840 <setMolesPos+0xe8>)
 8005782:	2211      	movs	r2, #17
 8005784:	67da      	str	r2, [r3, #124]	; 0x7c
 8005786:	4b2e      	ldr	r3, [pc, #184]	; (8005840 <setMolesPos+0xe8>)
 8005788:	2223      	movs	r2, #35	; 0x23
 800578a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	mole[1].Middle_p.x1 = 21;   mole[1].Middle_p.y1 = 29;
 800578e:	4b2c      	ldr	r3, [pc, #176]	; (8005840 <setMolesPos+0xe8>)
 8005790:	2215      	movs	r2, #21
 8005792:	665a      	str	r2, [r3, #100]	; 0x64
 8005794:	4b2a      	ldr	r3, [pc, #168]	; (8005840 <setMolesPos+0xe8>)
 8005796:	221d      	movs	r2, #29
 8005798:	669a      	str	r2, [r3, #104]	; 0x68
	mole[1].Top_p.x1 = 25;      mole[1].Top_p.y1 = 24;
 800579a:	4b29      	ldr	r3, [pc, #164]	; (8005840 <setMolesPos+0xe8>)
 800579c:	2219      	movs	r2, #25
 800579e:	64da      	str	r2, [r3, #76]	; 0x4c
 80057a0:	4b27      	ldr	r3, [pc, #156]	; (8005840 <setMolesPos+0xe8>)
 80057a2:	2218      	movs	r2, #24
 80057a4:	651a      	str	r2, [r3, #80]	; 0x50

	mole[2].Bottom_p.x1 = 34;  mole[2].Bottom_p.y1 = 35;
 80057a6:	4b26      	ldr	r3, [pc, #152]	; (8005840 <setMolesPos+0xe8>)
 80057a8:	2222      	movs	r2, #34	; 0x22
 80057aa:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
 80057ae:	4b24      	ldr	r3, [pc, #144]	; (8005840 <setMolesPos+0xe8>)
 80057b0:	2223      	movs	r2, #35	; 0x23
 80057b2:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	mole[2].Middle_p.x1 = 38;   mole[2].Middle_p.y1 = 29;
 80057b6:	4b22      	ldr	r3, [pc, #136]	; (8005840 <setMolesPos+0xe8>)
 80057b8:	2226      	movs	r2, #38	; 0x26
 80057ba:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 80057be:	4b20      	ldr	r3, [pc, #128]	; (8005840 <setMolesPos+0xe8>)
 80057c0:	221d      	movs	r2, #29
 80057c2:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	mole[2].Top_p.x1 = 42;      mole[2].Top_p.y1 = 24;
 80057c6:	4b1e      	ldr	r3, [pc, #120]	; (8005840 <setMolesPos+0xe8>)
 80057c8:	222a      	movs	r2, #42	; 0x2a
 80057ca:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
 80057ce:	4b1c      	ldr	r3, [pc, #112]	; (8005840 <setMolesPos+0xe8>)
 80057d0:	2218      	movs	r2, #24
 80057d2:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

	mole[3].Bottom_p.x1 = 51;  mole[3].Bottom_p.y1 = 35;
 80057d6:	4b1a      	ldr	r3, [pc, #104]	; (8005840 <setMolesPos+0xe8>)
 80057d8:	2233      	movs	r2, #51	; 0x33
 80057da:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
 80057de:	4b18      	ldr	r3, [pc, #96]	; (8005840 <setMolesPos+0xe8>)
 80057e0:	2223      	movs	r2, #35	; 0x23
 80057e2:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	mole[3].Middle_p.x1 = 55;   mole[3].Middle_p.y1 = 29;
 80057e6:	4b16      	ldr	r3, [pc, #88]	; (8005840 <setMolesPos+0xe8>)
 80057e8:	2237      	movs	r2, #55	; 0x37
 80057ea:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
 80057ee:	4b14      	ldr	r3, [pc, #80]	; (8005840 <setMolesPos+0xe8>)
 80057f0:	221d      	movs	r2, #29
 80057f2:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	mole[3].Top_p.x1 = 59;      mole[3].Top_p.y1 = 24;
 80057f6:	4b12      	ldr	r3, [pc, #72]	; (8005840 <setMolesPos+0xe8>)
 80057f8:	223b      	movs	r2, #59	; 0x3b
 80057fa:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
 80057fe:	4b10      	ldr	r3, [pc, #64]	; (8005840 <setMolesPos+0xe8>)
 8005800:	2218      	movs	r2, #24
 8005802:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8

	mole[4].Bottom_p.x1 = 68;  mole[4].Bottom_p.y1 = 35;
 8005806:	4b0e      	ldr	r3, [pc, #56]	; (8005840 <setMolesPos+0xe8>)
 8005808:	2244      	movs	r2, #68	; 0x44
 800580a:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
 800580e:	4b0c      	ldr	r3, [pc, #48]	; (8005840 <setMolesPos+0xe8>)
 8005810:	2223      	movs	r2, #35	; 0x23
 8005812:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164
	mole[4].Middle_p.x1 = 72;   mole[4].Middle_p.y1 = 29;
 8005816:	4b0a      	ldr	r3, [pc, #40]	; (8005840 <setMolesPos+0xe8>)
 8005818:	2248      	movs	r2, #72	; 0x48
 800581a:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
 800581e:	4b08      	ldr	r3, [pc, #32]	; (8005840 <setMolesPos+0xe8>)
 8005820:	221d      	movs	r2, #29
 8005822:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c
	mole[4].Top_p.x1 = 76;      mole[4].Top_p.y1 = 24;
 8005826:	4b06      	ldr	r3, [pc, #24]	; (8005840 <setMolesPos+0xe8>)
 8005828:	224c      	movs	r2, #76	; 0x4c
 800582a:	f8c3 2130 	str.w	r2, [r3, #304]	; 0x130
 800582e:	4b04      	ldr	r3, [pc, #16]	; (8005840 <setMolesPos+0xe8>)
 8005830:	2218      	movs	r2, #24
 8005832:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
}
 8005836:	bf00      	nop
 8005838:	46bd      	mov	sp, r7
 800583a:	bc80      	pop	{r7}
 800583c:	4770      	bx	lr
 800583e:	bf00      	nop
 8005840:	200045b8 	.word	0x200045b8

08005844 <CLR_moleFlag>:

void CLR_moleFlag(){
 8005844:	b480      	push	{r7}
 8005846:	af00      	add	r7, sp, #0
	mole[0].top_flag = 0;
 8005848:	4b0b      	ldr	r3, [pc, #44]	; (8005878 <CLR_moleFlag+0x34>)
 800584a:	2200      	movs	r2, #0
 800584c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	mole[1].top_flag = 0;
 8005850:	4b09      	ldr	r3, [pc, #36]	; (8005878 <CLR_moleFlag+0x34>)
 8005852:	2200      	movs	r2, #0
 8005854:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
	mole[2].top_flag = 0;
 8005858:	4b07      	ldr	r3, [pc, #28]	; (8005878 <CLR_moleFlag+0x34>)
 800585a:	2200      	movs	r2, #0
 800585c:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
	mole[3].top_flag = 0;
 8005860:	4b05      	ldr	r3, [pc, #20]	; (8005878 <CLR_moleFlag+0x34>)
 8005862:	2200      	movs	r2, #0
 8005864:	f883 212c 	strb.w	r2, [r3, #300]	; 0x12c
	mole[4].top_flag = 0;
 8005868:	4b03      	ldr	r3, [pc, #12]	; (8005878 <CLR_moleFlag+0x34>)
 800586a:	2200      	movs	r2, #0
 800586c:	f883 2178 	strb.w	r2, [r3, #376]	; 0x178
}
 8005870:	bf00      	nop
 8005872:	46bd      	mov	sp, r7
 8005874:	bc80      	pop	{r7}
 8005876:	4770      	bx	lr
 8005878:	200045b8 	.word	0x200045b8

0800587c <Start_Game>:

void Start_Game(){
 800587c:	b580      	push	{r7, lr}
 800587e:	b088      	sub	sp, #32
 8005880:	af00      	add	r7, sp, #0
	pontos_t p_line;

	setMolesPos();
 8005882:	f7ff ff69 	bl	8005758 <setMolesPos>
	CLR_moleFlag();
 8005886:	f7ff ffdd 	bl	8005844 <CLR_moleFlag>
    player.scores = 0;
 800588a:	4b32      	ldr	r3, [pc, #200]	; (8005954 <Start_Game+0xd8>)
 800588c:	2200      	movs	r2, #0
 800588e:	601a      	str	r2, [r3, #0]
    player.smash = 0;
 8005890:	4b30      	ldr	r3, [pc, #192]	; (8005954 <Start_Game+0xd8>)
 8005892:	2200      	movs	r2, #0
 8005894:	721a      	strb	r2, [r3, #8]
    player.missing = 0;
 8005896:	4b2f      	ldr	r3, [pc, #188]	; (8005954 <Start_Game+0xd8>)
 8005898:	2200      	movs	r2, #0
 800589a:	605a      	str	r2, [r3, #4]

    missing_p.x1 = 33; missing_p.y1 = 40;
 800589c:	4b2e      	ldr	r3, [pc, #184]	; (8005958 <Start_Game+0xdc>)
 800589e:	2221      	movs	r2, #33	; 0x21
 80058a0:	601a      	str	r2, [r3, #0]
 80058a2:	4b2d      	ldr	r3, [pc, #180]	; (8005958 <Start_Game+0xdc>)
 80058a4:	2228      	movs	r2, #40	; 0x28
 80058a6:	605a      	str	r2, [r3, #4]

	goto_XY(0, 0);
 80058a8:	2100      	movs	r1, #0
 80058aa:	2000      	movs	r0, #0
 80058ac:	f7fe fe78 	bl	80045a0 <goto_XY>
	escreve2fb((unsigned char *) GameAndWatch_start);
 80058b0:	482a      	ldr	r0, [pc, #168]	; (800595c <Start_Game+0xe0>)
 80058b2:	f7fe fe93 	bl	80045dc <escreve2fb>
	imprime_LCD();
 80058b6:	f7fe feaf 	bl	8004618 <imprime_LCD>
	HAL_Delay(1000);
 80058ba:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80058be:	f7fa fc79 	bl	80001b4 <HAL_Delay>
	limpa_LCD();
 80058c2:	f7fe ff13 	bl	80046ec <limpa_LCD>
	escreve2fb((unsigned char *) start_icon);
 80058c6:	4826      	ldr	r0, [pc, #152]	; (8005960 <Start_Game+0xe4>)
 80058c8:	f7fe fe88 	bl	80045dc <escreve2fb>
	imprime_LCD();
 80058cc:	f7fe fea4 	bl	8004618 <imprime_LCD>

	while(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15)); // wait to joystick be pressed
 80058d0:	bf00      	nop
 80058d2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80058d6:	4823      	ldr	r0, [pc, #140]	; (8005964 <Start_Game+0xe8>)
 80058d8:	f7fb fef0 	bl	80016bc <HAL_GPIO_ReadPin>
 80058dc:	4603      	mov	r3, r0
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d1f7      	bne.n	80058d2 <Start_Game+0x56>
	limpa_LCD();
 80058e2:	f7fe ff03 	bl	80046ec <limpa_LCD>

	//draw a line
	p_line.x1 = 0; p_line.y1 = 25;
 80058e6:	2300      	movs	r3, #0
 80058e8:	607b      	str	r3, [r7, #4]
 80058ea:	2319      	movs	r3, #25
 80058ec:	60bb      	str	r3, [r7, #8]
	p_line.x2 = 0; p_line.y2 = 0;
 80058ee:	2300      	movs	r3, #0
 80058f0:	60fb      	str	r3, [r7, #12]
 80058f2:	2300      	movs	r3, #0
 80058f4:	613b      	str	r3, [r7, #16]
	p_line.x3 = 0; p_line.y3 = 0;
 80058f6:	2300      	movs	r3, #0
 80058f8:	617b      	str	r3, [r7, #20]
 80058fa:	2300      	movs	r3, #0
 80058fc:	61bb      	str	r3, [r7, #24]
	desenha_fig(&p_line, &line);
 80058fe:	1d3b      	adds	r3, r7, #4
 8005900:	4919      	ldr	r1, [pc, #100]	; (8005968 <Start_Game+0xec>)
 8005902:	4618      	mov	r0, r3
 8005904:	f7fe ff5a 	bl	80047bc <desenha_fig>

	for (uint8_t i=0; i<4; i++){
 8005908:	2300      	movs	r3, #0
 800590a:	77fb      	strb	r3, [r7, #31]
 800590c:	e00a      	b.n	8005924 <Start_Game+0xa8>
		p_line.x1 = p_line.x1 + 17;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	3311      	adds	r3, #17
 8005912:	607b      	str	r3, [r7, #4]
		desenha_fig(&p_line, &line);
 8005914:	1d3b      	adds	r3, r7, #4
 8005916:	4914      	ldr	r1, [pc, #80]	; (8005968 <Start_Game+0xec>)
 8005918:	4618      	mov	r0, r3
 800591a:	f7fe ff4f 	bl	80047bc <desenha_fig>
	for (uint8_t i=0; i<4; i++){
 800591e:	7ffb      	ldrb	r3, [r7, #31]
 8005920:	3301      	adds	r3, #1
 8005922:	77fb      	strb	r3, [r7, #31]
 8005924:	7ffb      	ldrb	r3, [r7, #31]
 8005926:	2b03      	cmp	r3, #3
 8005928:	d9f1      	bls.n	800590e <Start_Game+0x92>
	}

	p_line.x1 = 0; p_line.y1 = 38;
 800592a:	2300      	movs	r3, #0
 800592c:	607b      	str	r3, [r7, #4]
 800592e:	2326      	movs	r3, #38	; 0x26
 8005930:	60bb      	str	r3, [r7, #8]
	desenha_fig(&p_line, &LifeBar);
 8005932:	1d3b      	adds	r3, r7, #4
 8005934:	490d      	ldr	r1, [pc, #52]	; (800596c <Start_Game+0xf0>)
 8005936:	4618      	mov	r0, r3
 8005938:	f7fe ff40 	bl	80047bc <desenha_fig>

	escreve_Nr_Peq(40,42,player.scores, 3);
 800593c:	4b05      	ldr	r3, [pc, #20]	; (8005954 <Start_Game+0xd8>)
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	461a      	mov	r2, r3
 8005942:	2303      	movs	r3, #3
 8005944:	212a      	movs	r1, #42	; 0x2a
 8005946:	2028      	movs	r0, #40	; 0x28
 8005948:	f7ff f814 	bl	8004974 <escreve_Nr_Peq>
}
 800594c:	bf00      	nop
 800594e:	3720      	adds	r7, #32
 8005950:	46bd      	mov	sp, r7
 8005952:	bd80      	pop	{r7, pc}
 8005954:	200044f4 	.word	0x200044f4
 8005958:	200043a4 	.word	0x200043a4
 800595c:	08006360 	.word	0x08006360
 8005960:	08006558 	.word	0x08006558
 8005964:	40011000 	.word	0x40011000
 8005968:	0800687c 	.word	0x0800687c
 800596c:	0800688c 	.word	0x0800688c

08005970 <restart_game>:
void restart_game(){
 8005970:	b580      	push	{r7, lr}
 8005972:	b088      	sub	sp, #32
 8005974:	af00      	add	r7, sp, #0
	limpa_LCD();
 8005976:	f7fe feb9 	bl	80046ec <limpa_LCD>
	pontos_t p_line;

	player.scores = 0;
 800597a:	4b21      	ldr	r3, [pc, #132]	; (8005a00 <restart_game+0x90>)
 800597c:	2200      	movs	r2, #0
 800597e:	601a      	str	r2, [r3, #0]
	player.smash = 0;
 8005980:	4b1f      	ldr	r3, [pc, #124]	; (8005a00 <restart_game+0x90>)
 8005982:	2200      	movs	r2, #0
 8005984:	721a      	strb	r2, [r3, #8]
	player.missing = 0;
 8005986:	4b1e      	ldr	r3, [pc, #120]	; (8005a00 <restart_game+0x90>)
 8005988:	2200      	movs	r2, #0
 800598a:	605a      	str	r2, [r3, #4]
	CLR_moleFlag();
 800598c:	f7ff ff5a 	bl	8005844 <CLR_moleFlag>
	total_mole_n = 0;
 8005990:	4b1c      	ldr	r3, [pc, #112]	; (8005a04 <restart_game+0x94>)
 8005992:	2200      	movs	r2, #0
 8005994:	601a      	str	r2, [r3, #0]
	last_missing = 0;
 8005996:	4b1c      	ldr	r3, [pc, #112]	; (8005a08 <restart_game+0x98>)
 8005998:	2200      	movs	r2, #0
 800599a:	601a      	str	r2, [r3, #0]

	missing_p.x1 = 33;
 800599c:	4b1b      	ldr	r3, [pc, #108]	; (8005a0c <restart_game+0x9c>)
 800599e:	2221      	movs	r2, #33	; 0x21
 80059a0:	601a      	str	r2, [r3, #0]
	//draw a line
	p_line.x1 = 0; p_line.y1 = 25;
 80059a2:	2300      	movs	r3, #0
 80059a4:	607b      	str	r3, [r7, #4]
 80059a6:	2319      	movs	r3, #25
 80059a8:	60bb      	str	r3, [r7, #8]
	desenha_fig(&p_line, &line);
 80059aa:	1d3b      	adds	r3, r7, #4
 80059ac:	4918      	ldr	r1, [pc, #96]	; (8005a10 <restart_game+0xa0>)
 80059ae:	4618      	mov	r0, r3
 80059b0:	f7fe ff04 	bl	80047bc <desenha_fig>

	for (uint8_t i=0; i<4; i++){
 80059b4:	2300      	movs	r3, #0
 80059b6:	77fb      	strb	r3, [r7, #31]
 80059b8:	e00a      	b.n	80059d0 <restart_game+0x60>
		p_line.x1 = p_line.x1 + 17;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	3311      	adds	r3, #17
 80059be:	607b      	str	r3, [r7, #4]
		desenha_fig(&p_line, &line);
 80059c0:	1d3b      	adds	r3, r7, #4
 80059c2:	4913      	ldr	r1, [pc, #76]	; (8005a10 <restart_game+0xa0>)
 80059c4:	4618      	mov	r0, r3
 80059c6:	f7fe fef9 	bl	80047bc <desenha_fig>
	for (uint8_t i=0; i<4; i++){
 80059ca:	7ffb      	ldrb	r3, [r7, #31]
 80059cc:	3301      	adds	r3, #1
 80059ce:	77fb      	strb	r3, [r7, #31]
 80059d0:	7ffb      	ldrb	r3, [r7, #31]
 80059d2:	2b03      	cmp	r3, #3
 80059d4:	d9f1      	bls.n	80059ba <restart_game+0x4a>
	}

	p_line.x1 = 0; p_line.y1 = 38;
 80059d6:	2300      	movs	r3, #0
 80059d8:	607b      	str	r3, [r7, #4]
 80059da:	2326      	movs	r3, #38	; 0x26
 80059dc:	60bb      	str	r3, [r7, #8]
	desenha_fig(&p_line, &LifeBar);
 80059de:	1d3b      	adds	r3, r7, #4
 80059e0:	490c      	ldr	r1, [pc, #48]	; (8005a14 <restart_game+0xa4>)
 80059e2:	4618      	mov	r0, r3
 80059e4:	f7fe feea 	bl	80047bc <desenha_fig>

	escreve_Nr_Peq(40,42,player.scores, 3);
 80059e8:	4b05      	ldr	r3, [pc, #20]	; (8005a00 <restart_game+0x90>)
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	461a      	mov	r2, r3
 80059ee:	2303      	movs	r3, #3
 80059f0:	212a      	movs	r1, #42	; 0x2a
 80059f2:	2028      	movs	r0, #40	; 0x28
 80059f4:	f7fe ffbe 	bl	8004974 <escreve_Nr_Peq>
}
 80059f8:	bf00      	nop
 80059fa:	3720      	adds	r7, #32
 80059fc:	46bd      	mov	sp, r7
 80059fe:	bd80      	pop	{r7, pc}
 8005a00:	200044f4 	.word	0x200044f4
 8005a04:	200043d4 	.word	0x200043d4
 8005a08:	200043d8 	.word	0x200043d8
 8005a0c:	200043a4 	.word	0x200043a4
 8005a10:	0800687c 	.word	0x0800687c
 8005a14:	0800688c 	.word	0x0800688c

08005a18 <ball_Hit_Sound>:

void ball_Hit_Sound()
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_PRESCALER(&htim3,36000/32);
 8005a1c:	4b08      	ldr	r3, [pc, #32]	; (8005a40 <ball_Hit_Sound+0x28>)
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f240 4265 	movw	r2, #1125	; 0x465
 8005a24:	629a      	str	r2, [r3, #40]	; 0x28
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8005a26:	2108      	movs	r1, #8
 8005a28:	4805      	ldr	r0, [pc, #20]	; (8005a40 <ball_Hit_Sound+0x28>)
 8005a2a:	f7fc fca1 	bl	8002370 <HAL_TIM_PWM_Start>
	vTaskDelay(MS(100));
 8005a2e:	2064      	movs	r0, #100	; 0x64
 8005a30:	f7fe f8d0 	bl	8003bd4 <vTaskDelay>
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
 8005a34:	2108      	movs	r1, #8
 8005a36:	4802      	ldr	r0, [pc, #8]	; (8005a40 <ball_Hit_Sound+0x28>)
 8005a38:	f7fc fcc2 	bl	80023c0 <HAL_TIM_PWM_Stop>
}
 8005a3c:	bf00      	nop
 8005a3e:	bd80      	pop	{r7, pc}
 8005a40:	20004500 	.word	0x20004500

08005a44 <game_over_song>:

void game_over_song(){
 8005a44:	b580      	push	{r7, lr}
 8005a46:	b082      	sub	sp, #8
 8005a48:	af00      	add	r7, sp, #0
	for(uint8_t i=0; i<3; i++ ){
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	71fb      	strb	r3, [r7, #7]
 8005a4e:	e024      	b.n	8005a9a <game_over_song+0x56>
		HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
 8005a50:	2108      	movs	r1, #8
 8005a52:	4819      	ldr	r0, [pc, #100]	; (8005ab8 <game_over_song+0x74>)
 8005a54:	f7fc fcb4 	bl	80023c0 <HAL_TIM_PWM_Stop>
		vTaskDelay(MS(10));
 8005a58:	200a      	movs	r0, #10
 8005a5a:	f7fe f8bb 	bl	8003bd4 <vTaskDelay>
		__HAL_TIM_SET_PRESCALER(&htim3,(36000/melody[i])-1);
 8005a5e:	4b16      	ldr	r3, [pc, #88]	; (8005ab8 <game_over_song+0x74>)
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	79fa      	ldrb	r2, [r7, #7]
 8005a64:	4915      	ldr	r1, [pc, #84]	; (8005abc <game_over_song+0x78>)
 8005a66:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8005a6a:	f648 41a0 	movw	r1, #36000	; 0x8ca0
 8005a6e:	fbb1 f2f2 	udiv	r2, r1, r2
 8005a72:	3a01      	subs	r2, #1
 8005a74:	629a      	str	r2, [r3, #40]	; 0x28
		HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8005a76:	2108      	movs	r1, #8
 8005a78:	480f      	ldr	r0, [pc, #60]	; (8005ab8 <game_over_song+0x74>)
 8005a7a:	f7fc fc79 	bl	8002370 <HAL_TIM_PWM_Start>
		vTaskDelay(MS(2000/notes_duration[i]));
 8005a7e:	79fb      	ldrb	r3, [r7, #7]
 8005a80:	4a0f      	ldr	r2, [pc, #60]	; (8005ac0 <game_over_song+0x7c>)
 8005a82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a86:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8005a8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a8e:	4618      	mov	r0, r3
 8005a90:	f7fe f8a0 	bl	8003bd4 <vTaskDelay>
	for(uint8_t i=0; i<3; i++ ){
 8005a94:	79fb      	ldrb	r3, [r7, #7]
 8005a96:	3301      	adds	r3, #1
 8005a98:	71fb      	strb	r3, [r7, #7]
 8005a9a:	79fb      	ldrb	r3, [r7, #7]
 8005a9c:	2b02      	cmp	r3, #2
 8005a9e:	d9d7      	bls.n	8005a50 <game_over_song+0xc>
	}
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
 8005aa0:	2108      	movs	r1, #8
 8005aa2:	4805      	ldr	r0, [pc, #20]	; (8005ab8 <game_over_song+0x74>)
 8005aa4:	f7fc fc8c 	bl	80023c0 <HAL_TIM_PWM_Stop>
	vTaskDelay(MS(500));
 8005aa8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005aac:	f7fe f892 	bl	8003bd4 <vTaskDelay>
}
 8005ab0:	bf00      	nop
 8005ab2:	3708      	adds	r7, #8
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	bd80      	pop	{r7, pc}
 8005ab8:	20004500 	.word	0x20004500
 8005abc:	20000008 	.word	0x20000008
 8005ac0:	20000014 	.word	0x20000014

08005ac4 <create_tasks>:

void create_tasks(){
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	b082      	sub	sp, #8
 8005ac8:	af02      	add	r7, sp, #8
	xTaskCreate(vTask_LCD_Print, "Task 1", 100, NULL, 1,&vTask_LCD_Print_Handle);
 8005aca:	4b1f      	ldr	r3, [pc, #124]	; (8005b48 <create_tasks+0x84>)
 8005acc:	9301      	str	r3, [sp, #4]
 8005ace:	2301      	movs	r3, #1
 8005ad0:	9300      	str	r3, [sp, #0]
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	2264      	movs	r2, #100	; 0x64
 8005ad6:	491d      	ldr	r1, [pc, #116]	; (8005b4c <create_tasks+0x88>)
 8005ad8:	481d      	ldr	r0, [pc, #116]	; (8005b50 <create_tasks+0x8c>)
 8005ada:	f7fd fec3 	bl	8003864 <xTaskCreate>
	xTaskCreate(vTask_checkScores, "Task 2", 100, NULL, 1,NULL);
 8005ade:	2300      	movs	r3, #0
 8005ae0:	9301      	str	r3, [sp, #4]
 8005ae2:	2301      	movs	r3, #1
 8005ae4:	9300      	str	r3, [sp, #0]
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	2264      	movs	r2, #100	; 0x64
 8005aea:	491a      	ldr	r1, [pc, #104]	; (8005b54 <create_tasks+0x90>)
 8005aec:	481a      	ldr	r0, [pc, #104]	; (8005b58 <create_tasks+0x94>)
 8005aee:	f7fd feb9 	bl	8003864 <xTaskCreate>
	xTaskCreate(vTask_read_joystick, "Task 3", 100, NULL, 1, NULL);
 8005af2:	2300      	movs	r3, #0
 8005af4:	9301      	str	r3, [sp, #4]
 8005af6:	2301      	movs	r3, #1
 8005af8:	9300      	str	r3, [sp, #0]
 8005afa:	2300      	movs	r3, #0
 8005afc:	2264      	movs	r2, #100	; 0x64
 8005afe:	4917      	ldr	r1, [pc, #92]	; (8005b5c <create_tasks+0x98>)
 8005b00:	4817      	ldr	r0, [pc, #92]	; (8005b60 <create_tasks+0x9c>)
 8005b02:	f7fd feaf 	bl	8003864 <xTaskCreate>
	xTaskCreate(vTask_CreateMoles, "Task 4", 100, NULL, 1,NULL);
 8005b06:	2300      	movs	r3, #0
 8005b08:	9301      	str	r3, [sp, #4]
 8005b0a:	2301      	movs	r3, #1
 8005b0c:	9300      	str	r3, [sp, #0]
 8005b0e:	2300      	movs	r3, #0
 8005b10:	2264      	movs	r2, #100	; 0x64
 8005b12:	4914      	ldr	r1, [pc, #80]	; (8005b64 <create_tasks+0xa0>)
 8005b14:	4814      	ldr	r0, [pc, #80]	; (8005b68 <create_tasks+0xa4>)
 8005b16:	f7fd fea5 	bl	8003864 <xTaskCreate>
	xTaskCreate(vTask_move_MrWatchAndGame, "Task 5", 100, NULL, 1,NULL);
 8005b1a:	2300      	movs	r3, #0
 8005b1c:	9301      	str	r3, [sp, #4]
 8005b1e:	2301      	movs	r3, #1
 8005b20:	9300      	str	r3, [sp, #0]
 8005b22:	2300      	movs	r3, #0
 8005b24:	2264      	movs	r2, #100	; 0x64
 8005b26:	4911      	ldr	r1, [pc, #68]	; (8005b6c <create_tasks+0xa8>)
 8005b28:	4811      	ldr	r0, [pc, #68]	; (8005b70 <create_tasks+0xac>)
 8005b2a:	f7fd fe9b 	bl	8003864 <xTaskCreate>
	xTaskCreate(vTask_LifeBar_update, "Task 6", 100, NULL, 1,NULL);
 8005b2e:	2300      	movs	r3, #0
 8005b30:	9301      	str	r3, [sp, #4]
 8005b32:	2301      	movs	r3, #1
 8005b34:	9300      	str	r3, [sp, #0]
 8005b36:	2300      	movs	r3, #0
 8005b38:	2264      	movs	r2, #100	; 0x64
 8005b3a:	490e      	ldr	r1, [pc, #56]	; (8005b74 <create_tasks+0xb0>)
 8005b3c:	480e      	ldr	r0, [pc, #56]	; (8005b78 <create_tasks+0xb4>)
 8005b3e:	f7fd fe91 	bl	8003864 <xTaskCreate>
}
 8005b42:	bf00      	nop
 8005b44:	46bd      	mov	sp, r7
 8005b46:	bd80      	pop	{r7, pc}
 8005b48:	200045b4 	.word	0x200045b4
 8005b4c:	08006108 	.word	0x08006108
 8005b50:	08004bc1 	.word	0x08004bc1
 8005b54:	08006110 	.word	0x08006110
 8005b58:	08004dd1 	.word	0x08004dd1
 8005b5c:	08006118 	.word	0x08006118
 8005b60:	080052e5 	.word	0x080052e5
 8005b64:	08006120 	.word	0x08006120
 8005b68:	08004bd1 	.word	0x08004bd1
 8005b6c:	08006128 	.word	0x08006128
 8005b70:	080051f9 	.word	0x080051f9
 8005b74:	08006130 	.word	0x08006130
 8005b78:	08005061 	.word	0x08005061

08005b7c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005b7c:	b580      	push	{r7, lr}
 8005b7e:	b082      	sub	sp, #8
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	4a04      	ldr	r2, [pc, #16]	; (8005b9c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d101      	bne.n	8005b92 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8005b8e:	f7fa faf5 	bl	800017c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8005b92:	bf00      	nop
 8005b94:	3708      	adds	r7, #8
 8005b96:	46bd      	mov	sp, r7
 8005b98:	bd80      	pop	{r7, pc}
 8005b9a:	bf00      	nop
 8005b9c:	40000800 	.word	0x40000800

08005ba0 <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 8005ba0:	b480      	push	{r7}
 8005ba2:	b083      	sub	sp, #12
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]
 8005ba8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
 8005baa:	e7fe      	b.n	8005baa <_Error_Handler+0xa>

08005bac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005bac:	b580      	push	{r7, lr}
 8005bae:	b082      	sub	sp, #8
 8005bb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8005bb2:	4a25      	ldr	r2, [pc, #148]	; (8005c48 <HAL_MspInit+0x9c>)
 8005bb4:	4b24      	ldr	r3, [pc, #144]	; (8005c48 <HAL_MspInit+0x9c>)
 8005bb6:	699b      	ldr	r3, [r3, #24]
 8005bb8:	f043 0301 	orr.w	r3, r3, #1
 8005bbc:	6193      	str	r3, [r2, #24]
 8005bbe:	4b22      	ldr	r3, [pc, #136]	; (8005c48 <HAL_MspInit+0x9c>)
 8005bc0:	699b      	ldr	r3, [r3, #24]
 8005bc2:	f003 0301 	and.w	r3, r3, #1
 8005bc6:	603b      	str	r3, [r7, #0]
 8005bc8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005bca:	2003      	movs	r0, #3
 8005bcc:	f7fb f9b4 	bl	8000f38 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	2100      	movs	r1, #0
 8005bd4:	f06f 000b 	mvn.w	r0, #11
 8005bd8:	f7fb f9b9 	bl	8000f4e <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8005bdc:	2200      	movs	r2, #0
 8005bde:	2100      	movs	r1, #0
 8005be0:	f06f 000a 	mvn.w	r0, #10
 8005be4:	f7fb f9b3 	bl	8000f4e <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8005be8:	2200      	movs	r2, #0
 8005bea:	2100      	movs	r1, #0
 8005bec:	f06f 0009 	mvn.w	r0, #9
 8005bf0:	f7fb f9ad 	bl	8000f4e <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	2100      	movs	r1, #0
 8005bf8:	f06f 0004 	mvn.w	r0, #4
 8005bfc:	f7fb f9a7 	bl	8000f4e <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8005c00:	2200      	movs	r2, #0
 8005c02:	2100      	movs	r1, #0
 8005c04:	f06f 0003 	mvn.w	r0, #3
 8005c08:	f7fb f9a1 	bl	8000f4e <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	210f      	movs	r1, #15
 8005c10:	f06f 0001 	mvn.w	r0, #1
 8005c14:	f7fb f99b 	bl	8000f4e <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 8005c18:	2200      	movs	r2, #0
 8005c1a:	210f      	movs	r1, #15
 8005c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8005c20:	f7fb f995 	bl	8000f4e <HAL_NVIC_SetPriority>

    /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
    */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8005c24:	4b09      	ldr	r3, [pc, #36]	; (8005c4c <HAL_MspInit+0xa0>)
 8005c26:	685b      	ldr	r3, [r3, #4]
 8005c28:	607b      	str	r3, [r7, #4]
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8005c30:	607b      	str	r3, [r7, #4]
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005c38:	607b      	str	r3, [r7, #4]
 8005c3a:	4a04      	ldr	r2, [pc, #16]	; (8005c4c <HAL_MspInit+0xa0>)
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005c40:	bf00      	nop
 8005c42:	3708      	adds	r7, #8
 8005c44:	46bd      	mov	sp, r7
 8005c46:	bd80      	pop	{r7, pc}
 8005c48:	40021000 	.word	0x40021000
 8005c4c:	40010000 	.word	0x40010000

08005c50 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8005c50:	b580      	push	{r7, lr}
 8005c52:	b088      	sub	sp, #32
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	4a27      	ldr	r2, [pc, #156]	; (8005cfc <HAL_ADC_MspInit+0xac>)
 8005c5e:	4293      	cmp	r3, r2
 8005c60:	d147      	bne.n	8005cf2 <HAL_ADC_MspInit+0xa2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8005c62:	4a27      	ldr	r2, [pc, #156]	; (8005d00 <HAL_ADC_MspInit+0xb0>)
 8005c64:	4b26      	ldr	r3, [pc, #152]	; (8005d00 <HAL_ADC_MspInit+0xb0>)
 8005c66:	699b      	ldr	r3, [r3, #24]
 8005c68:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005c6c:	6193      	str	r3, [r2, #24]
 8005c6e:	4b24      	ldr	r3, [pc, #144]	; (8005d00 <HAL_ADC_MspInit+0xb0>)
 8005c70:	699b      	ldr	r3, [r3, #24]
 8005c72:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005c76:	60fb      	str	r3, [r7, #12]
 8005c78:	68fb      	ldr	r3, [r7, #12]
  
    /**ADC1 GPIO Configuration    
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8005c7a:	2306      	movs	r3, #6
 8005c7c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005c7e:	2303      	movs	r3, #3
 8005c80:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005c82:	f107 0310 	add.w	r3, r7, #16
 8005c86:	4619      	mov	r1, r3
 8005c88:	481e      	ldr	r0, [pc, #120]	; (8005d04 <HAL_ADC_MspInit+0xb4>)
 8005c8a:	f7fb fbb9 	bl	8001400 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8005c8e:	4b1e      	ldr	r3, [pc, #120]	; (8005d08 <HAL_ADC_MspInit+0xb8>)
 8005c90:	4a1e      	ldr	r2, [pc, #120]	; (8005d0c <HAL_ADC_MspInit+0xbc>)
 8005c92:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005c94:	4b1c      	ldr	r3, [pc, #112]	; (8005d08 <HAL_ADC_MspInit+0xb8>)
 8005c96:	2200      	movs	r2, #0
 8005c98:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8005c9a:	4b1b      	ldr	r3, [pc, #108]	; (8005d08 <HAL_ADC_MspInit+0xb8>)
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8005ca0:	4b19      	ldr	r3, [pc, #100]	; (8005d08 <HAL_ADC_MspInit+0xb8>)
 8005ca2:	2280      	movs	r2, #128	; 0x80
 8005ca4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8005ca6:	4b18      	ldr	r3, [pc, #96]	; (8005d08 <HAL_ADC_MspInit+0xb8>)
 8005ca8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005cac:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8005cae:	4b16      	ldr	r3, [pc, #88]	; (8005d08 <HAL_ADC_MspInit+0xb8>)
 8005cb0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005cb4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8005cb6:	4b14      	ldr	r3, [pc, #80]	; (8005d08 <HAL_ADC_MspInit+0xb8>)
 8005cb8:	2220      	movs	r2, #32
 8005cba:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8005cbc:	4b12      	ldr	r3, [pc, #72]	; (8005d08 <HAL_ADC_MspInit+0xb8>)
 8005cbe:	2200      	movs	r2, #0
 8005cc0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8005cc2:	4811      	ldr	r0, [pc, #68]	; (8005d08 <HAL_ADC_MspInit+0xb8>)
 8005cc4:	f7fb f996 	bl	8000ff4 <HAL_DMA_Init>
 8005cc8:	4603      	mov	r3, r0
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d003      	beq.n	8005cd6 <HAL_ADC_MspInit+0x86>
    {
      _Error_Handler(__FILE__, __LINE__);
 8005cce:	2180      	movs	r1, #128	; 0x80
 8005cd0:	480f      	ldr	r0, [pc, #60]	; (8005d10 <HAL_ADC_MspInit+0xc0>)
 8005cd2:	f7ff ff65 	bl	8005ba0 <_Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	4a0b      	ldr	r2, [pc, #44]	; (8005d08 <HAL_ADC_MspInit+0xb8>)
 8005cda:	621a      	str	r2, [r3, #32]
 8005cdc:	4a0a      	ldr	r2, [pc, #40]	; (8005d08 <HAL_ADC_MspInit+0xb8>)
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	2105      	movs	r1, #5
 8005ce6:	2012      	movs	r0, #18
 8005ce8:	f7fb f931 	bl	8000f4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8005cec:	2012      	movs	r0, #18
 8005cee:	f7fb f94a 	bl	8000f86 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8005cf2:	bf00      	nop
 8005cf4:	3720      	adds	r7, #32
 8005cf6:	46bd      	mov	sp, r7
 8005cf8:	bd80      	pop	{r7, pc}
 8005cfa:	bf00      	nop
 8005cfc:	40012400 	.word	0x40012400
 8005d00:	40021000 	.word	0x40021000
 8005d04:	40010800 	.word	0x40010800
 8005d08:	20004570 	.word	0x20004570
 8005d0c:	40020008 	.word	0x40020008
 8005d10:	08006138 	.word	0x08006138

08005d14 <HAL_TIM_Base_MspInit>:
  }

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005d14:	b480      	push	{r7}
 8005d16:	b085      	sub	sp, #20
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]

  if(htim_base->Instance==TIM3)
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4a09      	ldr	r2, [pc, #36]	; (8005d48 <HAL_TIM_Base_MspInit+0x34>)
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d10b      	bne.n	8005d3e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005d26:	4a09      	ldr	r2, [pc, #36]	; (8005d4c <HAL_TIM_Base_MspInit+0x38>)
 8005d28:	4b08      	ldr	r3, [pc, #32]	; (8005d4c <HAL_TIM_Base_MspInit+0x38>)
 8005d2a:	69db      	ldr	r3, [r3, #28]
 8005d2c:	f043 0302 	orr.w	r3, r3, #2
 8005d30:	61d3      	str	r3, [r2, #28]
 8005d32:	4b06      	ldr	r3, [pc, #24]	; (8005d4c <HAL_TIM_Base_MspInit+0x38>)
 8005d34:	69db      	ldr	r3, [r3, #28]
 8005d36:	f003 0302 	and.w	r3, r3, #2
 8005d3a:	60fb      	str	r3, [r7, #12]
 8005d3c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8005d3e:	bf00      	nop
 8005d40:	3714      	adds	r7, #20
 8005d42:	46bd      	mov	sp, r7
 8005d44:	bc80      	pop	{r7}
 8005d46:	4770      	bx	lr
 8005d48:	40000400 	.word	0x40000400
 8005d4c:	40021000 	.word	0x40021000

08005d50 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005d50:	b580      	push	{r7, lr}
 8005d52:	b086      	sub	sp, #24
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim->Instance==TIM3)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	4a09      	ldr	r2, [pc, #36]	; (8005d84 <HAL_TIM_MspPostInit+0x34>)
 8005d5e:	4293      	cmp	r3, r2
 8005d60:	d10b      	bne.n	8005d7a <HAL_TIM_MspPostInit+0x2a>
  /* USER CODE END TIM3_MspPostInit 0 */

    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8005d62:	2301      	movs	r3, #1
 8005d64:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d66:	2302      	movs	r3, #2
 8005d68:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005d6a:	2302      	movs	r3, #2
 8005d6c:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005d6e:	f107 0308 	add.w	r3, r7, #8
 8005d72:	4619      	mov	r1, r3
 8005d74:	4804      	ldr	r0, [pc, #16]	; (8005d88 <HAL_TIM_MspPostInit+0x38>)
 8005d76:	f7fb fb43 	bl	8001400 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8005d7a:	bf00      	nop
 8005d7c:	3718      	adds	r7, #24
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	bd80      	pop	{r7, pc}
 8005d82:	bf00      	nop
 8005d84:	40000400 	.word	0x40000400
 8005d88:	40010c00 	.word	0x40010c00

08005d8c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priorty.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b08c      	sub	sp, #48	; 0x30
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8005d94:	2300      	movs	r3, #0
 8005d96:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8005d98:	2300      	movs	r3, #0
 8005d9a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0); 
 8005d9c:	2200      	movs	r2, #0
 8005d9e:	6879      	ldr	r1, [r7, #4]
 8005da0:	201e      	movs	r0, #30
 8005da2:	f7fb f8d4 	bl	8000f4e <HAL_NVIC_SetPriority>
  
  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn); 
 8005da6:	201e      	movs	r0, #30
 8005da8:	f7fb f8ed 	bl	8000f86 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8005dac:	4a1f      	ldr	r2, [pc, #124]	; (8005e2c <HAL_InitTick+0xa0>)
 8005dae:	4b1f      	ldr	r3, [pc, #124]	; (8005e2c <HAL_InitTick+0xa0>)
 8005db0:	69db      	ldr	r3, [r3, #28]
 8005db2:	f043 0304 	orr.w	r3, r3, #4
 8005db6:	61d3      	str	r3, [r2, #28]
 8005db8:	4b1c      	ldr	r3, [pc, #112]	; (8005e2c <HAL_InitTick+0xa0>)
 8005dba:	69db      	ldr	r3, [r3, #28]
 8005dbc:	f003 0304 	and.w	r3, r3, #4
 8005dc0:	60fb      	str	r3, [r7, #12]
 8005dc2:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8005dc4:	f107 0210 	add.w	r2, r7, #16
 8005dc8:	f107 0314 	add.w	r3, r7, #20
 8005dcc:	4611      	mov	r1, r2
 8005dce:	4618      	mov	r0, r3
 8005dd0:	f7fc f890 	bl	8001ef4 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM4 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8005dd4:	f7fc f866 	bl	8001ea4 <HAL_RCC_GetPCLK1Freq>
 8005dd8:	4603      	mov	r3, r0
 8005dda:	005b      	lsls	r3, r3, #1
 8005ddc:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8005dde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005de0:	4a13      	ldr	r2, [pc, #76]	; (8005e30 <HAL_InitTick+0xa4>)
 8005de2:	fba2 2303 	umull	r2, r3, r2, r3
 8005de6:	0c9b      	lsrs	r3, r3, #18
 8005de8:	3b01      	subs	r3, #1
 8005dea:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8005dec:	4b11      	ldr	r3, [pc, #68]	; (8005e34 <HAL_InitTick+0xa8>)
 8005dee:	4a12      	ldr	r2, [pc, #72]	; (8005e38 <HAL_InitTick+0xac>)
 8005df0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000 / 1000) - 1;
 8005df2:	4b10      	ldr	r3, [pc, #64]	; (8005e34 <HAL_InitTick+0xa8>)
 8005df4:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005df8:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8005dfa:	4a0e      	ldr	r2, [pc, #56]	; (8005e34 <HAL_InitTick+0xa8>)
 8005dfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005dfe:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8005e00:	4b0c      	ldr	r3, [pc, #48]	; (8005e34 <HAL_InitTick+0xa8>)
 8005e02:	2200      	movs	r2, #0
 8005e04:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005e06:	4b0b      	ldr	r3, [pc, #44]	; (8005e34 <HAL_InitTick+0xa8>)
 8005e08:	2200      	movs	r2, #0
 8005e0a:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 8005e0c:	4809      	ldr	r0, [pc, #36]	; (8005e34 <HAL_InitTick+0xa8>)
 8005e0e:	f7fc fa35 	bl	800227c <HAL_TIM_Base_Init>
 8005e12:	4603      	mov	r3, r0
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d104      	bne.n	8005e22 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 8005e18:	4806      	ldr	r0, [pc, #24]	; (8005e34 <HAL_InitTick+0xa8>)
 8005e1a:	f7fc fa5a 	bl	80022d2 <HAL_TIM_Base_Start_IT>
 8005e1e:	4603      	mov	r3, r0
 8005e20:	e000      	b.n	8005e24 <HAL_InitTick+0x98>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8005e22:	2301      	movs	r3, #1
}
 8005e24:	4618      	mov	r0, r3
 8005e26:	3730      	adds	r7, #48	; 0x30
 8005e28:	46bd      	mov	sp, r7
 8005e2a:	bd80      	pop	{r7, pc}
 8005e2c:	40021000 	.word	0x40021000
 8005e30:	431bde83 	.word	0x431bde83
 8005e34:	20004744 	.word	0x20004744
 8005e38:	40000800 	.word	0x40000800

08005e3c <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 8005e3c:	b480      	push	{r7}
 8005e3e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8005e40:	bf00      	nop
 8005e42:	46bd      	mov	sp, r7
 8005e44:	bc80      	pop	{r7}
 8005e46:	4770      	bx	lr

08005e48 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8005e48:	b480      	push	{r7}
 8005e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005e4c:	e7fe      	b.n	8005e4c <HardFault_Handler+0x4>

08005e4e <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8005e4e:	b480      	push	{r7}
 8005e50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005e52:	e7fe      	b.n	8005e52 <MemManage_Handler+0x4>

08005e54 <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8005e54:	b480      	push	{r7}
 8005e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005e58:	e7fe      	b.n	8005e58 <BusFault_Handler+0x4>

08005e5a <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8005e5a:	b480      	push	{r7}
 8005e5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005e5e:	e7fe      	b.n	8005e5e <UsageFault_Handler+0x4>

08005e60 <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 8005e60:	b480      	push	{r7}
 8005e62:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005e64:	bf00      	nop
 8005e66:	46bd      	mov	sp, r7
 8005e68:	bc80      	pop	{r7}
 8005e6a:	4770      	bx	lr

08005e6c <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  osSystickHandler();
 8005e70:	f7fd f8e3 	bl	800303a <osSystickHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005e74:	bf00      	nop
 8005e76:	bd80      	pop	{r7, pc}

08005e78 <DMA1_Channel1_IRQHandler>:

/**
* @brief This function handles DMA1 channel1 global interrupt.
*/
void DMA1_Channel1_IRQHandler(void)
{
 8005e78:	b580      	push	{r7, lr}
 8005e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8005e7c:	4802      	ldr	r0, [pc, #8]	; (8005e88 <DMA1_Channel1_IRQHandler+0x10>)
 8005e7e:	f7fb f97f 	bl	8001180 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8005e82:	bf00      	nop
 8005e84:	bd80      	pop	{r7, pc}
 8005e86:	bf00      	nop
 8005e88:	20004570 	.word	0x20004570

08005e8c <ADC1_2_IRQHandler>:

/**
* @brief This function handles ADC1 and ADC2 global interrupts.
*/
void ADC1_2_IRQHandler(void)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8005e90:	4802      	ldr	r0, [pc, #8]	; (8005e9c <ADC1_2_IRQHandler+0x10>)
 8005e92:	f7fa fc1d 	bl	80006d0 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8005e96:	bf00      	nop
 8005e98:	bd80      	pop	{r7, pc}
 8005e9a:	bf00      	nop
 8005e9c:	20004540 	.word	0x20004540

08005ea0 <TIM4_IRQHandler>:

/**
* @brief This function handles TIM4 global interrupt.
*/
void TIM4_IRQHandler(void)
{
 8005ea0:	b580      	push	{r7, lr}
 8005ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8005ea4:	4802      	ldr	r0, [pc, #8]	; (8005eb0 <TIM4_IRQHandler+0x10>)
 8005ea6:	f7fc fad7 	bl	8002458 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8005eaa:	bf00      	nop
 8005eac:	bd80      	pop	{r7, pc}
 8005eae:	bf00      	nop
 8005eb0:	20004744 	.word	0x20004744

08005eb4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8005eb4:	b480      	push	{r7}
 8005eb6:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8005eb8:	4a15      	ldr	r2, [pc, #84]	; (8005f10 <SystemInit+0x5c>)
 8005eba:	4b15      	ldr	r3, [pc, #84]	; (8005f10 <SystemInit+0x5c>)
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f043 0301 	orr.w	r3, r3, #1
 8005ec2:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8005ec4:	4912      	ldr	r1, [pc, #72]	; (8005f10 <SystemInit+0x5c>)
 8005ec6:	4b12      	ldr	r3, [pc, #72]	; (8005f10 <SystemInit+0x5c>)
 8005ec8:	685a      	ldr	r2, [r3, #4]
 8005eca:	4b12      	ldr	r3, [pc, #72]	; (8005f14 <SystemInit+0x60>)
 8005ecc:	4013      	ands	r3, r2
 8005ece:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8005ed0:	4a0f      	ldr	r2, [pc, #60]	; (8005f10 <SystemInit+0x5c>)
 8005ed2:	4b0f      	ldr	r3, [pc, #60]	; (8005f10 <SystemInit+0x5c>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8005eda:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005ede:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8005ee0:	4a0b      	ldr	r2, [pc, #44]	; (8005f10 <SystemInit+0x5c>)
 8005ee2:	4b0b      	ldr	r3, [pc, #44]	; (8005f10 <SystemInit+0x5c>)
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005eea:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8005eec:	4a08      	ldr	r2, [pc, #32]	; (8005f10 <SystemInit+0x5c>)
 8005eee:	4b08      	ldr	r3, [pc, #32]	; (8005f10 <SystemInit+0x5c>)
 8005ef0:	685b      	ldr	r3, [r3, #4]
 8005ef2:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8005ef6:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8005ef8:	4b05      	ldr	r3, [pc, #20]	; (8005f10 <SystemInit+0x5c>)
 8005efa:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8005efe:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8005f00:	4b05      	ldr	r3, [pc, #20]	; (8005f18 <SystemInit+0x64>)
 8005f02:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005f06:	609a      	str	r2, [r3, #8]
#endif 
}
 8005f08:	bf00      	nop
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	bc80      	pop	{r7}
 8005f0e:	4770      	bx	lr
 8005f10:	40021000 	.word	0x40021000
 8005f14:	f8ff0000 	.word	0xf8ff0000
 8005f18:	e000ed00 	.word	0xe000ed00

08005f1c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8005f1c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8005f1e:	e003      	b.n	8005f28 <LoopCopyDataInit>

08005f20 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8005f20:	4b0b      	ldr	r3, [pc, #44]	; (8005f50 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8005f22:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8005f24:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8005f26:	3104      	adds	r1, #4

08005f28 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8005f28:	480a      	ldr	r0, [pc, #40]	; (8005f54 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8005f2a:	4b0b      	ldr	r3, [pc, #44]	; (8005f58 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8005f2c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8005f2e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8005f30:	d3f6      	bcc.n	8005f20 <CopyDataInit>
  ldr r2, =_sbss
 8005f32:	4a0a      	ldr	r2, [pc, #40]	; (8005f5c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8005f34:	e002      	b.n	8005f3c <LoopFillZerobss>

08005f36 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8005f36:	2300      	movs	r3, #0
  str r3, [r2], #4
 8005f38:	f842 3b04 	str.w	r3, [r2], #4

08005f3c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8005f3c:	4b08      	ldr	r3, [pc, #32]	; (8005f60 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8005f3e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8005f40:	d3f9      	bcc.n	8005f36 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8005f42:	f7ff ffb7 	bl	8005eb4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005f46:	f000 f80f 	bl	8005f68 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8005f4a:	f7ff fa19 	bl	8005380 <main>
  bx lr
 8005f4e:	4770      	bx	lr
  ldr r3, =_sidata
 8005f50:	08006970 	.word	0x08006970
  ldr r0, =_sdata
 8005f54:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8005f58:	20000028 	.word	0x20000028
  ldr r2, =_sbss
 8005f5c:	20000028 	.word	0x20000028
  ldr r3, = _ebss
 8005f60:	20004784 	.word	0x20004784

08005f64 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005f64:	e7fe      	b.n	8005f64 <CAN1_RX1_IRQHandler>
	...

08005f68 <__libc_init_array>:
 8005f68:	b570      	push	{r4, r5, r6, lr}
 8005f6a:	2500      	movs	r5, #0
 8005f6c:	4e0c      	ldr	r6, [pc, #48]	; (8005fa0 <__libc_init_array+0x38>)
 8005f6e:	4c0d      	ldr	r4, [pc, #52]	; (8005fa4 <__libc_init_array+0x3c>)
 8005f70:	1ba4      	subs	r4, r4, r6
 8005f72:	10a4      	asrs	r4, r4, #2
 8005f74:	42a5      	cmp	r5, r4
 8005f76:	d109      	bne.n	8005f8c <__libc_init_array+0x24>
 8005f78:	f000 f87c 	bl	8006074 <_init>
 8005f7c:	2500      	movs	r5, #0
 8005f7e:	4e0a      	ldr	r6, [pc, #40]	; (8005fa8 <__libc_init_array+0x40>)
 8005f80:	4c0a      	ldr	r4, [pc, #40]	; (8005fac <__libc_init_array+0x44>)
 8005f82:	1ba4      	subs	r4, r4, r6
 8005f84:	10a4      	asrs	r4, r4, #2
 8005f86:	42a5      	cmp	r5, r4
 8005f88:	d105      	bne.n	8005f96 <__libc_init_array+0x2e>
 8005f8a:	bd70      	pop	{r4, r5, r6, pc}
 8005f8c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005f90:	4798      	blx	r3
 8005f92:	3501      	adds	r5, #1
 8005f94:	e7ee      	b.n	8005f74 <__libc_init_array+0xc>
 8005f96:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005f9a:	4798      	blx	r3
 8005f9c:	3501      	adds	r5, #1
 8005f9e:	e7f2      	b.n	8005f86 <__libc_init_array+0x1e>
 8005fa0:	08006968 	.word	0x08006968
 8005fa4:	08006968 	.word	0x08006968
 8005fa8:	08006968 	.word	0x08006968
 8005fac:	0800696c 	.word	0x0800696c

08005fb0 <__itoa>:
 8005fb0:	1e93      	subs	r3, r2, #2
 8005fb2:	2b22      	cmp	r3, #34	; 0x22
 8005fb4:	b510      	push	{r4, lr}
 8005fb6:	460c      	mov	r4, r1
 8005fb8:	d904      	bls.n	8005fc4 <__itoa+0x14>
 8005fba:	2300      	movs	r3, #0
 8005fbc:	461c      	mov	r4, r3
 8005fbe:	700b      	strb	r3, [r1, #0]
 8005fc0:	4620      	mov	r0, r4
 8005fc2:	bd10      	pop	{r4, pc}
 8005fc4:	2a0a      	cmp	r2, #10
 8005fc6:	d109      	bne.n	8005fdc <__itoa+0x2c>
 8005fc8:	2800      	cmp	r0, #0
 8005fca:	da07      	bge.n	8005fdc <__itoa+0x2c>
 8005fcc:	232d      	movs	r3, #45	; 0x2d
 8005fce:	700b      	strb	r3, [r1, #0]
 8005fd0:	2101      	movs	r1, #1
 8005fd2:	4240      	negs	r0, r0
 8005fd4:	4421      	add	r1, r4
 8005fd6:	f000 f80d 	bl	8005ff4 <__utoa>
 8005fda:	e7f1      	b.n	8005fc0 <__itoa+0x10>
 8005fdc:	2100      	movs	r1, #0
 8005fde:	e7f9      	b.n	8005fd4 <__itoa+0x24>

08005fe0 <itoa>:
 8005fe0:	f7ff bfe6 	b.w	8005fb0 <__itoa>

08005fe4 <memset>:
 8005fe4:	4603      	mov	r3, r0
 8005fe6:	4402      	add	r2, r0
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d100      	bne.n	8005fee <memset+0xa>
 8005fec:	4770      	bx	lr
 8005fee:	f803 1b01 	strb.w	r1, [r3], #1
 8005ff2:	e7f9      	b.n	8005fe8 <memset+0x4>

08005ff4 <__utoa>:
 8005ff4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005ff6:	b08b      	sub	sp, #44	; 0x2c
 8005ff8:	4603      	mov	r3, r0
 8005ffa:	460f      	mov	r7, r1
 8005ffc:	466d      	mov	r5, sp
 8005ffe:	4c1c      	ldr	r4, [pc, #112]	; (8006070 <__utoa+0x7c>)
 8006000:	f104 0e20 	add.w	lr, r4, #32
 8006004:	462e      	mov	r6, r5
 8006006:	6820      	ldr	r0, [r4, #0]
 8006008:	6861      	ldr	r1, [r4, #4]
 800600a:	3408      	adds	r4, #8
 800600c:	c603      	stmia	r6!, {r0, r1}
 800600e:	4574      	cmp	r4, lr
 8006010:	4635      	mov	r5, r6
 8006012:	d1f7      	bne.n	8006004 <__utoa+0x10>
 8006014:	7921      	ldrb	r1, [r4, #4]
 8006016:	6820      	ldr	r0, [r4, #0]
 8006018:	7131      	strb	r1, [r6, #4]
 800601a:	1e91      	subs	r1, r2, #2
 800601c:	2922      	cmp	r1, #34	; 0x22
 800601e:	6030      	str	r0, [r6, #0]
 8006020:	f04f 0100 	mov.w	r1, #0
 8006024:	d904      	bls.n	8006030 <__utoa+0x3c>
 8006026:	7039      	strb	r1, [r7, #0]
 8006028:	460f      	mov	r7, r1
 800602a:	4638      	mov	r0, r7
 800602c:	b00b      	add	sp, #44	; 0x2c
 800602e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006030:	1e78      	subs	r0, r7, #1
 8006032:	4606      	mov	r6, r0
 8006034:	fbb3 f5f2 	udiv	r5, r3, r2
 8006038:	fb02 3315 	mls	r3, r2, r5, r3
 800603c:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 8006040:	4473      	add	r3, lr
 8006042:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8006046:	1c4c      	adds	r4, r1, #1
 8006048:	f806 3f01 	strb.w	r3, [r6, #1]!
 800604c:	462b      	mov	r3, r5
 800604e:	b965      	cbnz	r5, 800606a <__utoa+0x76>
 8006050:	553d      	strb	r5, [r7, r4]
 8006052:	187a      	adds	r2, r7, r1
 8006054:	1acc      	subs	r4, r1, r3
 8006056:	42a3      	cmp	r3, r4
 8006058:	dae7      	bge.n	800602a <__utoa+0x36>
 800605a:	7844      	ldrb	r4, [r0, #1]
 800605c:	7815      	ldrb	r5, [r2, #0]
 800605e:	3301      	adds	r3, #1
 8006060:	f800 5f01 	strb.w	r5, [r0, #1]!
 8006064:	f802 4901 	strb.w	r4, [r2], #-1
 8006068:	e7f4      	b.n	8006054 <__utoa+0x60>
 800606a:	4621      	mov	r1, r4
 800606c:	e7e2      	b.n	8006034 <__utoa+0x40>
 800606e:	bf00      	nop
 8006070:	08006940 	.word	0x08006940

08006074 <_init>:
 8006074:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006076:	bf00      	nop
 8006078:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800607a:	bc08      	pop	{r3}
 800607c:	469e      	mov	lr, r3
 800607e:	4770      	bx	lr

08006080 <_fini>:
 8006080:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006082:	bf00      	nop
 8006084:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006086:	bc08      	pop	{r3}
 8006088:	469e      	mov	lr, r3
 800608a:	4770      	bx	lr
