<stg><name>backProp<8, 4, 10>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2</name>


<trans_list>

<trans id="63" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i6 0, i6 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:4 %store_ln44 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:5 %store_ln45 = store i3 0, i3 %j

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.i:0 %indvar_flatten_load = load i6 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.i:1 %icmp_ln44 = icmp_eq  i6 %indvar_flatten_load, i6 40

]]></Node>
<StgValue><ssdm name="icmp_ln44"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.i:2 %add_ln44 = add i6 %indvar_flatten_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:3 %br_ln44 = br i1 %icmp_ln44, void %for.inc8.i, void %_Z9transposeILm10ELm4EESt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEXT_EEXT0_EERKS0_IS0_IS4_XT0_EEXT_EE.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc8.i:0 %j_load = load i3 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc8.i:1 %i_load = load i4 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc8.i:2 %i_27 = add i4 %i_load, i4 1

]]></Node>
<StgValue><ssdm name="i_27"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc8.i:5 %icmp_ln45 = icmp_eq  i3 %j_load, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc8.i:6 %select_ln44 = select i1 %icmp_ln45, i3 0, i3 %j_load

]]></Node>
<StgValue><ssdm name="select_ln44"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc8.i:7 %select_ln44_1 = select i1 %icmp_ln45, i4 %i_27, i4 %i_load

]]></Node>
<StgValue><ssdm name="select_ln44_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="4">
<![CDATA[
for.inc8.i:8 %zext_ln44 = zext i4 %select_ln44_1

]]></Node>
<StgValue><ssdm name="zext_ln44"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="4">
<![CDATA[
for.inc8.i:9 %select_ln44_1_cast = zext i4 %select_ln44_1

]]></Node>
<StgValue><ssdm name="select_ln44_1_cast"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc8.i:10 %w_l_plus1_0_addr = getelementptr i25 %w_l_plus1_0, i64 0, i64 %zext_ln44

]]></Node>
<StgValue><ssdm name="w_l_plus1_0_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc8.i:11 %w_l_plus1_1_addr = getelementptr i25 %w_l_plus1_1, i64 0, i64 %zext_ln44

]]></Node>
<StgValue><ssdm name="w_l_plus1_1_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc8.i:12 %w_l_plus1_2_addr = getelementptr i25 %w_l_plus1_2, i64 0, i64 %zext_ln44

]]></Node>
<StgValue><ssdm name="w_l_plus1_2_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc8.i:13 %w_l_plus1_3_addr = getelementptr i25 %w_l_plus1_3, i64 0, i64 %zext_ln44

]]></Node>
<StgValue><ssdm name="w_l_plus1_3_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="25" op_0_bw="4">
<![CDATA[
for.inc8.i:14 %w_l_plus1_0_load = load i4 %w_l_plus1_0_addr

]]></Node>
<StgValue><ssdm name="w_l_plus1_0_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="25" op_0_bw="4">
<![CDATA[
for.inc8.i:15 %w_l_plus1_1_load = load i4 %w_l_plus1_1_addr

]]></Node>
<StgValue><ssdm name="w_l_plus1_1_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="25" op_0_bw="4">
<![CDATA[
for.inc8.i:16 %w_l_plus1_2_load = load i4 %w_l_plus1_2_addr

]]></Node>
<StgValue><ssdm name="w_l_plus1_2_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="25" op_0_bw="4">
<![CDATA[
for.inc8.i:17 %w_l_plus1_3_load = load i4 %w_l_plus1_3_addr

]]></Node>
<StgValue><ssdm name="w_l_plus1_3_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc8.i:18 %tmp_9 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln44, i3 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
for.inc8.i:19 %tmp_10 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %select_ln44, i1 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="4">
<![CDATA[
for.inc8.i:20 %zext_ln46 = zext i4 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc8.i:21 %add_ln46_1 = add i6 %tmp_9, i6 %zext_ln46

]]></Node>
<StgValue><ssdm name="add_ln46_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc8.i:22 %add_ln46 = add i6 %add_ln46_1, i6 %select_ln44_1_cast

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="2" op_0_bw="3">
<![CDATA[
for.inc8.i:25 %trunc_ln45 = trunc i3 %select_ln44

]]></Node>
<StgValue><ssdm name="trunc_ln45"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc8.i:29 %j_1 = add i3 %select_ln44, i3 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc8.i:30 %store_ln44 = store i6 %add_ln44, i6 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc8.i:31 %store_ln44 = store i4 %select_ln44_1, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc8.i:32 %store_ln45 = store i3 %j_1, i3 %j

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0">
<![CDATA[
_Z9transposeILm10ELm4EESt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEXT_EEXT0_EERKS0_IS0_IS4_XT0_EEXT_EE.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc8.i:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_44_1_VITIS_LOOP_45_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc8.i:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 40, i64 40, i64 40

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="25" op_0_bw="4">
<![CDATA[
for.inc8.i:14 %w_l_plus1_0_load = load i4 %w_l_plus1_0_addr

]]></Node>
<StgValue><ssdm name="w_l_plus1_0_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="25" op_0_bw="4">
<![CDATA[
for.inc8.i:15 %w_l_plus1_1_load = load i4 %w_l_plus1_1_addr

]]></Node>
<StgValue><ssdm name="w_l_plus1_1_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="25" op_0_bw="4">
<![CDATA[
for.inc8.i:16 %w_l_plus1_2_load = load i4 %w_l_plus1_2_addr

]]></Node>
<StgValue><ssdm name="w_l_plus1_2_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="25" op_0_bw="4">
<![CDATA[
for.inc8.i:17 %w_l_plus1_3_load = load i4 %w_l_plus1_3_addr

]]></Node>
<StgValue><ssdm name="w_l_plus1_3_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="6">
<![CDATA[
for.inc8.i:23 %zext_ln46_1 = zext i6 %add_ln46

]]></Node>
<StgValue><ssdm name="zext_ln46_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc8.i:24 %w_l_plus1_T_addr = getelementptr i25 %w_l_plus1_T, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="w_l_plus1_T_addr"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc8.i:26 %specpipeline_ln45 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_75

]]></Node>
<StgValue><ssdm name="specpipeline_ln45"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="25" op_0_bw="25" op_1_bw="2" op_2_bw="25" op_3_bw="2" op_4_bw="25" op_5_bw="2" op_6_bw="25" op_7_bw="2" op_8_bw="25" op_9_bw="25" op_10_bw="2">
<![CDATA[
for.inc8.i:27 %tmp = sparsemux i25 @_ssdm_op_SparseMux.ap_auto.4i25.i25.i2, i2 0, i25 %w_l_plus1_0_load, i2 1, i25 %w_l_plus1_1_load, i2 2, i25 %w_l_plus1_2_load, i2 3, i25 %w_l_plus1_3_load, i25 0, i2 %trunc_ln45

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="25" op_1_bw="6">
<![CDATA[
for.inc8.i:28 %store_ln46 = store i25 %tmp, i6 %w_l_plus1_T_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
for.inc8.i:33 %br_ln45 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="64" name="w_l_plus1_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="w_l_plus1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="65" name="w_l_plus1_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="w_l_plus1_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="66" name="w_l_plus1_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="w_l_plus1_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="67" name="w_l_plus1_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="w_l_plus1_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="68" name="w_l_plus1_T" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="w_l_plus1_T"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="70" from="StgValue_69" to="j" fromId="69" toId="5">
</dataflow>
<dataflow id="71" from="StgValue_69" to="i" fromId="69" toId="6">
</dataflow>
<dataflow id="72" from="StgValue_69" to="indvar_flatten" fromId="69" toId="7">
</dataflow>
<dataflow id="74" from="StgValue_73" to="store_ln0" fromId="73" toId="8">
</dataflow>
<dataflow id="75" from="indvar_flatten" to="store_ln0" fromId="7" toId="8">
</dataflow>
<dataflow id="77" from="StgValue_76" to="store_ln44" fromId="76" toId="9">
</dataflow>
<dataflow id="78" from="i" to="store_ln44" fromId="6" toId="9">
</dataflow>
<dataflow id="80" from="StgValue_79" to="store_ln45" fromId="79" toId="10">
</dataflow>
<dataflow id="81" from="j" to="store_ln45" fromId="5" toId="10">
</dataflow>
<dataflow id="82" from="indvar_flatten" to="indvar_flatten_load" fromId="7" toId="12">
</dataflow>
<dataflow id="83" from="indvar_flatten_load" to="icmp_ln44" fromId="12" toId="13">
</dataflow>
<dataflow id="85" from="StgValue_84" to="icmp_ln44" fromId="84" toId="13">
</dataflow>
<dataflow id="86" from="indvar_flatten_load" to="add_ln44" fromId="12" toId="14">
</dataflow>
<dataflow id="88" from="StgValue_87" to="add_ln44" fromId="87" toId="14">
</dataflow>
<dataflow id="89" from="icmp_ln44" to="br_ln44" fromId="13" toId="15">
</dataflow>
<dataflow id="90" from="j" to="j_load" fromId="5" toId="16">
</dataflow>
<dataflow id="91" from="i" to="i_load" fromId="6" toId="17">
</dataflow>
<dataflow id="92" from="i_load" to="i_27" fromId="17" toId="18">
</dataflow>
<dataflow id="94" from="StgValue_93" to="i_27" fromId="93" toId="18">
</dataflow>
<dataflow id="95" from="j_load" to="icmp_ln45" fromId="16" toId="19">
</dataflow>
<dataflow id="97" from="StgValue_96" to="icmp_ln45" fromId="96" toId="19">
</dataflow>
<dataflow id="98" from="icmp_ln45" to="select_ln44" fromId="19" toId="20">
</dataflow>
<dataflow id="99" from="StgValue_79" to="select_ln44" fromId="79" toId="20">
</dataflow>
<dataflow id="100" from="j_load" to="select_ln44" fromId="16" toId="20">
</dataflow>
<dataflow id="101" from="icmp_ln45" to="select_ln44_1" fromId="19" toId="21">
</dataflow>
<dataflow id="102" from="i_27" to="select_ln44_1" fromId="18" toId="21">
</dataflow>
<dataflow id="103" from="i_load" to="select_ln44_1" fromId="17" toId="21">
</dataflow>
<dataflow id="104" from="select_ln44_1" to="zext_ln44" fromId="21" toId="22">
</dataflow>
<dataflow id="105" from="select_ln44_1" to="select_ln44_1_cast" fromId="21" toId="23">
</dataflow>
<dataflow id="106" from="w_l_plus1_0" to="w_l_plus1_0_addr" fromId="64" toId="24">
</dataflow>
<dataflow id="108" from="StgValue_107" to="w_l_plus1_0_addr" fromId="107" toId="24">
</dataflow>
<dataflow id="109" from="zext_ln44" to="w_l_plus1_0_addr" fromId="22" toId="24">
</dataflow>
<dataflow id="110" from="w_l_plus1_1" to="w_l_plus1_1_addr" fromId="65" toId="25">
</dataflow>
<dataflow id="111" from="StgValue_107" to="w_l_plus1_1_addr" fromId="107" toId="25">
</dataflow>
<dataflow id="112" from="zext_ln44" to="w_l_plus1_1_addr" fromId="22" toId="25">
</dataflow>
<dataflow id="113" from="w_l_plus1_2" to="w_l_plus1_2_addr" fromId="66" toId="26">
</dataflow>
<dataflow id="114" from="StgValue_107" to="w_l_plus1_2_addr" fromId="107" toId="26">
</dataflow>
<dataflow id="115" from="zext_ln44" to="w_l_plus1_2_addr" fromId="22" toId="26">
</dataflow>
<dataflow id="116" from="w_l_plus1_3" to="w_l_plus1_3_addr" fromId="67" toId="27">
</dataflow>
<dataflow id="117" from="StgValue_107" to="w_l_plus1_3_addr" fromId="107" toId="27">
</dataflow>
<dataflow id="118" from="zext_ln44" to="w_l_plus1_3_addr" fromId="22" toId="27">
</dataflow>
<dataflow id="119" from="w_l_plus1_0_addr" to="w_l_plus1_0_load" fromId="24" toId="28">
</dataflow>
<dataflow id="120" from="w_l_plus1_1_addr" to="w_l_plus1_1_load" fromId="25" toId="29">
</dataflow>
<dataflow id="121" from="w_l_plus1_2_addr" to="w_l_plus1_2_load" fromId="26" toId="30">
</dataflow>
<dataflow id="122" from="w_l_plus1_3_addr" to="w_l_plus1_3_load" fromId="27" toId="31">
</dataflow>
<dataflow id="124" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="tmp_9" fromId="123" toId="32">
</dataflow>
<dataflow id="125" from="select_ln44" to="tmp_9" fromId="20" toId="32">
</dataflow>
<dataflow id="126" from="StgValue_79" to="tmp_9" fromId="79" toId="32">
</dataflow>
<dataflow id="128" from="_ssdm_op_BitConcatenate.i4.i3.i1" to="tmp_10" fromId="127" toId="33">
</dataflow>
<dataflow id="129" from="select_ln44" to="tmp_10" fromId="20" toId="33">
</dataflow>
<dataflow id="131" from="StgValue_130" to="tmp_10" fromId="130" toId="33">
</dataflow>
<dataflow id="132" from="tmp_10" to="zext_ln46" fromId="33" toId="34">
</dataflow>
<dataflow id="133" from="tmp_9" to="add_ln46_1" fromId="32" toId="35">
</dataflow>
<dataflow id="134" from="zext_ln46" to="add_ln46_1" fromId="34" toId="35">
</dataflow>
<dataflow id="135" from="add_ln46_1" to="add_ln46" fromId="35" toId="36">
</dataflow>
<dataflow id="136" from="select_ln44_1_cast" to="add_ln46" fromId="23" toId="36">
</dataflow>
<dataflow id="137" from="select_ln44" to="trunc_ln45" fromId="20" toId="37">
</dataflow>
<dataflow id="138" from="select_ln44" to="j_1" fromId="20" toId="38">
</dataflow>
<dataflow id="140" from="StgValue_139" to="j_1" fromId="139" toId="38">
</dataflow>
<dataflow id="141" from="add_ln44" to="store_ln44" fromId="14" toId="39">
</dataflow>
<dataflow id="142" from="indvar_flatten" to="store_ln44" fromId="7" toId="39">
</dataflow>
<dataflow id="143" from="select_ln44_1" to="store_ln44" fromId="21" toId="40">
</dataflow>
<dataflow id="144" from="i" to="store_ln44" fromId="6" toId="40">
</dataflow>
<dataflow id="145" from="j_1" to="store_ln45" fromId="38" toId="41">
</dataflow>
<dataflow id="146" from="j" to="store_ln45" fromId="5" toId="41">
</dataflow>
<dataflow id="148" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="147" toId="42">
</dataflow>
<dataflow id="150" from="VITIS_LOOP_44_1_VITIS_LOOP_45_2_str" to="specloopname_ln0" fromId="149" toId="42">
</dataflow>
<dataflow id="152" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="151" toId="43">
</dataflow>
<dataflow id="154" from="StgValue_153" to="speclooptripcount_ln0" fromId="153" toId="43">
</dataflow>
<dataflow id="155" from="StgValue_153" to="speclooptripcount_ln0" fromId="153" toId="43">
</dataflow>
<dataflow id="156" from="StgValue_153" to="speclooptripcount_ln0" fromId="153" toId="43">
</dataflow>
<dataflow id="157" from="w_l_plus1_0_addr" to="w_l_plus1_0_load" fromId="24" toId="44">
</dataflow>
<dataflow id="158" from="w_l_plus1_1_addr" to="w_l_plus1_1_load" fromId="25" toId="45">
</dataflow>
<dataflow id="159" from="w_l_plus1_2_addr" to="w_l_plus1_2_load" fromId="26" toId="46">
</dataflow>
<dataflow id="160" from="w_l_plus1_3_addr" to="w_l_plus1_3_load" fromId="27" toId="47">
</dataflow>
<dataflow id="161" from="add_ln46" to="zext_ln46_1" fromId="36" toId="48">
</dataflow>
<dataflow id="162" from="w_l_plus1_T" to="w_l_plus1_T_addr" fromId="68" toId="49">
</dataflow>
<dataflow id="163" from="StgValue_107" to="w_l_plus1_T_addr" fromId="107" toId="49">
</dataflow>
<dataflow id="164" from="zext_ln46_1" to="w_l_plus1_T_addr" fromId="48" toId="49">
</dataflow>
<dataflow id="166" from="_ssdm_op_SpecPipeline" to="specpipeline_ln45" fromId="165" toId="50">
</dataflow>
<dataflow id="168" from="StgValue_167" to="specpipeline_ln45" fromId="167" toId="50">
</dataflow>
<dataflow id="170" from="StgValue_169" to="specpipeline_ln45" fromId="169" toId="50">
</dataflow>
<dataflow id="171" from="StgValue_169" to="specpipeline_ln45" fromId="169" toId="50">
</dataflow>
<dataflow id="172" from="StgValue_169" to="specpipeline_ln45" fromId="169" toId="50">
</dataflow>
<dataflow id="174" from="empty_75" to="specpipeline_ln45" fromId="173" toId="50">
</dataflow>
<dataflow id="176" from="_ssdm_op_SparseMux.ap_auto.4i25.i25.i2" to="tmp" fromId="175" toId="51">
</dataflow>
<dataflow id="178" from="StgValue_177" to="tmp" fromId="177" toId="51">
</dataflow>
<dataflow id="179" from="w_l_plus1_0_load" to="tmp" fromId="44" toId="51">
</dataflow>
<dataflow id="181" from="StgValue_180" to="tmp" fromId="180" toId="51">
</dataflow>
<dataflow id="182" from="w_l_plus1_1_load" to="tmp" fromId="45" toId="51">
</dataflow>
<dataflow id="184" from="StgValue_183" to="tmp" fromId="183" toId="51">
</dataflow>
<dataflow id="185" from="w_l_plus1_2_load" to="tmp" fromId="46" toId="51">
</dataflow>
<dataflow id="187" from="StgValue_186" to="tmp" fromId="186" toId="51">
</dataflow>
<dataflow id="188" from="w_l_plus1_3_load" to="tmp" fromId="47" toId="51">
</dataflow>
<dataflow id="190" from="StgValue_189" to="tmp" fromId="189" toId="51">
</dataflow>
<dataflow id="191" from="trunc_ln45" to="tmp" fromId="37" toId="51">
</dataflow>
<dataflow id="192" from="tmp" to="store_ln46" fromId="51" toId="52">
</dataflow>
<dataflow id="193" from="w_l_plus1_T_addr" to="store_ln46" fromId="49" toId="52">
</dataflow>
<dataflow id="194" from="icmp_ln44" to="StgValue_2" fromId="13" toId="2">
</dataflow>
</dataflows>


</stg>
