---Dinero IV cache simulator, version 7
---Written by Jan Edler and Mark D. Hill
---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
---All rights reserved.
---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
---See -copyright option for details

---Summary of options (-help option gives usage information).

-l2-usize 262144
-l1-isize 32768
-l1-dsize 32768
-l2-ubsize 64
-l1-ibsize 64
-l1-dbsize 64
-l2-usbsize 64
-l1-isbsize 64
-l1-dsbsize 64
-l2-uassoc 4
-l1-iassoc 1
-l1-dassoc 1
-l2-urepl r
-l1-irepl r
-l1-drepl r
-l2-ufetch d
-l1-ifetch d
-l1-dfetch d
-l2-uwalloc a
-l1-dwalloc a
-l2-uwback a
-l1-dwback a
-skipcount 0
-flushcount 0
-maxcount 0
-stat-interval 0
-informat D
-on-trigger 0x0
-off-trigger 0x0

---Simulation begins.
---Simulation complete.
l1-icache
 Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
 -----------------	      ------	      ------	      ------	      ------	      ------	      ------
 Demand Fetches		      742254	      742254	           0	           0	           0	           0
  Fraction of total	      1.0000	      1.0000	      0.0000	      0.0000	      0.0000	      0.0000

 Demand Misses		        2382	        2382	           0	           0	           0	           0
  Demand miss rate	      0.0032	      0.0032	      0.0000	      0.0000	      0.0000	      0.0000

 Multi-block refs                 0
 Bytes From Memory	      152448
 ( / Demand Fetches)	      0.2054
 Bytes To Memory	           0
 ( / Demand Writes)	      0.0000
 Total Bytes r/w Mem	      152448
 ( / Demand Fetches)	      0.2054

l1-dcache
 Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
 -----------------	      ------	      ------	      ------	      ------	      ------	      ------
 Demand Fetches		      258874	           0	      258874	      156130	      102744	           0
  Fraction of total	      1.0000	      0.0000	      1.0000	      0.6031	      0.3969	      0.0000

 Demand Misses		        4832	           0	        4832	        2837	        1995	           0
  Demand miss rate	      0.0187	      0.0000	      0.0187	      0.0182	      0.0194	      0.0000

 Multi-block refs              1125
 Bytes From Memory	      309248
 ( / Demand Fetches)	      1.1946
 Bytes To Memory	      196736
 ( / Demand Writes)	      1.9148
 Total Bytes r/w Mem	      505984
 ( / Demand Fetches)	      1.9546

l2-ucache
 Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
 -----------------	      ------	      ------	      ------	      ------	      ------	      ------
 Demand Fetches		       10288	        2382	        7906	        4832	        3074	           0
  Fraction of total	      1.0000	      0.2315	      0.7685	      0.4697	      0.2988	      0.0000

 Demand Misses		        1322	         429	         893	         893	           0	           0
  Demand miss rate	      0.1285	      0.1801	      0.1130	      0.1848	      0.0000	      0.0000

 Multi-block refs                 0
 Bytes From Memory	       84608
 ( / Demand Fetches)	      8.2240
 Bytes To Memory	       50240
 ( / Demand Writes)	     16.3435
 Total Bytes r/w Mem	      134848
 ( / Demand Fetches)	     13.1073

---Execution complete.
