\hypertarget{struct_t_i_m___master_config_type_def}{}\doxysection{TIM\+\_\+\+Master\+Config\+Type\+Def Struct Reference}
\label{struct_t_i_m___master_config_type_def}\index{TIM\_MasterConfigTypeDef@{TIM\_MasterConfigTypeDef}}


TIM Master configuration Structure definition.  




{\ttfamily \#include $<$stm32g4xx\+\_\+hal\+\_\+tim.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_t_i_m___master_config_type_def_aafb70c2c7a9a93a3dad59a350df2b00f}{Master\+Output\+Trigger}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_t_i_m___master_config_type_def_a77efb471135bc618157fa16dac2ac502}{Master\+Output\+Trigger2}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_t_i_m___master_config_type_def_aa17903ecbee15ce7a6d51de5e9602d3f}{Master\+Slave\+Mode}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
TIM Master configuration Structure definition. 

\begin{DoxyNote}{Note}
Advanced timers provide TRGO2 internal line which is redirected to the ADC 
\end{DoxyNote}


\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_t_i_m___master_config_type_def_aafb70c2c7a9a93a3dad59a350df2b00f}\label{struct_t_i_m___master_config_type_def_aafb70c2c7a9a93a3dad59a350df2b00f}} 
\index{TIM\_MasterConfigTypeDef@{TIM\_MasterConfigTypeDef}!MasterOutputTrigger@{MasterOutputTrigger}}
\index{MasterOutputTrigger@{MasterOutputTrigger}!TIM\_MasterConfigTypeDef@{TIM\_MasterConfigTypeDef}}
\doxysubsubsection{\texorpdfstring{MasterOutputTrigger}{MasterOutputTrigger}}
{\footnotesize\ttfamily uint32\+\_\+t Master\+Output\+Trigger}

Trigger output (TRGO) selection This parameter can be a value of \mbox{\hyperlink{group___t_i_m___master___mode___selection}{TIM Master Mode Selection}} \mbox{\Hypertarget{struct_t_i_m___master_config_type_def_a77efb471135bc618157fa16dac2ac502}\label{struct_t_i_m___master_config_type_def_a77efb471135bc618157fa16dac2ac502}} 
\index{TIM\_MasterConfigTypeDef@{TIM\_MasterConfigTypeDef}!MasterOutputTrigger2@{MasterOutputTrigger2}}
\index{MasterOutputTrigger2@{MasterOutputTrigger2}!TIM\_MasterConfigTypeDef@{TIM\_MasterConfigTypeDef}}
\doxysubsubsection{\texorpdfstring{MasterOutputTrigger2}{MasterOutputTrigger2}}
{\footnotesize\ttfamily uint32\+\_\+t Master\+Output\+Trigger2}

Trigger output2 (TRGO2) selection This parameter can be a value of \mbox{\hyperlink{group___t_i_m___master___mode___selection__2}{TIM Master Mode Selection 2 (TRGO2)}} \mbox{\Hypertarget{struct_t_i_m___master_config_type_def_aa17903ecbee15ce7a6d51de5e9602d3f}\label{struct_t_i_m___master_config_type_def_aa17903ecbee15ce7a6d51de5e9602d3f}} 
\index{TIM\_MasterConfigTypeDef@{TIM\_MasterConfigTypeDef}!MasterSlaveMode@{MasterSlaveMode}}
\index{MasterSlaveMode@{MasterSlaveMode}!TIM\_MasterConfigTypeDef@{TIM\_MasterConfigTypeDef}}
\doxysubsubsection{\texorpdfstring{MasterSlaveMode}{MasterSlaveMode}}
{\footnotesize\ttfamily uint32\+\_\+t Master\+Slave\+Mode}

Master/slave mode selection This parameter can be a value of \mbox{\hyperlink{group___t_i_m___master___slave___mode}{TIM Master/\+Slave Mode}} \begin{DoxyNote}{Note}
When the Master/slave mode is enabled, the effect of an event on the trigger input (TRGI) is delayed to allow a perfect synchronization between the current timer and its slaves (through TRGO). It is not mandatory in case of timer synchronization mode. 
\end{DoxyNote}


The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+STM32\+G4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32g4xx__hal__tim_8h}{stm32g4xx\+\_\+hal\+\_\+tim.\+h}}\end{DoxyCompactItemize}
