Warning (10268): Verilog HDL information at UART.sv(54): always construct contains both blocking and non-blocking assignments File: C:/Users/Pablo/Desktop/TFG/CHS/UART/UART.sv Line: 54
Warning (10268): Verilog HDL information at avalon_UART.sv(118): always construct contains both blocking and non-blocking assignments File: C:/Users/Pablo/Desktop/TFG/CHS/UART/avalon_UART.sv Line: 118
