Release 14.7 ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc vga_display.ucf -p
xc6slx16-csg324-3 vga_display.ngc vga_display.ngd

Reading NGO file "C:/Users/Juan Carlos/Documents/Boston University/Spring
2015/Advanced Digital Design with Verilog and FPGA
EC551/Project/VGA_Test/vga_display.ngc" ...
Loading design module "ipcore_dir/bomb_sprite.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "vga_display.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'bomb/dina<7>' has no driver
WARNING:NgdBuild:452 - logical net 'bomb/dina<6>' has no driver
WARNING:NgdBuild:452 - logical net 'bomb/dina<5>' has no driver
WARNING:NgdBuild:452 - logical net 'bomb/dina<4>' has no driver
WARNING:NgdBuild:452 - logical net 'bomb/dina<3>' has no driver
WARNING:NgdBuild:452 - logical net 'bomb/dina<2>' has no driver
WARNING:NgdBuild:452 - logical net 'bomb/dina<1>' has no driver
WARNING:NgdBuild:452 - logical net 'bomb/dina<0>' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   8

Total memory usage is 162764 kilobytes

Writing NGD file "vga_display.ngd" ...
Total REAL time to NGDBUILD completion:  3 sec
Total CPU time to NGDBUILD completion:   3 sec

Writing NGDBUILD log file "vga_display.bld"...
