+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                       T2 |clk_out4_SCS_TT_TEST_clk_wiz_0_0 |                                      SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps11_reg/D|
|                       T0 |clk_out4_SCS_TT_TEST_clk_wiz_0_0 |                                         SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps3_reg/D|
|                       T1 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                                    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kch0_reg/D|
|                       T4 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                                    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kch3_reg/D|
|                       T3 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                                    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kch2_reg/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[10]/D|
|                       T3 |clk_out5_SCS_TT_TEST_clk_wiz_0_0 |                                      SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps12_reg/D|
|                       T0 |clk_out5_SCS_TT_TEST_clk_wiz_0_0 |                                         SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps4_reg/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                             SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[8]/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                             SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[9]/D|
|                       T4 |clk_out5_SCS_TT_TEST_clk_wiz_0_0 |                                      SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps12_reg/D|
|                       T4 |clk_out4_SCS_TT_TEST_clk_wiz_0_0 |                                       SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps3_reg/D|
|                       T1 |clk_out5_SCS_TT_TEST_clk_wiz_0_0 |                                       SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps4_reg/D|
|                       T1 |clk_out4_SCS_TT_TEST_clk_wiz_0_0 |                                       SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps3_reg/D|
|                       T3 |clk_out4_SCS_TT_TEST_clk_wiz_0_0 |                                       SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps3_reg/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[27]/D|
| clk_out1_SCS_TT_TEST_clk_wiz_0_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                                SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_reg/D|
|                       T1 |clk_out3_SCS_TT_TEST_clk_wiz_0_0 |                                      SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps10_reg/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[20]/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[15]/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[24]/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[11]/D|
|                       T1 |clk_out3_SCS_TT_TEST_clk_wiz_0_0 |                                       SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps2_reg/D|
|                       T1 |clk_out4_SCS_TT_TEST_clk_wiz_0_0 |                                      SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps11_reg/D|
|                       T0 |clk_out4_SCS_TT_TEST_clk_wiz_0_0 |                                        SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps11_reg/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[21]/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[25]/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                             SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[6]/D|
|                       T0 |clk_out3_SCS_TT_TEST_clk_wiz_0_0 |                                         SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps2_reg/D|
|                       T0 |clk_out3_SCS_TT_TEST_clk_wiz_0_0 |                                        SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps10_reg/D|
|                       T2 |clk_out3_SCS_TT_TEST_clk_wiz_0_0 |                                       SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps2_reg/D|
|                       T4 |clk_out5_SCS_TT_TEST_clk_wiz_0_0 |                                       SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps4_reg/D|
|                       T1 |clk_out2_SCS_TT_TEST_clk_wiz_0_0 |                                       SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps9_reg/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[19]/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[12]/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[23]/D|
|                       T2 |clk_out5_SCS_TT_TEST_clk_wiz_0_0 |                                      SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps12_reg/D|
|                       T4 |clk_out3_SCS_TT_TEST_clk_wiz_0_0 |                                      SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps10_reg/D|
|                       T1 |clk_out5_SCS_TT_TEST_clk_wiz_0_0 |                                      SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps12_reg/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[28]/D|
|                       T2 |clk_out3_SCS_TT_TEST_clk_wiz_0_0 |                                      SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps10_reg/D|
|                       T3 |clk_out3_SCS_TT_TEST_clk_wiz_0_0 |                                       SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps2_reg/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[16]/D|
|                       T2 |clk_out2_SCS_TT_TEST_clk_wiz_0_0 |                                       SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps9_reg/D|
|                       T1 |clk_out2_SCS_TT_TEST_clk_wiz_0_0 |                                       SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps1_reg/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[30]/D|
|                       T3 |clk_out2_SCS_TT_TEST_clk_wiz_0_0 |                                       SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps9_reg/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                             SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[3]/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[26]/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[18]/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[13]/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[31]/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                             SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[1]/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                             SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[2]/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                             SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[7]/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[17]/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                             SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[0]/D|
|                       T4 |clk_out3_SCS_TT_TEST_clk_wiz_0_0 |                                       SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps2_reg/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                               SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/waitftrig_reg/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                             SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[4]/D|
|                       T0 |clk_out2_SCS_TT_TEST_clk_wiz_0_0 |                                         SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps9_reg/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                                  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[20]/R|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                                  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[21]/R|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                                  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[23]/R|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                                  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[19]/R|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[14]/D|
|                       T0 |clk_out2_SCS_TT_TEST_clk_wiz_0_0 |                                         SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps1_reg/D|
|                       T4 |clk_out2_SCS_TT_TEST_clk_wiz_0_0 |                                       SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps9_reg/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[22]/D|
|                       T0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                                  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps0_regps8_reg/D|
|                       T4 |clk_out2_SCS_TT_TEST_clk_wiz_0_0 |                                       SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps1_reg/D|
|                       T3 |clk_out2_SCS_TT_TEST_clk_wiz_0_0 |                                       SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps1_reg/D|
|                       T4 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                                SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps0_regps8_reg/D|
|                       T3 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                                SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps0_regps8_reg/D|
|                       T2 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                                SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps0_regps8_reg/D|
|                       T0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                                     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kt0_reg/D|
|                       T1 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                                SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps0_regps8_reg/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                             SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[5]/D|
|                       T3 |clk_out5_SCS_TT_TEST_clk_wiz_0_0 |                                       SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps4_reg/D|
|                       T2 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                                    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/kch1_reg/D|
|                       T0 |clk_out5_SCS_TT_TEST_clk_wiz_0_0 |                                        SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps12_reg/D|
|                       T4 |clk_out4_SCS_TT_TEST_clk_wiz_0_0 |                                      SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps11_reg/D|
|                       T2 |clk_out5_SCS_TT_TEST_clk_wiz_0_0 |                                       SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps4_reg/D|
|                       T3 |clk_out4_SCS_TT_TEST_clk_wiz_0_0 |                                      SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps11_reg/D|
|                       T2 |clk_out4_SCS_TT_TEST_clk_wiz_0_0 |                                       SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps3_reg/D|
|                       T3 |clk_out3_SCS_TT_TEST_clk_wiz_0_0 |                                      SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps10_reg/D|
|                       T2 |clk_out2_SCS_TT_TEST_clk_wiz_0_0 |                                       SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps1_reg/D|
|                       T0 |clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 |                                        SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps14_reg/D|
|                       T2 |clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 |                                      SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps15_reg/D|
|                       T1 |clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 |                                      SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps14_reg/D|
|                       T4 |clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 |                                      SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps15_reg/D|
|                       T1 |clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 |                                      SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps15_reg/D|
|                       T0 |clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 |                                         SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps6_reg/D|
|                       T0 |clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 |                                         SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps7_reg/D|
|                       T1 |clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 |                                       SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps6_reg/D|
|                       T1 |clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 |                                       SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps5_reg/D|
|                       T2 |clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 |                                      SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps14_reg/D|
|                       T3 |clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 |                                      SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps15_reg/D|
|                       T3 |clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 |                                      SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps14_reg/D|
|                       T4 |clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 |                                      SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps14_reg/D|
|                       T2 |clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 |                                       SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps7_reg/D|
|                       T2 |clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 |                                       SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps6_reg/D|
|                       T4 |clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 |                                       SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps6_reg/D|
|                       T4 |clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 |                                       SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps5_reg/D|
|                       T1 |clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 |                                       SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps7_reg/D|
|                       T0 |clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 |                                        SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps13_reg/D|
|                       T0 |clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 |                                        SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps15_reg/D|
|                       T0 |clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 |                                         SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ps5_reg/D|
|                       T4 |clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 |                                      SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps13_reg/D|
|                       T4 |clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 |                                       SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/ps7_reg/D|
|                       T3 |clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 |                                      SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps13_reg/D|
|                       T3 |clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 |                                       SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps7_reg/D|
|                       T3 |clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 |                                       SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/ps6_reg/D|
|                       T2 |clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 |                                      SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps13_reg/D|
|                       T1 |clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 |                                      SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/ps13_reg/D|
|                       T2 |clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 |                                       SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/ps5_reg/D|
| clk_out1_SCS_TT_TEST_clk_wiz_0_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                                SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL_reg[0]/D|
| clk_out1_SCS_TT_TEST_clk_wiz_0_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                                SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL_reg[0]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
