Classic Timing Analyzer report for Ozy11
Tue Sep 01 16:39:23 2009
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'IFCLK'
  6. tsu
  7. tco
  8. tpd
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                          ; To                                                                                                                                                    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.358 ns                         ; FX2_FD[4]                                                                                                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_datain_reg0 ; --         ; IFCLK    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.658 ns                         ; SLEN                                                                                                          ; FX2_FD[0]                                                                                                                                             ; IFCLK      ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 10.521 ns                        ; FX2_PE3                                                                                                       ; TMS                                                                                                                                                   ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -1.450 ns                        ; FLAGA                                                                                                         ; SLOE~reg0                                                                                                                                             ; --         ; IFCLK    ; 0            ;
; Clock Setup: 'IFCLK'         ; N/A   ; None          ; 89.35 MHz ( period = 11.192 ns ) ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[11] ; state_FX[2]                                                                                                                                           ; IFCLK      ; IFCLK    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                               ;                                                                                                                                                       ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                             ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                              ; Setting            ; From            ; To                        ; Entity Name ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;                 ;                           ;             ;
; Timing Models                                                       ; Final              ;                 ;                           ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                              ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;                 ;                           ;             ;
; Ignore Clock Settings                                               ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements                             ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                                ; Off                ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;                 ;                           ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;                 ;                           ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;                 ;                           ;             ;
; Number of source nodes to report per destination node               ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                               ; 10                 ;                 ;                           ;             ;
; Number of paths to report                                           ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                                        ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                              ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                                          ; Off                ;                 ;                           ;             ;
; Perform Multicorner Analysis                                        ; On                 ;                 ;                           ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;                 ;                           ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;                 ;                           ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;                 ;                           ;             ;
; Cut Timing Path                                                     ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe9|dffe10a  ; dcfifo_60n1 ;
; Cut Timing Path                                                     ; On                 ; rdptr_g         ; ws_dgrp|dffpipe15|dffe16a ; dcfifo_60n1 ;
; Cut Timing Path                                                     ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe5|dffe6a   ; dcfifo_tgk1 ;
; Cut Timing Path                                                     ; On                 ; rdptr_g         ; ws_dgrp|dffpipe8|dffe9a   ; dcfifo_tgk1 ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; IFCLK           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                           ; To                                                                                                                                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 89.35 MHz ( period = 11.192 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[11]                  ; state_FX[2]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.343 ns                ;
; N/A                                     ; 89.53 MHz ( period = 11.170 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[6]                                                  ; Tx_read_clock                                                                                                                                             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.293 ns                ;
; N/A                                     ; 90.03 MHz ( period = 11.108 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[2]                                                  ; Tx_read_clock                                                                                                                                             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.286 ns                ;
; N/A                                     ; 90.60 MHz ( period = 11.038 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[0]                                                  ; Tx_read_clock                                                                                                                                             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.227 ns                ;
; N/A                                     ; 91.07 MHz ( period = 10.980 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[11]                  ; state_FX[0]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.224 ns                ;
; N/A                                     ; 91.17 MHz ( period = 10.968 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[11]                  ; SLOE~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.218 ns                ;
; N/A                                     ; 91.73 MHz ( period = 10.902 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[5]                   ; state_FX[2]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.198 ns                ;
; N/A                                     ; 91.88 MHz ( period = 10.884 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[4]                   ; state_FX[2]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.189 ns                ;
; N/A                                     ; 92.71 MHz ( period = 10.786 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[12]                  ; state_FX[2]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.140 ns                ;
; N/A                                     ; 93.55 MHz ( period = 10.690 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[5]                   ; state_FX[0]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.079 ns                ;
; N/A                                     ; 93.65 MHz ( period = 10.678 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[5]                   ; SLOE~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.073 ns                ;
; N/A                                     ; 93.70 MHz ( period = 10.672 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[4]                   ; state_FX[0]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.070 ns                ;
; N/A                                     ; 93.81 MHz ( period = 10.660 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[0]  ; state_FX[2]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.079 ns                ;
; N/A                                     ; 93.81 MHz ( period = 10.660 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[4]                   ; SLOE~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.064 ns                ;
; N/A                                     ; 94.43 MHz ( period = 10.590 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe9|dffe11a[8]  ; Tx_read_clock                                                                                                                                             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.028 ns                ;
; N/A                                     ; 94.57 MHz ( period = 10.574 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[12]                  ; state_FX[0]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.021 ns                ;
; N/A                                     ; 94.68 MHz ( period = 10.562 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[12]                  ; SLOE~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.015 ns                ;
; N/A                                     ; 95.24 MHz ( period = 10.500 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[8]                                                  ; Tx_read_clock                                                                                                                                             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.983 ns                ;
; N/A                                     ; 95.27 MHz ( period = 10.496 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[4]  ; state_FX[2]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.997 ns                ;
; N/A                                     ; 95.29 MHz ( period = 10.494 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]                   ; state_FX[2]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.994 ns                ;
; N/A                                     ; 95.33 MHz ( period = 10.490 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[2]                   ; state_FX[2]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.992 ns                ;
; N/A                                     ; 95.71 MHz ( period = 10.448 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[0]  ; state_FX[0]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.960 ns                ;
; N/A                                     ; 95.82 MHz ( period = 10.436 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[0]  ; SLOE~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.954 ns                ;
; N/A                                     ; 95.90 MHz ( period = 10.428 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[11]                  ; FIFO_ADR[1]~reg0                                                                                                                                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.972 ns                ;
; N/A                                     ; 96.32 MHz ( period = 10.382 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe9|dffe11a[2]  ; Tx_read_clock                                                                                                                                             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.924 ns                ;
; N/A                                     ; 96.43 MHz ( period = 10.370 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[10]                  ; state_FX[2]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.932 ns                ;
; N/A                                     ; 96.51 MHz ( period = 10.362 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[10]                                                 ; Tx_read_clock                                                                                                                                             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.915 ns                ;
; N/A                                     ; 96.58 MHz ( period = 10.354 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[10]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.958 ns                ;
; N/A                                     ; 96.58 MHz ( period = 10.354 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[11]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.958 ns                ;
; N/A                                     ; 96.60 MHz ( period = 10.352 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[0]                   ; state_FX[2]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.923 ns                ;
; N/A                                     ; 96.66 MHz ( period = 10.346 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[6]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.949 ns                ;
; N/A                                     ; 96.66 MHz ( period = 10.346 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[7]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.949 ns                ;
; N/A                                     ; 97.24 MHz ( period = 10.284 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[4]  ; state_FX[0]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.878 ns                ;
; N/A                                     ; 97.26 MHz ( period = 10.282 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]                   ; state_FX[0]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.875 ns                ;
; N/A                                     ; 97.30 MHz ( period = 10.278 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[2]                   ; state_FX[0]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.873 ns                ;
; N/A                                     ; 97.35 MHz ( period = 10.272 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[4]  ; SLOE~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.872 ns                ;
; N/A                                     ; 97.37 MHz ( period = 10.270 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]                   ; SLOE~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.869 ns                ;
; N/A                                     ; 97.41 MHz ( period = 10.266 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[2]                   ; SLOE~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.867 ns                ;
; N/A                                     ; 97.75 MHz ( period = 10.230 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe9|dffe11a[0]  ; Tx_read_clock                                                                                                                                             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.815 ns                ;
; N/A                                     ; 98.02 MHz ( period = 10.202 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[7]                   ; state_FX[2]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.848 ns                ;
; N/A                                     ; 98.29 MHz ( period = 10.174 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[5]  ; state_FX[2]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.813 ns                ;
; N/A                                     ; 98.44 MHz ( period = 10.158 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[10]                  ; state_FX[0]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.813 ns                ;
; N/A                                     ; 98.54 MHz ( period = 10.148 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[9]                   ; state_FX[2]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.821 ns                ;
; N/A                                     ; 98.56 MHz ( period = 10.146 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[10]                  ; SLOE~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.807 ns                ;
; N/A                                     ; 98.62 MHz ( period = 10.140 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[0]                   ; state_FX[0]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.804 ns                ;
; N/A                                     ; 98.64 MHz ( period = 10.138 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[5]                   ; FIFO_ADR[1]~reg0                                                                                                                                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.827 ns                ;
; N/A                                     ; 98.74 MHz ( period = 10.128 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[0]                   ; SLOE~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.798 ns                ;
; N/A                                     ; 98.81 MHz ( period = 10.120 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[4]                   ; FIFO_ADR[1]~reg0                                                                                                                                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.818 ns                ;
; N/A                                     ; 99.46 MHz ( period = 10.054 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[1]                   ; state_FX[2]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.774 ns                ;
; N/A                                     ; 99.46 MHz ( period = 10.054 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[8]                   ; state_FX[2]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.774 ns                ;
; N/A                                     ; 99.70 MHz ( period = 10.030 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[6]                                                  ; state_FX[3]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.723 ns                ;
; N/A                                     ; 99.78 MHz ( period = 10.022 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[12]                  ; FIFO_ADR[1]~reg0                                                                                                                                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.769 ns                ;
; N/A                                     ; 100.10 MHz ( period = 9.990 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[7]                   ; state_FX[0]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.729 ns                ;
; N/A                                     ; 100.22 MHz ( period = 9.978 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[7]                   ; SLOE~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.723 ns                ;
; N/A                                     ; 100.32 MHz ( period = 9.968 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[2]                                                  ; state_FX[3]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.716 ns                ;
; N/A                                     ; 100.38 MHz ( period = 9.962 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[5]  ; state_FX[0]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.694 ns                ;
; N/A                                     ; 100.50 MHz ( period = 9.950 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[5]  ; SLOE~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.688 ns                ;
; N/A                                     ; 100.60 MHz ( period = 9.940 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[3]  ; state_FX[2]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.717 ns                ;
; N/A                                     ; 100.62 MHz ( period = 9.938 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[10] ; state_FX[2]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.718 ns                ;
; N/A                                     ; 100.64 MHz ( period = 9.936 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[9]                   ; state_FX[0]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.702 ns                ;
; N/A                                     ; 100.77 MHz ( period = 9.924 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[9]                   ; SLOE~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.696 ns                ;
; N/A                                     ; 101.03 MHz ( period = 9.898 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[0]                                                  ; state_FX[3]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.657 ns                ;
; N/A                                     ; 101.05 MHz ( period = 9.896 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[0]  ; FIFO_ADR[1]~reg0                                                                                                                                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.708 ns                ;
; N/A                                     ; 101.46 MHz ( period = 9.856 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[6]                   ; state_FX[2]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.675 ns                ;
; N/A                                     ; 101.61 MHz ( period = 9.842 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[1]                   ; state_FX[0]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.655 ns                ;
; N/A                                     ; 101.61 MHz ( period = 9.842 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[8]                   ; state_FX[0]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.655 ns                ;
; N/A                                     ; 101.69 MHz ( period = 9.834 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|rdptr_g[6]                                                  ; fifo_enable                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.684 ns                ;
; N/A                                     ; 101.73 MHz ( period = 9.830 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe9|dffe11a[3]  ; Tx_read_clock                                                                                                                                             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.623 ns                ;
; N/A                                     ; 101.73 MHz ( period = 9.830 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[1]                   ; SLOE~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.649 ns                ;
; N/A                                     ; 101.73 MHz ( period = 9.830 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[8]                   ; SLOE~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.649 ns                ;
; N/A                                     ; 102.06 MHz ( period = 9.798 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe9|dffe11a[7]  ; Tx_read_clock                                                                                                                                             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.632 ns                ;
; N/A                                     ; 102.33 MHz ( period = 9.772 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|alt_synch_pipe_lv7:rs_dgwp|dffpipe_f09:dffpipe5|dffe7a[8]   ; fifo_enable                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.651 ns                ;
; N/A                                     ; 102.67 MHz ( period = 9.740 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[9]                                                  ; Tx_read_clock                                                                                                                                             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.578 ns                ;
; N/A                                     ; 102.75 MHz ( period = 9.732 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[4]  ; FIFO_ADR[1]~reg0                                                                                                                                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.626 ns                ;
; N/A                                     ; 102.77 MHz ( period = 9.730 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]                   ; FIFO_ADR[1]~reg0                                                                                                                                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.623 ns                ;
; N/A                                     ; 102.80 MHz ( period = 9.728 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[3]  ; state_FX[0]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.598 ns                ;
; N/A                                     ; 102.80 MHz ( period = 9.728 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe9|dffe11a[11] ; Tx_read_clock                                                                                                                                             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.598 ns                ;
; N/A                                     ; 102.82 MHz ( period = 9.726 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[10] ; state_FX[0]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.599 ns                ;
; N/A                                     ; 102.82 MHz ( period = 9.726 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[2]                   ; FIFO_ADR[1]~reg0                                                                                                                                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.621 ns                ;
; N/A                                     ; 102.90 MHz ( period = 9.718 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|rdptr_g[5]                                                  ; fifo_enable                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.624 ns                ;
; N/A                                     ; 102.92 MHz ( period = 9.716 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[3]  ; SLOE~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.592 ns                ;
; N/A                                     ; 102.94 MHz ( period = 9.714 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[10] ; SLOE~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.593 ns                ;
; N/A                                     ; 103.67 MHz ( period = 9.646 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[4]                                                  ; Tx_read_clock                                                                                                                                             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.556 ns                ;
; N/A                                     ; 103.69 MHz ( period = 9.644 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[6]                   ; state_FX[0]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.556 ns                ;
; N/A                                     ; 103.73 MHz ( period = 9.640 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[1]                                                  ; Tx_read_clock                                                                                                                                             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.554 ns                ;
; N/A                                     ; 103.82 MHz ( period = 9.632 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[6]                   ; SLOE~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.550 ns                ;
; N/A                                     ; 104.10 MHz ( period = 9.606 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[10]                  ; FIFO_ADR[1]~reg0                                                                                                                                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.561 ns                ;
; N/A                                     ; 104.12 MHz ( period = 9.604 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|alt_synch_pipe_lv7:rs_dgwp|dffpipe_f09:dffpipe5|dffe7a[3]   ; fifo_enable                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.538 ns                ;
; N/A                                     ; 104.30 MHz ( period = 9.588 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[0]                   ; FIFO_ADR[1]~reg0                                                                                                                                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.552 ns                ;
; N/A                                     ; 104.43 MHz ( period = 9.576 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[0]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.551 ns                ;
; N/A                                     ; 104.43 MHz ( period = 9.576 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[1]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.551 ns                ;
; N/A                                     ; 104.49 MHz ( period = 9.570 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[7]                                                  ; Tx_read_clock                                                                                                                                             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.519 ns                ;
; N/A                                     ; 104.52 MHz ( period = 9.568 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[12]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.539 ns                ;
; N/A                                     ; 104.52 MHz ( period = 9.568 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[13]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.539 ns                ;
; N/A                                     ; 104.60 MHz ( period = 9.560 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[5]                                                  ; Tx_read_clock                                                                                                                                             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.513 ns                ;
; N/A                                     ; 105.55 MHz ( period = 9.474 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|rdptr_g[3]                                                  ; fifo_enable                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.502 ns                ;
; N/A                                     ; 105.57 MHz ( period = 9.472 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|rdptr_g[10]                                                 ; fifo_enable                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.503 ns                ;
; N/A                                     ; 105.82 MHz ( period = 9.450 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe9|dffe11a[8]  ; state_FX[3]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.458 ns                ;
; N/A                                     ; 105.95 MHz ( period = 9.438 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[7]                   ; FIFO_ADR[1]~reg0                                                                                                                                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.477 ns                ;
; N/A                                     ; 106.27 MHz ( period = 9.410 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[5]  ; FIFO_ADR[1]~reg0                                                                                                                                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.442 ns                ;
; N/A                                     ; 106.52 MHz ( period = 9.388 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[6]  ; state_FX[2]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.422 ns                ;
; N/A                                     ; 106.56 MHz ( period = 9.384 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[9]                   ; FIFO_ADR[1]~reg0                                                                                                                                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.450 ns                ;
; N/A                                     ; 106.84 MHz ( period = 9.360 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[8]                                                  ; state_FX[3]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.413 ns                ;
; N/A                                     ; 107.64 MHz ( period = 9.290 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[1]                   ; FIFO_ADR[1]~reg0                                                                                                                                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.403 ns                ;
; N/A                                     ; 107.64 MHz ( period = 9.290 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[8]                   ; FIFO_ADR[1]~reg0                                                                                                                                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.403 ns                ;
; N/A                                     ; 108.20 MHz ( period = 9.242 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe9|dffe11a[2]  ; state_FX[3]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.354 ns                ;
; N/A                                     ; 108.44 MHz ( period = 9.222 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[10]                                                 ; state_FX[3]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.345 ns                ;
; N/A                                     ; 108.60 MHz ( period = 9.208 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[11] ; state_FX[2]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.353 ns                ;
; N/A                                     ; 108.98 MHz ( period = 9.176 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[6]  ; state_FX[0]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.303 ns                ;
; N/A                                     ; 108.98 MHz ( period = 9.176 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[3]  ; FIFO_ADR[1]~reg0                                                                                                                                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.346 ns                ;
; N/A                                     ; 109.00 MHz ( period = 9.174 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[10] ; FIFO_ADR[1]~reg0                                                                                                                                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.347 ns                ;
; N/A                                     ; 109.12 MHz ( period = 9.164 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[6]  ; SLOE~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.297 ns                ;
; N/A                                     ; 109.39 MHz ( period = 9.142 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe9|dffe11a[4]  ; Tx_read_clock                                                                                                                                             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.304 ns                ;
; N/A                                     ; 109.65 MHz ( period = 9.120 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|alt_synch_pipe_lv7:rs_dgwp|dffpipe_f09:dffpipe5|dffe7a[10]  ; fifo_enable                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.296 ns                ;
; N/A                                     ; 109.89 MHz ( period = 9.100 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|alt_synch_pipe_lv7:rs_dgwp|dffpipe_f09:dffpipe5|dffe7a[12]  ; fifo_enable                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.286 ns                ;
; N/A                                     ; 109.99 MHz ( period = 9.092 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.286 ns                ;
; N/A                                     ; 109.99 MHz ( period = 9.092 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[6]                   ; FIFO_ADR[1]~reg0                                                                                                                                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.304 ns                ;
; N/A                                     ; 110.01 MHz ( period = 9.090 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe9|dffe11a[0]  ; state_FX[3]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.245 ns                ;
; N/A                                     ; 110.40 MHz ( period = 9.058 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[7]  ; state_FX[2]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.278 ns                ;
; N/A                                     ; 110.55 MHz ( period = 9.046 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe9|dffe11a[5]  ; Tx_read_clock                                                                                                                                             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.256 ns                ;
; N/A                                     ; 110.60 MHz ( period = 9.042 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~porta_address_reg0  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.322 ns                ;
; N/A                                     ; 110.60 MHz ( period = 9.042 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~porta_address_reg1  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.322 ns                ;
; N/A                                     ; 110.60 MHz ( period = 9.042 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~porta_address_reg2  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.322 ns                ;
; N/A                                     ; 110.60 MHz ( period = 9.042 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~porta_address_reg3  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.322 ns                ;
; N/A                                     ; 110.60 MHz ( period = 9.042 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~porta_address_reg4  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.322 ns                ;
; N/A                                     ; 110.60 MHz ( period = 9.042 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~porta_address_reg5  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.322 ns                ;
; N/A                                     ; 110.60 MHz ( period = 9.042 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~porta_address_reg6  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.322 ns                ;
; N/A                                     ; 110.60 MHz ( period = 9.042 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~porta_address_reg7  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.322 ns                ;
; N/A                                     ; 110.60 MHz ( period = 9.042 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~porta_address_reg8  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.322 ns                ;
; N/A                                     ; 110.60 MHz ( period = 9.042 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~porta_address_reg9  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.322 ns                ;
; N/A                                     ; 110.60 MHz ( period = 9.042 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~porta_address_reg10 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.322 ns                ;
; N/A                                     ; 111.09 MHz ( period = 9.002 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~porta_address_reg0   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.297 ns                ;
; N/A                                     ; 111.09 MHz ( period = 9.002 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~porta_address_reg1   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.297 ns                ;
; N/A                                     ; 111.09 MHz ( period = 9.002 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~porta_address_reg2   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.297 ns                ;
; N/A                                     ; 111.09 MHz ( period = 9.002 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~porta_address_reg3   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.297 ns                ;
; N/A                                     ; 111.09 MHz ( period = 9.002 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~porta_address_reg4   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.297 ns                ;
; N/A                                     ; 111.09 MHz ( period = 9.002 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~porta_address_reg5   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.297 ns                ;
; N/A                                     ; 111.09 MHz ( period = 9.002 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~porta_address_reg6   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.297 ns                ;
; N/A                                     ; 111.09 MHz ( period = 9.002 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~porta_address_reg7   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.297 ns                ;
; N/A                                     ; 111.09 MHz ( period = 9.002 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~porta_address_reg8   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.297 ns                ;
; N/A                                     ; 111.09 MHz ( period = 9.002 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~porta_address_reg9   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.297 ns                ;
; N/A                                     ; 111.09 MHz ( period = 9.002 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~porta_address_reg10  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.297 ns                ;
; N/A                                     ; 111.16 MHz ( period = 8.996 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[11] ; state_FX[0]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.234 ns                ;
; N/A                                     ; 111.31 MHz ( period = 8.984 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.180 ns                ;
; N/A                                     ; 111.31 MHz ( period = 8.984 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[11] ; SLOE~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.228 ns                ;
; N/A                                     ; 111.53 MHz ( period = 8.966 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.181 ns                ;
; N/A                                     ; 111.81 MHz ( period = 8.944 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.179 ns                ;
; N/A                                     ; 112.03 MHz ( period = 8.926 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[8]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.241 ns                ;
; N/A                                     ; 112.03 MHz ( period = 8.926 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[9]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.241 ns                ;
; N/A                                     ; 112.11 MHz ( period = 8.920 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.200 ns                ;
; N/A                                     ; 112.18 MHz ( period = 8.914 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.191 ns                ;
; N/A                                     ; 112.23 MHz ( period = 8.910 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.191 ns                ;
; N/A                                     ; 112.28 MHz ( period = 8.906 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|rdptr_g[12]                                                 ; fifo_enable                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.189 ns                ;
; N/A                                     ; 112.28 MHz ( period = 8.906 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.146 ns                ;
; N/A                                     ; 112.31 MHz ( period = 8.904 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                            ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.196 ns                ;
; N/A                                     ; 112.38 MHz ( period = 8.898 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[3]                                                  ; Tx_read_clock                                                                                                                                             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.157 ns                ;
; N/A                                     ; 112.61 MHz ( period = 8.880 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[14]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.213 ns                ;
; N/A                                     ; 112.61 MHz ( period = 8.880 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[15]                           ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.213 ns                ;
; N/A                                     ; 112.82 MHz ( period = 8.864 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.144 ns                ;
; N/A                                     ; 112.84 MHz ( period = 8.862 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.126 ns                ;
; N/A                                     ; 112.87 MHz ( period = 8.860 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.169 ns                ;
; N/A                                     ; 112.94 MHz ( period = 8.854 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.153 ns                ;
; N/A                                     ; 113.02 MHz ( period = 8.848 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.147 ns                ;
; N/A                                     ; 113.05 MHz ( period = 8.846 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[7]  ; state_FX[0]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.159 ns                ;
; N/A                                     ; 113.20 MHz ( period = 8.834 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[7]  ; SLOE~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.153 ns                ;
; N/A                                     ; 113.25 MHz ( period = 8.830 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|rdptr_g[8]                                                  ; fifo_enable                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.180 ns                ;
; N/A                                     ; 113.48 MHz ( period = 8.812 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.137 ns                ;
; N/A                                     ; 113.53 MHz ( period = 8.808 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.145 ns                ;
; N/A                                     ; 113.69 MHz ( period = 8.796 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[11]                                                 ; Tx_read_clock                                                                                                                                             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.132 ns                ;
; N/A                                     ; 114.00 MHz ( period = 8.772 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|rdptr_g[2]                                                  ; fifo_enable                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.153 ns                ;
; N/A                                     ; 114.31 MHz ( period = 8.748 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                                             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.114 ns                ;
; N/A                                     ; 115.07 MHz ( period = 8.690 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe9|dffe11a[3]  ; state_FX[3]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.053 ns                ;
; N/A                                     ; 115.50 MHz ( period = 8.658 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe9|dffe11a[7]  ; state_FX[3]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.062 ns                ;
; N/A                                     ; 115.58 MHz ( period = 8.652 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|rdptr_g[7]                                                  ; fifo_enable                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.093 ns                ;
; N/A                                     ; 115.82 MHz ( period = 8.634 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|rdptr_g[11]                                                 ; fifo_enable                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.073 ns                ;
; N/A                                     ; 115.85 MHz ( period = 8.632 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|rdptr_g[9]                                                  ; fifo_enable                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.081 ns                ;
; N/A                                     ; 115.96 MHz ( period = 8.624 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|alt_synch_pipe_mv7:ws_dgrp|dffpipe_g09:dffpipe8|dffe10a[6]  ; FIFO_ADR[1]~reg0                                                                                                                                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.051 ns                ;
; N/A                                     ; 116.28 MHz ( period = 8.600 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|rdptr_g[9]                                                  ; state_FX[3]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.008 ns                ;
; N/A                                     ; 116.44 MHz ( period = 8.588 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe9|dffe11a[11] ; state_FX[3]                                                                                                                                               ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.028 ns                ;
; N/A                                     ; 116.60 MHz ( period = 8.576 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                                             ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.028 ns                ;
; N/A                                     ; 117.01 MHz ( period = 8.546 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~porta_address_reg0   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.071 ns                ;
; N/A                                     ; 117.01 MHz ( period = 8.546 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~porta_address_reg1   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.071 ns                ;
; N/A                                     ; 117.01 MHz ( period = 8.546 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~porta_address_reg2   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.071 ns                ;
; N/A                                     ; 117.01 MHz ( period = 8.546 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~porta_address_reg3   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.071 ns                ;
; N/A                                     ; 117.01 MHz ( period = 8.546 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~porta_address_reg4   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.071 ns                ;
; N/A                                     ; 117.01 MHz ( period = 8.546 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~porta_address_reg5   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.071 ns                ;
; N/A                                     ; 117.01 MHz ( period = 8.546 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~porta_address_reg6   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.071 ns                ;
; N/A                                     ; 117.01 MHz ( period = 8.546 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~porta_address_reg7   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.071 ns                ;
; N/A                                     ; 117.01 MHz ( period = 8.546 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~porta_address_reg8   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.071 ns                ;
; N/A                                     ; 117.01 MHz ( period = 8.546 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~porta_address_reg9   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.071 ns                ;
; N/A                                     ; 117.01 MHz ( period = 8.546 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~porta_address_reg10  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.071 ns                ;
; N/A                                     ; 117.56 MHz ( period = 8.506 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~porta_address_reg1  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.046 ns                ;
; N/A                                     ; 117.56 MHz ( period = 8.506 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~porta_address_reg2  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.046 ns                ;
; N/A                                     ; 117.56 MHz ( period = 8.506 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~porta_address_reg3  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.046 ns                ;
; N/A                                     ; 117.56 MHz ( period = 8.506 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~porta_address_reg4  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.046 ns                ;
; N/A                                     ; 117.56 MHz ( period = 8.506 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~porta_address_reg5  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.046 ns                ;
; N/A                                     ; 117.56 MHz ( period = 8.506 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~porta_address_reg6  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.046 ns                ;
; N/A                                     ; 117.56 MHz ( period = 8.506 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~porta_address_reg7  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.046 ns                ;
; N/A                                     ; 117.56 MHz ( period = 8.506 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~porta_address_reg8  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.046 ns                ;
; N/A                                     ; 117.56 MHz ( period = 8.506 ns )                    ; Tx_read_clock                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~porta_address_reg9  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.046 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                ;                                                                                                                                                           ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                ;
+-------+--------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                                                                                                                     ; To Clock ;
+-------+--------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 5.358 ns   ; FX2_FD[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_datain_reg0  ; IFCLK    ;
; N/A   ; None         ; 5.230 ns   ; FLAGC      ; Tx_read_clock                                                                                                                                          ; IFCLK    ;
; N/A   ; None         ; 5.111 ns   ; FX2_FD[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_datain_reg0  ; IFCLK    ;
; N/A   ; None         ; 4.983 ns   ; FX2_FD[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_datain_reg0  ; IFCLK    ;
; N/A   ; None         ; 4.962 ns   ; FX2_FD[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_datain_reg0  ; IFCLK    ;
; N/A   ; None         ; 4.959 ns   ; FX2_FD[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_datain_reg0  ; IFCLK    ;
; N/A   ; None         ; 4.927 ns   ; FX2_FD[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_datain_reg0  ; IFCLK    ;
; N/A   ; None         ; 4.800 ns   ; FX2_FD[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_datain_reg0  ; IFCLK    ;
; N/A   ; None         ; 4.751 ns   ; FX2_FD[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_datain_reg0 ; IFCLK    ;
; N/A   ; None         ; 4.706 ns   ; FX2_FD[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_datain_reg0  ; IFCLK    ;
; N/A   ; None         ; 4.686 ns   ; FX2_FD[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_datain_reg0  ; IFCLK    ;
; N/A   ; None         ; 4.683 ns   ; FX2_FD[13] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_datain_reg0 ; IFCLK    ;
; N/A   ; None         ; 4.672 ns   ; FX2_FD[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_datain_reg0 ; IFCLK    ;
; N/A   ; None         ; 4.664 ns   ; FX2_FD[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_datain_reg0  ; IFCLK    ;
; N/A   ; None         ; 4.659 ns   ; FLAGC      ; state_FX[3]                                                                                                                                            ; IFCLK    ;
; N/A   ; None         ; 4.628 ns   ; FX2_FD[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_datain_reg0 ; IFCLK    ;
; N/A   ; None         ; 4.627 ns   ; FX2_FD[15] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_datain_reg0 ; IFCLK    ;
; N/A   ; None         ; 4.626 ns   ; FX2_FD[14] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_datain_reg0 ; IFCLK    ;
; N/A   ; None         ; 1.934 ns   ; FLAGA      ; FIFO_ADR[1]~reg0                                                                                                                                       ; IFCLK    ;
; N/A   ; None         ; 1.828 ns   ; FLAGA      ; state_FX[2]                                                                                                                                            ; IFCLK    ;
; N/A   ; None         ; 1.722 ns   ; FLAGA      ; state_FX[0]                                                                                                                                            ; IFCLK    ;
; N/A   ; None         ; 1.716 ns   ; FLAGA      ; SLOE~reg0                                                                                                                                              ; IFCLK    ;
+-------+--------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                            ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                            ; To          ; From Clock ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; N/A   ; None         ; 9.658 ns   ; SLEN                                                                                                                            ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 9.658 ns   ; SLEN                                                                                                                            ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 9.638 ns   ; SLEN                                                                                                                            ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 9.272 ns   ; SLEN                                                                                                                            ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 9.269 ns   ; SLEN                                                                                                                            ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 9.262 ns   ; SLEN                                                                                                                            ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 8.909 ns   ; SLEN                                                                                                                            ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 8.889 ns   ; SLEN                                                                                                                            ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 8.834 ns   ; SLEN                                                                                                                            ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 8.803 ns   ; SLOE~reg0                                                                                                                       ; SLOE        ; IFCLK      ;
; N/A   ; None         ; 8.571 ns   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[6]  ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 8.565 ns   ; SLWR~reg0                                                                                                                       ; SLWR        ; IFCLK      ;
; N/A   ; None         ; 8.443 ns   ; SLEN                                                                                                                            ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 8.430 ns   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[8]  ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 8.392 ns   ; SLEN                                                                                                                            ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 8.385 ns   ; SLRD~reg0                                                                                                                       ; SLRD        ; IFCLK      ;
; N/A   ; None         ; 8.344 ns   ; SLEN                                                                                                                            ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 8.307 ns   ; SLEN                                                                                                                            ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 8.300 ns   ; SLEN                                                                                                                            ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 8.297 ns   ; SLEN                                                                                                                            ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 8.297 ns   ; SLEN                                                                                                                            ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 8.249 ns   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[12] ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 8.234 ns   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[13] ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 8.227 ns   ; FIFO_ADR[1]~reg0                                                                                                                ; FIFO_ADR[1] ; IFCLK      ;
; N/A   ; None         ; 8.216 ns   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[1]  ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 8.080 ns   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[4]  ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 7.883 ns   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[10] ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 7.865 ns   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[9]  ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 7.853 ns   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[7]  ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 7.849 ns   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[0]  ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 7.813 ns   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[11] ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 7.799 ns   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[15] ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 7.709 ns   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[3]  ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 7.702 ns   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[14] ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 7.697 ns   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[5]  ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 7.661 ns   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[2]  ; FX2_FD[2]   ; IFCLK      ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+------------+


+--------------------------------------------------------------------+
; tpd                                                                ;
+-------+-------------------+-----------------+---------+------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To         ;
+-------+-------------------+-----------------+---------+------------+
; N/A   ; None              ; 10.521 ns       ; FX2_PE3 ; TMS        ;
; N/A   ; None              ; 9.345 ns        ; FX2_PE2 ; TCK        ;
; N/A   ; None              ; 5.188 ns        ; FX2_PE0 ; TDO        ;
; N/A   ; None              ; 5.185 ns        ; SDOBACK ; FX2_PE1    ;
; N/A   ; None              ; 5.179 ns        ; FLAGA   ; DEBUG_LED0 ;
+-------+-------------------+-----------------+---------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                       ;
+---------------+-------------+-----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                                                                                                                     ; To Clock ;
+---------------+-------------+-----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -1.450 ns ; FLAGA      ; SLOE~reg0                                                                                                                                              ; IFCLK    ;
; N/A           ; None        ; -1.456 ns ; FLAGA      ; state_FX[0]                                                                                                                                            ; IFCLK    ;
; N/A           ; None        ; -1.562 ns ; FLAGA      ; state_FX[2]                                                                                                                                            ; IFCLK    ;
; N/A           ; None        ; -1.668 ns ; FLAGA      ; FIFO_ADR[1]~reg0                                                                                                                                       ; IFCLK    ;
; N/A           ; None        ; -4.313 ns ; FX2_FD[14] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_datain_reg0 ; IFCLK    ;
; N/A           ; None        ; -4.314 ns ; FX2_FD[15] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_datain_reg0 ; IFCLK    ;
; N/A           ; None        ; -4.315 ns ; FX2_FD[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_datain_reg0 ; IFCLK    ;
; N/A           ; None        ; -4.351 ns ; FX2_FD[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_datain_reg0  ; IFCLK    ;
; N/A           ; None        ; -4.359 ns ; FX2_FD[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_datain_reg0 ; IFCLK    ;
; N/A           ; None        ; -4.370 ns ; FX2_FD[13] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_datain_reg0 ; IFCLK    ;
; N/A           ; None        ; -4.373 ns ; FX2_FD[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_datain_reg0  ; IFCLK    ;
; N/A           ; None        ; -4.393 ns ; FX2_FD[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_datain_reg0  ; IFCLK    ;
; N/A           ; None        ; -4.393 ns ; FLAGC      ; state_FX[3]                                                                                                                                            ; IFCLK    ;
; N/A           ; None        ; -4.438 ns ; FX2_FD[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_datain_reg0 ; IFCLK    ;
; N/A           ; None        ; -4.487 ns ; FX2_FD[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_datain_reg0  ; IFCLK    ;
; N/A           ; None        ; -4.614 ns ; FX2_FD[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_datain_reg0  ; IFCLK    ;
; N/A           ; None        ; -4.646 ns ; FX2_FD[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_datain_reg0  ; IFCLK    ;
; N/A           ; None        ; -4.649 ns ; FX2_FD[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_datain_reg0  ; IFCLK    ;
; N/A           ; None        ; -4.670 ns ; FX2_FD[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_datain_reg0  ; IFCLK    ;
; N/A           ; None        ; -4.798 ns ; FX2_FD[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_datain_reg0  ; IFCLK    ;
; N/A           ; None        ; -4.964 ns ; FLAGC      ; Tx_read_clock                                                                                                                                          ; IFCLK    ;
; N/A           ; None        ; -5.045 ns ; FX2_FD[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_datain_reg0  ; IFCLK    ;
+---------------+-------------+-----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Sep 01 16:39:22 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy11 -c Ozy11 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "IFCLK" is an undefined clock
Info: Clock "IFCLK" has Internal fmax of 89.35 MHz between source register "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[11]" and destination register "state_FX[2]" (period= 11.192 ns)
    Info: + Longest register to register delay is 5.343 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y10_N29; Fanout = 4; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[11]'
        Info: 2: + IC(0.759 ns) + CELL(0.624 ns) = 1.383 ns; Loc. = LCCOMB_X18_Y10_N14; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:wrfull_eq_comp|result_wire[0]~5'
        Info: 3: + IC(0.359 ns) + CELL(0.624 ns) = 2.366 ns; Loc. = LCCOMB_X18_Y10_N2; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:wrfull_eq_comp|result_wire[0]~6'
        Info: 4: + IC(0.379 ns) + CELL(0.624 ns) = 3.369 ns; Loc. = LCCOMB_X18_Y10_N28; Fanout = 246; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|cmpr_836:wrfull_eq_comp|result_wire[0]'
        Info: 5: + IC(0.386 ns) + CELL(0.206 ns) = 3.961 ns; Loc. = LCCOMB_X18_Y10_N22; Fanout = 3; COMB Node = 'always0~0'
        Info: 6: + IC(1.068 ns) + CELL(0.206 ns) = 5.235 ns; Loc. = LCCOMB_X22_Y10_N20; Fanout = 1; COMB Node = 'Mux1~3'
        Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 5.343 ns; Loc. = LCFF_X22_Y10_N21; Fanout = 16; REG Node = 'state_FX[2]'
        Info: Total cell delay = 2.392 ns ( 44.77 % )
        Info: Total interconnect delay = 2.951 ns ( 55.23 % )
    Info: - Smallest clock skew is 0.011 ns
        Info: + Shortest clock path from clock "IFCLK" to destination register is 2.813 ns
            Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'IFCLK'
            Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 904; COMB Node = 'IFCLK~clkctrl'
            Info: 3: + IC(0.868 ns) + CELL(0.666 ns) = 2.813 ns; Loc. = LCFF_X22_Y10_N21; Fanout = 16; REG Node = 'state_FX[2]'
            Info: Total cell delay = 1.806 ns ( 64.20 % )
            Info: Total interconnect delay = 1.007 ns ( 35.80 % )
        Info: - Longest clock path from clock "IFCLK" to source register is 2.802 ns
            Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'IFCLK'
            Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 904; COMB Node = 'IFCLK~clkctrl'
            Info: 3: + IC(0.857 ns) + CELL(0.666 ns) = 2.802 ns; Loc. = LCFF_X19_Y10_N29; Fanout = 4; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[11]'
            Info: Total cell delay = 1.806 ns ( 64.45 % )
            Info: Total interconnect delay = 0.996 ns ( 35.55 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for memory "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_datain_reg0" (data pin = "FX2_FD[4]", clock pin = "IFCLK") is 5.358 ns
    Info: + Longest pin to memory delay is 8.293 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_139; Fanout = 1; PIN Node = 'FX2_FD[4]'
        Info: 2: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = IOC_X34_Y12_N2; Fanout = 1; COMB Node = 'FX2_FD[4]~27'
        Info: 3: + IC(7.198 ns) + CELL(0.130 ns) = 8.293 ns; Loc. = M4K_X27_Y5; Fanout = 1; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_datain_reg0'
        Info: Total cell delay = 1.095 ns ( 13.20 % )
        Info: Total interconnect delay = 7.198 ns ( 86.80 % )
    Info: + Micro setup delay of destination is 0.046 ns
    Info: - Shortest clock path from clock "IFCLK" to destination memory is 2.981 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'IFCLK'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 904; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.844 ns) + CELL(0.858 ns) = 2.981 ns; Loc. = M4K_X27_Y5; Fanout = 1; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_tgk1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_datain_reg0'
        Info: Total cell delay = 1.998 ns ( 67.02 % )
        Info: Total interconnect delay = 0.983 ns ( 32.98 % )
Info: tco from clock "IFCLK" to destination pin "FX2_FD[7]" through register "SLEN" is 9.658 ns
    Info: + Longest clock path from clock "IFCLK" to source register is 2.813 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'IFCLK'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 904; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.868 ns) + CELL(0.666 ns) = 2.813 ns; Loc. = LCFF_X22_Y10_N3; Fanout = 17; REG Node = 'SLEN'
        Info: Total cell delay = 1.806 ns ( 64.20 % )
        Info: Total interconnect delay = 1.007 ns ( 35.80 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 6.541 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y10_N3; Fanout = 17; REG Node = 'SLEN'
        Info: 2: + IC(3.183 ns) + CELL(3.358 ns) = 6.541 ns; Loc. = PIN_193; Fanout = 0; PIN Node = 'FX2_FD[7]'
        Info: Total cell delay = 3.358 ns ( 51.34 % )
        Info: Total interconnect delay = 3.183 ns ( 48.66 % )
Info: Longest tpd from source pin "FX2_PE3" to destination pin "TMS" is 10.521 ns
    Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_81; Fanout = 1; PIN Node = 'FX2_PE3'
    Info: 2: + IC(6.271 ns) + CELL(3.276 ns) = 10.521 ns; Loc. = PIN_80; Fanout = 0; PIN Node = 'TMS'
    Info: Total cell delay = 4.250 ns ( 40.40 % )
    Info: Total interconnect delay = 6.271 ns ( 59.60 % )
Info: th for register "SLOE~reg0" (data pin = "FLAGA", clock pin = "IFCLK") is -1.450 ns
    Info: + Longest clock path from clock "IFCLK" to destination register is 2.800 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'IFCLK'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 904; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.855 ns) + CELL(0.666 ns) = 2.800 ns; Loc. = LCFF_X18_Y10_N9; Fanout = 2; REG Node = 'SLOE~reg0'
        Info: Total cell delay = 1.806 ns ( 64.50 % )
        Info: Total interconnect delay = 0.994 ns ( 35.50 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 4.556 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 3; PIN Node = 'FLAGA'
        Info: 2: + IC(1.580 ns) + CELL(0.589 ns) = 3.299 ns; Loc. = LCCOMB_X18_Y10_N22; Fanout = 3; COMB Node = 'always0~0'
        Info: 3: + IC(0.384 ns) + CELL(0.206 ns) = 3.889 ns; Loc. = LCCOMB_X18_Y10_N0; Fanout = 1; COMB Node = 'SLOE~1'
        Info: 4: + IC(0.353 ns) + CELL(0.206 ns) = 4.448 ns; Loc. = LCCOMB_X18_Y10_N8; Fanout = 1; COMB Node = 'SLOE~2'
        Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 4.556 ns; Loc. = LCFF_X18_Y10_N9; Fanout = 2; REG Node = 'SLOE~reg0'
        Info: Total cell delay = 2.239 ns ( 49.14 % )
        Info: Total interconnect delay = 2.317 ns ( 50.86 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 137 megabytes
    Info: Processing ended: Tue Sep 01 16:39:24 2009
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


