

================================================================
== Vivado HLS Report for 'conv_layer'
================================================================
* Date:           Sun Jun  6 19:27:11 2021

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        resnet50_0
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+--------+-------+--------+---------+
    |     Latency    |    Interval    | Pipeline|
    |  min  |   max  |  min  |   max  |   Type  |
    +-------+--------+-------+--------+---------+
    |  12814|  937202|  12814|  937202|   none  |
    +-------+--------+-------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+------+--------+------+--------+---------+
        |                                   |                        |    Latency    |    Interval   | Pipeline|
        |              Instance             |         Module         |  min |   max  |  min |   max  |   Type  |
        +-----------------------------------+------------------------+------+--------+------+--------+---------+
        |grp_dataflow_parent_loop_1_fu_108  |dataflow_parent_loop_1  |  6470|  911946|  6470|  911946|   none  |
        |grp_store_output_1_fu_125          |store_output_1          |  6287|   25103|  6287|   25103|   none  |
        |grp_load_bias_scale_fu_140         |load_bias_scale         |    52|     148|    52|     148|   none  |
        +-----------------------------------+------------------------+------+--------+------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      0|        0|     103|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        0|   1189|   109881|  167627|    -|
|Memory           |     1126|      -|     3072|       0|   29|
|Multiplexer      |        -|      -|        -|     401|    -|
|Register         |        -|      -|       71|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |     1126|   1189|   113024|  168131|   29|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |       57|     60|       10|      32|   22|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------+---------+-------+-------+--------+-----+
    |              Instance             |         Module         | BRAM_18K| DSP48E|   FF  |   LUT  | URAM|
    +-----------------------------------+------------------------+---------+-------+-------+--------+-----+
    |grp_dataflow_parent_loop_1_fu_108  |dataflow_parent_loop_1  |        0|   1026|  63392|  107716|    0|
    |grp_load_bias_scale_fu_140         |load_bias_scale         |        0|      0|   4205|     389|    0|
    |grp_store_output_1_fu_125          |store_output_1          |        0|    163|  42284|   59522|    0|
    +-----------------------------------+------------------------+---------+-------+-------+--------+-----+
    |Total                              |                        |        0|   1189| 109881|  167627|    0|
    +-----------------------------------+------------------------+---------+-------+-------+--------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------+---------------------+---------+------+----+-----+-------+------+------+-------------+
    |   Memory   |        Module       | BRAM_18K|  FF  | LUT| URAM| Words | Bits | Banks| W*Bits*Banks|
    +------------+---------------------+---------+------+----+-----+-------+------+------+-------------+
    |bias_U      |conv_layer_bias      |        0|     0|   0|   29|      4|  2048|     1|         8192|
    |outbuf_V_U  |conv_layer_outbuf_V  |     1069|  3072|   0|    0|  12544|  1536|     1|     19267584|
    |scale_U     |conv_layer_scale     |       57|     0|   0|    0|      4|  2048|     1|         8192|
    +------------+---------------------+---------+------+----+-----+-------+------+------+-------------+
    |Total       |                     |     1126|  3072|   0|   29|  12552|  5632|     3|     19283968|
    +------------+---------------------+---------+------+----+-----+-------+------+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------------------+----------+-------+---+----+------------+------------+
    |                    Variable Name                   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln189_1_fu_178_p2                               |     *    |      0|  0|  50|           4|           9|
    |mul_ln189_2_fu_192_p2                               |     *    |      0|  0|   5|           4|          13|
    |mul_ln189_fu_164_p2                                 |     *    |      0|  0|  17|           4|           5|
    |add_ln189_fu_210_p2                                 |     +    |      0|  0|  27|          20|          20|
    |ap_sync_grp_dataflow_parent_loop_1_fu_108_ap_done   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_dataflow_parent_loop_1_fu_108_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +----------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                               |          |      0|  0| 103|          34|          49|
    +----------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+------+-----------+
    |         Name         | LUT| Input Size| Bits | Total Bits|
    +----------------------+----+-----------+------+-----------+
    |ap_NS_fsm             |  38|          7|     1|          7|
    |bias_address0         |  15|          3|     2|          6|
    |bias_ce0              |  15|          3|     1|          3|
    |bias_we0              |   9|          2|     1|          2|
    |m_axi_ddr_V_ARADDR    |  15|          3|    32|         96|
    |m_axi_ddr_V_ARBURST   |  15|          3|     2|          6|
    |m_axi_ddr_V_ARCACHE   |  15|          3|     4|         12|
    |m_axi_ddr_V_ARID      |  15|          3|     1|          3|
    |m_axi_ddr_V_ARLEN     |  15|          3|    32|         96|
    |m_axi_ddr_V_ARLOCK    |  15|          3|     2|          6|
    |m_axi_ddr_V_ARPROT    |  15|          3|     3|          9|
    |m_axi_ddr_V_ARQOS     |  15|          3|     4|         12|
    |m_axi_ddr_V_ARREGION  |  15|          3|     4|         12|
    |m_axi_ddr_V_ARSIZE    |  15|          3|     3|          9|
    |m_axi_ddr_V_ARUSER    |  15|          3|     1|          3|
    |m_axi_ddr_V_ARVALID   |  15|          3|     1|          3|
    |m_axi_ddr_V_RREADY    |  15|          3|     1|          3|
    |outbuf_V_address0     |  15|          3|    14|         42|
    |outbuf_V_address1     |  15|          3|    14|         42|
    |outbuf_V_ce0          |  15|          3|     1|          3|
    |outbuf_V_ce1          |  15|          3|     1|          3|
    |outbuf_V_d1           |  15|          3|  1536|       4608|
    |outbuf_V_we1          |  15|          3|     1|          3|
    |scale_address0        |  15|          3|     2|          6|
    |scale_ce0             |  15|          3|     1|          3|
    |scale_we0             |   9|          2|     1|          2|
    +----------------------+----+-----------+------+-----------+
    |Total                 | 401|         80|  1666|       5000|
    +----------------------+----+-----------+------+-----------+

    * Register: 
    +--------------------------------------------------------+----+----+-----+-----------+
    |                          Name                          | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                               |   6|   0|    6|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_1_fu_108_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_1_fu_108_ap_ready  |   1|   0|    1|          0|
    |empty_76_reg_261                                        |  18|   0|   18|          0|
    |empty_77_reg_266                                        |   4|   0|    4|          0|
    |empty_78_reg_271                                        |   2|   0|    2|          0|
    |empty_reg_254                                           |   3|   0|    3|          0|
    |grp_dataflow_parent_loop_1_fu_108_ap_start_reg          |   1|   0|    1|          0|
    |grp_load_bias_scale_fu_140_ap_start_reg                 |   1|   0|    1|          0|
    |grp_store_output_1_fu_125_ap_start_reg                  |   1|   0|    1|          0|
    |lshr_ln_reg_249                                         |  16|   0|   16|          0|
    |mul_ln189_2_reg_244                                     |  17|   0|   17|          0|
    +--------------------------------------------------------+----+----+-----+-----------+
    |Total                                                   |  71|   0|   71|          0|
    +--------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |  conv_layer  | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |  conv_layer  | return value |
|ap_start              |  in |    1| ap_ctrl_hs |  conv_layer  | return value |
|ap_done               | out |    1| ap_ctrl_hs |  conv_layer  | return value |
|ap_idle               | out |    1| ap_ctrl_hs |  conv_layer  | return value |
|ap_ready              | out |    1| ap_ctrl_hs |  conv_layer  | return value |
|input_V_address0      | out |   15|  ap_memory |    input_V   |     array    |
|input_V_ce0           | out |    1|  ap_memory |    input_V   |     array    |
|input_V_q0            |  in |  288|  ap_memory |    input_V   |     array    |
|output_V_address1     | out |   15|  ap_memory |   output_V   |     array    |
|output_V_ce1          | out |    1|  ap_memory |   output_V   |     array    |
|output_V_we1          | out |    1|  ap_memory |   output_V   |     array    |
|output_V_d1           | out |  288|  ap_memory |   output_V   |     array    |
|m_axi_ddr_V_AWVALID   | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWREADY   |  in |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWADDR    | out |   32|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWID      | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWLEN     | out |   32|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWSIZE    | out |    3|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWBURST   | out |    2|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWLOCK    | out |    2|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWCACHE   | out |    4|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWPROT    | out |    3|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWQOS     | out |    4|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWREGION  | out |    4|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWUSER    | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_WVALID    | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_WREADY    |  in |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_WDATA     | out |  128|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_WSTRB     | out |   16|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_WLAST     | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_WID       | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_WUSER     | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARVALID   | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARREADY   |  in |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARADDR    | out |   32|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARID      | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARLEN     | out |   32|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARSIZE    | out |    3|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARBURST   | out |    2|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARLOCK    | out |    2|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARCACHE   | out |    4|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARPROT    | out |    3|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARQOS     | out |    4|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARREGION  | out |    4|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARUSER    | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_RVALID    |  in |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_RREADY    | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_RDATA     |  in |  128|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_RLAST     |  in |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_RID       |  in |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_RUSER     |  in |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_RRESP     |  in |    2|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_BVALID    |  in |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_BREADY    | out |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_BRESP     |  in |    2|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_BID       |  in |    1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_BUSER     |  in |    1|    m_axi   |     ddr_V    |    pointer   |
|TO_r                  |  in |    4|   ap_none  |     TO_r     |    scalar    |
|TI                    |  in |    5|   ap_none  |      TI      |    scalar    |
|K                     |  in |    4|   ap_none  |       K      |    scalar    |
|P                     |  in |    1|   ap_none  |       P      |    scalar    |
|OFFSET                |  in |   19|   ap_none  |    OFFSET    |    scalar    |
+----------------------+-----+-----+------------+--------------+--------------+

