git clone --depth 1 --no-tags https://github.com/Esenju/Counter-basic-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552398401
git clone --depth 1 --no-tags https://github.com/lillian039/RISCV-CPU-2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552366333
git clone --depth 1 --no-tags https://github.com/calebemicael/desafio-cass-roadshow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551392112
git clone --depth 1 --no-tags https://github.com/CameronSettles/Multicycle-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551062263
git clone --depth 1 --no-tags https://github.com/bchyes/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555755602
git clone --depth 1 --no-tags https://github.com/DongbeomSon/dld_assigns.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550907861
git clone --depth 1 --no-tags https://github.com/kyw6416/FPGA_SRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552785808
git clone --depth 1 --no-tags https://github.com/Mkeshishian/3650Project0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553344096
git clone --depth 1 --no-tags https://github.com/abhirathsujith/Mux-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554362271
git clone --depth 1 --no-tags https://github.com/leb1973/FND_calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555963196
git clone --depth 1 --no-tags https://github.com/rlee56800/CS3650_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551139651
git clone --depth 1 --no-tags https://github.com/clracho/FPGA-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550476246
git clone --depth 1 --no-tags https://github.com/emanazakria/RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550419940
git clone --depth 1 --no-tags https://github.com/whoni159789/4bit_Full_Adder_Substractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554889321
git clone --depth 1 --no-tags https://github.com/zainawin/AA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547020012
git clone --depth 1 --no-tags https://github.com/cheng0719/FPGA-final-project_-basketball-arcade.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546546635
git clone --depth 1 --no-tags https://github.com/wpi-ece574-f22/ho-arithmetic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545781914
git clone --depth 1 --no-tags https://github.com/HellinSun/Design-Verification-Practical.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554176920
git clone --depth 1 --no-tags https://github.com/JP2821/Projeto_IHS_Entrega.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554158137
git clone --depth 1 --no-tags https://github.com/Greenking1014/VSLI_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553890747
git clone --depth 1 --no-tags https://github.com/Kang9609/MicroBlaze_TickGenerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554696217
git clone --depth 1 --no-tags https://github.com/pruthvisa78/handwritten-digits-inference-engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553408160
git clone --depth 1 --no-tags https://github.com/tabrown3/snes-rom-reader.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553196514
git clone --depth 1 --no-tags https://github.com/gcourchinoux/fpga_.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552904868
git clone --depth 1 --no-tags https://github.com/harshk-99/single-cycle-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552715579
git clone --depth 1 --no-tags https://github.com/jefersonseverino/projeto_ihs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553762854
git clone --depth 1 --no-tags https://github.com/PrinceG10/Scrambler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554094012
git clone --depth 1 --no-tags https://github.com/noemiabril/zx128_MiSTer-Arrow_SoCKit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554955301
git clone --depth 1 --no-tags https://github.com/rad68/fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555457741
git clone --depth 1 --no-tags https://github.com/Prabhatatha/Final_Year_Project_MIPS_PROCESSOR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552049444
git clone --depth 1 --no-tags https://github.com/caokaiming/Logic-Design-final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545795392
git clone --depth 1 --no-tags https://github.com/parnianf/Restoring-Divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546038457
git clone --depth 1 --no-tags https://github.com/M4D-A/Salsa20.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546164743
git clone --depth 1 --no-tags https://github.com/whoni159789/FSM_LightStand.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551152065
git clone --depth 1 --no-tags https://github.com/bengs17/EC-311-LAB-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551561840
git clone --depth 1 --no-tags https://github.com/Kang9609/FSM_LightState.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550743997
git clone --depth 1 --no-tags https://github.com/nktkengo/openPDK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552241362
git clone --depth 1 --no-tags https://github.com/AkiChen891/Vivado-Digital-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551787332
git clone --depth 1 --no-tags https://github.com/vovazaichenko22/mathlab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556034363
git clone --depth 1 --no-tags https://github.com/sanhorizon777/CLA_Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547419691
git clone --depth 1 --no-tags https://github.com/horiaradu1/Computer-Engineering-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547542398
git clone --depth 1 --no-tags https://github.com/kylebhill/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546355766
git clone --depth 1 --no-tags https://github.com/hyogyeom/bcdtofnd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546461175
git clone --depth 1 --no-tags https://github.com/johney1994/BCDtoFND.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546453113
git clone --depth 1 --no-tags https://github.com/Steel-Shadow/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546666473
git clone --depth 1 --no-tags https://github.com/sllk/MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549611476
git clone --depth 1 --no-tags https://github.com/shorokshomali/SWITCH-PACKET-VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549648306
git clone --depth 1 --no-tags https://github.com/Cizzorz3/Half_adder_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549498296
git clone --depth 1 --no-tags https://github.com/RanaElGahawy/Digital-Stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548874639
git clone --depth 1 --no-tags https://github.com/kyw6416/FPGA_TimeClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550147958
git clone --depth 1 --no-tags https://github.com/manuka03/5S_Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555982659
git clone --depth 1 --no-tags https://github.com/Gurusatwik/Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554146473
git clone --depth 1 --no-tags https://github.com/e9riffs/caravel_tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552240454
git clone --depth 1 --no-tags https://github.com/MatheusPaixaoG/microwave-in-quartus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551633588
git clone --depth 1 --no-tags https://github.com/eroscupid88/cme433.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551233355
git clone --depth 1 --no-tags https://github.com/Code-Jiugae/pwm_led.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551177138
git clone --depth 1 --no-tags https://github.com/xu842251462/ec551_lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551251914
git clone --depth 1 --no-tags https://github.com/alihysn/Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550506195
git clone --depth 1 --no-tags https://github.com/borricha/HDLBits_solution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549486151
git clone --depth 1 --no-tags https://github.com/Rupesh5011/ARM_Processor_memory_block.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550053819
git clone --depth 1 --no-tags https://github.com/leoicer/prj_verify.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550849690
git clone --depth 1 --no-tags https://github.com/joecha5/dlproyecto3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551073061
git clone --depth 1 --no-tags https://github.com/leb1973/Time_clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550126939
git clone --depth 1 --no-tags https://github.com/a20084551/frequency_eliminator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552663524
git clone --depth 1 --no-tags https://github.com/noemiabril/ColecoAdam_MiSTer-Arrow_SoCKit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555817968
git clone --depth 1 --no-tags https://github.com/juneethkumarmeka/Analysis-of-the-Satisfiability-Attack.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552564722
git clone --depth 1 --no-tags https://github.com/jass-jass/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554310827
git clone --depth 1 --no-tags https://github.com/CRodriguez02/Teorema-del-binomio-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554483717
git clone --depth 1 --no-tags https://github.com/noemiabril/Jupiter_MiSTer-Arrow_SoCKit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554946848
git clone --depth 1 --no-tags https://github.com/FilipGembec-dev/explicit_hdl_modeling_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555024367
git clone --depth 1 --no-tags https://github.com/kstoko02/final5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553648759
git clone --depth 1 --no-tags https://github.com/Kang9609/MicroBlaze_BCDtoFND.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554699030
git clone --depth 1 --no-tags https://github.com/pruthvisa78/multi-cycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553401025
git clone --depth 1 --no-tags https://github.com/d0zerLin/A1_09.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553082387
git clone --depth 1 --no-tags https://github.com/BigNixon/VideoTestingVGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553093554
git clone --depth 1 --no-tags https://github.com/ctrlprateek/verilog-uart-master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552961710
git clone --depth 1 --no-tags https://github.com/ctapiero/VSLI_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553971607
git clone --depth 1 --no-tags https://github.com/TylerWinger/DegreeProjectCode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555943403
git clone --depth 1 --no-tags https://github.com/Lavanyamurugan2001/BASIC-GATES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555940048
git clone --depth 1 --no-tags https://github.com/abrahamjsimpson/The_Stupid_Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555645932
git clone --depth 1 --no-tags https://github.com/pohaoc/EPYK-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555683147
git clone --depth 1 --no-tags https://github.com/laredoo/Vault-Locker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552128604
git clone --depth 1 --no-tags https://github.com/tanyatyagi35/2bit_ripple_upcounter_with_555timer_AstableMultivibrator_As_clock_circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547496531
git clone --depth 1 --no-tags https://github.com/ParasVekariya/Mixed-Signal-Design-and-Analysis-of-2-to-1-Mux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547390954
git clone --depth 1 --no-tags https://github.com/parnianf/Stack-Based-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546096562
git clone --depth 1 --no-tags https://github.com/Theparia/Stack-Based-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546096310
git clone --depth 1 --no-tags https://github.com/gokulsair1998/Masters.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546988929
git clone --depth 1 --no-tags https://github.com/abhinandann/MOD-10-Ripple-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547971834
git clone --depth 1 --no-tags https://github.com/guptayush2112/FlashADC_digital-logic_MixedSoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547928941
git clone --depth 1 --no-tags https://github.com/kingyeonsu/addSub_4bit_BCDtoFND.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546513882
git clone --depth 1 --no-tags https://github.com/Da-lang1/Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546540296
git clone --depth 1 --no-tags https://github.com/syedomair0/riscv-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547544895
git clone --depth 1 --no-tags https://github.com/omar21hossam/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548086076
git clone --depth 1 --no-tags https://github.com/ECEahnbin/ECE_exp6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547756504
git clone --depth 1 --no-tags https://github.com/Thebackyardelectricks/verilog-basics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547946423
git clone --depth 1 --no-tags https://github.com/Nagarjun444/RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552343324
git clone --depth 1 --no-tags https://github.com/Juremy-420-bling/git_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552363724
