# Task 8 : Simple SystemVerilog Exercises

## Self Study
- [INTRODUCTION                                             ](https://www.chipverify.com/tutorials/systemverilog)
- [SIMPLE TESTBENCH                                         ](https://www.chipverify.com/systemverilog/systemverilog-simple-testbench)
- [DATATYPES                                                ](https://www.chipverify.com/systemverilog/systemverilog-datatypes)
- [DATA TYPES LOGIC BIT                                     ](https://www.chipverify.com/systemverilog/systemverilog-data-types-logic-bit)
- [DATA TYPES INTEGER BYTE                                  ](https://www.chipverify.com/systemverilog/systemverilog-data-types-integer-byte)
- [STRINGS                                                  ](https://www.chipverify.com/systemverilog/systemverilog-strings)

## Datatypes
  - Declare variables using different SystemVerilog datatypes (`logic`, `bit`, `integer`, `byte`, etc.) and write a program that performs basic arithmetic operations on these variables.

## Data Types: logic and bit
  - Write a SystemVerilog module that uses `logic` and `bit` data types. Show the difference between these two data types by assigning 'X' or 'Z' to them and observe the behavior.

## Data Types: integer and byte
  - Write a SystemVerilog module that uses `integer` and `byte` data types. Perform some arithmetic operations on these variables and observe the results.

## Strings
  - Write a SystemVerilog module that uses string data type. The module should concatenate two strings and print the result.
