// Jagadeesh Vasudevamurthy resamplerTap4_X99.v
// Please do not remove the header
// Char array passed is as follows
//--------------------------------------
//0:00000 10011111111001001
//1:00001 10101010010101000
//2:00010 10110100011100101
//3:00011 10111110001011100
//4:00100 11000111011101010
//5:00101 11010000001110000
//6:00110 11011000011001101
//7:00111 11011111111100011
//8:01000 11100110110010110
//9:01001 11101100111001101
//10:01010 11110010001110010
//11:01011 11110110101110000
//12:01100 11111010010110111
//13:01101 11111101000111000
//14:01110 11111110111101001
//15:01111 11111111111000011
//16:10000 11111111111000011
//17:10001 11111110111101001
//18:10010 11111101000111000
//19:10011 11111010010110111
//20:10100 11110110101110000
//21:10101 11110010001110010
//22:10110 11101100111001101
//23:10111 11100110110010110
//24:11000 11011111111100011
//25:11001 11011000011001101
//26:11010 11010000001110000
//27:11011 11000111011101010
//28:11100 10111110001011100
//29:11101 10110100011100101
//30:11110 10101010010101000
//31:11111 10011111111001001
// default NOT given
// Parallel mux
//--------------------------------------
// PLA starts now
module resamplerTap4_X99(a,o);
	input[4:0]  a;
	output reg[16:0]  o;
	always @(a)
	begin
		case(a)
			5'b00000: o = 17'b10011111111001001;
			5'b00001: o = 17'b10101010010101000;
			5'b00010: o = 17'b10110100011100101;
			5'b00011: o = 17'b10111110001011100;
			5'b00100: o = 17'b11000111011101010;
			5'b00101: o = 17'b11010000001110000;
			5'b00110: o = 17'b11011000011001101;
			5'b00111: o = 17'b11011111111100011;
			5'b01000: o = 17'b11100110110010110;
			5'b01001: o = 17'b11101100111001101;
			5'b01010: o = 17'b11110010001110010;
			5'b01011: o = 17'b11110110101110000;
			5'b01100: o = 17'b11111010010110111;
			5'b01101: o = 17'b11111101000111000;
			5'b01110: o = 17'b11111110111101001;
			5'b01111: o = 17'b11111111111000011;
			5'b10000: o = 17'b11111111111000011;
			5'b10001: o = 17'b11111110111101001;
			5'b10010: o = 17'b11111101000111000;
			5'b10011: o = 17'b11111010010110111;
			5'b10100: o = 17'b11110110101110000;
			5'b10101: o = 17'b11110010001110010;
			5'b10110: o = 17'b11101100111001101;
			5'b10111: o = 17'b11100110110010110;
			5'b11000: o = 17'b11011111111100011;
			5'b11001: o = 17'b11011000011001101;
			5'b11010: o = 17'b11010000001110000;
			5'b11011: o = 17'b11000111011101010;
			5'b11100: o = 17'b10111110001011100;
			5'b11101: o = 17'b10110100011100101;
			5'b11110: o = 17'b10101010010101000;
			5'b11111: o = 17'b10011111111001001;
// defaults of ALL_0 and ALL_X are never routine to input pla. ALL_X,ALL_1 are expanded by me. Output never has default
//			 Parallel mux
		endcase
	end
endmodule
