Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Tue Apr 24 17:10:43 2018
| Host         : Asus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6553 register/latch pins with no clock driven by root clock pin: UUT/calc_i/floating_point_2/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[19].pipe_reg[19][0]/C (HIGH)

 There are 117 register/latch pins with no clock driven by root clock pin: read_clk_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 17116 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.645        0.000                      0                 7055        0.024        0.000                      0                 7055        4.020        0.000                       0                  3106  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.645        0.000                      0                 7055        0.024        0.000                      0                 7055        4.020        0.000                       0                  3106  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.645ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.645ns  (required time - arrival time)
  Source:                 aclken_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.185ns  (logic 0.456ns (6.347%)  route 6.729ns (93.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    4.992ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=3105, routed)        1.633     4.992    clk_IBUF_BUFG
    SLICE_X71Y54         FDCE                                         r  aclken_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y54         FDCE (Prop_fdce_C_Q)         0.456     5.448 r  aclken_reg/Q
                         net (fo=2763, routed)        6.729    12.176    UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclken
    SLICE_X78Y71         FDRE                                         r  UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=3105, routed)        1.588    14.774    UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclk
    SLICE_X78Y71         FDRE                                         r  UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.252    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X78Y71         FDRE (Setup_fdre_C_CE)      -0.169    14.821    UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -12.176    
  -------------------------------------------------------------------
                         slack                                  2.645    

Slack (MET) :             2.645ns  (required time - arrival time)
  Source:                 aclken_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.185ns  (logic 0.456ns (6.347%)  route 6.729ns (93.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    4.992ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=3105, routed)        1.633     4.992    clk_IBUF_BUFG
    SLICE_X71Y54         FDCE                                         r  aclken_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y54         FDCE (Prop_fdce_C_Q)         0.456     5.448 r  aclken_reg/Q
                         net (fo=2763, routed)        6.729    12.176    UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclken
    SLICE_X78Y71         FDRE                                         r  UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=3105, routed)        1.588    14.774    UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclk
    SLICE_X78Y71         FDRE                                         r  UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism              0.252    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X78Y71         FDRE (Setup_fdre_C_CE)      -0.169    14.821    UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -12.176    
  -------------------------------------------------------------------
                         slack                                  2.645    

Slack (MET) :             2.645ns  (required time - arrival time)
  Source:                 aclken_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.185ns  (logic 0.456ns (6.347%)  route 6.729ns (93.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    4.992ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=3105, routed)        1.633     4.992    clk_IBUF_BUFG
    SLICE_X71Y54         FDCE                                         r  aclken_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y54         FDCE (Prop_fdce_C_Q)         0.456     5.448 r  aclken_reg/Q
                         net (fo=2763, routed)        6.729    12.176    UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclken
    SLICE_X78Y71         FDRE                                         r  UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=3105, routed)        1.588    14.774    UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X78Y71         FDRE                                         r  UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[30]/C
                         clock pessimism              0.252    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X78Y71         FDRE (Setup_fdre_C_CE)      -0.169    14.821    UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[30]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -12.176    
  -------------------------------------------------------------------
                         slack                                  2.645    

Slack (MET) :             2.645ns  (required time - arrival time)
  Source:                 aclken_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.185ns  (logic 0.456ns (6.347%)  route 6.729ns (93.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    4.992ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=3105, routed)        1.633     4.992    clk_IBUF_BUFG
    SLICE_X71Y54         FDCE                                         r  aclken_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y54         FDCE (Prop_fdce_C_Q)         0.456     5.448 r  aclken_reg/Q
                         net (fo=2763, routed)        6.729    12.176    UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclken
    SLICE_X78Y71         FDRE                                         r  UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=3105, routed)        1.588    14.774    UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X78Y71         FDRE                                         r  UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[34]/C
                         clock pessimism              0.252    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X78Y71         FDRE (Setup_fdre_C_CE)      -0.169    14.821    UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[34]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -12.176    
  -------------------------------------------------------------------
                         slack                                  2.645    

Slack (MET) :             2.657ns  (required time - arrival time)
  Source:                 aclken_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.177ns  (logic 0.456ns (6.354%)  route 6.721ns (93.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    4.992ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=3105, routed)        1.633     4.992    clk_IBUF_BUFG
    SLICE_X71Y54         FDCE                                         r  aclken_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y54         FDCE (Prop_fdce_C_Q)         0.456     5.448 r  aclken_reg/Q
                         net (fo=2763, routed)        6.721    12.169    UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclken
    SLICE_X80Y70         FDRE                                         r  UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=3105, routed)        1.592    14.778    UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclk
    SLICE_X80Y70         FDRE                                         r  UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism              0.252    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X80Y70         FDRE (Setup_fdre_C_CE)      -0.169    14.825    UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                         -12.169    
  -------------------------------------------------------------------
                         slack                                  2.657    

Slack (MET) :             2.657ns  (required time - arrival time)
  Source:                 aclken_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.177ns  (logic 0.456ns (6.354%)  route 6.721ns (93.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    4.992ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=3105, routed)        1.633     4.992    clk_IBUF_BUFG
    SLICE_X71Y54         FDCE                                         r  aclken_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y54         FDCE (Prop_fdce_C_Q)         0.456     5.448 r  aclken_reg/Q
                         net (fo=2763, routed)        6.721    12.169    UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclken
    SLICE_X80Y70         FDRE                                         r  UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=3105, routed)        1.592    14.778    UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclk
    SLICE_X80Y70         FDRE                                         r  UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism              0.252    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X80Y70         FDRE (Setup_fdre_C_CE)      -0.169    14.825    UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                         -12.169    
  -------------------------------------------------------------------
                         slack                                  2.657    

Slack (MET) :             2.657ns  (required time - arrival time)
  Source:                 aclken_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.177ns  (logic 0.456ns (6.354%)  route 6.721ns (93.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    4.992ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=3105, routed)        1.633     4.992    clk_IBUF_BUFG
    SLICE_X71Y54         FDCE                                         r  aclken_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y54         FDCE (Prop_fdce_C_Q)         0.456     5.448 r  aclken_reg/Q
                         net (fo=2763, routed)        6.721    12.169    UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclken
    SLICE_X80Y70         FDRE                                         r  UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=3105, routed)        1.592    14.778    UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X80Y70         FDRE                                         r  UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[11]/C
                         clock pessimism              0.252    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X80Y70         FDRE (Setup_fdre_C_CE)      -0.169    14.825    UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                         -12.169    
  -------------------------------------------------------------------
                         slack                                  2.657    

Slack (MET) :             2.657ns  (required time - arrival time)
  Source:                 aclken_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.177ns  (logic 0.456ns (6.354%)  route 6.721ns (93.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    4.992ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=3105, routed)        1.633     4.992    clk_IBUF_BUFG
    SLICE_X71Y54         FDCE                                         r  aclken_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y54         FDCE (Prop_fdce_C_Q)         0.456     5.448 r  aclken_reg/Q
                         net (fo=2763, routed)        6.721    12.169    UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclken
    SLICE_X80Y70         FDRE                                         r  UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=3105, routed)        1.592    14.778    UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X80Y70         FDRE                                         r  UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[15]/C
                         clock pessimism              0.252    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X80Y70         FDRE (Setup_fdre_C_CE)      -0.169    14.825    UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                         -12.169    
  -------------------------------------------------------------------
                         slack                                  2.657    

Slack (MET) :             2.657ns  (required time - arrival time)
  Source:                 aclken_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.177ns  (logic 0.456ns (6.354%)  route 6.721ns (93.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    4.992ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=3105, routed)        1.633     4.992    clk_IBUF_BUFG
    SLICE_X71Y54         FDCE                                         r  aclken_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y54         FDCE (Prop_fdce_C_Q)         0.456     5.448 r  aclken_reg/Q
                         net (fo=2763, routed)        6.721    12.169    UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclken
    SLICE_X80Y70         FDRE                                         r  UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=3105, routed)        1.592    14.778    UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X80Y70         FDRE                                         r  UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism              0.252    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X80Y70         FDRE (Setup_fdre_C_CE)      -0.169    14.825    UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                         -12.169    
  -------------------------------------------------------------------
                         slack                                  2.657    

Slack (MET) :             2.657ns  (required time - arrival time)
  Source:                 aclken_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.177ns  (logic 0.456ns (6.354%)  route 6.721ns (93.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    4.992ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=3105, routed)        1.633     4.992    clk_IBUF_BUFG
    SLICE_X71Y54         FDCE                                         r  aclken_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y54         FDCE (Prop_fdce_C_Q)         0.456     5.448 r  aclken_reg/Q
                         net (fo=2763, routed)        6.721    12.169    UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclken
    SLICE_X80Y70         FDRE                                         r  UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=3105, routed)        1.592    14.778    UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X80Y70         FDRE                                         r  UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism              0.252    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X80Y70         FDRE (Setup_fdre_C_CE)      -0.169    14.825    UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                         -12.169    
  -------------------------------------------------------------------
                         slack                                  2.657    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NORMAL_NORM_DIST.FLOW_OVER_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/EXP/STATE_SIG_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.088%)  route 0.158ns (45.912%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=3105, routed)        0.633     1.467    UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NORMAL_NORM_DIST.FLOW_OVER_DELAY/i_pipe/aclk
    SLICE_X61Y49         FDRE                                         r  UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NORMAL_NORM_DIST.FLOW_OVER_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NORMAL_NORM_DIST.FLOW_OVER_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           0.158     1.766    UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/EXP/p_4_out
    SLICE_X60Y51         LUT6 (Prop_lut6_I0_O)        0.045     1.811 r  UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/EXP/opt_has_pipe.first_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.811    UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/EXP/STATE_SIG_UP_DELAY/i_pipe/D[0]
    SLICE_X60Y51         FDRE                                         r  UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/EXP/STATE_SIG_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=3105, routed)        0.838     1.907    UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/EXP/STATE_SIG_UP_DELAY/i_pipe/aclk
    SLICE_X60Y51         FDRE                                         r  UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/EXP/STATE_SIG_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism             -0.240     1.666    
    SLICE_X60Y51         FDRE (Hold_fdre_C_D)         0.120     1.786    UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/EXP/STATE_SIG_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NORMAL_NORM_DIST.FLOW_OVER_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/EXP/STATE_SIG_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.466%)  route 0.162ns (46.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=3105, routed)        0.633     1.467    UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NORMAL_NORM_DIST.FLOW_OVER_DELAY/i_pipe/aclk
    SLICE_X61Y49         FDRE                                         r  UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NORMAL_NORM_DIST.FLOW_OVER_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/EXP/NORMAL_NORM_DIST.FLOW_OVER_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           0.162     1.770    UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/EXP/p_4_out
    SLICE_X60Y51         LUT6 (Prop_lut6_I3_O)        0.045     1.815 r  UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/EXP/opt_has_pipe.first_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.815    UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/EXP/STATE_SIG_UP_DELAY/i_pipe/D[1]
    SLICE_X60Y51         FDRE                                         r  UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/EXP/STATE_SIG_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=3105, routed)        0.838     1.907    UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/EXP/STATE_SIG_UP_DELAY/i_pipe/aclk
    SLICE_X60Y51         FDRE                                         r  UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/EXP/STATE_SIG_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism             -0.240     1.666    
    SLICE_X60Y51         FDRE (Hold_fdre_C_D)         0.121     1.787    UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/EXP/STATE_SIG_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_RND_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_RND_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.006%)  route 0.184ns (58.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=3105, routed)        0.565     1.398    UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_RND_DELAY/i_pipe/aclk
    SLICE_X52Y51         FDRE                                         r  UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_RND_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.128     1.526 r  UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_RND_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=1, routed)           0.184     1.710    UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_RND_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_0_[4]
    SLICE_X51Y51         FDRE                                         r  UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_RND_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=3105, routed)        0.836     1.905    UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_RND_DELAY/i_pipe/aclk
    SLICE_X51Y51         FDRE                                         r  UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_RND_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]/C
                         clock pessimism             -0.240     1.664    
    SLICE_X51Y51         FDRE (Hold_fdre_C_D)         0.016     1.680    UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_RND_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 UUT/calc_i/floating_point_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/calc_i/floating_point_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=3105, routed)        0.562     1.395    UUT/calc_i/floating_point_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/aclk
    SLICE_X53Y61         FDRE                                         r  UUT/calc_i/floating_point_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.141     1.536 r  UUT/calc_i/floating_point_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, routed)           0.100     1.637    UUT/calc_i/floating_point_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_0_[7]
    SLICE_X54Y60         SRL16E                                       r  UUT/calc_i/floating_point_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=3105, routed)        0.832     1.901    UUT/calc_i/floating_point_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/aclk
    SLICE_X54Y60         SRL16E                                       r  UUT/calc_i/floating_point_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][7]_srl3/CLK
                         clock pessimism             -0.489     1.411    
    SLICE_X54Y60         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.594    UUT/calc_i/floating_point_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][7]_srl3
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/FULL_MANT_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.091%)  route 0.179ns (55.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=3105, routed)        0.633     1.467    UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X59Y48         FDRE                                         r  UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y48         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[12]/Q
                         net (fo=1, routed)           0.179     1.787    UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/FULL_MANT_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[24]_0[12]
    SLICE_X59Y52         FDRE                                         r  UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/FULL_MANT_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=3105, routed)        0.838     1.907    UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/FULL_MANT_RND1_DEL/i_pipe/aclk
    SLICE_X59Y52         FDRE                                         r  UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/FULL_MANT_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[12]/C
                         clock pessimism             -0.240     1.666    
    SLICE_X59Y52         FDRE (Hold_fdre_C_D)         0.070     1.736    UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/FULL_MANT_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/A0_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/EXT_LRG_DSP_ADD2_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.614%)  route 0.272ns (59.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=3105, routed)        0.596     1.429    UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/A0_IP_DELAY/i_pipe/aclk
    SLICE_X72Y50         FDRE                                         r  UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/A0_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y50         FDRE (Prop_fdre_C_Q)         0.141     1.570 r  UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/A0_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[20]/Q
                         net (fo=2, routed)           0.062     1.632    UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/A1_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[46]_1[20]
    SLICE_X73Y50         LUT3 (Prop_lut3_I2_O)        0.045     1.677 r  UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/A1_IP_DELAY/i_pipe/opt_has_pipe.first_q[22]_i_1__5/O
                         net (fo=2, routed)           0.210     1.887    UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/EXT_LRG_DSP_ADD2_DELAY/i_pipe/opt_has_pipe.first_q_reg[23]_0[20]
    SLICE_X72Y48         FDRE                                         r  UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/EXT_LRG_DSP_ADD2_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=3105, routed)        0.931     2.000    UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/EXT_LRG_DSP_ADD2_DELAY/i_pipe/aclk
    SLICE_X72Y48         FDRE                                         r  UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/EXT_LRG_DSP_ADD2_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]/C
                         clock pessimism             -0.240     1.759    
    SLICE_X72Y48         FDRE (Hold_fdre_C_D)         0.070     1.829    UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/EXT_LRG_DSP_ADD2_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_RND_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_RND_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.519%)  route 0.213ns (62.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=3105, routed)        0.565     1.398    UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_RND_DELAY/i_pipe/aclk
    SLICE_X52Y50         FDRE                                         r  UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_RND_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDRE (Prop_fdre_C_Q)         0.128     1.526 r  UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_RND_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.213     1.739    UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_RND_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_0_[0]
    SLICE_X51Y50         FDRE                                         r  UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_RND_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=3105, routed)        0.836     1.905    UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_RND_DELAY/i_pipe/aclk
    SLICE_X51Y50         FDRE                                         r  UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_RND_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                         clock pessimism             -0.240     1.664    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.016     1.680    UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_RND_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/A1_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.032%)  route 0.279ns (62.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=3105, routed)        0.597     1.430    UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/CLK
    SLICE_X74Y54         FDRE                                         r  UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y54         FDRE (Prop_fdre_C_Q)         0.164     1.594 r  UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[3]/Q
                         net (fo=4, routed)           0.279     1.873    UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/A1_IP_DELAY/i_pipe/P[3]
    SLICE_X74Y49         FDRE                                         r  UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/A1_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=3105, routed)        0.931     2.000    UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/A1_IP_DELAY/i_pipe/aclk
    SLICE_X74Y49         FDRE                                         r  UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/A1_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism             -0.240     1.759    
    SLICE_X74Y49         FDRE (Hold_fdre_C_D)         0.053     1.812    UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/A1_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 UUT/calc_i/floating_point_1/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/calc_i/floating_point_1/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[9].pipe_reg[9][0]_srl8___i_nd_to_rdy_opt_has_pipe.i_pipe_r_23/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=3105, routed)        0.564     1.397    UUT/calc_i/floating_point_1/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X67Y65         FDRE                                         r  UUT/calc_i/floating_point_1/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y65         FDRE (Prop_fdre_C_Q)         0.141     1.538 r  UUT/calc_i/floating_point_1/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.594    UUT/calc_i/floating_point_1/U0/i_synth/i_nd_to_rdy/first_q
    SLICE_X66Y65         SRL16E                                       r  UUT/calc_i/floating_point_1/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[9].pipe_reg[9][0]_srl8___i_nd_to_rdy_opt_has_pipe.i_pipe_r_23/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=3105, routed)        0.834     1.903    UUT/calc_i/floating_point_1/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X66Y65         SRL16E                                       r  UUT/calc_i/floating_point_1/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[9].pipe_reg[9][0]_srl8___i_nd_to_rdy_opt_has_pipe.i_pipe_r_23/CLK
                         clock pessimism             -0.492     1.410    
    SLICE_X66Y65         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.527    UUT/calc_i/floating_point_1/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[9].pipe_reg[9][0]_srl8___i_nd_to_rdy_opt_has_pipe.i_pipe_r_23
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.108%)  route 0.302ns (61.892%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=3105, routed)        0.597     1.430    UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/aclk
    SLICE_X75Y53         FDRE                                         r  UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y53         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=51, routed)          0.302     1.873    UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/Q[0]
    SLICE_X79Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.918 r  UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[37]_i_1__2/O
                         net (fo=1, routed)           0.000     1.918    UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/D[37]
    SLICE_X79Y46         FDRE                                         r  UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=3105, routed)        0.931     2.000    UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X79Y46         FDRE                                         r  UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[37]/C
                         clock pessimism             -0.240     1.759    
    SLICE_X79Y46         FDRE (Hold_fdre_C_D)         0.091     1.850    UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.545         10.000      7.455      DSP48_X1Y24     UUT/calc_i/floating_point_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y29     UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y23     UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y28     UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y22     UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y22     UUT/calc_i/floating_point_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y18     UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y24     UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y20     UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X78Y64    UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X66Y65    UUT/calc_i/floating_point_1/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[9].pipe_reg[9][0]_srl8___i_nd_to_rdy_opt_has_pipe.i_pipe_r_23/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X66Y65    UUT/calc_i/floating_point_1/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[9].pipe_reg[9][0]_srl8___i_nd_to_rdy_opt_has_pipe.i_pipe_r_23/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X58Y62    UUT/calc_i/floating_point_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/Z_14_LZD_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X76Y73    UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/EXT_LRG_DSP_ADD2_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][42]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X76Y73    UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/EXT_LRG_DSP_ADD2_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][43]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X76Y73    UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/EXT_LRG_DSP_ADD2_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][44]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X76Y73    UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/EXT_LRG_DSP_ADD2_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][45]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X76Y73    UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/EXT_LRG_DSP_ADD2_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][46]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X70Y60    UUT/calc_i/floating_point_2/U0/i_synth/FMA_OP.OP/c_delay/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][16]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X78Y64    UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X70Y77    UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/mul_sign_delay/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X66Y77    UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/c_delay/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][24]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X66Y77    UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/c_delay/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][25]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X66Y77    UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/c_delay/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][26]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X66Y77    UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/c_delay/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][27]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X66Y77    UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/c_delay/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][28]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X66Y77    UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/c_delay/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][29]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X66Y77    UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/c_delay/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][30]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X66Y77    UUT/calc_i/floating_point_0/U0/i_synth/FMA_OP.OP/c_delay/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][31]_srl3/CLK



