#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Aug 21 16:22:06 2020
# Process ID: 9780
# Current directory: G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.runs/design_ocr_rst_ps7_0_100M_0_synth_1
# Command line: vivado.exe -log design_ocr_rst_ps7_0_100M_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_ocr_rst_ps7_0_100M_0.tcl
# Log file: G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.runs/design_ocr_rst_ps7_0_100M_0_synth_1/design_ocr_rst_ps7_0_100M_0.vds
# Journal file: G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.runs/design_ocr_rst_ps7_0_100M_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_ocr_rst_ps7_0_100M_0.tcl -notrace
