

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_1'
================================================================
* Date:           Fri May 10 12:31:55 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_5 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.474 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       10|       10|         1|          1|          1|    10|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      24|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|       6|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       6|      51|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |empty_24_fu_116_p2     |         +|   0|  0|  12|           4|           1|
    |exitcond508_fu_110_p2  |      icmp|   0|  0|  12|           4|           4|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  24|           8|           5|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_load  |   9|          2|    4|          8|
    |empty_fu_42              |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  27|          6|    9|         18|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |empty_fu_42  |  4|   0|    4|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  6|   0|    6|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+----------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_1|  return value|
|arr_address0    |  out|    2|   ap_memory|                                 arr|         array|
|arr_ce0         |  out|    1|   ap_memory|                                 arr|         array|
|arr_we0         |  out|    1|   ap_memory|                                 arr|         array|
|arr_d0          |  out|   64|   ap_memory|                                 arr|         array|
|arr_1_address0  |  out|    2|   ap_memory|                               arr_1|         array|
|arr_1_ce0       |  out|    1|   ap_memory|                               arr_1|         array|
|arr_1_we0       |  out|    1|   ap_memory|                               arr_1|         array|
|arr_1_d0        |  out|   64|   ap_memory|                               arr_1|         array|
|arr_2_address0  |  out|    2|   ap_memory|                               arr_2|         array|
|arr_2_ce0       |  out|    1|   ap_memory|                               arr_2|         array|
|arr_2_we0       |  out|    1|   ap_memory|                               arr_2|         array|
|arr_2_d0        |  out|   64|   ap_memory|                               arr_2|         array|
|arr_3_address0  |  out|    2|   ap_memory|                               arr_3|         array|
|arr_3_ce0       |  out|    1|   ap_memory|                               arr_3|         array|
|arr_3_we0       |  out|    1|   ap_memory|                               arr_3|         array|
|arr_3_d0        |  out|   64|   ap_memory|                               arr_3|         array|
+----------------+-----+-----+------------+------------------------------------+--------------+

