Vivado Simulator 2020.1
Time resolution is 1 ps
Stopped at time : 0 fs : File "D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sim_1/new/SIMULATION_1.vhd" Line 37
Stopped at time : 0 fs : File "D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sim_1/new/SIMULATION_1.vhd" Line 38
Stopped at time : 0 fs : File "D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sim_1/new/SIMULATION_1.vhd" Line 40
Stopped at time : 50 ns : File "D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sim_1/new/SIMULATION_1.vhd" Line 41
Stopped at time : 100 ns : File "D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd" Line 53
Stopped at time : 100 ns : File "D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd" Line 54
Stopped at time : 200 ns : File "D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd" Line 55
Stopped at time : 200 ns : File "D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd" Line 56
ERROR: Slice range direction "to"  does not match prefix slice direction "downto"
Time: 200 ns  Iteration: 0  Process: /SIMULATION_1/UUT/line__50
  File: D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd

HDL Line: D:/FPGA/KUZNECHIK_TAKE2/KUZNECHIK_TAKE2.srcs/sources_1/new/main.vhd:56
