{"Source Block": ["oh/emesh/hdl/ememory.v@43:53@HdlIdDef", "   wire [AW-1:0]    srcaddr_out;\n   wire [AW-1:0]    data_out;   \n   reg  [2:0]       align_addr;\n   wire [DW-1:0]    din_aligned;\n   wire [63:0]      dout_aligned;\n   wire \t    wait_random; //TODO: make random  \n   wire \t    wait_all;\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n"], "Clone Blocks": [["oh/mio/hdl/mio_if.v@43:53", "   wire [1:0] \t   datamode_out;\n   wire [AW-1:0]   dstaddr_out;\t\n   wire [AW-1:0]   srcaddr_out;\t\n   wire \t   write_out;\t\n   wire [1:0] \t   datamode;\n   wire [3:0] \t   addr_stride;\n   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From pe2 of packet2emesh.v\n"], ["oh/emesh/hdl/ememory.v@37:47", "   wire \t    mem_rd;\n   reg [7:0] \t    wen;\n   reg \t\t    write_out;   \n   reg [1:0] \t    datamode_out;\n   reg [4:0] \t    ctrlmode_out;   \n   reg [AW-1:0]     dstaddr_out;   \n   wire [AW-1:0]    srcaddr_out;\n   wire [AW-1:0]    data_out;   \n   reg  [2:0]       align_addr;\n   wire [DW-1:0]    din_aligned;\n   wire [63:0]      dout_aligned;\n"], ["oh/emesh/hdl/ememory.v@34:44", "   wire [63:0]      din;\n   wire [63:0] \t    dout;\n   wire \t    en; \n   wire \t    mem_rd;\n   reg [7:0] \t    wen;\n   reg \t\t    write_out;   \n   reg [1:0] \t    datamode_out;\n   reg [4:0] \t    ctrlmode_out;   \n   reg [AW-1:0]     dstaddr_out;   \n   wire [AW-1:0]    srcaddr_out;\n   wire [AW-1:0]    data_out;   \n"], ["oh/emesh/hdl/ememory.v@41:51", "   reg [4:0] \t    ctrlmode_out;   \n   reg [AW-1:0]     dstaddr_out;   \n   wire [AW-1:0]    srcaddr_out;\n   wire [AW-1:0]    data_out;   \n   reg  [2:0]       align_addr;\n   wire [DW-1:0]    din_aligned;\n   wire [63:0]      dout_aligned;\n   wire \t    wait_random; //TODO: make random  \n   wire \t    wait_all;\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n"], ["oh/emesh/hdl/ememory.v@48:58", "   wire \t    wait_random; //TODO: make random  \n   wire \t    wait_all;\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n"], ["oh/emesh/hdl/ememory.v@47:57", "   wire [63:0]      dout_aligned;\n   wire \t    wait_random; //TODO: make random  \n   wire \t    wait_all;\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n"], ["oh/emesh/hdl/ememory.v@44:54", "   wire [AW-1:0]    data_out;   \n   reg  [2:0]       align_addr;\n   wire [DW-1:0]    din_aligned;\n   wire [63:0]      dout_aligned;\n   wire \t    wait_random; //TODO: make random  \n   wire \t    wait_all;\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n"], ["oh/emesh/hdl/ememory.v@40:50", "   reg [1:0] \t    datamode_out;\n   reg [4:0] \t    ctrlmode_out;   \n   reg [AW-1:0]     dstaddr_out;   \n   wire [AW-1:0]    srcaddr_out;\n   wire [AW-1:0]    data_out;   \n   reg  [2:0]       align_addr;\n   wire [DW-1:0]    din_aligned;\n   wire [63:0]      dout_aligned;\n   wire \t    wait_random; //TODO: make random  \n   wire \t    wait_all;\n   /*AUTOWIRE*/\n"], ["oh/emesh/hdl/ememory.v@35:45", "   wire [63:0] \t    dout;\n   wire \t    en; \n   wire \t    mem_rd;\n   reg [7:0] \t    wen;\n   reg \t\t    write_out;   \n   reg [1:0] \t    datamode_out;\n   reg [4:0] \t    ctrlmode_out;   \n   reg [AW-1:0]     dstaddr_out;   \n   wire [AW-1:0]    srcaddr_out;\n   wire [AW-1:0]    data_out;   \n   reg  [2:0]       align_addr;\n"], ["oh/emesh/hdl/ememory.v@38:48", "   reg [7:0] \t    wen;\n   reg \t\t    write_out;   \n   reg [1:0] \t    datamode_out;\n   reg [4:0] \t    ctrlmode_out;   \n   reg [AW-1:0]     dstaddr_out;   \n   wire [AW-1:0]    srcaddr_out;\n   wire [AW-1:0]    data_out;   \n   reg  [2:0]       align_addr;\n   wire [DW-1:0]    din_aligned;\n   wire [63:0]      dout_aligned;\n   wire \t    wait_random; //TODO: make random  \n"], ["oh/emesh/hdl/ememory.v@36:46", "   wire \t    en; \n   wire \t    mem_rd;\n   reg [7:0] \t    wen;\n   reg \t\t    write_out;   \n   reg [1:0] \t    datamode_out;\n   reg [4:0] \t    ctrlmode_out;   \n   reg [AW-1:0]     dstaddr_out;   \n   wire [AW-1:0]    srcaddr_out;\n   wire [AW-1:0]    data_out;   \n   reg  [2:0]       align_addr;\n   wire [DW-1:0]    din_aligned;\n"], ["oh/emesh/hdl/ememory.v@42:52", "   reg [AW-1:0]     dstaddr_out;   \n   wire [AW-1:0]    srcaddr_out;\n   wire [AW-1:0]    data_out;   \n   reg  [2:0]       align_addr;\n   wire [DW-1:0]    din_aligned;\n   wire [63:0]      dout_aligned;\n   wire \t    wait_random; //TODO: make random  \n   wire \t    wait_all;\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n"], ["oh/emesh/hdl/ememory.v@39:49", "   reg \t\t    write_out;   \n   reg [1:0] \t    datamode_out;\n   reg [4:0] \t    ctrlmode_out;   \n   reg [AW-1:0]     dstaddr_out;   \n   wire [AW-1:0]    srcaddr_out;\n   wire [AW-1:0]    data_out;   \n   reg  [2:0]       align_addr;\n   wire [DW-1:0]    din_aligned;\n   wire [63:0]      dout_aligned;\n   wire \t    wait_random; //TODO: make random  \n   wire \t    wait_all;\n"]], "Diff Content": {"Delete": [[48, "   wire \t    wait_random; //TODO: make random  \n"]], "Add": []}}