Instrument
cond 0
line 3
fsm 0
tgl 8
assign 0
obc 0
path 0
branch 3
Count 0
Glitch -1
cm_tglmda 0
cm_tglstructarr 0
cm_tglcount 0
cm_hier 1
InstrSpecs 0
TglUnpkdLimitVal -1
ReportName mpi_test_name1
cm_hier_file /home/autumn/ic_project/ppu/ppu/tb/sim/vcm.cfg
cm_assert_hier 0