// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Matrix_Vector_Activa_HH_
#define _Matrix_Vector_Activa_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "fc1_top_mux_83_16bkb.h"

namespace ap_rtl {

struct Matrix_Vector_Activa : public sc_module {
    // Port declarations 14
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<320> > in_V_V_dout;
    sc_in< sc_logic > in_V_V_empty_n;
    sc_out< sc_logic > in_V_V_read;
    sc_out< sc_lv<64> > out_V_V_din;
    sc_in< sc_logic > out_V_V_full_n;
    sc_out< sc_logic > out_V_V_write;
    sc_in< sc_lv<32> > reps;


    // Module declarations
    Matrix_Vector_Activa(sc_module_name name);
    SC_HAS_PROCESS(Matrix_Vector_Activa);

    ~Matrix_Vector_Activa();

    sc_trace_file* mVcdFile;

    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U1;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U2;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U3;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U4;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U5;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U6;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U7;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U8;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U9;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U10;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U11;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U12;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U13;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U14;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U15;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U16;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U17;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U18;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U19;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U20;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U21;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U22;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U23;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U24;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U25;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U26;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U27;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U28;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U29;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U30;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U31;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U32;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U33;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U34;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U35;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U36;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U37;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U38;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U39;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U40;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U41;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U42;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U43;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U44;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U45;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U46;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U47;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U48;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U49;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U50;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U51;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U52;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U53;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U54;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U55;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U56;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U57;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U58;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U59;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U60;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U61;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U62;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U63;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > in_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln150_reg_3120;
    sc_signal< sc_logic > out_V_V_blk_n;
    sc_signal< sc_lv<1> > icmp_ln197_reg_3124;
    sc_signal< sc_lv<32> > i_0_reg_342;
    sc_signal< sc_lv<32> > add_ln147_fu_370_p2;
    sc_signal< sc_lv<32> > add_ln147_reg_3106;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<1> > icmp_ln147_fu_381_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<32> > i_fu_386_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > icmp_ln150_fu_395_p2;
    sc_signal< sc_lv<1> > icmp_ln197_fu_962_p2;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_lv<16> > accu_1_V_2_fu_62;
    sc_signal< sc_lv<16> > accu_1_V_3_fu_948_p3;
    sc_signal< sc_lv<16> > accu_2_V_2_fu_66;
    sc_signal< sc_lv<16> > accu_2_V_3_fu_940_p3;
    sc_signal< sc_lv<16> > accu_3_V_2_fu_70;
    sc_signal< sc_lv<16> > accu_3_V_3_fu_932_p3;
    sc_signal< sc_lv<16> > accu_4_V_2_fu_74;
    sc_signal< sc_lv<16> > accu_4_V_3_fu_924_p3;
    sc_signal< sc_lv<16> > accu_5_V_2_fu_78;
    sc_signal< sc_lv<16> > accu_5_V_3_fu_916_p3;
    sc_signal< sc_lv<16> > accu_6_V_2_fu_82;
    sc_signal< sc_lv<16> > accu_6_V_3_fu_908_p3;
    sc_signal< sc_lv<16> > accu_7_V_2_fu_86;
    sc_signal< sc_lv<16> > accu_7_V_3_fu_900_p3;
    sc_signal< sc_lv<32> > sf_1_fu_90;
    sc_signal< sc_lv<32> > sf_fu_956_p2;
    sc_signal< sc_lv<32> > nf_0_fu_94;
    sc_signal< sc_lv<32> > select_ln212_fu_2420_p3;
    sc_signal< sc_lv<16> > neust_V_1_0_0170_fu_98;
    sc_signal< sc_lv<16> > neust_V_1_0_1_fu_1032_p10;
    sc_signal< sc_lv<16> > neust_V_2_0_0171_fu_102;
    sc_signal< sc_lv<16> > neust_V_2_0_1_fu_1232_p10;
    sc_signal< sc_lv<16> > neust_V_3_0_0172_fu_106;
    sc_signal< sc_lv<16> > neust_V_3_0_1_fu_1432_p10;
    sc_signal< sc_lv<16> > neust_V_4_0_0173_fu_110;
    sc_signal< sc_lv<16> > neust_V_4_0_1_fu_1632_p10;
    sc_signal< sc_lv<16> > neust_V_5_0_0174_fu_114;
    sc_signal< sc_lv<16> > neust_V_5_0_1_fu_1832_p10;
    sc_signal< sc_lv<16> > neust_V_6_0_0175_fu_118;
    sc_signal< sc_lv<16> > neust_V_6_0_1_fu_2032_p10;
    sc_signal< sc_lv<16> > neust_V_7_0_0176_fu_122;
    sc_signal< sc_lv<16> > neust_V_7_0_1_fu_2232_p10;
    sc_signal< sc_lv<16> > neust_V_9_0_0178_fu_126;
    sc_signal< sc_lv<16> > neust_V_9_0_1_fu_1054_p10;
    sc_signal< sc_lv<16> > neust_V_10_0_0179_fu_130;
    sc_signal< sc_lv<16> > neust_V_10_0_1_fu_1254_p10;
    sc_signal< sc_lv<16> > neust_V_11_0_0180_fu_134;
    sc_signal< sc_lv<16> > neust_V_11_0_1_fu_1454_p10;
    sc_signal< sc_lv<16> > neust_V_12_0_0181_fu_138;
    sc_signal< sc_lv<16> > neust_V_12_0_1_fu_1654_p10;
    sc_signal< sc_lv<16> > neust_V_13_0_0182_fu_142;
    sc_signal< sc_lv<16> > neust_V_13_0_1_fu_1854_p10;
    sc_signal< sc_lv<16> > neust_V_14_0_0183_fu_146;
    sc_signal< sc_lv<16> > neust_V_14_0_1_fu_2054_p10;
    sc_signal< sc_lv<16> > neust_V_15_0_0184_fu_150;
    sc_signal< sc_lv<16> > neust_V_15_0_1_fu_2254_p10;
    sc_signal< sc_lv<16> > neust_V_17_0_0186_fu_154;
    sc_signal< sc_lv<16> > neust_V_17_0_1_fu_1076_p10;
    sc_signal< sc_lv<16> > neust_V_18_0_0187_fu_158;
    sc_signal< sc_lv<16> > neust_V_18_0_1_fu_1276_p10;
    sc_signal< sc_lv<16> > neust_V_19_0_0188_fu_162;
    sc_signal< sc_lv<16> > neust_V_19_0_1_fu_1476_p10;
    sc_signal< sc_lv<16> > neust_V_20_0_0189_fu_166;
    sc_signal< sc_lv<16> > neust_V_20_0_1_fu_1676_p10;
    sc_signal< sc_lv<16> > neust_V_21_0_0190_fu_170;
    sc_signal< sc_lv<16> > neust_V_21_0_1_fu_1876_p10;
    sc_signal< sc_lv<16> > neust_V_22_0_0191_fu_174;
    sc_signal< sc_lv<16> > neust_V_22_0_1_fu_2076_p10;
    sc_signal< sc_lv<16> > neust_V_23_0_0192_fu_178;
    sc_signal< sc_lv<16> > neust_V_23_0_1_fu_2276_p10;
    sc_signal< sc_lv<16> > neust_V_25_0_0194_fu_182;
    sc_signal< sc_lv<16> > neust_V_25_0_1_fu_1098_p10;
    sc_signal< sc_lv<16> > neust_V_26_0_0195_fu_186;
    sc_signal< sc_lv<16> > neust_V_26_0_1_fu_1298_p10;
    sc_signal< sc_lv<16> > neust_V_27_0_0196_fu_190;
    sc_signal< sc_lv<16> > neust_V_27_0_1_fu_1498_p10;
    sc_signal< sc_lv<16> > neust_V_28_0_0197_fu_194;
    sc_signal< sc_lv<16> > neust_V_28_0_1_fu_1698_p10;
    sc_signal< sc_lv<16> > neust_V_29_0_0198_fu_198;
    sc_signal< sc_lv<16> > neust_V_29_0_1_fu_1898_p10;
    sc_signal< sc_lv<16> > neust_V_30_0_0199_fu_202;
    sc_signal< sc_lv<16> > neust_V_30_0_1_fu_2098_p10;
    sc_signal< sc_lv<16> > neust_V_31_0_0200_fu_206;
    sc_signal< sc_lv<16> > neust_V_31_0_1_fu_2298_p10;
    sc_signal< sc_lv<16> > neust_V_33_0_0202_fu_210;
    sc_signal< sc_lv<16> > neust_V_33_0_1_fu_1120_p10;
    sc_signal< sc_lv<16> > neust_V_34_0_0203_fu_214;
    sc_signal< sc_lv<16> > neust_V_34_0_1_fu_1320_p10;
    sc_signal< sc_lv<16> > neust_V_35_0_0204_fu_218;
    sc_signal< sc_lv<16> > neust_V_35_0_1_fu_1520_p10;
    sc_signal< sc_lv<16> > neust_V_36_0_0205_fu_222;
    sc_signal< sc_lv<16> > neust_V_36_0_1_fu_1720_p10;
    sc_signal< sc_lv<16> > neust_V_37_0_0206_fu_226;
    sc_signal< sc_lv<16> > neust_V_37_0_1_fu_1920_p10;
    sc_signal< sc_lv<16> > neust_V_38_0_0207_fu_230;
    sc_signal< sc_lv<16> > neust_V_38_0_1_fu_2120_p10;
    sc_signal< sc_lv<16> > neust_V_39_0_0208_fu_234;
    sc_signal< sc_lv<16> > neust_V_39_0_1_fu_2320_p10;
    sc_signal< sc_lv<16> > neust_V_41_0_0210_fu_238;
    sc_signal< sc_lv<16> > neust_V_41_0_1_fu_1142_p10;
    sc_signal< sc_lv<16> > neust_V_42_0_0211_fu_242;
    sc_signal< sc_lv<16> > neust_V_42_0_1_fu_1342_p10;
    sc_signal< sc_lv<16> > neust_V_43_0_0212_fu_246;
    sc_signal< sc_lv<16> > neust_V_43_0_1_fu_1542_p10;
    sc_signal< sc_lv<16> > neust_V_44_0_0213_fu_250;
    sc_signal< sc_lv<16> > neust_V_44_0_1_fu_1742_p10;
    sc_signal< sc_lv<16> > neust_V_45_0_0214_fu_254;
    sc_signal< sc_lv<16> > neust_V_45_0_1_fu_1942_p10;
    sc_signal< sc_lv<16> > neust_V_46_0_0215_fu_258;
    sc_signal< sc_lv<16> > neust_V_46_0_1_fu_2142_p10;
    sc_signal< sc_lv<16> > neust_V_47_0_0216_fu_262;
    sc_signal< sc_lv<16> > neust_V_47_0_1_fu_2342_p10;
    sc_signal< sc_lv<16> > neust_V_49_0_0218_fu_266;
    sc_signal< sc_lv<16> > neust_V_49_0_1_fu_1164_p10;
    sc_signal< sc_lv<16> > neust_V_50_0_0219_fu_270;
    sc_signal< sc_lv<16> > neust_V_50_0_1_fu_1364_p10;
    sc_signal< sc_lv<16> > neust_V_51_0_0220_fu_274;
    sc_signal< sc_lv<16> > neust_V_51_0_1_fu_1564_p10;
    sc_signal< sc_lv<16> > neust_V_52_0_0221_fu_278;
    sc_signal< sc_lv<16> > neust_V_52_0_1_fu_1764_p10;
    sc_signal< sc_lv<16> > neust_V_53_0_0222_fu_282;
    sc_signal< sc_lv<16> > neust_V_53_0_1_fu_1964_p10;
    sc_signal< sc_lv<16> > neust_V_54_0_0223_fu_286;
    sc_signal< sc_lv<16> > neust_V_54_0_1_fu_2164_p10;
    sc_signal< sc_lv<16> > neust_V_55_0_0224_fu_290;
    sc_signal< sc_lv<16> > neust_V_55_0_1_fu_2364_p10;
    sc_signal< sc_lv<16> > neust_V_57_0_0226_fu_294;
    sc_signal< sc_lv<16> > neust_V_57_0_1_fu_1186_p10;
    sc_signal< sc_lv<16> > neust_V_58_0_0227_fu_298;
    sc_signal< sc_lv<16> > neust_V_58_0_1_fu_1386_p10;
    sc_signal< sc_lv<16> > neust_V_59_0_0228_fu_302;
    sc_signal< sc_lv<16> > neust_V_59_0_1_fu_1586_p10;
    sc_signal< sc_lv<16> > neust_V_60_0_0229_fu_306;
    sc_signal< sc_lv<16> > neust_V_60_0_1_fu_1786_p10;
    sc_signal< sc_lv<16> > neust_V_61_0_0230_fu_310;
    sc_signal< sc_lv<16> > neust_V_61_0_1_fu_1986_p10;
    sc_signal< sc_lv<16> > neust_V_62_0_0231_fu_314;
    sc_signal< sc_lv<16> > neust_V_62_0_1_fu_2186_p10;
    sc_signal< sc_lv<16> > neust_V_63_0_0232_fu_318;
    sc_signal< sc_lv<16> > neust_V_63_0_1_fu_2386_p10;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<32> > shl_ln147_fu_358_p2;
    sc_signal< sc_lv<32> > shl_ln147_1_fu_364_p2;
    sc_signal< sc_lv<3> > trunc_ln169_fu_602_p1;
    sc_signal< sc_lv<16> > phi_ln169_1_fu_606_p10;
    sc_signal< sc_lv<12> > trunc_ln1333_1_fu_628_p4;
    sc_signal< sc_lv<16> > sext_ln1333_fu_638_p1;
    sc_signal< sc_lv<16> > phi_ln169_2_fu_648_p10;
    sc_signal< sc_lv<12> > trunc_ln1333_2_fu_670_p4;
    sc_signal< sc_lv<16> > sext_ln1333_1_fu_680_p1;
    sc_signal< sc_lv<16> > phi_ln169_3_fu_690_p10;
    sc_signal< sc_lv<12> > trunc_ln1333_3_fu_712_p4;
    sc_signal< sc_lv<16> > sext_ln1333_2_fu_722_p1;
    sc_signal< sc_lv<16> > phi_ln169_4_fu_732_p10;
    sc_signal< sc_lv<12> > trunc_ln1333_4_fu_754_p4;
    sc_signal< sc_lv<16> > sext_ln1333_3_fu_764_p1;
    sc_signal< sc_lv<16> > phi_ln169_5_fu_774_p10;
    sc_signal< sc_lv<12> > trunc_ln1333_5_fu_796_p4;
    sc_signal< sc_lv<16> > sext_ln1333_4_fu_806_p1;
    sc_signal< sc_lv<16> > phi_ln169_6_fu_816_p10;
    sc_signal< sc_lv<12> > trunc_ln1333_6_fu_838_p4;
    sc_signal< sc_lv<16> > sext_ln1333_5_fu_848_p1;
    sc_signal< sc_lv<16> > phi_ln169_7_fu_858_p10;
    sc_signal< sc_lv<12> > trunc_ln1333_7_fu_880_p4;
    sc_signal< sc_lv<16> > sext_ln1333_6_fu_890_p1;
    sc_signal< sc_lv<1> > icmp_ln165_fu_596_p2;
    sc_signal< sc_lv<16> > accu_7_V_fu_894_p2;
    sc_signal< sc_lv<16> > accu_6_V_fu_852_p2;
    sc_signal< sc_lv<16> > accu_5_V_fu_810_p2;
    sc_signal< sc_lv<16> > accu_4_V_fu_768_p2;
    sc_signal< sc_lv<16> > accu_3_V_fu_726_p2;
    sc_signal< sc_lv<16> > accu_2_V_fu_684_p2;
    sc_signal< sc_lv<16> > accu_1_V_fu_642_p2;
    sc_signal< sc_lv<6> > tmp_1_fu_1008_p4;
    sc_signal< sc_lv<1> > icmp_ln1498_fu_1018_p2;
    sc_signal< sc_lv<16> > select_ln204_fu_1024_p3;
    sc_signal< sc_lv<6> > tmp_2_fu_1208_p4;
    sc_signal< sc_lv<1> > icmp_ln1498_1_fu_1218_p2;
    sc_signal< sc_lv<16> > select_ln204_1_fu_1224_p3;
    sc_signal< sc_lv<6> > tmp_3_fu_1408_p4;
    sc_signal< sc_lv<1> > icmp_ln1498_2_fu_1418_p2;
    sc_signal< sc_lv<16> > select_ln204_2_fu_1424_p3;
    sc_signal< sc_lv<6> > tmp_4_fu_1608_p4;
    sc_signal< sc_lv<1> > icmp_ln1498_3_fu_1618_p2;
    sc_signal< sc_lv<16> > select_ln204_3_fu_1624_p3;
    sc_signal< sc_lv<6> > tmp_5_fu_1808_p4;
    sc_signal< sc_lv<1> > icmp_ln1498_4_fu_1818_p2;
    sc_signal< sc_lv<16> > select_ln204_4_fu_1824_p3;
    sc_signal< sc_lv<6> > tmp_6_fu_2008_p4;
    sc_signal< sc_lv<1> > icmp_ln1498_5_fu_2018_p2;
    sc_signal< sc_lv<16> > select_ln204_5_fu_2024_p3;
    sc_signal< sc_lv<6> > tmp_7_fu_2208_p4;
    sc_signal< sc_lv<1> > icmp_ln1498_6_fu_2218_p2;
    sc_signal< sc_lv<16> > select_ln204_6_fu_2224_p3;
    sc_signal< sc_lv<32> > nf_fu_2408_p2;
    sc_signal< sc_lv<1> > icmp_ln212_fu_2414_p2;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state4;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_accu_1_V_3_fu_948_p3();
    void thread_accu_1_V_fu_642_p2();
    void thread_accu_2_V_3_fu_940_p3();
    void thread_accu_2_V_fu_684_p2();
    void thread_accu_3_V_3_fu_932_p3();
    void thread_accu_3_V_fu_726_p2();
    void thread_accu_4_V_3_fu_924_p3();
    void thread_accu_4_V_fu_768_p2();
    void thread_accu_5_V_3_fu_916_p3();
    void thread_accu_5_V_fu_810_p2();
    void thread_accu_6_V_3_fu_908_p3();
    void thread_accu_6_V_fu_852_p2();
    void thread_accu_7_V_3_fu_900_p3();
    void thread_accu_7_V_fu_894_p2();
    void thread_add_ln147_fu_370_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state4();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_i_fu_386_p2();
    void thread_icmp_ln147_fu_381_p2();
    void thread_icmp_ln1498_1_fu_1218_p2();
    void thread_icmp_ln1498_2_fu_1418_p2();
    void thread_icmp_ln1498_3_fu_1618_p2();
    void thread_icmp_ln1498_4_fu_1818_p2();
    void thread_icmp_ln1498_5_fu_2018_p2();
    void thread_icmp_ln1498_6_fu_2218_p2();
    void thread_icmp_ln1498_fu_1018_p2();
    void thread_icmp_ln150_fu_395_p2();
    void thread_icmp_ln165_fu_596_p2();
    void thread_icmp_ln197_fu_962_p2();
    void thread_icmp_ln212_fu_2414_p2();
    void thread_in_V_V_blk_n();
    void thread_in_V_V_read();
    void thread_nf_fu_2408_p2();
    void thread_out_V_V_blk_n();
    void thread_out_V_V_din();
    void thread_out_V_V_write();
    void thread_select_ln204_1_fu_1224_p3();
    void thread_select_ln204_2_fu_1424_p3();
    void thread_select_ln204_3_fu_1624_p3();
    void thread_select_ln204_4_fu_1824_p3();
    void thread_select_ln204_5_fu_2024_p3();
    void thread_select_ln204_6_fu_2224_p3();
    void thread_select_ln204_fu_1024_p3();
    void thread_select_ln212_fu_2420_p3();
    void thread_sext_ln1333_1_fu_680_p1();
    void thread_sext_ln1333_2_fu_722_p1();
    void thread_sext_ln1333_3_fu_764_p1();
    void thread_sext_ln1333_4_fu_806_p1();
    void thread_sext_ln1333_5_fu_848_p1();
    void thread_sext_ln1333_6_fu_890_p1();
    void thread_sext_ln1333_fu_638_p1();
    void thread_sf_fu_956_p2();
    void thread_shl_ln147_1_fu_364_p2();
    void thread_shl_ln147_fu_358_p2();
    void thread_tmp_1_fu_1008_p4();
    void thread_tmp_2_fu_1208_p4();
    void thread_tmp_3_fu_1408_p4();
    void thread_tmp_4_fu_1608_p4();
    void thread_tmp_5_fu_1808_p4();
    void thread_tmp_6_fu_2008_p4();
    void thread_tmp_7_fu_2208_p4();
    void thread_trunc_ln1333_1_fu_628_p4();
    void thread_trunc_ln1333_2_fu_670_p4();
    void thread_trunc_ln1333_3_fu_712_p4();
    void thread_trunc_ln1333_4_fu_754_p4();
    void thread_trunc_ln1333_5_fu_796_p4();
    void thread_trunc_ln1333_6_fu_838_p4();
    void thread_trunc_ln1333_7_fu_880_p4();
    void thread_trunc_ln169_fu_602_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
