<!DOCTYPE html>

<html>
<!-- Styles -->
<style>
    #chartdiv {
      width: 100%;
      height: 1000px;
    }
</style>

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=utf-8">
  <title>OPTraceViewer</title>
  <script src="https://www.amcharts.com/lib/3/amcharts.js">
  </script>
  <script src="https://www.amcharts.com/lib/3/serial.js">
  </script>
  <script src="https://www.amcharts.com/lib/3/gantt.js">
  </script>
  <script src="https://www.amcharts.com/lib/3/themes/light.js">
  </script>
  <script src="https://www.amcharts.com/lib/3/plugins/export/export.min.js">
  </script>
  <link rel="stylesheet" href="https://www.amcharts.com/lib/3/plugins/export/export.css" type="text/css" media="all"/>

  <form name="userInputForm" action="javascript:userInputFormCallback()">
    <fieldset>
    <legend>Graph Filters:</legend>
    <table style="width:100%">
      <col width="50"></col>
      <col width="20"></col>
      <col width="60"></col>
      <tr>
        <td style="text-align: center"; colspan="3"><input type="number" name="userDurationFilterSecInput" id="userDurationFilterSecInput" value="2" min="0" max="6000" step="1"> sec</td>
        <td>Filter out run durations lower than this value</td>
      </tr>
      <tr>
        <td></td>
        <td></td>
        <td style="text-align: center"><input type="checkbox" name="userGroupPidSortSelected" id="userGroupPidSortSelected"></td>
        <td>Group sort by process ID</td>
      </tr>
      <tr>
        <td></td>
        <td bgcolor="#0099ff"></td>
        <td style="text-align: center"><input type="checkbox" name="userRollupSelected" id="userRollupSelected"></td>
        <td>Show rollup entries</td>
      </tr>
      <tr>
        <td></td>
        <td bgcolor="#8dc49f"></td>
        <td style="text-align: center"><input type="checkbox" name="userIndividualEntrySelected" id="userIndividualEntrySelected"></td>
        <td>Show individual entries</td>
      </tr>
      <tr>
        <td></td>
        <td bgcolor="#cd82ad"></td>
        <td style="text-align: center"><input type="checkbox" name="userCheckpointEntrySelected" id="userCheckpointEntrySelected"></td>
        <td>Show checkpoints entry</td>
      </tr>
       <tr>
        <td></td>
        <td bgcolor="#b9783f"></td>
        <td style="text-align: center"><input type="checkbox" name="userReportEntrySelected" id="userReportEntrySelected"></td>
        <td>Show report entry</td>
      </tr>

    </table>
    <br>
    <input name="Submit" type="submit" value="Update Graph">
    </fieldset>
  </form> 

  <div id="chartdiv">
  </div>

  <script>
  </script>

</head>


<body>
<table id="myDynamicTable" cellpadding="2" cellspacing="2" border="1" onclick="tester()">
  <tr>
  <td>Task</td>
  <td>Start</td>
  <td>Duration</td>
  </tr>
</table>
<script>
  // Default User Selected variables
  var m_secondFilter = 1;
  var m_groupPidSort = true;
  var m_showRollup = true;
  var m_showIndividualEntry = false;
  var m_showCheckpointEntry = false;
  var m_showReportEntry = false;

  function SetDefaultUserValues()
  {
    document.getElementById("userDurationFilterSecInput").value = m_secondFilter;
    document.getElementById("userGroupPidSortSelected").checked = m_groupPidSort;
    document.getElementById("userRollupSelected").checked = m_showRollup;
    document.getElementById("userIndividualEntrySelected").checked = m_showIndividualEntry;
    document.getElementById("userCheckpointEntrySelected").checked = m_showCheckpointEntry;
    document.getElementById("userReportEntrySelected").checked = m_showReportEntry;
  }

  window.onload = function(){
    SetDefaultUserValues();
  }




  // Header
  var header = "Keyword|pid|Entry|SrcFile|Catagory|TimeStampMSec|Action|Task|Tags|Misc";
                         
  // Insert Raw Data Here
  // Note: Do not change the following signature. 
  var csvData =    [
      "[OPTRACE]|10174|366|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S00_AXI_0_synth_1/bd_3329_vip_S00_AXI_0.tcl|vivado_synth|1620811765306|START|bd_3329_vip_S00_AXI_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|10174|367|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S00_AXI_0_synth_1/bd_3329_vip_S00_AXI_0.tcl|vivado_synth|1620811765310|START|Creating in-memory project|",
      "[OPTRACE]|10174|368|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S00_AXI_0_synth_1/bd_3329_vip_S00_AXI_0.tcl|vivado_synth|1620811773581|END|Creating in-memory project|",
      "[OPTRACE]|10174|369|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S00_AXI_0_synth_1/bd_3329_vip_S00_AXI_0.tcl|vivado_synth|1620811773581|START|Adding files|",
      "[OPTRACE]|10174|370|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S00_AXI_0_synth_1/bd_3329_vip_S00_AXI_0.tcl|vivado_synth|1620811774041|END|Adding files|",
      "[OPTRACE]|10174|371|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S00_AXI_0_synth_1/bd_3329_vip_S00_AXI_0.tcl|vivado_synth|1620811774042|START|Configure IP Cache|",
      "[OPTRACE]|10174|372|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S00_AXI_0_synth_1/bd_3329_vip_S00_AXI_0.tcl|vivado_synth|1620811774043|END|Configure IP Cache|",
      "[OPTRACE]|10174|373|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S00_AXI_0_synth_1/bd_3329_vip_S00_AXI_0.tcl|vivado_synth|1620811774044|START|synth_design|",
      "[OPTRACE]|10174|390|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S00_AXI_0_synth_1/bd_3329_vip_S00_AXI_0.tcl|vivado_synth|1620811919145|END|synth_design|",
      "[OPTRACE]|10174|391|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S00_AXI_0_synth_1/bd_3329_vip_S00_AXI_0.tcl|vivado_synth|1620811919145|START|Write IP Cache|",
      "[OPTRACE]|10174|392|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S00_AXI_0_synth_1/bd_3329_vip_S00_AXI_0.tcl|vivado_synth|1620811919867|END|Write IP Cache|",
      "[OPTRACE]|10174|393|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S00_AXI_0_synth_1/bd_3329_vip_S00_AXI_0.tcl|vivado_synth|1620811919867|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|10174|394|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S00_AXI_0_synth_1/bd_3329_vip_S00_AXI_0.tcl|vivado_synth|1620811920131|END|write_checkpoint|",
      "[OPTRACE]|10174|395|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S00_AXI_0_synth_1/bd_3329_vip_S00_AXI_0.tcl|vivado_synth|1620811920132|START|synth reports|REPORT",
      "[OPTRACE]|10174|396|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S00_AXI_0_synth_1/bd_3329_vip_S00_AXI_0.tcl|vivado_synth|1620811920132|END|synth reports|",
      "[OPTRACE]|10174|397|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S00_AXI_0_synth_1/bd_3329_vip_S00_AXI_0.tcl|vivado_synth|1620811920463|END|bd_3329_vip_S00_AXI_0_synth_1|",
      "[OPTRACE]|10622|382|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S01_AXI_0_synth_1/bd_3329_vip_S01_AXI_0.tcl|vivado_synth|1620811862736|START|bd_3329_vip_S01_AXI_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|10622|383|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S01_AXI_0_synth_1/bd_3329_vip_S01_AXI_0.tcl|vivado_synth|1620811862739|START|Creating in-memory project|",
      "[OPTRACE]|10622|384|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S01_AXI_0_synth_1/bd_3329_vip_S01_AXI_0.tcl|vivado_synth|1620811871409|END|Creating in-memory project|",
      "[OPTRACE]|10622|385|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S01_AXI_0_synth_1/bd_3329_vip_S01_AXI_0.tcl|vivado_synth|1620811871409|START|Adding files|",
      "[OPTRACE]|10622|386|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S01_AXI_0_synth_1/bd_3329_vip_S01_AXI_0.tcl|vivado_synth|1620811871815|END|Adding files|",
      "[OPTRACE]|10622|387|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S01_AXI_0_synth_1/bd_3329_vip_S01_AXI_0.tcl|vivado_synth|1620811871816|START|Configure IP Cache|",
      "[OPTRACE]|10622|388|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S01_AXI_0_synth_1/bd_3329_vip_S01_AXI_0.tcl|vivado_synth|1620811871818|END|Configure IP Cache|",
      "[OPTRACE]|10622|389|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S01_AXI_0_synth_1/bd_3329_vip_S01_AXI_0.tcl|vivado_synth|1620811871818|START|synth_design|",
      "[OPTRACE]|10622|415|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S01_AXI_0_synth_1/bd_3329_vip_S01_AXI_0.tcl|vivado_synth|1620812013314|END|synth_design|",
      "[OPTRACE]|10622|416|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S01_AXI_0_synth_1/bd_3329_vip_S01_AXI_0.tcl|vivado_synth|1620812013314|START|Write IP Cache|",
      "[OPTRACE]|10622|417|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S01_AXI_0_synth_1/bd_3329_vip_S01_AXI_0.tcl|vivado_synth|1620812013933|END|Write IP Cache|",
      "[OPTRACE]|10622|418|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S01_AXI_0_synth_1/bd_3329_vip_S01_AXI_0.tcl|vivado_synth|1620812013934|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|10622|419|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S01_AXI_0_synth_1/bd_3329_vip_S01_AXI_0.tcl|vivado_synth|1620812014097|END|write_checkpoint|",
      "[OPTRACE]|10622|420|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S01_AXI_0_synth_1/bd_3329_vip_S01_AXI_0.tcl|vivado_synth|1620812014097|START|synth reports|REPORT",
      "[OPTRACE]|10622|421|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S01_AXI_0_synth_1/bd_3329_vip_S01_AXI_0.tcl|vivado_synth|1620812014097|END|synth reports|",
      "[OPTRACE]|10622|422|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S01_AXI_0_synth_1/bd_3329_vip_S01_AXI_0.tcl|vivado_synth|1620812014389|END|bd_3329_vip_S01_AXI_0_synth_1|",
      "[OPTRACE]|10989|398|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_aws_0_synth_1/bd_3329_aws_0.tcl|vivado_synth|1620811929478|START|bd_3329_aws_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|10989|399|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_aws_0_synth_1/bd_3329_aws_0.tcl|vivado_synth|1620811929482|START|Creating in-memory project|",
      "[OPTRACE]|10989|400|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_aws_0_synth_1/bd_3329_aws_0.tcl|vivado_synth|1620811938066|END|Creating in-memory project|",
      "[OPTRACE]|10989|401|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_aws_0_synth_1/bd_3329_aws_0.tcl|vivado_synth|1620811938067|START|Adding files|",
      "[OPTRACE]|10989|402|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_aws_0_synth_1/bd_3329_aws_0.tcl|vivado_synth|1620811940011|END|Adding files|",
      "[OPTRACE]|10989|403|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_aws_0_synth_1/bd_3329_aws_0.tcl|vivado_synth|1620811940013|START|Configure IP Cache|",
      "[OPTRACE]|10989|404|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_aws_0_synth_1/bd_3329_aws_0.tcl|vivado_synth|1620811940015|END|Configure IP Cache|",
      "[OPTRACE]|10989|405|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_aws_0_synth_1/bd_3329_aws_0.tcl|vivado_synth|1620811940015|START|synth_design|",
      "[OPTRACE]|10989|694|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_aws_0_synth_1/bd_3329_aws_0.tcl|vivado_synth|1620812912318|END|synth_design|",
      "[OPTRACE]|10989|695|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_aws_0_synth_1/bd_3329_aws_0.tcl|vivado_synth|1620812912318|START|Write IP Cache|",
      "[OPTRACE]|10989|712|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_aws_0_synth_1/bd_3329_aws_0.tcl|vivado_synth|1620812991644|END|Write IP Cache|",
      "[OPTRACE]|10989|713|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_aws_0_synth_1/bd_3329_aws_0.tcl|vivado_synth|1620812991725|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|10989|730|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_aws_0_synth_1/bd_3329_aws_0.tcl|vivado_synth|1620813048016|END|write_checkpoint|",
      "[OPTRACE]|10989|731|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_aws_0_synth_1/bd_3329_aws_0.tcl|vivado_synth|1620813048016|START|synth reports|REPORT",
      "[OPTRACE]|10989|732|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_aws_0_synth_1/bd_3329_aws_0.tcl|vivado_synth|1620813048016|END|synth reports|",
      "[OPTRACE]|10989|743|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_aws_0_synth_1/bd_3329_aws_0.tcl|vivado_synth|1620813070105|END|bd_3329_aws_0_synth_1|",
      "[OPTRACE]|11557|424|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S02_AXI_0_synth_1/bd_3329_vip_S02_AXI_0.tcl|vivado_synth|1620812023402|START|bd_3329_vip_S02_AXI_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|11557|425|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S02_AXI_0_synth_1/bd_3329_vip_S02_AXI_0.tcl|vivado_synth|1620812023405|START|Creating in-memory project|",
      "[OPTRACE]|11557|430|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S02_AXI_0_synth_1/bd_3329_vip_S02_AXI_0.tcl|vivado_synth|1620812031947|END|Creating in-memory project|",
      "[OPTRACE]|11557|431|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S02_AXI_0_synth_1/bd_3329_vip_S02_AXI_0.tcl|vivado_synth|1620812031947|START|Adding files|",
      "[OPTRACE]|11557|432|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S02_AXI_0_synth_1/bd_3329_vip_S02_AXI_0.tcl|vivado_synth|1620812032397|END|Adding files|",
      "[OPTRACE]|11557|433|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S02_AXI_0_synth_1/bd_3329_vip_S02_AXI_0.tcl|vivado_synth|1620812032399|START|Configure IP Cache|",
      "[OPTRACE]|11557|434|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S02_AXI_0_synth_1/bd_3329_vip_S02_AXI_0.tcl|vivado_synth|1620812032408|END|Configure IP Cache|",
      "[OPTRACE]|11557|435|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_S02_AXI_0_synth_1/bd_3329_vip_S02_AXI_0.tcl|vivado_synth|1620812032408|END|bd_3329_vip_S02_AXI_0_synth_1|",
      "[OPTRACE]|11644|428|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_calib_reduce_0_synth_1/bd_3329_calib_reduce_0.tcl|vivado_synth|1620812026826|START|bd_3329_calib_reduce_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|11644|429|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_calib_reduce_0_synth_1/bd_3329_calib_reduce_0.tcl|vivado_synth|1620812026830|START|Creating in-memory project|",
      "[OPTRACE]|11644|439|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_calib_reduce_0_synth_1/bd_3329_calib_reduce_0.tcl|vivado_synth|1620812035358|END|Creating in-memory project|",
      "[OPTRACE]|11644|440|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_calib_reduce_0_synth_1/bd_3329_calib_reduce_0.tcl|vivado_synth|1620812035358|START|Adding files|",
      "[OPTRACE]|11644|441|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_calib_reduce_0_synth_1/bd_3329_calib_reduce_0.tcl|vivado_synth|1620812035743|END|Adding files|",
      "[OPTRACE]|11644|442|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_calib_reduce_0_synth_1/bd_3329_calib_reduce_0.tcl|vivado_synth|1620812035744|START|Configure IP Cache|",
      "[OPTRACE]|11644|443|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_calib_reduce_0_synth_1/bd_3329_calib_reduce_0.tcl|vivado_synth|1620812035745|END|Configure IP Cache|",
      "[OPTRACE]|11644|444|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_calib_reduce_0_synth_1/bd_3329_calib_reduce_0.tcl|vivado_synth|1620812035745|START|synth_design|",
      "[OPTRACE]|11644|462|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_calib_reduce_0_synth_1/bd_3329_calib_reduce_0.tcl|vivado_synth|1620812175353|END|synth_design|",
      "[OPTRACE]|11644|463|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_calib_reduce_0_synth_1/bd_3329_calib_reduce_0.tcl|vivado_synth|1620812175354|START|Write IP Cache|",
      "[OPTRACE]|11644|464|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_calib_reduce_0_synth_1/bd_3329_calib_reduce_0.tcl|vivado_synth|1620812175841|END|Write IP Cache|",
      "[OPTRACE]|11644|465|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_calib_reduce_0_synth_1/bd_3329_calib_reduce_0.tcl|vivado_synth|1620812175842|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|11644|466|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_calib_reduce_0_synth_1/bd_3329_calib_reduce_0.tcl|vivado_synth|1620812176044|END|write_checkpoint|",
      "[OPTRACE]|11644|467|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_calib_reduce_0_synth_1/bd_3329_calib_reduce_0.tcl|vivado_synth|1620812176044|START|synth reports|REPORT",
      "[OPTRACE]|11644|468|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_calib_reduce_0_synth_1/bd_3329_calib_reduce_0.tcl|vivado_synth|1620812176044|END|synth reports|",
      "[OPTRACE]|11644|469|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_calib_reduce_0_synth_1/bd_3329_calib_reduce_0.tcl|vivado_synth|1620812176305|END|bd_3329_calib_reduce_0_synth_1|",
      "[OPTRACE]|11835|446|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM00_0_synth_1/bd_3329_vip_DDR4_MEM00_0.tcl|vivado_synth|1620812040649|START|bd_3329_vip_DDR4_MEM00_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|11835|447|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM00_0_synth_1/bd_3329_vip_DDR4_MEM00_0.tcl|vivado_synth|1620812040652|START|Creating in-memory project|",
      "[OPTRACE]|11835|450|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM00_0_synth_1/bd_3329_vip_DDR4_MEM00_0.tcl|vivado_synth|1620812049455|END|Creating in-memory project|",
      "[OPTRACE]|11835|451|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM00_0_synth_1/bd_3329_vip_DDR4_MEM00_0.tcl|vivado_synth|1620812049455|START|Adding files|",
      "[OPTRACE]|11835|452|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM00_0_synth_1/bd_3329_vip_DDR4_MEM00_0.tcl|vivado_synth|1620812049934|END|Adding files|",
      "[OPTRACE]|11835|453|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM00_0_synth_1/bd_3329_vip_DDR4_MEM00_0.tcl|vivado_synth|1620812049935|START|Configure IP Cache|",
      "[OPTRACE]|11835|454|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM00_0_synth_1/bd_3329_vip_DDR4_MEM00_0.tcl|vivado_synth|1620812049937|END|Configure IP Cache|",
      "[OPTRACE]|11835|455|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM00_0_synth_1/bd_3329_vip_DDR4_MEM00_0.tcl|vivado_synth|1620812049937|START|synth_design|",
      "[OPTRACE]|11835|472|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM00_0_synth_1/bd_3329_vip_DDR4_MEM00_0.tcl|vivado_synth|1620812190883|END|synth_design|",
      "[OPTRACE]|11835|473|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM00_0_synth_1/bd_3329_vip_DDR4_MEM00_0.tcl|vivado_synth|1620812190883|START|Write IP Cache|",
      "[OPTRACE]|11835|474|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM00_0_synth_1/bd_3329_vip_DDR4_MEM00_0.tcl|vivado_synth|1620812191608|END|Write IP Cache|",
      "[OPTRACE]|11835|475|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM00_0_synth_1/bd_3329_vip_DDR4_MEM00_0.tcl|vivado_synth|1620812191608|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|11835|476|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM00_0_synth_1/bd_3329_vip_DDR4_MEM00_0.tcl|vivado_synth|1620812191876|END|write_checkpoint|",
      "[OPTRACE]|11835|477|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM00_0_synth_1/bd_3329_vip_DDR4_MEM00_0.tcl|vivado_synth|1620812191877|START|synth reports|REPORT",
      "[OPTRACE]|11835|478|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM00_0_synth_1/bd_3329_vip_DDR4_MEM00_0.tcl|vivado_synth|1620812191877|END|synth reports|",
      "[OPTRACE]|11835|479|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM00_0_synth_1/bd_3329_vip_DDR4_MEM00_0.tcl|vivado_synth|1620812192179|END|bd_3329_vip_DDR4_MEM00_0_synth_1|",
      "[OPTRACE]|12023|448|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_ocl_0_synth_1/cl_axi_clk_metadata_ocl_0.tcl|vivado_synth|1620812047479|START|cl_axi_clk_metadata_ocl_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|12023|449|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_ocl_0_synth_1/cl_axi_clk_metadata_ocl_0.tcl|vivado_synth|1620812047483|START|Creating in-memory project|",
      "[OPTRACE]|12023|456|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_ocl_0_synth_1/cl_axi_clk_metadata_ocl_0.tcl|vivado_synth|1620812056035|END|Creating in-memory project|",
      "[OPTRACE]|12023|457|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_ocl_0_synth_1/cl_axi_clk_metadata_ocl_0.tcl|vivado_synth|1620812056035|START|Adding files|",
      "[OPTRACE]|12023|458|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_ocl_0_synth_1/cl_axi_clk_metadata_ocl_0.tcl|vivado_synth|1620812056650|END|Adding files|",
      "[OPTRACE]|12023|459|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_ocl_0_synth_1/cl_axi_clk_metadata_ocl_0.tcl|vivado_synth|1620812056651|START|Configure IP Cache|",
      "[OPTRACE]|12023|460|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_ocl_0_synth_1/cl_axi_clk_metadata_ocl_0.tcl|vivado_synth|1620812056652|END|Configure IP Cache|",
      "[OPTRACE]|12023|461|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_ocl_0_synth_1/cl_axi_clk_metadata_ocl_0.tcl|vivado_synth|1620812056652|START|synth_design|",
      "[OPTRACE]|12023|486|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_ocl_0_synth_1/cl_axi_clk_metadata_ocl_0.tcl|vivado_synth|1620812197457|END|synth_design|",
      "[OPTRACE]|12023|487|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_ocl_0_synth_1/cl_axi_clk_metadata_ocl_0.tcl|vivado_synth|1620812197457|START|Write IP Cache|",
      "[OPTRACE]|12023|488|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_ocl_0_synth_1/cl_axi_clk_metadata_ocl_0.tcl|vivado_synth|1620812198020|END|Write IP Cache|",
      "[OPTRACE]|12023|489|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_ocl_0_synth_1/cl_axi_clk_metadata_ocl_0.tcl|vivado_synth|1620812198021|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|12023|490|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_ocl_0_synth_1/cl_axi_clk_metadata_ocl_0.tcl|vivado_synth|1620812198225|END|write_checkpoint|",
      "[OPTRACE]|12023|491|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_ocl_0_synth_1/cl_axi_clk_metadata_ocl_0.tcl|vivado_synth|1620812198225|START|synth reports|REPORT",
      "[OPTRACE]|12023|492|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_ocl_0_synth_1/cl_axi_clk_metadata_ocl_0.tcl|vivado_synth|1620812198225|END|synth reports|",
      "[OPTRACE]|12023|493|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_ocl_0_synth_1/cl_axi_clk_metadata_ocl_0.tcl|vivado_synth|1620812198513|END|cl_axi_clk_metadata_ocl_0_synth_1|",
      "[OPTRACE]|12551|470|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_pcis_0_synth_1/cl_axi_clk_metadata_pcis_0.tcl|vivado_synth|1620812185113|START|cl_axi_clk_metadata_pcis_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|12551|471|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_pcis_0_synth_1/cl_axi_clk_metadata_pcis_0.tcl|vivado_synth|1620812185118|START|Creating in-memory project|",
      "[OPTRACE]|12551|480|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_pcis_0_synth_1/cl_axi_clk_metadata_pcis_0.tcl|vivado_synth|1620812193409|END|Creating in-memory project|",
      "[OPTRACE]|12551|481|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_pcis_0_synth_1/cl_axi_clk_metadata_pcis_0.tcl|vivado_synth|1620812193409|START|Adding files|",
      "[OPTRACE]|12551|482|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_pcis_0_synth_1/cl_axi_clk_metadata_pcis_0.tcl|vivado_synth|1620812193988|END|Adding files|",
      "[OPTRACE]|12551|483|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_pcis_0_synth_1/cl_axi_clk_metadata_pcis_0.tcl|vivado_synth|1620812193989|START|Configure IP Cache|",
      "[OPTRACE]|12551|484|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_pcis_0_synth_1/cl_axi_clk_metadata_pcis_0.tcl|vivado_synth|1620812193990|END|Configure IP Cache|",
      "[OPTRACE]|12551|485|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_pcis_0_synth_1/cl_axi_clk_metadata_pcis_0.tcl|vivado_synth|1620812193991|START|synth_design|",
      "[OPTRACE]|12551|534|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_pcis_0_synth_1/cl_axi_clk_metadata_pcis_0.tcl|vivado_synth|1620812336232|END|synth_design|",
      "[OPTRACE]|12551|535|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_pcis_0_synth_1/cl_axi_clk_metadata_pcis_0.tcl|vivado_synth|1620812336232|START|Write IP Cache|",
      "[OPTRACE]|12551|536|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_pcis_0_synth_1/cl_axi_clk_metadata_pcis_0.tcl|vivado_synth|1620812337016|END|Write IP Cache|",
      "[OPTRACE]|12551|537|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_pcis_0_synth_1/cl_axi_clk_metadata_pcis_0.tcl|vivado_synth|1620812337017|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|12551|538|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_pcis_0_synth_1/cl_axi_clk_metadata_pcis_0.tcl|vivado_synth|1620812337458|END|write_checkpoint|",
      "[OPTRACE]|12551|539|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_pcis_0_synth_1/cl_axi_clk_metadata_pcis_0.tcl|vivado_synth|1620812337458|START|synth reports|REPORT",
      "[OPTRACE]|12551|540|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_pcis_0_synth_1/cl_axi_clk_metadata_pcis_0.tcl|vivado_synth|1620812337458|END|synth reports|",
      "[OPTRACE]|12551|541|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_axi_clk_metadata_pcis_0_synth_1/cl_axi_clk_metadata_pcis_0.tcl|vivado_synth|1620812337836|END|cl_axi_clk_metadata_pcis_0_synth_1|",
      "[OPTRACE]|12840|494|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM01_0_synth_1/bd_3329_vip_DDR4_MEM01_0.tcl|vivado_synth|1620812201225|START|bd_3329_vip_DDR4_MEM01_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|12840|495|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM01_0_synth_1/bd_3329_vip_DDR4_MEM01_0.tcl|vivado_synth|1620812201229|START|Creating in-memory project|",
      "[OPTRACE]|12840|498|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM01_0_synth_1/bd_3329_vip_DDR4_MEM01_0.tcl|vivado_synth|1620812209799|END|Creating in-memory project|",
      "[OPTRACE]|12840|499|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM01_0_synth_1/bd_3329_vip_DDR4_MEM01_0.tcl|vivado_synth|1620812209800|START|Adding files|",
      "[OPTRACE]|12840|500|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM01_0_synth_1/bd_3329_vip_DDR4_MEM01_0.tcl|vivado_synth|1620812210260|END|Adding files|",
      "[OPTRACE]|12840|501|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM01_0_synth_1/bd_3329_vip_DDR4_MEM01_0.tcl|vivado_synth|1620812210261|START|Configure IP Cache|",
      "[OPTRACE]|12840|502|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM01_0_synth_1/bd_3329_vip_DDR4_MEM01_0.tcl|vivado_synth|1620812210268|END|Configure IP Cache|",
      "[OPTRACE]|12840|503|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM01_0_synth_1/bd_3329_vip_DDR4_MEM01_0.tcl|vivado_synth|1620812210268|END|bd_3329_vip_DDR4_MEM01_0_synth_1|",
      "[OPTRACE]|13128|496|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM02_0_synth_1/bd_3329_vip_DDR4_MEM02_0.tcl|vivado_synth|1620812207781|START|bd_3329_vip_DDR4_MEM02_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|13128|497|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM02_0_synth_1/bd_3329_vip_DDR4_MEM02_0.tcl|vivado_synth|1620812207786|START|Creating in-memory project|",
      "[OPTRACE]|13128|504|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM02_0_synth_1/bd_3329_vip_DDR4_MEM02_0.tcl|vivado_synth|1620812216315|END|Creating in-memory project|",
      "[OPTRACE]|13128|505|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM02_0_synth_1/bd_3329_vip_DDR4_MEM02_0.tcl|vivado_synth|1620812216315|START|Adding files|",
      "[OPTRACE]|13128|506|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM02_0_synth_1/bd_3329_vip_DDR4_MEM02_0.tcl|vivado_synth|1620812216814|END|Adding files|",
      "[OPTRACE]|13128|507|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM02_0_synth_1/bd_3329_vip_DDR4_MEM02_0.tcl|vivado_synth|1620812216815|START|Configure IP Cache|",
      "[OPTRACE]|13128|508|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM02_0_synth_1/bd_3329_vip_DDR4_MEM02_0.tcl|vivado_synth|1620812216826|END|Configure IP Cache|",
      "[OPTRACE]|13128|509|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM02_0_synth_1/bd_3329_vip_DDR4_MEM02_0.tcl|vivado_synth|1620812216827|END|bd_3329_vip_DDR4_MEM02_0_synth_1|",
      "[OPTRACE]|13218|510|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM03_0_synth_1/bd_3329_vip_DDR4_MEM03_0.tcl|vivado_synth|1620812218654|START|bd_3329_vip_DDR4_MEM03_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|13218|511|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM03_0_synth_1/bd_3329_vip_DDR4_MEM03_0.tcl|vivado_synth|1620812218657|START|Creating in-memory project|",
      "[OPTRACE]|13218|514|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM03_0_synth_1/bd_3329_vip_DDR4_MEM03_0.tcl|vivado_synth|1620812227246|END|Creating in-memory project|",
      "[OPTRACE]|13218|515|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM03_0_synth_1/bd_3329_vip_DDR4_MEM03_0.tcl|vivado_synth|1620812227246|START|Adding files|",
      "[OPTRACE]|13218|516|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM03_0_synth_1/bd_3329_vip_DDR4_MEM03_0.tcl|vivado_synth|1620812227666|END|Adding files|",
      "[OPTRACE]|13218|517|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM03_0_synth_1/bd_3329_vip_DDR4_MEM03_0.tcl|vivado_synth|1620812227667|START|Configure IP Cache|",
      "[OPTRACE]|13218|518|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM03_0_synth_1/bd_3329_vip_DDR4_MEM03_0.tcl|vivado_synth|1620812227674|END|Configure IP Cache|",
      "[OPTRACE]|13218|519|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_vip_DDR4_MEM03_0_synth_1/bd_3329_vip_DDR4_MEM03_0.tcl|vivado_synth|1620812227675|END|bd_3329_vip_DDR4_MEM03_0_synth_1|",
      "[OPTRACE]|13306|512|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_fifo_0_synth_1/cl_dpa_fifo_0.tcl|vivado_synth|1620812225416|START|cl_dpa_fifo_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|13306|513|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_fifo_0_synth_1/cl_dpa_fifo_0.tcl|vivado_synth|1620812225421|START|Creating in-memory project|",
      "[OPTRACE]|13306|520|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_fifo_0_synth_1/cl_dpa_fifo_0.tcl|vivado_synth|1620812234258|END|Creating in-memory project|",
      "[OPTRACE]|13306|521|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_fifo_0_synth_1/cl_dpa_fifo_0.tcl|vivado_synth|1620812234258|START|Adding files|",
      "[OPTRACE]|13306|522|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_fifo_0_synth_1/cl_dpa_fifo_0.tcl|vivado_synth|1620812234747|END|Adding files|",
      "[OPTRACE]|13306|523|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_fifo_0_synth_1/cl_dpa_fifo_0.tcl|vivado_synth|1620812234748|START|Configure IP Cache|",
      "[OPTRACE]|13306|524|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_fifo_0_synth_1/cl_dpa_fifo_0.tcl|vivado_synth|1620812234793|END|Configure IP Cache|",
      "[OPTRACE]|13306|525|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_fifo_0_synth_1/cl_dpa_fifo_0.tcl|vivado_synth|1620812234793|START|synth_design|",
      "[OPTRACE]|13306|566|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_fifo_0_synth_1/cl_dpa_fifo_0.tcl|vivado_synth|1620812438829|END|synth_design|",
      "[OPTRACE]|13306|567|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_fifo_0_synth_1/cl_dpa_fifo_0.tcl|vivado_synth|1620812438829|START|Write IP Cache|",
      "[OPTRACE]|13306|568|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_fifo_0_synth_1/cl_dpa_fifo_0.tcl|vivado_synth|1620812440429|END|Write IP Cache|",
      "[OPTRACE]|13306|569|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_fifo_0_synth_1/cl_dpa_fifo_0.tcl|vivado_synth|1620812440431|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|13306|570|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_fifo_0_synth_1/cl_dpa_fifo_0.tcl|vivado_synth|1620812441262|END|write_checkpoint|",
      "[OPTRACE]|13306|571|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_fifo_0_synth_1/cl_dpa_fifo_0.tcl|vivado_synth|1620812441262|START|synth reports|REPORT",
      "[OPTRACE]|13306|572|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_fifo_0_synth_1/cl_dpa_fifo_0.tcl|vivado_synth|1620812441262|END|synth reports|",
      "[OPTRACE]|13306|573|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_fifo_0_synth_1/cl_dpa_fifo_0.tcl|vivado_synth|1620812441899|END|cl_dpa_fifo_0_synth_1|",
      "[OPTRACE]|13396|526|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_mmu_0_synth_1/cl_feature_rom_mmu_0.tcl|vivado_synth|1620812236443|START|cl_feature_rom_mmu_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|13396|527|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_mmu_0_synth_1/cl_feature_rom_mmu_0.tcl|vivado_synth|1620812236448|START|Creating in-memory project|",
      "[OPTRACE]|13396|528|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_mmu_0_synth_1/cl_feature_rom_mmu_0.tcl|vivado_synth|1620812244859|END|Creating in-memory project|",
      "[OPTRACE]|13396|529|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_mmu_0_synth_1/cl_feature_rom_mmu_0.tcl|vivado_synth|1620812244859|START|Adding files|",
      "[OPTRACE]|13396|530|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_mmu_0_synth_1/cl_feature_rom_mmu_0.tcl|vivado_synth|1620812245363|END|Adding files|",
      "[OPTRACE]|13396|531|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_mmu_0_synth_1/cl_feature_rom_mmu_0.tcl|vivado_synth|1620812245364|START|Configure IP Cache|",
      "[OPTRACE]|13396|532|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_mmu_0_synth_1/cl_feature_rom_mmu_0.tcl|vivado_synth|1620812245377|END|Configure IP Cache|",
      "[OPTRACE]|13396|533|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_mmu_0_synth_1/cl_feature_rom_mmu_0.tcl|vivado_synth|1620812245377|START|synth_design|",
      "[OPTRACE]|13396|550|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_mmu_0_synth_1/cl_feature_rom_mmu_0.tcl|vivado_synth|1620812392735|END|synth_design|",
      "[OPTRACE]|13396|551|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_mmu_0_synth_1/cl_feature_rom_mmu_0.tcl|vivado_synth|1620812392735|START|Write IP Cache|",
      "[OPTRACE]|13396|552|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_mmu_0_synth_1/cl_feature_rom_mmu_0.tcl|vivado_synth|1620812393292|END|Write IP Cache|",
      "[OPTRACE]|13396|553|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_mmu_0_synth_1/cl_feature_rom_mmu_0.tcl|vivado_synth|1620812393293|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|13396|554|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_mmu_0_synth_1/cl_feature_rom_mmu_0.tcl|vivado_synth|1620812393512|END|write_checkpoint|",
      "[OPTRACE]|13396|555|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_mmu_0_synth_1/cl_feature_rom_mmu_0.tcl|vivado_synth|1620812393513|START|synth reports|REPORT",
      "[OPTRACE]|13396|556|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_mmu_0_synth_1/cl_feature_rom_mmu_0.tcl|vivado_synth|1620812393513|END|synth reports|",
      "[OPTRACE]|13396|557|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_mmu_0_synth_1/cl_feature_rom_mmu_0.tcl|vivado_synth|1620812393843|END|cl_feature_rom_mmu_0_synth_1|",
      "[OPTRACE]|14003|542|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_ii_level0_wire_0_synth_1/cl_ii_level0_wire_0.tcl|vivado_synth|1620812347712|START|cl_ii_level0_wire_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|14003|543|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_ii_level0_wire_0_synth_1/cl_ii_level0_wire_0.tcl|vivado_synth|1620812347716|START|Creating in-memory project|",
      "[OPTRACE]|14003|544|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_ii_level0_wire_0_synth_1/cl_ii_level0_wire_0.tcl|vivado_synth|1620812356704|END|Creating in-memory project|",
      "[OPTRACE]|14003|545|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_ii_level0_wire_0_synth_1/cl_ii_level0_wire_0.tcl|vivado_synth|1620812356704|START|Adding files|",
      "[OPTRACE]|14003|546|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_ii_level0_wire_0_synth_1/cl_ii_level0_wire_0.tcl|vivado_synth|1620812357862|END|Adding files|",
      "[OPTRACE]|14003|547|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_ii_level0_wire_0_synth_1/cl_ii_level0_wire_0.tcl|vivado_synth|1620812357863|START|Configure IP Cache|",
      "[OPTRACE]|14003|548|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_ii_level0_wire_0_synth_1/cl_ii_level0_wire_0.tcl|vivado_synth|1620812357864|END|Configure IP Cache|",
      "[OPTRACE]|14003|549|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_ii_level0_wire_0_synth_1/cl_ii_level0_wire_0.tcl|vivado_synth|1620812357864|START|synth_design|",
      "[OPTRACE]|14003|582|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_ii_level0_wire_0_synth_1/cl_ii_level0_wire_0.tcl|vivado_synth|1620812514449|END|synth_design|",
      "[OPTRACE]|14003|583|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_ii_level0_wire_0_synth_1/cl_ii_level0_wire_0.tcl|vivado_synth|1620812514449|START|Write IP Cache|",
      "[OPTRACE]|14003|584|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_ii_level0_wire_0_synth_1/cl_ii_level0_wire_0.tcl|vivado_synth|1620812516367|END|Write IP Cache|",
      "[OPTRACE]|14003|585|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_ii_level0_wire_0_synth_1/cl_ii_level0_wire_0.tcl|vivado_synth|1620812516368|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|14003|586|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_ii_level0_wire_0_synth_1/cl_ii_level0_wire_0.tcl|vivado_synth|1620812517498|END|write_checkpoint|",
      "[OPTRACE]|14003|587|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_ii_level0_wire_0_synth_1/cl_ii_level0_wire_0.tcl|vivado_synth|1620812517498|START|synth reports|REPORT",
      "[OPTRACE]|14003|588|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_ii_level0_wire_0_synth_1/cl_ii_level0_wire_0.tcl|vivado_synth|1620812517498|END|synth reports|",
      "[OPTRACE]|14003|589|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_ii_level0_wire_0_synth_1/cl_ii_level0_wire_0.tcl|vivado_synth|1620812518266|END|cl_ii_level0_wire_0_synth_1|",
      "[OPTRACE]|14298|558|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_aws_0_0_synth_1/cl_aws_0_0.tcl|vivado_synth|1620812403712|START|cl_aws_0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|14298|559|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_aws_0_0_synth_1/cl_aws_0_0.tcl|vivado_synth|1620812403716|START|Creating in-memory project|",
      "[OPTRACE]|14298|560|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_aws_0_0_synth_1/cl_aws_0_0.tcl|vivado_synth|1620812412780|END|Creating in-memory project|",
      "[OPTRACE]|14298|561|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_aws_0_0_synth_1/cl_aws_0_0.tcl|vivado_synth|1620812412780|START|Adding files|",
      "[OPTRACE]|14298|562|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_aws_0_0_synth_1/cl_aws_0_0.tcl|vivado_synth|1620812415255|END|Adding files|",
      "[OPTRACE]|14298|563|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_aws_0_0_synth_1/cl_aws_0_0.tcl|vivado_synth|1620812415257|START|Configure IP Cache|",
      "[OPTRACE]|14298|564|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_aws_0_0_synth_1/cl_aws_0_0.tcl|vivado_synth|1620812415258|END|Configure IP Cache|",
      "[OPTRACE]|14298|565|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_aws_0_0_synth_1/cl_aws_0_0.tcl|vivado_synth|1620812415259|START|synth_design|",
      "[OPTRACE]|14298|630|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_aws_0_0_synth_1/cl_aws_0_0.tcl|vivado_synth|1620812706496|END|synth_design|",
      "[OPTRACE]|14298|631|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_aws_0_0_synth_1/cl_aws_0_0.tcl|vivado_synth|1620812706496|START|Write IP Cache|",
      "[OPTRACE]|14298|632|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_aws_0_0_synth_1/cl_aws_0_0.tcl|vivado_synth|1620812708112|END|Write IP Cache|",
      "[OPTRACE]|14298|633|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_aws_0_0_synth_1/cl_aws_0_0.tcl|vivado_synth|1620812708113|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|14298|634|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_aws_0_0_synth_1/cl_aws_0_0.tcl|vivado_synth|1620812708795|END|write_checkpoint|",
      "[OPTRACE]|14298|635|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_aws_0_0_synth_1/cl_aws_0_0.tcl|vivado_synth|1620812708795|START|synth reports|REPORT",
      "[OPTRACE]|14298|636|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_aws_0_0_synth_1/cl_aws_0_0.tcl|vivado_synth|1620812708795|END|synth reports|",
      "[OPTRACE]|14298|637|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_aws_0_0_synth_1/cl_aws_0_0.tcl|vivado_synth|1620812709648|END|cl_aws_0_0_synth_1|",
      "[OPTRACE]|14666|574|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice2_0_synth_1/cl_dpa_reg_slice2_0.tcl|vivado_synth|1620812451535|START|cl_dpa_reg_slice2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|14666|575|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice2_0_synth_1/cl_dpa_reg_slice2_0.tcl|vivado_synth|1620812451538|START|Creating in-memory project|",
      "[OPTRACE]|14666|576|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice2_0_synth_1/cl_dpa_reg_slice2_0.tcl|vivado_synth|1620812460962|END|Creating in-memory project|",
      "[OPTRACE]|14666|577|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice2_0_synth_1/cl_dpa_reg_slice2_0.tcl|vivado_synth|1620812460962|START|Adding files|",
      "[OPTRACE]|14666|578|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice2_0_synth_1/cl_dpa_reg_slice2_0.tcl|vivado_synth|1620812461406|END|Adding files|",
      "[OPTRACE]|14666|579|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice2_0_synth_1/cl_dpa_reg_slice2_0.tcl|vivado_synth|1620812461407|START|Configure IP Cache|",
      "[OPTRACE]|14666|580|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice2_0_synth_1/cl_dpa_reg_slice2_0.tcl|vivado_synth|1620812461409|END|Configure IP Cache|",
      "[OPTRACE]|14666|581|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice2_0_synth_1/cl_dpa_reg_slice2_0.tcl|vivado_synth|1620812461409|START|synth_design|",
      "[OPTRACE]|14666|598|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice2_0_synth_1/cl_dpa_reg_slice2_0.tcl|vivado_synth|1620812610591|END|synth_design|",
      "[OPTRACE]|14666|599|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice2_0_synth_1/cl_dpa_reg_slice2_0.tcl|vivado_synth|1620812610591|START|Write IP Cache|",
      "[OPTRACE]|14666|600|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice2_0_synth_1/cl_dpa_reg_slice2_0.tcl|vivado_synth|1620812611206|END|Write IP Cache|",
      "[OPTRACE]|14666|601|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice2_0_synth_1/cl_dpa_reg_slice2_0.tcl|vivado_synth|1620812611207|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|14666|602|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice2_0_synth_1/cl_dpa_reg_slice2_0.tcl|vivado_synth|1620812611526|END|write_checkpoint|",
      "[OPTRACE]|14666|603|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice2_0_synth_1/cl_dpa_reg_slice2_0.tcl|vivado_synth|1620812611526|START|synth reports|REPORT",
      "[OPTRACE]|14666|604|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice2_0_synth_1/cl_dpa_reg_slice2_0.tcl|vivado_synth|1620812611526|END|synth reports|",
      "[OPTRACE]|14666|605|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice2_0_synth_1/cl_dpa_reg_slice2_0.tcl|vivado_synth|1620812611859|END|cl_dpa_reg_slice2_0_synth_1|",
      "[OPTRACE]|15110|590|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice_0_synth_1/cl_dpa_reg_slice_0.tcl|vivado_synth|1620812527901|START|cl_dpa_reg_slice_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|15110|591|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice_0_synth_1/cl_dpa_reg_slice_0.tcl|vivado_synth|1620812527906|START|Creating in-memory project|",
      "[OPTRACE]|15110|592|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice_0_synth_1/cl_dpa_reg_slice_0.tcl|vivado_synth|1620812537050|END|Creating in-memory project|",
      "[OPTRACE]|15110|593|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice_0_synth_1/cl_dpa_reg_slice_0.tcl|vivado_synth|1620812537050|START|Adding files|",
      "[OPTRACE]|15110|594|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice_0_synth_1/cl_dpa_reg_slice_0.tcl|vivado_synth|1620812537476|END|Adding files|",
      "[OPTRACE]|15110|595|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice_0_synth_1/cl_dpa_reg_slice_0.tcl|vivado_synth|1620812537477|START|Configure IP Cache|",
      "[OPTRACE]|15110|596|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice_0_synth_1/cl_dpa_reg_slice_0.tcl|vivado_synth|1620812537479|END|Configure IP Cache|",
      "[OPTRACE]|15110|597|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice_0_synth_1/cl_dpa_reg_slice_0.tcl|vivado_synth|1620812537480|START|synth_design|",
      "[OPTRACE]|15110|614|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice_0_synth_1/cl_dpa_reg_slice_0.tcl|vivado_synth|1620812684403|END|synth_design|",
      "[OPTRACE]|15110|615|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice_0_synth_1/cl_dpa_reg_slice_0.tcl|vivado_synth|1620812684403|START|Write IP Cache|",
      "[OPTRACE]|15110|616|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice_0_synth_1/cl_dpa_reg_slice_0.tcl|vivado_synth|1620812685023|END|Write IP Cache|",
      "[OPTRACE]|15110|617|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice_0_synth_1/cl_dpa_reg_slice_0.tcl|vivado_synth|1620812685023|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|15110|618|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice_0_synth_1/cl_dpa_reg_slice_0.tcl|vivado_synth|1620812685266|END|write_checkpoint|",
      "[OPTRACE]|15110|619|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice_0_synth_1/cl_dpa_reg_slice_0.tcl|vivado_synth|1620812685266|START|synth reports|REPORT",
      "[OPTRACE]|15110|620|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice_0_synth_1/cl_dpa_reg_slice_0.tcl|vivado_synth|1620812685266|END|synth reports|",
      "[OPTRACE]|15110|621|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_reg_slice_0_synth_1/cl_dpa_reg_slice_0.tcl|vivado_synth|1620812685537|END|cl_dpa_reg_slice_0_synth_1|",
      "[OPTRACE]|15480|606|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon3_0_synth_1/cl_dpa_mon3_0.tcl|vivado_synth|1620812620796|START|cl_dpa_mon3_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|15480|607|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon3_0_synth_1/cl_dpa_mon3_0.tcl|vivado_synth|1620812620800|START|Creating in-memory project|",
      "[OPTRACE]|15480|608|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon3_0_synth_1/cl_dpa_mon3_0.tcl|vivado_synth|1620812629584|END|Creating in-memory project|",
      "[OPTRACE]|15480|609|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon3_0_synth_1/cl_dpa_mon3_0.tcl|vivado_synth|1620812629584|START|Adding files|",
      "[OPTRACE]|15480|610|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon3_0_synth_1/cl_dpa_mon3_0.tcl|vivado_synth|1620812630061|END|Adding files|",
      "[OPTRACE]|15480|611|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon3_0_synth_1/cl_dpa_mon3_0.tcl|vivado_synth|1620812630062|START|Configure IP Cache|",
      "[OPTRACE]|15480|612|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon3_0_synth_1/cl_dpa_mon3_0.tcl|vivado_synth|1620812630064|END|Configure IP Cache|",
      "[OPTRACE]|15480|613|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon3_0_synth_1/cl_dpa_mon3_0.tcl|vivado_synth|1620812630064|START|synth_design|",
      "[OPTRACE]|15480|646|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon3_0_synth_1/cl_dpa_mon3_0.tcl|vivado_synth|1620812793175|END|synth_design|",
      "[OPTRACE]|15480|647|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon3_0_synth_1/cl_dpa_mon3_0.tcl|vivado_synth|1620812793175|START|Write IP Cache|",
      "[OPTRACE]|15480|648|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon3_0_synth_1/cl_dpa_mon3_0.tcl|vivado_synth|1620812794810|END|Write IP Cache|",
      "[OPTRACE]|15480|649|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon3_0_synth_1/cl_dpa_mon3_0.tcl|vivado_synth|1620812794812|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|15480|650|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon3_0_synth_1/cl_dpa_mon3_0.tcl|vivado_synth|1620812795799|END|write_checkpoint|",
      "[OPTRACE]|15480|651|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon3_0_synth_1/cl_dpa_mon3_0.tcl|vivado_synth|1620812795799|START|synth reports|REPORT",
      "[OPTRACE]|15480|652|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon3_0_synth_1/cl_dpa_mon3_0.tcl|vivado_synth|1620812795799|END|synth reports|",
      "[OPTRACE]|15480|653|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon3_0_synth_1/cl_dpa_mon3_0.tcl|vivado_synth|1620812796340|END|cl_dpa_mon3_0_synth_1|",
      "[OPTRACE]|15848|622|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon2_0_synth_1/cl_dpa_mon2_0.tcl|vivado_synth|1620812694668|START|cl_dpa_mon2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|15848|623|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon2_0_synth_1/cl_dpa_mon2_0.tcl|vivado_synth|1620812694671|START|Creating in-memory project|",
      "[OPTRACE]|15848|624|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon2_0_synth_1/cl_dpa_mon2_0.tcl|vivado_synth|1620812703132|END|Creating in-memory project|",
      "[OPTRACE]|15848|625|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon2_0_synth_1/cl_dpa_mon2_0.tcl|vivado_synth|1620812703133|START|Adding files|",
      "[OPTRACE]|15848|626|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon2_0_synth_1/cl_dpa_mon2_0.tcl|vivado_synth|1620812703562|END|Adding files|",
      "[OPTRACE]|15848|627|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon2_0_synth_1/cl_dpa_mon2_0.tcl|vivado_synth|1620812703562|START|Configure IP Cache|",
      "[OPTRACE]|15848|628|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon2_0_synth_1/cl_dpa_mon2_0.tcl|vivado_synth|1620812703564|END|Configure IP Cache|",
      "[OPTRACE]|15848|629|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon2_0_synth_1/cl_dpa_mon2_0.tcl|vivado_synth|1620812703565|START|synth_design|",
      "[OPTRACE]|15848|662|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon2_0_synth_1/cl_dpa_mon2_0.tcl|vivado_synth|1620812862006|END|synth_design|",
      "[OPTRACE]|15848|663|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon2_0_synth_1/cl_dpa_mon2_0.tcl|vivado_synth|1620812862007|START|Write IP Cache|",
      "[OPTRACE]|15848|664|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon2_0_synth_1/cl_dpa_mon2_0.tcl|vivado_synth|1620812863078|END|Write IP Cache|",
      "[OPTRACE]|15848|665|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon2_0_synth_1/cl_dpa_mon2_0.tcl|vivado_synth|1620812863080|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|15848|666|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon2_0_synth_1/cl_dpa_mon2_0.tcl|vivado_synth|1620812863707|END|write_checkpoint|",
      "[OPTRACE]|15848|667|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon2_0_synth_1/cl_dpa_mon2_0.tcl|vivado_synth|1620812863707|START|synth reports|REPORT",
      "[OPTRACE]|15848|668|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon2_0_synth_1/cl_dpa_mon2_0.tcl|vivado_synth|1620812863707|END|synth reports|",
      "[OPTRACE]|15848|669|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon2_0_synth_1/cl_dpa_mon2_0.tcl|vivado_synth|1620812864197|END|cl_dpa_mon2_0_synth_1|",
      "[OPTRACE]|16141|638|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon1_0_synth_1/cl_dpa_mon1_0.tcl|vivado_synth|1620812718717|START|cl_dpa_mon1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|16141|639|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon1_0_synth_1/cl_dpa_mon1_0.tcl|vivado_synth|1620812718720|START|Creating in-memory project|",
      "[OPTRACE]|16141|640|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon1_0_synth_1/cl_dpa_mon1_0.tcl|vivado_synth|1620812727522|END|Creating in-memory project|",
      "[OPTRACE]|16141|641|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon1_0_synth_1/cl_dpa_mon1_0.tcl|vivado_synth|1620812727523|START|Adding files|",
      "[OPTRACE]|16141|642|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon1_0_synth_1/cl_dpa_mon1_0.tcl|vivado_synth|1620812728044|END|Adding files|",
      "[OPTRACE]|16141|643|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon1_0_synth_1/cl_dpa_mon1_0.tcl|vivado_synth|1620812728045|START|Configure IP Cache|",
      "[OPTRACE]|16141|644|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon1_0_synth_1/cl_dpa_mon1_0.tcl|vivado_synth|1620812728047|END|Configure IP Cache|",
      "[OPTRACE]|16141|645|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon1_0_synth_1/cl_dpa_mon1_0.tcl|vivado_synth|1620812728047|START|synth_design|",
      "[OPTRACE]|16141|678|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon1_0_synth_1/cl_dpa_mon1_0.tcl|vivado_synth|1620812886048|END|synth_design|",
      "[OPTRACE]|16141|679|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon1_0_synth_1/cl_dpa_mon1_0.tcl|vivado_synth|1620812886048|START|Write IP Cache|",
      "[OPTRACE]|16141|680|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon1_0_synth_1/cl_dpa_mon1_0.tcl|vivado_synth|1620812887760|END|Write IP Cache|",
      "[OPTRACE]|16141|681|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon1_0_synth_1/cl_dpa_mon1_0.tcl|vivado_synth|1620812887762|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|16141|682|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon1_0_synth_1/cl_dpa_mon1_0.tcl|vivado_synth|1620812888777|END|write_checkpoint|",
      "[OPTRACE]|16141|683|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon1_0_synth_1/cl_dpa_mon1_0.tcl|vivado_synth|1620812888778|START|synth reports|REPORT",
      "[OPTRACE]|16141|684|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon1_0_synth_1/cl_dpa_mon1_0.tcl|vivado_synth|1620812888778|END|synth reports|",
      "[OPTRACE]|16141|685|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon1_0_synth_1/cl_dpa_mon1_0.tcl|vivado_synth|1620812889371|END|cl_dpa_mon1_0_synth_1|",
      "[OPTRACE]|16591|654|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon0_0_synth_1/cl_dpa_mon0_0.tcl|vivado_synth|1620812805248|START|cl_dpa_mon0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|16591|655|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon0_0_synth_1/cl_dpa_mon0_0.tcl|vivado_synth|1620812805253|START|Creating in-memory project|",
      "[OPTRACE]|16591|656|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon0_0_synth_1/cl_dpa_mon0_0.tcl|vivado_synth|1620812813863|END|Creating in-memory project|",
      "[OPTRACE]|16591|657|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon0_0_synth_1/cl_dpa_mon0_0.tcl|vivado_synth|1620812813863|START|Adding files|",
      "[OPTRACE]|16591|658|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon0_0_synth_1/cl_dpa_mon0_0.tcl|vivado_synth|1620812814246|END|Adding files|",
      "[OPTRACE]|16591|659|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon0_0_synth_1/cl_dpa_mon0_0.tcl|vivado_synth|1620812814246|START|Configure IP Cache|",
      "[OPTRACE]|16591|660|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon0_0_synth_1/cl_dpa_mon0_0.tcl|vivado_synth|1620812814248|END|Configure IP Cache|",
      "[OPTRACE]|16591|661|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon0_0_synth_1/cl_dpa_mon0_0.tcl|vivado_synth|1620812814249|START|synth_design|",
      "[OPTRACE]|16591|696|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon0_0_synth_1/cl_dpa_mon0_0.tcl|vivado_synth|1620812967861|END|synth_design|",
      "[OPTRACE]|16591|697|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon0_0_synth_1/cl_dpa_mon0_0.tcl|vivado_synth|1620812967861|START|Write IP Cache|",
      "[OPTRACE]|16591|698|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon0_0_synth_1/cl_dpa_mon0_0.tcl|vivado_synth|1620812969037|END|Write IP Cache|",
      "[OPTRACE]|16591|699|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon0_0_synth_1/cl_dpa_mon0_0.tcl|vivado_synth|1620812969038|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|16591|700|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon0_0_synth_1/cl_dpa_mon0_0.tcl|vivado_synth|1620812969642|END|write_checkpoint|",
      "[OPTRACE]|16591|701|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon0_0_synth_1/cl_dpa_mon0_0.tcl|vivado_synth|1620812969642|START|synth reports|REPORT",
      "[OPTRACE]|16591|702|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon0_0_synth_1/cl_dpa_mon0_0.tcl|vivado_synth|1620812969642|END|synth reports|",
      "[OPTRACE]|16591|703|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_mon0_0_synth_1/cl_dpa_mon0_0.tcl|vivado_synth|1620812970069|END|cl_dpa_mon0_0_synth_1|",
      "[OPTRACE]|16979|670|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_hub_0_synth_1/cl_dpa_hub_0.tcl|vivado_synth|1620812873253|START|cl_dpa_hub_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|16979|671|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_hub_0_synth_1/cl_dpa_hub_0.tcl|vivado_synth|1620812873257|START|Creating in-memory project|",
      "[OPTRACE]|16979|672|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_hub_0_synth_1/cl_dpa_hub_0.tcl|vivado_synth|1620812881565|END|Creating in-memory project|",
      "[OPTRACE]|16979|673|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_hub_0_synth_1/cl_dpa_hub_0.tcl|vivado_synth|1620812881565|START|Adding files|",
      "[OPTRACE]|16979|674|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_hub_0_synth_1/cl_dpa_hub_0.tcl|vivado_synth|1620812882057|END|Adding files|",
      "[OPTRACE]|16979|675|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_hub_0_synth_1/cl_dpa_hub_0.tcl|vivado_synth|1620812882058|START|Configure IP Cache|",
      "[OPTRACE]|16979|676|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_hub_0_synth_1/cl_dpa_hub_0.tcl|vivado_synth|1620812882060|END|Configure IP Cache|",
      "[OPTRACE]|16979|677|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_hub_0_synth_1/cl_dpa_hub_0.tcl|vivado_synth|1620812882060|START|synth_design|",
      "[OPTRACE]|16979|714|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_hub_0_synth_1/cl_dpa_hub_0.tcl|vivado_synth|1620813026153|END|synth_design|",
      "[OPTRACE]|16979|715|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_hub_0_synth_1/cl_dpa_hub_0.tcl|vivado_synth|1620813026154|START|Write IP Cache|",
      "[OPTRACE]|16979|716|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_hub_0_synth_1/cl_dpa_hub_0.tcl|vivado_synth|1620813027465|END|Write IP Cache|",
      "[OPTRACE]|16979|717|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_hub_0_synth_1/cl_dpa_hub_0.tcl|vivado_synth|1620813027467|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|16979|718|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_hub_0_synth_1/cl_dpa_hub_0.tcl|vivado_synth|1620813028066|END|write_checkpoint|",
      "[OPTRACE]|16979|719|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_hub_0_synth_1/cl_dpa_hub_0.tcl|vivado_synth|1620813028066|START|synth reports|REPORT",
      "[OPTRACE]|16979|720|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_hub_0_synth_1/cl_dpa_hub_0.tcl|vivado_synth|1620813028066|END|synth reports|",
      "[OPTRACE]|16979|721|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_hub_0_synth_1/cl_dpa_hub_0.tcl|vivado_synth|1620813028630|END|cl_dpa_hub_0_synth_1|",
      "[OPTRACE]|17270|686|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_cdc_0_synth_1/cl_dpa_cdc_0.tcl|vivado_synth|1620812898351|START|cl_dpa_cdc_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|17270|687|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_cdc_0_synth_1/cl_dpa_cdc_0.tcl|vivado_synth|1620812898355|START|Creating in-memory project|",
      "[OPTRACE]|17270|688|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_cdc_0_synth_1/cl_dpa_cdc_0.tcl|vivado_synth|1620812906990|END|Creating in-memory project|",
      "[OPTRACE]|17270|689|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_cdc_0_synth_1/cl_dpa_cdc_0.tcl|vivado_synth|1620812906990|START|Adding files|",
      "[OPTRACE]|17270|690|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_cdc_0_synth_1/cl_dpa_cdc_0.tcl|vivado_synth|1620812907380|END|Adding files|",
      "[OPTRACE]|17270|691|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_cdc_0_synth_1/cl_dpa_cdc_0.tcl|vivado_synth|1620812907381|START|Configure IP Cache|",
      "[OPTRACE]|17270|692|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_cdc_0_synth_1/cl_dpa_cdc_0.tcl|vivado_synth|1620812907383|END|Configure IP Cache|",
      "[OPTRACE]|17270|693|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_cdc_0_synth_1/cl_dpa_cdc_0.tcl|vivado_synth|1620812907383|START|synth_design|",
      "[OPTRACE]|17270|733|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_cdc_0_synth_1/cl_dpa_cdc_0.tcl|vivado_synth|1620813052260|END|synth_design|",
      "[OPTRACE]|17270|734|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_cdc_0_synth_1/cl_dpa_cdc_0.tcl|vivado_synth|1620813052260|START|Write IP Cache|",
      "[OPTRACE]|17270|735|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_cdc_0_synth_1/cl_dpa_cdc_0.tcl|vivado_synth|1620813052904|END|Write IP Cache|",
      "[OPTRACE]|17270|736|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_cdc_0_synth_1/cl_dpa_cdc_0.tcl|vivado_synth|1620813052905|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|17270|737|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_cdc_0_synth_1/cl_dpa_cdc_0.tcl|vivado_synth|1620813053224|END|write_checkpoint|",
      "[OPTRACE]|17270|738|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_cdc_0_synth_1/cl_dpa_cdc_0.tcl|vivado_synth|1620813053224|START|synth reports|REPORT",
      "[OPTRACE]|17270|739|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_cdc_0_synth_1/cl_dpa_cdc_0.tcl|vivado_synth|1620813053224|END|synth reports|",
      "[OPTRACE]|17270|740|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_dpa_cdc_0_synth_1/cl_dpa_cdc_0.tcl|vivado_synth|1620813053562|END|cl_dpa_cdc_0_synth_1|",
      "[OPTRACE]|17793|704|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_5_synth_1/cl_xbar_5.tcl|vivado_synth|1620812978939|START|cl_xbar_5_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|17793|705|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_5_synth_1/cl_xbar_5.tcl|vivado_synth|1620812978943|START|Creating in-memory project|",
      "[OPTRACE]|17793|706|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_5_synth_1/cl_xbar_5.tcl|vivado_synth|1620812987219|END|Creating in-memory project|",
      "[OPTRACE]|17793|707|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_5_synth_1/cl_xbar_5.tcl|vivado_synth|1620812987219|START|Adding files|",
      "[OPTRACE]|17793|708|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_5_synth_1/cl_xbar_5.tcl|vivado_synth|1620812988139|END|Adding files|",
      "[OPTRACE]|17793|709|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_5_synth_1/cl_xbar_5.tcl|vivado_synth|1620812988139|START|Configure IP Cache|",
      "[OPTRACE]|17793|710|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_5_synth_1/cl_xbar_5.tcl|vivado_synth|1620812988194|END|Configure IP Cache|",
      "[OPTRACE]|17793|711|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_5_synth_1/cl_xbar_5.tcl|vivado_synth|1620812988194|START|synth_design|",
      "[OPTRACE]|17793|758|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_5_synth_1/cl_xbar_5.tcl|vivado_synth|1620813173034|END|synth_design|",
      "[OPTRACE]|17793|759|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_5_synth_1/cl_xbar_5.tcl|vivado_synth|1620813173034|START|Write IP Cache|",
      "[OPTRACE]|17793|760|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_5_synth_1/cl_xbar_5.tcl|vivado_synth|1620813173802|END|Write IP Cache|",
      "[OPTRACE]|17793|761|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_5_synth_1/cl_xbar_5.tcl|vivado_synth|1620813173803|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|17793|762|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_5_synth_1/cl_xbar_5.tcl|vivado_synth|1620813174106|END|write_checkpoint|",
      "[OPTRACE]|17793|763|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_5_synth_1/cl_xbar_5.tcl|vivado_synth|1620813174106|START|synth reports|REPORT",
      "[OPTRACE]|17793|764|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_5_synth_1/cl_xbar_5.tcl|vivado_synth|1620813174106|END|synth reports|",
      "[OPTRACE]|17793|765|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_5_synth_1/cl_xbar_5.tcl|vivado_synth|1620813174426|END|cl_xbar_5_synth_1|",
      "[OPTRACE]|18185|722|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_a1_125Mhz_reset_0_synth_1/cl_clk_extra_a1_125Mhz_reset_0.tcl|vivado_synth|1620813037606|START|cl_clk_extra_a1_125Mhz_reset_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|18185|723|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_a1_125Mhz_reset_0_synth_1/cl_clk_extra_a1_125Mhz_reset_0.tcl|vivado_synth|1620813037609|START|Creating in-memory project|",
      "[OPTRACE]|18185|724|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_a1_125Mhz_reset_0_synth_1/cl_clk_extra_a1_125Mhz_reset_0.tcl|vivado_synth|1620813045877|END|Creating in-memory project|",
      "[OPTRACE]|18185|725|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_a1_125Mhz_reset_0_synth_1/cl_clk_extra_a1_125Mhz_reset_0.tcl|vivado_synth|1620813045877|START|Adding files|",
      "[OPTRACE]|18185|726|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_a1_125Mhz_reset_0_synth_1/cl_clk_extra_a1_125Mhz_reset_0.tcl|vivado_synth|1620813046352|END|Adding files|",
      "[OPTRACE]|18185|727|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_a1_125Mhz_reset_0_synth_1/cl_clk_extra_a1_125Mhz_reset_0.tcl|vivado_synth|1620813046353|START|Configure IP Cache|",
      "[OPTRACE]|18185|728|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_a1_125Mhz_reset_0_synth_1/cl_clk_extra_a1_125Mhz_reset_0.tcl|vivado_synth|1620813046356|END|Configure IP Cache|",
      "[OPTRACE]|18185|729|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_a1_125Mhz_reset_0_synth_1/cl_clk_extra_a1_125Mhz_reset_0.tcl|vivado_synth|1620813046357|START|synth_design|",
      "[OPTRACE]|18185|768|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_a1_125Mhz_reset_0_synth_1/cl_clk_extra_a1_125Mhz_reset_0.tcl|vivado_synth|1620813188436|END|synth_design|",
      "[OPTRACE]|18185|769|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_a1_125Mhz_reset_0_synth_1/cl_clk_extra_a1_125Mhz_reset_0.tcl|vivado_synth|1620813188437|START|Write IP Cache|",
      "[OPTRACE]|18185|770|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_a1_125Mhz_reset_0_synth_1/cl_clk_extra_a1_125Mhz_reset_0.tcl|vivado_synth|1620813189013|END|Write IP Cache|",
      "[OPTRACE]|18185|771|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_a1_125Mhz_reset_0_synth_1/cl_clk_extra_a1_125Mhz_reset_0.tcl|vivado_synth|1620813189014|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|18185|772|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_a1_125Mhz_reset_0_synth_1/cl_clk_extra_a1_125Mhz_reset_0.tcl|vivado_synth|1620813189207|END|write_checkpoint|",
      "[OPTRACE]|18185|773|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_a1_125Mhz_reset_0_synth_1/cl_clk_extra_a1_125Mhz_reset_0.tcl|vivado_synth|1620813189208|START|synth reports|REPORT",
      "[OPTRACE]|18185|774|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_a1_125Mhz_reset_0_synth_1/cl_clk_extra_a1_125Mhz_reset_0.tcl|vivado_synth|1620813189208|END|synth reports|",
      "[OPTRACE]|18185|775|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_a1_125Mhz_reset_0_synth_1/cl_clk_extra_a1_125Mhz_reset_0.tcl|vivado_synth|1620813189477|END|cl_clk_extra_a1_125Mhz_reset_0_synth_1|",
      "[OPTRACE]|18549|741|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_b0_250Mhz_reset_0_synth_1/cl_clk_extra_b0_250Mhz_reset_0.tcl|vivado_synth|1620813062491|START|cl_clk_extra_b0_250Mhz_reset_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|18549|742|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_b0_250Mhz_reset_0_synth_1/cl_clk_extra_b0_250Mhz_reset_0.tcl|vivado_synth|1620813062493|START|Creating in-memory project|",
      "[OPTRACE]|18549|744|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_b0_250Mhz_reset_0_synth_1/cl_clk_extra_b0_250Mhz_reset_0.tcl|vivado_synth|1620813070971|END|Creating in-memory project|",
      "[OPTRACE]|18549|745|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_b0_250Mhz_reset_0_synth_1/cl_clk_extra_b0_250Mhz_reset_0.tcl|vivado_synth|1620813070972|START|Adding files|",
      "[OPTRACE]|18549|746|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_b0_250Mhz_reset_0_synth_1/cl_clk_extra_b0_250Mhz_reset_0.tcl|vivado_synth|1620813071357|END|Adding files|",
      "[OPTRACE]|18549|747|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_b0_250Mhz_reset_0_synth_1/cl_clk_extra_b0_250Mhz_reset_0.tcl|vivado_synth|1620813071357|START|Configure IP Cache|",
      "[OPTRACE]|18549|748|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_b0_250Mhz_reset_0_synth_1/cl_clk_extra_b0_250Mhz_reset_0.tcl|vivado_synth|1620813071359|END|Configure IP Cache|",
      "[OPTRACE]|18549|749|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_b0_250Mhz_reset_0_synth_1/cl_clk_extra_b0_250Mhz_reset_0.tcl|vivado_synth|1620813071360|START|synth_design|",
      "[OPTRACE]|18549|790|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_b0_250Mhz_reset_0_synth_1/cl_clk_extra_b0_250Mhz_reset_0.tcl|vivado_synth|1620813214011|END|synth_design|",
      "[OPTRACE]|18549|791|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_b0_250Mhz_reset_0_synth_1/cl_clk_extra_b0_250Mhz_reset_0.tcl|vivado_synth|1620813214011|START|Write IP Cache|",
      "[OPTRACE]|18549|792|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_b0_250Mhz_reset_0_synth_1/cl_clk_extra_b0_250Mhz_reset_0.tcl|vivado_synth|1620813214538|END|Write IP Cache|",
      "[OPTRACE]|18549|793|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_b0_250Mhz_reset_0_synth_1/cl_clk_extra_b0_250Mhz_reset_0.tcl|vivado_synth|1620813214539|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|18549|794|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_b0_250Mhz_reset_0_synth_1/cl_clk_extra_b0_250Mhz_reset_0.tcl|vivado_synth|1620813214687|END|write_checkpoint|",
      "[OPTRACE]|18549|795|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_b0_250Mhz_reset_0_synth_1/cl_clk_extra_b0_250Mhz_reset_0.tcl|vivado_synth|1620813214688|START|synth reports|REPORT",
      "[OPTRACE]|18549|796|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_b0_250Mhz_reset_0_synth_1/cl_clk_extra_b0_250Mhz_reset_0.tcl|vivado_synth|1620813214688|END|synth reports|",
      "[OPTRACE]|18549|797|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_b0_250Mhz_reset_0_synth_1/cl_clk_extra_b0_250Mhz_reset_0.tcl|vivado_synth|1620813214925|END|cl_clk_extra_b0_250Mhz_reset_0_synth_1|",
      "[OPTRACE]|18663|750|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_HIP_0_synth_1/cl_HIP_0.tcl|vivado_synth|1620813079224|START|cl_HIP_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|18663|751|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_HIP_0_synth_1/cl_HIP_0.tcl|vivado_synth|1620813079227|START|Creating in-memory project|",
      "[OPTRACE]|18663|752|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_HIP_0_synth_1/cl_HIP_0.tcl|vivado_synth|1620813087803|END|Creating in-memory project|",
      "[OPTRACE]|18663|753|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_HIP_0_synth_1/cl_HIP_0.tcl|vivado_synth|1620813087803|START|Adding files|",
      "[OPTRACE]|18663|754|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_HIP_0_synth_1/cl_HIP_0.tcl|vivado_synth|1620813099720|END|Adding files|",
      "[OPTRACE]|18663|755|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_HIP_0_synth_1/cl_HIP_0.tcl|vivado_synth|1620813099737|START|Configure IP Cache|",
      "[OPTRACE]|18663|756|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_HIP_0_synth_1/cl_HIP_0.tcl|vivado_synth|1620813099997|END|Configure IP Cache|",
      "[OPTRACE]|18663|757|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_HIP_0_synth_1/cl_HIP_0.tcl|vivado_synth|1620813099997|START|synth_design|",
      "[OPTRACE]|18663|814|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_HIP_0_synth_1/cl_HIP_0.tcl|vivado_synth|1620813252755|END|synth_design|",
      "[OPTRACE]|18663|815|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_HIP_0_synth_1/cl_HIP_0.tcl|vivado_synth|1620813252755|START|Write IP Cache|",
      "[OPTRACE]|18663|816|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_HIP_0_synth_1/cl_HIP_0.tcl|vivado_synth|1620813256075|END|Write IP Cache|",
      "[OPTRACE]|18663|817|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_HIP_0_synth_1/cl_HIP_0.tcl|vivado_synth|1620813256077|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|18663|818|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_HIP_0_synth_1/cl_HIP_0.tcl|vivado_synth|1620813258102|END|write_checkpoint|",
      "[OPTRACE]|18663|819|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_HIP_0_synth_1/cl_HIP_0.tcl|vivado_synth|1620813258102|START|synth reports|REPORT",
      "[OPTRACE]|18663|820|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_HIP_0_synth_1/cl_HIP_0.tcl|vivado_synth|1620813258102|END|synth reports|",
      "[OPTRACE]|18663|821|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_HIP_0_synth_1/cl_HIP_0.tcl|vivado_synth|1620813259027|END|cl_HIP_0_synth_1|",
      "[OPTRACE]|19191|766|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_c0_500Mhz_reset_0_synth_1/cl_clk_extra_c0_500Mhz_reset_0.tcl|vivado_synth|1620813183521|START|cl_clk_extra_c0_500Mhz_reset_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|19191|767|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_c0_500Mhz_reset_0_synth_1/cl_clk_extra_c0_500Mhz_reset_0.tcl|vivado_synth|1620813183524|START|Creating in-memory project|",
      "[OPTRACE]|19191|776|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_c0_500Mhz_reset_0_synth_1/cl_clk_extra_c0_500Mhz_reset_0.tcl|vivado_synth|1620813191951|END|Creating in-memory project|",
      "[OPTRACE]|19191|777|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_c0_500Mhz_reset_0_synth_1/cl_clk_extra_c0_500Mhz_reset_0.tcl|vivado_synth|1620813191951|START|Adding files|",
      "[OPTRACE]|19191|778|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_c0_500Mhz_reset_0_synth_1/cl_clk_extra_c0_500Mhz_reset_0.tcl|vivado_synth|1620813192354|END|Adding files|",
      "[OPTRACE]|19191|779|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_c0_500Mhz_reset_0_synth_1/cl_clk_extra_c0_500Mhz_reset_0.tcl|vivado_synth|1620813192355|START|Configure IP Cache|",
      "[OPTRACE]|19191|780|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_c0_500Mhz_reset_0_synth_1/cl_clk_extra_c0_500Mhz_reset_0.tcl|vivado_synth|1620813192358|END|Configure IP Cache|",
      "[OPTRACE]|19191|781|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_c0_500Mhz_reset_0_synth_1/cl_clk_extra_c0_500Mhz_reset_0.tcl|vivado_synth|1620813192358|START|synth_design|",
      "[OPTRACE]|19191|830|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_c0_500Mhz_reset_0_synth_1/cl_clk_extra_c0_500Mhz_reset_0.tcl|vivado_synth|1620813335359|END|synth_design|",
      "[OPTRACE]|19191|831|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_c0_500Mhz_reset_0_synth_1/cl_clk_extra_c0_500Mhz_reset_0.tcl|vivado_synth|1620813335359|START|Write IP Cache|",
      "[OPTRACE]|19191|832|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_c0_500Mhz_reset_0_synth_1/cl_clk_extra_c0_500Mhz_reset_0.tcl|vivado_synth|1620813335899|END|Write IP Cache|",
      "[OPTRACE]|19191|833|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_c0_500Mhz_reset_0_synth_1/cl_clk_extra_c0_500Mhz_reset_0.tcl|vivado_synth|1620813335900|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|19191|834|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_c0_500Mhz_reset_0_synth_1/cl_clk_extra_c0_500Mhz_reset_0.tcl|vivado_synth|1620813336059|END|write_checkpoint|",
      "[OPTRACE]|19191|835|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_c0_500Mhz_reset_0_synth_1/cl_clk_extra_c0_500Mhz_reset_0.tcl|vivado_synth|1620813336059|START|synth reports|REPORT",
      "[OPTRACE]|19191|836|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_c0_500Mhz_reset_0_synth_1/cl_clk_extra_c0_500Mhz_reset_0.tcl|vivado_synth|1620813336059|END|synth reports|",
      "[OPTRACE]|19191|837|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_extra_c0_500Mhz_reset_0_synth_1/cl_clk_extra_c0_500Mhz_reset_0.tcl|vivado_synth|1620813336297|END|cl_clk_extra_c0_500Mhz_reset_0_synth_1|",
      "[OPTRACE]|19480|782|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_1_0_synth_1/cl_util_vector_logic_1_0.tcl|vivado_synth|1620813198515|START|cl_util_vector_logic_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|19480|783|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_1_0_synth_1/cl_util_vector_logic_1_0.tcl|vivado_synth|1620813198519|START|Creating in-memory project|",
      "[OPTRACE]|19480|784|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_1_0_synth_1/cl_util_vector_logic_1_0.tcl|vivado_synth|1620813207022|END|Creating in-memory project|",
      "[OPTRACE]|19480|785|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_1_0_synth_1/cl_util_vector_logic_1_0.tcl|vivado_synth|1620813207022|START|Adding files|",
      "[OPTRACE]|19480|786|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_1_0_synth_1/cl_util_vector_logic_1_0.tcl|vivado_synth|1620813207426|END|Adding files|",
      "[OPTRACE]|19480|787|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_1_0_synth_1/cl_util_vector_logic_1_0.tcl|vivado_synth|1620813207427|START|Configure IP Cache|",
      "[OPTRACE]|19480|788|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_1_0_synth_1/cl_util_vector_logic_1_0.tcl|vivado_synth|1620813207430|END|Configure IP Cache|",
      "[OPTRACE]|19480|789|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_1_0_synth_1/cl_util_vector_logic_1_0.tcl|vivado_synth|1620813207430|START|synth_design|",
      "[OPTRACE]|19480|840|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_1_0_synth_1/cl_util_vector_logic_1_0.tcl|vivado_synth|1620813346550|END|synth_design|",
      "[OPTRACE]|19480|841|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_1_0_synth_1/cl_util_vector_logic_1_0.tcl|vivado_synth|1620813346550|START|Write IP Cache|",
      "[OPTRACE]|19480|842|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_1_0_synth_1/cl_util_vector_logic_1_0.tcl|vivado_synth|1620813347086|END|Write IP Cache|",
      "[OPTRACE]|19480|843|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_1_0_synth_1/cl_util_vector_logic_1_0.tcl|vivado_synth|1620813347086|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|19480|844|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_1_0_synth_1/cl_util_vector_logic_1_0.tcl|vivado_synth|1620813347237|END|write_checkpoint|",
      "[OPTRACE]|19480|845|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_1_0_synth_1/cl_util_vector_logic_1_0.tcl|vivado_synth|1620813347237|START|synth reports|REPORT",
      "[OPTRACE]|19480|846|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_1_0_synth_1/cl_util_vector_logic_1_0.tcl|vivado_synth|1620813347237|END|synth reports|",
      "[OPTRACE]|19480|847|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_1_0_synth_1/cl_util_vector_logic_1_0.tcl|vivado_synth|1620813347472|END|cl_util_vector_logic_1_0_synth_1|",
      "[OPTRACE]|19769|798|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_main_a0_250Mhz_reset_0_synth_1/cl_clk_main_a0_250Mhz_reset_0.tcl|vivado_synth|1620813223871|START|cl_clk_main_a0_250Mhz_reset_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|19769|799|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_main_a0_250Mhz_reset_0_synth_1/cl_clk_main_a0_250Mhz_reset_0.tcl|vivado_synth|1620813223875|START|Creating in-memory project|",
      "[OPTRACE]|19769|800|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_main_a0_250Mhz_reset_0_synth_1/cl_clk_main_a0_250Mhz_reset_0.tcl|vivado_synth|1620813232498|END|Creating in-memory project|",
      "[OPTRACE]|19769|801|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_main_a0_250Mhz_reset_0_synth_1/cl_clk_main_a0_250Mhz_reset_0.tcl|vivado_synth|1620813232498|START|Adding files|",
      "[OPTRACE]|19769|802|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_main_a0_250Mhz_reset_0_synth_1/cl_clk_main_a0_250Mhz_reset_0.tcl|vivado_synth|1620813232936|END|Adding files|",
      "[OPTRACE]|19769|803|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_main_a0_250Mhz_reset_0_synth_1/cl_clk_main_a0_250Mhz_reset_0.tcl|vivado_synth|1620813232938|START|Configure IP Cache|",
      "[OPTRACE]|19769|804|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_main_a0_250Mhz_reset_0_synth_1/cl_clk_main_a0_250Mhz_reset_0.tcl|vivado_synth|1620813232946|END|Configure IP Cache|",
      "[OPTRACE]|19769|805|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_clk_main_a0_250Mhz_reset_0_synth_1/cl_clk_main_a0_250Mhz_reset_0.tcl|vivado_synth|1620813232947|END|cl_clk_main_a0_250Mhz_reset_0_synth_1|",
      "[OPTRACE]|19935|806|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_h2c_dw512_0_synth_1/cl_regslice_h2c_dw512_0.tcl|vivado_synth|1620813241595|START|cl_regslice_h2c_dw512_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|19935|807|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_h2c_dw512_0_synth_1/cl_regslice_h2c_dw512_0.tcl|vivado_synth|1620813241599|START|Creating in-memory project|",
      "[OPTRACE]|19935|808|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_h2c_dw512_0_synth_1/cl_regslice_h2c_dw512_0.tcl|vivado_synth|1620813250222|END|Creating in-memory project|",
      "[OPTRACE]|19935|809|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_h2c_dw512_0_synth_1/cl_regslice_h2c_dw512_0.tcl|vivado_synth|1620813250223|START|Adding files|",
      "[OPTRACE]|19935|810|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_h2c_dw512_0_synth_1/cl_regslice_h2c_dw512_0.tcl|vivado_synth|1620813250638|END|Adding files|",
      "[OPTRACE]|19935|811|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_h2c_dw512_0_synth_1/cl_regslice_h2c_dw512_0.tcl|vivado_synth|1620813250638|START|Configure IP Cache|",
      "[OPTRACE]|19935|812|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_h2c_dw512_0_synth_1/cl_regslice_h2c_dw512_0.tcl|vivado_synth|1620813250641|END|Configure IP Cache|",
      "[OPTRACE]|19935|813|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_h2c_dw512_0_synth_1/cl_regslice_h2c_dw512_0.tcl|vivado_synth|1620813250641|START|synth_design|",
      "[OPTRACE]|19935|862|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_h2c_dw512_0_synth_1/cl_regslice_h2c_dw512_0.tcl|vivado_synth|1620813392744|END|synth_design|",
      "[OPTRACE]|19935|863|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_h2c_dw512_0_synth_1/cl_regslice_h2c_dw512_0.tcl|vivado_synth|1620813392744|START|Write IP Cache|",
      "[OPTRACE]|19935|864|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_h2c_dw512_0_synth_1/cl_regslice_h2c_dw512_0.tcl|vivado_synth|1620813393503|END|Write IP Cache|",
      "[OPTRACE]|19935|865|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_h2c_dw512_0_synth_1/cl_regslice_h2c_dw512_0.tcl|vivado_synth|1620813393504|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|19935|866|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_h2c_dw512_0_synth_1/cl_regslice_h2c_dw512_0.tcl|vivado_synth|1620813393805|END|write_checkpoint|",
      "[OPTRACE]|19935|867|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_h2c_dw512_0_synth_1/cl_regslice_h2c_dw512_0.tcl|vivado_synth|1620813393805|START|synth reports|REPORT",
      "[OPTRACE]|19935|868|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_h2c_dw512_0_synth_1/cl_regslice_h2c_dw512_0.tcl|vivado_synth|1620813393805|END|synth reports|",
      "[OPTRACE]|19935|869|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_h2c_dw512_0_synth_1/cl_regslice_h2c_dw512_0.tcl|vivado_synth|1620813394191|END|cl_regslice_h2c_dw512_0_synth_1|",
      "[OPTRACE]|20305|822|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_2_synth_1/cl_xbar_2.tcl|vivado_synth|1620813268084|START|cl_xbar_2_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|20305|823|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_2_synth_1/cl_xbar_2.tcl|vivado_synth|1620813268088|START|Creating in-memory project|",
      "[OPTRACE]|20305|824|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_2_synth_1/cl_xbar_2.tcl|vivado_synth|1620813276508|END|Creating in-memory project|",
      "[OPTRACE]|20305|825|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_2_synth_1/cl_xbar_2.tcl|vivado_synth|1620813276508|START|Adding files|",
      "[OPTRACE]|20305|826|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_2_synth_1/cl_xbar_2.tcl|vivado_synth|1620813277336|END|Adding files|",
      "[OPTRACE]|20305|827|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_2_synth_1/cl_xbar_2.tcl|vivado_synth|1620813277337|START|Configure IP Cache|",
      "[OPTRACE]|20305|828|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_2_synth_1/cl_xbar_2.tcl|vivado_synth|1620813277420|END|Configure IP Cache|",
      "[OPTRACE]|20305|829|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_2_synth_1/cl_xbar_2.tcl|vivado_synth|1620813277420|START|synth_design|",
      "[OPTRACE]|20305|878|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_2_synth_1/cl_xbar_2.tcl|vivado_synth|1620813461412|END|synth_design|",
      "[OPTRACE]|20305|879|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_2_synth_1/cl_xbar_2.tcl|vivado_synth|1620813461412|START|Write IP Cache|",
      "[OPTRACE]|20305|880|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_2_synth_1/cl_xbar_2.tcl|vivado_synth|1620813462145|END|Write IP Cache|",
      "[OPTRACE]|20305|881|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_2_synth_1/cl_xbar_2.tcl|vivado_synth|1620813462146|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|20305|882|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_2_synth_1/cl_xbar_2.tcl|vivado_synth|1620813462408|END|write_checkpoint|",
      "[OPTRACE]|20305|883|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_2_synth_1/cl_xbar_2.tcl|vivado_synth|1620813462408|START|synth reports|REPORT",
      "[OPTRACE]|20305|884|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_2_synth_1/cl_xbar_2.tcl|vivado_synth|1620813462408|END|synth reports|",
      "[OPTRACE]|20305|885|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_2_synth_1/cl_xbar_2.tcl|vivado_synth|1620813462717|END|cl_xbar_2_synth_1|",
      "[OPTRACE]|2067|10|run|cpp|1620810152931|START|OCL_LINK|",
      "[OPTRACE]|2067|11|setupBinaryForLink|cpp|1620810152931|START|Create Binary|",
      "[OPTRACE]|2067|1280||cpp|1620824188435|END|Launch Step: vpl|",
      "[OPTRACE]|2067|1281|launchStep_|cpp|1620824188435|START|Launch Step: rtdgen|",
      "[OPTRACE]|2067|1282|launchCf2sw_|cpp|1620824188438|START|Launch cf2sw|",
      "[OPTRACE]|2067|1283||cpp|1620824189193|END|Launch cf2sw|",
      "[OPTRACE]|2067|1284|writeSystemDiagram|cpp|1620824189193|START|writeSystemDiagram|",
      "[OPTRACE]|2067|1285||cpp|1620824189195|END|writeSystemDiagram|",
      "[OPTRACE]|2067|1286||cpp|1620824189195|END|Launch Step: rtdgen|",
      "[OPTRACE]|2067|1287|launchStep_|cpp|1620824189196|START|Launch Step: xclbinutil|",
      "[OPTRACE]|2067|1288||cpp|1620824190085|END|Launch Step: xclbinutil|",
      "[OPTRACE]|2067|1289|launchStep_|cpp|1620824190085|START|Launch Step: xclbinutilinfo|",
      "[OPTRACE]|2067|1290||cpp|1620824192657|END|Launch Step: xclbinutilinfo|",
      "[OPTRACE]|2067|1291|launchStep_|cpp|1620824192657|START|Launch Step: generate_sc_driver|",
      "[OPTRACE]|2067|1292||cpp|1620824192658|END|Launch Step: generate_sc_driver|",
      "[OPTRACE]|2067|1293||cpp|1620824192658|END|OCL_LINK|",
      "[OPTRACE]|2067|1294||cpp|1620824193181|END|v++|",
      "[OPTRACE]|2067|12||cpp|1620810152932|END|Create Binary|",
      "[OPTRACE]|2067|13|setupBinaryForLink|cpp|1620810152932|START|Extract Kernels|",
      "[OPTRACE]|2067|14||cpp|1620810152977|END|Extract Kernels|",
      "[OPTRACE]|2067|15|launchStep_|cpp|1620810154359|START|Launch Step: system_link|",
      "[OPTRACE]|2067|16||cpp|1620810168994|END|Launch Step: system_link|",
      "[OPTRACE]|2067|17|launchStep_|cpp|1620810168994|START|Launch Step: cf2sw|",
      "[OPTRACE]|2067|18||cpp|1620810169918|END|Launch Step: cf2sw|",
      "[OPTRACE]|2067|19|launchStep_|cpp|1620810170024|START|Launch Step: rtd2_system_diagram|",
      "[OPTRACE]|2067|1|main|cpp|1620810135925|START|v++|ROLLUP_0",
      "[OPTRACE]|2067|20||cpp|1620810171383|END|Launch Step: rtd2_system_diagram|",
      "[OPTRACE]|2067|21|launchStep_|cpp|1620810171384|START|Launch Step: vpl|",
      "[OPTRACE]|2067|2|run|cpp|1620810135925|START|Validate Kernels|",
      "[OPTRACE]|2067|3||cpp|1620810136147|END|Validate Kernels|",
      "[OPTRACE]|2067|4|prepareProject|cpp|1620810136147|START|Create Solution|",
      "[OPTRACE]|2067|5||cpp|1620810149125|END|Create Solution|",
      "[OPTRACE]|2067|6|prepareProject|cpp|1620810149125|START|Add Device|",
      "[OPTRACE]|2067|7|addDevice|cpp|1620810149125|START|Find & Load Device|",
      "[OPTRACE]|2067|8||cpp|1620810149508|END|Find & Load Device|",
      "[OPTRACE]|2067|9||cpp|1620810152182|END|Add Device|",
      "[OPTRACE]|20752|838|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_2_synth_1/cl_auto_cc_2.tcl|vivado_synth|1620813345227|START|cl_auto_cc_2_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|20752|839|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_2_synth_1/cl_auto_cc_2.tcl|vivado_synth|1620813345230|START|Creating in-memory project|",
      "[OPTRACE]|20752|848|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_2_synth_1/cl_auto_cc_2.tcl|vivado_synth|1620813353566|END|Creating in-memory project|",
      "[OPTRACE]|20752|849|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_2_synth_1/cl_auto_cc_2.tcl|vivado_synth|1620813353567|START|Adding files|",
      "[OPTRACE]|20752|850|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_2_synth_1/cl_auto_cc_2.tcl|vivado_synth|1620813354020|END|Adding files|",
      "[OPTRACE]|20752|851|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_2_synth_1/cl_auto_cc_2.tcl|vivado_synth|1620813354021|START|Configure IP Cache|",
      "[OPTRACE]|20752|852|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_2_synth_1/cl_auto_cc_2.tcl|vivado_synth|1620813354071|END|Configure IP Cache|",
      "[OPTRACE]|20752|853|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_2_synth_1/cl_auto_cc_2.tcl|vivado_synth|1620813354071|START|synth_design|",
      "[OPTRACE]|20752|894|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_2_synth_1/cl_auto_cc_2.tcl|vivado_synth|1620813538138|END|synth_design|",
      "[OPTRACE]|20752|895|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_2_synth_1/cl_auto_cc_2.tcl|vivado_synth|1620813538139|START|Write IP Cache|",
      "[OPTRACE]|20752|896|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_2_synth_1/cl_auto_cc_2.tcl|vivado_synth|1620813538794|END|Write IP Cache|",
      "[OPTRACE]|20752|897|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_2_synth_1/cl_auto_cc_2.tcl|vivado_synth|1620813538795|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|20752|898|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_2_synth_1/cl_auto_cc_2.tcl|vivado_synth|1620813539048|END|write_checkpoint|",
      "[OPTRACE]|20752|899|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_2_synth_1/cl_auto_cc_2.tcl|vivado_synth|1620813539048|START|synth reports|REPORT",
      "[OPTRACE]|20752|900|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_2_synth_1/cl_auto_cc_2.tcl|vivado_synth|1620813539048|END|synth reports|",
      "[OPTRACE]|20752|901|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_2_synth_1/cl_auto_cc_2.tcl|vivado_synth|1620813539400|END|cl_auto_cc_2_synth_1|",
      "[OPTRACE]|21042|854|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_3_synth_1/cl_xbar_3.tcl|vivado_synth|1620813356327|START|cl_xbar_3_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|21042|855|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_3_synth_1/cl_xbar_3.tcl|vivado_synth|1620813356330|START|Creating in-memory project|",
      "[OPTRACE]|21042|856|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_3_synth_1/cl_xbar_3.tcl|vivado_synth|1620813364817|END|Creating in-memory project|",
      "[OPTRACE]|21042|857|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_3_synth_1/cl_xbar_3.tcl|vivado_synth|1620813364817|START|Adding files|",
      "[OPTRACE]|21042|858|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_3_synth_1/cl_xbar_3.tcl|vivado_synth|1620813365634|END|Adding files|",
      "[OPTRACE]|21042|859|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_3_synth_1/cl_xbar_3.tcl|vivado_synth|1620813365636|START|Configure IP Cache|",
      "[OPTRACE]|21042|860|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_3_synth_1/cl_xbar_3.tcl|vivado_synth|1620813365693|END|Configure IP Cache|",
      "[OPTRACE]|21042|861|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_3_synth_1/cl_xbar_3.tcl|vivado_synth|1620813365693|START|synth_design|",
      "[OPTRACE]|21042|918|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_3_synth_1/cl_xbar_3.tcl|vivado_synth|1620813582373|END|synth_design|",
      "[OPTRACE]|21042|919|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_3_synth_1/cl_xbar_3.tcl|vivado_synth|1620813582373|START|Write IP Cache|",
      "[OPTRACE]|21042|920|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_3_synth_1/cl_xbar_3.tcl|vivado_synth|1620813584598|END|Write IP Cache|",
      "[OPTRACE]|21042|921|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_3_synth_1/cl_xbar_3.tcl|vivado_synth|1620813584599|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|21042|922|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_3_synth_1/cl_xbar_3.tcl|vivado_synth|1620813585963|END|write_checkpoint|",
      "[OPTRACE]|21042|923|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_3_synth_1/cl_xbar_3.tcl|vivado_synth|1620813585963|START|synth reports|REPORT",
      "[OPTRACE]|21042|924|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_3_synth_1/cl_xbar_3.tcl|vivado_synth|1620813585964|END|synth reports|",
      "[OPTRACE]|21042|925|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_xbar_3_synth_1/cl_xbar_3.tcl|vivado_synth|1620813586726|END|cl_xbar_3_synth_1|",
      "[OPTRACE]|21410|870|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_vdot_2_0_synth_1/cl_vdot_2_0.tcl|vivado_synth|1620813403366|START|cl_vdot_2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|21410|871|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_vdot_2_0_synth_1/cl_vdot_2_0.tcl|vivado_synth|1620813403369|START|Creating in-memory project|",
      "[OPTRACE]|21410|872|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_vdot_2_0_synth_1/cl_vdot_2_0.tcl|vivado_synth|1620813412310|END|Creating in-memory project|",
      "[OPTRACE]|21410|873|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_vdot_2_0_synth_1/cl_vdot_2_0.tcl|vivado_synth|1620813412311|START|Adding files|",
      "[OPTRACE]|21410|874|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_vdot_2_0_synth_1/cl_vdot_2_0.tcl|vivado_synth|1620813412768|END|Adding files|",
      "[OPTRACE]|21410|875|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_vdot_2_0_synth_1/cl_vdot_2_0.tcl|vivado_synth|1620813412769|START|Configure IP Cache|",
      "[OPTRACE]|21410|876|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_vdot_2_0_synth_1/cl_vdot_2_0.tcl|vivado_synth|1620813412771|END|Configure IP Cache|",
      "[OPTRACE]|21410|877|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_vdot_2_0_synth_1/cl_vdot_2_0.tcl|vivado_synth|1620813412771|START|synth_design|",
      "[OPTRACE]|21410|950|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_vdot_2_0_synth_1/cl_vdot_2_0.tcl|vivado_synth|1620813700438|END|synth_design|",
      "[OPTRACE]|21410|951|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_vdot_2_0_synth_1/cl_vdot_2_0.tcl|vivado_synth|1620813700438|START|Write IP Cache|",
      "[OPTRACE]|21410|952|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_vdot_2_0_synth_1/cl_vdot_2_0.tcl|vivado_synth|1620813710941|END|Write IP Cache|",
      "[OPTRACE]|21410|953|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_vdot_2_0_synth_1/cl_vdot_2_0.tcl|vivado_synth|1620813710947|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|21410|961|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_vdot_2_0_synth_1/cl_vdot_2_0.tcl|vivado_synth|1620813718108|END|write_checkpoint|",
      "[OPTRACE]|21410|962|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_vdot_2_0_synth_1/cl_vdot_2_0.tcl|vivado_synth|1620813718109|START|synth reports|REPORT",
      "[OPTRACE]|21410|963|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_vdot_2_0_synth_1/cl_vdot_2_0.tcl|vivado_synth|1620813718109|END|synth reports|",
      "[OPTRACE]|21410|965|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_vdot_2_0_synth_1/cl_vdot_2_0.tcl|vivado_synth|1620813721136|END|cl_vdot_2_0_synth_1|",
      "[OPTRACE]|21856|886|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m03_regslice_2_synth_1/cl_m03_regslice_2.tcl|vivado_synth|1620813471633|START|cl_m03_regslice_2_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|21856|887|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m03_regslice_2_synth_1/cl_m03_regslice_2.tcl|vivado_synth|1620813471637|START|Creating in-memory project|",
      "[OPTRACE]|21856|888|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m03_regslice_2_synth_1/cl_m03_regslice_2.tcl|vivado_synth|1620813479985|END|Creating in-memory project|",
      "[OPTRACE]|21856|889|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m03_regslice_2_synth_1/cl_m03_regslice_2.tcl|vivado_synth|1620813479985|START|Adding files|",
      "[OPTRACE]|21856|890|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m03_regslice_2_synth_1/cl_m03_regslice_2.tcl|vivado_synth|1620813480406|END|Adding files|",
      "[OPTRACE]|21856|891|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m03_regslice_2_synth_1/cl_m03_regslice_2.tcl|vivado_synth|1620813480408|START|Configure IP Cache|",
      "[OPTRACE]|21856|892|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m03_regslice_2_synth_1/cl_m03_regslice_2.tcl|vivado_synth|1620813480411|END|Configure IP Cache|",
      "[OPTRACE]|21856|893|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m03_regslice_2_synth_1/cl_m03_regslice_2.tcl|vivado_synth|1620813480411|START|synth_design|",
      "[OPTRACE]|21856|934|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m03_regslice_2_synth_1/cl_m03_regslice_2.tcl|vivado_synth|1620813623517|END|synth_design|",
      "[OPTRACE]|21856|935|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m03_regslice_2_synth_1/cl_m03_regslice_2.tcl|vivado_synth|1620813623517|START|Write IP Cache|",
      "[OPTRACE]|21856|936|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m03_regslice_2_synth_1/cl_m03_regslice_2.tcl|vivado_synth|1620813624136|END|Write IP Cache|",
      "[OPTRACE]|21856|937|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m03_regslice_2_synth_1/cl_m03_regslice_2.tcl|vivado_synth|1620813624137|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|21856|938|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m03_regslice_2_synth_1/cl_m03_regslice_2.tcl|vivado_synth|1620813624318|END|write_checkpoint|",
      "[OPTRACE]|21856|939|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m03_regslice_2_synth_1/cl_m03_regslice_2.tcl|vivado_synth|1620813624318|START|synth reports|REPORT",
      "[OPTRACE]|21856|940|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m03_regslice_2_synth_1/cl_m03_regslice_2.tcl|vivado_synth|1620813624318|END|synth reports|",
      "[OPTRACE]|21856|941|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m03_regslice_2_synth_1/cl_m03_regslice_2.tcl|vivado_synth|1620813624586|END|cl_m03_regslice_2_synth_1|",
      "[OPTRACE]|22226|902|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_3_synth_1/cl_auto_cc_3.tcl|vivado_synth|1620813548322|START|cl_auto_cc_3_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|22226|903|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_3_synth_1/cl_auto_cc_3.tcl|vivado_synth|1620813548324|START|Creating in-memory project|",
      "[OPTRACE]|22226|904|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_3_synth_1/cl_auto_cc_3.tcl|vivado_synth|1620813556609|END|Creating in-memory project|",
      "[OPTRACE]|22226|905|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_3_synth_1/cl_auto_cc_3.tcl|vivado_synth|1620813556609|START|Adding files|",
      "[OPTRACE]|22226|906|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_3_synth_1/cl_auto_cc_3.tcl|vivado_synth|1620813557055|END|Adding files|",
      "[OPTRACE]|22226|907|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_3_synth_1/cl_auto_cc_3.tcl|vivado_synth|1620813557055|START|Configure IP Cache|",
      "[OPTRACE]|22226|908|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_3_synth_1/cl_auto_cc_3.tcl|vivado_synth|1620813557101|END|Configure IP Cache|",
      "[OPTRACE]|22226|909|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_3_synth_1/cl_auto_cc_3.tcl|vivado_synth|1620813557101|END|cl_auto_cc_3_synth_1|",
      "[OPTRACE]|22316|910|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_2_synth_1/cl_s00_regslice_2.tcl|vivado_synth|1620813565448|START|cl_s00_regslice_2_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|22316|911|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_2_synth_1/cl_s00_regslice_2.tcl|vivado_synth|1620813565452|START|Creating in-memory project|",
      "[OPTRACE]|22316|912|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_2_synth_1/cl_s00_regslice_2.tcl|vivado_synth|1620813573901|END|Creating in-memory project|",
      "[OPTRACE]|22316|913|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_2_synth_1/cl_s00_regslice_2.tcl|vivado_synth|1620813573901|START|Adding files|",
      "[OPTRACE]|22316|914|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_2_synth_1/cl_s00_regslice_2.tcl|vivado_synth|1620813574371|END|Adding files|",
      "[OPTRACE]|22316|915|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_2_synth_1/cl_s00_regslice_2.tcl|vivado_synth|1620813574372|START|Configure IP Cache|",
      "[OPTRACE]|22316|916|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_2_synth_1/cl_s00_regslice_2.tcl|vivado_synth|1620813574375|END|Configure IP Cache|",
      "[OPTRACE]|22316|917|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_2_synth_1/cl_s00_regslice_2.tcl|vivado_synth|1620813574376|START|synth_design|",
      "[OPTRACE]|22316|954|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_2_synth_1/cl_s00_regslice_2.tcl|vivado_synth|1620813717120|END|synth_design|",
      "[OPTRACE]|22316|955|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_2_synth_1/cl_s00_regslice_2.tcl|vivado_synth|1620813717120|START|Write IP Cache|",
      "[OPTRACE]|22316|956|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_2_synth_1/cl_s00_regslice_2.tcl|vivado_synth|1620813717743|END|Write IP Cache|",
      "[OPTRACE]|22316|957|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_2_synth_1/cl_s00_regslice_2.tcl|vivado_synth|1620813717743|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|22316|958|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_2_synth_1/cl_s00_regslice_2.tcl|vivado_synth|1620813717953|END|write_checkpoint|",
      "[OPTRACE]|22316|959|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_2_synth_1/cl_s00_regslice_2.tcl|vivado_synth|1620813717953|START|synth reports|REPORT",
      "[OPTRACE]|22316|960|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_2_synth_1/cl_s00_regslice_2.tcl|vivado_synth|1620813717953|END|synth reports|",
      "[OPTRACE]|22316|964|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_2_synth_1/cl_s00_regslice_2.tcl|vivado_synth|1620813718258|END|cl_s00_regslice_2_synth_1|",
      "[OPTRACE]|22605|1000|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_0_synth_1/cl_auto_cc_0.tcl|vivado_synth|1620813789908|END|Write IP Cache|",
      "[OPTRACE]|22605|1001|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_0_synth_1/cl_auto_cc_0.tcl|vivado_synth|1620813789909|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|22605|1002|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_0_synth_1/cl_auto_cc_0.tcl|vivado_synth|1620813790173|END|write_checkpoint|",
      "[OPTRACE]|22605|1003|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_0_synth_1/cl_auto_cc_0.tcl|vivado_synth|1620813790174|START|synth reports|REPORT",
      "[OPTRACE]|22605|1004|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_0_synth_1/cl_auto_cc_0.tcl|vivado_synth|1620813790174|END|synth reports|",
      "[OPTRACE]|22605|1005|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_0_synth_1/cl_auto_cc_0.tcl|vivado_synth|1620813790487|END|cl_auto_cc_0_synth_1|",
      "[OPTRACE]|22605|926|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_0_synth_1/cl_auto_cc_0.tcl|vivado_synth|1620813595614|START|cl_auto_cc_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|22605|927|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_0_synth_1/cl_auto_cc_0.tcl|vivado_synth|1620813595619|START|Creating in-memory project|",
      "[OPTRACE]|22605|928|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_0_synth_1/cl_auto_cc_0.tcl|vivado_synth|1620813604125|END|Creating in-memory project|",
      "[OPTRACE]|22605|929|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_0_synth_1/cl_auto_cc_0.tcl|vivado_synth|1620813604125|START|Adding files|",
      "[OPTRACE]|22605|930|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_0_synth_1/cl_auto_cc_0.tcl|vivado_synth|1620813604549|END|Adding files|",
      "[OPTRACE]|22605|931|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_0_synth_1/cl_auto_cc_0.tcl|vivado_synth|1620813604549|START|Configure IP Cache|",
      "[OPTRACE]|22605|932|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_0_synth_1/cl_auto_cc_0.tcl|vivado_synth|1620813604605|END|Configure IP Cache|",
      "[OPTRACE]|22605|933|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_0_synth_1/cl_auto_cc_0.tcl|vivado_synth|1620813604605|START|synth_design|",
      "[OPTRACE]|22605|998|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_0_synth_1/cl_auto_cc_0.tcl|vivado_synth|1620813789270|END|synth_design|",
      "[OPTRACE]|22605|999|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_0_synth_1/cl_auto_cc_0.tcl|vivado_synth|1620813789270|START|Write IP Cache|",
      "[OPTRACE]|22971|1016|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_pc_0_synth_1/cl_auto_pc_0.tcl|vivado_synth|1620813823621|END|synth_design|",
      "[OPTRACE]|22971|1017|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_pc_0_synth_1/cl_auto_pc_0.tcl|vivado_synth|1620813823621|START|Write IP Cache|",
      "[OPTRACE]|22971|1018|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_pc_0_synth_1/cl_auto_pc_0.tcl|vivado_synth|1620813824156|END|Write IP Cache|",
      "[OPTRACE]|22971|1019|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_pc_0_synth_1/cl_auto_pc_0.tcl|vivado_synth|1620813824156|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|22971|1020|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_pc_0_synth_1/cl_auto_pc_0.tcl|vivado_synth|1620813824395|END|write_checkpoint|",
      "[OPTRACE]|22971|1021|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_pc_0_synth_1/cl_auto_pc_0.tcl|vivado_synth|1620813824395|START|synth reports|REPORT",
      "[OPTRACE]|22971|1022|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_pc_0_synth_1/cl_auto_pc_0.tcl|vivado_synth|1620813824395|END|synth reports|",
      "[OPTRACE]|22971|1023|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_pc_0_synth_1/cl_auto_pc_0.tcl|vivado_synth|1620813824683|END|cl_auto_pc_0_synth_1|",
      "[OPTRACE]|22971|942|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_pc_0_synth_1/cl_auto_pc_0.tcl|vivado_synth|1620813633275|START|cl_auto_pc_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|22971|943|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_pc_0_synth_1/cl_auto_pc_0.tcl|vivado_synth|1620813633278|START|Creating in-memory project|",
      "[OPTRACE]|22971|944|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_pc_0_synth_1/cl_auto_pc_0.tcl|vivado_synth|1620813641846|END|Creating in-memory project|",
      "[OPTRACE]|22971|945|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_pc_0_synth_1/cl_auto_pc_0.tcl|vivado_synth|1620813641846|START|Adding files|",
      "[OPTRACE]|22971|946|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_pc_0_synth_1/cl_auto_pc_0.tcl|vivado_synth|1620813642239|END|Adding files|",
      "[OPTRACE]|22971|947|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_pc_0_synth_1/cl_auto_pc_0.tcl|vivado_synth|1620813642240|START|Configure IP Cache|",
      "[OPTRACE]|22971|948|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_pc_0_synth_1/cl_auto_pc_0.tcl|vivado_synth|1620813642295|END|Configure IP Cache|",
      "[OPTRACE]|22971|949|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_pc_0_synth_1/cl_auto_pc_0.tcl|vivado_synth|1620813642295|START|synth_design|",
      "[OPTRACE]|23606|966|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m02_regslice_2_synth_1/cl_m02_regslice_2.tcl|vivado_synth|1620813727177|START|cl_m02_regslice_2_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|23606|967|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m02_regslice_2_synth_1/cl_m02_regslice_2.tcl|vivado_synth|1620813727181|START|Creating in-memory project|",
      "[OPTRACE]|23606|970|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m02_regslice_2_synth_1/cl_m02_regslice_2.tcl|vivado_synth|1620813735709|END|Creating in-memory project|",
      "[OPTRACE]|23606|971|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m02_regslice_2_synth_1/cl_m02_regslice_2.tcl|vivado_synth|1620813735709|START|Adding files|",
      "[OPTRACE]|23606|972|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m02_regslice_2_synth_1/cl_m02_regslice_2.tcl|vivado_synth|1620813736161|END|Adding files|",
      "[OPTRACE]|23606|973|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m02_regslice_2_synth_1/cl_m02_regslice_2.tcl|vivado_synth|1620813736162|START|Configure IP Cache|",
      "[OPTRACE]|23606|974|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m02_regslice_2_synth_1/cl_m02_regslice_2.tcl|vivado_synth|1620813736170|END|Configure IP Cache|",
      "[OPTRACE]|23606|975|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m02_regslice_2_synth_1/cl_m02_regslice_2.tcl|vivado_synth|1620813736171|END|cl_m02_regslice_2_synth_1|",
      "[OPTRACE]|23718|968|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_vdot_1_0_synth_1/cl_vdot_1_0.tcl|vivado_synth|1620813730332|START|cl_vdot_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|23718|969|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_vdot_1_0_synth_1/cl_vdot_1_0.tcl|vivado_synth|1620813730336|START|Creating in-memory project|",
      "[OPTRACE]|23718|976|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_vdot_1_0_synth_1/cl_vdot_1_0.tcl|vivado_synth|1620813738645|END|Creating in-memory project|",
      "[OPTRACE]|23718|977|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_vdot_1_0_synth_1/cl_vdot_1_0.tcl|vivado_synth|1620813738645|START|Adding files|",
      "[OPTRACE]|23718|978|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_vdot_1_0_synth_1/cl_vdot_1_0.tcl|vivado_synth|1620813739082|END|Adding files|",
      "[OPTRACE]|23718|979|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_vdot_1_0_synth_1/cl_vdot_1_0.tcl|vivado_synth|1620813739083|START|Configure IP Cache|",
      "[OPTRACE]|23718|980|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_vdot_1_0_synth_1/cl_vdot_1_0.tcl|vivado_synth|1620813741105|END|Configure IP Cache|",
      "[OPTRACE]|23718|981|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_vdot_1_0_synth_1/cl_vdot_1_0.tcl|vivado_synth|1620813741109|END|cl_vdot_1_0_synth_1|",
      "[OPTRACE]|23810|1038|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_3_synth_1/cl_s00_regslice_3.tcl|vivado_synth|1620813895692|END|synth_design|",
      "[OPTRACE]|23810|1039|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_3_synth_1/cl_s00_regslice_3.tcl|vivado_synth|1620813895692|START|Write IP Cache|",
      "[OPTRACE]|23810|1040|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_3_synth_1/cl_s00_regslice_3.tcl|vivado_synth|1620813896308|END|Write IP Cache|",
      "[OPTRACE]|23810|1041|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_3_synth_1/cl_s00_regslice_3.tcl|vivado_synth|1620813896309|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|23810|1042|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_3_synth_1/cl_s00_regslice_3.tcl|vivado_synth|1620813896485|END|write_checkpoint|",
      "[OPTRACE]|23810|1043|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_3_synth_1/cl_s00_regslice_3.tcl|vivado_synth|1620813896485|START|synth reports|REPORT",
      "[OPTRACE]|23810|1044|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_3_synth_1/cl_s00_regslice_3.tcl|vivado_synth|1620813896485|END|synth reports|",
      "[OPTRACE]|23810|1045|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_3_synth_1/cl_s00_regslice_3.tcl|vivado_synth|1620813896737|END|cl_s00_regslice_3_synth_1|",
      "[OPTRACE]|23810|982|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_3_synth_1/cl_s00_regslice_3.tcl|vivado_synth|1620813744401|START|cl_s00_regslice_3_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|23810|983|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_3_synth_1/cl_s00_regslice_3.tcl|vivado_synth|1620813744405|START|Creating in-memory project|",
      "[OPTRACE]|23810|986|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_3_synth_1/cl_s00_regslice_3.tcl|vivado_synth|1620813753294|END|Creating in-memory project|",
      "[OPTRACE]|23810|987|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_3_synth_1/cl_s00_regslice_3.tcl|vivado_synth|1620813753294|START|Adding files|",
      "[OPTRACE]|23810|988|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_3_synth_1/cl_s00_regslice_3.tcl|vivado_synth|1620813753757|END|Adding files|",
      "[OPTRACE]|23810|989|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_3_synth_1/cl_s00_regslice_3.tcl|vivado_synth|1620813753758|START|Configure IP Cache|",
      "[OPTRACE]|23810|990|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_3_synth_1/cl_s00_regslice_3.tcl|vivado_synth|1620813753762|END|Configure IP Cache|",
      "[OPTRACE]|23810|991|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_s00_regslice_3_synth_1/cl_s00_regslice_3.tcl|vivado_synth|1620813753762|START|synth_design|",
      "[OPTRACE]|23897|1046|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m00_regslice_0_synth_1/cl_m00_regslice_0.tcl|vivado_synth|1620813900160|END|synth_design|",
      "[OPTRACE]|23897|1047|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m00_regslice_0_synth_1/cl_m00_regslice_0.tcl|vivado_synth|1620813900161|START|Write IP Cache|",
      "[OPTRACE]|23897|1048|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m00_regslice_0_synth_1/cl_m00_regslice_0.tcl|vivado_synth|1620813900708|END|Write IP Cache|",
      "[OPTRACE]|23897|1049|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m00_regslice_0_synth_1/cl_m00_regslice_0.tcl|vivado_synth|1620813900709|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|23897|1050|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m00_regslice_0_synth_1/cl_m00_regslice_0.tcl|vivado_synth|1620813900940|END|write_checkpoint|",
      "[OPTRACE]|23897|1051|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m00_regslice_0_synth_1/cl_m00_regslice_0.tcl|vivado_synth|1620813900940|START|synth reports|REPORT",
      "[OPTRACE]|23897|1052|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m00_regslice_0_synth_1/cl_m00_regslice_0.tcl|vivado_synth|1620813900940|END|synth reports|",
      "[OPTRACE]|23897|1053|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m00_regslice_0_synth_1/cl_m00_regslice_0.tcl|vivado_synth|1620813901235|END|cl_m00_regslice_0_synth_1|",
      "[OPTRACE]|23897|984|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m00_regslice_0_synth_1/cl_m00_regslice_0.tcl|vivado_synth|1620813749500|START|cl_m00_regslice_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|23897|985|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m00_regslice_0_synth_1/cl_m00_regslice_0.tcl|vivado_synth|1620813749503|START|Creating in-memory project|",
      "[OPTRACE]|23897|992|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m00_regslice_0_synth_1/cl_m00_regslice_0.tcl|vivado_synth|1620813758112|END|Creating in-memory project|",
      "[OPTRACE]|23897|993|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m00_regslice_0_synth_1/cl_m00_regslice_0.tcl|vivado_synth|1620813758112|START|Adding files|",
      "[OPTRACE]|23897|994|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m00_regslice_0_synth_1/cl_m00_regslice_0.tcl|vivado_synth|1620813758568|END|Adding files|",
      "[OPTRACE]|23897|995|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m00_regslice_0_synth_1/cl_m00_regslice_0.tcl|vivado_synth|1620813758569|START|Configure IP Cache|",
      "[OPTRACE]|23897|996|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m00_regslice_0_synth_1/cl_m00_regslice_0.tcl|vivado_synth|1620813758571|END|Configure IP Cache|",
      "[OPTRACE]|23897|997|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m00_regslice_0_synth_1/cl_m00_regslice_0.tcl|vivado_synth|1620813758572|START|synth_design|",
      "[OPTRACE]|24189|1006|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_1_synth_1/cl_auto_cc_1.tcl|vivado_synth|1620813800374|START|cl_auto_cc_1_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|24189|1007|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_1_synth_1/cl_auto_cc_1.tcl|vivado_synth|1620813800376|START|Creating in-memory project|",
      "[OPTRACE]|24189|1008|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_1_synth_1/cl_auto_cc_1.tcl|vivado_synth|1620813808839|END|Creating in-memory project|",
      "[OPTRACE]|24189|1009|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_1_synth_1/cl_auto_cc_1.tcl|vivado_synth|1620813808839|START|Adding files|",
      "[OPTRACE]|24189|1010|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_1_synth_1/cl_auto_cc_1.tcl|vivado_synth|1620813809243|END|Adding files|",
      "[OPTRACE]|24189|1011|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_1_synth_1/cl_auto_cc_1.tcl|vivado_synth|1620813809244|START|Configure IP Cache|",
      "[OPTRACE]|24189|1012|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_1_synth_1/cl_auto_cc_1.tcl|vivado_synth|1620813809297|END|Configure IP Cache|",
      "[OPTRACE]|24189|1013|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_1_synth_1/cl_auto_cc_1.tcl|vivado_synth|1620813809297|END|cl_auto_cc_1_synth_1|",
      "[OPTRACE]|24433|1014|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_4_synth_1/cl_auto_cc_4.tcl|vivado_synth|1620813817503|START|cl_auto_cc_4_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|24433|1015|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_4_synth_1/cl_auto_cc_4.tcl|vivado_synth|1620813817506|START|Creating in-memory project|",
      "[OPTRACE]|24433|1024|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_4_synth_1/cl_auto_cc_4.tcl|vivado_synth|1620813826126|END|Creating in-memory project|",
      "[OPTRACE]|24433|1025|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_4_synth_1/cl_auto_cc_4.tcl|vivado_synth|1620813826126|START|Adding files|",
      "[OPTRACE]|24433|1026|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_4_synth_1/cl_auto_cc_4.tcl|vivado_synth|1620813826560|END|Adding files|",
      "[OPTRACE]|24433|1027|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_4_synth_1/cl_auto_cc_4.tcl|vivado_synth|1620813826561|START|Configure IP Cache|",
      "[OPTRACE]|24433|1028|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_4_synth_1/cl_auto_cc_4.tcl|vivado_synth|1620813826615|END|Configure IP Cache|",
      "[OPTRACE]|24433|1029|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_4_synth_1/cl_auto_cc_4.tcl|vivado_synth|1620813826615|START|synth_design|",
      "[OPTRACE]|24433|1094|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_4_synth_1/cl_auto_cc_4.tcl|vivado_synth|1620814010702|END|synth_design|",
      "[OPTRACE]|24433|1095|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_4_synth_1/cl_auto_cc_4.tcl|vivado_synth|1620814010702|START|Write IP Cache|",
      "[OPTRACE]|24433|1096|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_4_synth_1/cl_auto_cc_4.tcl|vivado_synth|1620814011323|END|Write IP Cache|",
      "[OPTRACE]|24433|1097|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_4_synth_1/cl_auto_cc_4.tcl|vivado_synth|1620814011324|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|24433|1098|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_4_synth_1/cl_auto_cc_4.tcl|vivado_synth|1620814011558|END|write_checkpoint|",
      "[OPTRACE]|24433|1099|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_4_synth_1/cl_auto_cc_4.tcl|vivado_synth|1620814011558|START|synth reports|REPORT",
      "[OPTRACE]|24433|1100|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_4_synth_1/cl_auto_cc_4.tcl|vivado_synth|1620814011558|END|synth reports|",
      "[OPTRACE]|24433|1101|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_4_synth_1/cl_auto_cc_4.tcl|vivado_synth|1620814011829|END|cl_auto_cc_4_synth_1|",
      "[OPTRACE]|24725|1030|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m01_regslice_0_synth_1/cl_m01_regslice_0.tcl|vivado_synth|1620813833598|START|cl_m01_regslice_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|24725|1031|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m01_regslice_0_synth_1/cl_m01_regslice_0.tcl|vivado_synth|1620813833601|START|Creating in-memory project|",
      "[OPTRACE]|24725|1032|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m01_regslice_0_synth_1/cl_m01_regslice_0.tcl|vivado_synth|1620813841963|END|Creating in-memory project|",
      "[OPTRACE]|24725|1033|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m01_regslice_0_synth_1/cl_m01_regslice_0.tcl|vivado_synth|1620813841963|START|Adding files|",
      "[OPTRACE]|24725|1034|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m01_regslice_0_synth_1/cl_m01_regslice_0.tcl|vivado_synth|1620813842412|END|Adding files|",
      "[OPTRACE]|24725|1035|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m01_regslice_0_synth_1/cl_m01_regslice_0.tcl|vivado_synth|1620813842413|START|Configure IP Cache|",
      "[OPTRACE]|24725|1036|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m01_regslice_0_synth_1/cl_m01_regslice_0.tcl|vivado_synth|1620813842417|END|Configure IP Cache|",
      "[OPTRACE]|24725|1037|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m01_regslice_0_synth_1/cl_m01_regslice_0.tcl|vivado_synth|1620813842417|START|synth_design|",
      "[OPTRACE]|24725|1078|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m01_regslice_0_synth_1/cl_m01_regslice_0.tcl|vivado_synth|1620813984686|END|synth_design|",
      "[OPTRACE]|24725|1079|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m01_regslice_0_synth_1/cl_m01_regslice_0.tcl|vivado_synth|1620813984686|START|Write IP Cache|",
      "[OPTRACE]|24725|1080|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m01_regslice_0_synth_1/cl_m01_regslice_0.tcl|vivado_synth|1620813985264|END|Write IP Cache|",
      "[OPTRACE]|24725|1081|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m01_regslice_0_synth_1/cl_m01_regslice_0.tcl|vivado_synth|1620813985265|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|24725|1082|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m01_regslice_0_synth_1/cl_m01_regslice_0.tcl|vivado_synth|1620813985480|END|write_checkpoint|",
      "[OPTRACE]|24725|1083|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m01_regslice_0_synth_1/cl_m01_regslice_0.tcl|vivado_synth|1620813985480|START|synth reports|REPORT",
      "[OPTRACE]|24725|1084|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m01_regslice_0_synth_1/cl_m01_regslice_0.tcl|vivado_synth|1620813985480|END|synth reports|",
      "[OPTRACE]|24725|1085|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m01_regslice_0_synth_1/cl_m01_regslice_0.tcl|vivado_synth|1620813985758|END|cl_m01_regslice_0_synth_1|",
      "[OPTRACE]|25169|1054|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_5_synth_1/cl_auto_cc_5.tcl|vivado_synth|1620813905627|START|cl_auto_cc_5_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|25169|1055|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_5_synth_1/cl_auto_cc_5.tcl|vivado_synth|1620813905630|START|Creating in-memory project|",
      "[OPTRACE]|25169|1058|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_5_synth_1/cl_auto_cc_5.tcl|vivado_synth|1620813914213|END|Creating in-memory project|",
      "[OPTRACE]|25169|1059|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_5_synth_1/cl_auto_cc_5.tcl|vivado_synth|1620813914213|START|Adding files|",
      "[OPTRACE]|25169|1060|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_5_synth_1/cl_auto_cc_5.tcl|vivado_synth|1620813914691|END|Adding files|",
      "[OPTRACE]|25169|1061|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_5_synth_1/cl_auto_cc_5.tcl|vivado_synth|1620813914692|START|Configure IP Cache|",
      "[OPTRACE]|25169|1062|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_5_synth_1/cl_auto_cc_5.tcl|vivado_synth|1620813914728|END|Configure IP Cache|",
      "[OPTRACE]|25169|1063|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_5_synth_1/cl_auto_cc_5.tcl|vivado_synth|1620813914728|START|synth_design|",
      "[OPTRACE]|25169|1142|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_5_synth_1/cl_auto_cc_5.tcl|vivado_synth|1620814095057|END|synth_design|",
      "[OPTRACE]|25169|1143|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_5_synth_1/cl_auto_cc_5.tcl|vivado_synth|1620814095057|START|Write IP Cache|",
      "[OPTRACE]|25169|1144|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_5_synth_1/cl_auto_cc_5.tcl|vivado_synth|1620814095624|END|Write IP Cache|",
      "[OPTRACE]|25169|1145|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_5_synth_1/cl_auto_cc_5.tcl|vivado_synth|1620814095625|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|25169|1146|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_5_synth_1/cl_auto_cc_5.tcl|vivado_synth|1620814095821|END|write_checkpoint|",
      "[OPTRACE]|25169|1147|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_5_synth_1/cl_auto_cc_5.tcl|vivado_synth|1620814095822|START|synth reports|REPORT",
      "[OPTRACE]|25169|1148|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_5_synth_1/cl_auto_cc_5.tcl|vivado_synth|1620814095822|END|synth reports|",
      "[OPTRACE]|25169|1149|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_5_synth_1/cl_auto_cc_5.tcl|vivado_synth|1620814096089|END|cl_auto_cc_5_synth_1|",
      "[OPTRACE]|25456|1056|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m02_regslice_3_synth_1/cl_m02_regslice_3.tcl|vivado_synth|1620813910423|START|cl_m02_regslice_3_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|25456|1057|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m02_regslice_3_synth_1/cl_m02_regslice_3.tcl|vivado_synth|1620813910428|START|Creating in-memory project|",
      "[OPTRACE]|25456|1064|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m02_regslice_3_synth_1/cl_m02_regslice_3.tcl|vivado_synth|1620813919115|END|Creating in-memory project|",
      "[OPTRACE]|25456|1065|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m02_regslice_3_synth_1/cl_m02_regslice_3.tcl|vivado_synth|1620813919115|START|Adding files|",
      "[OPTRACE]|25456|1066|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m02_regslice_3_synth_1/cl_m02_regslice_3.tcl|vivado_synth|1620813919547|END|Adding files|",
      "[OPTRACE]|25456|1067|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m02_regslice_3_synth_1/cl_m02_regslice_3.tcl|vivado_synth|1620813919548|START|Configure IP Cache|",
      "[OPTRACE]|25456|1068|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m02_regslice_3_synth_1/cl_m02_regslice_3.tcl|vivado_synth|1620813919557|END|Configure IP Cache|",
      "[OPTRACE]|25456|1069|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m02_regslice_3_synth_1/cl_m02_regslice_3.tcl|vivado_synth|1620813919557|END|cl_m02_regslice_3_synth_1|",
      "[OPTRACE]|25548|1070|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m03_regslice_3_synth_1/cl_m03_regslice_3.tcl|vivado_synth|1620813927684|START|cl_m03_regslice_3_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|25548|1071|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m03_regslice_3_synth_1/cl_m03_regslice_3.tcl|vivado_synth|1620813927688|START|Creating in-memory project|",
      "[OPTRACE]|25548|1072|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m03_regslice_3_synth_1/cl_m03_regslice_3.tcl|vivado_synth|1620813936000|END|Creating in-memory project|",
      "[OPTRACE]|25548|1073|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m03_regslice_3_synth_1/cl_m03_regslice_3.tcl|vivado_synth|1620813936000|START|Adding files|",
      "[OPTRACE]|25548|1074|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m03_regslice_3_synth_1/cl_m03_regslice_3.tcl|vivado_synth|1620813936528|END|Adding files|",
      "[OPTRACE]|25548|1075|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m03_regslice_3_synth_1/cl_m03_regslice_3.tcl|vivado_synth|1620813936529|START|Configure IP Cache|",
      "[OPTRACE]|25548|1076|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m03_regslice_3_synth_1/cl_m03_regslice_3.tcl|vivado_synth|1620813936533|END|Configure IP Cache|",
      "[OPTRACE]|25548|1077|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m03_regslice_3_synth_1/cl_m03_regslice_3.tcl|vivado_synth|1620813936533|START|synth_design|",
      "[OPTRACE]|25548|1126|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m03_regslice_3_synth_1/cl_m03_regslice_3.tcl|vivado_synth|1620814077258|END|synth_design|",
      "[OPTRACE]|25548|1127|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m03_regslice_3_synth_1/cl_m03_regslice_3.tcl|vivado_synth|1620814077258|START|Write IP Cache|",
      "[OPTRACE]|25548|1128|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m03_regslice_3_synth_1/cl_m03_regslice_3.tcl|vivado_synth|1620814077765|END|Write IP Cache|",
      "[OPTRACE]|25548|1129|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m03_regslice_3_synth_1/cl_m03_regslice_3.tcl|vivado_synth|1620814077766|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|25548|1130|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m03_regslice_3_synth_1/cl_m03_regslice_3.tcl|vivado_synth|1620814077937|END|write_checkpoint|",
      "[OPTRACE]|25548|1131|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m03_regslice_3_synth_1/cl_m03_regslice_3.tcl|vivado_synth|1620814077937|START|synth reports|REPORT",
      "[OPTRACE]|25548|1132|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m03_regslice_3_synth_1/cl_m03_regslice_3.tcl|vivado_synth|1620814077937|END|synth reports|",
      "[OPTRACE]|25548|1133|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m03_regslice_3_synth_1/cl_m03_regslice_3.tcl|vivado_synth|1620814078179|END|cl_m03_regslice_3_synth_1|",
      "[OPTRACE]|25998|1086|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_7_synth_1/cl_auto_cc_7.tcl|vivado_synth|1620813994487|START|cl_auto_cc_7_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|25998|1087|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_7_synth_1/cl_auto_cc_7.tcl|vivado_synth|1620813994491|START|Creating in-memory project|",
      "[OPTRACE]|25998|1088|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_7_synth_1/cl_auto_cc_7.tcl|vivado_synth|1620814002886|END|Creating in-memory project|",
      "[OPTRACE]|25998|1089|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_7_synth_1/cl_auto_cc_7.tcl|vivado_synth|1620814002887|START|Adding files|",
      "[OPTRACE]|25998|1090|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_7_synth_1/cl_auto_cc_7.tcl|vivado_synth|1620814003330|END|Adding files|",
      "[OPTRACE]|25998|1091|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_7_synth_1/cl_auto_cc_7.tcl|vivado_synth|1620814003331|START|Configure IP Cache|",
      "[OPTRACE]|25998|1092|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_7_synth_1/cl_auto_cc_7.tcl|vivado_synth|1620814003367|END|Configure IP Cache|",
      "[OPTRACE]|25998|1093|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_7_synth_1/cl_auto_cc_7.tcl|vivado_synth|1620814003367|START|synth_design|",
      "[OPTRACE]|25998|1150|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_7_synth_1/cl_auto_cc_7.tcl|vivado_synth|1620814175419|END|synth_design|",
      "[OPTRACE]|25998|1151|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_7_synth_1/cl_auto_cc_7.tcl|vivado_synth|1620814175420|START|Write IP Cache|",
      "[OPTRACE]|25998|1152|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_7_synth_1/cl_auto_cc_7.tcl|vivado_synth|1620814175976|END|Write IP Cache|",
      "[OPTRACE]|25998|1153|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_7_synth_1/cl_auto_cc_7.tcl|vivado_synth|1620814175977|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|25998|1154|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_7_synth_1/cl_auto_cc_7.tcl|vivado_synth|1620814176177|END|write_checkpoint|",
      "[OPTRACE]|25998|1155|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_7_synth_1/cl_auto_cc_7.tcl|vivado_synth|1620814176177|START|synth reports|REPORT",
      "[OPTRACE]|25998|1156|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_7_synth_1/cl_auto_cc_7.tcl|vivado_synth|1620814176177|END|synth reports|",
      "[OPTRACE]|25998|1157|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_7_synth_1/cl_auto_cc_7.tcl|vivado_synth|1620814176442|END|cl_auto_cc_7_synth_1|",
      "[OPTRACE]|26290|1102|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_6_synth_1/cl_auto_cc_6.tcl|vivado_synth|1620814020794|START|cl_auto_cc_6_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|26290|1103|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_6_synth_1/cl_auto_cc_6.tcl|vivado_synth|1620814020796|START|Creating in-memory project|",
      "[OPTRACE]|26290|1104|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_6_synth_1/cl_auto_cc_6.tcl|vivado_synth|1620814029038|END|Creating in-memory project|",
      "[OPTRACE]|26290|1105|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_6_synth_1/cl_auto_cc_6.tcl|vivado_synth|1620814029039|START|Adding files|",
      "[OPTRACE]|26290|1106|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_6_synth_1/cl_auto_cc_6.tcl|vivado_synth|1620814029477|END|Adding files|",
      "[OPTRACE]|26290|1107|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_6_synth_1/cl_auto_cc_6.tcl|vivado_synth|1620814029478|START|Configure IP Cache|",
      "[OPTRACE]|26290|1108|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_6_synth_1/cl_auto_cc_6.tcl|vivado_synth|1620814029527|END|Configure IP Cache|",
      "[OPTRACE]|26290|1109|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_6_synth_1/cl_auto_cc_6.tcl|vivado_synth|1620814029528|END|cl_auto_cc_6_synth_1|",
      "[OPTRACE]|26380|1110|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m04_regslice_0_synth_1/cl_m04_regslice_0.tcl|vivado_synth|1620814037915|START|cl_m04_regslice_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|26380|1111|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m04_regslice_0_synth_1/cl_m04_regslice_0.tcl|vivado_synth|1620814037918|START|Creating in-memory project|",
      "[OPTRACE]|26380|1112|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m04_regslice_0_synth_1/cl_m04_regslice_0.tcl|vivado_synth|1620814046765|END|Creating in-memory project|",
      "[OPTRACE]|26380|1113|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m04_regslice_0_synth_1/cl_m04_regslice_0.tcl|vivado_synth|1620814046765|START|Adding files|",
      "[OPTRACE]|26380|1114|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m04_regslice_0_synth_1/cl_m04_regslice_0.tcl|vivado_synth|1620814047234|END|Adding files|",
      "[OPTRACE]|26380|1115|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m04_regslice_0_synth_1/cl_m04_regslice_0.tcl|vivado_synth|1620814047235|START|Configure IP Cache|",
      "[OPTRACE]|26380|1116|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m04_regslice_0_synth_1/cl_m04_regslice_0.tcl|vivado_synth|1620814047243|END|Configure IP Cache|",
      "[OPTRACE]|26380|1117|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m04_regslice_0_synth_1/cl_m04_regslice_0.tcl|vivado_synth|1620814047244|END|cl_m04_regslice_0_synth_1|",
      "[OPTRACE]|26546|1118|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_8_synth_1/cl_auto_cc_8.tcl|vivado_synth|1620814055423|START|cl_auto_cc_8_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|26546|1119|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_8_synth_1/cl_auto_cc_8.tcl|vivado_synth|1620814055425|START|Creating in-memory project|",
      "[OPTRACE]|26546|1120|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_8_synth_1/cl_auto_cc_8.tcl|vivado_synth|1620814063826|END|Creating in-memory project|",
      "[OPTRACE]|26546|1121|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_8_synth_1/cl_auto_cc_8.tcl|vivado_synth|1620814063826|START|Adding files|",
      "[OPTRACE]|26546|1122|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_8_synth_1/cl_auto_cc_8.tcl|vivado_synth|1620814064298|END|Adding files|",
      "[OPTRACE]|26546|1123|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_8_synth_1/cl_auto_cc_8.tcl|vivado_synth|1620814064299|START|Configure IP Cache|",
      "[OPTRACE]|26546|1124|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_8_synth_1/cl_auto_cc_8.tcl|vivado_synth|1620814064375|END|Configure IP Cache|",
      "[OPTRACE]|26546|1125|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_8_synth_1/cl_auto_cc_8.tcl|vivado_synth|1620814064375|END|cl_auto_cc_8_synth_1|",
      "[OPTRACE]|26836|1134|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m05_regslice_0_synth_1/cl_m05_regslice_0.tcl|vivado_synth|1620814085949|START|cl_m05_regslice_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|26836|1135|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m05_regslice_0_synth_1/cl_m05_regslice_0.tcl|vivado_synth|1620814085952|START|Creating in-memory project|",
      "[OPTRACE]|26836|1136|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m05_regslice_0_synth_1/cl_m05_regslice_0.tcl|vivado_synth|1620814093582|END|Creating in-memory project|",
      "[OPTRACE]|26836|1137|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m05_regslice_0_synth_1/cl_m05_regslice_0.tcl|vivado_synth|1620814093583|START|Adding files|",
      "[OPTRACE]|26836|1138|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m05_regslice_0_synth_1/cl_m05_regslice_0.tcl|vivado_synth|1620814093981|END|Adding files|",
      "[OPTRACE]|26836|1139|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m05_regslice_0_synth_1/cl_m05_regslice_0.tcl|vivado_synth|1620814093982|START|Configure IP Cache|",
      "[OPTRACE]|26836|1140|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m05_regslice_0_synth_1/cl_m05_regslice_0.tcl|vivado_synth|1620814093990|END|Configure IP Cache|",
      "[OPTRACE]|26836|1141|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_m05_regslice_0_synth_1/cl_m05_regslice_0.tcl|vivado_synth|1620814093990|END|cl_m05_regslice_0_synth_1|",
      "[OPTRACE]|2718|1276|runPlatformLinker|cpp|1620824188270|START|Generate Resource Availability Report|",
      "[OPTRACE]|2718|1277||cpp|1620824188270|END|Generate Resource Availability Report|",
      "[OPTRACE]|2718|1278||cpp|1620824188270|END|runPlatformLinker|",
      "[OPTRACE]|2718|1279||cpp|1620824188424|END|vpl|",
      "[OPTRACE]|2718|22|main|cpp|1620810173081|START|vpl|",
      "[OPTRACE]|2718|23|runPlatformLinker|cpp|1620810173170|START|runPlatformLinker|",
      "[OPTRACE]|2718|24|setupBinaryForLink|cpp|1620810173170|START|Create Solution|",
      "[OPTRACE]|2718|25||cpp|1620810173174|END|Create Solution|",
      "[OPTRACE]|2718|26|setupBinaryForLink|cpp|1620810173174|START|Add platform|",
      "[OPTRACE]|2718|27||cpp|1620810176043|END|Add platform|",
      "[OPTRACE]|2718|28|setupBinaryForLink|cpp|1620810176043|START|Create Binary|",
      "[OPTRACE]|2718|29||cpp|1620810176044|END|Create Binary|",
      "[OPTRACE]|2718|30|setupBinaryForLink|cpp|1620810176044|START|Create Kernels|",
      "[OPTRACE]|2718|31||cpp|1620810176046|END|Create Kernels|",
      "[OPTRACE]|2718|32|runPlatformLinker|cpp|1620810176052|START|Process Kernels|",
      "[OPTRACE]|2718|33||cpp|1620810176052|END|Process Kernels|",
      "[OPTRACE]|2718|34|runPlatformLinker|cpp|1620810176052|START|Process Kernel Debug|",
      "[OPTRACE]|2718|35||cpp|1620810176052|END|Process Kernel Debug|",
      "[OPTRACE]|2718|36|runPlatformLinker|cpp|1620810176052|START|Set Kernel Debug|",
      "[OPTRACE]|2718|37||cpp|1620810176052|END|Set Kernel Debug|",
      "[OPTRACE]|2718|38|runPlatformLinker|cpp|1620810176052|START|Set Miscellaneous|",
      "[OPTRACE]|2718|39||cpp|1620810176052|END|Set Miscellaneous|",
      "[OPTRACE]|2718|40|run|cpp|1620810176052|START|Extract Platform|",
      "[OPTRACE]|2718|41||cpp|1620810177456|END|Extract Platform|",
      "[OPTRACE]|27329|1158|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_9_synth_1/cl_auto_cc_9.tcl|vivado_synth|1620814183950|START|cl_auto_cc_9_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|27329|1159|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_9_synth_1/cl_auto_cc_9.tcl|vivado_synth|1620814183952|START|Creating in-memory project|",
      "[OPTRACE]|27329|1160|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_9_synth_1/cl_auto_cc_9.tcl|vivado_synth|1620814191378|END|Creating in-memory project|",
      "[OPTRACE]|27329|1161|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_9_synth_1/cl_auto_cc_9.tcl|vivado_synth|1620814191378|START|Adding files|",
      "[OPTRACE]|27329|1162|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_9_synth_1/cl_auto_cc_9.tcl|vivado_synth|1620814191769|END|Adding files|",
      "[OPTRACE]|27329|1163|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_9_synth_1/cl_auto_cc_9.tcl|vivado_synth|1620814191769|START|Configure IP Cache|",
      "[OPTRACE]|27329|1164|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_9_synth_1/cl_auto_cc_9.tcl|vivado_synth|1620814191814|END|Configure IP Cache|",
      "[OPTRACE]|27329|1165|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_auto_cc_9_synth_1/cl_auto_cc_9.tcl|vivado_synth|1620814191814|END|cl_auto_cc_9_synth_1|",
      "[OPTRACE]|27418|1166|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/cl.tcl|vivado_synth|1620814198736|START|my_rm_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|27418|1167|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/cl.tcl|vivado_synth|1620814198738|START|Creating in-memory project|",
      "[OPTRACE]|27418|1168|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/cl.tcl|vivado_synth|1620814206175|END|Creating in-memory project|",
      "[OPTRACE]|27418|1169|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/cl.tcl|vivado_synth|1620814206175|START|Adding files|",
      "[OPTRACE]|27418|1170|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/cl.tcl|vivado_synth|1620814219155|END|Adding files|",
      "[OPTRACE]|27418|1171|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/cl.tcl|vivado_synth|1620814219174|START|synth_design|",
      "[OPTRACE]|27418|1172|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/cl.tcl|vivado_synth|1620814356688|END|synth_design|",
      "[OPTRACE]|27418|1173|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/cl.tcl|vivado_synth|1620814356740|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|27418|1174|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/cl.tcl|vivado_synth|1620814357877|END|write_checkpoint|",
      "[OPTRACE]|27418|1175|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/cl.tcl|vivado_synth|1620814357877|START|synth reports|REPORT",
      "[OPTRACE]|27418|1176|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/cl.tcl|vivado_synth|1620814357877|END|synth reports|",
      "[OPTRACE]|27418|1177|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/cl.tcl|vivado_synth|1620814358444|END|my_rm_synth_1|",
      "[OPTRACE]|28044|1178|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620814368269|START|Implementation|ROLLUP_1",
      "[OPTRACE]|28044|1179|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620814368269|START|Phase: Init Design|ROLLUP_AUTO",
      "[OPTRACE]|28044|1180|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620814368269|START|Design Initialization: pre hook|",
      "[OPTRACE]|28044|1181|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620814368286|END|Design Initialization: pre hook|",
      "[OPTRACE]|28044|1182|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620814368287|START|create in-memory project|",
      "[OPTRACE]|28044|1183|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620814368557|END|create in-memory project|",
      "[OPTRACE]|28044|1184|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620814368558|START|set parameters|",
      "[OPTRACE]|28044|1185|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620814375714|END|set parameters|",
      "[OPTRACE]|28044|1186|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620814375714|START|add files|",
      "[OPTRACE]|28044|1187|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620814390970|START|read constraints: implementation|",
      "[OPTRACE]|28044|1188|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620814390975|END|read constraints: implementation|",
      "[OPTRACE]|28044|1189|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620814390975|END|add files|",
      "[OPTRACE]|28044|1190|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620814390975|START|link_design|",
      "[OPTRACE]|28044|1191|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620815162811|END|link_design|",
      "[OPTRACE]|28044|1192|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620815162811|START|gray box cells|",
      "[OPTRACE]|28044|1193|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620815162811|END|gray box cells|",
      "[OPTRACE]|28044|1194|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620815162811|START|Design Initialization: post hook|",
      "[OPTRACE]|28044|1195|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620815162961|END|Design Initialization: post hook|",
      "[OPTRACE]|28044|1196|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620815162961|START|init_design_reports|REPORT",
      "[OPTRACE]|28044|1197|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620815162961|END|init_design_reports|",
      "[OPTRACE]|28044|1198|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620815162961|START|init_design_write_hwdef|",
      "[OPTRACE]|28044|1199|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620815168464|END|init_design_write_hwdef|",
      "[OPTRACE]|28044|1200|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620815168464|END|Phase: Init Design|",
      "[OPTRACE]|28044|1201|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620815168464|START|Phase: Opt Design|ROLLUP_AUTO",
      "[OPTRACE]|28044|1202|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620815168465|START|Opt Design: pre hook|",
      "[OPTRACE]|28044|1203|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620815207783|END|Opt Design: pre hook|",
      "[OPTRACE]|28044|1204|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620815207784|START|read constraints: opt_design|",
      "[OPTRACE]|28044|1205|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620815207784|END|read constraints: opt_design|",
      "[OPTRACE]|28044|1206|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620815207784|START|opt_design|",
      "[OPTRACE]|28044|1223|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620816483258|END|opt_design|",
      "[OPTRACE]|28044|1224|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620816483258|START|read constraints: opt_design_post|",
      "[OPTRACE]|28044|1225|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620816483258|END|read constraints: opt_design_post|",
      "[OPTRACE]|28044|1226|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620816483258|START|Opt Design: post hook|",
      "[OPTRACE]|28044|1227|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620816487508|END|Opt Design: post hook|",
      "[OPTRACE]|28044|1228|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620816487508|START|opt_design reports|REPORT",
      "[OPTRACE]|28044|1229|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620816487508|END|opt_design reports|",
      "[OPTRACE]|28044|1230|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620816487508|END|Phase: Opt Design|",
      "[OPTRACE]|28044|1231|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620816487508|START|Phase: Place Design|ROLLUP_AUTO",
      "[OPTRACE]|28044|1232|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620816487509|START|Place Design: pre hook|",
      "[OPTRACE]|28044|1233|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620816487535|END|Place Design: pre hook|",
      "[OPTRACE]|28044|1234|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620816487535|START|read constraints: place_design|",
      "[OPTRACE]|28044|1235|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620816487535|END|read constraints: place_design|",
      "[OPTRACE]|28044|1236|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620816487535|START|implement_debug_core|",
      "[OPTRACE]|28044|1237|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620816487536|END|implement_debug_core|",
      "[OPTRACE]|28044|1238|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620816487536|START|place_design|",
      "[OPTRACE]|28044|1239|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620819135058|END|place_design|",
      "[OPTRACE]|28044|1240|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620819135059|START|read constraints: place_design_post|",
      "[OPTRACE]|28044|1241|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620819135059|END|read constraints: place_design_post|",
      "[OPTRACE]|28044|1242|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620819135059|START|Place Design: post hook|",
      "[OPTRACE]|28044|1243|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620819198283|END|Place Design: post hook|",
      "[OPTRACE]|28044|1244|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620819198283|START|place_design reports|REPORT",
      "[OPTRACE]|28044|1245|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620819198283|END|place_design reports|",
      "[OPTRACE]|28044|1246|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620819198283|END|Phase: Place Design|",
      "[OPTRACE]|28044|1247|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620819198283|START|Phase: Physical Opt Design|ROLLUP_AUTO",
      "[OPTRACE]|28044|1248|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620819198284|START|read constraints: phys_opt_design|",
      "[OPTRACE]|28044|1249|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620819198284|END|read constraints: phys_opt_design|",
      "[OPTRACE]|28044|1250|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620819198284|START|phys_opt_design|",
      "[OPTRACE]|28044|1251|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620819296082|END|phys_opt_design|",
      "[OPTRACE]|28044|1252|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620819296082|START|read constraints: phys_opt_design_post|",
      "[OPTRACE]|28044|1253|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620819296082|END|read constraints: phys_opt_design_post|",
      "[OPTRACE]|28044|1254|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620819296082|START|phys_opt_design report|REPORT",
      "[OPTRACE]|28044|1255|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620819296082|END|phys_opt_design report|",
      "[OPTRACE]|28044|1256|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620819296082|END|Phase: Physical Opt Design|",
      "[OPTRACE]|28044|1257|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620819296082|START|Phase: Route Design|ROLLUP_AUTO",
      "[OPTRACE]|28044|1258|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620819296083|START|read constraints: route_design|",
      "[OPTRACE]|28044|1259|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620819296083|END|read constraints: route_design|",
      "[OPTRACE]|28044|1260|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620819296083|START|route_design|",
      "[OPTRACE]|28044|1261|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620823729352|END|route_design|",
      "[OPTRACE]|28044|1262|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620823729352|START|read constraints: route_design_post|",
      "[OPTRACE]|28044|1263|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620823729352|END|read constraints: route_design_post|",
      "[OPTRACE]|28044|1264|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620823729352|START|Route Design: post hook|",
      "[OPTRACE]|28044|1265|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620823944224|END|Route Design: post hook|",
      "[OPTRACE]|28044|1266|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620823944224|START|Route Design: write_checkpoint|CHECKPOINT",
      "[OPTRACE]|28044|1267|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620824143081|END|Route Design: write_checkpoint|",
      "[OPTRACE]|28044|1268|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620824143081|START|route_design reports|REPORT",
      "[OPTRACE]|28044|1269|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620824177483|END|route_design reports|",
      "[OPTRACE]|28044|1270|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620824177483|START|route_design misc|",
      "[OPTRACE]|28044|1271|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620824177483|START|route_design write_checkpoint|CHECKPOINT",
      "[OPTRACE]|28044|1272|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620824177484|END|route_design write_checkpoint|",
      "[OPTRACE]|28044|1273|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620824177484|END|route_design misc|",
      "[OPTRACE]|28044|1274|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620824177484|END|Phase: Route Design|",
      "[OPTRACE]|28044|1275|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_sp.tcl|vivado_impl|1620824177484|END|Implementation|",
      "[OPTRACE]|2875|42|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/vpl.tcl|vivado_impl|1620810303980|START|Implementation|ROLLUP_1",
      "[OPTRACE]|2875|43|ipirun.tcl|vpl|1620810304519|START|ipirun|ROLLUP_0",
      "[OPTRACE]|2875|44|ipirun.tcl|vpl|1620810304519|END|ipirun|",
      "[OPTRACE]|2875|45|ipirun.tcl|vpl|1620810304596|START|Source pre_sys_link Tcl script|",
      "[OPTRACE]|2875|46|ipirun.tcl|vpl|1620810304596|END|Source pre_sys_link Tcl script|",
      "[OPTRACE]|2875|47|ipirun.tcl|vpl|1620810304597|START|Create project|",
      "[OPTRACE]|2875|48|ipirun.tcl|vpl|1620810318934|END|Create project|",
      "[OPTRACE]|2875|49|ipirun.tcl|vpl|1620810318935|START|Create IP caching environment|",
      "[OPTRACE]|2875|50|ipirun.tcl|vpl|1620810369760|END|Create IP caching environment|",
      "[OPTRACE]|2875|51|ipirun.tcl|vpl|1620810369761|START|Import/add dynamic BD|",
      "[OPTRACE]|2875|52|ipirun.tcl|vpl|1620810392203|END|Import/add dynamic BD|",
      "[OPTRACE]|2875|53|ipirun.tcl|vpl|1620810392204|START|Open BD and insert kernels|",
      "[OPTRACE]|2875|54|ipirun.tcl|vpl|1620810472775|END|Open BD and insert kernels|",
      "[OPTRACE]|2875|55|ipirun.tcl|vpl|1620810472776|START|Add debug/profiling support|",
      "[OPTRACE]|2875|56|ipirun.tcl|vpl|1620810477400|END|Add debug/profiling support|",
      "[OPTRACE]|2875|57|ipirun.tcl|vpl|1620810477400|START|IPI address assignments|",
      "[OPTRACE]|2875|58|ipirun.tcl|vpl|1620810477403|END|IPI address assignments|",
      "[OPTRACE]|2875|59|ipirun.tcl|vpl|1620810477403|START|Sourcing hardware platform post_sys_link Tcl script|",
      "[OPTRACE]|2875|60|ipirun.tcl|vpl|1620810477435|END|Sourcing hardware platform post_sys_link Tcl script|",
      "[OPTRACE]|2875|61|ipirun.tcl|vpl|1620810477438|START|Save BD|",
      "[OPTRACE]|2875|62|ipirun.tcl|vpl|1620810477556|END|Save BD|",
      "[OPTRACE]|2875|63|ipirun.tcl|vpl|1620810477556|START|Create address map and debug IP profile files|",
      "[OPTRACE]|2875|64|ipirun.tcl|vpl|1620810477564|END|Create address map and debug IP profile files|",
      "[OPTRACE]|2875|65|ipirun.tcl|vpl|1620810477564|START|Generate output products|",
      "[OPTRACE]|2875|66|ipirun.tcl|vpl|1620810781236|END|Generate output products|",
      "[OPTRACE]|2875|67|ipirun.tcl|vpl|1620810781238|START|Source report_commands_tcl|",
      "[OPTRACE]|2875|68|ipirun.tcl|vpl|1620810781538|END|Source report_commands_tcl|",
      "[OPTRACE]|2875|69|ipirun.tcl|vpl|1620810781538|START|Source synth_props_tcl|",
      "[OPTRACE]|28858|1207|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-28044-ip-172-31-15-41.ec2.internal/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1620815915468|START|xsdbm_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|28858|1208|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-28044-ip-172-31-15-41.ec2.internal/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1620815915469|START|Creating in-memory project|",
      "[OPTRACE]|28858|1209|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-28044-ip-172-31-15-41.ec2.internal/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1620815922919|END|Creating in-memory project|",
      "[OPTRACE]|28858|1210|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-28044-ip-172-31-15-41.ec2.internal/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1620815922920|START|Adding files|",
      "[OPTRACE]|28858|1211|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-28044-ip-172-31-15-41.ec2.internal/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1620815923405|END|Adding files|",
      "[OPTRACE]|28858|1212|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-28044-ip-172-31-15-41.ec2.internal/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1620815923406|START|Configure IP Cache|",
      "[OPTRACE]|28858|1213|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-28044-ip-172-31-15-41.ec2.internal/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1620815923441|END|Configure IP Cache|",
      "[OPTRACE]|28858|1214|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-28044-ip-172-31-15-41.ec2.internal/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1620815923441|START|synth_design|",
      "[OPTRACE]|28858|1215|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-28044-ip-172-31-15-41.ec2.internal/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1620816092470|END|synth_design|",
      "[OPTRACE]|28858|1216|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-28044-ip-172-31-15-41.ec2.internal/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1620816092470|START|Write IP Cache|",
      "[OPTRACE]|28858|1217|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-28044-ip-172-31-15-41.ec2.internal/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1620816093227|END|Write IP Cache|",
      "[OPTRACE]|28858|1218|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-28044-ip-172-31-15-41.ec2.internal/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1620816093229|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|28858|1219|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-28044-ip-172-31-15-41.ec2.internal/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1620816093581|END|write_checkpoint|",
      "[OPTRACE]|28858|1220|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-28044-ip-172-31-15-41.ec2.internal/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1620816093582|START|synth reports|REPORT",
      "[OPTRACE]|28858|1221|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-28044-ip-172-31-15-41.ec2.internal/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1620816093582|END|synth reports|",
      "[OPTRACE]|28858|1222|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-28044-ip-172-31-15-41.ec2.internal/dc_drv.0/dc/prj_ip.runs/xsdbm_synth_1/xsdbm.tcl|vivado_synth|1620816093904|END|xsdbm_synth_1|",
      "[OPTRACE]|3644|102|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_lut_buffer_0_synth_1/bd_5847_lut_buffer_0.tcl|vivado_synth|1620810958735|END|synth_design|",
      "[OPTRACE]|3644|103|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_lut_buffer_0_synth_1/bd_5847_lut_buffer_0.tcl|vivado_synth|1620810958735|START|Write IP Cache|",
      "[OPTRACE]|3644|104|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_lut_buffer_0_synth_1/bd_5847_lut_buffer_0.tcl|vivado_synth|1620810959303|END|Write IP Cache|",
      "[OPTRACE]|3644|105|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_lut_buffer_0_synth_1/bd_5847_lut_buffer_0.tcl|vivado_synth|1620810959303|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|3644|106|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_lut_buffer_0_synth_1/bd_5847_lut_buffer_0.tcl|vivado_synth|1620810959454|END|write_checkpoint|",
      "[OPTRACE]|3644|107|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_lut_buffer_0_synth_1/bd_5847_lut_buffer_0.tcl|vivado_synth|1620810959454|START|synth reports|REPORT",
      "[OPTRACE]|3644|108|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_lut_buffer_0_synth_1/bd_5847_lut_buffer_0.tcl|vivado_synth|1620810959455|END|synth reports|",
      "[OPTRACE]|3644|109|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_lut_buffer_0_synth_1/bd_5847_lut_buffer_0.tcl|vivado_synth|1620810959642|END|bd_5847_lut_buffer_0_synth_1|",
      "[OPTRACE]|3644|76|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_lut_buffer_0_synth_1/bd_5847_lut_buffer_0.tcl|vivado_synth|1620810804106|START|bd_5847_lut_buffer_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|3644|77|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_lut_buffer_0_synth_1/bd_5847_lut_buffer_0.tcl|vivado_synth|1620810804109|START|Creating in-memory project|",
      "[OPTRACE]|3644|84|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_lut_buffer_0_synth_1/bd_5847_lut_buffer_0.tcl|vivado_synth|1620810811978|END|Creating in-memory project|",
      "[OPTRACE]|3644|85|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_lut_buffer_0_synth_1/bd_5847_lut_buffer_0.tcl|vivado_synth|1620810811978|START|Adding files|",
      "[OPTRACE]|3644|94|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_lut_buffer_0_synth_1/bd_5847_lut_buffer_0.tcl|vivado_synth|1620810812451|END|Adding files|",
      "[OPTRACE]|3644|95|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_lut_buffer_0_synth_1/bd_5847_lut_buffer_0.tcl|vivado_synth|1620810812452|START|Configure IP Cache|",
      "[OPTRACE]|3644|96|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_lut_buffer_0_synth_1/bd_5847_lut_buffer_0.tcl|vivado_synth|1620810812453|END|Configure IP Cache|",
      "[OPTRACE]|3644|97|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_lut_buffer_0_synth_1/bd_5847_lut_buffer_0.tcl|vivado_synth|1620810812453|START|synth_design|",
      "[OPTRACE]|3645|100|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_xsdbm_0_synth_1/bd_5847_xsdbm_0.tcl|vivado_synth|1620810812498|END|Configure IP Cache|",
      "[OPTRACE]|3645|101|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_xsdbm_0_synth_1/bd_5847_xsdbm_0.tcl|vivado_synth|1620810812498|START|synth_design|",
      "[OPTRACE]|3645|134|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_xsdbm_0_synth_1/bd_5847_xsdbm_0.tcl|vivado_synth|1620810997663|END|synth_design|",
      "[OPTRACE]|3645|135|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_xsdbm_0_synth_1/bd_5847_xsdbm_0.tcl|vivado_synth|1620810997664|START|Write IP Cache|",
      "[OPTRACE]|3645|136|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_xsdbm_0_synth_1/bd_5847_xsdbm_0.tcl|vivado_synth|1620810998212|END|Write IP Cache|",
      "[OPTRACE]|3645|137|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_xsdbm_0_synth_1/bd_5847_xsdbm_0.tcl|vivado_synth|1620810998213|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|3645|138|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_xsdbm_0_synth_1/bd_5847_xsdbm_0.tcl|vivado_synth|1620810998416|END|write_checkpoint|",
      "[OPTRACE]|3645|139|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_xsdbm_0_synth_1/bd_5847_xsdbm_0.tcl|vivado_synth|1620810998416|START|synth reports|REPORT",
      "[OPTRACE]|3645|140|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_xsdbm_0_synth_1/bd_5847_xsdbm_0.tcl|vivado_synth|1620810998416|END|synth reports|",
      "[OPTRACE]|3645|141|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_xsdbm_0_synth_1/bd_5847_xsdbm_0.tcl|vivado_synth|1620810998656|END|bd_5847_xsdbm_0_synth_1|",
      "[OPTRACE]|3645|71|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_xsdbm_0_synth_1/bd_5847_xsdbm_0.tcl|vivado_synth|1620810804038|START|bd_5847_xsdbm_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|3645|72|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_xsdbm_0_synth_1/bd_5847_xsdbm_0.tcl|vivado_synth|1620810804042|START|Creating in-memory project|",
      "[OPTRACE]|3645|78|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_xsdbm_0_synth_1/bd_5847_xsdbm_0.tcl|vivado_synth|1620810811877|END|Creating in-memory project|",
      "[OPTRACE]|3645|79|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_xsdbm_0_synth_1/bd_5847_xsdbm_0.tcl|vivado_synth|1620810811877|START|Adding files|",
      "[OPTRACE]|3645|98|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_xsdbm_0_synth_1/bd_5847_xsdbm_0.tcl|vivado_synth|1620810812463|END|Adding files|",
      "[OPTRACE]|3645|99|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_5847_xsdbm_0_synth_1/bd_5847_xsdbm_0.tcl|vivado_synth|1620810812463|START|Configure IP Cache|",
      "[OPTRACE]|3646|142|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_0_synth_1/cl_feature_rom_0.tcl|vivado_synth|1620811001632|END|synth_design|",
      "[OPTRACE]|3646|143|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_0_synth_1/cl_feature_rom_0.tcl|vivado_synth|1620811001632|START|Write IP Cache|",
      "[OPTRACE]|3646|144|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_0_synth_1/cl_feature_rom_0.tcl|vivado_synth|1620811002243|END|Write IP Cache|",
      "[OPTRACE]|3646|145|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_0_synth_1/cl_feature_rom_0.tcl|vivado_synth|1620811002245|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|3646|146|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_0_synth_1/cl_feature_rom_0.tcl|vivado_synth|1620811002512|END|write_checkpoint|",
      "[OPTRACE]|3646|147|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_0_synth_1/cl_feature_rom_0.tcl|vivado_synth|1620811002512|START|synth reports|REPORT",
      "[OPTRACE]|3646|148|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_0_synth_1/cl_feature_rom_0.tcl|vivado_synth|1620811002512|END|synth reports|",
      "[OPTRACE]|3646|149|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_0_synth_1/cl_feature_rom_0.tcl|vivado_synth|1620811002776|END|cl_feature_rom_0_synth_1|",
      "[OPTRACE]|3646|74|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_0_synth_1/cl_feature_rom_0.tcl|vivado_synth|1620810804064|START|cl_feature_rom_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|3646|75|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_0_synth_1/cl_feature_rom_0.tcl|vivado_synth|1620810804068|START|Creating in-memory project|",
      "[OPTRACE]|3646|80|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_0_synth_1/cl_feature_rom_0.tcl|vivado_synth|1620810811900|END|Creating in-memory project|",
      "[OPTRACE]|3646|81|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_0_synth_1/cl_feature_rom_0.tcl|vivado_synth|1620810811900|START|Adding files|",
      "[OPTRACE]|3646|86|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_0_synth_1/cl_feature_rom_0.tcl|vivado_synth|1620810812345|END|Adding files|",
      "[OPTRACE]|3646|87|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_0_synth_1/cl_feature_rom_0.tcl|vivado_synth|1620810812346|START|Configure IP Cache|",
      "[OPTRACE]|3646|88|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_0_synth_1/cl_feature_rom_0.tcl|vivado_synth|1620810812347|END|Configure IP Cache|",
      "[OPTRACE]|3646|89|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_0_synth_1/cl_feature_rom_0.tcl|vivado_synth|1620810812348|START|synth_design|",
      "[OPTRACE]|3647|110|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_ctrl_0_synth_1/cl_feature_rom_ctrl_0.tcl|vivado_synth|1620810963660|END|synth_design|",
      "[OPTRACE]|3647|111|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_ctrl_0_synth_1/cl_feature_rom_ctrl_0.tcl|vivado_synth|1620810963661|START|Write IP Cache|",
      "[OPTRACE]|3647|112|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_ctrl_0_synth_1/cl_feature_rom_ctrl_0.tcl|vivado_synth|1620810964243|END|Write IP Cache|",
      "[OPTRACE]|3647|113|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_ctrl_0_synth_1/cl_feature_rom_ctrl_0.tcl|vivado_synth|1620810964244|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|3647|114|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_ctrl_0_synth_1/cl_feature_rom_ctrl_0.tcl|vivado_synth|1620810964508|END|write_checkpoint|",
      "[OPTRACE]|3647|115|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_ctrl_0_synth_1/cl_feature_rom_ctrl_0.tcl|vivado_synth|1620810964508|START|synth reports|REPORT",
      "[OPTRACE]|3647|116|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_ctrl_0_synth_1/cl_feature_rom_ctrl_0.tcl|vivado_synth|1620810964508|END|synth reports|",
      "[OPTRACE]|3647|117|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_ctrl_0_synth_1/cl_feature_rom_ctrl_0.tcl|vivado_synth|1620810964740|END|cl_feature_rom_ctrl_0_synth_1|",
      "[OPTRACE]|3647|70|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_ctrl_0_synth_1/cl_feature_rom_ctrl_0.tcl|vivado_synth|1620810804038|START|cl_feature_rom_ctrl_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|3647|73|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_ctrl_0_synth_1/cl_feature_rom_ctrl_0.tcl|vivado_synth|1620810804043|START|Creating in-memory project|",
      "[OPTRACE]|3647|82|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_ctrl_0_synth_1/cl_feature_rom_ctrl_0.tcl|vivado_synth|1620810811978|END|Creating in-memory project|",
      "[OPTRACE]|3647|83|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_ctrl_0_synth_1/cl_feature_rom_ctrl_0.tcl|vivado_synth|1620810811978|START|Adding files|",
      "[OPTRACE]|3647|90|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_ctrl_0_synth_1/cl_feature_rom_ctrl_0.tcl|vivado_synth|1620810812416|END|Adding files|",
      "[OPTRACE]|3647|91|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_ctrl_0_synth_1/cl_feature_rom_ctrl_0.tcl|vivado_synth|1620810812416|START|Configure IP Cache|",
      "[OPTRACE]|3647|92|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_ctrl_0_synth_1/cl_feature_rom_ctrl_0.tcl|vivado_synth|1620810812417|END|Configure IP Cache|",
      "[OPTRACE]|3647|93|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_feature_rom_ctrl_0_synth_1/cl_feature_rom_ctrl_0.tcl|vivado_synth|1620810812418|START|synth_design|",
      "[OPTRACE]|4295|118|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_pipe_0_synth_1/cl_regslice_profile_pipe_0.tcl|vivado_synth|1620810968956|START|cl_regslice_profile_pipe_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|4295|119|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_pipe_0_synth_1/cl_regslice_profile_pipe_0.tcl|vivado_synth|1620810968958|START|Creating in-memory project|",
      "[OPTRACE]|4295|122|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_pipe_0_synth_1/cl_regslice_profile_pipe_0.tcl|vivado_synth|1620810977836|END|Creating in-memory project|",
      "[OPTRACE]|4295|123|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_pipe_0_synth_1/cl_regslice_profile_pipe_0.tcl|vivado_synth|1620810977836|START|Adding files|",
      "[OPTRACE]|4295|124|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_pipe_0_synth_1/cl_regslice_profile_pipe_0.tcl|vivado_synth|1620810978298|END|Adding files|",
      "[OPTRACE]|4295|125|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_pipe_0_synth_1/cl_regslice_profile_pipe_0.tcl|vivado_synth|1620810978299|START|Configure IP Cache|",
      "[OPTRACE]|4295|126|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_pipe_0_synth_1/cl_regslice_profile_pipe_0.tcl|vivado_synth|1620810978302|END|Configure IP Cache|",
      "[OPTRACE]|4295|127|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_pipe_0_synth_1/cl_regslice_profile_pipe_0.tcl|vivado_synth|1620810978302|START|synth_design|",
      "[OPTRACE]|4295|166|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_pipe_0_synth_1/cl_regslice_profile_pipe_0.tcl|vivado_synth|1620811121434|END|synth_design|",
      "[OPTRACE]|4295|167|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_pipe_0_synth_1/cl_regslice_profile_pipe_0.tcl|vivado_synth|1620811121434|START|Write IP Cache|",
      "[OPTRACE]|4295|168|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_pipe_0_synth_1/cl_regslice_profile_pipe_0.tcl|vivado_synth|1620811122399|END|Write IP Cache|",
      "[OPTRACE]|4295|169|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_pipe_0_synth_1/cl_regslice_profile_pipe_0.tcl|vivado_synth|1620811122400|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|4295|170|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_pipe_0_synth_1/cl_regslice_profile_pipe_0.tcl|vivado_synth|1620811122922|END|write_checkpoint|",
      "[OPTRACE]|4295|171|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_pipe_0_synth_1/cl_regslice_profile_pipe_0.tcl|vivado_synth|1620811122922|START|synth reports|REPORT",
      "[OPTRACE]|4295|172|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_pipe_0_synth_1/cl_regslice_profile_pipe_0.tcl|vivado_synth|1620811122922|END|synth reports|",
      "[OPTRACE]|4295|173|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_pipe_0_synth_1/cl_regslice_profile_pipe_0.tcl|vivado_synth|1620811123238|END|cl_regslice_profile_pipe_0_synth_1|",
      "[OPTRACE]|4582|120|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_downsize_profile_0_synth_1/cl_downsize_profile_0.tcl|vivado_synth|1620810974098|START|cl_downsize_profile_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|4582|121|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_downsize_profile_0_synth_1/cl_downsize_profile_0.tcl|vivado_synth|1620810974101|START|Creating in-memory project|",
      "[OPTRACE]|4582|128|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_downsize_profile_0_synth_1/cl_downsize_profile_0.tcl|vivado_synth|1620810982673|END|Creating in-memory project|",
      "[OPTRACE]|4582|129|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_downsize_profile_0_synth_1/cl_downsize_profile_0.tcl|vivado_synth|1620810982673|START|Adding files|",
      "[OPTRACE]|4582|130|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_downsize_profile_0_synth_1/cl_downsize_profile_0.tcl|vivado_synth|1620810983082|END|Adding files|",
      "[OPTRACE]|4582|131|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_downsize_profile_0_synth_1/cl_downsize_profile_0.tcl|vivado_synth|1620810983083|START|Configure IP Cache|",
      "[OPTRACE]|4582|132|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_downsize_profile_0_synth_1/cl_downsize_profile_0.tcl|vivado_synth|1620810983150|END|Configure IP Cache|",
      "[OPTRACE]|4582|133|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_downsize_profile_0_synth_1/cl_downsize_profile_0.tcl|vivado_synth|1620810983150|START|synth_design|",
      "[OPTRACE]|4582|214|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_downsize_profile_0_synth_1/cl_downsize_profile_0.tcl|vivado_synth|1620811181037|END|synth_design|",
      "[OPTRACE]|4582|215|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_downsize_profile_0_synth_1/cl_downsize_profile_0.tcl|vivado_synth|1620811181037|START|Write IP Cache|",
      "[OPTRACE]|4582|216|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_downsize_profile_0_synth_1/cl_downsize_profile_0.tcl|vivado_synth|1620811182517|END|Write IP Cache|",
      "[OPTRACE]|4582|217|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_downsize_profile_0_synth_1/cl_downsize_profile_0.tcl|vivado_synth|1620811182519|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|4582|218|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_downsize_profile_0_synth_1/cl_downsize_profile_0.tcl|vivado_synth|1620811183340|END|write_checkpoint|",
      "[OPTRACE]|4582|219|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_downsize_profile_0_synth_1/cl_downsize_profile_0.tcl|vivado_synth|1620811183340|START|synth reports|REPORT",
      "[OPTRACE]|4582|220|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_downsize_profile_0_synth_1/cl_downsize_profile_0.tcl|vivado_synth|1620811183340|END|synth reports|",
      "[OPTRACE]|4582|221|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_downsize_profile_0_synth_1/cl_downsize_profile_0.tcl|vivado_synth|1620811183833|END|cl_downsize_profile_0_synth_1|",
      "[OPTRACE]|4879|150|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_debug_bridge_0_0_synth_1/cl_debug_bridge_0_0.tcl|vivado_synth|1620811008122|START|cl_debug_bridge_0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|4879|151|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_debug_bridge_0_0_synth_1/cl_debug_bridge_0_0.tcl|vivado_synth|1620811008126|START|Creating in-memory project|",
      "[OPTRACE]|4879|154|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_debug_bridge_0_0_synth_1/cl_debug_bridge_0_0.tcl|vivado_synth|1620811017089|END|Creating in-memory project|",
      "[OPTRACE]|4879|155|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_debug_bridge_0_0_synth_1/cl_debug_bridge_0_0.tcl|vivado_synth|1620811017089|START|Adding files|",
      "[OPTRACE]|4879|156|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_debug_bridge_0_0_synth_1/cl_debug_bridge_0_0.tcl|vivado_synth|1620811017770|END|Adding files|",
      "[OPTRACE]|4879|157|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_debug_bridge_0_0_synth_1/cl_debug_bridge_0_0.tcl|vivado_synth|1620811017772|START|Configure IP Cache|",
      "[OPTRACE]|4879|158|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_debug_bridge_0_0_synth_1/cl_debug_bridge_0_0.tcl|vivado_synth|1620811017809|END|Configure IP Cache|",
      "[OPTRACE]|4879|159|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_debug_bridge_0_0_synth_1/cl_debug_bridge_0_0.tcl|vivado_synth|1620811017809|START|synth_design|",
      "[OPTRACE]|4879|182|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_debug_bridge_0_0_synth_1/cl_debug_bridge_0_0.tcl|vivado_synth|1620811157797|END|synth_design|",
      "[OPTRACE]|4879|183|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_debug_bridge_0_0_synth_1/cl_debug_bridge_0_0.tcl|vivado_synth|1620811157797|START|Write IP Cache|",
      "[OPTRACE]|4879|186|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_debug_bridge_0_0_synth_1/cl_debug_bridge_0_0.tcl|vivado_synth|1620811158365|END|Write IP Cache|",
      "[OPTRACE]|4879|187|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_debug_bridge_0_0_synth_1/cl_debug_bridge_0_0.tcl|vivado_synth|1620811158366|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|4879|190|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_debug_bridge_0_0_synth_1/cl_debug_bridge_0_0.tcl|vivado_synth|1620811158553|END|write_checkpoint|",
      "[OPTRACE]|4879|191|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_debug_bridge_0_0_synth_1/cl_debug_bridge_0_0.tcl|vivado_synth|1620811158553|START|synth reports|REPORT",
      "[OPTRACE]|4879|192|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_debug_bridge_0_0_synth_1/cl_debug_bridge_0_0.tcl|vivado_synth|1620811158554|END|synth reports|",
      "[OPTRACE]|4879|196|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_debug_bridge_0_0_synth_1/cl_debug_bridge_0_0.tcl|vivado_synth|1620811158789|END|cl_debug_bridge_0_0_synth_1|",
      "[OPTRACE]|5166|152|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_0_0_synth_1/cl_util_vector_logic_0_0.tcl|vivado_synth|1620811012426|START|cl_util_vector_logic_0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|5166|153|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_0_0_synth_1/cl_util_vector_logic_0_0.tcl|vivado_synth|1620811012429|START|Creating in-memory project|",
      "[OPTRACE]|5166|160|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_0_0_synth_1/cl_util_vector_logic_0_0.tcl|vivado_synth|1620811021036|END|Creating in-memory project|",
      "[OPTRACE]|5166|161|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_0_0_synth_1/cl_util_vector_logic_0_0.tcl|vivado_synth|1620811021036|START|Adding files|",
      "[OPTRACE]|5166|162|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_0_0_synth_1/cl_util_vector_logic_0_0.tcl|vivado_synth|1620811021440|END|Adding files|",
      "[OPTRACE]|5166|163|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_0_0_synth_1/cl_util_vector_logic_0_0.tcl|vivado_synth|1620811021441|START|Configure IP Cache|",
      "[OPTRACE]|5166|164|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_0_0_synth_1/cl_util_vector_logic_0_0.tcl|vivado_synth|1620811021442|END|Configure IP Cache|",
      "[OPTRACE]|5166|165|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_0_0_synth_1/cl_util_vector_logic_0_0.tcl|vivado_synth|1620811021442|START|synth_design|",
      "[OPTRACE]|5166|184|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_0_0_synth_1/cl_util_vector_logic_0_0.tcl|vivado_synth|1620811157967|END|synth_design|",
      "[OPTRACE]|5166|185|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_0_0_synth_1/cl_util_vector_logic_0_0.tcl|vivado_synth|1620811157967|START|Write IP Cache|",
      "[OPTRACE]|5166|188|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_0_0_synth_1/cl_util_vector_logic_0_0.tcl|vivado_synth|1620811158494|END|Write IP Cache|",
      "[OPTRACE]|5166|189|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_0_0_synth_1/cl_util_vector_logic_0_0.tcl|vivado_synth|1620811158494|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|5166|193|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_0_0_synth_1/cl_util_vector_logic_0_0.tcl|vivado_synth|1620811158669|END|write_checkpoint|",
      "[OPTRACE]|5166|194|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_0_0_synth_1/cl_util_vector_logic_0_0.tcl|vivado_synth|1620811158669|START|synth reports|REPORT",
      "[OPTRACE]|5166|195|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_0_0_synth_1/cl_util_vector_logic_0_0.tcl|vivado_synth|1620811158669|END|synth reports|",
      "[OPTRACE]|5166|197|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_util_vector_logic_0_0_synth_1/cl_util_vector_logic_0_0.tcl|vivado_synth|1620811158902|END|cl_util_vector_logic_0_0_synth_1|",
      "[OPTRACE]|5787|174|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_null_0_synth_1/cl_regslice_profile_null_0.tcl|vivado_synth|1620811132133|START|cl_regslice_profile_null_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|5787|175|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_null_0_synth_1/cl_regslice_profile_null_0.tcl|vivado_synth|1620811132137|START|Creating in-memory project|",
      "[OPTRACE]|5787|176|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_null_0_synth_1/cl_regslice_profile_null_0.tcl|vivado_synth|1620811140520|END|Creating in-memory project|",
      "[OPTRACE]|5787|177|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_null_0_synth_1/cl_regslice_profile_null_0.tcl|vivado_synth|1620811140520|START|Adding files|",
      "[OPTRACE]|5787|178|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_null_0_synth_1/cl_regslice_profile_null_0.tcl|vivado_synth|1620811140936|END|Adding files|",
      "[OPTRACE]|5787|179|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_null_0_synth_1/cl_regslice_profile_null_0.tcl|vivado_synth|1620811140937|START|Configure IP Cache|",
      "[OPTRACE]|5787|180|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_null_0_synth_1/cl_regslice_profile_null_0.tcl|vivado_synth|1620811140940|END|Configure IP Cache|",
      "[OPTRACE]|5787|181|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_null_0_synth_1/cl_regslice_profile_null_0.tcl|vivado_synth|1620811140940|START|synth_design|",
      "[OPTRACE]|5787|230|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_null_0_synth_1/cl_regslice_profile_null_0.tcl|vivado_synth|1620811284798|END|synth_design|",
      "[OPTRACE]|5787|231|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_null_0_synth_1/cl_regslice_profile_null_0.tcl|vivado_synth|1620811284798|START|Write IP Cache|",
      "[OPTRACE]|5787|232|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_null_0_synth_1/cl_regslice_profile_null_0.tcl|vivado_synth|1620811285396|END|Write IP Cache|",
      "[OPTRACE]|5787|233|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_null_0_synth_1/cl_regslice_profile_null_0.tcl|vivado_synth|1620811285397|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|5787|234|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_null_0_synth_1/cl_regslice_profile_null_0.tcl|vivado_synth|1620811285629|END|write_checkpoint|",
      "[OPTRACE]|5787|235|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_null_0_synth_1/cl_regslice_profile_null_0.tcl|vivado_synth|1620811285630|START|synth reports|REPORT",
      "[OPTRACE]|5787|236|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_null_0_synth_1/cl_regslice_profile_null_0.tcl|vivado_synth|1620811285630|END|synth reports|",
      "[OPTRACE]|5787|237|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/cl_regslice_profile_null_0_synth_1/cl_regslice_profile_null_0.tcl|vivado_synth|1620811285909|END|cl_regslice_profile_null_0_synth_1|",
      "[OPTRACE]|6276|200|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem01_0_synth_1/bd_3329_interconnect_ddr4_mem01_0.tcl|vivado_synth|1620811167687|START|bd_3329_interconnect_ddr4_mem01_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|6276|201|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem01_0_synth_1/bd_3329_interconnect_ddr4_mem01_0.tcl|vivado_synth|1620811167690|START|Creating in-memory project|",
      "[OPTRACE]|6276|202|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem01_0_synth_1/bd_3329_interconnect_ddr4_mem01_0.tcl|vivado_synth|1620811175703|END|Creating in-memory project|",
      "[OPTRACE]|6276|203|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem01_0_synth_1/bd_3329_interconnect_ddr4_mem01_0.tcl|vivado_synth|1620811175703|START|Adding files|",
      "[OPTRACE]|6276|206|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem01_0_synth_1/bd_3329_interconnect_ddr4_mem01_0.tcl|vivado_synth|1620811177594|END|Adding files|",
      "[OPTRACE]|6276|207|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem01_0_synth_1/bd_3329_interconnect_ddr4_mem01_0.tcl|vivado_synth|1620811177596|START|Configure IP Cache|",
      "[OPTRACE]|6276|208|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem01_0_synth_1/bd_3329_interconnect_ddr4_mem01_0.tcl|vivado_synth|1620811177648|END|Configure IP Cache|",
      "[OPTRACE]|6276|209|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem01_0_synth_1/bd_3329_interconnect_ddr4_mem01_0.tcl|vivado_synth|1620811177648|START|synth_design|",
      "[OPTRACE]|6276|278|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem01_0_synth_1/bd_3329_interconnect_ddr4_mem01_0.tcl|vivado_synth|1620811455750|END|synth_design|",
      "[OPTRACE]|6276|279|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem01_0_synth_1/bd_3329_interconnect_ddr4_mem01_0.tcl|vivado_synth|1620811455750|START|Write IP Cache|",
      "[OPTRACE]|6276|292|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem01_0_synth_1/bd_3329_interconnect_ddr4_mem01_0.tcl|vivado_synth|1620811474934|END|Write IP Cache|",
      "[OPTRACE]|6276|293|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem01_0_synth_1/bd_3329_interconnect_ddr4_mem01_0.tcl|vivado_synth|1620811474949|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|6276|297|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem01_0_synth_1/bd_3329_interconnect_ddr4_mem01_0.tcl|vivado_synth|1620811486982|END|write_checkpoint|",
      "[OPTRACE]|6276|298|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem01_0_synth_1/bd_3329_interconnect_ddr4_mem01_0.tcl|vivado_synth|1620811486982|START|synth reports|REPORT",
      "[OPTRACE]|6276|299|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem01_0_synth_1/bd_3329_interconnect_ddr4_mem01_0.tcl|vivado_synth|1620811486982|END|synth reports|",
      "[OPTRACE]|6276|301|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem01_0_synth_1/bd_3329_interconnect_ddr4_mem01_0.tcl|vivado_synth|1620811493066|END|bd_3329_interconnect_ddr4_mem01_0_synth_1|",
      "[OPTRACE]|6360|198|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem02_0_synth_1/bd_3329_interconnect_ddr4_mem02_0.tcl|vivado_synth|1620811167652|START|bd_3329_interconnect_ddr4_mem02_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|6360|199|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem02_0_synth_1/bd_3329_interconnect_ddr4_mem02_0.tcl|vivado_synth|1620811167656|START|Creating in-memory project|",
      "[OPTRACE]|6360|204|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem02_0_synth_1/bd_3329_interconnect_ddr4_mem02_0.tcl|vivado_synth|1620811175725|END|Creating in-memory project|",
      "[OPTRACE]|6360|205|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem02_0_synth_1/bd_3329_interconnect_ddr4_mem02_0.tcl|vivado_synth|1620811175725|START|Adding files|",
      "[OPTRACE]|6360|210|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem02_0_synth_1/bd_3329_interconnect_ddr4_mem02_0.tcl|vivado_synth|1620811177650|END|Adding files|",
      "[OPTRACE]|6360|211|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem02_0_synth_1/bd_3329_interconnect_ddr4_mem02_0.tcl|vivado_synth|1620811177652|START|Configure IP Cache|",
      "[OPTRACE]|6360|212|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem02_0_synth_1/bd_3329_interconnect_ddr4_mem02_0.tcl|vivado_synth|1620811177700|END|Configure IP Cache|",
      "[OPTRACE]|6360|213|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem02_0_synth_1/bd_3329_interconnect_ddr4_mem02_0.tcl|vivado_synth|1620811177701|START|synth_design|",
      "[OPTRACE]|6360|280|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem02_0_synth_1/bd_3329_interconnect_ddr4_mem02_0.tcl|vivado_synth|1620811456144|END|synth_design|",
      "[OPTRACE]|6360|281|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem02_0_synth_1/bd_3329_interconnect_ddr4_mem02_0.tcl|vivado_synth|1620811456144|START|Write IP Cache|",
      "[OPTRACE]|6360|290|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem02_0_synth_1/bd_3329_interconnect_ddr4_mem02_0.tcl|vivado_synth|1620811474492|END|Write IP Cache|",
      "[OPTRACE]|6360|291|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem02_0_synth_1/bd_3329_interconnect_ddr4_mem02_0.tcl|vivado_synth|1620811474507|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|6360|294|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem02_0_synth_1/bd_3329_interconnect_ddr4_mem02_0.tcl|vivado_synth|1620811486614|END|write_checkpoint|",
      "[OPTRACE]|6360|295|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem02_0_synth_1/bd_3329_interconnect_ddr4_mem02_0.tcl|vivado_synth|1620811486614|START|synth reports|REPORT",
      "[OPTRACE]|6360|296|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem02_0_synth_1/bd_3329_interconnect_ddr4_mem02_0.tcl|vivado_synth|1620811486614|END|synth reports|",
      "[OPTRACE]|6360|300|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem02_0_synth_1/bd_3329_interconnect_ddr4_mem02_0.tcl|vivado_synth|1620811492730|END|bd_3329_interconnect_ddr4_mem02_0_synth_1|",
      "[OPTRACE]|6733|222|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR2_0_synth_1/bd_3329_psr_aclk_SLR2_0.tcl|vivado_synth|1620811192776|START|bd_3329_psr_aclk_SLR2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|6733|223|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR2_0_synth_1/bd_3329_psr_aclk_SLR2_0.tcl|vivado_synth|1620811192781|START|Creating in-memory project|",
      "[OPTRACE]|6733|224|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR2_0_synth_1/bd_3329_psr_aclk_SLR2_0.tcl|vivado_synth|1620811201279|END|Creating in-memory project|",
      "[OPTRACE]|6733|225|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR2_0_synth_1/bd_3329_psr_aclk_SLR2_0.tcl|vivado_synth|1620811201279|START|Adding files|",
      "[OPTRACE]|6733|226|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR2_0_synth_1/bd_3329_psr_aclk_SLR2_0.tcl|vivado_synth|1620811201692|END|Adding files|",
      "[OPTRACE]|6733|227|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR2_0_synth_1/bd_3329_psr_aclk_SLR2_0.tcl|vivado_synth|1620811201693|START|Configure IP Cache|",
      "[OPTRACE]|6733|228|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR2_0_synth_1/bd_3329_psr_aclk_SLR2_0.tcl|vivado_synth|1620811201695|END|Configure IP Cache|",
      "[OPTRACE]|6733|229|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR2_0_synth_1/bd_3329_psr_aclk_SLR2_0.tcl|vivado_synth|1620811201696|START|synth_design|",
      "[OPTRACE]|6733|246|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR2_0_synth_1/bd_3329_psr_aclk_SLR2_0.tcl|vivado_synth|1620811345748|END|synth_design|",
      "[OPTRACE]|6733|247|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR2_0_synth_1/bd_3329_psr_aclk_SLR2_0.tcl|vivado_synth|1620811345748|START|Write IP Cache|",
      "[OPTRACE]|6733|248|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR2_0_synth_1/bd_3329_psr_aclk_SLR2_0.tcl|vivado_synth|1620811346212|END|Write IP Cache|",
      "[OPTRACE]|6733|249|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR2_0_synth_1/bd_3329_psr_aclk_SLR2_0.tcl|vivado_synth|1620811346213|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|6733|250|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR2_0_synth_1/bd_3329_psr_aclk_SLR2_0.tcl|vivado_synth|1620811346377|END|write_checkpoint|",
      "[OPTRACE]|6733|251|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR2_0_synth_1/bd_3329_psr_aclk_SLR2_0.tcl|vivado_synth|1620811346378|START|synth reports|REPORT",
      "[OPTRACE]|6733|252|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR2_0_synth_1/bd_3329_psr_aclk_SLR2_0.tcl|vivado_synth|1620811346378|END|synth reports|",
      "[OPTRACE]|6733|253|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR2_0_synth_1/bd_3329_psr_aclk_SLR2_0.tcl|vivado_synth|1620811346634|END|bd_3329_psr_aclk_SLR2_0_synth_1|",
      "[OPTRACE]|7261|238|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk1_SLR1_0_synth_1/bd_3329_psr_aclk1_SLR1_0.tcl|vivado_synth|1620811294811|START|bd_3329_psr_aclk1_SLR1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|7261|239|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk1_SLR1_0_synth_1/bd_3329_psr_aclk1_SLR1_0.tcl|vivado_synth|1620811294814|START|Creating in-memory project|",
      "[OPTRACE]|7261|240|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk1_SLR1_0_synth_1/bd_3329_psr_aclk1_SLR1_0.tcl|vivado_synth|1620811303224|END|Creating in-memory project|",
      "[OPTRACE]|7261|241|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk1_SLR1_0_synth_1/bd_3329_psr_aclk1_SLR1_0.tcl|vivado_synth|1620811303224|START|Adding files|",
      "[OPTRACE]|7261|242|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk1_SLR1_0_synth_1/bd_3329_psr_aclk1_SLR1_0.tcl|vivado_synth|1620811303700|END|Adding files|",
      "[OPTRACE]|7261|243|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk1_SLR1_0_synth_1/bd_3329_psr_aclk1_SLR1_0.tcl|vivado_synth|1620811303701|START|Configure IP Cache|",
      "[OPTRACE]|7261|244|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk1_SLR1_0_synth_1/bd_3329_psr_aclk1_SLR1_0.tcl|vivado_synth|1620811303703|END|Configure IP Cache|",
      "[OPTRACE]|7261|245|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk1_SLR1_0_synth_1/bd_3329_psr_aclk1_SLR1_0.tcl|vivado_synth|1620811303703|START|synth_design|",
      "[OPTRACE]|7261|270|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk1_SLR1_0_synth_1/bd_3329_psr_aclk1_SLR1_0.tcl|vivado_synth|1620811446585|END|synth_design|",
      "[OPTRACE]|7261|271|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk1_SLR1_0_synth_1/bd_3329_psr_aclk1_SLR1_0.tcl|vivado_synth|1620811446585|START|Write IP Cache|",
      "[OPTRACE]|7261|272|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk1_SLR1_0_synth_1/bd_3329_psr_aclk1_SLR1_0.tcl|vivado_synth|1620811447067|END|Write IP Cache|",
      "[OPTRACE]|7261|273|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk1_SLR1_0_synth_1/bd_3329_psr_aclk1_SLR1_0.tcl|vivado_synth|1620811447068|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|7261|274|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk1_SLR1_0_synth_1/bd_3329_psr_aclk1_SLR1_0.tcl|vivado_synth|1620811447217|END|write_checkpoint|",
      "[OPTRACE]|7261|275|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk1_SLR1_0_synth_1/bd_3329_psr_aclk1_SLR1_0.tcl|vivado_synth|1620811447217|START|synth reports|REPORT",
      "[OPTRACE]|7261|276|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk1_SLR1_0_synth_1/bd_3329_psr_aclk1_SLR1_0.tcl|vivado_synth|1620811447217|END|synth reports|",
      "[OPTRACE]|7261|277|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk1_SLR1_0_synth_1/bd_3329_psr_aclk1_SLR1_0.tcl|vivado_synth|1620811447463|END|bd_3329_psr_aclk1_SLR1_0_synth_1|",
      "[OPTRACE]|7627|254|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk1_SLR2_0_synth_1/bd_3329_psr_aclk1_SLR2_0.tcl|vivado_synth|1620811355635|START|bd_3329_psr_aclk1_SLR2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|7627|255|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk1_SLR2_0_synth_1/bd_3329_psr_aclk1_SLR2_0.tcl|vivado_synth|1620811355638|START|Creating in-memory project|",
      "[OPTRACE]|7627|256|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk1_SLR2_0_synth_1/bd_3329_psr_aclk1_SLR2_0.tcl|vivado_synth|1620811364118|END|Creating in-memory project|",
      "[OPTRACE]|7627|257|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk1_SLR2_0_synth_1/bd_3329_psr_aclk1_SLR2_0.tcl|vivado_synth|1620811364118|START|Adding files|",
      "[OPTRACE]|7627|258|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk1_SLR2_0_synth_1/bd_3329_psr_aclk1_SLR2_0.tcl|vivado_synth|1620811364493|END|Adding files|",
      "[OPTRACE]|7627|259|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk1_SLR2_0_synth_1/bd_3329_psr_aclk1_SLR2_0.tcl|vivado_synth|1620811364494|START|Configure IP Cache|",
      "[OPTRACE]|7627|260|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk1_SLR2_0_synth_1/bd_3329_psr_aclk1_SLR2_0.tcl|vivado_synth|1620811364500|END|Configure IP Cache|",
      "[OPTRACE]|7627|261|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk1_SLR2_0_synth_1/bd_3329_psr_aclk1_SLR2_0.tcl|vivado_synth|1620811364500|END|bd_3329_psr_aclk1_SLR2_0_synth_1|",
      "[OPTRACE]|7717|262|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s00_axi_0_synth_1/bd_3329_interconnect_s00_axi_0.tcl|vivado_synth|1620811372898|START|bd_3329_interconnect_s00_axi_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|7717|263|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s00_axi_0_synth_1/bd_3329_interconnect_s00_axi_0.tcl|vivado_synth|1620811372902|START|Creating in-memory project|",
      "[OPTRACE]|7717|264|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s00_axi_0_synth_1/bd_3329_interconnect_s00_axi_0.tcl|vivado_synth|1620811381271|END|Creating in-memory project|",
      "[OPTRACE]|7717|265|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s00_axi_0_synth_1/bd_3329_interconnect_s00_axi_0.tcl|vivado_synth|1620811381271|START|Adding files|",
      "[OPTRACE]|7717|266|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s00_axi_0_synth_1/bd_3329_interconnect_s00_axi_0.tcl|vivado_synth|1620811383158|END|Adding files|",
      "[OPTRACE]|7717|267|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s00_axi_0_synth_1/bd_3329_interconnect_s00_axi_0.tcl|vivado_synth|1620811383160|START|Configure IP Cache|",
      "[OPTRACE]|7717|268|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s00_axi_0_synth_1/bd_3329_interconnect_s00_axi_0.tcl|vivado_synth|1620811383214|END|Configure IP Cache|",
      "[OPTRACE]|7717|269|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s00_axi_0_synth_1/bd_3329_interconnect_s00_axi_0.tcl|vivado_synth|1620811383214|START|synth_design|",
      "[OPTRACE]|7717|342|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s00_axi_0_synth_1/bd_3329_interconnect_s00_axi_0.tcl|vivado_synth|1620811712729|END|synth_design|",
      "[OPTRACE]|7717|343|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s00_axi_0_synth_1/bd_3329_interconnect_s00_axi_0.tcl|vivado_synth|1620811712729|START|Write IP Cache|",
      "[OPTRACE]|7717|348|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s00_axi_0_synth_1/bd_3329_interconnect_s00_axi_0.tcl|vivado_synth|1620811734879|END|Write IP Cache|",
      "[OPTRACE]|7717|349|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s00_axi_0_synth_1/bd_3329_interconnect_s00_axi_0.tcl|vivado_synth|1620811734898|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|7717|354|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s00_axi_0_synth_1/bd_3329_interconnect_s00_axi_0.tcl|vivado_synth|1620811748852|END|write_checkpoint|",
      "[OPTRACE]|7717|355|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s00_axi_0_synth_1/bd_3329_interconnect_s00_axi_0.tcl|vivado_synth|1620811748852|START|synth reports|REPORT",
      "[OPTRACE]|7717|356|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s00_axi_0_synth_1/bd_3329_interconnect_s00_axi_0.tcl|vivado_synth|1620811748852|END|synth reports|",
      "[OPTRACE]|7717|359|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s00_axi_0_synth_1/bd_3329_interconnect_s00_axi_0.tcl|vivado_synth|1620811755929|END|bd_3329_interconnect_s00_axi_0_synth_1|",
      "[OPTRACE]|8085|282|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem00_0_synth_1/bd_3329_interconnect_ddr4_mem00_0.tcl|vivado_synth|1620811456697|START|bd_3329_interconnect_ddr4_mem00_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|8085|283|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem00_0_synth_1/bd_3329_interconnect_ddr4_mem00_0.tcl|vivado_synth|1620811456701|START|Creating in-memory project|",
      "[OPTRACE]|8085|284|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem00_0_synth_1/bd_3329_interconnect_ddr4_mem00_0.tcl|vivado_synth|1620811464886|END|Creating in-memory project|",
      "[OPTRACE]|8085|285|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem00_0_synth_1/bd_3329_interconnect_ddr4_mem00_0.tcl|vivado_synth|1620811464886|START|Adding files|",
      "[OPTRACE]|8085|286|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem00_0_synth_1/bd_3329_interconnect_ddr4_mem00_0.tcl|vivado_synth|1620811466490|END|Adding files|",
      "[OPTRACE]|8085|287|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem00_0_synth_1/bd_3329_interconnect_ddr4_mem00_0.tcl|vivado_synth|1620811466492|START|Configure IP Cache|",
      "[OPTRACE]|8085|288|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem00_0_synth_1/bd_3329_interconnect_ddr4_mem00_0.tcl|vivado_synth|1620811466535|END|Configure IP Cache|",
      "[OPTRACE]|8085|289|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem00_0_synth_1/bd_3329_interconnect_ddr4_mem00_0.tcl|vivado_synth|1620811466535|START|synth_design|",
      "[OPTRACE]|8085|344|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem00_0_synth_1/bd_3329_interconnect_ddr4_mem00_0.tcl|vivado_synth|1620811715950|END|synth_design|",
      "[OPTRACE]|8085|345|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem00_0_synth_1/bd_3329_interconnect_ddr4_mem00_0.tcl|vivado_synth|1620811715951|START|Write IP Cache|",
      "[OPTRACE]|8085|346|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem00_0_synth_1/bd_3329_interconnect_ddr4_mem00_0.tcl|vivado_synth|1620811729846|END|Write IP Cache|",
      "[OPTRACE]|8085|347|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem00_0_synth_1/bd_3329_interconnect_ddr4_mem00_0.tcl|vivado_synth|1620811729854|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|8085|350|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem00_0_synth_1/bd_3329_interconnect_ddr4_mem00_0.tcl|vivado_synth|1620811739353|END|write_checkpoint|",
      "[OPTRACE]|8085|351|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem00_0_synth_1/bd_3329_interconnect_ddr4_mem00_0.tcl|vivado_synth|1620811739353|START|synth reports|REPORT",
      "[OPTRACE]|8085|352|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem00_0_synth_1/bd_3329_interconnect_ddr4_mem00_0.tcl|vivado_synth|1620811739353|END|synth reports|",
      "[OPTRACE]|8085|353|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem00_0_synth_1/bd_3329_interconnect_ddr4_mem00_0.tcl|vivado_synth|1620811744040|END|bd_3329_interconnect_ddr4_mem00_0_synth_1|",
      "[OPTRACE]|8594|304|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s02_axi_0_synth_1/bd_3329_interconnect_s02_axi_0.tcl|vivado_synth|1620811502384|START|bd_3329_interconnect_s02_axi_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|8594|305|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s02_axi_0_synth_1/bd_3329_interconnect_s02_axi_0.tcl|vivado_synth|1620811502387|START|Creating in-memory project|",
      "[OPTRACE]|8594|308|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s02_axi_0_synth_1/bd_3329_interconnect_s02_axi_0.tcl|vivado_synth|1620811511239|END|Creating in-memory project|",
      "[OPTRACE]|8594|309|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s02_axi_0_synth_1/bd_3329_interconnect_s02_axi_0.tcl|vivado_synth|1620811511239|START|Adding files|",
      "[OPTRACE]|8594|314|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s02_axi_0_synth_1/bd_3329_interconnect_s02_axi_0.tcl|vivado_synth|1620811512796|END|Adding files|",
      "[OPTRACE]|8594|315|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s02_axi_0_synth_1/bd_3329_interconnect_s02_axi_0.tcl|vivado_synth|1620811512798|START|Configure IP Cache|",
      "[OPTRACE]|8594|316|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s02_axi_0_synth_1/bd_3329_interconnect_s02_axi_0.tcl|vivado_synth|1620811512838|END|Configure IP Cache|",
      "[OPTRACE]|8594|317|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s02_axi_0_synth_1/bd_3329_interconnect_s02_axi_0.tcl|vivado_synth|1620811512839|START|synth_design|",
      "[OPTRACE]|8594|374|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s02_axi_0_synth_1/bd_3329_interconnect_s02_axi_0.tcl|vivado_synth|1620811823157|END|synth_design|",
      "[OPTRACE]|8594|375|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s02_axi_0_synth_1/bd_3329_interconnect_s02_axi_0.tcl|vivado_synth|1620811823158|START|Write IP Cache|",
      "[OPTRACE]|8594|376|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s02_axi_0_synth_1/bd_3329_interconnect_s02_axi_0.tcl|vivado_synth|1620811838284|END|Write IP Cache|",
      "[OPTRACE]|8594|377|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s02_axi_0_synth_1/bd_3329_interconnect_s02_axi_0.tcl|vivado_synth|1620811838298|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|8594|378|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s02_axi_0_synth_1/bd_3329_interconnect_s02_axi_0.tcl|vivado_synth|1620811848631|END|write_checkpoint|",
      "[OPTRACE]|8594|379|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s02_axi_0_synth_1/bd_3329_interconnect_s02_axi_0.tcl|vivado_synth|1620811848631|START|synth reports|REPORT",
      "[OPTRACE]|8594|380|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s02_axi_0_synth_1/bd_3329_interconnect_s02_axi_0.tcl|vivado_synth|1620811848631|END|synth reports|",
      "[OPTRACE]|8594|381|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s02_axi_0_synth_1/bd_3329_interconnect_s02_axi_0.tcl|vivado_synth|1620811853578|END|bd_3329_interconnect_s02_axi_0_synth_1|",
      "[OPTRACE]|8678|302|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR1_0_synth_1/bd_3329_psr_aclk_SLR1_0.tcl|vivado_synth|1620811502149|START|bd_3329_psr_aclk_SLR1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|8678|303|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR1_0_synth_1/bd_3329_psr_aclk_SLR1_0.tcl|vivado_synth|1620811502153|START|Creating in-memory project|",
      "[OPTRACE]|8678|306|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR1_0_synth_1/bd_3329_psr_aclk_SLR1_0.tcl|vivado_synth|1620811511188|END|Creating in-memory project|",
      "[OPTRACE]|8678|307|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR1_0_synth_1/bd_3329_psr_aclk_SLR1_0.tcl|vivado_synth|1620811511188|START|Adding files|",
      "[OPTRACE]|8678|310|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR1_0_synth_1/bd_3329_psr_aclk_SLR1_0.tcl|vivado_synth|1620811511593|END|Adding files|",
      "[OPTRACE]|8678|311|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR1_0_synth_1/bd_3329_psr_aclk_SLR1_0.tcl|vivado_synth|1620811511594|START|Configure IP Cache|",
      "[OPTRACE]|8678|312|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR1_0_synth_1/bd_3329_psr_aclk_SLR1_0.tcl|vivado_synth|1620811511599|END|Configure IP Cache|",
      "[OPTRACE]|8678|313|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR1_0_synth_1/bd_3329_psr_aclk_SLR1_0.tcl|vivado_synth|1620811511600|END|bd_3329_psr_aclk_SLR1_0_synth_1|",
      "[OPTRACE]|8853|318|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR0_0_synth_1/bd_3329_psr_aclk_SLR0_0.tcl|vivado_synth|1620811519870|START|bd_3329_psr_aclk_SLR0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|8853|319|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR0_0_synth_1/bd_3329_psr_aclk_SLR0_0.tcl|vivado_synth|1620811519874|START|Creating in-memory project|",
      "[OPTRACE]|8853|320|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR0_0_synth_1/bd_3329_psr_aclk_SLR0_0.tcl|vivado_synth|1620811528132|END|Creating in-memory project|",
      "[OPTRACE]|8853|321|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR0_0_synth_1/bd_3329_psr_aclk_SLR0_0.tcl|vivado_synth|1620811528132|START|Adding files|",
      "[OPTRACE]|8853|322|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR0_0_synth_1/bd_3329_psr_aclk_SLR0_0.tcl|vivado_synth|1620811528590|END|Adding files|",
      "[OPTRACE]|8853|323|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR0_0_synth_1/bd_3329_psr_aclk_SLR0_0.tcl|vivado_synth|1620811528591|START|Configure IP Cache|",
      "[OPTRACE]|8853|324|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR0_0_synth_1/bd_3329_psr_aclk_SLR0_0.tcl|vivado_synth|1620811528593|END|Configure IP Cache|",
      "[OPTRACE]|8853|325|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR0_0_synth_1/bd_3329_psr_aclk_SLR0_0.tcl|vivado_synth|1620811528593|START|synth_design|",
      "[OPTRACE]|8853|326|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR0_0_synth_1/bd_3329_psr_aclk_SLR0_0.tcl|vivado_synth|1620811670955|END|synth_design|",
      "[OPTRACE]|8853|327|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR0_0_synth_1/bd_3329_psr_aclk_SLR0_0.tcl|vivado_synth|1620811670955|START|Write IP Cache|",
      "[OPTRACE]|8853|328|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR0_0_synth_1/bd_3329_psr_aclk_SLR0_0.tcl|vivado_synth|1620811671479|END|Write IP Cache|",
      "[OPTRACE]|8853|329|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR0_0_synth_1/bd_3329_psr_aclk_SLR0_0.tcl|vivado_synth|1620811671480|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|8853|330|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR0_0_synth_1/bd_3329_psr_aclk_SLR0_0.tcl|vivado_synth|1620811671637|END|write_checkpoint|",
      "[OPTRACE]|8853|331|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR0_0_synth_1/bd_3329_psr_aclk_SLR0_0.tcl|vivado_synth|1620811671637|START|synth reports|REPORT",
      "[OPTRACE]|8853|332|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR0_0_synth_1/bd_3329_psr_aclk_SLR0_0.tcl|vivado_synth|1620811671637|END|synth reports|",
      "[OPTRACE]|8853|333|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_psr_aclk_SLR0_0_synth_1/bd_3329_psr_aclk_SLR0_0.tcl|vivado_synth|1620811671869|END|bd_3329_psr_aclk_SLR0_0_synth_1|",
      "[OPTRACE]|9518|334|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s01_axi_0_synth_1/bd_3329_interconnect_s01_axi_0.tcl|vivado_synth|1620811680619|START|bd_3329_interconnect_s01_axi_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|9518|335|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s01_axi_0_synth_1/bd_3329_interconnect_s01_axi_0.tcl|vivado_synth|1620811680622|START|Creating in-memory project|",
      "[OPTRACE]|9518|336|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s01_axi_0_synth_1/bd_3329_interconnect_s01_axi_0.tcl|vivado_synth|1620811688890|END|Creating in-memory project|",
      "[OPTRACE]|9518|337|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s01_axi_0_synth_1/bd_3329_interconnect_s01_axi_0.tcl|vivado_synth|1620811688890|START|Adding files|",
      "[OPTRACE]|9518|338|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s01_axi_0_synth_1/bd_3329_interconnect_s01_axi_0.tcl|vivado_synth|1620811691090|END|Adding files|",
      "[OPTRACE]|9518|339|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s01_axi_0_synth_1/bd_3329_interconnect_s01_axi_0.tcl|vivado_synth|1620811691092|START|Configure IP Cache|",
      "[OPTRACE]|9518|340|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s01_axi_0_synth_1/bd_3329_interconnect_s01_axi_0.tcl|vivado_synth|1620811691153|END|Configure IP Cache|",
      "[OPTRACE]|9518|341|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s01_axi_0_synth_1/bd_3329_interconnect_s01_axi_0.tcl|vivado_synth|1620811691154|START|synth_design|",
      "[OPTRACE]|9518|406|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s01_axi_0_synth_1/bd_3329_interconnect_s01_axi_0.tcl|vivado_synth|1620811988542|END|synth_design|",
      "[OPTRACE]|9518|407|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s01_axi_0_synth_1/bd_3329_interconnect_s01_axi_0.tcl|vivado_synth|1620811988543|START|Write IP Cache|",
      "[OPTRACE]|9518|408|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s01_axi_0_synth_1/bd_3329_interconnect_s01_axi_0.tcl|vivado_synth|1620812002996|END|Write IP Cache|",
      "[OPTRACE]|9518|409|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s01_axi_0_synth_1/bd_3329_interconnect_s01_axi_0.tcl|vivado_synth|1620812003007|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|9518|412|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s01_axi_0_synth_1/bd_3329_interconnect_s01_axi_0.tcl|vivado_synth|1620812012197|END|write_checkpoint|",
      "[OPTRACE]|9518|413|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s01_axi_0_synth_1/bd_3329_interconnect_s01_axi_0.tcl|vivado_synth|1620812012197|START|synth reports|REPORT",
      "[OPTRACE]|9518|414|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s01_axi_0_synth_1/bd_3329_interconnect_s01_axi_0.tcl|vivado_synth|1620812012197|END|synth reports|",
      "[OPTRACE]|9518|423|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_s01_axi_0_synth_1/bd_3329_interconnect_s01_axi_0.tcl|vivado_synth|1620812017672|END|bd_3329_interconnect_s01_axi_0_synth_1|",
      "[OPTRACE]|9984|357|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem03_0_synth_1/bd_3329_interconnect_ddr4_mem03_0.tcl|vivado_synth|1620811752787|START|bd_3329_interconnect_ddr4_mem03_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|9984|358|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem03_0_synth_1/bd_3329_interconnect_ddr4_mem03_0.tcl|vivado_synth|1620811752789|START|Creating in-memory project|",
      "[OPTRACE]|9984|360|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem03_0_synth_1/bd_3329_interconnect_ddr4_mem03_0.tcl|vivado_synth|1620811761593|END|Creating in-memory project|",
      "[OPTRACE]|9984|361|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem03_0_synth_1/bd_3329_interconnect_ddr4_mem03_0.tcl|vivado_synth|1620811761593|START|Adding files|",
      "[OPTRACE]|9984|362|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem03_0_synth_1/bd_3329_interconnect_ddr4_mem03_0.tcl|vivado_synth|1620811763360|END|Adding files|",
      "[OPTRACE]|9984|363|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem03_0_synth_1/bd_3329_interconnect_ddr4_mem03_0.tcl|vivado_synth|1620811763362|START|Configure IP Cache|",
      "[OPTRACE]|9984|364|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem03_0_synth_1/bd_3329_interconnect_ddr4_mem03_0.tcl|vivado_synth|1620811763408|END|Configure IP Cache|",
      "[OPTRACE]|9984|365|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem03_0_synth_1/bd_3329_interconnect_ddr4_mem03_0.tcl|vivado_synth|1620811763408|START|synth_design|",
      "[OPTRACE]|9984|410|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem03_0_synth_1/bd_3329_interconnect_ddr4_mem03_0.tcl|vivado_synth|1620812010285|END|synth_design|",
      "[OPTRACE]|9984|411|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem03_0_synth_1/bd_3329_interconnect_ddr4_mem03_0.tcl|vivado_synth|1620812010285|START|Write IP Cache|",
      "[OPTRACE]|9984|426|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem03_0_synth_1/bd_3329_interconnect_ddr4_mem03_0.tcl|vivado_synth|1620812024433|END|Write IP Cache|",
      "[OPTRACE]|9984|427|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem03_0_synth_1/bd_3329_interconnect_ddr4_mem03_0.tcl|vivado_synth|1620812024442|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|9984|436|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem03_0_synth_1/bd_3329_interconnect_ddr4_mem03_0.tcl|vivado_synth|1620812033809|END|write_checkpoint|",
      "[OPTRACE]|9984|437|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem03_0_synth_1/bd_3329_interconnect_ddr4_mem03_0.tcl|vivado_synth|1620812033809|START|synth reports|REPORT",
      "[OPTRACE]|9984|438|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem03_0_synth_1/bd_3329_interconnect_ddr4_mem03_0.tcl|vivado_synth|1620812033809|END|synth reports|",
      "[OPTRACE]|9984|445|/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/prj/prj.runs/bd_3329_interconnect_ddr4_mem03_0_synth_1/bd_3329_interconnect_ddr4_mem03_0.tcl|vivado_synth|1620812038427|END|bd_3329_interconnect_ddr4_mem03_0_synth_1|"
      ];

  var legendData = [
  { "title": "Report Generation",
    "color": "#b9783f"
  }, {
    "title": "Write Checkpoint",
    "color": "#cd82ad"
  },
  {
    "title": "Incomplete Data",
    "color": "#cc4748"
  } ];

  // -- Convert Raw data into something we can use ---------------------------
  console.log("Convert log data (%s entries) to Javascript 'JSON' objects...", csvData.length);
  var jsonData = csvArrayToJSON(header, csvData, "|");

  // -- Clean up the JSON objects --------------------------------------------
  for (var i = 0; i < jsonData.length; i++) {
    jsonData[i].Action = jsonData[i].Action.toUpperCase();
    jsonData[i].Tags = jsonData[i].Tags.toUpperCase();
    jsonData[i].Tags = jsonData[i].Tags.trim();
    jsonData[i].TimeStampMSec = parseInt(jsonData[i].TimeStampMSec, 10);
    jsonData[i].pid = parseInt(jsonData[i].pid, 10);
  }

  // -- Sort JSON array ------------------------------------------------------
  console.log("Sorting JSON objects (%s objects) according to timestamps...", jsonData.length);
  jsonData.sort(compareByTimeStamp);

  // Record the PID grouping order
  var pidOrder = new Map();
  for (var i = 0; i < jsonData.length; i++) {
    if (pidOrder.has(jsonData[i].pid) == false) {
      pidOrder.set(jsonData[i].pid, i);    // Simple ordering (lower is first)
    }
  }

  // -- Create secondary data array for the chart data array -----------------
  console.log("Preparing graph data...");

  // Task limits
  var m_startTS = 0;      // Earliest Timestamp
  var m_endTS = 0;        // Latest Timestamp

  if (jsonData.length > 0) {
    m_startTS = jsonData[0].TimeStampMSec;
    m_endTS = jsonData[jsonData.length - 1].TimeStampMSec;
  }


  var chartData = [ ];   // Empty JSON array


  populateChartData();
  tableCreate( chartData );

  filterChartEntries();

  // -- Search for "holes"
  // -- Sort by common PID
  // -- Create groupings by process

  console.log("done");

  var chart = AmCharts.makeChart("chartdiv", {
    "type": "gantt",
    "theme": "light",
    "titles": [
    { "text": "OPTrace", "size": 15}],
    "marginRight": 70,
    "period": "fff",                                     // X-Axis
    "balloonDateFormat": "JJ:NN:SS",
    "columnWidth": 0.5,                                 // Bar thickness
    "valueAxis": {
      "type": "numeric",
      "title": "Time [HH:MM::SS]",
      "duration": "ss",
      "durationUnits": { DD: 'd. ', hh: ':', mm: ':', ss: '' },
    },
    "brightnessStep": 10,
    "graph": {
      "fillAlphas": 1,
      "labelFunction": barLabelCallBack,
      "labelText": " ",
      "labelPosition": "right",
      "balloonFunction": ballonLabelCallBack,
      "balloonText": "<p align='left'> Task: [[task]]<br/>Start:[[start]]<br/>End:[[end]]<br/>Duration:[[duration]]</p>",
      "bulletField": "bullet",
      "bulletSize": 8
    },
    "rotate": true,
    "categoryField": "category",
    "segmentsField": "segments",
    "colorField": "color",
    "startDate": "2015-01-01 00:00:00",
    "startField": "start",
    "endField": "end",
    "durationField": "duration",
    "dataProvider": chartData,
    "valueScrollbar": {
      "autoGridCount": true
    },
    "chartScrollbar": {
      "enable": true
    },
    "chartCursor": {
      "cursorColor": "#55bb76",
      "valueBalloonsEnabled": false,
      "cursorAlpha": 0.1,
      "valueLineAlpha": 0.5,
      "valueLineBalloonEnabled": true,
      "valueLineEnabled": true,
      "zoomable": true,
      "valueZoomable": true,
      "fullWidth": true
    },
    "legend": {
      "data": legendData,
    },
    "export": {
      "enabled": true
    }
  });

  // =========================================================================
  // Call back methods
  // =========================================================================
function ballonLabelCallBack( _graphDataItem )
{
  var start = _graphDataItem.values.open;
  var end = _graphDataItem.values.value;
  var duration = end - start;

  var result = "<p align='left'>Task: " + _graphDataItem.category + "<br/>Start: " + secondsToHHMMSS(start) + "<br/>End: " + secondsToHHMMSS( end ) + "<br/>Duration: " + secondsToHHMMSS( duration ) + "</p>";
  return result;
}


function barLabelCallBack( _graphDataItem )
{
   var duration = _graphDataItem.values.value - _graphDataItem.values.open;

   return secondsToHHMMSS( duration);
}


function userInputFormCallback()
{
  // Second filter
  m_secondFilter = document.getElementById("userDurationFilterSecInput").value;
  console.log("Setting second filter to: " + m_secondFilter + " seconds");

  // Group PID Sort
  m_groupPidSort = document.getElementById("userGroupPidSortSelected").checked;
  console.log("Group PID filter is set to: " + m_groupPidSort);

  // Rollup filter
  m_showRollup = document.getElementById("userRollupSelected").checked;
  console.log("Rollup filter is set to: " + m_showRollup);

  // Individual filter
  m_showIndividualEntry = document.getElementById("userIndividualEntrySelected").checked;
  console.log("Individual filter is set to: " + m_showIndividualEntry);

  // Checkpoint Report Entries filter
  m_showCheckpointEntry = document.getElementById("userCheckpointEntrySelected").checked;
  console.log("Checkpoint Entry filter is set to: " + m_showCheckpointEntry);

  // Checkpoint Report Entries filter
  m_showReportEntry = document.getElementById("userReportEntrySelected").checked;
  console.log("Report Entry filter is set to: " + m_showReportEntry);

  populateChartData();
  filterChartEntries()
  chart.dataProvider = chartData;
  chart.validateData();
}

  // =========================================================================
  // Utilities
  // =========================================================================


function populateChartData()
{
  chartData = [ ];
  if (m_groupPidSort == false) {
    jsonData.sort(compareByTimeStamp);
  } else {
    jsonData.sort(compareByGroupTimeStamp);
  }

  for (var i = 0; i < jsonData.length; i++) {
    var timestamp = parseInt(jsonData[0].TimeStampMSec, 10);

    if (m_startTS > timestamp) m_startTS = timestamp;
    if (m_endTS < timestamp) m_endTS = timestamp;

    for (var i = 0; i < jsonData.length; i++) {
      switch (jsonData[i].Action) {
      case "START":
        var categoryEntry = { };
        categoryEntry["category"] = jsonData[i].Task;
        categoryEntry["pid"] = jsonData[i].pid;

        var segmentEntry = { };
        // Normalize entry and convert to seconds
        segmentEntry["start"] = (jsonData[i].TimeStampMSec - m_startTS) / 1000;
        segmentEntry["color"] = getTaskBarColor(jsonData[i].Tags)
        segmentEntry["task"] = jsonData[i].Task;
        segmentEntry["tags"] = jsonData[i].Tags;
        segmentEntry["duration"] = -1;

        categoryEntry["segments"] = [ ];
        categoryEntry["segments"].push(segmentEntry);
        chartData.push(categoryEntry);
        break;

      case "END":
        var catagory = findCatagory(jsonData[i].pid, jsonData[i].Task, chartData);
        if (catagory != null) {
          var segmentsEntry = catagory.segments[0];
          segmentsEntry["end"] = (jsonData[i].TimeStampMSec - m_startTS) / 1000;
          segmentsEntry["duration"] = segmentsEntry.end - segmentsEntry.start;
        } else {
          console.log("Null entry found: pid:%s, Task: %s", jsonData[i].pid, jsonData[i].Task);
        }

        break;

      default:
        console.log("Default");
        break;
      }
    }
  }
}

function filterChartEntries()
{
  for(var i = chartData.length - 1; i >= 0; i--) {
    var segment = chartData[i].segments[0];

    // -- Remove entries less than 1 seconds
    if ( segment["duration"] == -1) {
      segment["bullet"] = "xError";
      segment["color"] = "#cc4748";
      segment["duration"] = ((m_endTS - m_startTS) / 1000) - segment["start"];
    } else if (segment["duration"] <  m_secondFilter) {
      chartData.splice(i, 1);
      continue;
    }
  

    // Filter by tags
    var bHasRollup = false;
    var bHasCheckpoint = false;
    var bHasReport = false;

    var tags = segment["tags"];
    console.log("Tag: " + tags);
    if (tags.search(/ROLLUP_/i) != -1) { bHasRollup = true; }
    if (tags.search(/CHECKPOINT/i) != -1) { bHasCheckpoint = true; }
    if (tags.search(/REPORT/i) != -1) { bHasReport = true; }

    var bRemoveEntry = false;

    // Remove rollups
    if ((m_showRollup == false) && (bHasRollup == true)) {
      bRemoveEntry = true;
    }
    
    // Remove checkpoints    
    if ((m_showCheckpointEntry == false) && (bHasCheckpoint == true)) {
      bRemoveEntry = true;
    }

    // Remove reports
    if ((m_showReportEntry == false) && (bHasReport == true)) {
      bRemoveEntry = true;
    }

    // Remove individual entry
    if (((m_showIndividualEntry == false) && 
         ((bHasRollup == false) &&
          (bHasCheckpoint == false) &&
          (bHasReport == false)))) {
      bRemoveEntry = true;
    }

    if (bRemoveEntry == true) {
      chartData.splice(i, 1);
      continue;
    }
  }

  console.log("ChartData.length: " + chartData.length);
}


function getTaskBarColor( _tags )
{
  if (_tags == null)
    return "#8dc49f";

  if (_tags.search(/ROLLUP_AUTO/i) != -1){ return "#0099ff"; }
  if (_tags.search(/ROLLUP_0/i) != -1)   { return "#006699"; }
  if (_tags.search(/ROLLUP_1/i) != -1)   { return "#009933"; }
  if (_tags.search(/ROLLUP_2/i) != -1)   { return "#66ccff"; }
  if (_tags.search(/REPORT/i) != -1)     { return "#b9783f"; }
  if (_tags.search(/CHECKPOINT/i) != -1) { return "#cd82ad"; }

  return "#8dc49f"
}


function tableCreate( _chartData ){
    var myTableDiv = document.getElementById("myDynamicTable");


    for ( var i = 0; i < _chartData.length; i++) {
      var tr = myTableDiv.insertRow();

      var td_task = tr.insertCell();
      td_task.appendChild(document.createTextNode( _chartData[i].category ));

      var segmentEntry = _chartData[i].segments;
      var td_start = tr.insertCell();
      td_start.appendChild(document.createTextNode( secondsToHHMMSS(segmentEntry[0].start) ));

      var td_duration = tr.insertCell();
      td_duration.appendChild(document.createTextNode( secondsToHHMMSS(segmentEntry[0].duration) ));

    }
}

function secondsToHHMMSS( _seconds )
{
  var hours = Math.floor(_seconds / 3600);
  var minutes = Math.floor(_seconds % 3600 / 60);
  var seconds = Math.floor(_seconds % 3600 % 60);

  var result = hours + ":" + (minutes < 10 ? "0" : "") + minutes + ":" + (seconds < 10 ? "0" : "") + seconds; 

  return result;
}


  function findCatagory(_pid, _category, _catagoryArray) {
    for (var i = (_catagoryArray.length - 1); i >= 0; i--) {
      if (_pid == _catagoryArray[i].pid) {
        if (_catagoryArray[i].category == _category) {
          return  _catagoryArray[i];
        }
      }
    }
    return null;
  }


  // Compares the timestamps between to JSON objects
  function compareByTimeStamp(_a, _b) {
    if (_a.TimeStampMSec < _b.TimeStampMSec) return -1;
    if (_a.TimeStampMSec > _b.TimeStampMSec) return 1;

    if (_a.pid == _b.pid) {
      if ((_a.Action == "START") && (_b.Action == "END")) return -1;
      if ((_a.Action == "END") && (_b.Action == "START")) return 1;

      if(_a.Entry < _b.Entry) return -1;
      if(_a.Entry > _b.Entry) return 1;
    }

    return 0;
  }


  // Compares the timestamps between to JSON objects
  function compareByGroupTimeStamp(_a, _b) {
    if (pidOrder.get(_a.pid) < pidOrder.get(_b.pid)) return -1;

    if (pidOrder.get(_a.pid) > pidOrder.get(_b.pid)) return 1;

    return compareByTimeStamp(_a, _b);
  }


  // Return array of string values, or NULL if CSV string not well formed.
  function CSVtoArray(_text, _sep) {
    // Regex expressions
    var re_valid_default = /^\s*(?:'[^'\\]*(?:\\[\S\s][^'\\]*)*'|"[^"\\]*(?:\\[\S\s][^"\\]*)*"|[^,'"\s\\]*(?:\s+[^,'"\s\\]+)*)\s*(?:,\s*(?:'[^'\\]*(?:\\[\S\s][^'\\]*)*'|"[^"\\]*(?:\\[\S\s][^"\\]*)*"|[^,'"\s\\]*(?:\s+[^,'"\s\\]+)*)\s*)*$/;
    var re_value_default = /(?!\s*$)\s*(?:'([^'\\]*(?:\\[\S\s][^'\\]*)*)'|"([^"\\]*(?:\\[\S\s][^"\\]*)*)"|([^,'"\s\\]*(?:\s+[^,'"\s\\]+)*))\s*(?:,|$)/g;
    var re_special_default = /,\s*$/;

    // Algorithm:
    //   1) Convert regex expression to a string.
    //   2) Remove leading regex escape character (e.g., '\')
    //   3) Remove training regex escape character(s) (e.g., '\' or "\g")
    //   4) Replace the comma (',') character witht he new delimiter character
    //   5) Build the regex command

    // Check delimiter, if special insert escapes
    if (_sep == "|") _sep = "\\|";

    var re_valid = new RegExp(re_valid_default.toString().substr(1).slice(0, -1).replace(/,/g, _sep));
    var re_value = new RegExp(re_value_default.toString().substr(1).slice(0, -2).replace(/,/g, _sep), 'g');
    var re_special = new RegExp(re_special_default.toString().substr(1).slice(0, -1).replace(/,/g, _sep));

    // Validate the input string to determine if it is well formed
    if (!re_valid.test(_text)) return null;

    var a = [ ];                     // Initialize array to receive values.
    _text.replace(re_value,           // "Walk" the string using replace with callback.
                  function(m0, m1, m2, m3) {
                      // Remove backslash from \' in single quoted values.
                      if      (m1 !== undefined) a.push(m1.replace(/\\'/g, "'"));
                      // Remove backslash from \" in double quoted values.
                      else if (m2 !== undefined) a.push(m2.replace(/\\"/g, '"'));
                      else if (m3 !== undefined) a.push(m3);
                      return ''; // Return empty string.
                  });

    // Handle special case of empty last value.
    if (re_special.test(_text)) a.push('');

    return a;
  };


  // Converts the given CSV array & header into a JSON array
  function csvArrayToJSON(_header, _csvArray, _sep) {
    var result = [ ];
    var headers = CSVtoArray(_header, _sep);

    for (var i = 0; i < _csvArray.length; i++) {

      var obj = { };
      var currentline = CSVtoArray(_csvArray[i], _sep);

      for (var j = 0; j < headers.length; j++) {
        obj[headers[j]] = currentline[j];
      }

      result.push(obj);

    }

    return result; //JavaScript object
  }


</script>
</body>

</html>

