<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.4"/>
<title>OpenWSN Firmware: I2S_MemMap Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">OpenWSN Firmware
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_i2_s___mem_map.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">I2S_MemMap Struct Reference<div class="ingroups"><a class="el" href="group___i2_s___peripheral.html">I2S</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_m_k20_d7_8h_source.html">MK20D7.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a0150c089105fe2c16827cab37d513bc1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___mem_map.html#a0150c089105fe2c16827cab37d513bc1">TCSR</a></td></tr>
<tr class="separator:a0150c089105fe2c16827cab37d513bc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7f22b011081d669ff7ea294867044ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___mem_map.html#aa7f22b011081d669ff7ea294867044ed">TCR1</a></td></tr>
<tr class="separator:aa7f22b011081d669ff7ea294867044ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90fc4908297ab3663e35d1817ecd37ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___mem_map.html#a90fc4908297ab3663e35d1817ecd37ce">TCR2</a></td></tr>
<tr class="separator:a90fc4908297ab3663e35d1817ecd37ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeffd9ca2bb7f41f3dd33397688839111"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___mem_map.html#aeffd9ca2bb7f41f3dd33397688839111">TCR3</a></td></tr>
<tr class="separator:aeffd9ca2bb7f41f3dd33397688839111"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab52f6d58dbbd797f6347a3fdf36091d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___mem_map.html#ab52f6d58dbbd797f6347a3fdf36091d8">TCR4</a></td></tr>
<tr class="separator:ab52f6d58dbbd797f6347a3fdf36091d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a980170f7eaaaba89b9ad5cd9efec6624"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___mem_map.html#a980170f7eaaaba89b9ad5cd9efec6624">TCR5</a></td></tr>
<tr class="separator:a980170f7eaaaba89b9ad5cd9efec6624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f5f4153f4c381f333b726268b540e24"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___mem_map.html#a8f5f4153f4c381f333b726268b540e24">RESERVED_0</a> [8]</td></tr>
<tr class="separator:a8f5f4153f4c381f333b726268b540e24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4190e0259bd6475d15a888e1cb0d331"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___mem_map.html#ac4190e0259bd6475d15a888e1cb0d331">TDR</a> [2]</td></tr>
<tr class="separator:ac4190e0259bd6475d15a888e1cb0d331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53762b5329df1577d65fb443ec732a11"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___mem_map.html#a53762b5329df1577d65fb443ec732a11">RESERVED_1</a> [24]</td></tr>
<tr class="separator:a53762b5329df1577d65fb443ec732a11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a852cb6fe93c5baeeed8b6f0cfa6a3ec5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___mem_map.html#a852cb6fe93c5baeeed8b6f0cfa6a3ec5">TFR</a> [2]</td></tr>
<tr class="separator:a852cb6fe93c5baeeed8b6f0cfa6a3ec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9d0b1e93a23f2a1a4399b7dc8ca3f00"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___mem_map.html#aa9d0b1e93a23f2a1a4399b7dc8ca3f00">RESERVED_2</a> [24]</td></tr>
<tr class="separator:aa9d0b1e93a23f2a1a4399b7dc8ca3f00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b56bd5d8b601be1a6adb518c3b860c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___mem_map.html#a5b56bd5d8b601be1a6adb518c3b860c4">TMR</a></td></tr>
<tr class="separator:a5b56bd5d8b601be1a6adb518c3b860c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4a10ace4c244776c53d30a60206c08b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___mem_map.html#aa4a10ace4c244776c53d30a60206c08b">RESERVED_3</a> [28]</td></tr>
<tr class="separator:aa4a10ace4c244776c53d30a60206c08b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56fe3d48285a211ba03297dd530aea20"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___mem_map.html#a56fe3d48285a211ba03297dd530aea20">RCSR</a></td></tr>
<tr class="separator:a56fe3d48285a211ba03297dd530aea20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f5699ea15962c4c847b392248056d6e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___mem_map.html#a8f5699ea15962c4c847b392248056d6e">RCR1</a></td></tr>
<tr class="separator:a8f5699ea15962c4c847b392248056d6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74fc0dc272f96a16d2e7a2257588674e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___mem_map.html#a74fc0dc272f96a16d2e7a2257588674e">RCR2</a></td></tr>
<tr class="separator:a74fc0dc272f96a16d2e7a2257588674e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a349f95aed26f3d7c9fbcae96be02abdd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___mem_map.html#a349f95aed26f3d7c9fbcae96be02abdd">RCR3</a></td></tr>
<tr class="separator:a349f95aed26f3d7c9fbcae96be02abdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c016f67ed7f0efa721aae7faeecdb6f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___mem_map.html#a3c016f67ed7f0efa721aae7faeecdb6f">RCR4</a></td></tr>
<tr class="separator:a3c016f67ed7f0efa721aae7faeecdb6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a50302ac98c409013f464ad620d2dde"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___mem_map.html#a6a50302ac98c409013f464ad620d2dde">RCR5</a></td></tr>
<tr class="separator:a6a50302ac98c409013f464ad620d2dde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71033e44d51c3ca5bd7d938bf1685d47"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___mem_map.html#a71033e44d51c3ca5bd7d938bf1685d47">RESERVED_4</a> [8]</td></tr>
<tr class="separator:a71033e44d51c3ca5bd7d938bf1685d47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02052eea503d4a17440c1352dae47185"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___mem_map.html#a02052eea503d4a17440c1352dae47185">RDR</a> [2]</td></tr>
<tr class="separator:a02052eea503d4a17440c1352dae47185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf405456524d9a896032b2d5360a1b7e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___mem_map.html#aaf405456524d9a896032b2d5360a1b7e">RESERVED_5</a> [24]</td></tr>
<tr class="separator:aaf405456524d9a896032b2d5360a1b7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac75e96f3035fd0fee7d5fffd88a3df20"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___mem_map.html#ac75e96f3035fd0fee7d5fffd88a3df20">RFR</a> [2]</td></tr>
<tr class="separator:ac75e96f3035fd0fee7d5fffd88a3df20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ba5060aa714d2b81fe98e158a77524e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___mem_map.html#a7ba5060aa714d2b81fe98e158a77524e">RESERVED_6</a> [24]</td></tr>
<tr class="separator:a7ba5060aa714d2b81fe98e158a77524e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa60984c8eb037d404d188bee0455c15a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___mem_map.html#aa60984c8eb037d404d188bee0455c15a">RMR</a></td></tr>
<tr class="separator:aa60984c8eb037d404d188bee0455c15a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f61329171a8b4d554f60e46471ef6e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___mem_map.html#a8f61329171a8b4d554f60e46471ef6e7">RESERVED_7</a> [28]</td></tr>
<tr class="separator:a8f61329171a8b4d554f60e46471ef6e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab603c8e2ca1916ef6262af4b6a969e17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___mem_map.html#ab603c8e2ca1916ef6262af4b6a969e17">MCR</a></td></tr>
<tr class="separator:ab603c8e2ca1916ef6262af4b6a969e17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a892154994f98362a0a4e182eef2724ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___mem_map.html#a892154994f98362a0a4e182eef2724ad">MDR</a></td></tr>
<tr class="separator:a892154994f98362a0a4e182eef2724ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97fff86cfe201b9063a47f8f621a968d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___mem_map.html#a97fff86cfe201b9063a47f8f621a968d">TX0</a></td></tr>
<tr class="separator:a97fff86cfe201b9063a47f8f621a968d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7775f9e8a3e187276ab557aa34afb2b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___mem_map.html#ae7775f9e8a3e187276ab557aa34afb2b">TX1</a></td></tr>
<tr class="separator:ae7775f9e8a3e187276ab557aa34afb2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3397825cde7a4306cc98d6cdbe5d29db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___mem_map.html#a3397825cde7a4306cc98d6cdbe5d29db">RX0</a></td></tr>
<tr class="separator:a3397825cde7a4306cc98d6cdbe5d29db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff357e1af33cf3a34ad9dfffba56b416"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___mem_map.html#aff357e1af33cf3a34ad9dfffba56b416">RX1</a></td></tr>
<tr class="separator:aff357e1af33cf3a34ad9dfffba56b416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fc7b5e311820889eb21ee6a292c168e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___mem_map.html#a1fc7b5e311820889eb21ee6a292c168e">CR</a></td></tr>
<tr class="separator:a1fc7b5e311820889eb21ee6a292c168e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad502ba7dbb2aab5f87c782b28f02622d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___mem_map.html#ad502ba7dbb2aab5f87c782b28f02622d">ISR</a></td></tr>
<tr class="separator:ad502ba7dbb2aab5f87c782b28f02622d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1a888131095f231df40e9d29e2aff7b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___mem_map.html#ae1a888131095f231df40e9d29e2aff7b">IER</a></td></tr>
<tr class="separator:ae1a888131095f231df40e9d29e2aff7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a53e49441f15ba5815fbffc87f2819f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___mem_map.html#a9a53e49441f15ba5815fbffc87f2819f">TCR</a></td></tr>
<tr class="separator:a9a53e49441f15ba5815fbffc87f2819f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fa7b161f9b0e065343761202ef5f252"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___mem_map.html#a1fa7b161f9b0e065343761202ef5f252">RCR</a></td></tr>
<tr class="separator:a1fa7b161f9b0e065343761202ef5f252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a018cd3cba92fd00cfd58051660adf04d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___mem_map.html#a018cd3cba92fd00cfd58051660adf04d">TCCR</a></td></tr>
<tr class="separator:a018cd3cba92fd00cfd58051660adf04d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82c399e767644b6140005dd86e89fee8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___mem_map.html#a82c399e767644b6140005dd86e89fee8">RCCR</a></td></tr>
<tr class="separator:a82c399e767644b6140005dd86e89fee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaab29335e2ce592512b4a72462c8481e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___mem_map.html#aaab29335e2ce592512b4a72462c8481e">FCSR</a></td></tr>
<tr class="separator:aaab29335e2ce592512b4a72462c8481e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e717ee6dd7cbf76792cbf5c2bb8a37a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___mem_map.html#a9e717ee6dd7cbf76792cbf5c2bb8a37a">ACNT</a></td></tr>
<tr class="separator:a9e717ee6dd7cbf76792cbf5c2bb8a37a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac28168b5ceb26d75f6eef629a80423a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___mem_map.html#ac28168b5ceb26d75f6eef629a80423a2">ACADD</a></td></tr>
<tr class="separator:ac28168b5ceb26d75f6eef629a80423a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d7fb268608cfa64b34a5e0af7f0a480"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___mem_map.html#a4d7fb268608cfa64b34a5e0af7f0a480">ACDAT</a></td></tr>
<tr class="separator:a4d7fb268608cfa64b34a5e0af7f0a480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77497e3a4b977ec0a2e1c644e8e9aa5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___mem_map.html#a77497e3a4b977ec0a2e1c644e8e9aa5a">ATAG</a></td></tr>
<tr class="separator:a77497e3a4b977ec0a2e1c644e8e9aa5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36fa532cc5e5e81974a12c422c0e2f42"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___mem_map.html#a36fa532cc5e5e81974a12c422c0e2f42">TMSK</a></td></tr>
<tr class="separator:a36fa532cc5e5e81974a12c422c0e2f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac16016b712dbdbaf410ffd9b1fc348ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___mem_map.html#ac16016b712dbdbaf410ffd9b1fc348ba">RMSK</a></td></tr>
<tr class="separator:ac16016b712dbdbaf410ffd9b1fc348ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eb1e45fbba906ea9203b64a11662ff7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___mem_map.html#a6eb1e45fbba906ea9203b64a11662ff7">ACCST</a></td></tr>
<tr class="separator:a6eb1e45fbba906ea9203b64a11662ff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5afe601ae6863fda16d5df5ba3e12a37"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___mem_map.html#a5afe601ae6863fda16d5df5ba3e12a37">ACCEN</a></td></tr>
<tr class="separator:a5afe601ae6863fda16d5df5ba3e12a37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96551394eefa16729a98d02e5db24a48"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___mem_map.html#a96551394eefa16729a98d02e5db24a48">ACCDIS</a></td></tr>
<tr class="separator:a96551394eefa16729a98d02e5db24a48"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>I2S - Peripheral register structure </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="ac28168b5ceb26d75f6eef629a80423a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> ACADD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S AC97 Command Address Register, offset: 0x3C </p>

</div>
</div>
<a class="anchor" id="a96551394eefa16729a98d02e5db24a48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> ACCDIS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S AC97 Channel Disable Register, offset: 0x58 </p>

</div>
</div>
<a class="anchor" id="a5afe601ae6863fda16d5df5ba3e12a37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> ACCEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S AC97 Channel Enable Register, offset: 0x54 </p>

</div>
</div>
<a class="anchor" id="a6eb1e45fbba906ea9203b64a11662ff7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> ACCST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S AC97 Channel Status Register, offset: 0x50 </p>

</div>
</div>
<a class="anchor" id="a4d7fb268608cfa64b34a5e0af7f0a480"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> ACDAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S AC97 Command Data Register, offset: 0x40 </p>

</div>
</div>
<a class="anchor" id="a9e717ee6dd7cbf76792cbf5c2bb8a37a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> ACNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S AC97 Control Register, offset: 0x38 </p>

</div>
</div>
<a class="anchor" id="a77497e3a4b977ec0a2e1c644e8e9aa5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> ATAG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S AC97 Tag Register, offset: 0x44 </p>

</div>
</div>
<a class="anchor" id="a1fc7b5e311820889eb21ee6a292c168e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Control Register, offset: 0x10 </p>

</div>
</div>
<a class="anchor" id="aaab29335e2ce592512b4a72462c8481e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> FCSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S FIFO Control/Status Register, offset: 0x2C </p>

</div>
</div>
<a class="anchor" id="ae1a888131095f231df40e9d29e2aff7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Interrupt Enable Register, offset: 0x18 </p>

</div>
</div>
<a class="anchor" id="ad502ba7dbb2aab5f87c782b28f02622d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Interrupt Status Register, offset: 0x14 </p>

</div>
</div>
<a class="anchor" id="ab603c8e2ca1916ef6262af4b6a969e17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> MCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI MCLK Control Register, offset: 0x100 </p>

</div>
</div>
<a class="anchor" id="a892154994f98362a0a4e182eef2724ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> MDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCLK Divide Register, offset: 0x104 </p>

</div>
</div>
<a class="anchor" id="a82c399e767644b6140005dd86e89fee8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> RCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Receive Clock Control Registers, offset: 0x28 </p>

</div>
</div>
<a class="anchor" id="a1fa7b161f9b0e065343761202ef5f252"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> RCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Receive Configuration Register, offset: 0x20 </p>

</div>
</div>
<a class="anchor" id="a8f5699ea15962c4c847b392248056d6e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> RCR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI Receive Configuration 1 Register, offset: 0x84 </p>

</div>
</div>
<a class="anchor" id="a74fc0dc272f96a16d2e7a2257588674e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> RCR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI Receive Configuration 2 Register, offset: 0x88 </p>

</div>
</div>
<a class="anchor" id="a349f95aed26f3d7c9fbcae96be02abdd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> RCR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI Receive Configuration 3 Register, offset: 0x8C </p>

</div>
</div>
<a class="anchor" id="a3c016f67ed7f0efa721aae7faeecdb6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> RCR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI Receive Configuration 4 Register, offset: 0x90 </p>

</div>
</div>
<a class="anchor" id="a6a50302ac98c409013f464ad620d2dde"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> RCR5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI Receive Configuration 5 Register, offset: 0x94 </p>

</div>
</div>
<a class="anchor" id="a56fe3d48285a211ba03297dd530aea20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> RCSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI Receive Control Register, offset: 0x80 </p>

</div>
</div>
<a class="anchor" id="a02052eea503d4a17440c1352dae47185"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> RDR[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI Receive Data Register, array offset: 0xA0, array step: 0x4 </p>

</div>
</div>
<a class="anchor" id="a8f5f4153f4c381f333b726268b540e24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a53762b5329df1577d65fb443ec732a11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1[24]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa9d0b1e93a23f2a1a4399b7dc8ca3f00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_2[24]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa4a10ace4c244776c53d30a60206c08b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_3[28]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a71033e44d51c3ca5bd7d938bf1685d47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_4[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaf405456524d9a896032b2d5360a1b7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_5[24]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7ba5060aa714d2b81fe98e158a77524e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_6[24]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8f61329171a8b4d554f60e46471ef6e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_7[28]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac75e96f3035fd0fee7d5fffd88a3df20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> RFR[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI Receive FIFO Register, array offset: 0xC0, array step: 0x4 </p>

</div>
</div>
<a class="anchor" id="aa60984c8eb037d404d188bee0455c15a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> RMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI Receive Mask Register, offset: 0xE0 </p>

</div>
</div>
<a class="anchor" id="ac16016b712dbdbaf410ffd9b1fc348ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> RMSK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Receive Time Slot Mask Register, offset: 0x4C </p>

</div>
</div>
<a class="anchor" id="a3397825cde7a4306cc98d6cdbe5d29db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> RX0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Receive Data Registers 0, offset: 0x8 </p>

</div>
</div>
<a class="anchor" id="aff357e1af33cf3a34ad9dfffba56b416"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> RX1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Receive Data Registers 1, offset: 0xC </p>

</div>
</div>
<a class="anchor" id="a018cd3cba92fd00cfd58051660adf04d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> TCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Transmit Clock Control Registers, offset: 0x24 </p>

</div>
</div>
<a class="anchor" id="a9a53e49441f15ba5815fbffc87f2819f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> TCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Transmit Configuration Register, offset: 0x1C </p>

</div>
</div>
<a class="anchor" id="aa7f22b011081d669ff7ea294867044ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> TCR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI Transmit Configuration 1 Register, offset: 0x4 </p>

</div>
</div>
<a class="anchor" id="a90fc4908297ab3663e35d1817ecd37ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> TCR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI Transmit Configuration 2 Register, offset: 0x8 </p>

</div>
</div>
<a class="anchor" id="aeffd9ca2bb7f41f3dd33397688839111"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> TCR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI Transmit Configuration 3 Register, offset: 0xC </p>

</div>
</div>
<a class="anchor" id="ab52f6d58dbbd797f6347a3fdf36091d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> TCR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI Transmit Configuration 4 Register, offset: 0x10 </p>

</div>
</div>
<a class="anchor" id="a980170f7eaaaba89b9ad5cd9efec6624"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> TCR5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI Transmit Configuration 5 Register, offset: 0x14 </p>

</div>
</div>
<a class="anchor" id="a0150c089105fe2c16827cab37d513bc1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> TCSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI Transmit Control Register, offset: 0x0 </p>

</div>
</div>
<a class="anchor" id="ac4190e0259bd6475d15a888e1cb0d331"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> TDR[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI Transmit Data Register, array offset: 0x20, array step: 0x4 </p>

</div>
</div>
<a class="anchor" id="a852cb6fe93c5baeeed8b6f0cfa6a3ec5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> TFR[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI Transmit FIFO Register, array offset: 0x40, array step: 0x4 </p>

</div>
</div>
<a class="anchor" id="a5b56bd5d8b601be1a6adb518c3b860c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> TMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SAI Transmit Mask Register, offset: 0x60 </p>

</div>
</div>
<a class="anchor" id="a36fa532cc5e5e81974a12c422c0e2f42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> TMSK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Transmit Time Slot Mask Register, offset: 0x48 </p>

</div>
</div>
<a class="anchor" id="a97fff86cfe201b9063a47f8f621a968d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> TX0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Transmit Data Registers 0, offset: 0x0 </p>

</div>
</div>
<a class="anchor" id="ae7775f9e8a3e187276ab557aa34afb2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> TX1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Transmit Data Registers 1, offset: 0x4 </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>C:/Jenkins/jobs/Firmware Docs/workspace/firmware/openos/bsp/boards/k20/cpu/headers/<a class="el" href="_m_k20_d7_8h_source.html">MK20D7.h</a></li>
<li>C:/Jenkins/jobs/Firmware Docs/workspace/firmware/openos/bsp/boards/k20/cpu/headers/<a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_i2_s___mem_map.html">I2S_MemMap</a></li>
    <li class="footer">Generated on Mon Sep 9 2013 22:09:04 for OpenWSN Firmware by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.4 </li>
  </ul>
</div>
</body>
</html>
