Analysis & Synthesis report for top_de2
Fri Dec 13 22:49:01 2013
Quartus II Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |top_de2|top_level2:inst2|draw_score:output_score|state
 10. State Machine - |top_de2|top_level2:inst2|piece_lut:lookup_table|state
 11. State Machine - |top_de2|top_level2:inst2|de_piece:draw_erase_piece|state
 12. State Machine - |top_de2|top_level2:inst2|check_mask:check_piece_mask|state
 13. State Machine - |top_de2|top_level2:inst2|controller:game_controller|cur_state
 14. State Machine - |top_de2|top_level2:inst2|controller:game_controller|controller_move:move_pm|cur_state
 15. State Machine - |top_de2|top_level2:inst2|timer:fall_timer|state
 16. State Machine - |top_de2|top_level2:inst2|debounce:switch_debounce|state
 17. Registers Removed During Synthesis
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated
 22. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1
 23. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 24. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
 25. Port Connectivity Checks: "top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_tri8:tristate_8_bit_substr"
 26. Port Connectivity Checks: "top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_tri8:tristate_8_bit_normal"
 27. Port Connectivity Checks: "top_level2:inst2|cs_compare:clear_shift|cs_tri8:tristate_8_bit"
 28. Port Connectivity Checks: "top_level2:inst2|rom:read_only_memory|rom_mux44:subresult2"
 29. Port Connectivity Checks: "top_level2:inst2|rom:read_only_memory|rom_mux44:ptype1"
 30. Port Connectivity Checks: "top_level2:inst2|rom:read_only_memory|rom_mux44:ptype7west"
 31. Port Connectivity Checks: "top_level2:inst2|rom:read_only_memory|rom_mux44:ptype7south"
 32. Port Connectivity Checks: "top_level2:inst2|rom:read_only_memory|rom_mux44:ptype7east"
 33. Port Connectivity Checks: "top_level2:inst2|rom:read_only_memory|rom_mux44:ptype7north"
 34. Port Connectivity Checks: "top_level2:inst2|rom:read_only_memory|rom_mux44:ptype6west"
 35. Port Connectivity Checks: "top_level2:inst2|rom:read_only_memory|rom_mux44:ptype6south"
 36. Port Connectivity Checks: "top_level2:inst2|rom:read_only_memory|rom_mux44:ptype6east"
 37. Port Connectivity Checks: "top_level2:inst2|rom:read_only_memory|rom_mux44:ptype6north"
 38. Port Connectivity Checks: "top_level2:inst2|rom:read_only_memory|rom_mux44:ptype5west"
 39. Port Connectivity Checks: "top_level2:inst2|rom:read_only_memory|rom_mux44:ptype5south"
 40. Port Connectivity Checks: "top_level2:inst2|rom:read_only_memory|rom_mux44:ptype5east"
 41. Port Connectivity Checks: "top_level2:inst2|rom:read_only_memory|rom_mux44:ptype5north"
 42. Port Connectivity Checks: "top_level2:inst2|rom:read_only_memory|rom_mux44:ptype4west"
 43. Port Connectivity Checks: "top_level2:inst2|rom:read_only_memory|rom_mux44:ptype4south"
 44. Port Connectivity Checks: "top_level2:inst2|rom:read_only_memory|rom_mux44:ptype4east"
 45. Port Connectivity Checks: "top_level2:inst2|rom:read_only_memory|rom_mux44:ptype4north"
 46. Port Connectivity Checks: "top_level2:inst2|rom:read_only_memory|rom_mux44:ptype3west"
 47. Port Connectivity Checks: "top_level2:inst2|rom:read_only_memory|rom_mux44:ptype3south"
 48. Port Connectivity Checks: "top_level2:inst2|rom:read_only_memory|rom_mux44:ptype3east"
 49. Port Connectivity Checks: "top_level2:inst2|rom:read_only_memory|rom_mux44:ptype3north"
 50. Port Connectivity Checks: "top_level2:inst2|rom:read_only_memory|rom_mux44:ptype2eastwest"
 51. Port Connectivity Checks: "top_level2:inst2|rom:read_only_memory|rom_mux44:ptype2northsouth"
 52. Port Connectivity Checks: "top_level2:inst2|vga:vga_controller|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter"
 53. Port Connectivity Checks: "top_level2:inst2|vga:vga_controller|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter"
 54. Port Connectivity Checks: "top_level2:inst2|vga:vga_controller|vga_counter:counter|vga_counter_8bit:pos_x_counter"
 55. SignalTap II Logic Analyzer Settings
 56. Connections to In-System Debugging Instance "auto_signaltap_0"
 57. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Dec 13 22:49:01 2013          ;
; Quartus II Version                 ; 10.0 Build 262 08/18/2010 SP 1 SJ Full Version ;
; Revision Name                      ; top_de2                                        ;
; Top-level Entity Name              ; top_de2                                        ;
; Family                             ; Cyclone II                                     ;
; Total logic elements               ; 1,932                                          ;
;     Total combinational functions  ; 1,489                                          ;
;     Dedicated logic registers      ; 1,111                                          ;
; Total registers                    ; 1111                                           ;
; Total pins                         ; 44                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 16,384                                         ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; top_de2            ; top_de2            ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-6 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path                                           ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                          ;
+----------------------------------------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------+
; ../VHDL/top_level2.vhd                                                     ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/top_level2.vhd                                           ;
; ../VHDL/top_level2_arch.vhd                                                ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/top_level2_arch.vhd                                      ;
; ../VHDL/ram_fix.vhd                                                        ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/ram_fix.vhd                                              ;
; ../VHDL/ram_fix_arch.vhd                                                   ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/ram_fix_arch.vhd                                         ;
; ../VHDL/timer_counter_arch.vhd                                             ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/timer_counter_arch.vhd                                   ;
; ../VHDL/timer_counter.vhd                                                  ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/timer_counter.vhd                                        ;
; ../VHDL/timer_arch.vhd                                                     ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/timer_arch.vhd                                           ;
; ../VHDL/timer.vhd                                                          ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/timer.vhd                                                ;
; ../VHDL/timer_det_arch.vhd                                                 ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/timer_det_arch.vhd                                       ;
; ../VHDL/timer_det.vhd                                                      ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/timer_det.vhd                                            ;
; ../VHDL/controller_move_arch.vhd                                           ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/controller_move_arch.vhd                                 ;
; ../VHDL/controller_move.vhd                                                ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/controller_move.vhd                                      ;
; ../VHDL/adder_y.vhd                                                        ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/adder_y.vhd                                              ;
; ../VHDL/adder_y-behaviour.vhd                                              ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/adder_y-behaviour.vhd                                    ;
; ../VHDL/adder_x.vhd                                                        ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/adder_x.vhd                                              ;
; ../VHDL/adder_x-behaviour.vhd                                              ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/adder_x-behaviour.vhd                                    ;
; ../VHDL/cs_shift_comb_arch.vhd                                             ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_shift_comb_arch.vhd                                   ;
; ../VHDL/cs_shift_comb.vhd                                                  ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_shift_comb.vhd                                        ;
; ../VHDL/cs_compare_comb_arch.vhd                                           ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_compare_comb_arch.vhd                                 ;
; ../VHDL/cs_compare_comb.vhd                                                ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_compare_comb.vhd                                      ;
; ../VHDL/controller_calc_arch.vhd                                           ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/controller_calc_arch.vhd                                 ;
; ../VHDL/controller_calc.vhd                                                ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/controller_calc.vhd                                      ;
; ../VHDL/cs_tri8_arch.vhd                                                   ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_tri8_arch.vhd                                         ;
; ../VHDL/cs_tri8.vhd                                                        ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_tri8.vhd                                              ;
; ../VHDL/cs_shift_arch.vhd                                                  ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_shift_arch.vhd                                        ;
; ../VHDL/cs_shift.vhd                                                       ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_shift.vhd                                             ;
; ../VHDL/cs_defset2_arch.vhd                                                ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_defset2_arch.vhd                                      ;
; ../VHDL/cs_defset2.vhd                                                     ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_defset2.vhd                                           ;
; ../VHDL/cs_compare_arch.vhd                                                ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_compare_arch.vhd                                      ;
; ../VHDL/cs_compare.vhd                                                     ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_compare.vhd                                           ;
; ../VHDL/cs_adder7_arch.vhd                                                 ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_adder7_arch.vhd                                       ;
; ../VHDL/cs_adder7.vhd                                                      ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_adder7.vhd                                            ;
; ../VHDL/cs_7bcws_arch.vhd                                                  ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_7bcws_arch.vhd                                        ;
; ../VHDL/cs_7bcws.vhd                                                       ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_7bcws.vhd                                             ;
; ../VHDL/cs_7bc_arch.vhd                                                    ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_7bc_arch.vhd                                          ;
; ../VHDL/cs_7bc.vhd                                                         ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_7bc.vhd                                               ;
; ../VHDL/debounce_behav.vhd                                                 ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/debounce_behav.vhd                                       ;
; ../VHDL/debounce.vhd                                                       ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/debounce.vhd                                             ;
; ../VHDL/draw_score-behaviour.vhd                                           ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/draw_score-behaviour.vhd                                 ;
; ../VHDL/draw_score.vhd                                                     ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/draw_score.vhd                                           ;
; ../VHDL/npg_mux2_1.vhd                                                     ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/npg_mux2_1.vhd                                           ;
; ../VHDL/npg_mux2_1-behaviour.vhd                                           ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/npg_mux2_1-behaviour.vhd                                 ;
; ../VHDL/npg_ff.vhd                                                         ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/npg_ff.vhd                                               ;
; ../VHDL/npg_ff-behaviour.vhd                                               ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/npg_ff-behaviour.vhd                                     ;
; ../VHDL/npg.vhd                                                            ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/npg.vhd                                                  ;
; ../VHDL/npg-structural.vhd                                                 ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/npg-structural.vhd                                       ;
; ../VHDL/vga_triggers_arch.vhd                                              ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_triggers_arch.vhd                                    ;
; ../VHDL/vga_triggers.vhd                                                   ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_triggers.vhd                                         ;
; ../VHDL/vga_sync_arch.vhd                                                  ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_sync_arch.vhd                                        ;
; ../VHDL/vga_sync.vhd                                                       ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_sync.vhd                                             ;
; ../VHDL/vga_score_trans_arch.vhd                                           ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_score_trans_arch.vhd                                 ;
; ../VHDL/vga_score_trans.vhd                                                ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_score_trans.vhd                                      ;
; ../VHDL/vga_score_check_arch.vhd                                           ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_score_check_arch.vhd                                 ;
; ../VHDL/vga_score_check.vhd                                                ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_score_check.vhd                                      ;
; ../VHDL/vga_read_arch.vhd                                                  ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_read_arch.vhd                                        ;
; ../VHDL/vga_read.vhd                                                       ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_read.vhd                                             ;
; ../VHDL/vga_params.vhd                                                     ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_params.vhd                                           ;
; ../VHDL/vga_np_trans_reset_arch.vhd                                        ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_trans_reset_arch.vhd                              ;
; ../VHDL/vga_np_trans_reset.vhd                                             ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_trans_reset.vhd                                   ;
; ../VHDL/vga_np_trans_arch.vhd                                              ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_trans_arch.vhd                                    ;
; ../VHDL/vga_np_trans.vhd                                                   ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_trans.vhd                                         ;
; ../VHDL/vga_np_check_arch.vhd                                              ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_check_arch.vhd                                    ;
; ../VHDL/vga_np_check.vhd                                                   ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_check.vhd                                         ;
; ../VHDL/vga_field_trans_reset_arch.vhd                                     ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_trans_reset_arch.vhd                           ;
; ../VHDL/vga_field_trans_reset.vhd                                          ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_trans_reset.vhd                                ;
; ../VHDL/vga_field_trans_arch.vhd                                           ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_trans_arch.vhd                                 ;
; ../VHDL/vga_field_trans.vhd                                                ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_trans.vhd                                      ;
; ../VHDL/vga_field_check_arch.vhd                                           ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_check_arch.vhd                                 ;
; ../VHDL/vga_field_check.vhd                                                ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_check.vhd                                      ;
; ../VHDL/vga_demux_arch.vhd                                                 ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_demux_arch.vhd                                       ;
; ../VHDL/vga_demux.vhd                                                      ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_demux.vhd                                            ;
; ../VHDL/vga_counter_resets_arch.vhd                                        ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_resets_arch.vhd                              ;
; ../VHDL/vga_counter_resets.vhd                                             ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_resets.vhd                                   ;
; ../VHDL/vga_counter_arch.vhd                                               ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_arch.vhd                                     ;
; ../VHDL/vga_counter_10bit_arch.vhd                                         ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_10bit_arch.vhd                               ;
; ../VHDL/vga_counter_10bit.vhd                                              ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_10bit.vhd                                    ;
; ../VHDL/vga_counter_8bitset_arch.vhd                                       ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_8bitset_arch.vhd                             ;
; ../VHDL/vga_counter_8bitset.vhd                                            ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_8bitset.vhd                                  ;
; ../VHDL/vga_counter_8bit_arch.vhd                                          ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_8bit_arch.vhd                                ;
; ../VHDL/vga_counter_8bit.vhd                                               ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_8bit.vhd                                     ;
; ../VHDL/vga_counter_4bit_arch.vhd                                          ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_4bit_arch.vhd                                ;
; ../VHDL/vga_counter_4bit.vhd                                               ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_4bit.vhd                                     ;
; ../VHDL/vga_counter_3bit_arch.vhd                                          ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_3bit_arch.vhd                                ;
; ../VHDL/vga_counter_3bit.vhd                                               ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_3bit.vhd                                     ;
; ../VHDL/vga_counter_2bit_arch.vhd                                          ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_2bit_arch.vhd                                ;
; ../VHDL/vga_counter_2bit.vhd                                               ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_2bit.vhd                                     ;
; ../VHDL/vga_counter.vhd                                                    ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter.vhd                                          ;
; ../VHDL/vga_arch.vhd                                                       ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_arch.vhd                                             ;
; ../VHDL/vga.vhd                                                            ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/vga.vhd                                                  ;
; ../VHDL/sr_tower_arch.vhd                                                  ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/sr_tower_arch.vhd                                        ;
; ../VHDL/sr_tower.vhd                                                       ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/sr_tower.vhd                                             ;
; ../VHDL/score.vhd                                                          ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/score.vhd                                                ;
; ../VHDL/score-behaviour.vhd                                                ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/score-behaviour.vhd                                      ;
; ../VHDL/rom_mux44.vhd                                                      ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux44.vhd                                            ;
; ../VHDL/rom_mux44-rom_mux44_behaviour.vhd                                  ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux44-rom_mux44_behaviour.vhd                        ;
; ../VHDL/rom_mux24.vhd                                                      ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux24.vhd                                            ;
; ../VHDL/rom_mux24-rom_mux24_behaviour.vhd                                  ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux24-rom_mux24_behaviour.vhd                        ;
; ../VHDL/rom_mux4.vhd                                                       ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux4.vhd                                             ;
; ../VHDL/rom_mux4-rom_mux4_behaviour.vhd                                    ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux4-rom_mux4_behaviour.vhd                          ;
; ../VHDL/rom_mux2.vhd                                                       ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux2.vhd                                             ;
; ../VHDL/rom_mux2-rom_mux2_behaviour.vhd                                    ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux2-rom_mux2_behaviour.vhd                          ;
; ../VHDL/rom.vhd                                                            ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/rom.vhd                                                  ;
; ../VHDL/rom-rom_behaviour.vhd                                              ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/rom-rom_behaviour.vhd                                    ;
; ../VHDL/piece_lut.vhd                                                      ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut.vhd                                            ;
; ../VHDL/piece_lut-behaviour.vhd                                            ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd                                  ;
; ../VHDL/mux5_arch.vhd                                                      ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd                                            ;
; ../VHDL/mux5.vhd                                                           ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/mux5.vhd                                                 ;
; ../VHDL/log_score.vhd                                                      ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/log_score.vhd                                            ;
; ../VHDL/log_score-behaviour.vhd                                            ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/log_score-behaviour.vhd                                  ;
; ../VHDL/log.vhd                                                            ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/log.vhd                                                  ;
; ../VHDL/log-behaviour.vhd                                                  ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/log-behaviour.vhd                                        ;
; ../VHDL/interface_arch.vhd                                                 ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/interface_arch.vhd                                       ;
; ../VHDL/interface.vhd                                                      ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/interface.vhd                                            ;
; ../VHDL/demux8_inv_arch.vhd                                                ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/demux8_inv_arch.vhd                                      ;
; ../VHDL/demux8_inv.vhd                                                     ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/demux8_inv.vhd                                           ;
; ../VHDL/demux5_arch.vhd                                                    ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/demux5_arch.vhd                                          ;
; ../VHDL/demux5.vhd                                                         ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/demux5.vhd                                               ;
; ../VHDL/demux4_inv_arch.vhd                                                ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/demux4_inv_arch.vhd                                      ;
; ../VHDL/demux4_inv.vhd                                                     ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/demux4_inv.vhd                                           ;
; ../VHDL/de_piece-behaviour.vhd                                             ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd                                   ;
; ../VHDL/de_piece.vhd                                                       ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece.vhd                                             ;
; ../VHDL/dec8_arch.vhd                                                      ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/dec8_arch.vhd                                            ;
; ../VHDL/dec8.vhd                                                           ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/dec8.vhd                                                 ;
; ../VHDL/CheckMask.vhd                                                      ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/CheckMask.vhd                                            ;
; ../VHDL/controller.vhd                                                     ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/controller.vhd                                           ;
; ../VHDL/controller-controller_arch.vhd                                     ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd                           ;
; ../VHDL/check_mask-behaviour.vhd                                           ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/check_mask-behaviour.vhd                                 ;
; ../VHDL/bit4.vhd                                                           ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/bit4.vhd                                                 ;
; ../VHDL/bit4-bit4_behav.vhd                                                ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/bit4-bit4_behav.vhd                                      ;
; /data/public/common/software/opprog/vhdl/cells.vhd                         ; yes             ; User VHDL File                     ; /data/public/common/software/opprog/vhdl/cells.vhd                                                    ;
; top_de2.bdf                                                                ; yes             ; User Block Diagram/Schematic File  ; /home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf                                       ;
; pre_vga_dac.vhd                                                            ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/quartus_DE2/pre_vga_dac.vhd                                   ;
; gen6mhz.vhd                                                                ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/quartus_DE2/gen6mhz.vhd                                       ;
; sld_signaltap.vhd                                                          ; yes             ; Encrypted Megafunction             ; /data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_signaltap.vhd            ;
; sld_ela_control.vhd                                                        ; yes             ; Encrypted Megafunction             ; /data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_ela_control.vhd          ;
; lpm_shiftreg.tdf                                                           ; yes             ; Megafunction                       ; /data/public/common/software/altera/10.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;
; sld_mbpmg.vhd                                                              ; yes             ; Encrypted Megafunction             ; /data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;
; sld_ela_trigger_flow_mgr.vhd                                               ; yes             ; Encrypted Megafunction             ; /data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;
; sld_buffer_manager.vhd                                                     ; yes             ; Encrypted Megafunction             ; /data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;
; altsyncram.tdf                                                             ; yes             ; Megafunction                       ; /data/public/common/software/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf               ;
; db/altsyncram_u204.tdf                                                     ; yes             ; Auto-Generated Megafunction        ; /home/epo3-user/Desktop/git/epo3/master/quartus_DE2/db/altsyncram_u204.tdf                            ;
; db/altsyncram_4eq1.tdf                                                     ; yes             ; Auto-Generated Megafunction        ; /home/epo3-user/Desktop/git/epo3/master/quartus_DE2/db/altsyncram_4eq1.tdf                            ;
; altdpram.tdf                                                               ; yes             ; Megafunction                       ; /data/public/common/software/altera/10.0/quartus/libraries/megafunctions/altdpram.tdf                 ;
; lpm_mux.tdf                                                                ; yes             ; Megafunction                       ; /data/public/common/software/altera/10.0/quartus/libraries/megafunctions/lpm_mux.tdf                  ;
; db/mux_goc.tdf                                                             ; yes             ; Auto-Generated Megafunction        ; /home/epo3-user/Desktop/git/epo3/master/quartus_DE2/db/mux_goc.tdf                                    ;
; lpm_decode.tdf                                                             ; yes             ; Megafunction                       ; /data/public/common/software/altera/10.0/quartus/libraries/megafunctions/lpm_decode.tdf               ;
; db/decode_rqf.tdf                                                          ; yes             ; Auto-Generated Megafunction        ; /home/epo3-user/Desktop/git/epo3/master/quartus_DE2/db/decode_rqf.tdf                                 ;
; lpm_counter.tdf                                                            ; yes             ; Megafunction                       ; /data/public/common/software/altera/10.0/quartus/libraries/megafunctions/lpm_counter.tdf              ;
; db/cntr_6di.tdf                                                            ; yes             ; Auto-Generated Megafunction        ; /home/epo3-user/Desktop/git/epo3/master/quartus_DE2/db/cntr_6di.tdf                                   ;
; db/cntr_v1j.tdf                                                            ; yes             ; Auto-Generated Megafunction        ; /home/epo3-user/Desktop/git/epo3/master/quartus_DE2/db/cntr_v1j.tdf                                   ;
; db/cntr_3di.tdf                                                            ; yes             ; Auto-Generated Megafunction        ; /home/epo3-user/Desktop/git/epo3/master/quartus_DE2/db/cntr_3di.tdf                                   ;
; db/cmpr_9cc.tdf                                                            ; yes             ; Auto-Generated Megafunction        ; /home/epo3-user/Desktop/git/epo3/master/quartus_DE2/db/cmpr_9cc.tdf                                   ;
; db/cntr_gui.tdf                                                            ; yes             ; Auto-Generated Megafunction        ; /home/epo3-user/Desktop/git/epo3/master/quartus_DE2/db/cntr_gui.tdf                                   ;
; db/cmpr_5cc.tdf                                                            ; yes             ; Auto-Generated Megafunction        ; /home/epo3-user/Desktop/git/epo3/master/quartus_DE2/db/cmpr_5cc.tdf                                   ;
; sld_rom_sr.vhd                                                             ; yes             ; Encrypted Megafunction             ; /data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;
; sld_hub.vhd                                                                ; yes             ; Encrypted Megafunction             ; /data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_hub.vhd                  ;
; /home/epo3-user/Desktop/git/epo3/master/VHDL/tower_arch.vhd                ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/tower_arch.vhd                                           ;
; /home/epo3-user/Desktop/git/epo3/master/VHDL/tower.vhd                     ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/tower.vhd                                                ;
; /home/epo3-user/Desktop/git/epo3/master/VHDL/params.vhd                    ; yes             ; User VHDL File                     ; /home/epo3-user/Desktop/git/epo3/master/VHDL/params.vhd                                               ;
; /home/epo3-user/Desktop/git/epo3/master/quartus_DE2/db/altsyncram_a204.tdf ; yes             ; Auto-Generated Megafunction        ; /home/epo3-user/Desktop/git/epo3/master/quartus_DE2/db/altsyncram_a204.tdf                            ;
; /home/epo3-user/Desktop/git/epo3/master/quartus_DE2/db/altsyncram_gdq1.tdf ; yes             ; Auto-Generated Megafunction        ; /home/epo3-user/Desktop/git/epo3/master/quartus_DE2/db/altsyncram_gdq1.tdf                            ;
; /home/epo3-user/Desktop/git/epo3/master/quartus_DE2/db/mux_7oc.tdf         ; yes             ; Auto-Generated Megafunction        ; /home/epo3-user/Desktop/git/epo3/master/quartus_DE2/db/mux_7oc.tdf                                    ;
; /home/epo3-user/Desktop/git/epo3/master/quartus_DE2/db/cntr_7ai.tdf        ; yes             ; Auto-Generated Megafunction        ; /home/epo3-user/Desktop/git/epo3/master/quartus_DE2/db/cntr_7ai.tdf                                   ;
; /home/epo3-user/Desktop/git/epo3/master/quartus_DE2/db/cmpr_6cc.tdf        ; yes             ; Auto-Generated Megafunction        ; /home/epo3-user/Desktop/git/epo3/master/quartus_DE2/db/cmpr_6cc.tdf                                   ;
; /home/epo3-user/Desktop/git/epo3/master/quartus_DE2/db/cntr_m4j.tdf        ; yes             ; Auto-Generated Megafunction        ; /home/epo3-user/Desktop/git/epo3/master/quartus_DE2/db/cntr_m4j.tdf                                   ;
; /home/epo3-user/Desktop/git/epo3/master/quartus_DE2/db/cntr_qbi.tdf        ; yes             ; Auto-Generated Megafunction        ; /home/epo3-user/Desktop/git/epo3/master/quartus_DE2/db/cntr_qbi.tdf                                   ;
+----------------------------------------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                          ;
+---------------------------------------------+------------------------+
; Resource                                    ; Usage                  ;
+---------------------------------------------+------------------------+
; Estimated Total logic elements              ; 1,932                  ;
;                                             ;                        ;
; Total combinational functions               ; 1489                   ;
; Logic element usage by number of LUT inputs ;                        ;
;     -- 4 input functions                    ; 949                    ;
;     -- 3 input functions                    ; 303                    ;
;     -- <=2 input functions                  ; 237                    ;
;                                             ;                        ;
; Logic elements by mode                      ;                        ;
;     -- normal mode                          ; 1359                   ;
;     -- arithmetic mode                      ; 130                    ;
;                                             ;                        ;
; Total registers                             ; 1111                   ;
;     -- Dedicated logic registers            ; 1111                   ;
;     -- I/O registers                        ; 0                      ;
;                                             ;                        ;
; I/O pins                                    ; 44                     ;
; Total memory bits                           ; 16384                  ;
; Maximum fan-out node                        ; gen6mhz:inst1|count[2] ;
; Maximum fan-out                             ; 814                    ;
; Total fan-out                               ; 9181                   ;
; Average fan-out                             ; 3.42                   ;
+---------------------------------------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                    ; Library Name ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top_de2                                                                                             ; 1489 (2)          ; 1111 (0)     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 44   ; 0            ; |top_de2                                                                                                                                                                                                                                                                                               ;              ;
;    |gen6mhz:inst1|                                                                                   ; 3 (3)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|gen6mhz:inst1                                                                                                                                                                                                                                                                                 ;              ;
;    |sld_hub:auto_hub|                                                                                ; 103 (64)          ; 73 (45)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_hub:auto_hub                                                                                                                                                                                                                                                                              ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                      ; 22 (22)           ; 9 (9)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                      ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                    ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                  ; 334 (1)           ; 634 (0)      ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                        ; 333 (20)          ; 634 (222)    ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                          ;              ;
;          |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 21 (0)            ; 58 (58)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ;              ;
;             |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ;              ;
;                |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                             ;              ;
;             |lpm_mux:mux|                                                                            ; 19 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ;              ;
;                |mux_goc:auto_generated|                                                              ; 19 (19)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_goc:auto_generated                                                                                                                        ;              ;
;          |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ;              ;
;             |altsyncram_u204:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated                                                                                                                                           ;              ;
;                |altsyncram_4eq1:altsyncram1|                                                         ; 0 (0)             ; 0 (0)        ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1                                                                                                               ;              ;
;          |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 9 (9)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ;              ;
;          |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ;              ;
;          |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 75 (75)           ; 54 (54)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ;              ;
;          |sld_ela_control:ela_control|                                                               ; 76 (1)            ; 176 (1)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ;              ;
;             |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ;              ;
;             |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 64 (0)            ; 160 (0)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ;              ;
;                |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 96 (96)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ;              ;
;                |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 64 (0)            ; 64 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ;              ;
;             |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 11 (11)           ; 11 (1)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ;              ;
;          |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 106 (12)          ; 90 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ;              ;
;             |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 5 (0)             ; 5 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ;              ;
;                |cntr_6di:auto_generated|                                                             ; 5 (5)             ; 5 (5)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_6di:auto_generated                                                       ;              ;
;             |lpm_counter:read_pointer_counter|                                                       ; 9 (0)             ; 9 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ;              ;
;                |cntr_v1j:auto_generated|                                                             ; 9 (9)             ; 9 (9)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated                                                                                ;              ;
;             |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ;              ;
;                |cntr_3di:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_3di:auto_generated                                                                      ;              ;
;             |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ;              ;
;                |cntr_gui:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                         ;              ;
;             |lpm_shiftreg:info_data_shift_out|                                                       ; 19 (19)           ; 19 (19)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ;              ;
;             |lpm_shiftreg:ram_data_shift_out|                                                        ; 32 (32)           ; 32 (32)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ;              ;
;             |lpm_shiftreg:status_data_shift_out|                                                     ; 19 (19)           ; 19 (19)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ;              ;
;          |sld_rom_sr:crc_rom_sr|                                                                     ; 18 (18)           ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ;              ;
;    |top_level2:inst2|                                                                                ; 1047 (31)         ; 401 (0)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2                                                                                                                                                                                                                                                                              ;              ;
;       |check_mask:check_piece_mask|                                                                  ; 14 (14)           ; 9 (9)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|check_mask:check_piece_mask                                                                                                                                                                                                                                                  ;              ;
;       |controller:game_controller|                                                                   ; 126 (84)          ; 48 (39)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|controller:game_controller                                                                                                                                                                                                                                                   ;              ;
;          |controller_calc:calc_pm|                                                                   ; 15 (15)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|controller:game_controller|controller_calc:calc_pm                                                                                                                                                                                                                           ;              ;
;          |controller_move:move_pm|                                                                   ; 27 (27)           ; 9 (9)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|controller:game_controller|controller_move:move_pm                                                                                                                                                                                                                           ;              ;
;       |cs_compare:clear_shift|                                                                       ; 55 (0)            ; 22 (5)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|cs_compare:clear_shift                                                                                                                                                                                                                                                       ;              ;
;          |cs_7bc:counter_7_bit|                                                                      ; 7 (7)             ; 7 (7)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|cs_compare:clear_shift|cs_7bc:counter_7_bit                                                                                                                                                                                                                                  ;              ;
;          |cs_compare_comb:comb|                                                                      ; 19 (19)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|cs_compare:clear_shift|cs_compare_comb:comb                                                                                                                                                                                                                                  ;              ;
;          |cs_shift:shift|                                                                            ; 29 (7)            ; 10 (3)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|cs_compare:clear_shift|cs_shift:shift                                                                                                                                                                                                                                        ;              ;
;             |cs_7bcws:counter_7_bit|                                                                 ; 15 (15)           ; 7 (7)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit                                                                                                                                                                                                                 ;              ;
;             |cs_adder7:adder_7_bit|                                                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_adder7:adder_7_bit                                                                                                                                                                                                                  ;              ;
;             |cs_shift_comb:comb|                                                                     ; 5 (5)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_shift_comb:comb                                                                                                                                                                                                                     ;              ;
;       |de_piece:draw_erase_piece|                                                                    ; 13 (13)           ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|de_piece:draw_erase_piece                                                                                                                                                                                                                                                    ;              ;
;       |debounce:switch_debounce|                                                                     ; 19 (19)           ; 16 (16)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|debounce:switch_debounce                                                                                                                                                                                                                                                     ;              ;
;       |draw_score:output_score|                                                                      ; 14 (14)           ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|draw_score:output_score                                                                                                                                                                                                                                                      ;              ;
;       |log_score:keep_score|                                                                         ; 8 (0)             ; 8 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|log_score:keep_score                                                                                                                                                                                                                                                         ;              ;
;          |score:L1|                                                                                  ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|log_score:keep_score|score:L1                                                                                                                                                                                                                                                ;              ;
;       |npg:next_piece_generator|                                                                     ; 6 (2)             ; 4 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|npg:next_piece_generator                                                                                                                                                                                                                                                     ;              ;
;          |npg_ff:Button|                                                                             ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|npg:next_piece_generator|npg_ff:Button                                                                                                                                                                                                                                       ;              ;
;          |npg_ff:L1|                                                                                 ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|npg:next_piece_generator|npg_ff:L1                                                                                                                                                                                                                                           ;              ;
;          |npg_ff:L2|                                                                                 ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|npg:next_piece_generator|npg_ff:L2                                                                                                                                                                                                                                           ;              ;
;          |npg_ff:L3|                                                                                 ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|npg:next_piece_generator|npg_ff:L3                                                                                                                                                                                                                                           ;              ;
;       |piece_lut:lookup_table|                                                                       ; 50 (32)           ; 23 (23)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|piece_lut:lookup_table                                                                                                                                                                                                                                                       ;              ;
;          |adder_x:lbl_adder_x|                                                                       ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|piece_lut:lookup_table|adder_x:lbl_adder_x                                                                                                                                                                                                                                   ;              ;
;          |adder_y:lbl_adder_y|                                                                       ; 14 (14)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|piece_lut:lookup_table|adder_y:lbl_adder_y                                                                                                                                                                                                                                   ;              ;
;       |rom:read_only_memory|                                                                         ; 31 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|rom:read_only_memory                                                                                                                                                                                                                                                         ;              ;
;          |rom_mux44:ptype3|                                                                          ; 2 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|rom:read_only_memory|rom_mux44:ptype3                                                                                                                                                                                                                                        ;              ;
;             |rom_mux4:bit1|                                                                          ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|rom:read_only_memory|rom_mux44:ptype3|rom_mux4:bit1                                                                                                                                                                                                                          ;              ;
;             |rom_mux4:bit3|                                                                          ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|rom:read_only_memory|rom_mux44:ptype3|rom_mux4:bit3                                                                                                                                                                                                                          ;              ;
;          |rom_mux44:ptype4|                                                                          ; 1 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|rom:read_only_memory|rom_mux44:ptype4                                                                                                                                                                                                                                        ;              ;
;             |rom_mux4:bit1|                                                                          ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|rom:read_only_memory|rom_mux44:ptype4|rom_mux4:bit1                                                                                                                                                                                                                          ;              ;
;          |rom_mux44:ptype5|                                                                          ; 4 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|rom:read_only_memory|rom_mux44:ptype5                                                                                                                                                                                                                                        ;              ;
;             |rom_mux4:bit4|                                                                          ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|rom:read_only_memory|rom_mux44:ptype5|rom_mux4:bit4                                                                                                                                                                                                                          ;              ;
;          |rom_mux44:subresult1|                                                                      ; 24 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|rom:read_only_memory|rom_mux44:subresult1                                                                                                                                                                                                                                    ;              ;
;             |rom_mux4:bit1|                                                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|rom:read_only_memory|rom_mux44:subresult1|rom_mux4:bit1                                                                                                                                                                                                                      ;              ;
;             |rom_mux4:bit2|                                                                          ; 5 (5)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|rom:read_only_memory|rom_mux44:subresult1|rom_mux4:bit2                                                                                                                                                                                                                      ;              ;
;             |rom_mux4:bit3|                                                                          ; 6 (6)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|rom:read_only_memory|rom_mux44:subresult1|rom_mux4:bit3                                                                                                                                                                                                                      ;              ;
;             |rom_mux4:bit4|                                                                          ; 6 (6)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|rom:read_only_memory|rom_mux44:subresult1|rom_mux4:bit4                                                                                                                                                                                                                      ;              ;
;       |sr_if:video_ram|                                                                              ; 506 (0)           ; 162 (2)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram                                                                                                                                                                                                                                                              ;              ;
;          |demux5:demux5_we|                                                                          ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|demux5:demux5_we                                                                                                                                                                                                                                             ;              ;
;          |mux5:mux5_do1|                                                                             ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|mux5:mux5_do1                                                                                                                                                                                                                                                ;              ;
;          |mux5:mux5_do2|                                                                             ; 11 (11)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|mux5:mux5_do2                                                                                                                                                                                                                                                ;              ;
;          |sr_tower:\generate_tower:0:tower_mod|                                                      ; 97 (17)           ; 32 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod                                                                                                                                                                                                                         ;              ;
;             |bit4:\generate_bit4:0:bit4_mod|                                                         ; 8 (0)             ; 4 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod                                                                                                                                                                                          ;              ;
;                |dfr11:dfr11_0|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_6|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_7|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_8|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8                                                                                                                                                                            ;              ;
;                |mu111:mu111_10|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_10                                                                                                                                                                           ;              ;
;                |mu111:mu111_11|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_11                                                                                                                                                                           ;              ;
;                |mu111:mu111_1|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_1                                                                                                                                                                            ;              ;
;                |mu111:mu111_9|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_9                                                                                                                                                                            ;              ;
;                |mu210:mu210_12|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu210:mu210_12                                                                                                                                                                           ;              ;
;                |mu210:mu210_13|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu210:mu210_13                                                                                                                                                                           ;              ;
;             |bit4:\generate_bit4:1:bit4_mod|                                                         ; 8 (0)             ; 4 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod                                                                                                                                                                                          ;              ;
;                |dfr11:dfr11_0|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_6|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_7|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_8|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8                                                                                                                                                                            ;              ;
;                |mu111:mu111_10|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_10                                                                                                                                                                           ;              ;
;                |mu111:mu111_11|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_11                                                                                                                                                                           ;              ;
;                |mu111:mu111_1|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_1                                                                                                                                                                            ;              ;
;                |mu111:mu111_9|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_9                                                                                                                                                                            ;              ;
;                |mu210:mu210_12|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu210:mu210_12                                                                                                                                                                           ;              ;
;                |mu210:mu210_13|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu210:mu210_13                                                                                                                                                                           ;              ;
;             |bit4:\generate_bit4:2:bit4_mod|                                                         ; 8 (0)             ; 4 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod                                                                                                                                                                                          ;              ;
;                |dfr11:dfr11_0|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_6|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_7|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_8|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8                                                                                                                                                                            ;              ;
;                |mu111:mu111_10|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_10                                                                                                                                                                           ;              ;
;                |mu111:mu111_11|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_11                                                                                                                                                                           ;              ;
;                |mu111:mu111_1|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_1                                                                                                                                                                            ;              ;
;                |mu111:mu111_9|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_9                                                                                                                                                                            ;              ;
;                |mu210:mu210_12|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu210:mu210_12                                                                                                                                                                           ;              ;
;                |mu210:mu210_13|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu210:mu210_13                                                                                                                                                                           ;              ;
;             |bit4:\generate_bit4:3:bit4_mod|                                                         ; 8 (0)             ; 4 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod                                                                                                                                                                                          ;              ;
;                |dfr11:dfr11_0|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_6|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_7|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_8|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8                                                                                                                                                                            ;              ;
;                |mu111:mu111_10|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_10                                                                                                                                                                           ;              ;
;                |mu111:mu111_11|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_11                                                                                                                                                                           ;              ;
;                |mu111:mu111_1|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_1                                                                                                                                                                            ;              ;
;                |mu111:mu111_9|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_9                                                                                                                                                                            ;              ;
;                |mu210:mu210_12|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_12                                                                                                                                                                           ;              ;
;                |mu210:mu210_13|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_13                                                                                                                                                                           ;              ;
;             |bit4:\generate_bit4:4:bit4_mod|                                                         ; 12 (0)            ; 4 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod                                                                                                                                                                                          ;              ;
;                |dfr11:dfr11_0|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_6|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_7|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_8|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8                                                                                                                                                                            ;              ;
;                |mu111:mu111_10|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_10                                                                                                                                                                           ;              ;
;                |mu111:mu111_11|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_11                                                                                                                                                                           ;              ;
;                |mu111:mu111_1|                                                                       ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_1                                                                                                                                                                            ;              ;
;                |mu111:mu111_9|                                                                       ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_9                                                                                                                                                                            ;              ;
;                |mu210:mu210_12|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu210:mu210_12                                                                                                                                                                           ;              ;
;                |mu210:mu210_13|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu210:mu210_13                                                                                                                                                                           ;              ;
;             |bit4:\generate_bit4:5:bit4_mod|                                                         ; 8 (0)             ; 4 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod                                                                                                                                                                                          ;              ;
;                |dfr11:dfr11_0|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_6|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_7|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_8|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8                                                                                                                                                                            ;              ;
;                |mu111:mu111_10|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_10                                                                                                                                                                           ;              ;
;                |mu111:mu111_11|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_11                                                                                                                                                                           ;              ;
;                |mu111:mu111_1|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_1                                                                                                                                                                            ;              ;
;                |mu111:mu111_9|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_9                                                                                                                                                                            ;              ;
;                |mu210:mu210_12|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu210:mu210_12                                                                                                                                                                           ;              ;
;                |mu210:mu210_13|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu210:mu210_13                                                                                                                                                                           ;              ;
;             |bit4:\generate_bit4:6:bit4_mod|                                                         ; 12 (0)            ; 4 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod                                                                                                                                                                                          ;              ;
;                |dfr11:dfr11_0|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_6|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_7|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_8|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8                                                                                                                                                                            ;              ;
;                |mu111:mu111_10|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_10                                                                                                                                                                           ;              ;
;                |mu111:mu111_11|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_11                                                                                                                                                                           ;              ;
;                |mu111:mu111_1|                                                                       ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_1                                                                                                                                                                            ;              ;
;                |mu111:mu111_9|                                                                       ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_9                                                                                                                                                                            ;              ;
;                |mu210:mu210_12|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu210:mu210_12                                                                                                                                                                           ;              ;
;                |mu210:mu210_13|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu210:mu210_13                                                                                                                                                                           ;              ;
;             |bit4:\generate_bit4:7:bit4_mod|                                                         ; 8 (0)             ; 4 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod                                                                                                                                                                                          ;              ;
;                |dfr11:dfr11_0|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_6|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_7|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_8|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8                                                                                                                                                                            ;              ;
;                |mu111:mu111_10|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_10                                                                                                                                                                           ;              ;
;                |mu111:mu111_11|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_11                                                                                                                                                                           ;              ;
;                |mu111:mu111_1|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_1                                                                                                                                                                            ;              ;
;                |mu111:mu111_9|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_9                                                                                                                                                                            ;              ;
;                |mu210:mu210_12|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu210:mu210_12                                                                                                                                                                           ;              ;
;                |mu210:mu210_13|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu210:mu210_13                                                                                                                                                                           ;              ;
;             |demux8_inv:demux8_inv_we_com|                                                           ; 8 (8)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|demux8_inv:demux8_inv_we_com                                                                                                                                                                                            ;              ;
;          |sr_tower:\generate_tower:1:tower_mod|                                                      ; 98 (17)           ; 32 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod                                                                                                                                                                                                                         ;              ;
;             |bit4:\generate_bit4:0:bit4_mod|                                                         ; 8 (0)             ; 4 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod                                                                                                                                                                                          ;              ;
;                |dfr11:dfr11_0|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_6|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_7|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_8|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8                                                                                                                                                                            ;              ;
;                |mu111:mu111_10|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_10                                                                                                                                                                           ;              ;
;                |mu111:mu111_11|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_11                                                                                                                                                                           ;              ;
;                |mu111:mu111_1|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_1                                                                                                                                                                            ;              ;
;                |mu111:mu111_9|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_9                                                                                                                                                                            ;              ;
;                |mu210:mu210_12|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu210:mu210_12                                                                                                                                                                           ;              ;
;                |mu210:mu210_13|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu210:mu210_13                                                                                                                                                                           ;              ;
;             |bit4:\generate_bit4:1:bit4_mod|                                                         ; 8 (0)             ; 4 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod                                                                                                                                                                                          ;              ;
;                |dfr11:dfr11_0|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_6|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_7|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_8|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8                                                                                                                                                                            ;              ;
;                |mu111:mu111_10|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_10                                                                                                                                                                           ;              ;
;                |mu111:mu111_11|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_11                                                                                                                                                                           ;              ;
;                |mu111:mu111_1|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_1                                                                                                                                                                            ;              ;
;                |mu111:mu111_9|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_9                                                                                                                                                                            ;              ;
;                |mu210:mu210_12|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu210:mu210_12                                                                                                                                                                           ;              ;
;                |mu210:mu210_13|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu210:mu210_13                                                                                                                                                                           ;              ;
;             |bit4:\generate_bit4:2:bit4_mod|                                                         ; 8 (0)             ; 4 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod                                                                                                                                                                                          ;              ;
;                |dfr11:dfr11_0|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_6|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_7|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_8|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8                                                                                                                                                                            ;              ;
;                |mu111:mu111_10|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_10                                                                                                                                                                           ;              ;
;                |mu111:mu111_11|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_11                                                                                                                                                                           ;              ;
;                |mu111:mu111_1|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_1                                                                                                                                                                            ;              ;
;                |mu111:mu111_9|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_9                                                                                                                                                                            ;              ;
;                |mu210:mu210_12|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu210:mu210_12                                                                                                                                                                           ;              ;
;                |mu210:mu210_13|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu210:mu210_13                                                                                                                                                                           ;              ;
;             |bit4:\generate_bit4:3:bit4_mod|                                                         ; 8 (0)             ; 4 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod                                                                                                                                                                                          ;              ;
;                |dfr11:dfr11_0|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_6|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_7|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_8|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8                                                                                                                                                                            ;              ;
;                |mu111:mu111_10|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_10                                                                                                                                                                           ;              ;
;                |mu111:mu111_11|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_11                                                                                                                                                                           ;              ;
;                |mu111:mu111_1|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_1                                                                                                                                                                            ;              ;
;                |mu111:mu111_9|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_9                                                                                                                                                                            ;              ;
;                |mu210:mu210_12|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_12                                                                                                                                                                           ;              ;
;                |mu210:mu210_13|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_13                                                                                                                                                                           ;              ;
;             |bit4:\generate_bit4:4:bit4_mod|                                                         ; 13 (0)            ; 4 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod                                                                                                                                                                                          ;              ;
;                |dfr11:dfr11_0|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_6|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_7|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_8|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8                                                                                                                                                                            ;              ;
;                |mu111:mu111_10|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_10                                                                                                                                                                           ;              ;
;                |mu111:mu111_11|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_11                                                                                                                                                                           ;              ;
;                |mu111:mu111_1|                                                                       ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_1                                                                                                                                                                            ;              ;
;                |mu111:mu111_9|                                                                       ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_9                                                                                                                                                                            ;              ;
;                |mu210:mu210_12|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu210:mu210_12                                                                                                                                                                           ;              ;
;                |mu210:mu210_13|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu210:mu210_13                                                                                                                                                                           ;              ;
;             |bit4:\generate_bit4:5:bit4_mod|                                                         ; 8 (0)             ; 4 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod                                                                                                                                                                                          ;              ;
;                |dfr11:dfr11_0|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_6|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_7|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_8|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8                                                                                                                                                                            ;              ;
;                |mu111:mu111_10|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_10                                                                                                                                                                           ;              ;
;                |mu111:mu111_11|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_11                                                                                                                                                                           ;              ;
;                |mu111:mu111_1|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_1                                                                                                                                                                            ;              ;
;                |mu111:mu111_9|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_9                                                                                                                                                                            ;              ;
;                |mu210:mu210_12|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu210:mu210_12                                                                                                                                                                           ;              ;
;                |mu210:mu210_13|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu210:mu210_13                                                                                                                                                                           ;              ;
;             |bit4:\generate_bit4:6:bit4_mod|                                                         ; 12 (0)            ; 4 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod                                                                                                                                                                                          ;              ;
;                |dfr11:dfr11_0|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_6|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_7|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_8|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8                                                                                                                                                                            ;              ;
;                |mu111:mu111_10|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_10                                                                                                                                                                           ;              ;
;                |mu111:mu111_11|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_11                                                                                                                                                                           ;              ;
;                |mu111:mu111_1|                                                                       ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_1                                                                                                                                                                            ;              ;
;                |mu111:mu111_9|                                                                       ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_9                                                                                                                                                                            ;              ;
;                |mu210:mu210_12|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu210:mu210_12                                                                                                                                                                           ;              ;
;                |mu210:mu210_13|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu210:mu210_13                                                                                                                                                                           ;              ;
;             |bit4:\generate_bit4:7:bit4_mod|                                                         ; 8 (0)             ; 4 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod                                                                                                                                                                                          ;              ;
;                |dfr11:dfr11_0|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_6|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_7|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_8|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8                                                                                                                                                                            ;              ;
;                |mu111:mu111_10|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_10                                                                                                                                                                           ;              ;
;                |mu111:mu111_11|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_11                                                                                                                                                                           ;              ;
;                |mu111:mu111_1|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_1                                                                                                                                                                            ;              ;
;                |mu111:mu111_9|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_9                                                                                                                                                                            ;              ;
;                |mu210:mu210_12|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu210:mu210_12                                                                                                                                                                           ;              ;
;                |mu210:mu210_13|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu210:mu210_13                                                                                                                                                                           ;              ;
;             |demux8_inv:demux8_inv_we_com|                                                           ; 8 (8)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|demux8_inv:demux8_inv_we_com                                                                                                                                                                                            ;              ;
;          |sr_tower:\generate_tower:2:tower_mod|                                                      ; 97 (17)           ; 32 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod                                                                                                                                                                                                                         ;              ;
;             |bit4:\generate_bit4:0:bit4_mod|                                                         ; 8 (0)             ; 4 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod                                                                                                                                                                                          ;              ;
;                |dfr11:dfr11_0|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_6|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_7|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_8|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8                                                                                                                                                                            ;              ;
;                |mu111:mu111_10|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_10                                                                                                                                                                           ;              ;
;                |mu111:mu111_11|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_11                                                                                                                                                                           ;              ;
;                |mu111:mu111_1|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_1                                                                                                                                                                            ;              ;
;                |mu111:mu111_9|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_9                                                                                                                                                                            ;              ;
;                |mu210:mu210_12|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu210:mu210_12                                                                                                                                                                           ;              ;
;                |mu210:mu210_13|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu210:mu210_13                                                                                                                                                                           ;              ;
;             |bit4:\generate_bit4:1:bit4_mod|                                                         ; 8 (0)             ; 4 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod                                                                                                                                                                                          ;              ;
;                |dfr11:dfr11_0|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_6|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_7|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_8|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8                                                                                                                                                                            ;              ;
;                |mu111:mu111_10|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_10                                                                                                                                                                           ;              ;
;                |mu111:mu111_11|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_11                                                                                                                                                                           ;              ;
;                |mu111:mu111_1|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_1                                                                                                                                                                            ;              ;
;                |mu111:mu111_9|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_9                                                                                                                                                                            ;              ;
;                |mu210:mu210_12|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu210:mu210_12                                                                                                                                                                           ;              ;
;                |mu210:mu210_13|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu210:mu210_13                                                                                                                                                                           ;              ;
;             |bit4:\generate_bit4:2:bit4_mod|                                                         ; 12 (0)            ; 4 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod                                                                                                                                                                                          ;              ;
;                |dfr11:dfr11_0|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_6|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_7|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_8|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8                                                                                                                                                                            ;              ;
;                |mu111:mu111_10|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_10                                                                                                                                                                           ;              ;
;                |mu111:mu111_11|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_11                                                                                                                                                                           ;              ;
;                |mu111:mu111_1|                                                                       ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_1                                                                                                                                                                            ;              ;
;                |mu111:mu111_9|                                                                       ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_9                                                                                                                                                                            ;              ;
;                |mu210:mu210_12|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu210:mu210_12                                                                                                                                                                           ;              ;
;                |mu210:mu210_13|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu210:mu210_13                                                                                                                                                                           ;              ;
;             |bit4:\generate_bit4:3:bit4_mod|                                                         ; 8 (0)             ; 4 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod                                                                                                                                                                                          ;              ;
;                |dfr11:dfr11_0|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_6|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_7|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_8|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8                                                                                                                                                                            ;              ;
;                |mu111:mu111_10|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_10                                                                                                                                                                           ;              ;
;                |mu111:mu111_11|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_11                                                                                                                                                                           ;              ;
;                |mu111:mu111_1|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_1                                                                                                                                                                            ;              ;
;                |mu111:mu111_9|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_9                                                                                                                                                                            ;              ;
;                |mu210:mu210_12|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_12                                                                                                                                                                           ;              ;
;                |mu210:mu210_13|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_13                                                                                                                                                                           ;              ;
;             |bit4:\generate_bit4:4:bit4_mod|                                                         ; 8 (0)             ; 4 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod                                                                                                                                                                                          ;              ;
;                |dfr11:dfr11_0|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_6|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_7|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_8|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8                                                                                                                                                                            ;              ;
;                |mu111:mu111_10|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_10                                                                                                                                                                           ;              ;
;                |mu111:mu111_11|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_11                                                                                                                                                                           ;              ;
;                |mu111:mu111_1|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_1                                                                                                                                                                            ;              ;
;                |mu111:mu111_9|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_9                                                                                                                                                                            ;              ;
;                |mu210:mu210_12|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu210:mu210_12                                                                                                                                                                           ;              ;
;                |mu210:mu210_13|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu210:mu210_13                                                                                                                                                                           ;              ;
;             |bit4:\generate_bit4:5:bit4_mod|                                                         ; 8 (0)             ; 4 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod                                                                                                                                                                                          ;              ;
;                |dfr11:dfr11_0|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_6|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_7|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_8|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8                                                                                                                                                                            ;              ;
;                |mu111:mu111_10|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_10                                                                                                                                                                           ;              ;
;                |mu111:mu111_11|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_11                                                                                                                                                                           ;              ;
;                |mu111:mu111_1|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_1                                                                                                                                                                            ;              ;
;                |mu111:mu111_9|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_9                                                                                                                                                                            ;              ;
;                |mu210:mu210_12|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu210:mu210_12                                                                                                                                                                           ;              ;
;                |mu210:mu210_13|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu210:mu210_13                                                                                                                                                                           ;              ;
;             |bit4:\generate_bit4:6:bit4_mod|                                                         ; 12 (0)            ; 4 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod                                                                                                                                                                                          ;              ;
;                |dfr11:dfr11_0|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_6|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_7|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_8|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8                                                                                                                                                                            ;              ;
;                |mu111:mu111_10|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_10                                                                                                                                                                           ;              ;
;                |mu111:mu111_11|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_11                                                                                                                                                                           ;              ;
;                |mu111:mu111_1|                                                                       ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_1                                                                                                                                                                            ;              ;
;                |mu111:mu111_9|                                                                       ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_9                                                                                                                                                                            ;              ;
;                |mu210:mu210_12|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu210:mu210_12                                                                                                                                                                           ;              ;
;                |mu210:mu210_13|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu210:mu210_13                                                                                                                                                                           ;              ;
;             |bit4:\generate_bit4:7:bit4_mod|                                                         ; 8 (0)             ; 4 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod                                                                                                                                                                                          ;              ;
;                |dfr11:dfr11_0|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_6|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_7|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_8|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8                                                                                                                                                                            ;              ;
;                |mu111:mu111_10|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_10                                                                                                                                                                           ;              ;
;                |mu111:mu111_11|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_11                                                                                                                                                                           ;              ;
;                |mu111:mu111_1|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_1                                                                                                                                                                            ;              ;
;                |mu111:mu111_9|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_9                                                                                                                                                                            ;              ;
;                |mu210:mu210_12|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu210:mu210_12                                                                                                                                                                           ;              ;
;                |mu210:mu210_13|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu210:mu210_13                                                                                                                                                                           ;              ;
;             |demux8_inv:demux8_inv_we_com|                                                           ; 8 (8)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|demux8_inv:demux8_inv_we_com                                                                                                                                                                                            ;              ;
;          |sr_tower:\generate_tower:3:tower_mod|                                                      ; 97 (17)           ; 32 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod                                                                                                                                                                                                                         ;              ;
;             |bit4:\generate_bit4:0:bit4_mod|                                                         ; 8 (0)             ; 4 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod                                                                                                                                                                                          ;              ;
;                |dfr11:dfr11_0|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_6|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_7|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_8|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8                                                                                                                                                                            ;              ;
;                |mu111:mu111_10|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_10                                                                                                                                                                           ;              ;
;                |mu111:mu111_11|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_11                                                                                                                                                                           ;              ;
;                |mu111:mu111_1|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_1                                                                                                                                                                            ;              ;
;                |mu111:mu111_9|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_9                                                                                                                                                                            ;              ;
;                |mu210:mu210_12|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu210:mu210_12                                                                                                                                                                           ;              ;
;                |mu210:mu210_13|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu210:mu210_13                                                                                                                                                                           ;              ;
;             |bit4:\generate_bit4:1:bit4_mod|                                                         ; 8 (0)             ; 4 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod                                                                                                                                                                                          ;              ;
;                |dfr11:dfr11_0|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_6|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_7|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_8|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8                                                                                                                                                                            ;              ;
;                |mu111:mu111_10|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_10                                                                                                                                                                           ;              ;
;                |mu111:mu111_11|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_11                                                                                                                                                                           ;              ;
;                |mu111:mu111_1|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_1                                                                                                                                                                            ;              ;
;                |mu111:mu111_9|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_9                                                                                                                                                                            ;              ;
;                |mu210:mu210_12|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu210:mu210_12                                                                                                                                                                           ;              ;
;                |mu210:mu210_13|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu210:mu210_13                                                                                                                                                                           ;              ;
;             |bit4:\generate_bit4:2:bit4_mod|                                                         ; 12 (0)            ; 4 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod                                                                                                                                                                                          ;              ;
;                |dfr11:dfr11_0|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_6|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_7|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_8|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8                                                                                                                                                                            ;              ;
;                |mu111:mu111_10|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_10                                                                                                                                                                           ;              ;
;                |mu111:mu111_11|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_11                                                                                                                                                                           ;              ;
;                |mu111:mu111_1|                                                                       ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_1                                                                                                                                                                            ;              ;
;                |mu111:mu111_9|                                                                       ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_9                                                                                                                                                                            ;              ;
;                |mu210:mu210_12|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu210:mu210_12                                                                                                                                                                           ;              ;
;                |mu210:mu210_13|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu210:mu210_13                                                                                                                                                                           ;              ;
;             |bit4:\generate_bit4:3:bit4_mod|                                                         ; 8 (0)             ; 4 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod                                                                                                                                                                                          ;              ;
;                |dfr11:dfr11_0|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_6|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_7|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_8|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8                                                                                                                                                                            ;              ;
;                |mu111:mu111_10|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_10                                                                                                                                                                           ;              ;
;                |mu111:mu111_11|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_11                                                                                                                                                                           ;              ;
;                |mu111:mu111_1|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_1                                                                                                                                                                            ;              ;
;                |mu111:mu111_9|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_9                                                                                                                                                                            ;              ;
;                |mu210:mu210_12|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_12                                                                                                                                                                           ;              ;
;                |mu210:mu210_13|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_13                                                                                                                                                                           ;              ;
;             |bit4:\generate_bit4:4:bit4_mod|                                                         ; 8 (0)             ; 4 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod                                                                                                                                                                                          ;              ;
;                |dfr11:dfr11_0|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_6|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_7|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_8|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8                                                                                                                                                                            ;              ;
;                |mu111:mu111_10|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_10                                                                                                                                                                           ;              ;
;                |mu111:mu111_11|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_11                                                                                                                                                                           ;              ;
;                |mu111:mu111_1|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_1                                                                                                                                                                            ;              ;
;                |mu111:mu111_9|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_9                                                                                                                                                                            ;              ;
;                |mu210:mu210_12|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu210:mu210_12                                                                                                                                                                           ;              ;
;                |mu210:mu210_13|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu210:mu210_13                                                                                                                                                                           ;              ;
;             |bit4:\generate_bit4:5:bit4_mod|                                                         ; 8 (0)             ; 4 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod                                                                                                                                                                                          ;              ;
;                |dfr11:dfr11_0|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_6|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_7|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_8|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8                                                                                                                                                                            ;              ;
;                |mu111:mu111_10|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_10                                                                                                                                                                           ;              ;
;                |mu111:mu111_11|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_11                                                                                                                                                                           ;              ;
;                |mu111:mu111_1|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_1                                                                                                                                                                            ;              ;
;                |mu111:mu111_9|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_9                                                                                                                                                                            ;              ;
;                |mu210:mu210_12|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu210:mu210_12                                                                                                                                                                           ;              ;
;                |mu210:mu210_13|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu210:mu210_13                                                                                                                                                                           ;              ;
;             |bit4:\generate_bit4:6:bit4_mod|                                                         ; 12 (0)            ; 4 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod                                                                                                                                                                                          ;              ;
;                |dfr11:dfr11_0|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_6|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_7|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_8|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8                                                                                                                                                                            ;              ;
;                |mu111:mu111_10|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_10                                                                                                                                                                           ;              ;
;                |mu111:mu111_11|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_11                                                                                                                                                                           ;              ;
;                |mu111:mu111_1|                                                                       ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_1                                                                                                                                                                            ;              ;
;                |mu111:mu111_9|                                                                       ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_9                                                                                                                                                                            ;              ;
;                |mu210:mu210_12|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu210:mu210_12                                                                                                                                                                           ;              ;
;                |mu210:mu210_13|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu210:mu210_13                                                                                                                                                                           ;              ;
;             |bit4:\generate_bit4:7:bit4_mod|                                                         ; 8 (0)             ; 4 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod                                                                                                                                                                                          ;              ;
;                |dfr11:dfr11_0|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_6|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_7|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_8|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8                                                                                                                                                                            ;              ;
;                |mu111:mu111_10|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_10                                                                                                                                                                           ;              ;
;                |mu111:mu111_11|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_11                                                                                                                                                                           ;              ;
;                |mu111:mu111_1|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_1                                                                                                                                                                            ;              ;
;                |mu111:mu111_9|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_9                                                                                                                                                                            ;              ;
;                |mu210:mu210_12|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu210:mu210_12                                                                                                                                                                           ;              ;
;                |mu210:mu210_13|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu210:mu210_13                                                                                                                                                                           ;              ;
;             |demux8_inv:demux8_inv_we_com|                                                           ; 8 (8)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|demux8_inv:demux8_inv_we_com                                                                                                                                                                                            ;              ;
;          |sr_tower:\generate_tower:4:tower_mod|                                                      ; 98 (16)           ; 32 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod                                                                                                                                                                                                                         ;              ;
;             |bit4:\generate_bit4:0:bit4_mod|                                                         ; 8 (0)             ; 4 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod                                                                                                                                                                                          ;              ;
;                |dfr11:dfr11_0|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_6|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_7|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_8|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8                                                                                                                                                                            ;              ;
;                |mu111:mu111_10|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_10                                                                                                                                                                           ;              ;
;                |mu111:mu111_11|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_11                                                                                                                                                                           ;              ;
;                |mu111:mu111_1|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_1                                                                                                                                                                            ;              ;
;                |mu111:mu111_9|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_9                                                                                                                                                                            ;              ;
;                |mu210:mu210_12|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu210:mu210_12                                                                                                                                                                           ;              ;
;                |mu210:mu210_13|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu210:mu210_13                                                                                                                                                                           ;              ;
;             |bit4:\generate_bit4:1:bit4_mod|                                                         ; 8 (0)             ; 4 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod                                                                                                                                                                                          ;              ;
;                |dfr11:dfr11_0|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_6|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_7|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_8|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8                                                                                                                                                                            ;              ;
;                |mu111:mu111_10|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_10                                                                                                                                                                           ;              ;
;                |mu111:mu111_11|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_11                                                                                                                                                                           ;              ;
;                |mu111:mu111_1|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_1                                                                                                                                                                            ;              ;
;                |mu111:mu111_9|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_9                                                                                                                                                                            ;              ;
;                |mu210:mu210_12|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu210:mu210_12                                                                                                                                                                           ;              ;
;                |mu210:mu210_13|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu210:mu210_13                                                                                                                                                                           ;              ;
;             |bit4:\generate_bit4:2:bit4_mod|                                                         ; 8 (0)             ; 4 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod                                                                                                                                                                                          ;              ;
;                |dfr11:dfr11_0|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_6|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_7|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_8|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8                                                                                                                                                                            ;              ;
;                |mu111:mu111_10|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_10                                                                                                                                                                           ;              ;
;                |mu111:mu111_11|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_11                                                                                                                                                                           ;              ;
;                |mu111:mu111_1|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_1                                                                                                                                                                            ;              ;
;                |mu111:mu111_9|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_9                                                                                                                                                                            ;              ;
;                |mu210:mu210_12|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu210:mu210_12                                                                                                                                                                           ;              ;
;                |mu210:mu210_13|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu210:mu210_13                                                                                                                                                                           ;              ;
;             |bit4:\generate_bit4:3:bit4_mod|                                                         ; 8 (0)             ; 4 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod                                                                                                                                                                                          ;              ;
;                |dfr11:dfr11_0|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_6|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_7|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_8|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8                                                                                                                                                                            ;              ;
;                |mu111:mu111_10|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_10                                                                                                                                                                           ;              ;
;                |mu111:mu111_11|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_11                                                                                                                                                                           ;              ;
;                |mu111:mu111_1|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_1                                                                                                                                                                            ;              ;
;                |mu111:mu111_9|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_9                                                                                                                                                                            ;              ;
;                |mu210:mu210_12|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_12                                                                                                                                                                           ;              ;
;                |mu210:mu210_13|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_13                                                                                                                                                                           ;              ;
;             |bit4:\generate_bit4:4:bit4_mod|                                                         ; 8 (0)             ; 4 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod                                                                                                                                                                                          ;              ;
;                |dfr11:dfr11_0|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_6|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_7|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_8|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8                                                                                                                                                                            ;              ;
;                |mu111:mu111_10|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_10                                                                                                                                                                           ;              ;
;                |mu111:mu111_11|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_11                                                                                                                                                                           ;              ;
;                |mu111:mu111_1|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_1                                                                                                                                                                            ;              ;
;                |mu111:mu111_9|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_9                                                                                                                                                                            ;              ;
;                |mu210:mu210_12|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu210:mu210_12                                                                                                                                                                           ;              ;
;                |mu210:mu210_13|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu210:mu210_13                                                                                                                                                                           ;              ;
;             |bit4:\generate_bit4:5:bit4_mod|                                                         ; 18 (0)            ; 4 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod                                                                                                                                                                                          ;              ;
;                |dfr11:dfr11_0|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_6|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_7|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_8|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8                                                                                                                                                                            ;              ;
;                |mu111:mu111_10|                                                                      ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_10                                                                                                                                                                           ;              ;
;                |mu111:mu111_11|                                                                      ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_11                                                                                                                                                                           ;              ;
;                |mu111:mu111_1|                                                                       ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_1                                                                                                                                                                            ;              ;
;                |mu111:mu111_9|                                                                       ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_9                                                                                                                                                                            ;              ;
;                |mu210:mu210_12|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu210:mu210_12                                                                                                                                                                           ;              ;
;                |mu210:mu210_13|                                                                      ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu210:mu210_13                                                                                                                                                                           ;              ;
;             |bit4:\generate_bit4:6:bit4_mod|                                                         ; 8 (0)             ; 4 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod                                                                                                                                                                                          ;              ;
;                |dfr11:dfr11_0|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_6|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_7|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_8|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8                                                                                                                                                                            ;              ;
;                |mu111:mu111_10|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_10                                                                                                                                                                           ;              ;
;                |mu111:mu111_11|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_11                                                                                                                                                                           ;              ;
;                |mu111:mu111_1|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_1                                                                                                                                                                            ;              ;
;                |mu111:mu111_9|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_9                                                                                                                                                                            ;              ;
;                |mu210:mu210_12|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu210:mu210_12                                                                                                                                                                           ;              ;
;                |mu210:mu210_13|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu210:mu210_13                                                                                                                                                                           ;              ;
;             |bit4:\generate_bit4:7:bit4_mod|                                                         ; 8 (0)             ; 4 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod                                                                                                                                                                                          ;              ;
;                |dfr11:dfr11_0|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_6|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_7|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7                                                                                                                                                                            ;              ;
;                |dfr11:dfr11_8|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8                                                                                                                                                                            ;              ;
;                |mu111:mu111_10|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_10                                                                                                                                                                           ;              ;
;                |mu111:mu111_11|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_11                                                                                                                                                                           ;              ;
;                |mu111:mu111_1|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_1                                                                                                                                                                            ;              ;
;                |mu111:mu111_9|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_9                                                                                                                                                                            ;              ;
;                |mu210:mu210_12|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu210:mu210_12                                                                                                                                                                           ;              ;
;                |mu210:mu210_13|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu210:mu210_13                                                                                                                                                                           ;              ;
;             |demux8_inv:demux8_inv_we_com|                                                           ; 8 (8)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|demux8_inv:demux8_inv_we_com                                                                                                                                                                                            ;              ;
;       |timer:fall_timer|                                                                             ; 27 (19)           ; 11 (6)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|timer:fall_timer                                                                                                                                                                                                                                                             ;              ;
;          |timer_counter:counter|                                                                     ; 6 (6)             ; 5 (5)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|timer:fall_timer|timer_counter:counter                                                                                                                                                                                                                                       ;              ;
;          |timer_det:donecheck|                                                                       ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|timer:fall_timer|timer_det:donecheck                                                                                                                                                                                                                                         ;              ;
;       |vga:vga_controller|                                                                           ; 147 (0)           ; 84 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|vga:vga_controller                                                                                                                                                                                                                                                           ;              ;
;          |vga_counter:counter|                                                                       ; 26 (0)            ; 18 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|vga:vga_controller|vga_counter:counter                                                                                                                                                                                                                                       ;              ;
;             |vga_counter_10bit:pos_y_counter|                                                        ; 11 (11)           ; 10 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|vga:vga_controller|vga_counter:counter|vga_counter_10bit:pos_y_counter                                                                                                                                                                                                       ;              ;
;             |vga_counter_8bit:pos_x_counter|                                                         ; 9 (9)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|vga:vga_controller|vga_counter:counter|vga_counter_8bit:pos_x_counter                                                                                                                                                                                                        ;              ;
;             |vga_counter_resets:resets|                                                              ; 6 (6)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|vga:vga_controller|vga_counter:counter|vga_counter_resets:resets                                                                                                                                                                                                             ;              ;
;          |vga_demux:mem_addr_demux|                                                                  ; 8 (8)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|vga:vga_controller|vga_demux:mem_addr_demux                                                                                                                                                                                                                                  ;              ;
;          |vga_field_check:field_check|                                                               ; 6 (6)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|vga:vga_controller|vga_field_check:field_check                                                                                                                                                                                                                               ;              ;
;          |vga_field_trans:field_translation|                                                         ; 22 (6)            ; 11 (3)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|vga:vga_controller|vga_field_trans:field_translation                                                                                                                                                                                                                         ;              ;
;             |vga_counter_8bitset:mem_addr_counter|                                                   ; 16 (16)           ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|vga:vga_controller|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter                                                                                                                                                                                    ;              ;
;          |vga_field_trans_reset:field_translation_reset|                                             ; 14 (9)            ; 9 (5)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|vga:vga_controller|vga_field_trans_reset:field_translation_reset                                                                                                                                                                                                             ;              ;
;             |vga_counter_4bit:mem_addr_counter|                                                      ; 5 (5)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|vga:vga_controller|vga_field_trans_reset:field_translation_reset|vga_counter_4bit:mem_addr_counter                                                                                                                                                                           ;              ;
;          |vga_np_check:np_check|                                                                     ; 6 (6)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|vga:vga_controller|vga_np_check:np_check                                                                                                                                                                                                                                     ;              ;
;          |vga_np_trans:np_translation|                                                               ; 21 (5)            ; 11 (3)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|vga:vga_controller|vga_np_trans:np_translation                                                                                                                                                                                                                               ;              ;
;             |vga_counter_8bitset:mem_addr_counter|                                                   ; 16 (16)           ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|vga:vga_controller|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter                                                                                                                                                                                          ;              ;
;          |vga_np_trans_reset:np_translation_reset|                                                   ; 11 (9)            ; 7 (5)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|vga:vga_controller|vga_np_trans_reset:np_translation_reset                                                                                                                                                                                                                   ;              ;
;             |vga_counter_2bit:mem_addr_counter|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|vga:vga_controller|vga_np_trans_reset:np_translation_reset|vga_counter_2bit:mem_addr_counter                                                                                                                                                                                 ;              ;
;          |vga_read:read_and_output|                                                                  ; 2 (2)             ; 9 (9)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|vga:vga_controller|vga_read:read_and_output                                                                                                                                                                                                                                  ;              ;
;          |vga_score_check:score_check|                                                               ; 5 (5)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|vga:vga_controller|vga_score_check:score_check                                                                                                                                                                                                                               ;              ;
;          |vga_score_trans:score_translation|                                                         ; 13 (8)            ; 8 (5)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|vga:vga_controller|vga_score_trans:score_translation                                                                                                                                                                                                                         ;              ;
;             |vga_counter_3bit:mem_addr_counter|                                                      ; 5 (5)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|vga:vga_controller|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter                                                                                                                                                                                       ;              ;
;          |vga_sync:sync|                                                                             ; 6 (6)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|vga:vga_controller|vga_sync:sync                                                                                                                                                                                                                                             ;              ;
;          |vga_triggers:triggers|                                                                     ; 7 (7)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de2|top_level2:inst2|vga:vga_controller|vga_triggers:triggers                                                                                                                                                                                                                                     ;              ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                       ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------+
; State Machine - |top_de2|top_level2:inst2|draw_score:output_score|state ;
+---------------+------------+---------------+----------------------------+
; Name          ; state.done ; state.writing ; state.reset                ;
+---------------+------------+---------------+----------------------------+
; state.reset   ; 0          ; 0             ; 0                          ;
; state.writing ; 0          ; 1             ; 1                          ;
; state.done    ; 1          ; 0             ; 1                          ;
+---------------+------------+---------------+----------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de2|top_level2:inst2|piece_lut:lookup_table|state                                                                                                           ;
+-----------------------+---------------+---------------+---------------------+-----------------+--------------------+-----------------------+-----------------------+-------------+
; Name                  ; state.output2 ; state.output1 ; state.cord_overflow ; state.cord_calc ; state.wait_for_rom ; state.calc_rom_addr_2 ; state.calc_rom_addr_1 ; state.reset ;
+-----------------------+---------------+---------------+---------------------+-----------------+--------------------+-----------------------+-----------------------+-------------+
; state.reset           ; 0             ; 0             ; 0                   ; 0               ; 0                  ; 0                     ; 0                     ; 0           ;
; state.calc_rom_addr_1 ; 0             ; 0             ; 0                   ; 0               ; 0                  ; 0                     ; 1                     ; 1           ;
; state.calc_rom_addr_2 ; 0             ; 0             ; 0                   ; 0               ; 0                  ; 1                     ; 0                     ; 1           ;
; state.wait_for_rom    ; 0             ; 0             ; 0                   ; 0               ; 1                  ; 0                     ; 0                     ; 1           ;
; state.cord_calc       ; 0             ; 0             ; 0                   ; 1               ; 0                  ; 0                     ; 0                     ; 1           ;
; state.cord_overflow   ; 0             ; 0             ; 1                   ; 0               ; 0                  ; 0                     ; 0                     ; 1           ;
; state.output1         ; 0             ; 1             ; 0                   ; 0               ; 0                  ; 0                     ; 0                     ; 1           ;
; state.output2         ; 1             ; 0             ; 0                   ; 0               ; 0                  ; 0                     ; 0                     ; 1           ;
+-----------------------+---------------+---------------+---------------------+-----------------+--------------------+-----------------------+-----------------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de2|top_level2:inst2|de_piece:draw_erase_piece|state                                          ;
+------------------+------------------+------------+-----------------+---------------+-----------------+-------------+
; Name             ; state.lut_lookup ; state.done ; state.waiting_2 ; state.writing ; state.waiting_1 ; state.reset ;
+------------------+------------------+------------+-----------------+---------------+-----------------+-------------+
; state.reset      ; 0                ; 0          ; 0               ; 0             ; 0               ; 0           ;
; state.waiting_1  ; 0                ; 0          ; 0               ; 0             ; 1               ; 1           ;
; state.writing    ; 0                ; 0          ; 0               ; 1             ; 0               ; 1           ;
; state.waiting_2  ; 0                ; 0          ; 1               ; 0             ; 0               ; 1           ;
; state.done       ; 0                ; 1          ; 0               ; 0             ; 0               ; 1           ;
; state.lut_lookup ; 1                ; 0          ; 0               ; 0             ; 0               ; 1           ;
+------------------+------------------+------------+-----------------+---------------+-----------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de2|top_level2:inst2|check_mask:check_piece_mask|state                                            ;
+--------------------+--------------+-------------+--------------------+--------------------+---------------+------------+
; Name               ; state.output ; state.check ; state.wait_for_ram ; state.wait_for_lut ; state.startup ; state.rust ;
+--------------------+--------------+-------------+--------------------+--------------------+---------------+------------+
; state.rust         ; 0            ; 0           ; 0                  ; 0                  ; 0             ; 0          ;
; state.startup      ; 0            ; 0           ; 0                  ; 0                  ; 1             ; 1          ;
; state.wait_for_lut ; 0            ; 0           ; 0                  ; 1                  ; 0             ; 1          ;
; state.wait_for_ram ; 0            ; 0           ; 1                  ; 0                  ; 0             ; 1          ;
; state.check        ; 0            ; 1           ; 0                  ; 0                  ; 0             ; 1          ;
; state.output       ; 1            ; 0           ; 0                  ; 0                  ; 0             ; 1          ;
+--------------------+--------------+-------------+--------------------+--------------------+---------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de2|top_level2:inst2|controller:game_controller|cur_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+---------------+-------------------------+----------------------------+-------------------+-------------------------+----------------------------+----------------------------+-----------------------+-----------------------+----------------------------+------------------------+-----------------------+-----------------------+-----------------------+-----------------------------+-----------------------------+-------------------------+------------------+------------------+----------------+-----------------+
; Name                        ; cur_state.key ; cur_state.drop_overflow ; cur_state.reset_timers_b_1 ; cur_state.space_2 ; cur_state.clear_shift_2 ; cur_state.reset_timers_a_2 ; cur_state.reset_timers_a_1 ; cur_state.collision_4 ; cur_state.gen_piece_1 ; cur_state.drop_timer_reset ; cur_state.first_draw_2 ; cur_state.soft_drop_2 ; cur_state.soft_drop_1 ; cur_state.hard_drop_1 ; cur_state.draw_next_piece_5 ; cur_state.draw_next_piece_1 ; cur_state.clear_shift_3 ; cur_state.move_4 ; cur_state.move_3 ; cur_state.init ; cur_state.reset ;
+-----------------------------+---------------+-------------------------+----------------------------+-------------------+-------------------------+----------------------------+----------------------------+-----------------------+-----------------------+----------------------------+------------------------+-----------------------+-----------------------+-----------------------+-----------------------------+-----------------------------+-------------------------+------------------+------------------+----------------+-----------------+
; cur_state.reset             ; 0             ; 0                       ; 0                          ; 0                 ; 0                       ; 0                          ; 0                          ; 0                     ; 0                     ; 0                          ; 0                      ; 0                     ; 0                     ; 0                     ; 0                           ; 0                           ; 0                       ; 0                ; 0                ; 0              ; 0               ;
; cur_state.init              ; 0             ; 0                       ; 0                          ; 0                 ; 0                       ; 0                          ; 0                          ; 0                     ; 0                     ; 0                          ; 0                      ; 0                     ; 0                     ; 0                     ; 0                           ; 0                           ; 0                       ; 0                ; 0                ; 1              ; 1               ;
; cur_state.move_3            ; 0             ; 0                       ; 0                          ; 0                 ; 0                       ; 0                          ; 0                          ; 0                     ; 0                     ; 0                          ; 0                      ; 0                     ; 0                     ; 0                     ; 0                           ; 0                           ; 0                       ; 0                ; 1                ; 0              ; 1               ;
; cur_state.move_4            ; 0             ; 0                       ; 0                          ; 0                 ; 0                       ; 0                          ; 0                          ; 0                     ; 0                     ; 0                          ; 0                      ; 0                     ; 0                     ; 0                     ; 0                           ; 0                           ; 0                       ; 1                ; 0                ; 0              ; 1               ;
; cur_state.clear_shift_3     ; 0             ; 0                       ; 0                          ; 0                 ; 0                       ; 0                          ; 0                          ; 0                     ; 0                     ; 0                          ; 0                      ; 0                     ; 0                     ; 0                     ; 0                           ; 0                           ; 1                       ; 0                ; 0                ; 0              ; 1               ;
; cur_state.draw_next_piece_1 ; 0             ; 0                       ; 0                          ; 0                 ; 0                       ; 0                          ; 0                          ; 0                     ; 0                     ; 0                          ; 0                      ; 0                     ; 0                     ; 0                     ; 0                           ; 1                           ; 0                       ; 0                ; 0                ; 0              ; 1               ;
; cur_state.draw_next_piece_5 ; 0             ; 0                       ; 0                          ; 0                 ; 0                       ; 0                          ; 0                          ; 0                     ; 0                     ; 0                          ; 0                      ; 0                     ; 0                     ; 0                     ; 1                           ; 0                           ; 0                       ; 0                ; 0                ; 0              ; 1               ;
; cur_state.hard_drop_1       ; 0             ; 0                       ; 0                          ; 0                 ; 0                       ; 0                          ; 0                          ; 0                     ; 0                     ; 0                          ; 0                      ; 0                     ; 0                     ; 1                     ; 0                           ; 0                           ; 0                       ; 0                ; 0                ; 0              ; 1               ;
; cur_state.soft_drop_1       ; 0             ; 0                       ; 0                          ; 0                 ; 0                       ; 0                          ; 0                          ; 0                     ; 0                     ; 0                          ; 0                      ; 0                     ; 1                     ; 0                     ; 0                           ; 0                           ; 0                       ; 0                ; 0                ; 0              ; 1               ;
; cur_state.soft_drop_2       ; 0             ; 0                       ; 0                          ; 0                 ; 0                       ; 0                          ; 0                          ; 0                     ; 0                     ; 0                          ; 0                      ; 1                     ; 0                     ; 0                     ; 0                           ; 0                           ; 0                       ; 0                ; 0                ; 0              ; 1               ;
; cur_state.first_draw_2      ; 0             ; 0                       ; 0                          ; 0                 ; 0                       ; 0                          ; 0                          ; 0                     ; 0                     ; 0                          ; 1                      ; 0                     ; 0                     ; 0                     ; 0                           ; 0                           ; 0                       ; 0                ; 0                ; 0              ; 1               ;
; cur_state.drop_timer_reset  ; 0             ; 0                       ; 0                          ; 0                 ; 0                       ; 0                          ; 0                          ; 0                     ; 0                     ; 1                          ; 0                      ; 0                     ; 0                     ; 0                     ; 0                           ; 0                           ; 0                       ; 0                ; 0                ; 0              ; 1               ;
; cur_state.gen_piece_1       ; 0             ; 0                       ; 0                          ; 0                 ; 0                       ; 0                          ; 0                          ; 0                     ; 1                     ; 0                          ; 0                      ; 0                     ; 0                     ; 0                     ; 0                           ; 0                           ; 0                       ; 0                ; 0                ; 0              ; 1               ;
; cur_state.collision_4       ; 0             ; 0                       ; 0                          ; 0                 ; 0                       ; 0                          ; 0                          ; 1                     ; 0                     ; 0                          ; 0                      ; 0                     ; 0                     ; 0                     ; 0                           ; 0                           ; 0                       ; 0                ; 0                ; 0              ; 1               ;
; cur_state.reset_timers_a_1  ; 0             ; 0                       ; 0                          ; 0                 ; 0                       ; 0                          ; 1                          ; 0                     ; 0                     ; 0                          ; 0                      ; 0                     ; 0                     ; 0                     ; 0                           ; 0                           ; 0                       ; 0                ; 0                ; 0              ; 1               ;
; cur_state.reset_timers_a_2  ; 0             ; 0                       ; 0                          ; 0                 ; 0                       ; 1                          ; 0                          ; 0                     ; 0                     ; 0                          ; 0                      ; 0                     ; 0                     ; 0                     ; 0                           ; 0                           ; 0                       ; 0                ; 0                ; 0              ; 1               ;
; cur_state.clear_shift_2     ; 0             ; 0                       ; 0                          ; 0                 ; 1                       ; 0                          ; 0                          ; 0                     ; 0                     ; 0                          ; 0                      ; 0                     ; 0                     ; 0                     ; 0                           ; 0                           ; 0                       ; 0                ; 0                ; 0              ; 1               ;
; cur_state.space_2           ; 0             ; 0                       ; 0                          ; 1                 ; 0                       ; 0                          ; 0                          ; 0                     ; 0                     ; 0                          ; 0                      ; 0                     ; 0                     ; 0                     ; 0                           ; 0                           ; 0                       ; 0                ; 0                ; 0              ; 1               ;
; cur_state.reset_timers_b_1  ; 0             ; 0                       ; 1                          ; 0                 ; 0                       ; 0                          ; 0                          ; 0                     ; 0                     ; 0                          ; 0                      ; 0                     ; 0                     ; 0                     ; 0                           ; 0                           ; 0                       ; 0                ; 0                ; 0              ; 1               ;
; cur_state.drop_overflow     ; 0             ; 1                       ; 0                          ; 0                 ; 0                       ; 0                          ; 0                          ; 0                     ; 0                     ; 0                          ; 0                      ; 0                     ; 0                     ; 0                     ; 0                           ; 0                           ; 0                       ; 0                ; 0                ; 0              ; 1               ;
; cur_state.key               ; 1             ; 0                       ; 0                          ; 0                 ; 0                       ; 0                          ; 0                          ; 0                     ; 0                     ; 0                          ; 0                      ; 0                     ; 0                     ; 0                     ; 0                           ; 0                           ; 0                       ; 0                ; 0                ; 0              ; 1               ;
+-----------------------------+---------------+-------------------------+----------------------------+-------------------+-------------------------+----------------------------+----------------------------+-----------------------+-----------------------+----------------------------+------------------------+-----------------------+-----------------------+-----------------------+-----------------------------+-----------------------------+-------------------------+------------------+------------------+----------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de2|top_level2:inst2|controller:game_controller|controller_move:move_pm|cur_state                                                                                                     ;
+----------------------+----------------------+--------------------+---------------------+---------------------+------------------+------------------+------------------+------------------+-----------------+
; Name                 ; cur_state.done_error ; cur_state.done_fit ; cur_state.do_move_3 ; cur_state.do_move_2 ; cur_state.move_6 ; cur_state.move_5 ; cur_state.move_3 ; cur_state.move_2 ; cur_state.reset ;
+----------------------+----------------------+--------------------+---------------------+---------------------+------------------+------------------+------------------+------------------+-----------------+
; cur_state.reset      ; 0                    ; 0                  ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0               ;
; cur_state.move_2     ; 0                    ; 0                  ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 1                ; 1               ;
; cur_state.move_3     ; 0                    ; 0                  ; 0                   ; 0                   ; 0                ; 0                ; 1                ; 0                ; 1               ;
; cur_state.move_5     ; 0                    ; 0                  ; 0                   ; 0                   ; 0                ; 1                ; 0                ; 0                ; 1               ;
; cur_state.move_6     ; 0                    ; 0                  ; 0                   ; 0                   ; 1                ; 0                ; 0                ; 0                ; 1               ;
; cur_state.do_move_2  ; 0                    ; 0                  ; 0                   ; 1                   ; 0                ; 0                ; 0                ; 0                ; 1               ;
; cur_state.do_move_3  ; 0                    ; 0                  ; 1                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 1               ;
; cur_state.done_fit   ; 0                    ; 1                  ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 1               ;
; cur_state.done_error ; 1                    ; 0                  ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 1               ;
+----------------------+----------------------+--------------------+---------------------+---------------------+------------------+------------------+------------------+------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------+
; State Machine - |top_de2|top_level2:inst2|timer:fall_timer|state                                        ;
+-------------------+--------------+------------+-------------------+-----------+------------+------------+
; Name              ; state.output ; state.high ; state.rising_edge ; state.low ; state.init ; state.lock ;
+-------------------+--------------+------------+-------------------+-----------+------------+------------+
; state.lock        ; 0            ; 0          ; 0                 ; 0         ; 0          ; 0          ;
; state.init        ; 0            ; 0          ; 0                 ; 0         ; 1          ; 1          ;
; state.low         ; 0            ; 0          ; 0                 ; 1         ; 0          ; 1          ;
; state.rising_edge ; 0            ; 0          ; 1                 ; 0         ; 0          ; 1          ;
; state.high        ; 0            ; 1          ; 0                 ; 0         ; 0          ; 1          ;
; state.output      ; 1            ; 0          ; 0                 ; 0         ; 0          ; 1          ;
+-------------------+--------------+------------+-------------------+-----------+------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |top_de2|top_level2:inst2|debounce:switch_debounce|state ;
+--------------------+--------------------+-------------------+------------+
; Name               ; state.finish_count ; state.start_count ; state.uit  ;
+--------------------+--------------------+-------------------+------------+
; state.uit          ; 0                  ; 0                 ; 0          ;
; state.start_count  ; 0                  ; 1                 ; 1          ;
; state.finish_count ; 1                  ; 0                 ; 1          ;
+--------------------+--------------------+-------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                        ;
+------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; Register name                                                          ; Reason for Removal                                                               ;
+------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; top_level2:inst2|vga:vga_controller|vga_read:read_and_output|green_out ; Merged with top_level2:inst2|vga:vga_controller|vga_read:read_and_output|red_out ;
; Total Number of Removed Registers = 1                                  ;                                                                                  ;
+------------------------------------------------------------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1111  ;
; Number of registers using Synchronous Clear  ; 295   ;
; Number of registers using Synchronous Load   ; 27    ;
; Number of registers using Asynchronous Clear ; 334   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 371   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                      ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|tdo                                                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; Total number of inverted registers = 11                                                                                                ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_de2|top_level2:inst2|draw_score:output_score|i[0]                                                                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top_de2|top_level2:inst2|debounce:switch_debounce|output[3]                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |top_de2|top_level2:inst2|vga:vga_controller|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[0] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top_de2|top_level2:inst2|vga:vga_controller|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[5] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_de2|top_level2:inst2|npg:next_piece_generator|npg_ff:L1|q                                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_de2|top_level2:inst2|vga:vga_controller|vga_field_trans:field_translation|counter_state[1]                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_de2|top_level2:inst2|vga:vga_controller|vga_score_trans:score_translation|counter_state[4]                              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_de2|top_level2:inst2|vga:vga_controller|vga_np_trans:np_translation|counter_state[1]                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_de2|top_level2:inst2|vga:vga_controller|vga_np_trans_reset:np_translation_reset|counter_state[0]                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_de2|top_level2:inst2|vga:vga_controller|vga_field_trans_reset:field_translation_reset|counter_state[0]                  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top_de2|top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[0]                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |top_de2|top_level2:inst2|controller:game_controller|cur_future_piece[2]                                                     ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top_de2|top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|state[2]                                                     ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top_de2|top_level2:inst2|controller:game_controller|cur_x[1]                                                                ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top_de2|top_level2:inst2|controller:game_controller|cur_piece[2]                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |top_de2|top_level2:inst2|controller:game_controller|controller_calc:calc_pm|new_x[2]                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top_de2|top_level2:inst2|check_mask:check_piece_mask|next_pixel                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top_de2|top_level2:inst2|controller:game_controller|new_cur_y                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_de2|top_level2:inst2|vga:vga_controller|vga_demux:mem_addr_demux|do[7]                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_de2|top_level2:inst2|vga:vga_controller|vga_demux:mem_addr_demux|do[2]                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top_de2|top_level2:inst2|controller:game_controller|controller_calc:calc_pm|new_y[2]                                        ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |top_de2|top_level2:inst2|ram_addr[4]                                                                                        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top_de2|top_level2:inst2|ram_addr[0]                                                                                        ;
; 11:1               ; 4 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; No         ; |top_de2|top_level2:inst2|timer:fall_timer|state                                                                             ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |top_de2|top_level2:inst2|timer:fall_timer|state                                                                             ;
; 12:1               ; 4 bits    ; 32 LEs        ; 20 LEs               ; 12 LEs                 ; No         ; |top_de2|top_level2:inst2|controller:game_controller|controller_move:move_pm|cur_state                                       ;
; 14:1               ; 2 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; No         ; |top_de2|top_level2:inst2|controller:game_controller|controller_move:move_pm|cur_state                                       ;
; 13:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |top_de2|top_level2:inst2|controller:game_controller|controller_move:move_pm|cur_state                                       ;
; 16:1               ; 2 bits    ; 20 LEs        ; 6 LEs                ; 14 LEs                 ; No         ; |top_de2|top_level2:inst2|controller:game_controller|cur_state                                                               ;
; 17:1               ; 2 bits    ; 22 LEs        ; 4 LEs                ; 18 LEs                 ; No         ; |top_de2|top_level2:inst2|controller:game_controller|cur_state                                                               ;
; 18:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; No         ; |top_de2|top_level2:inst2|controller:game_controller|cur_state                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                            ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                   ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                           ; String         ;
; sld_node_info                                   ; 805334528                                                                                                               ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                       ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                       ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                       ; Signed Integer ;
; sld_data_bits                                   ; 32                                                                                                                      ; Untyped        ;
; sld_trigger_bits                                ; 32                                                                                                                      ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                      ; Signed Integer ;
; sld_node_crc_hiword                             ; 10908                                                                                                                   ; Untyped        ;
; sld_node_crc_loword                             ; 7994                                                                                                                    ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                       ; Signed Integer ;
; sld_sample_depth                                ; 512                                                                                                                     ; Untyped        ;
; sld_segment_size                                ; 512                                                                                                                     ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                    ; String         ;
; sld_state_bits                                  ; 11                                                                                                                      ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                       ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                       ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                       ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                       ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                       ; Untyped        ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                       ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                       ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                    ; String         ;
; sld_inversion_mask_length                       ; 119                                                                                                                     ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                       ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                               ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                       ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                       ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                       ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                       ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                       ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                       ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub             ;
+--------------------------+----------------------------------+-----------------+
; Parameter Name           ; Value                            ; Type            ;
+--------------------------+----------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                ; Untyped         ;
; sld_common_ip_version    ; 0                                ; Untyped         ;
; device_family            ; Cyclone II                       ; Untyped         ;
; n_nodes                  ; 1                                ; Untyped         ;
; n_sel_bits               ; 1                                ; Untyped         ;
; n_node_ir_bits           ; 8                                ; Untyped         ;
; node_info                ; 00110000000000000110111000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                ; Signed Integer  ;
+--------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_tri8:tristate_8_bit_substr" ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; i[7] ; Input ; Info     ; Stuck at GND                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_tri8:tristate_8_bit_normal" ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; i[7] ; Input ; Info     ; Stuck at GND                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level2:inst2|cs_compare:clear_shift|cs_tri8:tristate_8_bit" ;
+------+-------+----------+------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                          ;
+------+-------+----------+------------------------------------------------------------------+
; i[7] ; Input ; Info     ; Stuck at GND                                                     ;
+------+-------+----------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level2:inst2|rom:read_only_memory|rom_mux44:subresult2" ;
+--------+-------+----------+------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                    ;
+--------+-------+----------+------------------------------------------------------------+
; data_4 ; Input ; Info     ; Stuck at GND                                               ;
+--------+-------+----------+------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level2:inst2|rom:read_only_memory|rom_mux44:ptype1" ;
+--------------+-------+----------+--------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                          ;
+--------------+-------+----------+--------------------------------------------------+
; data_1       ; Input ; Info     ; Stuck at GND                                     ;
; data_2[3..1] ; Input ; Info     ; Stuck at GND                                     ;
; data_2[0]    ; Input ; Info     ; Stuck at VCC                                     ;
; data_3[1..0] ; Input ; Info     ; Stuck at GND                                     ;
; data_3[3]    ; Input ; Info     ; Stuck at GND                                     ;
; data_3[2]    ; Input ; Info     ; Stuck at VCC                                     ;
; data_4[3]    ; Input ; Info     ; Stuck at GND                                     ;
; data_4[2]    ; Input ; Info     ; Stuck at VCC                                     ;
; data_4[1]    ; Input ; Info     ; Stuck at GND                                     ;
; data_4[0]    ; Input ; Info     ; Stuck at VCC                                     ;
+--------------+-------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level2:inst2|rom:read_only_memory|rom_mux44:ptype7west" ;
+--------------+-------+----------+------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                              ;
+--------------+-------+----------+------------------------------------------------------+
; data_1[1..0] ; Input ; Info     ; Stuck at GND                                         ;
; data_1[3]    ; Input ; Info     ; Stuck at GND                                         ;
; data_1[2]    ; Input ; Info     ; Stuck at VCC                                         ;
; data_2[2..0] ; Input ; Info     ; Stuck at GND                                         ;
; data_2[3]    ; Input ; Info     ; Stuck at VCC                                         ;
; data_3[3..1] ; Input ; Info     ; Stuck at GND                                         ;
; data_3[0]    ; Input ; Info     ; Stuck at VCC                                         ;
; data_4[3]    ; Input ; Info     ; Stuck at GND                                         ;
; data_4[2]    ; Input ; Info     ; Stuck at VCC                                         ;
; data_4[1]    ; Input ; Info     ; Stuck at GND                                         ;
; data_4[0]    ; Input ; Info     ; Stuck at VCC                                         ;
+--------------+-------+----------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level2:inst2|rom:read_only_memory|rom_mux44:ptype7south" ;
+--------------+-------+----------+-------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                               ;
+--------------+-------+----------+-------------------------------------------------------+
; data_1       ; Input ; Info     ; Stuck at GND                                          ;
; data_2[3..1] ; Input ; Info     ; Stuck at GND                                          ;
; data_2[0]    ; Input ; Info     ; Stuck at VCC                                          ;
; data_3[3]    ; Input ; Info     ; Stuck at GND                                          ;
; data_3[2]    ; Input ; Info     ; Stuck at VCC                                          ;
; data_3[1]    ; Input ; Info     ; Stuck at GND                                          ;
; data_3[0]    ; Input ; Info     ; Stuck at VCC                                          ;
; data_4[2..1] ; Input ; Info     ; Stuck at VCC                                          ;
; data_4[3]    ; Input ; Info     ; Stuck at GND                                          ;
; data_4[0]    ; Input ; Info     ; Stuck at GND                                          ;
+--------------+-------+----------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level2:inst2|rom:read_only_memory|rom_mux44:ptype7east" ;
+--------------+-------+----------+------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                              ;
+--------------+-------+----------+------------------------------------------------------+
; data_1[1..0] ; Input ; Info     ; Stuck at GND                                         ;
; data_1[3]    ; Input ; Info     ; Stuck at GND                                         ;
; data_1[2]    ; Input ; Info     ; Stuck at VCC                                         ;
; data_2[2..0] ; Input ; Info     ; Stuck at GND                                         ;
; data_2[3]    ; Input ; Info     ; Stuck at VCC                                         ;
; data_3[3..1] ; Input ; Info     ; Stuck at GND                                         ;
; data_3[0]    ; Input ; Info     ; Stuck at VCC                                         ;
; data_4[3]    ; Input ; Info     ; Stuck at GND                                         ;
; data_4[2]    ; Input ; Info     ; Stuck at VCC                                         ;
; data_4[1]    ; Input ; Info     ; Stuck at GND                                         ;
; data_4[0]    ; Input ; Info     ; Stuck at VCC                                         ;
+--------------+-------+----------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level2:inst2|rom:read_only_memory|rom_mux44:ptype7north" ;
+--------------+-------+----------+-------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                               ;
+--------------+-------+----------+-------------------------------------------------------+
; data_1       ; Input ; Info     ; Stuck at GND                                          ;
; data_2[3..1] ; Input ; Info     ; Stuck at GND                                          ;
; data_2[0]    ; Input ; Info     ; Stuck at VCC                                          ;
; data_3[3]    ; Input ; Info     ; Stuck at GND                                          ;
; data_3[2]    ; Input ; Info     ; Stuck at VCC                                          ;
; data_3[1]    ; Input ; Info     ; Stuck at GND                                          ;
; data_3[0]    ; Input ; Info     ; Stuck at VCC                                          ;
; data_4[2..1] ; Input ; Info     ; Stuck at VCC                                          ;
; data_4[3]    ; Input ; Info     ; Stuck at GND                                          ;
; data_4[0]    ; Input ; Info     ; Stuck at GND                                          ;
+--------------+-------+----------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level2:inst2|rom:read_only_memory|rom_mux44:ptype6west" ;
+--------------+-------+----------+------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                              ;
+--------------+-------+----------+------------------------------------------------------+
; data_1       ; Input ; Info     ; Stuck at GND                                         ;
; data_2[1..0] ; Input ; Info     ; Stuck at GND                                         ;
; data_2[3]    ; Input ; Info     ; Stuck at GND                                         ;
; data_2[2]    ; Input ; Info     ; Stuck at VCC                                         ;
; data_3[3]    ; Input ; Info     ; Stuck at GND                                         ;
; data_3[2]    ; Input ; Info     ; Stuck at VCC                                         ;
; data_3[1]    ; Input ; Info     ; Stuck at GND                                         ;
; data_3[0]    ; Input ; Info     ; Stuck at VCC                                         ;
; data_4[2..1] ; Input ; Info     ; Stuck at GND                                         ;
; data_4[3]    ; Input ; Info     ; Stuck at VCC                                         ;
; data_4[0]    ; Input ; Info     ; Stuck at VCC                                         ;
+--------------+-------+----------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level2:inst2|rom:read_only_memory|rom_mux44:ptype6south" ;
+--------------+-------+----------+-------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                               ;
+--------------+-------+----------+-------------------------------------------------------+
; data_1[3..1] ; Input ; Info     ; Stuck at GND                                          ;
; data_1[0]    ; Input ; Info     ; Stuck at VCC                                          ;
; data_2[3..2] ; Input ; Info     ; Stuck at GND                                          ;
; data_2[1]    ; Input ; Info     ; Stuck at VCC                                          ;
; data_2[0]    ; Input ; Info     ; Stuck at GND                                          ;
; data_3[1..0] ; Input ; Info     ; Stuck at GND                                          ;
; data_3[3]    ; Input ; Info     ; Stuck at GND                                          ;
; data_3[2]    ; Input ; Info     ; Stuck at VCC                                          ;
; data_4[3]    ; Input ; Info     ; Stuck at GND                                          ;
; data_4[2]    ; Input ; Info     ; Stuck at VCC                                          ;
; data_4[1]    ; Input ; Info     ; Stuck at GND                                          ;
; data_4[0]    ; Input ; Info     ; Stuck at VCC                                          ;
+--------------+-------+----------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level2:inst2|rom:read_only_memory|rom_mux44:ptype6east" ;
+--------------+-------+----------+------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                              ;
+--------------+-------+----------+------------------------------------------------------+
; data_1       ; Input ; Info     ; Stuck at GND                                         ;
; data_2[1..0] ; Input ; Info     ; Stuck at GND                                         ;
; data_2[3]    ; Input ; Info     ; Stuck at GND                                         ;
; data_2[2]    ; Input ; Info     ; Stuck at VCC                                         ;
; data_3[3]    ; Input ; Info     ; Stuck at GND                                         ;
; data_3[2]    ; Input ; Info     ; Stuck at VCC                                         ;
; data_3[1]    ; Input ; Info     ; Stuck at GND                                         ;
; data_3[0]    ; Input ; Info     ; Stuck at VCC                                         ;
; data_4[2..1] ; Input ; Info     ; Stuck at GND                                         ;
; data_4[3]    ; Input ; Info     ; Stuck at VCC                                         ;
; data_4[0]    ; Input ; Info     ; Stuck at VCC                                         ;
+--------------+-------+----------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level2:inst2|rom:read_only_memory|rom_mux44:ptype6north" ;
+--------------+-------+----------+-------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                               ;
+--------------+-------+----------+-------------------------------------------------------+
; data_1[3..1] ; Input ; Info     ; Stuck at GND                                          ;
; data_1[0]    ; Input ; Info     ; Stuck at VCC                                          ;
; data_2[3..2] ; Input ; Info     ; Stuck at GND                                          ;
; data_2[1]    ; Input ; Info     ; Stuck at VCC                                          ;
; data_2[0]    ; Input ; Info     ; Stuck at GND                                          ;
; data_3[1..0] ; Input ; Info     ; Stuck at GND                                          ;
; data_3[3]    ; Input ; Info     ; Stuck at GND                                          ;
; data_3[2]    ; Input ; Info     ; Stuck at VCC                                          ;
; data_4[3]    ; Input ; Info     ; Stuck at GND                                          ;
; data_4[2]    ; Input ; Info     ; Stuck at VCC                                          ;
; data_4[1]    ; Input ; Info     ; Stuck at GND                                          ;
; data_4[0]    ; Input ; Info     ; Stuck at VCC                                          ;
+--------------+-------+----------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level2:inst2|rom:read_only_memory|rom_mux44:ptype5west" ;
+--------------+-------+----------+------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                              ;
+--------------+-------+----------+------------------------------------------------------+
; data_1[3..1] ; Input ; Info     ; Stuck at GND                                         ;
; data_1[0]    ; Input ; Info     ; Stuck at VCC                                         ;
; data_2[3]    ; Input ; Info     ; Stuck at GND                                         ;
; data_2[2]    ; Input ; Info     ; Stuck at VCC                                         ;
; data_2[1]    ; Input ; Info     ; Stuck at GND                                         ;
; data_2[0]    ; Input ; Info     ; Stuck at VCC                                         ;
; data_3[2..1] ; Input ; Info     ; Stuck at GND                                         ;
; data_3[3]    ; Input ; Info     ; Stuck at VCC                                         ;
; data_3[0]    ; Input ; Info     ; Stuck at VCC                                         ;
; data_4[2..0] ; Input ; Info     ; Stuck at GND                                         ;
; data_4[3]    ; Input ; Info     ; Stuck at VCC                                         ;
+--------------+-------+----------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level2:inst2|rom:read_only_memory|rom_mux44:ptype5south" ;
+--------------+-------+----------+-------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                               ;
+--------------+-------+----------+-------------------------------------------------------+
; data_1       ; Input ; Info     ; Stuck at GND                                          ;
; data_2[3..1] ; Input ; Info     ; Stuck at GND                                          ;
; data_2[0]    ; Input ; Info     ; Stuck at VCC                                          ;
; data_3[3..2] ; Input ; Info     ; Stuck at GND                                          ;
; data_3[1]    ; Input ; Info     ; Stuck at VCC                                          ;
; data_3[0]    ; Input ; Info     ; Stuck at GND                                          ;
; data_4[2..1] ; Input ; Info     ; Stuck at VCC                                          ;
; data_4[3]    ; Input ; Info     ; Stuck at GND                                          ;
; data_4[0]    ; Input ; Info     ; Stuck at GND                                          ;
+--------------+-------+----------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level2:inst2|rom:read_only_memory|rom_mux44:ptype5east" ;
+--------------+-------+----------+------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                              ;
+--------------+-------+----------+------------------------------------------------------+
; data_1       ; Input ; Info     ; Stuck at GND                                         ;
; data_2[3..1] ; Input ; Info     ; Stuck at GND                                         ;
; data_2[0]    ; Input ; Info     ; Stuck at VCC                                         ;
; data_3[1..0] ; Input ; Info     ; Stuck at GND                                         ;
; data_3[3]    ; Input ; Info     ; Stuck at GND                                         ;
; data_3[2]    ; Input ; Info     ; Stuck at VCC                                         ;
; data_4[2..0] ; Input ; Info     ; Stuck at GND                                         ;
; data_4[3]    ; Input ; Info     ; Stuck at VCC                                         ;
+--------------+-------+----------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level2:inst2|rom:read_only_memory|rom_mux44:ptype5north" ;
+--------------+-------+----------+-------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                               ;
+--------------+-------+----------+-------------------------------------------------------+
; data_1       ; Input ; Info     ; Stuck at GND                                          ;
; data_2[1..0] ; Input ; Info     ; Stuck at GND                                          ;
; data_2[3]    ; Input ; Info     ; Stuck at GND                                          ;
; data_2[2]    ; Input ; Info     ; Stuck at VCC                                          ;
; data_3[3]    ; Input ; Info     ; Stuck at GND                                          ;
; data_3[2]    ; Input ; Info     ; Stuck at VCC                                          ;
; data_3[1]    ; Input ; Info     ; Stuck at GND                                          ;
; data_3[0]    ; Input ; Info     ; Stuck at VCC                                          ;
; data_4[2..1] ; Input ; Info     ; Stuck at VCC                                          ;
; data_4[3]    ; Input ; Info     ; Stuck at GND                                          ;
; data_4[0]    ; Input ; Info     ; Stuck at GND                                          ;
+--------------+-------+----------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level2:inst2|rom:read_only_memory|rom_mux44:ptype4west" ;
+--------------+-------+----------+------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                              ;
+--------------+-------+----------+------------------------------------------------------+
; data_1[2..1] ; Input ; Info     ; Stuck at GND                                         ;
; data_1[3]    ; Input ; Info     ; Stuck at VCC                                         ;
; data_1[0]    ; Input ; Info     ; Stuck at VCC                                         ;
; data_2[3]    ; Input ; Info     ; Stuck at GND                                         ;
; data_2[2]    ; Input ; Info     ; Stuck at VCC                                         ;
; data_2[1]    ; Input ; Info     ; Stuck at GND                                         ;
; data_2[0]    ; Input ; Info     ; Stuck at VCC                                         ;
; data_3[3..1] ; Input ; Info     ; Stuck at GND                                         ;
; data_3[0]    ; Input ; Info     ; Stuck at VCC                                         ;
; data_4       ; Input ; Info     ; Stuck at GND                                         ;
+--------------+-------+----------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level2:inst2|rom:read_only_memory|rom_mux44:ptype4south" ;
+--------------+-------+----------+-------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                               ;
+--------------+-------+----------+-------------------------------------------------------+
; data_1[1..0] ; Input ; Info     ; Stuck at GND                                          ;
; data_1[3]    ; Input ; Info     ; Stuck at GND                                          ;
; data_1[2]    ; Input ; Info     ; Stuck at VCC                                          ;
; data_2[3]    ; Input ; Info     ; Stuck at GND                                          ;
; data_2[2]    ; Input ; Info     ; Stuck at VCC                                          ;
; data_2[1]    ; Input ; Info     ; Stuck at GND                                          ;
; data_2[0]    ; Input ; Info     ; Stuck at VCC                                          ;
; data_3[2..1] ; Input ; Info     ; Stuck at VCC                                          ;
; data_3[3]    ; Input ; Info     ; Stuck at GND                                          ;
; data_3[0]    ; Input ; Info     ; Stuck at GND                                          ;
; data_4[2..0] ; Input ; Info     ; Stuck at GND                                          ;
; data_4[3]    ; Input ; Info     ; Stuck at VCC                                          ;
+--------------+-------+----------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level2:inst2|rom:read_only_memory|rom_mux44:ptype4east" ;
+--------------+-------+----------+------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                              ;
+--------------+-------+----------+------------------------------------------------------+
; data_1       ; Input ; Info     ; Stuck at GND                                         ;
; data_2[1..0] ; Input ; Info     ; Stuck at GND                                         ;
; data_2[3]    ; Input ; Info     ; Stuck at GND                                         ;
; data_2[2]    ; Input ; Info     ; Stuck at VCC                                         ;
; data_3[2..0] ; Input ; Info     ; Stuck at GND                                         ;
; data_3[3]    ; Input ; Info     ; Stuck at VCC                                         ;
; data_4[2..1] ; Input ; Info     ; Stuck at GND                                         ;
; data_4[3]    ; Input ; Info     ; Stuck at VCC                                         ;
; data_4[0]    ; Input ; Info     ; Stuck at VCC                                         ;
+--------------+-------+----------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level2:inst2|rom:read_only_memory|rom_mux44:ptype4north" ;
+--------------+-------+----------+-------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                               ;
+--------------+-------+----------+-------------------------------------------------------+
; data_1[1..0] ; Input ; Info     ; Stuck at GND                                          ;
; data_1[3]    ; Input ; Info     ; Stuck at GND                                          ;
; data_1[2]    ; Input ; Info     ; Stuck at VCC                                          ;
; data_2[3]    ; Input ; Info     ; Stuck at GND                                          ;
; data_2[2]    ; Input ; Info     ; Stuck at VCC                                          ;
; data_2[1]    ; Input ; Info     ; Stuck at GND                                          ;
; data_2[0]    ; Input ; Info     ; Stuck at VCC                                          ;
; data_3[2..1] ; Input ; Info     ; Stuck at VCC                                          ;
; data_3[3]    ; Input ; Info     ; Stuck at GND                                          ;
; data_3[0]    ; Input ; Info     ; Stuck at GND                                          ;
; data_4[3..2] ; Input ; Info     ; Stuck at GND                                          ;
; data_4[1]    ; Input ; Info     ; Stuck at VCC                                          ;
; data_4[0]    ; Input ; Info     ; Stuck at GND                                          ;
+--------------+-------+----------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level2:inst2|rom:read_only_memory|rom_mux44:ptype3west" ;
+--------------+-------+----------+------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                              ;
+--------------+-------+----------+------------------------------------------------------+
; data_1[3..1] ; Input ; Info     ; Stuck at GND                                         ;
; data_1[0]    ; Input ; Info     ; Stuck at VCC                                         ;
; data_2[3]    ; Input ; Info     ; Stuck at GND                                         ;
; data_2[2]    ; Input ; Info     ; Stuck at VCC                                         ;
; data_2[1]    ; Input ; Info     ; Stuck at GND                                         ;
; data_2[0]    ; Input ; Info     ; Stuck at VCC                                         ;
; data_3[2..1] ; Input ; Info     ; Stuck at GND                                         ;
; data_3[3]    ; Input ; Info     ; Stuck at VCC                                         ;
; data_3[0]    ; Input ; Info     ; Stuck at VCC                                         ;
; data_4[1..0] ; Input ; Info     ; Stuck at GND                                         ;
; data_4[3]    ; Input ; Info     ; Stuck at GND                                         ;
; data_4[2]    ; Input ; Info     ; Stuck at VCC                                         ;
+--------------+-------+----------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level2:inst2|rom:read_only_memory|rom_mux44:ptype3south" ;
+--------------+-------+----------+-------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                               ;
+--------------+-------+----------+-------------------------------------------------------+
; data_1       ; Input ; Info     ; Stuck at GND                                          ;
; data_2[3..1] ; Input ; Info     ; Stuck at GND                                          ;
; data_2[0]    ; Input ; Info     ; Stuck at VCC                                          ;
; data_3[3..2] ; Input ; Info     ; Stuck at GND                                          ;
; data_3[1]    ; Input ; Info     ; Stuck at VCC                                          ;
; data_3[0]    ; Input ; Info     ; Stuck at GND                                          ;
; data_4[3]    ; Input ; Info     ; Stuck at GND                                          ;
; data_4[2]    ; Input ; Info     ; Stuck at VCC                                          ;
; data_4[1]    ; Input ; Info     ; Stuck at GND                                          ;
; data_4[0]    ; Input ; Info     ; Stuck at VCC                                          ;
+--------------+-------+----------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level2:inst2|rom:read_only_memory|rom_mux44:ptype3east" ;
+--------------+-------+----------+------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                              ;
+--------------+-------+----------+------------------------------------------------------+
; data_1       ; Input ; Info     ; Stuck at GND                                         ;
; data_2[1..0] ; Input ; Info     ; Stuck at GND                                         ;
; data_2[3]    ; Input ; Info     ; Stuck at GND                                         ;
; data_2[2]    ; Input ; Info     ; Stuck at VCC                                         ;
; data_3[3]    ; Input ; Info     ; Stuck at GND                                         ;
; data_3[2]    ; Input ; Info     ; Stuck at VCC                                         ;
; data_3[1]    ; Input ; Info     ; Stuck at GND                                         ;
; data_3[0]    ; Input ; Info     ; Stuck at VCC                                         ;
; data_4[2..0] ; Input ; Info     ; Stuck at GND                                         ;
; data_4[3]    ; Input ; Info     ; Stuck at VCC                                         ;
+--------------+-------+----------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level2:inst2|rom:read_only_memory|rom_mux44:ptype3north" ;
+--------------+-------+----------+-------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                               ;
+--------------+-------+----------+-------------------------------------------------------+
; data_1[3..1] ; Input ; Info     ; Stuck at GND                                          ;
; data_1[0]    ; Input ; Info     ; Stuck at VCC                                          ;
; data_2[1..0] ; Input ; Info     ; Stuck at GND                                          ;
; data_2[3]    ; Input ; Info     ; Stuck at GND                                          ;
; data_2[2]    ; Input ; Info     ; Stuck at VCC                                          ;
; data_3[3]    ; Input ; Info     ; Stuck at GND                                          ;
; data_3[2]    ; Input ; Info     ; Stuck at VCC                                          ;
; data_3[1]    ; Input ; Info     ; Stuck at GND                                          ;
; data_3[0]    ; Input ; Info     ; Stuck at VCC                                          ;
; data_4[2..1] ; Input ; Info     ; Stuck at VCC                                          ;
; data_4[3]    ; Input ; Info     ; Stuck at GND                                          ;
; data_4[0]    ; Input ; Info     ; Stuck at GND                                          ;
+--------------+-------+----------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level2:inst2|rom:read_only_memory|rom_mux44:ptype2eastwest" ;
+--------------+-------+----------+----------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                  ;
+--------------+-------+----------+----------------------------------------------------------+
; data_1       ; Input ; Info     ; Stuck at GND                                             ;
; data_2[1..0] ; Input ; Info     ; Stuck at GND                                             ;
; data_2[3]    ; Input ; Info     ; Stuck at GND                                             ;
; data_2[2]    ; Input ; Info     ; Stuck at VCC                                             ;
; data_3[2..0] ; Input ; Info     ; Stuck at GND                                             ;
; data_3[3]    ; Input ; Info     ; Stuck at VCC                                             ;
; data_4[3..2] ; Input ; Info     ; Stuck at VCC                                             ;
; data_4[1..0] ; Input ; Info     ; Stuck at GND                                             ;
+--------------+-------+----------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level2:inst2|rom:read_only_memory|rom_mux44:ptype2northsouth" ;
+--------------+-------+----------+------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                    ;
+--------------+-------+----------+------------------------------------------------------------+
; data_1[1..0] ; Input ; Info     ; Stuck at GND                                               ;
; data_1[3]    ; Input ; Info     ; Stuck at GND                                               ;
; data_1[2]    ; Input ; Info     ; Stuck at VCC                                               ;
; data_2[3]    ; Input ; Info     ; Stuck at GND                                               ;
; data_2[2]    ; Input ; Info     ; Stuck at VCC                                               ;
; data_2[1]    ; Input ; Info     ; Stuck at GND                                               ;
; data_2[0]    ; Input ; Info     ; Stuck at VCC                                               ;
; data_3[2..1] ; Input ; Info     ; Stuck at VCC                                               ;
; data_3[3]    ; Input ; Info     ; Stuck at GND                                               ;
; data_3[0]    ; Input ; Info     ; Stuck at GND                                               ;
; data_4[2..0] ; Input ; Info     ; Stuck at VCC                                               ;
; data_4[3]    ; Input ; Info     ; Stuck at GND                                               ;
+--------------+-------+----------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level2:inst2|vga:vga_controller|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                            ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; rst_ext  ; Input ; Info     ; Stuck at GND                                                                                       ;
; di[6..4] ; Input ; Info     ; Stuck at GND                                                                                       ;
; di[1..0] ; Input ; Info     ; Stuck at GND                                                                                       ;
; di[7]    ; Input ; Info     ; Stuck at VCC                                                                                       ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level2:inst2|vga:vga_controller|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                  ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+
; rst_ext  ; Input ; Info     ; Stuck at GND                                                                                             ;
; di[2..0] ; Input ; Info     ; Stuck at GND                                                                                             ;
; di[7]    ; Input ; Info     ; Stuck at GND                                                                                             ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level2:inst2|vga:vga_controller|vga_counter:counter|vga_counter_8bit:pos_x_counter" ;
+------+-------+----------+------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                  ;
+------+-------+----------+------------------------------------------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                                                             ;
+------+-------+----------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 32                  ; 32               ; 512          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                          ;
+----------------------------------------------+---------------+-----------+----------------+-------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                         ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection      ; Details                                                                                                                                                        ;
+----------------------------------------------+---------------+-----------+----------------+-------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 6mhz_clk                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; gen6mhz:inst1|count[2] ; N/A                                                                                                                                                            ;
; controller:inst9|cur_state.clear_shift_2     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst9|cur_state.clear_shift_2     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst9|cur_state.clear_shift_3     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst9|cur_state.clear_shift_3     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst9|cur_state.collision_4       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst9|cur_state.collision_4       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst9|cur_state.draw_next_piece_1 ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst9|cur_state.draw_next_piece_1 ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst9|cur_state.draw_next_piece_5 ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst9|cur_state.draw_next_piece_5 ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst9|cur_state.drop_overflow     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst9|cur_state.drop_overflow     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst9|cur_state.drop_timer_reset  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst9|cur_state.drop_timer_reset  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst9|cur_state.first_draw_2      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst9|cur_state.first_draw_2      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst9|cur_state.gen_piece_1       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst9|cur_state.gen_piece_1       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst9|cur_state.hard_drop_1       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst9|cur_state.hard_drop_1       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst9|cur_state.init              ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst9|cur_state.init              ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst9|cur_state.key               ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst9|cur_state.key               ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst9|cur_state.move_3            ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst9|cur_state.move_3            ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst9|cur_state.move_4            ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst9|cur_state.move_4            ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst9|cur_state.reset             ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst9|cur_state.reset             ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst9|cur_state.reset_timers_a_1  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst9|cur_state.reset_timers_a_1  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst9|cur_state.reset_timers_a_2  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst9|cur_state.reset_timers_a_2  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst9|cur_state.reset_timers_b_1  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst9|cur_state.reset_timers_b_1  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst9|cur_state.soft_drop_1       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst9|cur_state.soft_drop_1       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst9|cur_state.soft_drop_2       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst9|cur_state.soft_drop_2       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst9|cur_state.space_2           ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst9|cur_state.space_2           ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; timer:inst4|state.high                       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; timer:inst4|state.high                       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; timer:inst4|state.init                       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; timer:inst4|state.init                       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; timer:inst4|state.lock                       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; timer:inst4|state.lock                       ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; timer:inst4|state.low                        ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; timer:inst4|state.low                        ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; timer:inst4|state.output                     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; timer:inst4|state.output                     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; timer:inst4|state.rising_edge                ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; timer:inst4|state.rising_edge                ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; timer:inst4|timer_det:donecheck|cnt_val[0]   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; timer:inst4|timer_det:donecheck|cnt_val[0]   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; timer:inst4|timer_det:donecheck|cnt_val[1]   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; timer:inst4|timer_det:donecheck|cnt_val[1]   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; timer:inst4|timer_det:donecheck|cnt_val[2]   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; timer:inst4|timer_det:donecheck|cnt_val[2]   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; timer:inst4|timer_det:donecheck|cnt_val[3]   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; timer:inst4|timer_det:donecheck|cnt_val[3]   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; timer:inst4|timer_det:donecheck|cnt_val[4]   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; timer:inst4|timer_det:donecheck|cnt_val[4]   ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
+----------------------------------------------+---------------+-----------+----------------+-------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Dec 13 22:48:40 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off de2 -c top_de2
Info: Parallel compilation is enabled and will use 6 of the 6 processors detected
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/top_level2.vhd
    Info: Found entity 1: top_level2
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/top_level2_arch.vhd
    Info: Found design unit 1: top_level2-top_level2_struc
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/ram_fix.vhd
    Info: Found entity 1: ram_fix
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/ram_fix_arch.vhd
    Info: Found design unit 1: ram_fix-ram_fix_behav
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/timer_counter_arch.vhd
    Info: Found design unit 1: timer_counter-timer_counter_arch
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/timer_counter.vhd
    Info: Found entity 1: timer_counter
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/timer_arch.vhd
    Info: Found design unit 1: timer-timer_behav
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/timer.vhd
    Info: Found entity 1: timer
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/timer_det_arch.vhd
    Info: Found design unit 1: timer_det-timer_det_arch
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/timer_det.vhd
    Info: Found entity 1: timer_det
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/controller_move_arch.vhd
    Info: Found design unit 1: controller_move-controller_move_arch
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/controller_move.vhd
    Info: Found entity 1: controller_move
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/adder_y.vhd
    Info: Found entity 1: adder_y
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/adder_y-behaviour.vhd
    Info: Found design unit 1: adder_y-behaviour
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/adder_x.vhd
    Info: Found entity 1: adder_x
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/adder_x-behaviour.vhd
    Info: Found design unit 1: adder_x-behaviour
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_shift_comb_arch.vhd
    Info: Found design unit 1: cs_shift_comb-cs_shift_comb_behav
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_shift_comb.vhd
    Info: Found entity 1: cs_shift_comb
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_compare_comb_arch.vhd
    Info: Found design unit 1: cs_compare_comb-cs_compare_comb_behav
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_compare_comb.vhd
    Info: Found entity 1: cs_compare_comb
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/controller_calc_arch.vhd
    Info: Found design unit 1: controller_calc-controller_calc_arch
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/controller_calc.vhd
    Info: Found entity 1: controller_calc
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_tri8_arch.vhd
    Info: Found design unit 1: cs_tri8-cs_tri8_behav
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_tri8.vhd
    Info: Found entity 1: cs_tri8
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_shift_arch.vhd
    Info: Found design unit 1: cs_shift-cs_shift_behav
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_shift.vhd
    Info: Found entity 1: cs_shift
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_defset2_arch.vhd
    Info: Found design unit 1: cs_defset2-cs_defset2_behav
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_defset2.vhd
    Info: Found entity 1: cs_defset2
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_compare_arch.vhd
    Info: Found design unit 1: cs_compare-cs_compare_behav
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_compare.vhd
    Info: Found entity 1: cs_compare
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_adder7_arch.vhd
    Info: Found design unit 1: cs_adder7-cs_addr7_behav
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_adder7.vhd
    Info: Found entity 1: cs_adder7
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_7bcws_arch.vhd
    Info: Found design unit 1: cs_7bcws-cs_7bcws_behav
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_7bcws.vhd
    Info: Found entity 1: cs_7bcws
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_7bc_arch.vhd
    Info: Found design unit 1: cs_7bc-cs_7bc_behav
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/cs_7bc.vhd
    Info: Found entity 1: cs_7bc
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/debounce_behav.vhd
    Info: Found design unit 1: debounce-behaviour
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/debounce.vhd
    Info: Found entity 1: debounce
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/draw_score-behaviour.vhd
    Info: Found design unit 1: draw_score-behaviour
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/draw_score.vhd
    Info: Found entity 1: draw_score
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/npg_mux2_1.vhd
    Info: Found entity 1: npg_mux2_1
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/npg_mux2_1-behaviour.vhd
    Info: Found design unit 1: npg_mux2_1-behaviour
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/npg_ff.vhd
    Info: Found entity 1: npg_ff
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/npg_ff-behaviour.vhd
    Info: Found design unit 1: npg_ff-behaviour
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/npg.vhd
    Info: Found entity 1: npg
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/npg-structural.vhd
    Info: Found design unit 1: npg-structural
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_triggers_arch.vhd
    Info: Found design unit 1: vga_triggers-vga_triggers_arch
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_triggers.vhd
    Info: Found entity 1: vga_triggers
Info: Found 2 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_tb.vhd
    Info: Found design unit 1: vga_tb-vga_tb_arch
    Info: Found entity 1: vga_tb
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_sync_arch.vhd
    Info: Found design unit 1: vga_sync-vga_sync_arch
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_sync.vhd
    Info: Found entity 1: vga_sync
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_score_trans_arch.vhd
    Info: Found design unit 1: vga_score_trans-vga_score_trans_arch
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_score_trans.vhd
    Info: Found entity 1: vga_score_trans
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_score_check_arch.vhd
    Info: Found design unit 1: vga_score_check-vga_score_check_arch
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_score_check.vhd
    Info: Found entity 1: vga_score_check
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_read_arch.vhd
    Info: Found design unit 1: vga_read-vga_read_behav
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_read.vhd
    Info: Found entity 1: vga_read
Info: Found 2 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_params.vhd
    Info: Found design unit 1: vga_params
    Info: Found design unit 2: vga_params-body
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_trans_reset_arch.vhd
    Info: Found design unit 1: vga_np_trans_reset-vga_np_trans_reset_arch
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_trans_reset.vhd
    Info: Found entity 1: vga_np_trans_reset
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_trans_arch.vhd
    Info: Found design unit 1: vga_np_trans-vga_np_trans_arch
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_trans.vhd
    Info: Found entity 1: vga_np_trans
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_check_arch.vhd
    Info: Found design unit 1: vga_np_check-vga_np_check_arch
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_np_check.vhd
    Info: Found entity 1: vga_np_check
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_trans_reset_arch.vhd
    Info: Found design unit 1: vga_field_trans_reset-vga_field_trans_reset_arch
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_trans_reset.vhd
    Info: Found entity 1: vga_field_trans_reset
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_trans_arch.vhd
    Info: Found design unit 1: vga_field_trans-vga_field_trans_arch
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_trans.vhd
    Info: Found entity 1: vga_field_trans
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_check_arch.vhd
    Info: Found design unit 1: vga_field_check-vga_field_check_arch
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_field_check.vhd
    Info: Found entity 1: vga_field_check
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_demux_arch.vhd
    Info: Found design unit 1: vga_demux-vga_demux_behav
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_demux.vhd
    Info: Found entity 1: vga_demux
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_resets_arch.vhd
    Info: Found design unit 1: vga_counter_resets-vga_counter_resets_behav
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_resets.vhd
    Info: Found entity 1: vga_counter_resets
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_arch.vhd
    Info: Found design unit 1: vga_counter-vga_counter_behav
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_10bit_arch.vhd
    Info: Found design unit 1: vga_counter_10bit-vga_counter_10bit_behav
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_10bit.vhd
    Info: Found entity 1: vga_counter_10bit
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_8bitset_arch.vhd
    Info: Found design unit 1: vga_counter_8bitset-vga_counter_8bitset_behav
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_8bitset.vhd
    Info: Found entity 1: vga_counter_8bitset
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_8bit_arch.vhd
    Info: Found design unit 1: vga_counter_8bit-vga_counter_8bit_behav
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_8bit.vhd
    Info: Found entity 1: vga_counter_8bit
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_4bit_arch.vhd
    Info: Found design unit 1: vga_counter_4bit-vga_counter_4bit_behav
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_4bit.vhd
    Info: Found entity 1: vga_counter_4bit
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_3bit_arch.vhd
    Info: Found design unit 1: vga_counter_3bit-vga_counter_3bit_behav
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_3bit.vhd
    Info: Found entity 1: vga_counter_3bit
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_2bit_arch.vhd
    Info: Found design unit 1: vga_counter_2bit-vga_counter_2bit_behav
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter_2bit.vhd
    Info: Found entity 1: vga_counter_2bit
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_counter.vhd
    Info: Found entity 1: vga_counter
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga_arch.vhd
    Info: Found design unit 1: vga-vga_arch
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/vga.vhd
    Info: Found entity 1: vga
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/sr_tower_arch.vhd
    Info: Found design unit 1: sr_tower-sr_tower_behav
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/sr_tower.vhd
    Info: Found entity 1: sr_tower
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/score.vhd
    Info: Found entity 1: score
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/score-behaviour.vhd
    Info: Found design unit 1: score-behaviour
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux44.vhd
    Info: Found entity 1: rom_mux44
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux44-rom_mux44_behaviour.vhd
    Info: Found design unit 1: rom_mux44-rom_mux44_behaviour
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux24.vhd
    Info: Found entity 1: rom_mux24
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux24-rom_mux24_behaviour.vhd
    Info: Found design unit 1: rom_mux24-rom_mux24_behaviour
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux4.vhd
    Info: Found entity 1: rom_mux4
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux4-rom_mux4_behaviour.vhd
    Info: Found design unit 1: rom_mux4-rom_mux4_behaviour
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux2.vhd
    Info: Found entity 1: rom_mux2
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/rom_mux2-rom_mux2_behaviour.vhd
    Info: Found design unit 1: rom_mux2-rom_mux2_behaviour
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/rom.vhd
    Info: Found entity 1: rom
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/rom-rom_behaviour.vhd
    Info: Found design unit 1: rom-rom_behaviour
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut.vhd
    Info: Found entity 1: piece_lut
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd
    Info: Found design unit 1: piece_lut-piece_lut_behaviour
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd
    Info: Found design unit 1: mux5-mux5_behav
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/mux5.vhd
    Info: Found entity 1: mux5
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/log_score.vhd
    Info: Found entity 1: log_score
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/log_score-behaviour.vhd
    Info: Found design unit 1: log_score-behaviour
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/log.vhd
    Info: Found entity 1: log
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/log-behaviour.vhd
    Info: Found design unit 1: log-behaviour
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/interface_arch.vhd
    Info: Found design unit 1: sr_if-sr_if_behav
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/interface.vhd
    Info: Found entity 1: sr_if
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/demux8_inv_arch.vhd
    Info: Found design unit 1: demux8_inv-demux8_inv_behav
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/demux8_inv.vhd
    Info: Found entity 1: demux8_inv
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/demux5_arch.vhd
    Info: Found design unit 1: demux5-demux5_behav
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/demux5.vhd
    Info: Found entity 1: demux5
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/demux4_inv_arch.vhd
    Info: Found design unit 1: demux4_inv-demux4_inv_behav
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/demux4_inv.vhd
    Info: Found entity 1: demux4_inv
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd
    Info: Found design unit 1: de_piece-behaviour
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece.vhd
    Info: Found entity 1: de_piece
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/dec8_arch.vhd
    Info: Found design unit 1: dec8-dec8_behav
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/dec8.vhd
    Info: Found entity 1: dec8
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/CheckMask.vhd
    Info: Found entity 1: check_mask
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/controller.vhd
    Info: Found entity 1: controller
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd
    Info: Found design unit 1: controller-controller_arch
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/check_mask-behaviour.vhd
    Info: Found design unit 1: check_mask-check_mask_behaviour
Info: Found 1 design units, including 1 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/bit4.vhd
    Info: Found entity 1: bit4
Info: Found 1 design units, including 0 entities, in source file /home/epo3-user/Desktop/git/epo3/master/VHDL/bit4-bit4_behav.vhd
    Info: Found design unit 1: bit4-bit4_behav
Info: Found 44 design units, including 22 entities, in source file /data/public/common/software/opprog/vhdl/cells.vhd
    Info: Found design unit 1: mir_nin-dataflow
    Info: Found design unit 2: mir_pin-dataflow
    Info: Found design unit 3: mir_nout-dataflow
    Info: Found design unit 4: mir_pout-dataflow
    Info: Found design unit 5: ln3x3-dataflow
    Info: Found design unit 6: lp3x3-dataflow
    Info: Found design unit 7: osc10-dataflow
    Info: Found design unit 8: iv110-dataflow
    Info: Found design unit 9: no210-dataflow
    Info: Found design unit 10: no310-dataflow
    Info: Found design unit 11: na210-dataflow
    Info: Found design unit 12: na310-dataflow
    Info: Found design unit 13: ex210-dataflow
    Info: Found design unit 14: buf40-dataflow
    Info: Found design unit 15: tbuf10-dataflow
    Info: Found design unit 16: tinv10-dataflow
    Info: Found design unit 17: mu111-dataflow
    Info: Found design unit 18: mu210-dataflow
    Info: Found design unit 19: de211-dataflow
    Info: Found design unit 20: dfn10-dataflow
    Info: Found design unit 21: dfr11-dataflow
    Info: Found design unit 22: dfa11-dataflow
    Info: Found entity 1: mir_nin
    Info: Found entity 2: mir_pin
    Info: Found entity 3: mir_nout
    Info: Found entity 4: mir_pout
    Info: Found entity 5: ln3x3
    Info: Found entity 6: lp3x3
    Info: Found entity 7: osc10
    Info: Found entity 8: iv110
    Info: Found entity 9: no210
    Info: Found entity 10: no310
    Info: Found entity 11: na210
    Info: Found entity 12: na310
    Info: Found entity 13: ex210
    Info: Found entity 14: buf40
    Info: Found entity 15: tbuf10
    Info: Found entity 16: tinv10
    Info: Found entity 17: mu111
    Info: Found entity 18: mu210
    Info: Found entity 19: de211
    Info: Found entity 20: dfn10
    Info: Found entity 21: dfr11
    Info: Found entity 22: dfa11
Info: Found 1 design units, including 1 entities, in source file top_de2.bdf
    Info: Found entity 1: top_de2
Info: Found 2 design units, including 1 entities, in source file pre_vga_dac.vhd
    Info: Found design unit 1: pre_vga_dac-signal_flow
    Info: Found entity 1: pre_vga_dac
Info: Found 2 design units, including 1 entities, in source file gen6mhz.vhd
    Info: Found design unit 1: gen6mhz-behaviour
    Info: Found entity 1: gen6mhz
Info: Elaborating entity "top_de2" for the top level hierarchy
Info: Elaborating entity "pre_vga_dac" for hierarchy "pre_vga_dac:inst"
Info: Elaborating entity "gen6mhz" for hierarchy "gen6mhz:inst1"
Info: Elaborating entity "top_level2" for hierarchy "top_level2:inst2"
Info: Elaborating entity "debounce" for hierarchy "top_level2:inst2|debounce:switch_debounce"
Info: Elaborating entity "npg" for hierarchy "top_level2:inst2|npg:next_piece_generator"
Info: Elaborating entity "npg_ff" for hierarchy "top_level2:inst2|npg:next_piece_generator|npg_ff:Button"
Info: Elaborating entity "npg_mux2_1" for hierarchy "top_level2:inst2|npg:next_piece_generator|npg_mux2_1:M1"
Info: Elaborating entity "timer" for hierarchy "top_level2:inst2|timer:fall_timer"
Info: Elaborating entity "timer_counter" for hierarchy "top_level2:inst2|timer:fall_timer|timer_counter:counter"
Info: Elaborating entity "timer_det" for hierarchy "top_level2:inst2|timer:fall_timer|timer_det:donecheck"
Info: Elaborating entity "controller" for hierarchy "top_level2:inst2|controller:game_controller"
Info: Elaborating entity "controller_calc" for hierarchy "top_level2:inst2|controller:game_controller|controller_calc:calc_pm"
Info: Elaborating entity "controller_move" for hierarchy "top_level2:inst2|controller:game_controller|controller_move:move_pm"
Info: Elaborating entity "sr_if" for hierarchy "top_level2:inst2|sr_if:video_ram"
Info: Elaborating entity "sr_tower" for hierarchy "top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod"
Info: Elaborating entity "bit4" for hierarchy "top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod"
Info: Elaborating entity "dfr11" for hierarchy "top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0"
Info: Elaborating entity "mu111" for hierarchy "top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_1"
Info: Elaborating entity "no210" for hierarchy "top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|no210:no210_2"
Info: Elaborating entity "mu210" for hierarchy "top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu210:mu210_12"
Info: Elaborating entity "tbuf10" for hierarchy "top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|tbuf10:tbuf10_14"
Info: Elaborating entity "demux8_inv" for hierarchy "top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|demux8_inv:demux8_inv_we_com"
Info: Elaborating entity "dec8" for hierarchy "top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|dec8:dec8_re_1"
Info: Elaborating entity "demux4_inv" for hierarchy "top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|demux4_inv:demux4_inv_we_i"
Info: Elaborating entity "mux5" for hierarchy "top_level2:inst2|sr_if:video_ram|mux5:mux5_do1"
Info: Elaborating entity "demux5" for hierarchy "top_level2:inst2|sr_if:video_ram|demux5:demux5_we"
Info: Elaborating entity "ram_fix" for hierarchy "top_level2:inst2|ram_fix:video_ram_fix"
Info: Elaborating entity "vga" for hierarchy "top_level2:inst2|vga:vga_controller"
Info: Elaborating entity "vga_counter" for hierarchy "top_level2:inst2|vga:vga_controller|vga_counter:counter"
Info: Elaborating entity "vga_counter_8bit" for hierarchy "top_level2:inst2|vga:vga_controller|vga_counter:counter|vga_counter_8bit:pos_x_counter"
Info: Elaborating entity "vga_counter_10bit" for hierarchy "top_level2:inst2|vga:vga_controller|vga_counter:counter|vga_counter_10bit:pos_y_counter"
Info: Elaborating entity "vga_counter_resets" for hierarchy "top_level2:inst2|vga:vga_controller|vga_counter:counter|vga_counter_resets:resets"
Info: Elaborating entity "vga_sync" for hierarchy "top_level2:inst2|vga:vga_controller|vga_sync:sync"
Info: Elaborating entity "vga_triggers" for hierarchy "top_level2:inst2|vga:vga_controller|vga_triggers:triggers"
Info: Elaborating entity "vga_read" for hierarchy "top_level2:inst2|vga:vga_controller|vga_read:read_and_output"
Info: Elaborating entity "vga_field_trans" for hierarchy "top_level2:inst2|vga:vga_controller|vga_field_trans:field_translation"
Info: Elaborating entity "vga_counter_8bitset" for hierarchy "top_level2:inst2|vga:vga_controller|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter"
Info: Elaborating entity "vga_field_trans_reset" for hierarchy "top_level2:inst2|vga:vga_controller|vga_field_trans_reset:field_translation_reset"
Info: Elaborating entity "vga_counter_4bit" for hierarchy "top_level2:inst2|vga:vga_controller|vga_field_trans_reset:field_translation_reset|vga_counter_4bit:mem_addr_counter"
Info: Elaborating entity "vga_field_check" for hierarchy "top_level2:inst2|vga:vga_controller|vga_field_check:field_check"
Info: Elaborating entity "vga_np_trans" for hierarchy "top_level2:inst2|vga:vga_controller|vga_np_trans:np_translation"
Info: Elaborating entity "vga_np_trans_reset" for hierarchy "top_level2:inst2|vga:vga_controller|vga_np_trans_reset:np_translation_reset"
Info: Elaborating entity "vga_counter_2bit" for hierarchy "top_level2:inst2|vga:vga_controller|vga_np_trans_reset:np_translation_reset|vga_counter_2bit:mem_addr_counter"
Info: Elaborating entity "vga_np_check" for hierarchy "top_level2:inst2|vga:vga_controller|vga_np_check:np_check"
Info: Elaborating entity "vga_score_trans" for hierarchy "top_level2:inst2|vga:vga_controller|vga_score_trans:score_translation"
Info: Elaborating entity "vga_counter_3bit" for hierarchy "top_level2:inst2|vga:vga_controller|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter"
Info: Elaborating entity "vga_score_check" for hierarchy "top_level2:inst2|vga:vga_controller|vga_score_check:score_check"
Info: Elaborating entity "vga_demux" for hierarchy "top_level2:inst2|vga:vga_controller|vga_demux:mem_addr_demux"
Info: Elaborating entity "check_mask" for hierarchy "top_level2:inst2|check_mask:check_piece_mask"
Info: Elaborating entity "de_piece" for hierarchy "top_level2:inst2|de_piece:draw_erase_piece"
Info: Elaborating entity "piece_lut" for hierarchy "top_level2:inst2|piece_lut:lookup_table"
Info: Elaborating entity "adder_x" for hierarchy "top_level2:inst2|piece_lut:lookup_table|adder_x:lbl_adder_x"
Info: Elaborating entity "adder_y" for hierarchy "top_level2:inst2|piece_lut:lookup_table|adder_y:lbl_adder_y"
Info: Elaborating entity "rom" for hierarchy "top_level2:inst2|rom:read_only_memory"
Info: Elaborating entity "rom_mux44" for hierarchy "top_level2:inst2|rom:read_only_memory|rom_mux44:ptype2northsouth"
Info: Elaborating entity "rom_mux4" for hierarchy "top_level2:inst2|rom:read_only_memory|rom_mux44:ptype2northsouth|rom_mux4:bit1"
Info: Elaborating entity "rom_mux24" for hierarchy "top_level2:inst2|rom:read_only_memory|rom_mux24:ptype2"
Info: Elaborating entity "rom_mux2" for hierarchy "top_level2:inst2|rom:read_only_memory|rom_mux24:ptype2|rom_mux2:bit1"
Info: Elaborating entity "cs_compare" for hierarchy "top_level2:inst2|cs_compare:clear_shift"
Info: Elaborating entity "cs_7bc" for hierarchy "top_level2:inst2|cs_compare:clear_shift|cs_7bc:counter_7_bit"
Info: Elaborating entity "cs_tri8" for hierarchy "top_level2:inst2|cs_compare:clear_shift|cs_tri8:tristate_8_bit"
Info: Elaborating entity "cs_shift" for hierarchy "top_level2:inst2|cs_compare:clear_shift|cs_shift:shift"
Info: Elaborating entity "cs_7bcws" for hierarchy "top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit"
Info: Elaborating entity "cs_adder7" for hierarchy "top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_adder7:adder_7_bit"
Info: Elaborating entity "cs_shift_comb" for hierarchy "top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_shift_comb:comb"
Info: Elaborating entity "cs_defset2" for hierarchy "top_level2:inst2|cs_compare:clear_shift|cs_defset2:defset"
Info: Elaborating entity "cs_compare_comb" for hierarchy "top_level2:inst2|cs_compare:clear_shift|cs_compare_comb:comb"
Info: Elaborating entity "log_score" for hierarchy "top_level2:inst2|log_score:keep_score"
Info: Elaborating entity "score" for hierarchy "top_level2:inst2|log_score:keep_score|score:L1"
Info: Elaborating entity "log" for hierarchy "top_level2:inst2|log_score:keep_score|log:L2"
Info: Elaborating entity "draw_score" for hierarchy "top_level2:inst2|draw_score:output_score"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_u204.tdf
    Info: Found entity 1: altsyncram_u204
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4eq1.tdf
    Info: Found entity 1: altsyncram_4eq1
Info: Found 1 design units, including 1 entities, in source file db/mux_goc.tdf
    Info: Found entity 1: mux_goc
Info: Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info: Found entity 1: decode_rqf
Info: Found 1 design units, including 1 entities, in source file db/cntr_6di.tdf
    Info: Found entity 1: cntr_6di
Info: Found 1 design units, including 1 entities, in source file db/cntr_v1j.tdf
    Info: Found entity 1: cntr_v1j
Info: Found 1 design units, including 1 entities, in source file db/cntr_3di.tdf
    Info: Found entity 1: cntr_3di
Info: Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf
    Info: Found entity 1: cmpr_9cc
Info: Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info: Found entity 1: cntr_gui
Info: Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info: Found entity 1: cmpr_5cc
Info: Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted tri-state node "top_level2:inst2|ram_data_in" into a selector
    Warning: Converted tri-state node "top_level2:inst2|ram_we" into a selector
    Warning: Converted tri-state node "top_level2:inst2|ram_addr[7]" into a selector
    Warning: Converted tri-state node "top_level2:inst2|ram_addr[6]" into a selector
    Warning: Converted tri-state node "top_level2:inst2|ram_addr[5]" into a selector
    Warning: Converted tri-state node "top_level2:inst2|ram_addr[4]" into a selector
    Warning: Converted tri-state node "top_level2:inst2|ram_addr[3]" into a selector
    Warning: Converted tri-state node "top_level2:inst2|ram_addr[2]" into a selector
    Warning: Converted tri-state node "top_level2:inst2|ram_addr[1]" into a selector
    Warning: Converted tri-state node "top_level2:inst2|ram_addr[0]" into a selector
    Warning: Converted tri-state node "top_level2:inst2|mask_select[1]" into a selector
    Warning: Converted tri-state node "top_level2:inst2|mask_select[0]" into a selector
    Warning: Converted tri-state node "top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|do1" into a selector
    Warning: Converted tri-state node "top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|do2" into a selector
    Warning: Converted tri-state node "top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|do1" into a selector
    Warning: Converted tri-state node "top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|do2" into a selector
    Warning: Converted tri-state node "top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|do1" into a selector
    Warning: Converted tri-state node "top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|do2" into a selector
    Warning: Converted tri-state node "top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|do1" into a selector
    Warning: Converted tri-state node "top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|do2" into a selector
    Warning: Converted tri-state node "top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|do1" into a selector
    Warning: Converted tri-state node "top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|do2" into a selector
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "vga_sync" is stuck at GND
    Warning (13410): Pin "vga_blank" is stuck at VCC
Critical Warning: Partially connected in-system debug instance "auto_signaltap_0" to 1 of its 65 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 64 missing sources or connections.
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Info: Implemented 2031 device resources after synthesis - the final resource count might be different
    Info: Implemented 11 input pins
    Info: Implemented 37 output pins
    Info: Implemented 1950 logic cells
    Info: Implemented 32 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 294 megabytes
    Info: Processing ended: Fri Dec 13 22:49:01 2013
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:14


