{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542940891472 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542940891482 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 22 23:41:31 2018 " "Processing started: Thu Nov 22 23:41:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542940891482 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940891482 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TpFinal -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off TpFinal -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940891482 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542940892485 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542940892485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pseudopll.v 1 1 " "Found 1 design units, including 1 entities, in source file pseudopll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PseudoPll " "Found entity 1: PseudoPll" {  } { { "PseudoPll.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/PseudoPll.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542940907661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940907661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/VGA_controller.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542940907671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940907671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imagedrawer.v 1 1 " "Found 1 design units, including 1 entities, in source file imagedrawer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImageDrawer " "Found entity 1: ImageDrawer" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542940907681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940907681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/counter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542940907691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940907691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.bdf" "" { Schematic "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542940907691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940907691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542940907701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940907701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll2.v 1 1 " "Found 1 design units, including 1 entities, in source file pll2.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL2 " "Found entity 1: PLL2" {  } { { "PLL2.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/PLL2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542940907711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940907711 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542940907901 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "PseudoPll inst1 " "Block or symbol \"PseudoPll\" of instance \"inst1\" overlaps another block or symbol" {  } { { "main.bdf" "" { Schematic "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/main.bdf" { { -240 -72 80 -160 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1542940908031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:inst " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:inst\"" {  } { { "main.bdf" "inst" { Schematic "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/main.bdf" { { -24 272 440 120 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542940908111 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_controller.v(50) " "Verilog HDL assignment warning at VGA_controller.v(50): truncated value with size 32 to match size of target (16)" {  } { { "VGA_controller.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/VGA_controller.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908121 "|main|VGA_controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_controller.v(56) " "Verilog HDL assignment warning at VGA_controller.v(56): truncated value with size 32 to match size of target (16)" {  } { { "VGA_controller.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/VGA_controller.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908121 "|main|VGA_controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_controller.v(64) " "Verilog HDL assignment warning at VGA_controller.v(64): truncated value with size 32 to match size of target (1)" {  } { { "VGA_controller.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/VGA_controller.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908121 "|main|VGA_controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_controller.v(67) " "Verilog HDL assignment warning at VGA_controller.v(67): truncated value with size 32 to match size of target (1)" {  } { { "VGA_controller.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/VGA_controller.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908121 "|main|VGA_controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_controller.v(71) " "Verilog HDL assignment warning at VGA_controller.v(71): truncated value with size 32 to match size of target (1)" {  } { { "VGA_controller.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/VGA_controller.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908121 "|main|VGA_controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_controller.v(74) " "Verilog HDL assignment warning at VGA_controller.v(74): truncated value with size 32 to match size of target (1)" {  } { { "VGA_controller.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/VGA_controller.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908121 "|main|VGA_controller:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:inst4 " "Elaborating entity \"PLL\" for hierarchy \"PLL:inst4\"" {  } { { "main.bdf" "inst4" { Schematic "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/main.bdf" { { -48 -16 240 104 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542940908211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:inst4\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:inst4\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/PLL.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542940908301 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:inst4\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:inst4\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/PLL.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542940908301 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:inst4\|altpll:altpll_component " "Instantiated megafunction \"PLL:inst4\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2000 " "Parameter \"clk0_divide_by\" = \"2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1007 " "Parameter \"clk0_multiply_by\" = \"1007\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908301 ""}  } { { "PLL.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/PLL.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542940908301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542940908381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940908381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:inst4\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:inst4\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542940908381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImageDrawer ImageDrawer:inst5 " "Elaborating entity \"ImageDrawer\" for hierarchy \"ImageDrawer:inst5\"" {  } { { "main.bdf" "inst5" { Schematic "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/main.bdf" { { -72 688 864 104 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542940908391 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(542) " "Verilog HDL assignment warning at ImageDrawer.v(542): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(543) " "Verilog HDL assignment warning at ImageDrawer.v(543): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(544) " "Verilog HDL assignment warning at ImageDrawer.v(544): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enable ImageDrawer.v(547) " "Verilog HDL Always Construct warning at ImageDrawer.v(547): variable \"enable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 547 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ImageDrawer.v(555) " "Verilog HDL assignment warning at ImageDrawer.v(555): truncated value with size 32 to match size of target (16)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hours ImageDrawer.v(557) " "Verilog HDL Always Construct warning at ImageDrawer.v(557): variable \"hours\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 557 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ImageDrawer.v(562) " "Verilog HDL assignment warning at ImageDrawer.v(562): truncated value with size 32 to match size of target (16)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ImageDrawer.v(564) " "Verilog HDL assignment warning at ImageDrawer.v(564): truncated value with size 32 to match size of target (4)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ImageDrawer.v(569) " "Verilog HDL assignment warning at ImageDrawer.v(569): truncated value with size 32 to match size of target (16)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "minutes_H ImageDrawer.v(571) " "Verilog HDL Always Construct warning at ImageDrawer.v(571): variable \"minutes_H\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 571 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ImageDrawer.v(576) " "Verilog HDL assignment warning at ImageDrawer.v(576): truncated value with size 32 to match size of target (16)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "minutes_L ImageDrawer.v(578) " "Verilog HDL Always Construct warning at ImageDrawer.v(578): variable \"minutes_L\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 578 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ImageDrawer.v(583) " "Verilog HDL assignment warning at ImageDrawer.v(583): truncated value with size 32 to match size of target (16)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ImageDrawer.v(585) " "Verilog HDL assignment warning at ImageDrawer.v(585): truncated value with size 32 to match size of target (4)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ImageDrawer.v(590) " "Verilog HDL assignment warning at ImageDrawer.v(590): truncated value with size 32 to match size of target (16)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seconds_H ImageDrawer.v(592) " "Verilog HDL Always Construct warning at ImageDrawer.v(592): variable \"seconds_H\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 592 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ImageDrawer.v(597) " "Verilog HDL assignment warning at ImageDrawer.v(597): truncated value with size 32 to match size of target (16)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seconds_L ImageDrawer.v(599) " "Verilog HDL Always Construct warning at ImageDrawer.v(599): variable \"seconds_L\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 599 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ImageDrawer.v(604) " "Verilog HDL assignment warning at ImageDrawer.v(604): truncated value with size 32 to match size of target (16)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ImageDrawer.v(606) " "Verilog HDL assignment warning at ImageDrawer.v(606): truncated value with size 32 to match size of target (4)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ImageDrawer.v(611) " "Verilog HDL assignment warning at ImageDrawer.v(611): truncated value with size 32 to match size of target (16)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "milliseconds_H ImageDrawer.v(613) " "Verilog HDL Always Construct warning at ImageDrawer.v(613): variable \"milliseconds_H\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 613 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ImageDrawer.v(618) " "Verilog HDL assignment warning at ImageDrawer.v(618): truncated value with size 32 to match size of target (16)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "milliseconds_M ImageDrawer.v(620) " "Verilog HDL Always Construct warning at ImageDrawer.v(620): variable \"milliseconds_M\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 620 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ImageDrawer.v(625) " "Verilog HDL assignment warning at ImageDrawer.v(625): truncated value with size 32 to match size of target (16)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "milliseconds_L ImageDrawer.v(627) " "Verilog HDL Always Construct warning at ImageDrawer.v(627): variable \"milliseconds_L\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 627 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state ImageDrawer.v(631) " "Verilog HDL Always Construct warning at ImageDrawer.v(631): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 631 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state ImageDrawer.v(636) " "Verilog HDL Always Construct warning at ImageDrawer.v(636): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 636 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(65) " "Verilog HDL assignment warning at ImageDrawer.v(65): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(66) " "Verilog HDL assignment warning at ImageDrawer.v(66): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(67) " "Verilog HDL assignment warning at ImageDrawer.v(67): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(71) " "Verilog HDL assignment warning at ImageDrawer.v(71): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(72) " "Verilog HDL assignment warning at ImageDrawer.v(72): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(73) " "Verilog HDL assignment warning at ImageDrawer.v(73): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(77) " "Verilog HDL assignment warning at ImageDrawer.v(77): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(78) " "Verilog HDL assignment warning at ImageDrawer.v(78): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(79) " "Verilog HDL assignment warning at ImageDrawer.v(79): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(83) " "Verilog HDL assignment warning at ImageDrawer.v(83): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(84) " "Verilog HDL assignment warning at ImageDrawer.v(84): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(85) " "Verilog HDL assignment warning at ImageDrawer.v(85): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(89) " "Verilog HDL assignment warning at ImageDrawer.v(89): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(90) " "Verilog HDL assignment warning at ImageDrawer.v(90): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(91) " "Verilog HDL assignment warning at ImageDrawer.v(91): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ImageDrawer.v(96) " "Verilog HDL assignment warning at ImageDrawer.v(96): truncated value with size 32 to match size of target (16)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(99) " "Verilog HDL assignment warning at ImageDrawer.v(99): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(100) " "Verilog HDL assignment warning at ImageDrawer.v(100): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(101) " "Verilog HDL assignment warning at ImageDrawer.v(101): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(112) " "Verilog HDL assignment warning at ImageDrawer.v(112): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(113) " "Verilog HDL assignment warning at ImageDrawer.v(113): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(114) " "Verilog HDL assignment warning at ImageDrawer.v(114): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(118) " "Verilog HDL assignment warning at ImageDrawer.v(118): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(119) " "Verilog HDL assignment warning at ImageDrawer.v(119): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(120) " "Verilog HDL assignment warning at ImageDrawer.v(120): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ImageDrawer.v(125) " "Verilog HDL assignment warning at ImageDrawer.v(125): truncated value with size 32 to match size of target (16)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(128) " "Verilog HDL assignment warning at ImageDrawer.v(128): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(129) " "Verilog HDL assignment warning at ImageDrawer.v(129): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(130) " "Verilog HDL assignment warning at ImageDrawer.v(130): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(140) " "Verilog HDL assignment warning at ImageDrawer.v(140): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(141) " "Verilog HDL assignment warning at ImageDrawer.v(141): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(142) " "Verilog HDL assignment warning at ImageDrawer.v(142): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(146) " "Verilog HDL assignment warning at ImageDrawer.v(146): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(147) " "Verilog HDL assignment warning at ImageDrawer.v(147): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(148) " "Verilog HDL assignment warning at ImageDrawer.v(148): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(152) " "Verilog HDL assignment warning at ImageDrawer.v(152): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(153) " "Verilog HDL assignment warning at ImageDrawer.v(153): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(154) " "Verilog HDL assignment warning at ImageDrawer.v(154): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(158) " "Verilog HDL assignment warning at ImageDrawer.v(158): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(159) " "Verilog HDL assignment warning at ImageDrawer.v(159): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(160) " "Verilog HDL assignment warning at ImageDrawer.v(160): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(164) " "Verilog HDL assignment warning at ImageDrawer.v(164): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(165) " "Verilog HDL assignment warning at ImageDrawer.v(165): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(166) " "Verilog HDL assignment warning at ImageDrawer.v(166): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(170) " "Verilog HDL assignment warning at ImageDrawer.v(170): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(171) " "Verilog HDL assignment warning at ImageDrawer.v(171): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(172) " "Verilog HDL assignment warning at ImageDrawer.v(172): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ImageDrawer.v(177) " "Verilog HDL assignment warning at ImageDrawer.v(177): truncated value with size 32 to match size of target (16)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(180) " "Verilog HDL assignment warning at ImageDrawer.v(180): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(181) " "Verilog HDL assignment warning at ImageDrawer.v(181): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(182) " "Verilog HDL assignment warning at ImageDrawer.v(182): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(192) " "Verilog HDL assignment warning at ImageDrawer.v(192): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(193) " "Verilog HDL assignment warning at ImageDrawer.v(193): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(194) " "Verilog HDL assignment warning at ImageDrawer.v(194): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(198) " "Verilog HDL assignment warning at ImageDrawer.v(198): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(199) " "Verilog HDL assignment warning at ImageDrawer.v(199): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(200) " "Verilog HDL assignment warning at ImageDrawer.v(200): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(204) " "Verilog HDL assignment warning at ImageDrawer.v(204): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(205) " "Verilog HDL assignment warning at ImageDrawer.v(205): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(206) " "Verilog HDL assignment warning at ImageDrawer.v(206): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(210) " "Verilog HDL assignment warning at ImageDrawer.v(210): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(211) " "Verilog HDL assignment warning at ImageDrawer.v(211): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(212) " "Verilog HDL assignment warning at ImageDrawer.v(212): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(216) " "Verilog HDL assignment warning at ImageDrawer.v(216): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(217) " "Verilog HDL assignment warning at ImageDrawer.v(217): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(218) " "Verilog HDL assignment warning at ImageDrawer.v(218): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ImageDrawer.v(223) " "Verilog HDL assignment warning at ImageDrawer.v(223): truncated value with size 32 to match size of target (16)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(226) " "Verilog HDL assignment warning at ImageDrawer.v(226): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(227) " "Verilog HDL assignment warning at ImageDrawer.v(227): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(228) " "Verilog HDL assignment warning at ImageDrawer.v(228): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(238) " "Verilog HDL assignment warning at ImageDrawer.v(238): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(239) " "Verilog HDL assignment warning at ImageDrawer.v(239): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(240) " "Verilog HDL assignment warning at ImageDrawer.v(240): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(244) " "Verilog HDL assignment warning at ImageDrawer.v(244): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(245) " "Verilog HDL assignment warning at ImageDrawer.v(245): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(246) " "Verilog HDL assignment warning at ImageDrawer.v(246): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(250) " "Verilog HDL assignment warning at ImageDrawer.v(250): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(251) " "Verilog HDL assignment warning at ImageDrawer.v(251): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(252) " "Verilog HDL assignment warning at ImageDrawer.v(252): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(256) " "Verilog HDL assignment warning at ImageDrawer.v(256): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(257) " "Verilog HDL assignment warning at ImageDrawer.v(257): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(258) " "Verilog HDL assignment warning at ImageDrawer.v(258): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ImageDrawer.v(263) " "Verilog HDL assignment warning at ImageDrawer.v(263): truncated value with size 32 to match size of target (16)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(266) " "Verilog HDL assignment warning at ImageDrawer.v(266): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(267) " "Verilog HDL assignment warning at ImageDrawer.v(267): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(268) " "Verilog HDL assignment warning at ImageDrawer.v(268): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(278) " "Verilog HDL assignment warning at ImageDrawer.v(278): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(279) " "Verilog HDL assignment warning at ImageDrawer.v(279): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(280) " "Verilog HDL assignment warning at ImageDrawer.v(280): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(284) " "Verilog HDL assignment warning at ImageDrawer.v(284): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(285) " "Verilog HDL assignment warning at ImageDrawer.v(285): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(286) " "Verilog HDL assignment warning at ImageDrawer.v(286): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(290) " "Verilog HDL assignment warning at ImageDrawer.v(290): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(291) " "Verilog HDL assignment warning at ImageDrawer.v(291): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(292) " "Verilog HDL assignment warning at ImageDrawer.v(292): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(296) " "Verilog HDL assignment warning at ImageDrawer.v(296): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(297) " "Verilog HDL assignment warning at ImageDrawer.v(297): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(298) " "Verilog HDL assignment warning at ImageDrawer.v(298): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(302) " "Verilog HDL assignment warning at ImageDrawer.v(302): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(303) " "Verilog HDL assignment warning at ImageDrawer.v(303): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(304) " "Verilog HDL assignment warning at ImageDrawer.v(304): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(308) " "Verilog HDL assignment warning at ImageDrawer.v(308): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(309) " "Verilog HDL assignment warning at ImageDrawer.v(309): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(310) " "Verilog HDL assignment warning at ImageDrawer.v(310): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ImageDrawer.v(315) " "Verilog HDL assignment warning at ImageDrawer.v(315): truncated value with size 32 to match size of target (16)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(318) " "Verilog HDL assignment warning at ImageDrawer.v(318): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(319) " "Verilog HDL assignment warning at ImageDrawer.v(319): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(320) " "Verilog HDL assignment warning at ImageDrawer.v(320): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(329) " "Verilog HDL assignment warning at ImageDrawer.v(329): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(330) " "Verilog HDL assignment warning at ImageDrawer.v(330): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(331) " "Verilog HDL assignment warning at ImageDrawer.v(331): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(335) " "Verilog HDL assignment warning at ImageDrawer.v(335): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(336) " "Verilog HDL assignment warning at ImageDrawer.v(336): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(337) " "Verilog HDL assignment warning at ImageDrawer.v(337): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(341) " "Verilog HDL assignment warning at ImageDrawer.v(341): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(342) " "Verilog HDL assignment warning at ImageDrawer.v(342): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(343) " "Verilog HDL assignment warning at ImageDrawer.v(343): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(347) " "Verilog HDL assignment warning at ImageDrawer.v(347): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(348) " "Verilog HDL assignment warning at ImageDrawer.v(348): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(349) " "Verilog HDL assignment warning at ImageDrawer.v(349): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(353) " "Verilog HDL assignment warning at ImageDrawer.v(353): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(354) " "Verilog HDL assignment warning at ImageDrawer.v(354): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(355) " "Verilog HDL assignment warning at ImageDrawer.v(355): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(359) " "Verilog HDL assignment warning at ImageDrawer.v(359): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(360) " "Verilog HDL assignment warning at ImageDrawer.v(360): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(361) " "Verilog HDL assignment warning at ImageDrawer.v(361): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ImageDrawer.v(366) " "Verilog HDL assignment warning at ImageDrawer.v(366): truncated value with size 32 to match size of target (16)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(369) " "Verilog HDL assignment warning at ImageDrawer.v(369): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(370) " "Verilog HDL assignment warning at ImageDrawer.v(370): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(371) " "Verilog HDL assignment warning at ImageDrawer.v(371): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(380) " "Verilog HDL assignment warning at ImageDrawer.v(380): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(381) " "Verilog HDL assignment warning at ImageDrawer.v(381): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(382) " "Verilog HDL assignment warning at ImageDrawer.v(382): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(386) " "Verilog HDL assignment warning at ImageDrawer.v(386): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(387) " "Verilog HDL assignment warning at ImageDrawer.v(387): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(388) " "Verilog HDL assignment warning at ImageDrawer.v(388): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(392) " "Verilog HDL assignment warning at ImageDrawer.v(392): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(393) " "Verilog HDL assignment warning at ImageDrawer.v(393): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(394) " "Verilog HDL assignment warning at ImageDrawer.v(394): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ImageDrawer.v(399) " "Verilog HDL assignment warning at ImageDrawer.v(399): truncated value with size 32 to match size of target (16)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(402) " "Verilog HDL assignment warning at ImageDrawer.v(402): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(403) " "Verilog HDL assignment warning at ImageDrawer.v(403): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(404) " "Verilog HDL assignment warning at ImageDrawer.v(404): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(414) " "Verilog HDL assignment warning at ImageDrawer.v(414): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(415) " "Verilog HDL assignment warning at ImageDrawer.v(415): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(416) " "Verilog HDL assignment warning at ImageDrawer.v(416): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(420) " "Verilog HDL assignment warning at ImageDrawer.v(420): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(421) " "Verilog HDL assignment warning at ImageDrawer.v(421): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(422) " "Verilog HDL assignment warning at ImageDrawer.v(422): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(426) " "Verilog HDL assignment warning at ImageDrawer.v(426): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(427) " "Verilog HDL assignment warning at ImageDrawer.v(427): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(428) " "Verilog HDL assignment warning at ImageDrawer.v(428): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(432) " "Verilog HDL assignment warning at ImageDrawer.v(432): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(433) " "Verilog HDL assignment warning at ImageDrawer.v(433): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(434) " "Verilog HDL assignment warning at ImageDrawer.v(434): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(438) " "Verilog HDL assignment warning at ImageDrawer.v(438): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(439) " "Verilog HDL assignment warning at ImageDrawer.v(439): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(440) " "Verilog HDL assignment warning at ImageDrawer.v(440): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(444) " "Verilog HDL assignment warning at ImageDrawer.v(444): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(445) " "Verilog HDL assignment warning at ImageDrawer.v(445): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(446) " "Verilog HDL assignment warning at ImageDrawer.v(446): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ImageDrawer.v(451) " "Verilog HDL assignment warning at ImageDrawer.v(451): truncated value with size 32 to match size of target (16)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(454) " "Verilog HDL assignment warning at ImageDrawer.v(454): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(455) " "Verilog HDL assignment warning at ImageDrawer.v(455): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(456) " "Verilog HDL assignment warning at ImageDrawer.v(456): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(465) " "Verilog HDL assignment warning at ImageDrawer.v(465): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(466) " "Verilog HDL assignment warning at ImageDrawer.v(466): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(467) " "Verilog HDL assignment warning at ImageDrawer.v(467): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(471) " "Verilog HDL assignment warning at ImageDrawer.v(471): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(472) " "Verilog HDL assignment warning at ImageDrawer.v(472): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(473) " "Verilog HDL assignment warning at ImageDrawer.v(473): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908401 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(477) " "Verilog HDL assignment warning at ImageDrawer.v(477): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(478) " "Verilog HDL assignment warning at ImageDrawer.v(478): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(479) " "Verilog HDL assignment warning at ImageDrawer.v(479): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(483) " "Verilog HDL assignment warning at ImageDrawer.v(483): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(484) " "Verilog HDL assignment warning at ImageDrawer.v(484): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(485) " "Verilog HDL assignment warning at ImageDrawer.v(485): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(489) " "Verilog HDL assignment warning at ImageDrawer.v(489): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(490) " "Verilog HDL assignment warning at ImageDrawer.v(490): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(491) " "Verilog HDL assignment warning at ImageDrawer.v(491): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ImageDrawer.v(496) " "Verilog HDL assignment warning at ImageDrawer.v(496): truncated value with size 32 to match size of target (16)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(499) " "Verilog HDL assignment warning at ImageDrawer.v(499): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(500) " "Verilog HDL assignment warning at ImageDrawer.v(500): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(501) " "Verilog HDL assignment warning at ImageDrawer.v(501): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(510) " "Verilog HDL assignment warning at ImageDrawer.v(510): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(511) " "Verilog HDL assignment warning at ImageDrawer.v(511): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(512) " "Verilog HDL assignment warning at ImageDrawer.v(512): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(516) " "Verilog HDL assignment warning at ImageDrawer.v(516): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(517) " "Verilog HDL assignment warning at ImageDrawer.v(517): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(518) " "Verilog HDL assignment warning at ImageDrawer.v(518): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(522) " "Verilog HDL assignment warning at ImageDrawer.v(522): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(523) " "Verilog HDL assignment warning at ImageDrawer.v(523): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(524) " "Verilog HDL assignment warning at ImageDrawer.v(524): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ImageDrawer.v(529) " "Verilog HDL assignment warning at ImageDrawer.v(529): truncated value with size 32 to match size of target (16)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(532) " "Verilog HDL assignment warning at ImageDrawer.v(532): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(533) " "Verilog HDL assignment warning at ImageDrawer.v(533): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(534) " "Verilog HDL assignment warning at ImageDrawer.v(534): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "g ImageDrawer.v(650) " "Verilog HDL Always Construct warning at ImageDrawer.v(650): variable \"g\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 650 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r ImageDrawer.v(651) " "Verilog HDL Always Construct warning at ImageDrawer.v(651): variable \"r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 651 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b ImageDrawer.v(652) " "Verilog HDL Always Construct warning at ImageDrawer.v(652): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 652 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(661) " "Verilog HDL assignment warning at ImageDrawer.v(661): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(662) " "Verilog HDL assignment warning at ImageDrawer.v(662): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(663) " "Verilog HDL assignment warning at ImageDrawer.v(663): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(668) " "Verilog HDL assignment warning at ImageDrawer.v(668): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(669) " "Verilog HDL assignment warning at ImageDrawer.v(669): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ImageDrawer.v(670) " "Verilog HDL assignment warning at ImageDrawer.v(670): truncated value with size 32 to match size of target (1)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "counter_row ImageDrawer.v(546) " "Verilog HDL Always Construct warning at ImageDrawer.v(546): inferring latch(es) for variable \"counter_row\", which holds its previous value in one or more paths through the always construct" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "counter_col ImageDrawer.v(546) " "Verilog HDL Always Construct warning at ImageDrawer.v(546): inferring latch(es) for variable \"counter_col\", which holds its previous value in one or more paths through the always construct" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state ImageDrawer.v(546) " "Verilog HDL Always Construct warning at ImageDrawer.v(546): inferring latch(es) for variable \"state\", which holds its previous value in one or more paths through the always construct" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "g ImageDrawer.v(546) " "Verilog HDL Always Construct warning at ImageDrawer.v(546): inferring latch(es) for variable \"g\", which holds its previous value in one or more paths through the always construct" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r ImageDrawer.v(546) " "Verilog HDL Always Construct warning at ImageDrawer.v(546): inferring latch(es) for variable \"r\", which holds its previous value in one or more paths through the always construct" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b ImageDrawer.v(546) " "Verilog HDL Always Construct warning at ImageDrawer.v(546): inferring latch(es) for variable \"b\", which holds its previous value in one or more paths through the always construct" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ImageDrawer.v(676) " "Verilog HDL assignment warning at ImageDrawer.v(676): truncated value with size 32 to match size of target (4)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ImageDrawer.v(677) " "Verilog HDL assignment warning at ImageDrawer.v(677): truncated value with size 32 to match size of target (4)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 677 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ImageDrawer.v(681) " "Verilog HDL assignment warning at ImageDrawer.v(681): truncated value with size 32 to match size of target (4)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ImageDrawer.v(682) " "Verilog HDL assignment warning at ImageDrawer.v(682): truncated value with size 32 to match size of target (4)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ImageDrawer.v(686) " "Verilog HDL assignment warning at ImageDrawer.v(686): truncated value with size 32 to match size of target (4)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ImageDrawer.v(687) " "Verilog HDL assignment warning at ImageDrawer.v(687): truncated value with size 32 to match size of target (4)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ImageDrawer.v(688) " "Verilog HDL assignment warning at ImageDrawer.v(688): truncated value with size 32 to match size of target (4)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b ImageDrawer.v(546) " "Inferred latch for \"b\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r ImageDrawer.v(546) " "Inferred latch for \"r\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g ImageDrawer.v(546) " "Inferred latch for \"g\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[0\] ImageDrawer.v(546) " "Inferred latch for \"state\[0\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1\] ImageDrawer.v(546) " "Inferred latch for \"state\[1\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2\] ImageDrawer.v(546) " "Inferred latch for \"state\[2\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3\] ImageDrawer.v(546) " "Inferred latch for \"state\[3\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_col\[0\] ImageDrawer.v(546) " "Inferred latch for \"counter_col\[0\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_col\[1\] ImageDrawer.v(546) " "Inferred latch for \"counter_col\[1\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_col\[2\] ImageDrawer.v(546) " "Inferred latch for \"counter_col\[2\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_col\[3\] ImageDrawer.v(546) " "Inferred latch for \"counter_col\[3\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_col\[4\] ImageDrawer.v(546) " "Inferred latch for \"counter_col\[4\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_col\[5\] ImageDrawer.v(546) " "Inferred latch for \"counter_col\[5\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_col\[6\] ImageDrawer.v(546) " "Inferred latch for \"counter_col\[6\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_col\[7\] ImageDrawer.v(546) " "Inferred latch for \"counter_col\[7\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_col\[8\] ImageDrawer.v(546) " "Inferred latch for \"counter_col\[8\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_col\[9\] ImageDrawer.v(546) " "Inferred latch for \"counter_col\[9\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_col\[10\] ImageDrawer.v(546) " "Inferred latch for \"counter_col\[10\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_col\[11\] ImageDrawer.v(546) " "Inferred latch for \"counter_col\[11\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_col\[12\] ImageDrawer.v(546) " "Inferred latch for \"counter_col\[12\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_col\[13\] ImageDrawer.v(546) " "Inferred latch for \"counter_col\[13\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_col\[14\] ImageDrawer.v(546) " "Inferred latch for \"counter_col\[14\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_col\[15\] ImageDrawer.v(546) " "Inferred latch for \"counter_col\[15\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_row\[0\] ImageDrawer.v(546) " "Inferred latch for \"counter_row\[0\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_row\[1\] ImageDrawer.v(546) " "Inferred latch for \"counter_row\[1\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_row\[2\] ImageDrawer.v(546) " "Inferred latch for \"counter_row\[2\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_row\[3\] ImageDrawer.v(546) " "Inferred latch for \"counter_row\[3\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_row\[4\] ImageDrawer.v(546) " "Inferred latch for \"counter_row\[4\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_row\[5\] ImageDrawer.v(546) " "Inferred latch for \"counter_row\[5\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_row\[6\] ImageDrawer.v(546) " "Inferred latch for \"counter_row\[6\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_row\[7\] ImageDrawer.v(546) " "Inferred latch for \"counter_row\[7\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_row\[8\] ImageDrawer.v(546) " "Inferred latch for \"counter_row\[8\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_row\[9\] ImageDrawer.v(546) " "Inferred latch for \"counter_row\[9\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_row\[10\] ImageDrawer.v(546) " "Inferred latch for \"counter_row\[10\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_row\[11\] ImageDrawer.v(546) " "Inferred latch for \"counter_row\[11\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_row\[12\] ImageDrawer.v(546) " "Inferred latch for \"counter_row\[12\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_row\[13\] ImageDrawer.v(546) " "Inferred latch for \"counter_row\[13\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_row\[14\] ImageDrawer.v(546) " "Inferred latch for \"counter_row\[14\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_row\[15\] ImageDrawer.v(546) " "Inferred latch for \"counter_row\[15\]\" at ImageDrawer.v(546)" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|ImageDrawer:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst3 " "Elaborating entity \"counter\" for hierarchy \"counter:inst3\"" {  } { { "main.bdf" "inst3" { Schematic "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/main.bdf" { { -232 296 496 -120 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 counter.v(50) " "Verilog HDL assignment warning at counter.v(50): truncated value with size 32 to match size of target (10)" {  } { { "counter.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/counter.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|counter:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 counter.v(56) " "Verilog HDL assignment warning at counter.v(56): truncated value with size 32 to match size of target (6)" {  } { { "counter.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/counter.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|counter:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 counter.v(63) " "Verilog HDL assignment warning at counter.v(63): truncated value with size 32 to match size of target (6)" {  } { { "counter.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/counter.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|counter:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(69) " "Verilog HDL assignment warning at counter.v(69): truncated value with size 32 to match size of target (4)" {  } { { "counter.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/counter.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 "|main|counter:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PseudoPll PseudoPll:inst1 " "Elaborating entity \"PseudoPll\" for hierarchy \"PseudoPll:inst1\"" {  } { { "main.bdf" "inst1" { Schematic "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/main.bdf" { { -240 -72 80 -160 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542940908411 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PseudoPll.v(16) " "Verilog HDL assignment warning at PseudoPll.v(16): truncated value with size 32 to match size of target (8)" {  } { { "PseudoPll.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/PseudoPll.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542940908421 "|main|PseudoPll:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL2 PLL2:inst2 " "Elaborating entity \"PLL2\" for hierarchy \"PLL2:inst2\"" {  } { { "main.bdf" "inst2" { Schematic "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/main.bdf" { { -272 -352 -112 -120 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542940908431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL2:inst2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL2:inst2\|altpll:altpll_component\"" {  } { { "PLL2.v" "altpll_component" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/PLL2.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542940908451 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL2:inst2\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL2:inst2\|altpll:altpll_component\"" {  } { { "PLL2.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/PLL2.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542940908451 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL2:inst2\|altpll:altpll_component " "Instantiated megafunction \"PLL2:inst2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1000 " "Parameter \"clk0_divide_by\" = \"1000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL2 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940908451 ""}  } { { "PLL2.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/PLL2.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542940908451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll2_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll2_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL2_altpll " "Found entity 1: PLL2_altpll" {  } { { "db/pll2_altpll.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/pll2_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542940908531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940908531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL2_altpll PLL2:inst2\|altpll:altpll_component\|PLL2_altpll:auto_generated " "Elaborating entity \"PLL2_altpll\" for hierarchy \"PLL2:inst2\|altpll:altpll_component\|PLL2_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542940908541 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ImageDrawer:inst5\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ImageDrawer:inst5\|Mod3\"" {  } { { "ImageDrawer.v" "Mod3" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 688 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542940909191 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ImageDrawer:inst5\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ImageDrawer:inst5\|Mod2\"" {  } { { "ImageDrawer.v" "Mod2" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 687 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542940909191 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ImageDrawer:inst5\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ImageDrawer:inst5\|Div3\"" {  } { { "ImageDrawer.v" "Div3" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 687 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542940909191 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ImageDrawer:inst5\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ImageDrawer:inst5\|Div2\"" {  } { { "ImageDrawer.v" "Div2" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 686 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542940909191 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ImageDrawer:inst5\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ImageDrawer:inst5\|Mod1\"" {  } { { "ImageDrawer.v" "Mod1" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 682 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542940909191 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ImageDrawer:inst5\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ImageDrawer:inst5\|Div1\"" {  } { { "ImageDrawer.v" "Div1" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 681 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542940909191 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ImageDrawer:inst5\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ImageDrawer:inst5\|Mod0\"" {  } { { "ImageDrawer.v" "Mod0" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 677 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542940909191 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ImageDrawer:inst5\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ImageDrawer:inst5\|Div0\"" {  } { { "ImageDrawer.v" "Div0" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 676 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542940909191 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1542940909191 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ImageDrawer:inst5\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"ImageDrawer:inst5\|lpm_divide:Mod3\"" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 688 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542940909281 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ImageDrawer:inst5\|lpm_divide:Mod3 " "Instantiated megafunction \"ImageDrawer:inst5\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940909281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940909281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940909281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940909281 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 688 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542940909281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vam.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vam.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vam " "Found entity 1: lpm_divide_vam" {  } { { "db/lpm_divide_vam.tdf" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/lpm_divide_vam.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542940909351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940909351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542940909391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940909391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s6f " "Found entity 1: alt_u_div_s6f" {  } { { "db/alt_u_div_s6f.tdf" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/alt_u_div_s6f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542940909431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940909431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542940909512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940909512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542940909592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940909592 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ImageDrawer:inst5\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"ImageDrawer:inst5\|lpm_divide:Mod2\"" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542940909612 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ImageDrawer:inst5\|lpm_divide:Mod2 " "Instantiated megafunction \"ImageDrawer:inst5\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940909612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940909612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940909612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940909612 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542940909612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2bm " "Found entity 1: lpm_divide_2bm" {  } { { "db/lpm_divide_2bm.tdf" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/lpm_divide_2bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542940909702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940909702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542940909732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940909732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/alt_u_div_27f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542940909782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940909782 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ImageDrawer:inst5\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"ImageDrawer:inst5\|lpm_divide:Div3\"" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542940909812 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ImageDrawer:inst5\|lpm_divide:Div3 " "Instantiated megafunction \"ImageDrawer:inst5\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940909812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940909812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940909812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940909812 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542940909812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/lpm_divide_ihm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542940909882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940909882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542940909922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940909922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/alt_u_div_84f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542940909962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940909962 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ImageDrawer:inst5\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"ImageDrawer:inst5\|lpm_divide:Div2\"" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 686 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542940909992 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ImageDrawer:inst5\|lpm_divide:Div2 " "Instantiated megafunction \"ImageDrawer:inst5\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940909992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940909992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940909992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940909992 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 686 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542940909992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/lpm_divide_vim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542940910062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940910062 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ImageDrawer:inst5\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"ImageDrawer:inst5\|lpm_divide:Mod1\"" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 682 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542940910102 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ImageDrawer:inst5\|lpm_divide:Mod1 " "Instantiated megafunction \"ImageDrawer:inst5\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940910102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940910102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940910102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940910102 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 682 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542940910102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k9m " "Found entity 1: lpm_divide_k9m" {  } { { "db/lpm_divide_k9m.tdf" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/lpm_divide_k9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542940910172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940910172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542940910202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940910202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_64f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_64f " "Found entity 1: alt_u_div_64f" {  } { { "db/alt_u_div_64f.tdf" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/alt_u_div_64f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542940910242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940910242 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ImageDrawer:inst5\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"ImageDrawer:inst5\|lpm_divide:Div1\"" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 681 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542940910282 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ImageDrawer:inst5\|lpm_divide:Div1 " "Instantiated megafunction \"ImageDrawer:inst5\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940910282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940910282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940910282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940910282 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 681 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542940910282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hhm " "Found entity 1: lpm_divide_hhm" {  } { { "db/lpm_divide_hhm.tdf" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/lpm_divide_hhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542940910352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940910352 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ImageDrawer:inst5\|g ImageDrawer:inst5\|r " "Duplicate LATCH primitive \"ImageDrawer:inst5\|g\" merged with LATCH primitive \"ImageDrawer:inst5\|r\"" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 48 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940910853 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ImageDrawer:inst5\|b ImageDrawer:inst5\|r " "Duplicate LATCH primitive \"ImageDrawer:inst5\|b\" merged with LATCH primitive \"ImageDrawer:inst5\|r\"" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 49 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542940910853 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1542940910853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ImageDrawer:inst5\|r " "Latch ImageDrawer:inst5\|r has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImageDrawer:inst5\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal ImageDrawer:inst5\|state\[3\]" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542940910853 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542940910853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ImageDrawer:inst5\|state\[3\] " "Latch ImageDrawer:inst5\|state\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:inst\|column\[0\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:inst\|column\[0\]" {  } { { "VGA_controller.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/VGA_controller.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542940910853 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542940910853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ImageDrawer:inst5\|state\[2\] " "Latch ImageDrawer:inst5\|state\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:inst\|column\[0\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:inst\|column\[0\]" {  } { { "VGA_controller.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/VGA_controller.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542940910853 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542940910853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ImageDrawer:inst5\|counter_col\[15\] " "Latch ImageDrawer:inst5\|counter_col\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImageDrawer:inst5\|counter_col\[7\] " "Ports D and ENA on the latch are fed by the same signal ImageDrawer:inst5\|counter_col\[7\]" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542940910853 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542940910853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ImageDrawer:inst5\|counter_col\[7\] " "Latch ImageDrawer:inst5\|counter_col\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImageDrawer:inst5\|counter_col\[7\] " "Ports D and ENA on the latch are fed by the same signal ImageDrawer:inst5\|counter_col\[7\]" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542940910853 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542940910853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ImageDrawer:inst5\|counter_col\[6\] " "Latch ImageDrawer:inst5\|counter_col\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImageDrawer:inst5\|counter_col\[7\] " "Ports D and ENA on the latch are fed by the same signal ImageDrawer:inst5\|counter_col\[7\]" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542940910853 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542940910853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ImageDrawer:inst5\|counter_col\[9\] " "Latch ImageDrawer:inst5\|counter_col\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImageDrawer:inst5\|counter_col\[7\] " "Ports D and ENA on the latch are fed by the same signal ImageDrawer:inst5\|counter_col\[7\]" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542940910853 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542940910853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ImageDrawer:inst5\|counter_col\[10\] " "Latch ImageDrawer:inst5\|counter_col\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImageDrawer:inst5\|counter_col\[7\] " "Ports D and ENA on the latch are fed by the same signal ImageDrawer:inst5\|counter_col\[7\]" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542940910853 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542940910853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ImageDrawer:inst5\|counter_col\[11\] " "Latch ImageDrawer:inst5\|counter_col\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImageDrawer:inst5\|counter_col\[7\] " "Ports D and ENA on the latch are fed by the same signal ImageDrawer:inst5\|counter_col\[7\]" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542940910853 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542940910853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ImageDrawer:inst5\|counter_col\[12\] " "Latch ImageDrawer:inst5\|counter_col\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImageDrawer:inst5\|counter_col\[7\] " "Ports D and ENA on the latch are fed by the same signal ImageDrawer:inst5\|counter_col\[7\]" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542940910853 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542940910853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ImageDrawer:inst5\|counter_col\[13\] " "Latch ImageDrawer:inst5\|counter_col\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImageDrawer:inst5\|counter_col\[7\] " "Ports D and ENA on the latch are fed by the same signal ImageDrawer:inst5\|counter_col\[7\]" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542940910853 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542940910853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ImageDrawer:inst5\|counter_col\[14\] " "Latch ImageDrawer:inst5\|counter_col\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImageDrawer:inst5\|counter_col\[7\] " "Ports D and ENA on the latch are fed by the same signal ImageDrawer:inst5\|counter_col\[7\]" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542940910853 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542940910853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ImageDrawer:inst5\|counter_col\[8\] " "Latch ImageDrawer:inst5\|counter_col\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImageDrawer:inst5\|counter_col\[7\] " "Ports D and ENA on the latch are fed by the same signal ImageDrawer:inst5\|counter_col\[7\]" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542940910853 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542940910853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ImageDrawer:inst5\|counter_col\[5\] " "Latch ImageDrawer:inst5\|counter_col\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImageDrawer:inst5\|counter_col\[7\] " "Ports D and ENA on the latch are fed by the same signal ImageDrawer:inst5\|counter_col\[7\]" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542940910853 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542940910853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ImageDrawer:inst5\|counter_col\[4\] " "Latch ImageDrawer:inst5\|counter_col\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImageDrawer:inst5\|counter_col\[7\] " "Ports D and ENA on the latch are fed by the same signal ImageDrawer:inst5\|counter_col\[7\]" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542940910853 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542940910853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ImageDrawer:inst5\|counter_col\[3\] " "Latch ImageDrawer:inst5\|counter_col\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImageDrawer:inst5\|counter_col\[7\] " "Ports D and ENA on the latch are fed by the same signal ImageDrawer:inst5\|counter_col\[7\]" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542940910863 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542940910863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ImageDrawer:inst5\|counter_col\[2\] " "Latch ImageDrawer:inst5\|counter_col\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImageDrawer:inst5\|counter_col\[7\] " "Ports D and ENA on the latch are fed by the same signal ImageDrawer:inst5\|counter_col\[7\]" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542940910863 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542940910863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ImageDrawer:inst5\|counter_col\[1\] " "Latch ImageDrawer:inst5\|counter_col\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImageDrawer:inst5\|counter_col\[7\] " "Ports D and ENA on the latch are fed by the same signal ImageDrawer:inst5\|counter_col\[7\]" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542940910863 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542940910863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ImageDrawer:inst5\|counter_col\[0\] " "Latch ImageDrawer:inst5\|counter_col\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImageDrawer:inst5\|counter_col\[7\] " "Ports D and ENA on the latch are fed by the same signal ImageDrawer:inst5\|counter_col\[7\]" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542940910863 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542940910863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ImageDrawer:inst5\|state\[0\] " "Latch ImageDrawer:inst5\|state\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:inst\|column\[0\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:inst\|column\[0\]" {  } { { "VGA_controller.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/VGA_controller.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542940910863 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542940910863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ImageDrawer:inst5\|counter_row\[3\] " "Latch ImageDrawer:inst5\|counter_row\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:inst\|row\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:inst\|row\[3\]" {  } { { "VGA_controller.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/VGA_controller.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542940910863 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542940910863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ImageDrawer:inst5\|state\[1\] " "Latch ImageDrawer:inst5\|state\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:inst\|column\[0\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:inst\|column\[0\]" {  } { { "VGA_controller.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/VGA_controller.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542940910863 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542940910863 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1542940911263 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1542940912524 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542940912524 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "788 " "Implemented 788 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1542940912734 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1542940912734 ""} { "Info" "ICUT_CUT_TM_LCELLS" "778 " "Implemented 778 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1542940912734 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1542940912734 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1542940912734 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 304 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 304 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542940912794 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 22 23:41:52 2018 " "Processing ended: Thu Nov 22 23:41:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542940912794 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542940912794 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542940912794 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542940912794 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1542940914788 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542940914798 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 22 23:41:54 2018 " "Processing started: Thu Nov 22 23:41:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542940914798 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1542940914798 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TpFinal -c main " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TpFinal -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1542940914798 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1542940915368 ""}
{ "Info" "0" "" "Project  = TpFinal" {  } {  } 0 0 "Project  = TpFinal" 0 0 "Fitter" 0 0 1542940915368 ""}
{ "Info" "0" "" "Revision = main" {  } {  } 0 0 "Revision = main" 0 0 "Fitter" 0 0 1542940915368 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1542940915539 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1542940915539 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "main EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"main\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1542940915549 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542940915669 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542940915669 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:inst4\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL:inst4\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst4\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 74 147 0 0 " "Implementing clock multiplication of 74, clock division of 147, and phase shift of 0 degrees (0 ps) for PLL:inst4\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1542940915729 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1542940915729 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL2:inst2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL2:inst2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL2:inst2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1000 0 0 " "Implementing clock multiplication of 1, clock division of 1000, and phase shift of 0 degrees (0 ps) for PLL2:inst2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll2_altpll.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/pll2_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1542940915739 ""}  } { { "db/pll2_altpll.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/pll2_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1542940915739 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1542940915899 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1542940915909 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542940916366 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542940916366 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542940916366 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1542940916366 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/" { { 0 { 0 ""} 0 1603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542940916370 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/" { { 0 { 0 ""} 0 1605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542940916370 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/" { { 0 { 0 ""} 0 1607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542940916370 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/" { { 0 { 0 ""} 0 1609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542940916370 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/" { { 0 { 0 ""} 0 1611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542940916370 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1542940916370 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1542940916372 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "PLL2:inst2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 PLL:inst4\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 " "The parameters of the PLL PLL2:inst2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 and the PLL PLL:inst4\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M PLL:inst4\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 PLL2:inst2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms PLL:inst4\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 and PLL PLL2:inst2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M PLL:inst4\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 74 " "The value of the parameter \"M\" for the PLL atom PLL:inst4\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 is 74" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1542940916880 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M PLL2:inst2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom PLL2:inst2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1542940916880 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1542940916880 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N PLL:inst4\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 PLL2:inst2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms PLL:inst4\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 and PLL PLL2:inst2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N PLL:inst4\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 7 " "The value of the parameter \"N\" for the PLL atom PLL:inst4\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 is 7" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1542940916880 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N PLL2:inst2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom PLL2:inst2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1542940916880 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1542940916880 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R PLL:inst4\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 PLL2:inst2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms PLL:inst4\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 and PLL PLL2:inst2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R PLL:inst4\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 12000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom PLL:inst4\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 is 12000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1542940916880 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R PLL2:inst2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 4000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom PLL2:inst2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 is 4000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1542940916880 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1542940916880 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period PLL:inst4\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 PLL2:inst2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms PLL:inst4\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 and PLL PLL2:inst2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period PLL:inst4\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 16258 " "The value of the parameter \"Min Lock Period\" for the PLL atom PLL:inst4\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 is 16258" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1542940916880 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period PLL2:inst2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom PLL2:inst2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1542940916880 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1542940916880 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period PLL:inst4\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 PLL2:inst2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms PLL:inst4\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 and PLL PLL2:inst2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period PLL:inst4\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 26455 " "The value of the parameter \"Max Lock Period\" for the PLL atom PLL:inst4\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 is 26455" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1542940916880 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period PLL2:inst2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom PLL2:inst2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1542940916880 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1542940916880 ""}  } { { "db/pll2_altpll.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/pll2_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll_altpll.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/pll_altpll.v" 77 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1542940916880 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "PLL2:inst2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 0 Pin_R8 " "PLL \"PLL2:inst2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_R8\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/main.bdf" { { -272 -352 -112 -120 "inst2" "" } } } } { "db/pll2_altpll.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/pll2_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1542940916880 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "37 " "The Timing Analyzer is analyzing 37 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1542940917140 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1542940917140 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1542940917140 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1542940917140 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ImageDrawer:inst5\|counter_col\[0\] ImageDrawer:inst5\|counter_col\[0\] " "Clock target ImageDrawer:inst5\|counter_col\[0\] of clock ImageDrawer:inst5\|counter_col\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1542940917140 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1542940917150 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1542940917150 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1542940917150 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL2:inst2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node PLL2:inst2\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542940917210 ""}  } { { "db/pll2_altpll.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/pll2_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542940917210 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst4\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node PLL:inst4\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542940917210 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/db/pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542940917210 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PseudoPll:inst1\|clk_out  " "Automatically promoted node PseudoPll:inst1\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542940917210 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PseudoPll:inst1\|clk_out~0 " "Destination node PseudoPll:inst1\|clk_out~0" {  } { { "PseudoPll.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/PseudoPll.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/" { { 0 { 0 ""} 0 1511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542940917210 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542940917210 ""}  } { { "PseudoPll.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/PseudoPll.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542940917210 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ImageDrawer:inst5\|counter_row\[3\]~10  " "Automatically promoted node ImageDrawer:inst5\|counter_row\[3\]~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542940917210 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ImageDrawer:inst5\|state\[1\] " "Destination node ImageDrawer:inst5\|state\[1\]" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542940917210 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ImageDrawer:inst5\|state\[2\] " "Destination node ImageDrawer:inst5\|state\[2\]" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542940917210 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ImageDrawer:inst5\|state\[3\] " "Destination node ImageDrawer:inst5\|state\[3\]" {  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542940917210 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542940917210 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/" { { 0 { 0 ""} 0 872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542940917210 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ImageDrawer:inst5\|counter_col\[5\]~2  " "Automatically promoted node ImageDrawer:inst5\|counter_col\[5\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542940917210 ""}  } { { "ImageDrawer.v" "" { Text "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/ImageDrawer.v" 546 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/" { { 0 { 0 ""} 0 830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542940917210 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1542940917490 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542940917490 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542940917490 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542940917490 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542940917490 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1542940917490 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1542940917490 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1542940917490 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1542940917570 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1542940917570 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1542940917570 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542940917620 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1542940917630 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1542940918790 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542940919150 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1542940919170 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1542940921760 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542940921760 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1542940922090 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 12 { 0 ""} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1542940923981 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1542940923981 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1542940928911 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1542940932211 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1542940932211 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542940932221 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.55 " "Total time spent on timing analysis during the Fitter is 1.55 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1542940932381 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542940932401 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542940932701 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542940932701 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542940932971 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542940933601 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/output_files/main.fit.smsg " "Generated suppressed messages file C:/Users/Ezequiel PC/Documents/ITBA/Tercer año/Electronica III/tpf-team-5/Quartus/output_files/main.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1542940934051 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5324 " "Peak virtual memory: 5324 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542940934741 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 22 23:42:14 2018 " "Processing ended: Thu Nov 22 23:42:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542940934741 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542940934741 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542940934741 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1542940934741 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1542940936340 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542940936349 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 22 23:42:16 2018 " "Processing started: Thu Nov 22 23:42:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542940936349 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1542940936349 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TpFinal -c main " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TpFinal -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1542940936350 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1542940937022 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1542940937832 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1542940937898 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542940938171 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 22 23:42:18 2018 " "Processing ended: Thu Nov 22 23:42:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542940938171 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542940938171 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542940938171 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1542940938171 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1542940938921 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1542940940023 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542940940033 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 22 23:42:19 2018 " "Processing started: Thu Nov 22 23:42:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542940940033 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1542940940033 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TpFinal -c main " "Command: quartus_sta TpFinal -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1542940940033 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1542940940443 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1542940940973 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1542940940973 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542940941063 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542940941063 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "37 " "The Timing Analyzer is analyzing 37 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1542940941333 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1542940941533 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1542940941533 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name inclk0 inclk0 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name inclk0 inclk0" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1542940941533 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst4\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst4\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1542940941533 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 1000 -duty_cycle 50.00 -name \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 1000 -duty_cycle 50.00 -name \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1542940941533 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542940941533 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1542940941533 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ImageDrawer:inst5\|counter_col\[0\] ImageDrawer:inst5\|counter_col\[0\] " "create_clock -period 1.000 -name ImageDrawer:inst5\|counter_col\[0\] ImageDrawer:inst5\|counter_col\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542940941533 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PseudoPll:inst1\|clk_out PseudoPll:inst1\|clk_out " "create_clock -period 1.000 -name PseudoPll:inst1\|clk_out PseudoPll:inst1\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542940941533 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name st_signal st_signal " "create_clock -period 1.000 -name st_signal st_signal" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542940941533 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_controller:inst\|column\[0\] VGA_controller:inst\|column\[0\] " "create_clock -period 1.000 -name VGA_controller:inst\|column\[0\] VGA_controller:inst\|column\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542940941533 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ImageDrawer:inst5\|state\[0\] ImageDrawer:inst5\|state\[0\] " "create_clock -period 1.000 -name ImageDrawer:inst5\|state\[0\] ImageDrawer:inst5\|state\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542940941533 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542940941533 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ImageDrawer:inst5\|counter_col\[0\] ImageDrawer:inst5\|counter_col\[0\] " "Clock target ImageDrawer:inst5\|counter_col\[0\] of clock ImageDrawer:inst5\|counter_col\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1542940941533 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1542940941543 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542940941543 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1542940941543 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1542940941553 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1542940941643 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1542940941643 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.298 " "Worst-case setup slack is -16.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940941653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940941653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.298            -296.725 VGA_controller:inst\|column\[0\]  " "  -16.298            -296.725 VGA_controller:inst\|column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940941653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.042            -200.639 ImageDrawer:inst5\|state\[0\]  " "  -12.042            -200.639 ImageDrawer:inst5\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940941653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.174            -164.858 ImageDrawer:inst5\|counter_col\[0\]  " "  -11.174            -164.858 ImageDrawer:inst5\|counter_col\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940941653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.362             -54.610 PseudoPll:inst1\|clk_out  " "   -2.362             -54.610 PseudoPll:inst1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940941653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318               0.000 st_signal  " "    0.318               0.000 st_signal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940941653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.387               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940941653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.003               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   34.003               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940941653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542940941653 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.416 " "Worst-case hold slack is -6.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940941673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940941673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.416             -75.049 VGA_controller:inst\|column\[0\]  " "   -6.416             -75.049 VGA_controller:inst\|column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940941673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.680              -0.680 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.680              -0.680 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940941673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.585              -1.067 ImageDrawer:inst5\|counter_col\[0\]  " "   -0.585              -1.067 ImageDrawer:inst5\|counter_col\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940941673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 PseudoPll:inst1\|clk_out  " "    0.342               0.000 PseudoPll:inst1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940941673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 st_signal  " "    0.385               0.000 st_signal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940941673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.501               0.000 ImageDrawer:inst5\|state\[0\]  " "    0.501               0.000 ImageDrawer:inst5\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940941673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.568               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.568               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940941673 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542940941673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.824 " "Worst-case recovery slack is -4.824" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940941683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940941683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.824              -4.824 ImageDrawer:inst5\|state\[0\]  " "   -4.824              -4.824 ImageDrawer:inst5\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940941683 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542940941683 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.244 " "Worst-case removal slack is 1.244" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940941693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940941693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.244               0.000 ImageDrawer:inst5\|state\[0\]  " "    1.244               0.000 ImageDrawer:inst5\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940941693 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542940941693 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940941713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940941713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.000 st_signal  " "   -3.000              -4.000 st_signal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940941713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.267            -182.430 VGA_controller:inst\|column\[0\]  " "   -1.267            -182.430 VGA_controller:inst\|column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940941713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -26.000 PseudoPll:inst1\|clk_out  " "   -1.000             -26.000 PseudoPll:inst1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940941713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.155              -5.826 ImageDrawer:inst5\|counter_col\[0\]  " "   -0.155              -5.826 ImageDrawer:inst5\|counter_col\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940941713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 ImageDrawer:inst5\|state\[0\]  " "    0.393               0.000 ImageDrawer:inst5\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940941713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.835               0.000 inclk0  " "    9.835               0.000 inclk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940941713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.611               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.611               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940941713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 9999.751               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 9999.751               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940941713 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542940941713 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1542940942093 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1542940942123 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1542940942603 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ImageDrawer:inst5\|counter_col\[0\] ImageDrawer:inst5\|counter_col\[0\] " "Clock target ImageDrawer:inst5\|counter_col\[0\] of clock ImageDrawer:inst5\|counter_col\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1542940942713 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542940942713 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1542940942753 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1542940942753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.486 " "Worst-case setup slack is -14.486" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940942773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940942773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.486            -266.319 VGA_controller:inst\|column\[0\]  " "  -14.486            -266.319 VGA_controller:inst\|column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940942773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.782            -179.132 ImageDrawer:inst5\|state\[0\]  " "  -10.782            -179.132 ImageDrawer:inst5\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940942773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.040            -147.554 ImageDrawer:inst5\|counter_col\[0\]  " "  -10.040            -147.554 ImageDrawer:inst5\|counter_col\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940942773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.043             -46.296 PseudoPll:inst1\|clk_out  " "   -2.043             -46.296 PseudoPll:inst1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940942773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 st_signal  " "    0.398               0.000 st_signal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940942773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.460               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940942773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.523               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   34.523               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940942773 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542940942773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.633 " "Worst-case hold slack is -5.633" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940942813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940942813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.633             -63.842 VGA_controller:inst\|column\[0\]  " "   -5.633             -63.842 VGA_controller:inst\|column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940942813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.675              -0.675 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.675              -0.675 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940942813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.465              -0.803 ImageDrawer:inst5\|counter_col\[0\]  " "   -0.465              -0.803 ImageDrawer:inst5\|counter_col\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940942813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 PseudoPll:inst1\|clk_out  " "    0.298               0.000 PseudoPll:inst1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940942813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 st_signal  " "    0.341               0.000 st_signal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940942813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 ImageDrawer:inst5\|state\[0\]  " "    0.444               0.000 ImageDrawer:inst5\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940942813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.510               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.510               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940942813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542940942813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.379 " "Worst-case recovery slack is -4.379" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940942933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940942933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.379              -4.379 ImageDrawer:inst5\|state\[0\]  " "   -4.379              -4.379 ImageDrawer:inst5\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940942933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542940942933 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.176 " "Worst-case removal slack is 1.176" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940942953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940942953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.176               0.000 ImageDrawer:inst5\|state\[0\]  " "    1.176               0.000 ImageDrawer:inst5\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940942953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542940942953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940942973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940942973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.000 st_signal  " "   -3.000              -4.000 st_signal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940942973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.011            -156.825 VGA_controller:inst\|column\[0\]  " "   -1.011            -156.825 VGA_controller:inst\|column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940942973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -26.000 PseudoPll:inst1\|clk_out  " "   -1.000             -26.000 PseudoPll:inst1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940942973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.062              -1.928 ImageDrawer:inst5\|counter_col\[0\]  " "   -0.062              -1.928 ImageDrawer:inst5\|counter_col\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940942973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 ImageDrawer:inst5\|state\[0\]  " "    0.452               0.000 ImageDrawer:inst5\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940942973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.817               0.000 inclk0  " "    9.817               0.000 inclk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940942973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.607               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.607               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940942973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 9999.747               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 9999.747               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940942973 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542940942973 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1542940943663 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ImageDrawer:inst5\|counter_col\[0\] ImageDrawer:inst5\|counter_col\[0\] " "Clock target ImageDrawer:inst5\|counter_col\[0\] of clock ImageDrawer:inst5\|counter_col\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1542940943833 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542940943843 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1542940943843 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1542940943843 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.963 " "Worst-case setup slack is -8.963" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940943863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940943863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.963            -174.573 VGA_controller:inst\|column\[0\]  " "   -8.963            -174.573 VGA_controller:inst\|column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940943863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.197            -118.955 ImageDrawer:inst5\|state\[0\]  " "   -7.197            -118.955 ImageDrawer:inst5\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940943863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.700             -98.162 ImageDrawer:inst5\|counter_col\[0\]  " "   -6.700             -98.162 ImageDrawer:inst5\|counter_col\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940943863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.933             -19.983 PseudoPll:inst1\|clk_out  " "   -0.933             -19.983 PseudoPll:inst1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940943863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.373               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940943863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626               0.000 st_signal  " "    0.626               0.000 st_signal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940943863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.484               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   36.484               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940943863 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542940943863 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.910 " "Worst-case hold slack is -3.910" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940943883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940943883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.910             -48.062 VGA_controller:inst\|column\[0\]  " "   -3.910             -48.062 VGA_controller:inst\|column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940943883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.488              -0.872 ImageDrawer:inst5\|counter_col\[0\]  " "   -0.488              -0.872 ImageDrawer:inst5\|counter_col\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940943883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.417              -0.417 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.417              -0.417 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940943883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 PseudoPll:inst1\|clk_out  " "    0.178               0.000 PseudoPll:inst1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940943883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 st_signal  " "    0.208               0.000 st_signal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940943883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.255               0.000 ImageDrawer:inst5\|state\[0\]  " "    0.255               0.000 ImageDrawer:inst5\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940943883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.303               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940943883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542940943883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.859 " "Worst-case recovery slack is -2.859" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940943903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940943903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.859              -2.859 ImageDrawer:inst5\|state\[0\]  " "   -2.859              -2.859 ImageDrawer:inst5\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940943903 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542940943903 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.561 " "Worst-case removal slack is 0.561" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940943923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940943923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.561               0.000 ImageDrawer:inst5\|state\[0\]  " "    0.561               0.000 ImageDrawer:inst5\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940943923 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542940943923 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940943943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940943943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.186 st_signal  " "   -3.000              -4.186 st_signal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940943943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -26.000 PseudoPll:inst1\|clk_out  " "   -1.000             -26.000 PseudoPll:inst1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940943943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.639             -64.075 VGA_controller:inst\|column\[0\]  " "   -0.639             -64.075 VGA_controller:inst\|column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940943943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.068              -2.052 ImageDrawer:inst5\|counter_col\[0\]  " "   -0.068              -2.052 ImageDrawer:inst5\|counter_col\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940943943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369               0.000 ImageDrawer:inst5\|state\[0\]  " "    0.369               0.000 ImageDrawer:inst5\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940943943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.587               0.000 inclk0  " "    9.587               0.000 inclk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940943943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.646               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.646               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940943943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 9999.784               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 9999.784               0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542940943943 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542940943943 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1542940945243 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1542940945243 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 9 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542940945523 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 22 23:42:25 2018 " "Processing ended: Thu Nov 22 23:42:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542940945523 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542940945523 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542940945523 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1542940945523 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 322 s " "Quartus Prime Full Compilation was successful. 0 errors, 322 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1542940946443 ""}
