// Seed: 1608211068
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  assign id_3 = id_3;
  assign id_3 = 1'b0;
  assign id_2 = 1;
  wire id_5;
  assign id_1 = id_4;
endmodule
module module_1 (
    input  tri0  id_0,
    input  uwire id_1,
    output tri1  id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
  assign id_4 = 1;
  wire id_5;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_6 = id_7;
  initial id_5 <= 1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
  always @(posedge id_1[1'b0] & 1'b0) id_5 <= 1;
endmodule
