////////////////////////////////////////////////////////////////////////////////
//
// Filename:	../demo-out/regdefs.h
//
// Project:	VideoZip, a ZipCPU SoC supporting video functionality
//
// DO NOT EDIT THIS FILE!
// Computer Generated: This file is computer generated by AUTOFPGA. DO NOT EDIT.
// DO NOT EDIT THIS FILE!
//
// CmdLine:	./autofpga ./autofpga -o ../demo-out -I ../auto-data global.txt clock.txt bkram.txt flash.txt zipmaster.txt wbubus.txt dlyarbiter.txt gps.txt icape.txt mdio.txt spio.txt wboledbw.txt rtcdate.txt hdmi.txt clkcounter.txt gpio.txt pwrcount.txt wbpmic.txt version.txt buserr.txt pic.txt rtcgps.txt wbmouse.txt sdspi.txt
//
// Creator:	Dan Gisselquist, Ph.D.
//		Gisselquist Technology, LLC
//
////////////////////////////////////////////////////////////////////////////////
//
// Copyright (C) 2017, Gisselquist Technology, LLC
//
// This program is free software (firmware): you can redistribute it and/or
// modify it under the terms of  the GNU General Public License as published
// by the Free Software Foundation, either version 3 of the License, or (at
// your option) any later version.
//
// This program is distributed in the hope that it will be useful, but WITHOUT
// ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
// for more details.
//
// You should have received a copy of the GNU General Public License along
// with this program.  (It's in the $(ROOT)/doc directory.  Run make with no
// target there if the PDF file isn't present.)  If not, see
// <http://www.gnu.org/licenses/> for a copy.
//
// License:	GPL, v3, as defined and found on www.gnu.org,
//		http://www.gnu.org/licenses/gpl.html
//
//
////////////////////////////////////////////////////////////////////////////////
//
//
#ifndef	REGDEFS_H
#define	REGDEFS_H


//
// The @REGDEFS.H.INCLUDE tag
//
// @REGDEFS.H.INCLUDE for masters
// @REGDEFS.H.INCLUDE for peripherals
// And finally any master REGDEFS.H.INCLUDE tags
// End of definitions from REGDEFS.H.INCLUDE


//
// Register address definitions, from @REGS.#d
//
#define	R_BUSERR          	0x00200000	// 00200000, wbregs names: BUSERR
#define	R_PIC             	0x00400000	// 00400000, wbregs names: PIC
// HDMI-IN Clock Counter (measures clock speed)
#define	R_HDMI_INCLK      	0x00600000	// 00600000, wbregs names: HCLKIN
// HDMI-OUT Clock Counter (measures clock speed)
#define	R_HDMI_OUTCLK     	0x00800000	// 00800000, wbregs names: HCLKOUT
#define	R_DATE            	0x00a00000	// 00a00000, wbregs names: RTCDATE, DATE
#define	R_GPIO            	0x00c00000	// 00c00000, wbregs names: GPIO, GPI, GPO
#define	R_PWRCOUNT        	0x00e00000	// 00e00000, wbregs names: PWRCOUNT
#define	R_SPIO            	0x01000000	// 01000000, wbregs names: SPIO
// SYSCLK Clock Counter (measures clock speed)
#define	R_SYSCLK          	0x01200000	// 01200000, wbregs names: SYSCLK
#define	R_VERSION         	0x01400000	// 01400000, wbregs names: VERSION
// WB-Microphone registers
#define	R_MIC_DATA        	0x01600000	// 01600000, wbregs names: MICD
#define	R_MIC_CTRL        	0x01600004	// 01600000, wbregs names: MICC
// EDID/I2C Debug Scope
#define	R_EDID_SCOPC      	0x01800000	// 01800000, wbregs names: ESCOPC, ESCOPE
#define	R_EDID_SCOPD      	0x01800004	// 01800000, wbregs names: ESCOPD
// Scope outputs, for the hdmi input values
#define	R_SCOP_HDMIIN_CTRL	0x01a00000	// 01a00000, wbregs names: HINSCOPC, HINSCOPE
#define	R_SCOP_HDMIIN_DATA	0x01a00004	// 01a00000, wbregs names: HINSCOPD
// SDSPI Debugging scope
#define	R_SDSPI_SCOPC     	0x01c00000	// 01c00000, wbregs names: SDSCOPC, SDSCOPE
#define	R_SDSPI_SCOPD     	0x01c00004	// 01c00000, wbregs names: SDSCOPD
// FLASH erase/program configuration registers
#define	R_QSPI_EREG       	0x01e00000	// 01e00000, wbregs names: QSPIE
#define	R_QSPI_CREG       	0x01e00004	// 01e00000, wbregs names: QSPIC
#define	R_QSPI_SREG       	0x01e00008	// 01e00000, wbregs names: QSPIS
#define	R_QSPI_IDREG      	0x01e0000c	// 01e00000, wbregs names: QSPII
// GPS clock tracker, control loop settings registers
#define	R_GPS_ALPHA       	0x02000000	// 02000000, wbregs names: ALPHA
#define	R_GPS_BETA        	0x02000004	// 02000000, wbregs names: BETA
#define	R_GPS_GAMMA       	0x02000008	// 02000000, wbregs names: GAMMA
#define	R_GPS_STEP        	0x0200000c	// 02000000, wbregs names: STEP
// GPS UART registers, similar to WBUART
#define	R_GPSU_SETUP      	0x02200000	// 02200000, wbregs names: GPSSETUP
#define	R_GPSU_FIFO       	0x02200004	// 02200000, wbregs names: GPSFIFO
#define	R_GPSU_UARTRX     	0x02200008	// 02200000, wbregs names: GPSRX
#define	R_GPSU_UARTTX     	0x0220000c	// 02200000, wbregs names: GPSTX
#define	R_MOUSE_STAT      	0x02400000	// 02400000, wbregs names: MSTAT
#define	R_MOUSE_RAW       	0x02400004	// 02400000, wbregs names: MRAW
#define	R_SCRN_MOUSE      	0x02400008	// 02400000, wbregs names: MOUSE
#define	R_SCRN_SIZE       	0x0240000c	// 02400000, wbregs names: MSIZ
#define	R_OLED_CMD        	0x02600000	// 02600000, wbregs names: OLED
#define	R_OLED_CDATA      	0x02600004	// 02600000, wbregs names: OLEDCA
#define	R_OLED_CDATB      	0x02600008	// 02600000, wbregs names: OLEDCB
#define	R_OLED_DATA       	0x0260000c	// 02600000, wbregs names: ODATA
// RTC clock registers
#define	R_CLOCK           	0x02800000	// 02800000, wbregs names: CLOCK, TIMER
#define	R_TIMER           	0x02800004	// 02800000, wbregs names: TIMER
#define	R_STOPWATCH       	0x02800008	// 02800000, wbregs names: STOPWATCH
#define	R_CKALARM         	0x0280000c	// 02800000, wbregs names: ALARM, CKALARM
// SD-SPI addresses
#define	R_SDSPI_CTRL      	0x02a00000	// 02a00000, wbregs names: SDCARD
#define	R_SDSPI_DATA      	0x02a00004	// 02a00000, wbregs names: SDDATA
#define	R_SDSPI_FIFOA     	0x02a00008	// 02a00000, wbregs names: SDFIFOA, SDFIF0, SDFIFA
#define	R_SDSPI_FIFOB     	0x02a0000c	// 02a00000, wbregs names: SDFIFOB, SDFIF1, SDFIFB
// GPS clock test bench registers, for measuring the clock trackers performance
#define	R_GPSTB_FREQ      	0x02c00000	// 02c00000, wbregs names: GPSFREQ
#define	R_GPSTB_JUMP      	0x02c00004	// 02c00000, wbregs names: GPSJUMP
#define	R_GPSTB_ERRHI     	0x02c00008	// 02c00000, wbregs names: ERRHI
#define	R_GPSTB_ERRLO     	0x02c0000c	// 02c00000, wbregs names: ERRLO
#define	R_GPSTB_COUNTHI   	0x02c00010	// 02c00000, wbregs names: CNTHI
#define	R_GPSTB_COUNTLO   	0x02c00014	// 02c00000, wbregs names: CNTLO
#define	R_GPSTB_STEPHI    	0x02c00018	// 02c00000, wbregs names: STEPHI
#define	R_GPSTB_STEPLO    	0x02c0001c	// 02c00000, wbregs names: STEPLO
// HDMI in (sink) bit slip control
#define	R_HIN_FRAMEADDR   	0x02e00000	// 02e00000, wbregs names: HINFRAME
#define	R_HIN_ORIGIN      	0x02e00004	// 02e00000, wbregs names: HINORIGIN
#define	R_HIN_MAXSZ       	0x02e00008	// 02e00000, wbregs names: HINMAXSZ
#define	R_HIN_RESERVED    	0x02e0000c	// 02e00000, wbregs names: HINRESERVED
#define	R_HIN_SYNC_CTRL   	0x02e00010	// 02e00000, wbregs names: HINSYNCC, HINDLY
#define	R_HIN_SLIP        	0x02e00014	// 02e00000, wbregs names: HINSYNCM, HINMANUALSYNC, HINMSYNC, HINSLIP
#define	R_HIN_SYNC_DATA   	0x02e00018	// 02e00000, wbregs names: HINSYNCD, HINSYNCDATA, HINSYNC
#define	R_HIN_SYNCQ       	0x02e0001c	// 02e00000, wbregs names: HINSYNCQ
#define	R_HIN_CKWORD      	0x02e00020	// 02e00000, wbregs names: HINCW, HINCKWORD, HINPIXCLK//, 9-111
#define	R_HIN_COLUMNS     	0x02e00030	// 02e00000, wbregs names: HINCOLS
#define	R_HIN_ROWS        	0x02e00034	// 02e00000, wbregs names: HINROWS
#define	R_HIN_HMODE       	0x02e00038	// 02e00000, wbregs names: HINHMODE
#define	R_HIN_VMODE       	0x02e0003c	// 02e00000, wbregs names: HINVMODE
// FPGA CONFIG REGISTERS: 0x4e0-0x4ff
#define	R_CFG_CRC         	0x03000000	// 03000000, wbregs names: FPGACRC
#define	R_CFG_FAR         	0x03000004	// 03000000, wbregs names: FPGAFAR
#define	R_CFG_FDRI        	0x03000008	// 03000000, wbregs names: FPGAFDRI
#define	R_CFG_FDRO        	0x0300000c	// 03000000, wbregs names: FPGAFDRO
#define	R_CFG_CMD         	0x03000010	// 03000000, wbregs names: FPGACMD
#define	R_CFG_CTL0        	0x03000014	// 03000000, wbregs names: FPGACTL0
#define	R_CFG_MASK        	0x03000018	// 03000000, wbregs names: FPGAMASK
#define	R_CFG_STAT        	0x0300001c	// 03000000, wbregs names: FPGASTAT
#define	R_CFG_LOUT        	0x03000020	// 03000000, wbregs names: FPGALOUT
#define	R_CFG_COR0        	0x03000024	// 03000000, wbregs names: FPGACOR0
#define	R_CFG_MFWR        	0x03000028	// 03000000, wbregs names: FPGAMFWR
#define	R_CFG_CBC         	0x0300002c	// 03000000, wbregs names: FPGACBC
#define	R_CFG_IDCODE      	0x03000030	// 03000000, wbregs names: FPGAIDCODE
#define	R_CFG_AXSS        	0x03000034	// 03000000, wbregs names: FPGAAXSS
#define	R_CFG_COR1        	0x03000038	// 03000000, wbregs names: FPGACOR1
#define	R_CFG_WBSTAR      	0x03000040	// 03000000, wbregs names: WBSTAR
#define	R_CFG_TIMER       	0x03000044	// 03000000, wbregs names: CFGTIMER
#define	R_CFG_BOOTSTS     	0x03000058	// 03000000, wbregs names: BOOTSTS
#define	R_CFG_CTL1        	0x03000060	// 03000000, wbregs names: FPGACTL1
#define	R_CFG_BSPI        	0x0300007c	// 03000000, wbregs names: FPGABSPI
// Ethernet configuration (MDIO) port
#define	R_MDIO_BMCR       	0x03200000	// 03200000, wbregs names: BMCR
#define	R_MDIO_BMSR       	0x03200004	// 03200000, wbregs names: BMSR
#define	R_MDIO_PHYIDR1    	0x03200008	// 03200000, wbregs names: PHYIDR1
#define	R_MDIO_PHYIDR2    	0x0320000c	// 03200000, wbregs names: PHYIDR2
#define	R_MDIO_ANAR       	0x03200010	// 03200000, wbregs names: ANAR
#define	R_MDIO_ANLPAR     	0x03200014	// 03200000, wbregs names: ANLPAR
#define	R_MDIO_ANER       	0x03200018	// 03200000, wbregs names: ANER
#define	R_MDIO_ANNPTR     	0x0320001c	// 03200000, wbregs names: ANNPTR
#define	R_MDIO_PHYSTS     	0x03200040	// 03200000, wbregs names: PHYSYTS
#define	R_MDIO_FCSCR      	0x03200050	// 03200000, wbregs names: FCSCR
#define	R_MDIO_RECR       	0x03200054	// 03200000, wbregs names: RECR
#define	R_MDIO_PCSR       	0x03200058	// 03200000, wbregs names: PCSR
#define	R_MDIO_RBR        	0x0320005c	// 03200000, wbregs names: RBR
#define	R_MDIO_LEDCR      	0x03200060	// 03200000, wbregs names: LEDCR
#define	R_MDIO_PHYCR      	0x03200064	// 03200000, wbregs names: PHYCR
#define	R_MDIO_BTSCR      	0x03200068	// 03200000, wbregs names: BTSCR
#define	R_MDIO_CDCTRL     	0x0320006c	// 03200000, wbregs names: CDCTRL
#define	R_MDIO_EDCR       	0x03200074	// 03200000, wbregs names: EDCR
// HDMI EDID for the input HDMI port
#define	R_EDID_IN         	0x03400000	// 03400000, wbregs names: EDIN
// HDMI EDID for the output (source) HDMI port
#define	R_EDID_CMD        	0x03600000	// 03600000, wbregs names: EDCMD
#define	R_EDID_SPD        	0x03600004	// 03600000, wbregs names: EDSPD
#define	R_EDID_OUT        	0x03600100	// 03600000, wbregs names: EDOUT
#define	BKRAM             	0x03800000	// 03800000, wbregs names: RAM
#define	FLASHMEM          	0x04000000	// 04000000, wbregs names: FLASH


//
// The @REGDEFS.H.DEFNS tag
//
// @REGDEFS.H.DEFNS for masters
#define	R_ZIPCTRL	@$.ZIP_ADDRESS
#define	R_ZIPDATA	@$.ZIP_DBGDATA
#define	CLKFREQHZ	100000000
// @REGDEFS.H.DEFNS for peripherals
#define	BKRAMBASE	58720256
#define	BKRAMLEN	0x00100000
#define	FLASHBASE	67108864
#define	FLASHLEN	0x01000000
#define	FLASHLGLEN	24
// @REGDEFS.H.DEFNS at the top level
// End of definitions from REGDEFS.H.DEFNS
//
// The @REGDEFS.H.INSERT tag
//
// @REGDEFS.H.INSERT for masters

#define	CPU_GO		0x0000
#define	CPU_RESET	0x0040
#define	CPU_INT		0x0080
#define	CPU_STEP	0x0100
#define	CPU_STALL	0x0200
#define	CPU_HALT	0x0400
#define	CPU_CLRCACHE	0x0800
#define	CPU_sR0		0x0000
#define	CPU_sSP		0x000d
#define	CPU_sCC		0x000e
#define	CPU_sPC		0x000f
#define	CPU_uR0		0x0010
#define	CPU_uSP		0x001d
#define	CPU_uCC		0x001e
#define	CPU_uPC		0x001f


// @REGDEFS.H.INSERT for peripherals
// Flash control constants
#define	ERASEFLAG	0x80000000
#define	DISABLEWP	0x10000000
#define	ENABLEWP	0x00000000

#define	SZPAGEB		256
#define	PGLENB		256
#define	SZPAGEW		64
#define	PGLENW		64
#define	NPAGES		256
#define	SECTORSZB	(NPAGES * SZPAGEB)	// In bytes, not words!!
#define	SECTORSZW	(NPAGES * SZPAGEW)	// In words
#define	NSECTORS	64
#define	SECTOROF(A)	((A) & (-1<<16))
#define	SUBSECTOROF(A)	((A) & (-1<<12))
#define	PAGEOF(A)	((A) & (-1<<8))


#define	R_ICONTROL	R_PIC
#define	ISPIF_EN	0x80040004
#define	ISPIF_DIS	0x00040004
#define	ISPIF_CLR	0x00000004
// @REGDEFS.H.INSERT from the top level
typedef	struct {
	unsigned	m_addr;
	const char	*m_name;
} REGNAME;

extern	const	REGNAME	*bregs;
extern	const	int	NREGS;
// #define	NREGS	(sizeof(bregs)/sizeof(bregs[0]))

extern	unsigned	addrdecode(const char *v);
extern	const	char *addrname(const unsigned v);
// End of definitions from REGDEFS.H.INSERT


#endif	// REGDEFS_H
