
---------- Begin Simulation Statistics ----------
final_tick                               164699996000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 437451                       # Simulator instruction rate (inst/s)
host_mem_usage                                 657396                       # Number of bytes of host memory used
host_op_rate                                   438310                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   228.60                       # Real time elapsed on the host
host_tick_rate                              720481490                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.164700                       # Number of seconds simulated
sim_ticks                                164699996000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.647000                       # CPI: cycles per instruction
system.cpu.discardedOps                        191103                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        32034209                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.607165                       # IPC: instructions per cycle
system.cpu.numCycles                        164699996                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132665787                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       174429                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        351086                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          183                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       735161                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          317                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1470774                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            325                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4486455                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735531                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80997                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2104650                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2102552                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.900316                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65407                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             693                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              405                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51307962                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51307962                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51308651                       # number of overall hits
system.cpu.dcache.overall_hits::total        51308651                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       750851                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         750851                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       758583                       # number of overall misses
system.cpu.dcache.overall_misses::total        758583                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  41051794000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  41051794000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  41051794000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  41051794000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52058813                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52058813                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52067234                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52067234                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014423                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014423                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014569                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014569                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54673.688921                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54673.688921                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54116.417057                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54116.417057                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       685526                       # number of writebacks
system.cpu.dcache.writebacks::total            685526                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        17550                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        17550                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        17550                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        17550                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       733301                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       733301                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       735280                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       735280                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  37727089000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  37727089000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  37955573000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  37955573000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014086                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014086                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.014122                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014122                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 51448.298857                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51448.298857                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 51620.570395                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51620.570395                       # average overall mshr miss latency
system.cpu.dcache.replacements                 735024                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40701509                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40701509                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       408236                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        408236                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16909155000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16909155000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41109745                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41109745                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009930                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009930                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41420.048697                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41420.048697                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2332                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2332                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       405904                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       405904                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  15947624000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  15947624000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009874                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009874                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39289.152115                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39289.152115                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10606453                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10606453                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       342615                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       342615                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  24142639000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  24142639000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949068                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949068                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031292                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031292                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70465.796886                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70465.796886                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        15218                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        15218                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       327397                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       327397                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  21779465000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  21779465000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.029902                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029902                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66523.104977                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66523.104977                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          689                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           689                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7732                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7732                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.918181                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.918181                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1979                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1979                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    228484000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    228484000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.235008                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.235008                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 115454.269833                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 115454.269833                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 164699996000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           253.459080                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52044007                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            735280                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             70.781209                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   253.459080                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990075                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990075                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          119                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104869900                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104869900                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 164699996000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 164699996000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 164699996000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42689205                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43477348                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11027026                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      7519899                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7519899                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7519899                       # number of overall hits
system.cpu.icache.overall_hits::total         7519899                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          333                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            333                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          333                       # number of overall misses
system.cpu.icache.overall_misses::total           333                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     35583000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     35583000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     35583000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     35583000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7520232                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7520232                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7520232                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7520232                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000044                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000044                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 106855.855856                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 106855.855856                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 106855.855856                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 106855.855856                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          137                       # number of writebacks
system.cpu.icache.writebacks::total               137                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          333                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          333                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          333                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          333                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     34917000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     34917000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     34917000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     34917000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000044                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000044                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000044                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000044                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 104855.855856                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 104855.855856                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 104855.855856                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 104855.855856                       # average overall mshr miss latency
system.cpu.icache.replacements                    137                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7519899                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7519899                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          333                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           333                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     35583000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     35583000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7520232                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7520232                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 106855.855856                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 106855.855856                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          333                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          333                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     34917000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     34917000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000044                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000044                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 104855.855856                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 104855.855856                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 164699996000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           178.342289                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7520232                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               333                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          22583.279279                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   178.342289                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.696650                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.696650                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          196                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          196                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.765625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          15040797                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         15040797                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 164699996000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 164699996000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 164699996000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 164699996000                       # Cumulative time (in ticks) in various power states
system.cpu.thread17522.numInsts             100000001                       # Number of Instructions committed
system.cpu.thread17522.numOps               100196356                       # Number of Ops committed
system.cpu.thread17522.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   56                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               558879                       # number of demand (read+write) hits
system.l2.demand_hits::total                   558935                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  56                       # number of overall hits
system.l2.overall_hits::.cpu.data              558879                       # number of overall hits
system.l2.overall_hits::total                  558935                       # number of overall hits
system.l2.demand_misses::.cpu.inst                277                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             176401                       # number of demand (read+write) misses
system.l2.demand_misses::total                 176678                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               277                       # number of overall misses
system.l2.overall_misses::.cpu.data            176401                       # number of overall misses
system.l2.overall_misses::total                176678                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     32506000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  23636050000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      23668556000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     32506000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  23636050000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     23668556000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              333                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           735280                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               735613                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             333                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          735280                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              735613                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.831832                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.239910                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.240178                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.831832                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.239910                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.240178                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 117350.180505                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 133990.453569                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 133964.364550                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 117350.180505                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 133990.453569                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 133964.364550                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              141541                       # number of writebacks
system.l2.writebacks::total                    141541                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           275                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        176397                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            176672                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          275                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       176397                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           176672                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     26809000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  20107722000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  20134531000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     26809000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  20107722000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  20134531000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.825826                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.239905                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.240170                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.825826                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.239905                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.240170                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 97487.272727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 113991.292369                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 113965.602925                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 97487.272727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 113991.292369                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 113965.602925                       # average overall mshr miss latency
system.l2.replacements                         174732                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       685526                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           685526                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       685526                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       685526                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          129                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              129                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          129                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          129                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            7                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             7                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            209713                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                209713                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          117684                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              117684                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  16335958000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   16335958000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        327397                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            327397                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.359454                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.359454                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 138812.056014                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 138812.056014                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       117684                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         117684                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  13982278000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13982278000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.359454                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.359454                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 118812.056014                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 118812.056014                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             56                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 56                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          277                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              277                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     32506000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     32506000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          333                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            333                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.831832                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.831832                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 117350.180505                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 117350.180505                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          275                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          275                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     26809000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     26809000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.825826                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.825826                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 97487.272727                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 97487.272727                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        349166                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            349166                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        58717                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           58717                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   7300092000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7300092000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       407883                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        407883                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.143955                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.143955                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 124326.719689                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 124326.719689                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        58713                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        58713                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   6125444000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6125444000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.143946                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.143946                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 104328.581404                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 104328.581404                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 164699996000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2020.832012                       # Cycle average of tags in use
system.l2.tags.total_refs                     1470578                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    176780                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.318690                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.807852                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         9.095903                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2004.928257                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003324                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004441                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.978969                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986734                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          207                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1615                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          212                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11941508                       # Number of tag accesses
system.l2.tags.data_accesses                 11941508                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 164699996000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    566164.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    703270.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.065932756500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        30393                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        30393                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1031760                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             536309                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      176672                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     141541                       # Number of write requests accepted
system.mem_ctrls.readBursts                    706688                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   566164                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2318                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.20                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                706688                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               566164                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  151557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  153214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  153959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  157739                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   24584                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   22861                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   22112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   18328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  16134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  16784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  20109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  21582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  26791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  32071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  31106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  30968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  31202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  31085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  31091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  31155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  31082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  31056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  30912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  30788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  30631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  30527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  28306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  27032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        30393                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.175271                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.669271                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     75.430810                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         30375     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            5      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            7      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         30393                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        30393                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.627612                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.475551                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.421465                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10724     35.28%     35.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              923      3.04%     38.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3015      9.92%     48.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1156      3.80%     52.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            11241     36.99%     89.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              503      1.65%     90.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              294      0.97%     91.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              302      0.99%     92.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24             2123      6.99%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               79      0.26%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               26      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         30393                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  148352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                45228032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             36234496                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    274.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    220.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  164698085000                       # Total gap between requests
system.mem_ctrls.avgGap                     517571.83                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        70400                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     45009280                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     36233536                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 427443.847661052772                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 273280395.222353279591                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 219997188.099506705999                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1100                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       705588                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       566164                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     42421000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  38694389500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3954267862000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     38564.55                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     54839.92                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   6984315.25                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        70400                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     45157632                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      45228032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        70400                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        70400                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     36234496                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     36234496                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          275                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       176397                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         176672                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       141541                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        141541                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       427444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    274181136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        274608580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       427444                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       427444                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    220003017                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       220003017                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    220003017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       427444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    274181136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       494611597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               704370                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              566149                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        43682                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        44469                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        39273                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        42212                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        44971                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        41632                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        44436                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        48776                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        47845                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        46128                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        37722                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        44173                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        42055                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        45246                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        44925                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        46825                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        34736                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        35732                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        30653                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        33720                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        35960                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        33200                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        35740                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        40060                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        39404                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        38120                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        29476                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        35564                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        33104                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        36520                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        36084                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        38076                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             25529873000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            3521850000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        38736810500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                36244.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           54994.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              583310                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             450776                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            82.81                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           79.62                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       236432                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   343.916898                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   293.309536                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   234.565399                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         8117      3.43%      3.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        10210      4.32%      7.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       173323     73.31%     81.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1173      0.50%     81.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        17696      7.48%     89.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1452      0.61%     89.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         4488      1.90%     91.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          196      0.08%     91.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        19777      8.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       236432                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              45079680                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           36233536                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              273.707839                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              219.997188                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.86                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               81.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 164699996000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       832238400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       442345200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     2495080140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    1460561220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 13000865280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  31016854950                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  37125341760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   86373286950                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   524.427985                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  96168271750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5499520000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  63032204250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       855893220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       454914240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     2534121660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    1494736560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 13000865280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  31245172440                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  36933074400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   86518777800                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   525.311353                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  95667455250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5499520000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  63533020750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 164699996000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              58988                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       141541                       # Transaction distribution
system.membus.trans_dist::CleanEvict            32873                       # Transaction distribution
system.membus.trans_dist::ReadExReq            117684                       # Transaction distribution
system.membus.trans_dist::ReadExResp           117684                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         58988                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       527758                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 527758                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     81462528                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                81462528                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            176672                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  176672    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              176672                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 164699996000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          2615742000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3088002250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            408216                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       827067                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          137                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           82689                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           327397                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          327397                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           333                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       407883                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          803                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2205584                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2206387                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       120320                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    363726336                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              363846656                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          174732                       # Total snoops (count)
system.tol2bus.snoopTraffic                  36234496                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           910345                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000567                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.024168                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 909837     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    500      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             910345                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 164699996000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         6956078000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2998998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6617523996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
