#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_00000000010eed90 .scope package, "$unit" "$unit" 2 1;
 .timescale -9 -12;
S_00000000011093d0 .scope module, "async_fifo" "async_fifo" 3 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "wr_data";
    .port_info 1 /INPUT 1 "wr_clk";
    .port_info 2 /INPUT 1 "wr_rst_n";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 1 "rd_clk";
    .port_info 5 /INPUT 1 "rd_rst_n";
    .port_info 6 /INPUT 1 "rd_en";
    .port_info 7 /OUTPUT 1 "fifo_full";
    .port_info 8 /OUTPUT 1 "fifo_empty";
    .port_info 9 /OUTPUT 8 "rd_data";
P_00000000001cad30 .param/l "DATA_DEPTH" 0 3 3, +C4<00000000000000000000000000001000>;
P_00000000001cad68 .param/l "DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000001000>;
P_00000000001cada0 .param/l "PTR_WIDTH" 0 3 5, +C4<00000000000000000000000000000011>;
L_00000000010ec1d0 .functor XOR 4, v000000000115e560_0, L_000000000115d660, C4<0000>, C4<0000>;
L_00000000010ebc90 .functor XOR 4, v00000000010e90c0_0, L_000000000115d200, C4<0000>, C4<0000>;
v00000000010e93e0_0 .net *"_s12", 3 0, L_000000000115d200;  1 drivers
v00000000010e95c0_0 .net *"_s14", 2 0, L_000000000115dac0;  1 drivers
L_000000000115e8b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000010e8f80_0 .net *"_s16", 0 0, L_000000000115e8b0;  1 drivers
v00000000010e8d00_0 .net *"_s4", 3 0, L_000000000115d660;  1 drivers
v00000000010e9020_0 .net *"_s6", 2 0, L_000000000115db60;  1 drivers
L_000000000115e868 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000010e9160_0 .net *"_s8", 0 0, L_000000000115e868;  1 drivers
v00000000010e9480_0 .var "fifo_empty", 0 0;
v00000000010e8e40_0 .var "fifo_full", 0 0;
v00000000010e9840 .array "ram_fifo", 0 7, 7 0;
v00000000010e97a0_0 .net "rd_addr", 2 0, L_000000000115cda0;  1 drivers
o000000000110c188 .functor BUFZ 1, C4<z>; HiZ drive
v00000000010e98e0_0 .net "rd_clk", 0 0, o000000000110c188;  0 drivers
v00000000010e9520_0 .var "rd_data", 7 0;
o000000000110c1e8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000010e9660_0 .net "rd_en", 0 0, o000000000110c1e8;  0 drivers
v00000000010e90c0_0 .var "rd_ptr", 3 0;
v00000000010e92a0_0 .net "rd_ptr_gray", 3 0, L_00000000010ebc90;  1 drivers
v00000000010e9700_0 .var "rd_ptr_gray_r1", 3 0;
v00000000010e9980_0 .var "rd_ptr_gray_r2", 3 0;
o000000000110c2d8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000010e9ac0_0 .net "rd_rst_n", 0 0, o000000000110c2d8;  0 drivers
v00000000010e9b60_0 .net "wr_addr", 2 0, L_000000000115d480;  1 drivers
o000000000110c338 .functor BUFZ 1, C4<z>; HiZ drive
v000000000115d700_0 .net "wr_clk", 0 0, o000000000110c338;  0 drivers
o000000000110c368 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000000000115d7a0_0 .net "wr_data", 7 0, o000000000110c368;  0 drivers
o000000000110c398 .functor BUFZ 1, C4<z>; HiZ drive
v000000000115cd00_0 .net "wr_en", 0 0, o000000000110c398;  0 drivers
v000000000115e560_0 .var "wr_ptr", 3 0;
v000000000115e4c0_0 .net "wr_ptr_gray", 3 0, L_00000000010ec1d0;  1 drivers
v000000000115c940_0 .var "wr_ptr_gray_r1", 3 0;
v000000000115cbc0_0 .var "wr_ptr_gray_r2", 3 0;
o000000000110c488 .functor BUFZ 1, C4<z>; HiZ drive
v000000000115dc00_0 .net "wr_rst_n", 0 0, o000000000110c488;  0 drivers
E_00000000010e8650 .event edge, v00000000010e9ac0_0, v00000000010e92a0_0, v000000000115cbc0_0;
E_00000000010e8a50 .event edge, v000000000115dc00_0, v000000000115e4c0_0, v00000000010e9980_0;
E_00000000010e81d0/0 .event negedge, v000000000115dc00_0;
E_00000000010e81d0/1 .event posedge, v000000000115d700_0;
E_00000000010e81d0 .event/or E_00000000010e81d0/0, E_00000000010e81d0/1;
E_00000000010e7cd0/0 .event negedge, v00000000010e9ac0_0;
E_00000000010e7cd0/1 .event posedge, v00000000010e98e0_0;
E_00000000010e7cd0 .event/or E_00000000010e7cd0/0, E_00000000010e7cd0/1;
L_000000000115d480 .part v000000000115e560_0, 0, 3;
L_000000000115cda0 .part v00000000010e90c0_0, 0, 3;
L_000000000115db60 .part v000000000115e560_0, 1, 3;
L_000000000115d660 .concat [ 3 1 0 0], L_000000000115db60, L_000000000115e868;
L_000000000115dac0 .part v00000000010e90c0_0, 1, 3;
L_000000000115d200 .concat [ 3 1 0 0], L_000000000115dac0, L_000000000115e8b0;
S_0000000001109560 .scope module, "cocotb_iverilog_dump" "cocotb_iverilog_dump" 4 1;
 .timescale -9 -12;
    .scope S_00000000011093d0;
T_0 ;
    %wait E_00000000010e81d0;
    %load/vec4 v000000000115dc00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000115e560_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000000000115cd00_0;
    %load/vec4 v00000000010e8e40_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000000000115e560_0;
    %addi 1, 0, 4;
    %assign/vec4 v000000000115e560_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000000000115e560_0;
    %assign/vec4 v000000000115e560_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000011093d0;
T_1 ;
    %wait E_00000000010e81d0;
    %load/vec4 v000000000115dc00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v00000000010e9b60_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010e9840, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000000000115cd00_0;
    %load/vec4 v00000000010e8e40_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000000000115d7a0_0;
    %load/vec4 v00000000010e9b60_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010e9840, 0, 4;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v00000000010e9b60_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000000010e9840, 4;
    %load/vec4 v00000000010e9b60_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010e9840, 0, 4;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000011093d0;
T_2 ;
    %wait E_00000000010e7cd0;
    %load/vec4 v00000000010e9ac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000010e90c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000000010e9660_0;
    %load/vec4 v00000000010e9480_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v00000000010e90c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000000010e90c0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000000010e90c0_0;
    %assign/vec4 v00000000010e90c0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000011093d0;
T_3 ;
    %wait E_00000000010e7cd0;
    %load/vec4 v00000000010e9ac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000010e9520_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000000010e9660_0;
    %load/vec4 v00000000010e9480_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v00000000010e97a0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000000010e9840, 4;
    %assign/vec4 v00000000010e9520_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v00000000010e9520_0;
    %assign/vec4 v00000000010e9520_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000011093d0;
T_4 ;
    %wait E_00000000010e7cd0;
    %load/vec4 v00000000010e9ac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000115c940_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000115cbc0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000000000115e4c0_0;
    %assign/vec4 v000000000115c940_0, 0;
    %load/vec4 v000000000115c940_0;
    %assign/vec4 v000000000115cbc0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000011093d0;
T_5 ;
    %wait E_00000000010e81d0;
    %load/vec4 v000000000115dc00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000010e9700_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000010e9980_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000000010e92a0_0;
    %assign/vec4 v00000000010e9700_0, 0;
    %load/vec4 v00000000010e9700_0;
    %assign/vec4 v00000000010e9980_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000011093d0;
T_6 ;
    %wait E_00000000010e8a50;
    %load/vec4 v000000000115dc00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010e8e40_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000000000115e4c0_0;
    %load/vec4 v00000000010e9980_0;
    %parti/s 2, 2, 3;
    %inv;
    %load/vec4 v00000000010e9980_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmp/e;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000010e8e40_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010e8e40_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000000011093d0;
T_7 ;
    %wait E_00000000010e8650;
    %load/vec4 v00000000010e9ac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010e9480_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000000010e92a0_0;
    %load/vec4 v000000000115cbc0_0;
    %cmp/e;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000010e9480_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010e9480_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000001109560;
T_8 ;
    %vpi_call/w 4 3 "$dumpfile", "sim_build/async_fifo.fst" {0 0 0};
    %vpi_call/w 4 4 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000000011093d0 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "C:/Users/PC/Desktop/cocotb_test/test_project1/tb/async_fifo.v";
    "sim_build/cocotb_iverilog_dump.v";
