
PI3 carro ucontrolador.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000283c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  08002948  08002948  00012948  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080029b0  080029b0  000129b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080029b4  080029b4  000129b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000074  20000000  080029b8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000001e4  20000074  08002a2c  00020074  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000258  08002a2c  00020258  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
  9 .debug_info   00015611  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002c75  00000000  00000000  000356ae  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00007145  00000000  00000000  00038323  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000a60  00000000  00000000  0003f468  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000e00  00000000  00000000  0003fec8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00005f15  00000000  00000000  00040cc8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00003d17  00000000  00000000  00046bdd  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0004a8f4  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000021a8  00000000  00000000  0004a970  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000074 	.word	0x20000074
 8000128:	00000000 	.word	0x00000000
 800012c:	08002930 	.word	0x08002930

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000078 	.word	0x20000078
 8000148:	08002930 	.word	0x08002930

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800015c:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800015e:	4b0e      	ldr	r3, [pc, #56]	; (8000198 <HAL_InitTick+0x3c>)
{
 8000160:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000162:	7818      	ldrb	r0, [r3, #0]
 8000164:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000168:	fbb3 f3f0 	udiv	r3, r3, r0
 800016c:	4a0b      	ldr	r2, [pc, #44]	; (800019c <HAL_InitTick+0x40>)
 800016e:	6810      	ldr	r0, [r2, #0]
 8000170:	fbb0 f0f3 	udiv	r0, r0, r3
 8000174:	f000 f9b2 	bl	80004dc <HAL_SYSTICK_Config>
 8000178:	4604      	mov	r4, r0
 800017a:	b958      	cbnz	r0, 8000194 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800017c:	2d0f      	cmp	r5, #15
 800017e:	d809      	bhi.n	8000194 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000180:	4602      	mov	r2, r0
 8000182:	4629      	mov	r1, r5
 8000184:	f04f 30ff 	mov.w	r0, #4294967295
 8000188:	f000 f968 	bl	800045c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800018c:	4b04      	ldr	r3, [pc, #16]	; (80001a0 <HAL_InitTick+0x44>)
 800018e:	4620      	mov	r0, r4
 8000190:	601d      	str	r5, [r3, #0]
 8000192:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000194:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000196:	bd38      	pop	{r3, r4, r5, pc}
 8000198:	20000000 	.word	0x20000000
 800019c:	2000000c 	.word	0x2000000c
 80001a0:	20000004 	.word	0x20000004

080001a4 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80001a4:	4a07      	ldr	r2, [pc, #28]	; (80001c4 <HAL_Init+0x20>)
{
 80001a6:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80001a8:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001aa:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80001ac:	f043 0310 	orr.w	r3, r3, #16
 80001b0:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001b2:	f000 f941 	bl	8000438 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80001b6:	2000      	movs	r0, #0
 80001b8:	f7ff ffd0 	bl	800015c <HAL_InitTick>
  HAL_MspInit();
 80001bc:	f001 fdba 	bl	8001d34 <HAL_MspInit>
}
 80001c0:	2000      	movs	r0, #0
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	40022000 	.word	0x40022000

080001c8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80001c8:	4a03      	ldr	r2, [pc, #12]	; (80001d8 <HAL_IncTick+0x10>)
 80001ca:	4b04      	ldr	r3, [pc, #16]	; (80001dc <HAL_IncTick+0x14>)
 80001cc:	6811      	ldr	r1, [r2, #0]
 80001ce:	781b      	ldrb	r3, [r3, #0]
 80001d0:	440b      	add	r3, r1
 80001d2:	6013      	str	r3, [r2, #0]
 80001d4:	4770      	bx	lr
 80001d6:	bf00      	nop
 80001d8:	20000148 	.word	0x20000148
 80001dc:	20000000 	.word	0x20000000

080001e0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80001e0:	4b01      	ldr	r3, [pc, #4]	; (80001e8 <HAL_GetTick+0x8>)
 80001e2:	6818      	ldr	r0, [r3, #0]
}
 80001e4:	4770      	bx	lr
 80001e6:	bf00      	nop
 80001e8:	20000148 	.word	0x20000148

080001ec <HAL_ADC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  __IO uint32_t wait_loop_index = 0U;
 80001ec:	2300      	movs	r3, #0
{ 
 80001ee:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 80001f0:	9301      	str	r3, [sp, #4]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80001f2:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 80001f6:	2b01      	cmp	r3, #1
 80001f8:	d074      	beq.n	80002e4 <HAL_ADC_ConfigChannel+0xf8>
 80001fa:	2301      	movs	r3, #1
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80001fc:	684d      	ldr	r5, [r1, #4]
  __HAL_LOCK(hadc);
 80001fe:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  if (sConfig->Rank < 7U)
 8000202:	2d06      	cmp	r5, #6
 8000204:	6802      	ldr	r2, [r0, #0]
 8000206:	ea4f 0385 	mov.w	r3, r5, lsl #2
 800020a:	680c      	ldr	r4, [r1, #0]
 800020c:	d825      	bhi.n	800025a <HAL_ADC_ConfigChannel+0x6e>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800020e:	442b      	add	r3, r5
 8000210:	251f      	movs	r5, #31
 8000212:	6b56      	ldr	r6, [r2, #52]	; 0x34
 8000214:	3b05      	subs	r3, #5
 8000216:	409d      	lsls	r5, r3
 8000218:	ea26 0505 	bic.w	r5, r6, r5
 800021c:	fa04 f303 	lsl.w	r3, r4, r3
 8000220:	432b      	orrs	r3, r5
 8000222:	6353      	str	r3, [r2, #52]	; 0x34
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000224:	2c09      	cmp	r4, #9
 8000226:	ea4f 0344 	mov.w	r3, r4, lsl #1
 800022a:	688d      	ldr	r5, [r1, #8]
 800022c:	d92f      	bls.n	800028e <HAL_ADC_ConfigChannel+0xa2>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800022e:	2607      	movs	r6, #7
 8000230:	4423      	add	r3, r4
 8000232:	68d1      	ldr	r1, [r2, #12]
 8000234:	3b1e      	subs	r3, #30
 8000236:	409e      	lsls	r6, r3
 8000238:	ea21 0106 	bic.w	r1, r1, r6
 800023c:	fa05 f303 	lsl.w	r3, r5, r3
 8000240:	430b      	orrs	r3, r1
 8000242:	60d3      	str	r3, [r2, #12]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000244:	f1a4 0310 	sub.w	r3, r4, #16
 8000248:	2b01      	cmp	r3, #1
 800024a:	d92b      	bls.n	80002a4 <HAL_ADC_ConfigChannel+0xb8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800024c:	2300      	movs	r3, #0
      tmp_hal_status = HAL_ERROR;
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800024e:	2200      	movs	r2, #0
 8000250:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
}
 8000254:	4618      	mov	r0, r3
 8000256:	b002      	add	sp, #8
 8000258:	bd70      	pop	{r4, r5, r6, pc}
  else if (sConfig->Rank < 13U)
 800025a:	2d0c      	cmp	r5, #12
 800025c:	d80b      	bhi.n	8000276 <HAL_ADC_ConfigChannel+0x8a>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800025e:	442b      	add	r3, r5
 8000260:	251f      	movs	r5, #31
 8000262:	6b16      	ldr	r6, [r2, #48]	; 0x30
 8000264:	3b23      	subs	r3, #35	; 0x23
 8000266:	409d      	lsls	r5, r3
 8000268:	ea26 0505 	bic.w	r5, r6, r5
 800026c:	fa04 f303 	lsl.w	r3, r4, r3
 8000270:	432b      	orrs	r3, r5
 8000272:	6313      	str	r3, [r2, #48]	; 0x30
 8000274:	e7d6      	b.n	8000224 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000276:	442b      	add	r3, r5
 8000278:	251f      	movs	r5, #31
 800027a:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
 800027c:	3b41      	subs	r3, #65	; 0x41
 800027e:	409d      	lsls	r5, r3
 8000280:	ea26 0505 	bic.w	r5, r6, r5
 8000284:	fa04 f303 	lsl.w	r3, r4, r3
 8000288:	432b      	orrs	r3, r5
 800028a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800028c:	e7ca      	b.n	8000224 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800028e:	2607      	movs	r6, #7
 8000290:	6911      	ldr	r1, [r2, #16]
 8000292:	4423      	add	r3, r4
 8000294:	409e      	lsls	r6, r3
 8000296:	ea21 0106 	bic.w	r1, r1, r6
 800029a:	fa05 f303 	lsl.w	r3, r5, r3
 800029e:	430b      	orrs	r3, r1
 80002a0:	6113      	str	r3, [r2, #16]
 80002a2:	e7cf      	b.n	8000244 <HAL_ADC_ConfigChannel+0x58>
    if (hadc->Instance == ADC1)
 80002a4:	4b10      	ldr	r3, [pc, #64]	; (80002e8 <HAL_ADC_ConfigChannel+0xfc>)
 80002a6:	429a      	cmp	r2, r3
 80002a8:	d116      	bne.n	80002d8 <HAL_ADC_ConfigChannel+0xec>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80002aa:	6893      	ldr	r3, [r2, #8]
 80002ac:	021b      	lsls	r3, r3, #8
 80002ae:	d4cd      	bmi.n	800024c <HAL_ADC_ConfigChannel+0x60>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80002b0:	6893      	ldr	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80002b2:	2c10      	cmp	r4, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80002b4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80002b8:	6093      	str	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80002ba:	d1c7      	bne.n	800024c <HAL_ADC_ConfigChannel+0x60>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80002bc:	4b0b      	ldr	r3, [pc, #44]	; (80002ec <HAL_ADC_ConfigChannel+0x100>)
 80002be:	4a0c      	ldr	r2, [pc, #48]	; (80002f0 <HAL_ADC_ConfigChannel+0x104>)
 80002c0:	681b      	ldr	r3, [r3, #0]
 80002c2:	fbb3 f2f2 	udiv	r2, r3, r2
 80002c6:	230a      	movs	r3, #10
 80002c8:	4353      	muls	r3, r2
            wait_loop_index--;
 80002ca:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 80002cc:	9b01      	ldr	r3, [sp, #4]
 80002ce:	2b00      	cmp	r3, #0
 80002d0:	d0bc      	beq.n	800024c <HAL_ADC_ConfigChannel+0x60>
            wait_loop_index--;
 80002d2:	9b01      	ldr	r3, [sp, #4]
 80002d4:	3b01      	subs	r3, #1
 80002d6:	e7f8      	b.n	80002ca <HAL_ADC_ConfigChannel+0xde>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80002d8:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80002da:	f043 0320 	orr.w	r3, r3, #32
 80002de:	6283      	str	r3, [r0, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 80002e0:	2301      	movs	r3, #1
 80002e2:	e7b4      	b.n	800024e <HAL_ADC_ConfigChannel+0x62>
  __HAL_LOCK(hadc);
 80002e4:	2302      	movs	r3, #2
 80002e6:	e7b5      	b.n	8000254 <HAL_ADC_ConfigChannel+0x68>
 80002e8:	40012400 	.word	0x40012400
 80002ec:	2000000c 	.word	0x2000000c
 80002f0:	000f4240 	.word	0x000f4240

080002f4 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80002f4:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80002f6:	6803      	ldr	r3, [r0, #0]
{
 80002f8:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 80002fa:	689a      	ldr	r2, [r3, #8]
 80002fc:	07d2      	lsls	r2, r2, #31
 80002fe:	d401      	bmi.n	8000304 <ADC_ConversionStop_Disable+0x10>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000300:	2000      	movs	r0, #0
 8000302:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 8000304:	689a      	ldr	r2, [r3, #8]
 8000306:	f022 0201 	bic.w	r2, r2, #1
 800030a:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 800030c:	f7ff ff68 	bl	80001e0 <HAL_GetTick>
 8000310:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000312:	6823      	ldr	r3, [r4, #0]
 8000314:	689b      	ldr	r3, [r3, #8]
 8000316:	07db      	lsls	r3, r3, #31
 8000318:	d5f2      	bpl.n	8000300 <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800031a:	f7ff ff61 	bl	80001e0 <HAL_GetTick>
 800031e:	1b40      	subs	r0, r0, r5
 8000320:	2802      	cmp	r0, #2
 8000322:	d9f6      	bls.n	8000312 <ADC_ConversionStop_Disable+0x1e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000324:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000326:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000328:	f043 0310 	orr.w	r3, r3, #16
 800032c:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800032e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000330:	f043 0301 	orr.w	r3, r3, #1
 8000334:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000336:	bd38      	pop	{r3, r4, r5, pc}

08000338 <HAL_ADC_Init>:
{
 8000338:	b570      	push	{r4, r5, r6, lr}
  if(hadc == NULL)
 800033a:	4604      	mov	r4, r0
 800033c:	2800      	cmp	r0, #0
 800033e:	d071      	beq.n	8000424 <HAL_ADC_Init+0xec>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000340:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000342:	b923      	cbnz	r3, 800034e <HAL_ADC_Init+0x16>
    ADC_CLEAR_ERRORCODE(hadc);
 8000344:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 8000346:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 800034a:	f001 fd15 	bl	8001d78 <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800034e:	4620      	mov	r0, r4
 8000350:	f7ff ffd0 	bl	80002f4 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000354:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000356:	f013 0f10 	tst.w	r3, #16
    ADC_STATE_CLR_SET(hadc->State,
 800035a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800035c:	d164      	bne.n	8000428 <HAL_ADC_Init+0xf0>
 800035e:	2800      	cmp	r0, #0
 8000360:	d162      	bne.n	8000428 <HAL_ADC_Init+0xf0>
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8000362:	69e1      	ldr	r1, [r4, #28]
    ADC_STATE_CLR_SET(hadc->State,
 8000364:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8000368:	6862      	ldr	r2, [r4, #4]
    ADC_STATE_CLR_SET(hadc->State,
 800036a:	f023 0302 	bic.w	r3, r3, #2
 800036e:	f043 0302 	orr.w	r3, r3, #2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8000372:	430a      	orrs	r2, r1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000374:	68a1      	ldr	r1, [r4, #8]
    ADC_STATE_CLR_SET(hadc->State,
 8000376:	62a3      	str	r3, [r4, #40]	; 0x28
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 8000378:	68e3      	ldr	r3, [r4, #12]
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800037a:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 800037e:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000382:	d038      	beq.n	80003f6 <HAL_ADC_Init+0xbe>
 8000384:	2901      	cmp	r1, #1
 8000386:	bf14      	ite	ne
 8000388:	4606      	movne	r6, r0
 800038a:	f44f 7680 	moveq.w	r6, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800038e:	6965      	ldr	r5, [r4, #20]
 8000390:	2d01      	cmp	r5, #1
 8000392:	d107      	bne.n	80003a4 <HAL_ADC_Init+0x6c>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000394:	2b00      	cmp	r3, #0
 8000396:	d130      	bne.n	80003fa <HAL_ADC_Init+0xc2>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000398:	69a3      	ldr	r3, [r4, #24]
 800039a:	3b01      	subs	r3, #1
 800039c:	ea46 3543 	orr.w	r5, r6, r3, lsl #13
 80003a0:	f445 6600 	orr.w	r6, r5, #2048	; 0x800
      MODIFY_REG(hadc->Instance->CR1,
 80003a4:	6823      	ldr	r3, [r4, #0]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80003a6:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
      MODIFY_REG(hadc->Instance->CR1,
 80003aa:	685d      	ldr	r5, [r3, #4]
 80003ac:	f425 4569 	bic.w	r5, r5, #59648	; 0xe900
 80003b0:	ea45 0506 	orr.w	r5, r5, r6
 80003b4:	605d      	str	r5, [r3, #4]
      MODIFY_REG(hadc->Instance->CR2,
 80003b6:	689e      	ldr	r6, [r3, #8]
 80003b8:	4d1d      	ldr	r5, [pc, #116]	; (8000430 <HAL_ADC_Init+0xf8>)
 80003ba:	ea05 0506 	and.w	r5, r5, r6
 80003be:	ea45 0502 	orr.w	r5, r5, r2
 80003c2:	609d      	str	r5, [r3, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80003c4:	d001      	beq.n	80003ca <HAL_ADC_Init+0x92>
 80003c6:	2901      	cmp	r1, #1
 80003c8:	d120      	bne.n	800040c <HAL_ADC_Init+0xd4>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80003ca:	6921      	ldr	r1, [r4, #16]
 80003cc:	3901      	subs	r1, #1
 80003ce:	0509      	lsls	r1, r1, #20
    MODIFY_REG(hadc->Instance->SQR1,
 80003d0:	6add      	ldr	r5, [r3, #44]	; 0x2c
 80003d2:	f425 0570 	bic.w	r5, r5, #15728640	; 0xf00000
 80003d6:	4329      	orrs	r1, r5
 80003d8:	62d9      	str	r1, [r3, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80003da:	6899      	ldr	r1, [r3, #8]
 80003dc:	4b15      	ldr	r3, [pc, #84]	; (8000434 <HAL_ADC_Init+0xfc>)
 80003de:	400b      	ands	r3, r1
 80003e0:	429a      	cmp	r2, r3
 80003e2:	d115      	bne.n	8000410 <HAL_ADC_Init+0xd8>
      ADC_CLEAR_ERRORCODE(hadc);
 80003e4:	2300      	movs	r3, #0
 80003e6:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 80003e8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80003ea:	f023 0303 	bic.w	r3, r3, #3
 80003ee:	f043 0301 	orr.w	r3, r3, #1
 80003f2:	62a3      	str	r3, [r4, #40]	; 0x28
 80003f4:	bd70      	pop	{r4, r5, r6, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80003f6:	460e      	mov	r6, r1
 80003f8:	e7c9      	b.n	800038e <HAL_ADC_Init+0x56>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80003fa:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80003fc:	f043 0320 	orr.w	r3, r3, #32
 8000400:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000402:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000404:	f043 0301 	orr.w	r3, r3, #1
 8000408:	62e3      	str	r3, [r4, #44]	; 0x2c
 800040a:	e7cb      	b.n	80003a4 <HAL_ADC_Init+0x6c>
  uint32_t tmp_sqr1 = 0U;
 800040c:	2100      	movs	r1, #0
 800040e:	e7df      	b.n	80003d0 <HAL_ADC_Init+0x98>
      ADC_STATE_CLR_SET(hadc->State,
 8000410:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000412:	f023 0312 	bic.w	r3, r3, #18
 8000416:	f043 0310 	orr.w	r3, r3, #16
 800041a:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800041c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800041e:	f043 0301 	orr.w	r3, r3, #1
 8000422:	62e3      	str	r3, [r4, #44]	; 0x2c
    return HAL_ERROR;
 8000424:	2001      	movs	r0, #1
}
 8000426:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000428:	f043 0310 	orr.w	r3, r3, #16
 800042c:	62a3      	str	r3, [r4, #40]	; 0x28
 800042e:	e7f9      	b.n	8000424 <HAL_ADC_Init+0xec>
 8000430:	ffe1f7fd 	.word	0xffe1f7fd
 8000434:	ff1f0efe 	.word	0xff1f0efe

08000438 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000438:	4a07      	ldr	r2, [pc, #28]	; (8000458 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800043a:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800043c:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800043e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000442:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000446:	041b      	lsls	r3, r3, #16
 8000448:	0c1b      	lsrs	r3, r3, #16
 800044a:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800044e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8000452:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000454:	60d3      	str	r3, [r2, #12]
 8000456:	4770      	bx	lr
 8000458:	e000ed00 	.word	0xe000ed00

0800045c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800045c:	4b17      	ldr	r3, [pc, #92]	; (80004bc <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800045e:	b530      	push	{r4, r5, lr}
 8000460:	68dc      	ldr	r4, [r3, #12]
 8000462:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000466:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800046a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800046c:	2b04      	cmp	r3, #4
 800046e:	bf28      	it	cs
 8000470:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000472:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000474:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000478:	bf98      	it	ls
 800047a:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800047c:	fa05 f303 	lsl.w	r3, r5, r3
 8000480:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000484:	bf88      	it	hi
 8000486:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000488:	4019      	ands	r1, r3
 800048a:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800048c:	fa05 f404 	lsl.w	r4, r5, r4
 8000490:	3c01      	subs	r4, #1
 8000492:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000494:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000496:	ea42 0201 	orr.w	r2, r2, r1
 800049a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800049e:	bfaf      	iteee	ge
 80004a0:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004a4:	4b06      	ldrlt	r3, [pc, #24]	; (80004c0 <HAL_NVIC_SetPriority+0x64>)
 80004a6:	f000 000f 	andlt.w	r0, r0, #15
 80004aa:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004ac:	bfa5      	ittet	ge
 80004ae:	b2d2      	uxtbge	r2, r2
 80004b0:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004b4:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004b6:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	e000ed00 	.word	0xe000ed00
 80004c0:	e000ed14 	.word	0xe000ed14

080004c4 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80004c4:	2301      	movs	r3, #1
 80004c6:	0942      	lsrs	r2, r0, #5
 80004c8:	f000 001f 	and.w	r0, r0, #31
 80004cc:	fa03 f000 	lsl.w	r0, r3, r0
 80004d0:	4b01      	ldr	r3, [pc, #4]	; (80004d8 <HAL_NVIC_EnableIRQ+0x14>)
 80004d2:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80004d6:	4770      	bx	lr
 80004d8:	e000e100 	.word	0xe000e100

080004dc <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80004dc:	3801      	subs	r0, #1
 80004de:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80004e2:	d20a      	bcs.n	80004fa <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004e4:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80004e6:	4b06      	ldr	r3, [pc, #24]	; (8000500 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004e8:	4a06      	ldr	r2, [pc, #24]	; (8000504 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80004ea:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004ec:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80004f0:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80004f2:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80004f4:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80004f6:	601a      	str	r2, [r3, #0]
 80004f8:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80004fa:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80004fc:	4770      	bx	lr
 80004fe:	bf00      	nop
 8000500:	e000e010 	.word	0xe000e010
 8000504:	e000ed00 	.word	0xe000ed00

08000508 <HAL_DMA_Abort_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000508:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
{  
 800050c:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800050e:	2b02      	cmp	r3, #2
 8000510:	d003      	beq.n	800051a <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000512:	2304      	movs	r3, #4
 8000514:	6383      	str	r3, [r0, #56]	; 0x38
        
    status = HAL_ERROR;
 8000516:	2001      	movs	r0, #1
 8000518:	bd10      	pop	{r4, pc}
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800051a:	6803      	ldr	r3, [r0, #0]
 800051c:	681a      	ldr	r2, [r3, #0]
 800051e:	f022 020e 	bic.w	r2, r2, #14
 8000522:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000524:	681a      	ldr	r2, [r3, #0]
 8000526:	f022 0201 	bic.w	r2, r2, #1
 800052a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800052c:	4a18      	ldr	r2, [pc, #96]	; (8000590 <HAL_DMA_Abort_IT+0x88>)
 800052e:	4293      	cmp	r3, r2
 8000530:	d01f      	beq.n	8000572 <HAL_DMA_Abort_IT+0x6a>
 8000532:	3214      	adds	r2, #20
 8000534:	4293      	cmp	r3, r2
 8000536:	d01e      	beq.n	8000576 <HAL_DMA_Abort_IT+0x6e>
 8000538:	3214      	adds	r2, #20
 800053a:	4293      	cmp	r3, r2
 800053c:	d01d      	beq.n	800057a <HAL_DMA_Abort_IT+0x72>
 800053e:	3214      	adds	r2, #20
 8000540:	4293      	cmp	r3, r2
 8000542:	d01d      	beq.n	8000580 <HAL_DMA_Abort_IT+0x78>
 8000544:	3214      	adds	r2, #20
 8000546:	4293      	cmp	r3, r2
 8000548:	d01d      	beq.n	8000586 <HAL_DMA_Abort_IT+0x7e>
 800054a:	3214      	adds	r2, #20
 800054c:	4293      	cmp	r3, r2
 800054e:	bf0c      	ite	eq
 8000550:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 8000554:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
 8000558:	4a0e      	ldr	r2, [pc, #56]	; (8000594 <HAL_DMA_Abort_IT+0x8c>)

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800055a:	2400      	movs	r4, #0
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800055c:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 800055e:	2301      	movs	r3, #1
 8000560:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000564:	6b43      	ldr	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 8000566:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 800056a:	b17b      	cbz	r3, 800058c <HAL_DMA_Abort_IT+0x84>
    {
      hdma->XferAbortCallback(hdma);
 800056c:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 800056e:	4620      	mov	r0, r4
 8000570:	bd10      	pop	{r4, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000572:	2301      	movs	r3, #1
 8000574:	e7f0      	b.n	8000558 <HAL_DMA_Abort_IT+0x50>
 8000576:	2310      	movs	r3, #16
 8000578:	e7ee      	b.n	8000558 <HAL_DMA_Abort_IT+0x50>
 800057a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800057e:	e7eb      	b.n	8000558 <HAL_DMA_Abort_IT+0x50>
 8000580:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000584:	e7e8      	b.n	8000558 <HAL_DMA_Abort_IT+0x50>
 8000586:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800058a:	e7e5      	b.n	8000558 <HAL_DMA_Abort_IT+0x50>
  HAL_StatusTypeDef status = HAL_OK;
 800058c:	4618      	mov	r0, r3
    } 
  }
  return status;
}
 800058e:	bd10      	pop	{r4, pc}
 8000590:	40020008 	.word	0x40020008
 8000594:	40020000 	.word	0x40020000

08000598 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000598:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 800059c:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 800059e:	4616      	mov	r6, r2
 80005a0:	4b65      	ldr	r3, [pc, #404]	; (8000738 <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80005a2:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 8000748 <HAL_GPIO_Init+0x1b0>
 80005a6:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 800074c <HAL_GPIO_Init+0x1b4>
    ioposition = (0x01U << position);
 80005aa:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80005ae:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 80005b0:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80005b4:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 80005b8:	45a0      	cmp	r8, r4
 80005ba:	d17f      	bne.n	80006bc <HAL_GPIO_Init+0x124>
      switch (GPIO_Init->Mode)
 80005bc:	684d      	ldr	r5, [r1, #4]
 80005be:	2d12      	cmp	r5, #18
 80005c0:	f000 80af 	beq.w	8000722 <HAL_GPIO_Init+0x18a>
 80005c4:	f200 8088 	bhi.w	80006d8 <HAL_GPIO_Init+0x140>
 80005c8:	2d02      	cmp	r5, #2
 80005ca:	f000 80a7 	beq.w	800071c <HAL_GPIO_Init+0x184>
 80005ce:	d87c      	bhi.n	80006ca <HAL_GPIO_Init+0x132>
 80005d0:	2d00      	cmp	r5, #0
 80005d2:	f000 808e 	beq.w	80006f2 <HAL_GPIO_Init+0x15a>
 80005d6:	2d01      	cmp	r5, #1
 80005d8:	f000 809e 	beq.w	8000718 <HAL_GPIO_Init+0x180>
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80005dc:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80005e0:	2cff      	cmp	r4, #255	; 0xff
 80005e2:	bf93      	iteet	ls
 80005e4:	4682      	movls	sl, r0
 80005e6:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 80005ea:	3d08      	subhi	r5, #8
 80005ec:	f8d0 b000 	ldrls.w	fp, [r0]
 80005f0:	bf92      	itee	ls
 80005f2:	00b5      	lslls	r5, r6, #2
 80005f4:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 80005f8:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80005fa:	fa09 f805 	lsl.w	r8, r9, r5
 80005fe:	ea2b 0808 	bic.w	r8, fp, r8
 8000602:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000606:	bf88      	it	hi
 8000608:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800060c:	ea48 0505 	orr.w	r5, r8, r5
 8000610:	f8ca 5000 	str.w	r5, [sl]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000614:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8000618:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 800061c:	d04e      	beq.n	80006bc <HAL_GPIO_Init+0x124>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800061e:	4d47      	ldr	r5, [pc, #284]	; (800073c <HAL_GPIO_Init+0x1a4>)
 8000620:	4f46      	ldr	r7, [pc, #280]	; (800073c <HAL_GPIO_Init+0x1a4>)
 8000622:	69ad      	ldr	r5, [r5, #24]
 8000624:	f026 0803 	bic.w	r8, r6, #3
 8000628:	f045 0501 	orr.w	r5, r5, #1
 800062c:	61bd      	str	r5, [r7, #24]
 800062e:	69bd      	ldr	r5, [r7, #24]
 8000630:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8000634:	f005 0501 	and.w	r5, r5, #1
 8000638:	9501      	str	r5, [sp, #4]
 800063a:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800063e:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000642:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000644:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 8000648:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800064c:	fa09 f90b 	lsl.w	r9, r9, fp
 8000650:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000654:	4d3a      	ldr	r5, [pc, #232]	; (8000740 <HAL_GPIO_Init+0x1a8>)
 8000656:	42a8      	cmp	r0, r5
 8000658:	d068      	beq.n	800072c <HAL_GPIO_Init+0x194>
 800065a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800065e:	42a8      	cmp	r0, r5
 8000660:	d066      	beq.n	8000730 <HAL_GPIO_Init+0x198>
 8000662:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000666:	42a8      	cmp	r0, r5
 8000668:	d064      	beq.n	8000734 <HAL_GPIO_Init+0x19c>
 800066a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800066e:	42a8      	cmp	r0, r5
 8000670:	bf0c      	ite	eq
 8000672:	2503      	moveq	r5, #3
 8000674:	2504      	movne	r5, #4
 8000676:	fa05 f50b 	lsl.w	r5, r5, fp
 800067a:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2U] = temp;
 800067e:	f8c8 5008 	str.w	r5, [r8, #8]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000682:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000684:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8000688:	bf14      	ite	ne
 800068a:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800068c:	43a5      	biceq	r5, r4
 800068e:	601d      	str	r5, [r3, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000690:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000692:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8000696:	bf14      	ite	ne
 8000698:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800069a:	43a5      	biceq	r5, r4
 800069c:	605d      	str	r5, [r3, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800069e:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80006a0:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 80006a4:	bf14      	ite	ne
 80006a6:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80006a8:	43a5      	biceq	r5, r4
 80006aa:	609d      	str	r5, [r3, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80006ac:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80006ae:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 80006b2:	bf14      	ite	ne
 80006b4:	432c      	orrne	r4, r5
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80006b6:	ea25 0404 	biceq.w	r4, r5, r4
 80006ba:	60dc      	str	r4, [r3, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 80006bc:	3601      	adds	r6, #1
 80006be:	2e10      	cmp	r6, #16
 80006c0:	f47f af73 	bne.w	80005aa <HAL_GPIO_Init+0x12>
        }
      }
    }
  }
}
 80006c4:	b003      	add	sp, #12
 80006c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 80006ca:	2d03      	cmp	r5, #3
 80006cc:	d022      	beq.n	8000714 <HAL_GPIO_Init+0x17c>
 80006ce:	2d11      	cmp	r5, #17
 80006d0:	d184      	bne.n	80005dc <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80006d2:	68ca      	ldr	r2, [r1, #12]
 80006d4:	3204      	adds	r2, #4
          break;
 80006d6:	e781      	b.n	80005dc <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 80006d8:	4f1a      	ldr	r7, [pc, #104]	; (8000744 <HAL_GPIO_Init+0x1ac>)
 80006da:	42bd      	cmp	r5, r7
 80006dc:	d009      	beq.n	80006f2 <HAL_GPIO_Init+0x15a>
 80006de:	d812      	bhi.n	8000706 <HAL_GPIO_Init+0x16e>
 80006e0:	f8df 906c 	ldr.w	r9, [pc, #108]	; 8000750 <HAL_GPIO_Init+0x1b8>
 80006e4:	454d      	cmp	r5, r9
 80006e6:	d004      	beq.n	80006f2 <HAL_GPIO_Init+0x15a>
 80006e8:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 80006ec:	454d      	cmp	r5, r9
 80006ee:	f47f af75 	bne.w	80005dc <HAL_GPIO_Init+0x44>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80006f2:	688a      	ldr	r2, [r1, #8]
 80006f4:	b1c2      	cbz	r2, 8000728 <HAL_GPIO_Init+0x190>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80006f6:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 80006f8:	bf0c      	ite	eq
 80006fa:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 80006fe:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000702:	2208      	movs	r2, #8
 8000704:	e76a      	b.n	80005dc <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8000706:	4575      	cmp	r5, lr
 8000708:	d0f3      	beq.n	80006f2 <HAL_GPIO_Init+0x15a>
 800070a:	4565      	cmp	r5, ip
 800070c:	d0f1      	beq.n	80006f2 <HAL_GPIO_Init+0x15a>
 800070e:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8000754 <HAL_GPIO_Init+0x1bc>
 8000712:	e7eb      	b.n	80006ec <HAL_GPIO_Init+0x154>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000714:	2200      	movs	r2, #0
 8000716:	e761      	b.n	80005dc <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000718:	68ca      	ldr	r2, [r1, #12]
          break;
 800071a:	e75f      	b.n	80005dc <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800071c:	68ca      	ldr	r2, [r1, #12]
 800071e:	3208      	adds	r2, #8
          break;
 8000720:	e75c      	b.n	80005dc <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000722:	68ca      	ldr	r2, [r1, #12]
 8000724:	320c      	adds	r2, #12
          break;
 8000726:	e759      	b.n	80005dc <HAL_GPIO_Init+0x44>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000728:	2204      	movs	r2, #4
 800072a:	e757      	b.n	80005dc <HAL_GPIO_Init+0x44>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800072c:	2500      	movs	r5, #0
 800072e:	e7a2      	b.n	8000676 <HAL_GPIO_Init+0xde>
 8000730:	2501      	movs	r5, #1
 8000732:	e7a0      	b.n	8000676 <HAL_GPIO_Init+0xde>
 8000734:	2502      	movs	r5, #2
 8000736:	e79e      	b.n	8000676 <HAL_GPIO_Init+0xde>
 8000738:	40010400 	.word	0x40010400
 800073c:	40021000 	.word	0x40021000
 8000740:	40010800 	.word	0x40010800
 8000744:	10210000 	.word	0x10210000
 8000748:	10310000 	.word	0x10310000
 800074c:	10320000 	.word	0x10320000
 8000750:	10110000 	.word	0x10110000
 8000754:	10220000 	.word	0x10220000

08000758 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000758:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800075a:	4b04      	ldr	r3, [pc, #16]	; (800076c <HAL_GPIO_EXTI_IRQHandler+0x14>)
 800075c:	6959      	ldr	r1, [r3, #20]
 800075e:	4201      	tst	r1, r0
 8000760:	d002      	beq.n	8000768 <HAL_GPIO_EXTI_IRQHandler+0x10>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000762:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000764:	f001 fa7e 	bl	8001c64 <HAL_GPIO_EXTI_Callback>
 8000768:	bd08      	pop	{r3, pc}
 800076a:	bf00      	nop
 800076c:	40010400 	.word	0x40010400

08000770 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000770:	6803      	ldr	r3, [r0, #0]
{
 8000772:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000776:	07db      	lsls	r3, r3, #31
{
 8000778:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800077a:	d410      	bmi.n	800079e <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800077c:	682b      	ldr	r3, [r5, #0]
 800077e:	079f      	lsls	r7, r3, #30
 8000780:	d45e      	bmi.n	8000840 <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000782:	682b      	ldr	r3, [r5, #0]
 8000784:	0719      	lsls	r1, r3, #28
 8000786:	f100 8095 	bmi.w	80008b4 <HAL_RCC_OscConfig+0x144>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800078a:	682b      	ldr	r3, [r5, #0]
 800078c:	075a      	lsls	r2, r3, #29
 800078e:	f100 80bf 	bmi.w	8000910 <HAL_RCC_OscConfig+0x1a0>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000792:	69ea      	ldr	r2, [r5, #28]
 8000794:	2a00      	cmp	r2, #0
 8000796:	f040 812d 	bne.w	80009f4 <HAL_RCC_OscConfig+0x284>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 800079a:	2000      	movs	r0, #0
 800079c:	e014      	b.n	80007c8 <HAL_RCC_OscConfig+0x58>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800079e:	4c90      	ldr	r4, [pc, #576]	; (80009e0 <HAL_RCC_OscConfig+0x270>)
 80007a0:	6863      	ldr	r3, [r4, #4]
 80007a2:	f003 030c 	and.w	r3, r3, #12
 80007a6:	2b04      	cmp	r3, #4
 80007a8:	d007      	beq.n	80007ba <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80007aa:	6863      	ldr	r3, [r4, #4]
 80007ac:	f003 030c 	and.w	r3, r3, #12
 80007b0:	2b08      	cmp	r3, #8
 80007b2:	d10c      	bne.n	80007ce <HAL_RCC_OscConfig+0x5e>
 80007b4:	6863      	ldr	r3, [r4, #4]
 80007b6:	03de      	lsls	r6, r3, #15
 80007b8:	d509      	bpl.n	80007ce <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80007ba:	6823      	ldr	r3, [r4, #0]
 80007bc:	039c      	lsls	r4, r3, #14
 80007be:	d5dd      	bpl.n	800077c <HAL_RCC_OscConfig+0xc>
 80007c0:	686b      	ldr	r3, [r5, #4]
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d1da      	bne.n	800077c <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 80007c6:	2001      	movs	r0, #1
}
 80007c8:	b002      	add	sp, #8
 80007ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80007ce:	686b      	ldr	r3, [r5, #4]
 80007d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80007d4:	d110      	bne.n	80007f8 <HAL_RCC_OscConfig+0x88>
 80007d6:	6823      	ldr	r3, [r4, #0]
 80007d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80007dc:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80007de:	f7ff fcff 	bl	80001e0 <HAL_GetTick>
 80007e2:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80007e4:	6823      	ldr	r3, [r4, #0]
 80007e6:	0398      	lsls	r0, r3, #14
 80007e8:	d4c8      	bmi.n	800077c <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80007ea:	f7ff fcf9 	bl	80001e0 <HAL_GetTick>
 80007ee:	1b80      	subs	r0, r0, r6
 80007f0:	2864      	cmp	r0, #100	; 0x64
 80007f2:	d9f7      	bls.n	80007e4 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 80007f4:	2003      	movs	r0, #3
 80007f6:	e7e7      	b.n	80007c8 <HAL_RCC_OscConfig+0x58>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80007f8:	b99b      	cbnz	r3, 8000822 <HAL_RCC_OscConfig+0xb2>
 80007fa:	6823      	ldr	r3, [r4, #0]
 80007fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000800:	6023      	str	r3, [r4, #0]
 8000802:	6823      	ldr	r3, [r4, #0]
 8000804:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000808:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800080a:	f7ff fce9 	bl	80001e0 <HAL_GetTick>
 800080e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000810:	6823      	ldr	r3, [r4, #0]
 8000812:	0399      	lsls	r1, r3, #14
 8000814:	d5b2      	bpl.n	800077c <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000816:	f7ff fce3 	bl	80001e0 <HAL_GetTick>
 800081a:	1b80      	subs	r0, r0, r6
 800081c:	2864      	cmp	r0, #100	; 0x64
 800081e:	d9f7      	bls.n	8000810 <HAL_RCC_OscConfig+0xa0>
 8000820:	e7e8      	b.n	80007f4 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000822:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000826:	6823      	ldr	r3, [r4, #0]
 8000828:	d103      	bne.n	8000832 <HAL_RCC_OscConfig+0xc2>
 800082a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800082e:	6023      	str	r3, [r4, #0]
 8000830:	e7d1      	b.n	80007d6 <HAL_RCC_OscConfig+0x66>
 8000832:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000836:	6023      	str	r3, [r4, #0]
 8000838:	6823      	ldr	r3, [r4, #0]
 800083a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800083e:	e7cd      	b.n	80007dc <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000840:	4c67      	ldr	r4, [pc, #412]	; (80009e0 <HAL_RCC_OscConfig+0x270>)
 8000842:	6863      	ldr	r3, [r4, #4]
 8000844:	f013 0f0c 	tst.w	r3, #12
 8000848:	d007      	beq.n	800085a <HAL_RCC_OscConfig+0xea>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800084a:	6863      	ldr	r3, [r4, #4]
 800084c:	f003 030c 	and.w	r3, r3, #12
 8000850:	2b08      	cmp	r3, #8
 8000852:	d110      	bne.n	8000876 <HAL_RCC_OscConfig+0x106>
 8000854:	6863      	ldr	r3, [r4, #4]
 8000856:	03da      	lsls	r2, r3, #15
 8000858:	d40d      	bmi.n	8000876 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800085a:	6823      	ldr	r3, [r4, #0]
 800085c:	079b      	lsls	r3, r3, #30
 800085e:	d502      	bpl.n	8000866 <HAL_RCC_OscConfig+0xf6>
 8000860:	692b      	ldr	r3, [r5, #16]
 8000862:	2b01      	cmp	r3, #1
 8000864:	d1af      	bne.n	80007c6 <HAL_RCC_OscConfig+0x56>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000866:	6823      	ldr	r3, [r4, #0]
 8000868:	696a      	ldr	r2, [r5, #20]
 800086a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800086e:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000872:	6023      	str	r3, [r4, #0]
 8000874:	e785      	b.n	8000782 <HAL_RCC_OscConfig+0x12>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000876:	692a      	ldr	r2, [r5, #16]
 8000878:	4b5a      	ldr	r3, [pc, #360]	; (80009e4 <HAL_RCC_OscConfig+0x274>)
 800087a:	b16a      	cbz	r2, 8000898 <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_HSI_ENABLE();
 800087c:	2201      	movs	r2, #1
 800087e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000880:	f7ff fcae 	bl	80001e0 <HAL_GetTick>
 8000884:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000886:	6823      	ldr	r3, [r4, #0]
 8000888:	079f      	lsls	r7, r3, #30
 800088a:	d4ec      	bmi.n	8000866 <HAL_RCC_OscConfig+0xf6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800088c:	f7ff fca8 	bl	80001e0 <HAL_GetTick>
 8000890:	1b80      	subs	r0, r0, r6
 8000892:	2802      	cmp	r0, #2
 8000894:	d9f7      	bls.n	8000886 <HAL_RCC_OscConfig+0x116>
 8000896:	e7ad      	b.n	80007f4 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8000898:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800089a:	f7ff fca1 	bl	80001e0 <HAL_GetTick>
 800089e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80008a0:	6823      	ldr	r3, [r4, #0]
 80008a2:	0798      	lsls	r0, r3, #30
 80008a4:	f57f af6d 	bpl.w	8000782 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80008a8:	f7ff fc9a 	bl	80001e0 <HAL_GetTick>
 80008ac:	1b80      	subs	r0, r0, r6
 80008ae:	2802      	cmp	r0, #2
 80008b0:	d9f6      	bls.n	80008a0 <HAL_RCC_OscConfig+0x130>
 80008b2:	e79f      	b.n	80007f4 <HAL_RCC_OscConfig+0x84>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80008b4:	69aa      	ldr	r2, [r5, #24]
 80008b6:	4c4a      	ldr	r4, [pc, #296]	; (80009e0 <HAL_RCC_OscConfig+0x270>)
 80008b8:	4b4b      	ldr	r3, [pc, #300]	; (80009e8 <HAL_RCC_OscConfig+0x278>)
 80008ba:	b1da      	cbz	r2, 80008f4 <HAL_RCC_OscConfig+0x184>
      __HAL_RCC_LSI_ENABLE();
 80008bc:	2201      	movs	r2, #1
 80008be:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80008c0:	f7ff fc8e 	bl	80001e0 <HAL_GetTick>
 80008c4:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80008c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80008c8:	079b      	lsls	r3, r3, #30
 80008ca:	d50d      	bpl.n	80008e8 <HAL_RCC_OscConfig+0x178>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80008cc:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80008d0:	4b46      	ldr	r3, [pc, #280]	; (80009ec <HAL_RCC_OscConfig+0x27c>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	fbb3 f3f2 	udiv	r3, r3, r2
 80008d8:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 80008da:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 80008dc:	9b01      	ldr	r3, [sp, #4]
 80008de:	1e5a      	subs	r2, r3, #1
 80008e0:	9201      	str	r2, [sp, #4]
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d1f9      	bne.n	80008da <HAL_RCC_OscConfig+0x16a>
 80008e6:	e750      	b.n	800078a <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80008e8:	f7ff fc7a 	bl	80001e0 <HAL_GetTick>
 80008ec:	1b80      	subs	r0, r0, r6
 80008ee:	2802      	cmp	r0, #2
 80008f0:	d9e9      	bls.n	80008c6 <HAL_RCC_OscConfig+0x156>
 80008f2:	e77f      	b.n	80007f4 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 80008f4:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80008f6:	f7ff fc73 	bl	80001e0 <HAL_GetTick>
 80008fa:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80008fc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80008fe:	079f      	lsls	r7, r3, #30
 8000900:	f57f af43 	bpl.w	800078a <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000904:	f7ff fc6c 	bl	80001e0 <HAL_GetTick>
 8000908:	1b80      	subs	r0, r0, r6
 800090a:	2802      	cmp	r0, #2
 800090c:	d9f6      	bls.n	80008fc <HAL_RCC_OscConfig+0x18c>
 800090e:	e771      	b.n	80007f4 <HAL_RCC_OscConfig+0x84>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000910:	4c33      	ldr	r4, [pc, #204]	; (80009e0 <HAL_RCC_OscConfig+0x270>)
 8000912:	69e3      	ldr	r3, [r4, #28]
 8000914:	00d8      	lsls	r0, r3, #3
 8000916:	d424      	bmi.n	8000962 <HAL_RCC_OscConfig+0x1f2>
      pwrclkchanged = SET;
 8000918:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 800091a:	69e3      	ldr	r3, [r4, #28]
 800091c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000920:	61e3      	str	r3, [r4, #28]
 8000922:	69e3      	ldr	r3, [r4, #28]
 8000924:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000928:	9300      	str	r3, [sp, #0]
 800092a:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800092c:	4e30      	ldr	r6, [pc, #192]	; (80009f0 <HAL_RCC_OscConfig+0x280>)
 800092e:	6833      	ldr	r3, [r6, #0]
 8000930:	05d9      	lsls	r1, r3, #23
 8000932:	d518      	bpl.n	8000966 <HAL_RCC_OscConfig+0x1f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000934:	68eb      	ldr	r3, [r5, #12]
 8000936:	2b01      	cmp	r3, #1
 8000938:	d126      	bne.n	8000988 <HAL_RCC_OscConfig+0x218>
 800093a:	6a23      	ldr	r3, [r4, #32]
 800093c:	f043 0301 	orr.w	r3, r3, #1
 8000940:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000942:	f7ff fc4d 	bl	80001e0 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000946:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800094a:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800094c:	6a23      	ldr	r3, [r4, #32]
 800094e:	079b      	lsls	r3, r3, #30
 8000950:	d53f      	bpl.n	80009d2 <HAL_RCC_OscConfig+0x262>
    if(pwrclkchanged == SET)
 8000952:	2f00      	cmp	r7, #0
 8000954:	f43f af1d 	beq.w	8000792 <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000958:	69e3      	ldr	r3, [r4, #28]
 800095a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800095e:	61e3      	str	r3, [r4, #28]
 8000960:	e717      	b.n	8000792 <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 8000962:	2700      	movs	r7, #0
 8000964:	e7e2      	b.n	800092c <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000966:	6833      	ldr	r3, [r6, #0]
 8000968:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800096c:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800096e:	f7ff fc37 	bl	80001e0 <HAL_GetTick>
 8000972:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000974:	6833      	ldr	r3, [r6, #0]
 8000976:	05da      	lsls	r2, r3, #23
 8000978:	d4dc      	bmi.n	8000934 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800097a:	f7ff fc31 	bl	80001e0 <HAL_GetTick>
 800097e:	eba0 0008 	sub.w	r0, r0, r8
 8000982:	2864      	cmp	r0, #100	; 0x64
 8000984:	d9f6      	bls.n	8000974 <HAL_RCC_OscConfig+0x204>
 8000986:	e735      	b.n	80007f4 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000988:	b9ab      	cbnz	r3, 80009b6 <HAL_RCC_OscConfig+0x246>
 800098a:	6a23      	ldr	r3, [r4, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800098c:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000990:	f023 0301 	bic.w	r3, r3, #1
 8000994:	6223      	str	r3, [r4, #32]
 8000996:	6a23      	ldr	r3, [r4, #32]
 8000998:	f023 0304 	bic.w	r3, r3, #4
 800099c:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800099e:	f7ff fc1f 	bl	80001e0 <HAL_GetTick>
 80009a2:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80009a4:	6a23      	ldr	r3, [r4, #32]
 80009a6:	0798      	lsls	r0, r3, #30
 80009a8:	d5d3      	bpl.n	8000952 <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80009aa:	f7ff fc19 	bl	80001e0 <HAL_GetTick>
 80009ae:	1b80      	subs	r0, r0, r6
 80009b0:	4540      	cmp	r0, r8
 80009b2:	d9f7      	bls.n	80009a4 <HAL_RCC_OscConfig+0x234>
 80009b4:	e71e      	b.n	80007f4 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80009b6:	2b05      	cmp	r3, #5
 80009b8:	6a23      	ldr	r3, [r4, #32]
 80009ba:	d103      	bne.n	80009c4 <HAL_RCC_OscConfig+0x254>
 80009bc:	f043 0304 	orr.w	r3, r3, #4
 80009c0:	6223      	str	r3, [r4, #32]
 80009c2:	e7ba      	b.n	800093a <HAL_RCC_OscConfig+0x1ca>
 80009c4:	f023 0301 	bic.w	r3, r3, #1
 80009c8:	6223      	str	r3, [r4, #32]
 80009ca:	6a23      	ldr	r3, [r4, #32]
 80009cc:	f023 0304 	bic.w	r3, r3, #4
 80009d0:	e7b6      	b.n	8000940 <HAL_RCC_OscConfig+0x1d0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80009d2:	f7ff fc05 	bl	80001e0 <HAL_GetTick>
 80009d6:	eba0 0008 	sub.w	r0, r0, r8
 80009da:	42b0      	cmp	r0, r6
 80009dc:	d9b6      	bls.n	800094c <HAL_RCC_OscConfig+0x1dc>
 80009de:	e709      	b.n	80007f4 <HAL_RCC_OscConfig+0x84>
 80009e0:	40021000 	.word	0x40021000
 80009e4:	42420000 	.word	0x42420000
 80009e8:	42420480 	.word	0x42420480
 80009ec:	2000000c 	.word	0x2000000c
 80009f0:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80009f4:	4c22      	ldr	r4, [pc, #136]	; (8000a80 <HAL_RCC_OscConfig+0x310>)
 80009f6:	6863      	ldr	r3, [r4, #4]
 80009f8:	f003 030c 	and.w	r3, r3, #12
 80009fc:	2b08      	cmp	r3, #8
 80009fe:	f43f aee2 	beq.w	80007c6 <HAL_RCC_OscConfig+0x56>
 8000a02:	2300      	movs	r3, #0
 8000a04:	4e1f      	ldr	r6, [pc, #124]	; (8000a84 <HAL_RCC_OscConfig+0x314>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000a06:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8000a08:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000a0a:	d12b      	bne.n	8000a64 <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 8000a0c:	f7ff fbe8 	bl	80001e0 <HAL_GetTick>
 8000a10:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000a12:	6823      	ldr	r3, [r4, #0]
 8000a14:	0199      	lsls	r1, r3, #6
 8000a16:	d41f      	bmi.n	8000a58 <HAL_RCC_OscConfig+0x2e8>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000a18:	6a2b      	ldr	r3, [r5, #32]
 8000a1a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000a1e:	d105      	bne.n	8000a2c <HAL_RCC_OscConfig+0x2bc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000a20:	6862      	ldr	r2, [r4, #4]
 8000a22:	68a9      	ldr	r1, [r5, #8]
 8000a24:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8000a28:	430a      	orrs	r2, r1
 8000a2a:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000a2c:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8000a2e:	6862      	ldr	r2, [r4, #4]
 8000a30:	430b      	orrs	r3, r1
 8000a32:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8000a36:	4313      	orrs	r3, r2
 8000a38:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8000a3a:	2301      	movs	r3, #1
 8000a3c:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000a3e:	f7ff fbcf 	bl	80001e0 <HAL_GetTick>
 8000a42:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000a44:	6823      	ldr	r3, [r4, #0]
 8000a46:	019a      	lsls	r2, r3, #6
 8000a48:	f53f aea7 	bmi.w	800079a <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000a4c:	f7ff fbc8 	bl	80001e0 <HAL_GetTick>
 8000a50:	1b40      	subs	r0, r0, r5
 8000a52:	2802      	cmp	r0, #2
 8000a54:	d9f6      	bls.n	8000a44 <HAL_RCC_OscConfig+0x2d4>
 8000a56:	e6cd      	b.n	80007f4 <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000a58:	f7ff fbc2 	bl	80001e0 <HAL_GetTick>
 8000a5c:	1bc0      	subs	r0, r0, r7
 8000a5e:	2802      	cmp	r0, #2
 8000a60:	d9d7      	bls.n	8000a12 <HAL_RCC_OscConfig+0x2a2>
 8000a62:	e6c7      	b.n	80007f4 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8000a64:	f7ff fbbc 	bl	80001e0 <HAL_GetTick>
 8000a68:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000a6a:	6823      	ldr	r3, [r4, #0]
 8000a6c:	019b      	lsls	r3, r3, #6
 8000a6e:	f57f ae94 	bpl.w	800079a <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000a72:	f7ff fbb5 	bl	80001e0 <HAL_GetTick>
 8000a76:	1b40      	subs	r0, r0, r5
 8000a78:	2802      	cmp	r0, #2
 8000a7a:	d9f6      	bls.n	8000a6a <HAL_RCC_OscConfig+0x2fa>
 8000a7c:	e6ba      	b.n	80007f4 <HAL_RCC_OscConfig+0x84>
 8000a7e:	bf00      	nop
 8000a80:	40021000 	.word	0x40021000
 8000a84:	42420060 	.word	0x42420060

08000a88 <HAL_RCC_GetSysClockFreq>:
{
 8000a88:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000a8a:	4b19      	ldr	r3, [pc, #100]	; (8000af0 <HAL_RCC_GetSysClockFreq+0x68>)
{
 8000a8c:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000a8e:	ac02      	add	r4, sp, #8
 8000a90:	f103 0510 	add.w	r5, r3, #16
 8000a94:	4622      	mov	r2, r4
 8000a96:	6818      	ldr	r0, [r3, #0]
 8000a98:	6859      	ldr	r1, [r3, #4]
 8000a9a:	3308      	adds	r3, #8
 8000a9c:	c203      	stmia	r2!, {r0, r1}
 8000a9e:	42ab      	cmp	r3, r5
 8000aa0:	4614      	mov	r4, r2
 8000aa2:	d1f7      	bne.n	8000a94 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000aa4:	2301      	movs	r3, #1
 8000aa6:	f88d 3004 	strb.w	r3, [sp, #4]
 8000aaa:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 8000aac:	4911      	ldr	r1, [pc, #68]	; (8000af4 <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000aae:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 8000ab2:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8000ab4:	f003 020c 	and.w	r2, r3, #12
 8000ab8:	2a08      	cmp	r2, #8
 8000aba:	d117      	bne.n	8000aec <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000abc:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8000ac0:	a806      	add	r0, sp, #24
 8000ac2:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000ac4:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000ac6:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000aca:	d50c      	bpl.n	8000ae6 <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000acc:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000ace:	480a      	ldr	r0, [pc, #40]	; (8000af8 <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000ad0:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000ad4:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000ad6:	aa06      	add	r2, sp, #24
 8000ad8:	4413      	add	r3, r2
 8000ada:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000ade:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8000ae2:	b007      	add	sp, #28
 8000ae4:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000ae6:	4805      	ldr	r0, [pc, #20]	; (8000afc <HAL_RCC_GetSysClockFreq+0x74>)
 8000ae8:	4350      	muls	r0, r2
 8000aea:	e7fa      	b.n	8000ae2 <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 8000aec:	4802      	ldr	r0, [pc, #8]	; (8000af8 <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 8000aee:	e7f8      	b.n	8000ae2 <HAL_RCC_GetSysClockFreq+0x5a>
 8000af0:	08002948 	.word	0x08002948
 8000af4:	40021000 	.word	0x40021000
 8000af8:	007a1200 	.word	0x007a1200
 8000afc:	003d0900 	.word	0x003d0900

08000b00 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000b00:	4a54      	ldr	r2, [pc, #336]	; (8000c54 <HAL_RCC_ClockConfig+0x154>)
{
 8000b02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000b06:	6813      	ldr	r3, [r2, #0]
{
 8000b08:	4605      	mov	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000b0a:	f003 0307 	and.w	r3, r3, #7
 8000b0e:	428b      	cmp	r3, r1
{
 8000b10:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000b12:	d32a      	bcc.n	8000b6a <HAL_RCC_ClockConfig+0x6a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000b14:	6829      	ldr	r1, [r5, #0]
 8000b16:	078c      	lsls	r4, r1, #30
 8000b18:	d434      	bmi.n	8000b84 <HAL_RCC_ClockConfig+0x84>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000b1a:	07ca      	lsls	r2, r1, #31
 8000b1c:	d447      	bmi.n	8000bae <HAL_RCC_ClockConfig+0xae>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000b1e:	4a4d      	ldr	r2, [pc, #308]	; (8000c54 <HAL_RCC_ClockConfig+0x154>)
 8000b20:	6813      	ldr	r3, [r2, #0]
 8000b22:	f003 0307 	and.w	r3, r3, #7
 8000b26:	429e      	cmp	r6, r3
 8000b28:	f0c0 8082 	bcc.w	8000c30 <HAL_RCC_ClockConfig+0x130>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000b2c:	682a      	ldr	r2, [r5, #0]
 8000b2e:	4c4a      	ldr	r4, [pc, #296]	; (8000c58 <HAL_RCC_ClockConfig+0x158>)
 8000b30:	f012 0f04 	tst.w	r2, #4
 8000b34:	f040 8087 	bne.w	8000c46 <HAL_RCC_ClockConfig+0x146>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000b38:	0713      	lsls	r3, r2, #28
 8000b3a:	d506      	bpl.n	8000b4a <HAL_RCC_ClockConfig+0x4a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000b3c:	6863      	ldr	r3, [r4, #4]
 8000b3e:	692a      	ldr	r2, [r5, #16]
 8000b40:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8000b44:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000b48:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000b4a:	f7ff ff9d 	bl	8000a88 <HAL_RCC_GetSysClockFreq>
 8000b4e:	6863      	ldr	r3, [r4, #4]
 8000b50:	4a42      	ldr	r2, [pc, #264]	; (8000c5c <HAL_RCC_ClockConfig+0x15c>)
 8000b52:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000b56:	5cd3      	ldrb	r3, [r2, r3]
 8000b58:	40d8      	lsrs	r0, r3
 8000b5a:	4b41      	ldr	r3, [pc, #260]	; (8000c60 <HAL_RCC_ClockConfig+0x160>)
 8000b5c:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000b5e:	2000      	movs	r0, #0
 8000b60:	f7ff fafc 	bl	800015c <HAL_InitTick>
  return HAL_OK;
 8000b64:	2000      	movs	r0, #0
}
 8000b66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000b6a:	6813      	ldr	r3, [r2, #0]
 8000b6c:	f023 0307 	bic.w	r3, r3, #7
 8000b70:	430b      	orrs	r3, r1
 8000b72:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000b74:	6813      	ldr	r3, [r2, #0]
 8000b76:	f003 0307 	and.w	r3, r3, #7
 8000b7a:	4299      	cmp	r1, r3
 8000b7c:	d0ca      	beq.n	8000b14 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8000b7e:	2001      	movs	r0, #1
 8000b80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000b84:	4b34      	ldr	r3, [pc, #208]	; (8000c58 <HAL_RCC_ClockConfig+0x158>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000b86:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000b8a:	bf1e      	ittt	ne
 8000b8c:	685a      	ldrne	r2, [r3, #4]
 8000b8e:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 8000b92:	605a      	strne	r2, [r3, #4]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000b94:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000b96:	bf42      	ittt	mi
 8000b98:	685a      	ldrmi	r2, [r3, #4]
 8000b9a:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 8000b9e:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000ba0:	685a      	ldr	r2, [r3, #4]
 8000ba2:	68a8      	ldr	r0, [r5, #8]
 8000ba4:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000ba8:	4302      	orrs	r2, r0
 8000baa:	605a      	str	r2, [r3, #4]
 8000bac:	e7b5      	b.n	8000b1a <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000bae:	686a      	ldr	r2, [r5, #4]
 8000bb0:	4c29      	ldr	r4, [pc, #164]	; (8000c58 <HAL_RCC_ClockConfig+0x158>)
 8000bb2:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000bb4:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000bb6:	d11c      	bne.n	8000bf2 <HAL_RCC_ClockConfig+0xf2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000bb8:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bbc:	d0df      	beq.n	8000b7e <HAL_RCC_ClockConfig+0x7e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000bbe:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000bc0:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000bc4:	f023 0303 	bic.w	r3, r3, #3
 8000bc8:	4313      	orrs	r3, r2
 8000bca:	6063      	str	r3, [r4, #4]
    tickstart = HAL_GetTick();
 8000bcc:	f7ff fb08 	bl	80001e0 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000bd0:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8000bd2:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000bd4:	2b01      	cmp	r3, #1
 8000bd6:	d114      	bne.n	8000c02 <HAL_RCC_ClockConfig+0x102>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000bd8:	6863      	ldr	r3, [r4, #4]
 8000bda:	f003 030c 	and.w	r3, r3, #12
 8000bde:	2b04      	cmp	r3, #4
 8000be0:	d09d      	beq.n	8000b1e <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000be2:	f7ff fafd 	bl	80001e0 <HAL_GetTick>
 8000be6:	1bc0      	subs	r0, r0, r7
 8000be8:	4540      	cmp	r0, r8
 8000bea:	d9f5      	bls.n	8000bd8 <HAL_RCC_ClockConfig+0xd8>
          return HAL_TIMEOUT;
 8000bec:	2003      	movs	r0, #3
 8000bee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000bf2:	2a02      	cmp	r2, #2
 8000bf4:	d102      	bne.n	8000bfc <HAL_RCC_ClockConfig+0xfc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000bf6:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000bfa:	e7df      	b.n	8000bbc <HAL_RCC_ClockConfig+0xbc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bfc:	f013 0f02 	tst.w	r3, #2
 8000c00:	e7dc      	b.n	8000bbc <HAL_RCC_ClockConfig+0xbc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000c02:	2b02      	cmp	r3, #2
 8000c04:	d10f      	bne.n	8000c26 <HAL_RCC_ClockConfig+0x126>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000c06:	6863      	ldr	r3, [r4, #4]
 8000c08:	f003 030c 	and.w	r3, r3, #12
 8000c0c:	2b08      	cmp	r3, #8
 8000c0e:	d086      	beq.n	8000b1e <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000c10:	f7ff fae6 	bl	80001e0 <HAL_GetTick>
 8000c14:	1bc0      	subs	r0, r0, r7
 8000c16:	4540      	cmp	r0, r8
 8000c18:	d9f5      	bls.n	8000c06 <HAL_RCC_ClockConfig+0x106>
 8000c1a:	e7e7      	b.n	8000bec <HAL_RCC_ClockConfig+0xec>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000c1c:	f7ff fae0 	bl	80001e0 <HAL_GetTick>
 8000c20:	1bc0      	subs	r0, r0, r7
 8000c22:	4540      	cmp	r0, r8
 8000c24:	d8e2      	bhi.n	8000bec <HAL_RCC_ClockConfig+0xec>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000c26:	6863      	ldr	r3, [r4, #4]
 8000c28:	f013 0f0c 	tst.w	r3, #12
 8000c2c:	d1f6      	bne.n	8000c1c <HAL_RCC_ClockConfig+0x11c>
 8000c2e:	e776      	b.n	8000b1e <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000c30:	6813      	ldr	r3, [r2, #0]
 8000c32:	f023 0307 	bic.w	r3, r3, #7
 8000c36:	4333      	orrs	r3, r6
 8000c38:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000c3a:	6813      	ldr	r3, [r2, #0]
 8000c3c:	f003 0307 	and.w	r3, r3, #7
 8000c40:	429e      	cmp	r6, r3
 8000c42:	d19c      	bne.n	8000b7e <HAL_RCC_ClockConfig+0x7e>
 8000c44:	e772      	b.n	8000b2c <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000c46:	6863      	ldr	r3, [r4, #4]
 8000c48:	68e9      	ldr	r1, [r5, #12]
 8000c4a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000c4e:	430b      	orrs	r3, r1
 8000c50:	6063      	str	r3, [r4, #4]
 8000c52:	e771      	b.n	8000b38 <HAL_RCC_ClockConfig+0x38>
 8000c54:	40022000 	.word	0x40022000
 8000c58:	40021000 	.word	0x40021000
 8000c5c:	08002965 	.word	0x08002965
 8000c60:	2000000c 	.word	0x2000000c

08000c64 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8000c64:	4b04      	ldr	r3, [pc, #16]	; (8000c78 <HAL_RCC_GetPCLK1Freq+0x14>)
 8000c66:	4a05      	ldr	r2, [pc, #20]	; (8000c7c <HAL_RCC_GetPCLK1Freq+0x18>)
 8000c68:	685b      	ldr	r3, [r3, #4]
 8000c6a:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8000c6e:	5cd3      	ldrb	r3, [r2, r3]
 8000c70:	4a03      	ldr	r2, [pc, #12]	; (8000c80 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000c72:	6810      	ldr	r0, [r2, #0]
}    
 8000c74:	40d8      	lsrs	r0, r3
 8000c76:	4770      	bx	lr
 8000c78:	40021000 	.word	0x40021000
 8000c7c:	08002975 	.word	0x08002975
 8000c80:	2000000c 	.word	0x2000000c

08000c84 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8000c84:	4b04      	ldr	r3, [pc, #16]	; (8000c98 <HAL_RCC_GetPCLK2Freq+0x14>)
 8000c86:	4a05      	ldr	r2, [pc, #20]	; (8000c9c <HAL_RCC_GetPCLK2Freq+0x18>)
 8000c88:	685b      	ldr	r3, [r3, #4]
 8000c8a:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8000c8e:	5cd3      	ldrb	r3, [r2, r3]
 8000c90:	4a03      	ldr	r2, [pc, #12]	; (8000ca0 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8000c92:	6810      	ldr	r0, [r2, #0]
} 
 8000c94:	40d8      	lsrs	r0, r3
 8000c96:	4770      	bx	lr
 8000c98:	40021000 	.word	0x40021000
 8000c9c:	08002975 	.word	0x08002975
 8000ca0:	2000000c 	.word	0x2000000c

08000ca4 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8000ca4:	6803      	ldr	r3, [r0, #0]
{
 8000ca6:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8000caa:	07d9      	lsls	r1, r3, #31
{
 8000cac:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8000cae:	d520      	bpl.n	8000cf2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000cb0:	4c35      	ldr	r4, [pc, #212]	; (8000d88 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8000cb2:	69e3      	ldr	r3, [r4, #28]
 8000cb4:	00da      	lsls	r2, r3, #3
 8000cb6:	d432      	bmi.n	8000d1e <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 8000cb8:	2701      	movs	r7, #1
    __HAL_RCC_PWR_CLK_ENABLE();
 8000cba:	69e3      	ldr	r3, [r4, #28]
 8000cbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000cc0:	61e3      	str	r3, [r4, #28]
 8000cc2:	69e3      	ldr	r3, [r4, #28]
 8000cc4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cc8:	9301      	str	r3, [sp, #4]
 8000cca:	9b01      	ldr	r3, [sp, #4]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ccc:	4e2f      	ldr	r6, [pc, #188]	; (8000d8c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8000cce:	6833      	ldr	r3, [r6, #0]
 8000cd0:	05db      	lsls	r3, r3, #23
 8000cd2:	d526      	bpl.n	8000d22 <HAL_RCCEx_PeriphCLKConfig+0x7e>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8000cd4:	6a23      	ldr	r3, [r4, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8000cd6:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8000cda:	d136      	bne.n	8000d4a <HAL_RCCEx_PeriphCLKConfig+0xa6>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8000cdc:	6a23      	ldr	r3, [r4, #32]
 8000cde:	686a      	ldr	r2, [r5, #4]
 8000ce0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000ce4:	4313      	orrs	r3, r2
 8000ce6:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000ce8:	b11f      	cbz	r7, 8000cf2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000cea:	69e3      	ldr	r3, [r4, #28]
 8000cec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000cf0:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8000cf2:	6828      	ldr	r0, [r5, #0]
 8000cf4:	0783      	lsls	r3, r0, #30
 8000cf6:	d506      	bpl.n	8000d06 <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8000cf8:	4a23      	ldr	r2, [pc, #140]	; (8000d88 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8000cfa:	68a9      	ldr	r1, [r5, #8]
 8000cfc:	6853      	ldr	r3, [r2, #4]
 8000cfe:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000d02:	430b      	orrs	r3, r1
 8000d04:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8000d06:	f010 0010 	ands.w	r0, r0, #16
 8000d0a:	d01b      	beq.n	8000d44 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8000d0c:	4a1e      	ldr	r2, [pc, #120]	; (8000d88 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8000d0e:	68e9      	ldr	r1, [r5, #12]
 8000d10:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8000d12:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8000d14:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8000d18:	430b      	orrs	r3, r1
 8000d1a:	6053      	str	r3, [r2, #4]
 8000d1c:	e012      	b.n	8000d44 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus       pwrclkchanged = RESET;
 8000d1e:	2700      	movs	r7, #0
 8000d20:	e7d4      	b.n	8000ccc <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000d22:	6833      	ldr	r3, [r6, #0]
 8000d24:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d28:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000d2a:	f7ff fa59 	bl	80001e0 <HAL_GetTick>
 8000d2e:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d30:	6833      	ldr	r3, [r6, #0]
 8000d32:	05d8      	lsls	r0, r3, #23
 8000d34:	d4ce      	bmi.n	8000cd4 <HAL_RCCEx_PeriphCLKConfig+0x30>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000d36:	f7ff fa53 	bl	80001e0 <HAL_GetTick>
 8000d3a:	eba0 0008 	sub.w	r0, r0, r8
 8000d3e:	2864      	cmp	r0, #100	; 0x64
 8000d40:	d9f6      	bls.n	8000d30 <HAL_RCCEx_PeriphCLKConfig+0x8c>
          return HAL_TIMEOUT;
 8000d42:	2003      	movs	r0, #3
}
 8000d44:	b002      	add	sp, #8
 8000d46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8000d4a:	686a      	ldr	r2, [r5, #4]
 8000d4c:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8000d50:	4293      	cmp	r3, r2
 8000d52:	d0c3      	beq.n	8000cdc <HAL_RCCEx_PeriphCLKConfig+0x38>
      __HAL_RCC_BACKUPRESET_FORCE();
 8000d54:	2001      	movs	r0, #1
 8000d56:	4a0e      	ldr	r2, [pc, #56]	; (8000d90 <HAL_RCCEx_PeriphCLKConfig+0xec>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8000d58:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8000d5a:	6010      	str	r0, [r2, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8000d5c:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8000d5e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 8000d62:	6010      	str	r0, [r2, #0]
      RCC->BDCR = temp_reg;
 8000d64:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8000d66:	07d9      	lsls	r1, r3, #31
 8000d68:	d5b8      	bpl.n	8000cdc <HAL_RCCEx_PeriphCLKConfig+0x38>
        tickstart = HAL_GetTick();
 8000d6a:	f7ff fa39 	bl	80001e0 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000d6e:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8000d72:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000d74:	6a23      	ldr	r3, [r4, #32]
 8000d76:	079a      	lsls	r2, r3, #30
 8000d78:	d4b0      	bmi.n	8000cdc <HAL_RCCEx_PeriphCLKConfig+0x38>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000d7a:	f7ff fa31 	bl	80001e0 <HAL_GetTick>
 8000d7e:	1b80      	subs	r0, r0, r6
 8000d80:	4540      	cmp	r0, r8
 8000d82:	d9f7      	bls.n	8000d74 <HAL_RCCEx_PeriphCLKConfig+0xd0>
 8000d84:	e7dd      	b.n	8000d42 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 8000d86:	bf00      	nop
 8000d88:	40021000 	.word	0x40021000
 8000d8c:	40007000 	.word	0x40007000
 8000d90:	42420440 	.word	0x42420440

08000d94 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000d94:	6a03      	ldr	r3, [r0, #32]
{
 8000d96:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000d98:	f023 0301 	bic.w	r3, r3, #1
 8000d9c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000d9e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000da0:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8000da2:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8000da4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8000da6:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8000daa:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8000dac:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8000dae:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8000db2:	432b      	orrs	r3, r5

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8000db4:	4d0a      	ldr	r5, [pc, #40]	; (8000de0 <TIM_OC1_SetConfig+0x4c>)
 8000db6:	42a8      	cmp	r0, r5
 8000db8:	d10b      	bne.n	8000dd2 <TIM_OC1_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8000dba:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8000dbc:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8000dc0:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8000dc2:	698e      	ldr	r6, [r1, #24]
 8000dc4:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8000dc6:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8000dca:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8000dcc:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8000dd0:	432c      	orrs	r4, r5
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000dd2:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8000dd4:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8000dd6:	684a      	ldr	r2, [r1, #4]
 8000dd8:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000dda:	6203      	str	r3, [r0, #32]
 8000ddc:	bd70      	pop	{r4, r5, r6, pc}
 8000dde:	bf00      	nop
 8000de0:	40012c00 	.word	0x40012c00

08000de4 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8000de4:	6a03      	ldr	r3, [r0, #32]
{
 8000de6:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8000de8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000dec:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000dee:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000df0:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8000df2:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8000df4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8000df6:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8000dfa:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8000dfc:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8000dfe:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8000e02:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8000e06:	4d0b      	ldr	r5, [pc, #44]	; (8000e34 <TIM_OC3_SetConfig+0x50>)
 8000e08:	42a8      	cmp	r0, r5
 8000e0a:	d10d      	bne.n	8000e28 <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8000e0c:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8000e0e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8000e12:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8000e16:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8000e18:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8000e1a:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8000e1e:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 8000e20:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8000e24:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000e28:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8000e2a:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8000e2c:	684a      	ldr	r2, [r1, #4]
 8000e2e:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000e30:	6203      	str	r3, [r0, #32]
 8000e32:	bd70      	pop	{r4, r5, r6, pc}
 8000e34:	40012c00 	.word	0x40012c00

08000e38 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8000e38:	6a03      	ldr	r3, [r0, #32]
{
 8000e3a:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8000e3c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000e40:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000e42:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000e44:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8000e46:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8000e48:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8000e4a:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8000e4e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8000e52:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8000e54:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8000e58:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8000e5c:	4d06      	ldr	r5, [pc, #24]	; (8000e78 <TIM_OC4_SetConfig+0x40>)
 8000e5e:	42a8      	cmp	r0, r5
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8000e60:	bf02      	ittt	eq
 8000e62:	694d      	ldreq	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8000e64:	f424 4480 	biceq.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8000e68:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000e6c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8000e6e:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8000e70:	684a      	ldr	r2, [r1, #4]
 8000e72:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000e74:	6203      	str	r3, [r0, #32]
 8000e76:	bd30      	pop	{r4, r5, pc}
 8000e78:	40012c00 	.word	0x40012c00

08000e7c <HAL_TIM_Base_Start_IT>:
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8000e7c:	6803      	ldr	r3, [r0, #0]
}
 8000e7e:	2000      	movs	r0, #0
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8000e80:	68da      	ldr	r2, [r3, #12]
 8000e82:	f042 0201 	orr.w	r2, r2, #1
 8000e86:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 8000e88:	681a      	ldr	r2, [r3, #0]
 8000e8a:	f042 0201 	orr.w	r2, r2, #1
 8000e8e:	601a      	str	r2, [r3, #0]
}
 8000e90:	4770      	bx	lr

08000e92 <HAL_TIM_PWM_MspInit>:
 8000e92:	4770      	bx	lr

08000e94 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8000e94:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8000e98:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8000e9a:	2b01      	cmp	r3, #1
 8000e9c:	f04f 0302 	mov.w	r3, #2
 8000ea0:	d01c      	beq.n	8000edc <HAL_TIM_ConfigClockSource+0x48>
 8000ea2:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8000ea4:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8000ea8:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 8000eaa:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8000eae:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8000eb0:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8000eb4:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8000eb8:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 8000eba:	680a      	ldr	r2, [r1, #0]
 8000ebc:	2a40      	cmp	r2, #64	; 0x40
 8000ebe:	d079      	beq.n	8000fb4 <HAL_TIM_ConfigClockSource+0x120>
 8000ec0:	d819      	bhi.n	8000ef6 <HAL_TIM_ConfigClockSource+0x62>
 8000ec2:	2a10      	cmp	r2, #16
 8000ec4:	f000 8093 	beq.w	8000fee <HAL_TIM_ConfigClockSource+0x15a>
 8000ec8:	d80a      	bhi.n	8000ee0 <HAL_TIM_ConfigClockSource+0x4c>
 8000eca:	2a00      	cmp	r2, #0
 8000ecc:	f000 8089 	beq.w	8000fe2 <HAL_TIM_ConfigClockSource+0x14e>
  htim->State = HAL_TIM_STATE_READY;
 8000ed0:	2301      	movs	r3, #1
 8000ed2:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8000edc:	4618      	mov	r0, r3
}
 8000ede:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8000ee0:	2a20      	cmp	r2, #32
 8000ee2:	f000 808a 	beq.w	8000ffa <HAL_TIM_ConfigClockSource+0x166>
 8000ee6:	2a30      	cmp	r2, #48	; 0x30
 8000ee8:	d1f2      	bne.n	8000ed0 <HAL_TIM_ConfigClockSource+0x3c>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0U;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8000eea:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8000eec:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000ef0:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 8000ef4:	e036      	b.n	8000f64 <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 8000ef6:	2a70      	cmp	r2, #112	; 0x70
 8000ef8:	d036      	beq.n	8000f68 <HAL_TIM_ConfigClockSource+0xd4>
 8000efa:	d81b      	bhi.n	8000f34 <HAL_TIM_ConfigClockSource+0xa0>
 8000efc:	2a50      	cmp	r2, #80	; 0x50
 8000efe:	d042      	beq.n	8000f86 <HAL_TIM_ConfigClockSource+0xf2>
 8000f00:	2a60      	cmp	r2, #96	; 0x60
 8000f02:	d1e5      	bne.n	8000ed0 <HAL_TIM_ConfigClockSource+0x3c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000f04:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8000f06:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000f08:	f024 0410 	bic.w	r4, r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 8000f0c:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000f0e:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000f10:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8000f12:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8000f14:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8000f18:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8000f1c:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8000f20:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8000f24:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8000f26:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8000f28:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000f2a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000f2e:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 8000f32:	e017      	b.n	8000f64 <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 8000f34:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8000f38:	d011      	beq.n	8000f5e <HAL_TIM_ConfigClockSource+0xca>
 8000f3a:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8000f3e:	d1c7      	bne.n	8000ed0 <HAL_TIM_ConfigClockSource+0x3c>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8000f40:	688a      	ldr	r2, [r1, #8]
 8000f42:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8000f44:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8000f46:	68c9      	ldr	r1, [r1, #12]
 8000f48:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8000f4a:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8000f4e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8000f52:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8000f54:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8000f56:	689a      	ldr	r2, [r3, #8]
 8000f58:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000f5c:	e002      	b.n	8000f64 <HAL_TIM_ConfigClockSource+0xd0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8000f5e:	689a      	ldr	r2, [r3, #8]
 8000f60:	f022 0207 	bic.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 8000f64:	609a      	str	r2, [r3, #8]
 8000f66:	e7b3      	b.n	8000ed0 <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8000f68:	688a      	ldr	r2, [r1, #8]
 8000f6a:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8000f6c:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8000f6e:	68c9      	ldr	r1, [r1, #12]
 8000f70:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8000f72:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8000f76:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8000f7a:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 8000f7c:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 8000f7e:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8000f80:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 8000f84:	e7ee      	b.n	8000f64 <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8000f86:	684c      	ldr	r4, [r1, #4]
 8000f88:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8000f8a:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000f8c:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8000f8e:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000f92:	f025 0501 	bic.w	r5, r5, #1
 8000f96:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000f98:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8000f9a:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8000f9c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8000fa0:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8000fa4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8000fa6:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8000fa8:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000faa:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000fae:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 8000fb2:	e7d7      	b.n	8000f64 <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8000fb4:	684c      	ldr	r4, [r1, #4]
 8000fb6:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8000fb8:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000fba:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8000fbc:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000fc0:	f025 0501 	bic.w	r5, r5, #1
 8000fc4:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000fc6:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8000fc8:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8000fca:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8000fce:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8000fd2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8000fd4:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8000fd6:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000fd8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000fdc:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 8000fe0:	e7c0      	b.n	8000f64 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8000fe2:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000fe4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000fe8:	f042 0207 	orr.w	r2, r2, #7
 8000fec:	e7ba      	b.n	8000f64 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8000fee:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000ff0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000ff4:	f042 0217 	orr.w	r2, r2, #23
 8000ff8:	e7b4      	b.n	8000f64 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8000ffa:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000ffc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001000:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 8001004:	e7ae      	b.n	8000f64 <HAL_TIM_ConfigClockSource+0xd0>

08001006 <HAL_TIM_PeriodElapsedCallback>:
 8001006:	4770      	bx	lr

08001008 <HAL_TIM_OC_DelayElapsedCallback>:
 8001008:	4770      	bx	lr

0800100a <HAL_TIM_IC_CaptureCallback>:
 800100a:	4770      	bx	lr

0800100c <HAL_TIM_PWM_PulseFinishedCallback>:
 800100c:	4770      	bx	lr

0800100e <HAL_TIM_TriggerCallback>:
 800100e:	4770      	bx	lr

08001010 <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001010:	6803      	ldr	r3, [r0, #0]
{
 8001012:	b510      	push	{r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001014:	691a      	ldr	r2, [r3, #16]
{
 8001016:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001018:	0791      	lsls	r1, r2, #30
 800101a:	d50e      	bpl.n	800103a <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 800101c:	68da      	ldr	r2, [r3, #12]
 800101e:	0792      	lsls	r2, r2, #30
 8001020:	d50b      	bpl.n	800103a <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001022:	f06f 0202 	mvn.w	r2, #2
 8001026:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001028:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800102a:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800102c:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800102e:	079b      	lsls	r3, r3, #30
 8001030:	d077      	beq.n	8001122 <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 8001032:	f7ff ffea 	bl	800100a <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001036:	2300      	movs	r3, #0
 8001038:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800103a:	6823      	ldr	r3, [r4, #0]
 800103c:	691a      	ldr	r2, [r3, #16]
 800103e:	0750      	lsls	r0, r2, #29
 8001040:	d510      	bpl.n	8001064 <HAL_TIM_IRQHandler+0x54>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8001042:	68da      	ldr	r2, [r3, #12]
 8001044:	0751      	lsls	r1, r2, #29
 8001046:	d50d      	bpl.n	8001064 <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001048:	f06f 0204 	mvn.w	r2, #4
 800104c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800104e:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001050:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001052:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001054:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8001058:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800105a:	d068      	beq.n	800112e <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 800105c:	f7ff ffd5 	bl	800100a <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001060:	2300      	movs	r3, #0
 8001062:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001064:	6823      	ldr	r3, [r4, #0]
 8001066:	691a      	ldr	r2, [r3, #16]
 8001068:	0712      	lsls	r2, r2, #28
 800106a:	d50f      	bpl.n	800108c <HAL_TIM_IRQHandler+0x7c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 800106c:	68da      	ldr	r2, [r3, #12]
 800106e:	0710      	lsls	r0, r2, #28
 8001070:	d50c      	bpl.n	800108c <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001072:	f06f 0208 	mvn.w	r2, #8
 8001076:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001078:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800107a:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800107c:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800107e:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8001080:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001082:	d05a      	beq.n	800113a <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8001084:	f7ff ffc1 	bl	800100a <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001088:	2300      	movs	r3, #0
 800108a:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800108c:	6823      	ldr	r3, [r4, #0]
 800108e:	691a      	ldr	r2, [r3, #16]
 8001090:	06d2      	lsls	r2, r2, #27
 8001092:	d510      	bpl.n	80010b6 <HAL_TIM_IRQHandler+0xa6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8001094:	68da      	ldr	r2, [r3, #12]
 8001096:	06d0      	lsls	r0, r2, #27
 8001098:	d50d      	bpl.n	80010b6 <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800109a:	f06f 0210 	mvn.w	r2, #16
 800109e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80010a0:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80010a2:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80010a4:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80010a6:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80010aa:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80010ac:	d04b      	beq.n	8001146 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 80010ae:	f7ff ffac 	bl	800100a <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80010b2:	2300      	movs	r3, #0
 80010b4:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80010b6:	6823      	ldr	r3, [r4, #0]
 80010b8:	691a      	ldr	r2, [r3, #16]
 80010ba:	07d1      	lsls	r1, r2, #31
 80010bc:	d508      	bpl.n	80010d0 <HAL_TIM_IRQHandler+0xc0>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 80010be:	68da      	ldr	r2, [r3, #12]
 80010c0:	07d2      	lsls	r2, r2, #31
 80010c2:	d505      	bpl.n	80010d0 <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80010c4:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 80010c8:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80010ca:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80010cc:	f7ff ff9b 	bl	8001006 <HAL_TIM_PeriodElapsedCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80010d0:	6823      	ldr	r3, [r4, #0]
 80010d2:	691a      	ldr	r2, [r3, #16]
 80010d4:	0610      	lsls	r0, r2, #24
 80010d6:	d508      	bpl.n	80010ea <HAL_TIM_IRQHandler+0xda>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80010d8:	68da      	ldr	r2, [r3, #12]
 80010da:	0611      	lsls	r1, r2, #24
 80010dc:	d505      	bpl.n	80010ea <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80010de:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 80010e2:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80010e4:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80010e6:	f000 fa0c 	bl	8001502 <HAL_TIMEx_BreakCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80010ea:	6823      	ldr	r3, [r4, #0]
 80010ec:	691a      	ldr	r2, [r3, #16]
 80010ee:	0652      	lsls	r2, r2, #25
 80010f0:	d508      	bpl.n	8001104 <HAL_TIM_IRQHandler+0xf4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80010f2:	68da      	ldr	r2, [r3, #12]
 80010f4:	0650      	lsls	r0, r2, #25
 80010f6:	d505      	bpl.n	8001104 <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80010f8:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 80010fc:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80010fe:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8001100:	f7ff ff85 	bl	800100e <HAL_TIM_TriggerCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001104:	6823      	ldr	r3, [r4, #0]
 8001106:	691a      	ldr	r2, [r3, #16]
 8001108:	0691      	lsls	r1, r2, #26
 800110a:	d522      	bpl.n	8001152 <HAL_TIM_IRQHandler+0x142>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 800110c:	68da      	ldr	r2, [r3, #12]
 800110e:	0692      	lsls	r2, r2, #26
 8001110:	d51f      	bpl.n	8001152 <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001112:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8001116:	4620      	mov	r0, r4
}
 8001118:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800111c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 800111e:	f000 b9ef 	b.w	8001500 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001122:	f7ff ff71 	bl	8001008 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001126:	4620      	mov	r0, r4
 8001128:	f7ff ff70 	bl	800100c <HAL_TIM_PWM_PulseFinishedCallback>
 800112c:	e783      	b.n	8001036 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800112e:	f7ff ff6b 	bl	8001008 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001132:	4620      	mov	r0, r4
 8001134:	f7ff ff6a 	bl	800100c <HAL_TIM_PWM_PulseFinishedCallback>
 8001138:	e792      	b.n	8001060 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800113a:	f7ff ff65 	bl	8001008 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800113e:	4620      	mov	r0, r4
 8001140:	f7ff ff64 	bl	800100c <HAL_TIM_PWM_PulseFinishedCallback>
 8001144:	e7a0      	b.n	8001088 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001146:	f7ff ff5f 	bl	8001008 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800114a:	4620      	mov	r0, r4
 800114c:	f7ff ff5e 	bl	800100c <HAL_TIM_PWM_PulseFinishedCallback>
 8001150:	e7af      	b.n	80010b2 <HAL_TIM_IRQHandler+0xa2>
 8001152:	bd10      	pop	{r4, pc}

08001154 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001154:	4a1a      	ldr	r2, [pc, #104]	; (80011c0 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 8001156:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001158:	4290      	cmp	r0, r2
 800115a:	d00a      	beq.n	8001172 <TIM_Base_SetConfig+0x1e>
 800115c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001160:	d007      	beq.n	8001172 <TIM_Base_SetConfig+0x1e>
 8001162:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001166:	4290      	cmp	r0, r2
 8001168:	d003      	beq.n	8001172 <TIM_Base_SetConfig+0x1e>
 800116a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800116e:	4290      	cmp	r0, r2
 8001170:	d115      	bne.n	800119e <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 8001172:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001174:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001178:	4313      	orrs	r3, r2
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800117a:	4a11      	ldr	r2, [pc, #68]	; (80011c0 <TIM_Base_SetConfig+0x6c>)
 800117c:	4290      	cmp	r0, r2
 800117e:	d00a      	beq.n	8001196 <TIM_Base_SetConfig+0x42>
 8001180:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001184:	d007      	beq.n	8001196 <TIM_Base_SetConfig+0x42>
 8001186:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800118a:	4290      	cmp	r0, r2
 800118c:	d003      	beq.n	8001196 <TIM_Base_SetConfig+0x42>
 800118e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001192:	4290      	cmp	r0, r2
 8001194:	d103      	bne.n	800119e <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001196:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001198:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800119c:	4313      	orrs	r3, r2
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 800119e:	694a      	ldr	r2, [r1, #20]
  tmpcr1 &= ~TIM_CR1_ARPE;
 80011a0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 80011a4:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80011a6:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80011a8:	688b      	ldr	r3, [r1, #8]
 80011aa:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80011ac:	680b      	ldr	r3, [r1, #0]
 80011ae:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80011b0:	4b03      	ldr	r3, [pc, #12]	; (80011c0 <TIM_Base_SetConfig+0x6c>)
 80011b2:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 80011b4:	bf04      	itt	eq
 80011b6:	690b      	ldreq	r3, [r1, #16]
 80011b8:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 80011ba:	2301      	movs	r3, #1
 80011bc:	6143      	str	r3, [r0, #20]
 80011be:	4770      	bx	lr
 80011c0:	40012c00 	.word	0x40012c00

080011c4 <HAL_TIM_Base_Init>:
{
 80011c4:	b510      	push	{r4, lr}
  if(htim == NULL)
 80011c6:	4604      	mov	r4, r0
 80011c8:	b1a0      	cbz	r0, 80011f4 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 80011ca:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80011ce:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80011d2:	b91b      	cbnz	r3, 80011dc <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80011d4:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80011d8:	f000 fdfc 	bl	8001dd4 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 80011dc:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80011de:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 80011e0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80011e4:	1d21      	adds	r1, r4, #4
 80011e6:	f7ff ffb5 	bl	8001154 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80011ea:	2301      	movs	r3, #1
  return HAL_OK;
 80011ec:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 80011ee:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80011f2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80011f4:	2001      	movs	r0, #1
}
 80011f6:	bd10      	pop	{r4, pc}

080011f8 <HAL_TIM_PWM_Init>:
{
 80011f8:	b510      	push	{r4, lr}
  if(htim == NULL)
 80011fa:	4604      	mov	r4, r0
 80011fc:	b1a0      	cbz	r0, 8001228 <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 80011fe:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001202:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001206:	b91b      	cbnz	r3, 8001210 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001208:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 800120c:	f7ff fe41 	bl	8000e92 <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8001210:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001212:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8001214:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001218:	1d21      	adds	r1, r4, #4
 800121a:	f7ff ff9b 	bl	8001154 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 800121e:	2301      	movs	r3, #1
  return HAL_OK;
 8001220:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8001222:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001226:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001228:	2001      	movs	r0, #1
}
 800122a:	bd10      	pop	{r4, pc}

0800122c <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800122c:	6a03      	ldr	r3, [r0, #32]
{
 800122e:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001230:	f023 0310 	bic.w	r3, r3, #16
 8001234:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8001236:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8001238:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800123a:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800123c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800123e:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001242:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001246:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8001248:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800124c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001250:	4d0b      	ldr	r5, [pc, #44]	; (8001280 <TIM_OC2_SetConfig+0x54>)
 8001252:	42a8      	cmp	r0, r5
 8001254:	d10d      	bne.n	8001272 <TIM_OC2_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001256:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8001258:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800125c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8001260:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 8001262:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001264:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8001268:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 800126a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 800126e:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8001272:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001274:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8001276:	684a      	ldr	r2, [r1, #4]
 8001278:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 800127a:	6203      	str	r3, [r0, #32]
 800127c:	bd70      	pop	{r4, r5, r6, pc}
 800127e:	bf00      	nop
 8001280:	40012c00 	.word	0x40012c00

08001284 <HAL_TIM_PWM_ConfigChannel>:
{
 8001284:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8001286:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 800128a:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 800128c:	2b01      	cmp	r3, #1
 800128e:	f04f 0002 	mov.w	r0, #2
 8001292:	d025      	beq.n	80012e0 <HAL_TIM_PWM_ConfigChannel+0x5c>
 8001294:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8001296:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 800129a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  switch (Channel)
 800129e:	2a0c      	cmp	r2, #12
 80012a0:	d818      	bhi.n	80012d4 <HAL_TIM_PWM_ConfigChannel+0x50>
 80012a2:	e8df f002 	tbb	[pc, r2]
 80012a6:	1707      	.short	0x1707
 80012a8:	171e1717 	.word	0x171e1717
 80012ac:	172f1717 	.word	0x172f1717
 80012b0:	1717      	.short	0x1717
 80012b2:	40          	.byte	0x40
 80012b3:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80012b4:	6820      	ldr	r0, [r4, #0]
 80012b6:	f7ff fd6d 	bl	8000d94 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80012ba:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80012bc:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80012be:	699a      	ldr	r2, [r3, #24]
 80012c0:	f042 0208 	orr.w	r2, r2, #8
 80012c4:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80012c6:	699a      	ldr	r2, [r3, #24]
 80012c8:	f022 0204 	bic.w	r2, r2, #4
 80012cc:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80012ce:	699a      	ldr	r2, [r3, #24]
 80012d0:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 80012d2:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 80012d4:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80012d6:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80012d8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80012dc:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80012e0:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80012e2:	6820      	ldr	r0, [r4, #0]
 80012e4:	f7ff ffa2 	bl	800122c <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80012e8:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 80012ea:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80012ec:	699a      	ldr	r2, [r3, #24]
 80012ee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80012f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80012f4:	699a      	ldr	r2, [r3, #24]
 80012f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80012fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 80012fc:	699a      	ldr	r2, [r3, #24]
 80012fe:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001302:	e7e6      	b.n	80012d2 <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001304:	6820      	ldr	r0, [r4, #0]
 8001306:	f7ff fd6d 	bl	8000de4 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800130a:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800130c:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800130e:	69da      	ldr	r2, [r3, #28]
 8001310:	f042 0208 	orr.w	r2, r2, #8
 8001314:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001316:	69da      	ldr	r2, [r3, #28]
 8001318:	f022 0204 	bic.w	r2, r2, #4
 800131c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800131e:	69da      	ldr	r2, [r3, #28]
 8001320:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8001322:	61da      	str	r2, [r3, #28]
    break;
 8001324:	e7d6      	b.n	80012d4 <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001326:	6820      	ldr	r0, [r4, #0]
 8001328:	f7ff fd86 	bl	8000e38 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800132c:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 800132e:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001330:	69da      	ldr	r2, [r3, #28]
 8001332:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001336:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001338:	69da      	ldr	r2, [r3, #28]
 800133a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800133e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8001340:	69da      	ldr	r2, [r3, #28]
 8001342:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001346:	e7ec      	b.n	8001322 <HAL_TIM_PWM_ConfigChannel+0x9e>

08001348 <TIM_CCxChannelCmd>:
  * @param  ChannelState : specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8001348:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 800134a:	2401      	movs	r4, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800134c:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << Channel;
 800134e:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8001350:	ea23 0304 	bic.w	r3, r3, r4
 8001354:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8001356:	6a03      	ldr	r3, [r0, #32]
 8001358:	408a      	lsls	r2, r1
 800135a:	431a      	orrs	r2, r3
 800135c:	6202      	str	r2, [r0, #32]
 800135e:	bd10      	pop	{r4, pc}

08001360 <HAL_TIM_PWM_Start>:
{
 8001360:	b510      	push	{r4, lr}
 8001362:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001364:	2201      	movs	r2, #1
 8001366:	6800      	ldr	r0, [r0, #0]
 8001368:	f7ff ffee 	bl	8001348 <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800136c:	6823      	ldr	r3, [r4, #0]
 800136e:	4a06      	ldr	r2, [pc, #24]	; (8001388 <HAL_TIM_PWM_Start+0x28>)
}
 8001370:	2000      	movs	r0, #0
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001372:	4293      	cmp	r3, r2
    __HAL_TIM_MOE_ENABLE(htim);
 8001374:	bf02      	ittt	eq
 8001376:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 8001378:	f442 4200 	orreq.w	r2, r2, #32768	; 0x8000
 800137c:	645a      	streq	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 800137e:	681a      	ldr	r2, [r3, #0]
 8001380:	f042 0201 	orr.w	r2, r2, #1
 8001384:	601a      	str	r2, [r3, #0]
}
 8001386:	bd10      	pop	{r4, pc}
 8001388:	40012c00 	.word	0x40012c00

0800138c <HAL_TIM_PWM_Stop>:
{
 800138c:	b510      	push	{r4, lr}
 800138e:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8001390:	2200      	movs	r2, #0
 8001392:	6800      	ldr	r0, [r0, #0]
 8001394:	f7ff ffd8 	bl	8001348 <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001398:	6823      	ldr	r3, [r4, #0]
 800139a:	4a12      	ldr	r2, [pc, #72]	; (80013e4 <HAL_TIM_PWM_Stop+0x58>)
 800139c:	4293      	cmp	r3, r2
 800139e:	d10d      	bne.n	80013bc <HAL_TIM_PWM_Stop+0x30>
    __HAL_TIM_MOE_DISABLE(htim);
 80013a0:	f241 1211 	movw	r2, #4369	; 0x1111
 80013a4:	6a19      	ldr	r1, [r3, #32]
 80013a6:	4211      	tst	r1, r2
 80013a8:	d108      	bne.n	80013bc <HAL_TIM_PWM_Stop+0x30>
 80013aa:	f240 4244 	movw	r2, #1092	; 0x444
 80013ae:	6a19      	ldr	r1, [r3, #32]
 80013b0:	4211      	tst	r1, r2
 80013b2:	bf02      	ittt	eq
 80013b4:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 80013b6:	f422 4200 	biceq.w	r2, r2, #32768	; 0x8000
 80013ba:	645a      	streq	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 80013bc:	f241 1211 	movw	r2, #4369	; 0x1111
 80013c0:	6a19      	ldr	r1, [r3, #32]
 80013c2:	4211      	tst	r1, r2
 80013c4:	d108      	bne.n	80013d8 <HAL_TIM_PWM_Stop+0x4c>
 80013c6:	f240 4244 	movw	r2, #1092	; 0x444
 80013ca:	6a19      	ldr	r1, [r3, #32]
 80013cc:	4211      	tst	r1, r2
 80013ce:	bf02      	ittt	eq
 80013d0:	681a      	ldreq	r2, [r3, #0]
 80013d2:	f022 0201 	biceq.w	r2, r2, #1
 80013d6:	601a      	streq	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 80013d8:	2301      	movs	r3, #1
}
 80013da:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80013dc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 80013e0:	bd10      	pop	{r4, pc}
 80013e2:	bf00      	nop
 80013e4:	40012c00 	.word	0x40012c00

080013e8 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState : specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 80013e8:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;

  tmp = TIM_CCER_CC1NE << Channel;
 80013ea:	2404      	movs	r4, #4

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 80013ec:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1NE << Channel;
 80013ee:	408c      	lsls	r4, r1
  TIMx->CCER &=  ~tmp;
 80013f0:	ea23 0304 	bic.w	r3, r3, r4
 80013f4:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelNState << Channel);
 80013f6:	6a03      	ldr	r3, [r0, #32]
 80013f8:	408a      	lsls	r2, r1
 80013fa:	431a      	orrs	r2, r3
 80013fc:	6202      	str	r2, [r0, #32]
 80013fe:	bd10      	pop	{r4, pc}

08001400 <HAL_TIMEx_PWMN_Start>:
{
 8001400:	b510      	push	{r4, lr}
 8001402:	4604      	mov	r4, r0
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8001404:	2204      	movs	r2, #4
 8001406:	6800      	ldr	r0, [r0, #0]
 8001408:	f7ff ffee 	bl	80013e8 <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_ENABLE(htim);
 800140c:	6823      	ldr	r3, [r4, #0]
}
 800140e:	2000      	movs	r0, #0
  __HAL_TIM_MOE_ENABLE(htim);
 8001410:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001412:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001416:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8001418:	681a      	ldr	r2, [r3, #0]
 800141a:	f042 0201 	orr.w	r2, r2, #1
 800141e:	601a      	str	r2, [r3, #0]
}
 8001420:	bd10      	pop	{r4, pc}

08001422 <HAL_TIMEx_OnePulseN_Stop>:
{
 8001422:	b510      	push	{r4, lr}
 8001424:	4604      	mov	r4, r0
  TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_DISABLE);
 8001426:	2200      	movs	r2, #0
 8001428:	6800      	ldr	r0, [r0, #0]
 800142a:	f7ff ffdd 	bl	80013e8 <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_DISABLE(htim);
 800142e:	f241 1211 	movw	r2, #4369	; 0x1111
 8001432:	6823      	ldr	r3, [r4, #0]
 8001434:	6a19      	ldr	r1, [r3, #32]
 8001436:	4211      	tst	r1, r2
 8001438:	d108      	bne.n	800144c <HAL_TIMEx_OnePulseN_Stop+0x2a>
 800143a:	f240 4244 	movw	r2, #1092	; 0x444
 800143e:	6a19      	ldr	r1, [r3, #32]
 8001440:	4211      	tst	r1, r2
 8001442:	bf02      	ittt	eq
 8001444:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 8001446:	f422 4200 	biceq.w	r2, r2, #32768	; 0x8000
 800144a:	645a      	streq	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 800144c:	f241 1211 	movw	r2, #4369	; 0x1111
 8001450:	6a19      	ldr	r1, [r3, #32]
 8001452:	4211      	tst	r1, r2
 8001454:	d108      	bne.n	8001468 <HAL_TIMEx_OnePulseN_Stop+0x46>
 8001456:	f240 4244 	movw	r2, #1092	; 0x444
 800145a:	6a19      	ldr	r1, [r3, #32]
 800145c:	4211      	tst	r1, r2
 800145e:	bf02      	ittt	eq
 8001460:	681a      	ldreq	r2, [r3, #0]
 8001462:	f022 0201 	biceq.w	r2, r2, #1
 8001466:	601a      	streq	r2, [r3, #0]
}
 8001468:	2000      	movs	r0, #0
 800146a:	bd10      	pop	{r4, pc}

0800146c <HAL_TIMEx_PWMN_Stop>:
 800146c:	f7ff bfd9 	b.w	8001422 <HAL_TIMEx_OnePulseN_Stop>

08001470 <HAL_TIMEx_ConfigBreakDeadTime>:
  __HAL_LOCK(htim);
 8001470:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001474:	2b01      	cmp	r3, #1
 8001476:	d01f      	beq.n	80014b8 <HAL_TIMEx_ConfigBreakDeadTime+0x48>
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8001478:	68cb      	ldr	r3, [r1, #12]
 800147a:	688a      	ldr	r2, [r1, #8]
 800147c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001480:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8001482:	684a      	ldr	r2, [r1, #4]
 8001484:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001488:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800148a:	680a      	ldr	r2, [r1, #0]
 800148c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001490:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8001492:	690a      	ldr	r2, [r1, #16]
 8001494:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001498:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800149a:	694a      	ldr	r2, [r1, #20]
 800149c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80014a0:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80014a2:	698a      	ldr	r2, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 80014a4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80014a8:	4313      	orrs	r3, r2
  htim->Instance->BDTR = tmpbdtr;
 80014aa:	6802      	ldr	r2, [r0, #0]
 80014ac:	6453      	str	r3, [r2, #68]	; 0x44
  __HAL_UNLOCK(htim);
 80014ae:	2300      	movs	r3, #0
 80014b0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 80014b4:	4618      	mov	r0, r3
 80014b6:	4770      	bx	lr
  __HAL_LOCK(htim);
 80014b8:	2002      	movs	r0, #2
}
 80014ba:	4770      	bx	lr

080014bc <HAL_TIMEx_MasterConfigSynchronization>:
  __HAL_LOCK(htim);
 80014bc:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 80014c0:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 80014c2:	2b01      	cmp	r3, #1
 80014c4:	f04f 0302 	mov.w	r3, #2
 80014c8:	d018      	beq.n	80014fc <HAL_TIMEx_MasterConfigSynchronization+0x40>
  htim->State = HAL_TIM_STATE_BUSY;
 80014ca:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80014ce:	6803      	ldr	r3, [r0, #0]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 80014d0:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80014d2:	685a      	ldr	r2, [r3, #4]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80014d4:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80014d6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80014da:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 80014dc:	685a      	ldr	r2, [r3, #4]
 80014de:	4322      	orrs	r2, r4
 80014e0:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 80014e2:	689a      	ldr	r2, [r3, #8]
 80014e4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80014e8:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80014ea:	689a      	ldr	r2, [r3, #8]
 80014ec:	430a      	orrs	r2, r1
 80014ee:	609a      	str	r2, [r3, #8]
  htim->State = HAL_TIM_STATE_READY;
 80014f0:	2301      	movs	r3, #1
 80014f2:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80014f6:	2300      	movs	r3, #0
 80014f8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 80014fc:	4618      	mov	r0, r3
}
 80014fe:	bd10      	pop	{r4, pc}

08001500 <HAL_TIMEx_CommutationCallback>:
 8001500:	4770      	bx	lr

08001502 <HAL_TIMEx_BreakCallback>:
{
 8001502:	4770      	bx	lr

08001504 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001504:	6803      	ldr	r3, [r0, #0]
 8001506:	68da      	ldr	r2, [r3, #12]
 8001508:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800150c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800150e:	695a      	ldr	r2, [r3, #20]
 8001510:	f022 0201 	bic.w	r2, r2, #1
 8001514:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001516:	2320      	movs	r3, #32
 8001518:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 800151c:	4770      	bx	lr
	...

08001520 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001520:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001524:	6805      	ldr	r5, [r0, #0]
 8001526:	68c2      	ldr	r2, [r0, #12]
 8001528:	692b      	ldr	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800152a:	6901      	ldr	r1, [r0, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800152c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001530:	4313      	orrs	r3, r2
 8001532:	612b      	str	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001534:	6883      	ldr	r3, [r0, #8]
  MODIFY_REG(huart->Instance->CR1, 
 8001536:	68ea      	ldr	r2, [r5, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001538:	430b      	orrs	r3, r1
 800153a:	6941      	ldr	r1, [r0, #20]
  MODIFY_REG(huart->Instance->CR1, 
 800153c:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 8001540:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001544:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, 
 8001546:	4313      	orrs	r3, r2
 8001548:	60eb      	str	r3, [r5, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800154a:	696b      	ldr	r3, [r5, #20]
 800154c:	6982      	ldr	r2, [r0, #24]
 800154e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001552:	4313      	orrs	r3, r2
 8001554:	616b      	str	r3, [r5, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8001556:	4b40      	ldr	r3, [pc, #256]	; (8001658 <UART_SetConfig+0x138>)
{
 8001558:	4681      	mov	r9, r0
  if(huart->Instance == USART1)
 800155a:	429d      	cmp	r5, r3
 800155c:	f04f 0419 	mov.w	r4, #25
 8001560:	d146      	bne.n	80015f0 <UART_SetConfig+0xd0>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001562:	f7ff fb8f 	bl	8000c84 <HAL_RCC_GetPCLK2Freq>
 8001566:	fb04 f300 	mul.w	r3, r4, r0
 800156a:	f8d9 6004 	ldr.w	r6, [r9, #4]
 800156e:	f04f 0864 	mov.w	r8, #100	; 0x64
 8001572:	00b6      	lsls	r6, r6, #2
 8001574:	fbb3 f3f6 	udiv	r3, r3, r6
 8001578:	fbb3 f3f8 	udiv	r3, r3, r8
 800157c:	011e      	lsls	r6, r3, #4
 800157e:	f7ff fb81 	bl	8000c84 <HAL_RCC_GetPCLK2Freq>
 8001582:	4360      	muls	r0, r4
 8001584:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001588:	009b      	lsls	r3, r3, #2
 800158a:	fbb0 f7f3 	udiv	r7, r0, r3
 800158e:	f7ff fb79 	bl	8000c84 <HAL_RCC_GetPCLK2Freq>
 8001592:	4360      	muls	r0, r4
 8001594:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001598:	009b      	lsls	r3, r3, #2
 800159a:	fbb0 f3f3 	udiv	r3, r0, r3
 800159e:	fbb3 f3f8 	udiv	r3, r3, r8
 80015a2:	fb08 7313 	mls	r3, r8, r3, r7
 80015a6:	011b      	lsls	r3, r3, #4
 80015a8:	3332      	adds	r3, #50	; 0x32
 80015aa:	fbb3 f3f8 	udiv	r3, r3, r8
 80015ae:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 80015b2:	f7ff fb67 	bl	8000c84 <HAL_RCC_GetPCLK2Freq>
 80015b6:	4360      	muls	r0, r4
 80015b8:	f8d9 2004 	ldr.w	r2, [r9, #4]
 80015bc:	0092      	lsls	r2, r2, #2
 80015be:	fbb0 faf2 	udiv	sl, r0, r2
 80015c2:	f7ff fb5f 	bl	8000c84 <HAL_RCC_GetPCLK2Freq>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80015c6:	4360      	muls	r0, r4
 80015c8:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80015cc:	009b      	lsls	r3, r3, #2
 80015ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80015d2:	fbb3 f3f8 	udiv	r3, r3, r8
 80015d6:	fb08 a313 	mls	r3, r8, r3, sl
 80015da:	011b      	lsls	r3, r3, #4
 80015dc:	3332      	adds	r3, #50	; 0x32
 80015de:	fbb3 f3f8 	udiv	r3, r3, r8
 80015e2:	f003 030f 	and.w	r3, r3, #15
 80015e6:	433b      	orrs	r3, r7
 80015e8:	4433      	add	r3, r6
 80015ea:	60ab      	str	r3, [r5, #8]
 80015ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80015f0:	f7ff fb38 	bl	8000c64 <HAL_RCC_GetPCLK1Freq>
 80015f4:	fb04 f300 	mul.w	r3, r4, r0
 80015f8:	f8d9 6004 	ldr.w	r6, [r9, #4]
 80015fc:	f04f 0864 	mov.w	r8, #100	; 0x64
 8001600:	00b6      	lsls	r6, r6, #2
 8001602:	fbb3 f3f6 	udiv	r3, r3, r6
 8001606:	fbb3 f3f8 	udiv	r3, r3, r8
 800160a:	011e      	lsls	r6, r3, #4
 800160c:	f7ff fb2a 	bl	8000c64 <HAL_RCC_GetPCLK1Freq>
 8001610:	4360      	muls	r0, r4
 8001612:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001616:	009b      	lsls	r3, r3, #2
 8001618:	fbb0 f7f3 	udiv	r7, r0, r3
 800161c:	f7ff fb22 	bl	8000c64 <HAL_RCC_GetPCLK1Freq>
 8001620:	4360      	muls	r0, r4
 8001622:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001626:	009b      	lsls	r3, r3, #2
 8001628:	fbb0 f3f3 	udiv	r3, r0, r3
 800162c:	fbb3 f3f8 	udiv	r3, r3, r8
 8001630:	fb08 7313 	mls	r3, r8, r3, r7
 8001634:	011b      	lsls	r3, r3, #4
 8001636:	3332      	adds	r3, #50	; 0x32
 8001638:	fbb3 f3f8 	udiv	r3, r3, r8
 800163c:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 8001640:	f7ff fb10 	bl	8000c64 <HAL_RCC_GetPCLK1Freq>
 8001644:	4360      	muls	r0, r4
 8001646:	f8d9 2004 	ldr.w	r2, [r9, #4]
 800164a:	0092      	lsls	r2, r2, #2
 800164c:	fbb0 faf2 	udiv	sl, r0, r2
 8001650:	f7ff fb08 	bl	8000c64 <HAL_RCC_GetPCLK1Freq>
 8001654:	e7b7      	b.n	80015c6 <UART_SetConfig+0xa6>
 8001656:	bf00      	nop
 8001658:	40013800 	.word	0x40013800

0800165c <HAL_UART_Init>:
{
 800165c:	b510      	push	{r4, lr}
  if(huart == NULL)
 800165e:	4604      	mov	r4, r0
 8001660:	b340      	cbz	r0, 80016b4 <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 8001662:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001666:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800166a:	b91b      	cbnz	r3, 8001674 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 800166c:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8001670:	f000 fc24 	bl	8001ebc <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8001674:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8001676:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001678:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 800167c:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 800167e:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8001680:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001684:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001686:	f7ff ff4b 	bl	8001520 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800168a:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800168c:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800168e:	691a      	ldr	r2, [r3, #16]
 8001690:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001694:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001696:	695a      	ldr	r2, [r3, #20]
 8001698:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800169c:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 800169e:	68da      	ldr	r2, [r3, #12]
 80016a0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80016a4:	60da      	str	r2, [r3, #12]
  huart->gState= HAL_UART_STATE_READY;
 80016a6:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80016a8:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80016aa:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 80016ae:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 80016b2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80016b4:	2001      	movs	r0, #1
}
 80016b6:	bd10      	pop	{r4, pc}

080016b8 <HAL_UART_Transmit_IT>:
  if(huart->gState == HAL_UART_STATE_READY)
 80016b8:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80016bc:	2b20      	cmp	r3, #32
 80016be:	d118      	bne.n	80016f2 <HAL_UART_Transmit_IT+0x3a>
    if((pData == NULL) || (Size == 0U)) 
 80016c0:	b1a9      	cbz	r1, 80016ee <HAL_UART_Transmit_IT+0x36>
 80016c2:	b1a2      	cbz	r2, 80016ee <HAL_UART_Transmit_IT+0x36>
    __HAL_LOCK(huart);
 80016c4:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80016c8:	2b01      	cmp	r3, #1
 80016ca:	d012      	beq.n	80016f2 <HAL_UART_Transmit_IT+0x3a>
    huart->TxXferCount = Size;
 80016cc:	84c2      	strh	r2, [r0, #38]	; 0x26
    huart->TxXferSize = Size;
 80016ce:	8482      	strh	r2, [r0, #36]	; 0x24
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80016d0:	2300      	movs	r3, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80016d2:	2221      	movs	r2, #33	; 0x21
    huart->pTxBuffPtr = pData;
 80016d4:	6201      	str	r1, [r0, #32]
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80016d6:	6801      	ldr	r1, [r0, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80016d8:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80016da:	f880 2039 	strb.w	r2, [r0, #57]	; 0x39
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80016de:	68ca      	ldr	r2, [r1, #12]
    __HAL_UNLOCK(huart);
 80016e0:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80016e4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80016e8:	60ca      	str	r2, [r1, #12]
    return HAL_OK;
 80016ea:	4618      	mov	r0, r3
 80016ec:	4770      	bx	lr
      return HAL_ERROR;
 80016ee:	2001      	movs	r0, #1
 80016f0:	4770      	bx	lr
    return HAL_BUSY;
 80016f2:	2002      	movs	r0, #2
}
 80016f4:	4770      	bx	lr

080016f6 <HAL_UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_READY)
 80016f6:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 80016fa:	2b20      	cmp	r3, #32
 80016fc:	d120      	bne.n	8001740 <HAL_UART_Receive_IT+0x4a>
    if((pData == NULL) || (Size == 0U))
 80016fe:	b1e9      	cbz	r1, 800173c <HAL_UART_Receive_IT+0x46>
 8001700:	b1e2      	cbz	r2, 800173c <HAL_UART_Receive_IT+0x46>
    __HAL_LOCK(huart);
 8001702:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8001706:	2b01      	cmp	r3, #1
 8001708:	d01a      	beq.n	8001740 <HAL_UART_Receive_IT+0x4a>
    huart->RxXferCount = Size;
 800170a:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxXferSize = Size;
 800170c:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800170e:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001710:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001712:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001714:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001718:	6802      	ldr	r2, [r0, #0]
    huart->pRxBuffPtr = pData;
 800171a:	6281      	str	r1, [r0, #40]	; 0x28
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800171c:	68d1      	ldr	r1, [r2, #12]
    __HAL_UNLOCK(huart);
 800171e:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001722:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8001726:	60d1      	str	r1, [r2, #12]
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8001728:	6951      	ldr	r1, [r2, #20]
    return HAL_OK;
 800172a:	4618      	mov	r0, r3
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800172c:	f041 0101 	orr.w	r1, r1, #1
 8001730:	6151      	str	r1, [r2, #20]
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8001732:	68d1      	ldr	r1, [r2, #12]
 8001734:	f041 0120 	orr.w	r1, r1, #32
 8001738:	60d1      	str	r1, [r2, #12]
    return HAL_OK;
 800173a:	4770      	bx	lr
      return HAL_ERROR;
 800173c:	2001      	movs	r0, #1
 800173e:	4770      	bx	lr
    return HAL_BUSY;
 8001740:	2002      	movs	r0, #2
}
 8001742:	4770      	bx	lr

08001744 <HAL_UART_TxCpltCallback>:
 8001744:	4770      	bx	lr

08001746 <UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8001746:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
{
 800174a:	b510      	push	{r4, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 800174c:	2b22      	cmp	r3, #34	; 0x22
 800174e:	d136      	bne.n	80017be <UART_Receive_IT+0x78>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001750:	6883      	ldr	r3, [r0, #8]
 8001752:	6901      	ldr	r1, [r0, #16]
 8001754:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001758:	6802      	ldr	r2, [r0, #0]
 800175a:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800175c:	d123      	bne.n	80017a6 <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800175e:	6852      	ldr	r2, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8001760:	b9e9      	cbnz	r1, 800179e <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001762:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001766:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 800176a:	6283      	str	r3, [r0, #40]	; 0x28
    if(--huart->RxXferCount == 0U)
 800176c:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 800176e:	3c01      	subs	r4, #1
 8001770:	b2a4      	uxth	r4, r4
 8001772:	85c4      	strh	r4, [r0, #46]	; 0x2e
 8001774:	b98c      	cbnz	r4, 800179a <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8001776:	6803      	ldr	r3, [r0, #0]
 8001778:	68da      	ldr	r2, [r3, #12]
 800177a:	f022 0220 	bic.w	r2, r2, #32
 800177e:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8001780:	68da      	ldr	r2, [r3, #12]
 8001782:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001786:	60da      	str	r2, [r3, #12]
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8001788:	695a      	ldr	r2, [r3, #20]
 800178a:	f022 0201 	bic.w	r2, r2, #1
 800178e:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8001790:	2320      	movs	r3, #32
 8001792:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8001796:	f000 fa4b 	bl	8001c30 <HAL_UART_RxCpltCallback>
    if(--huart->RxXferCount == 0U)
 800179a:	2000      	movs	r0, #0
}
 800179c:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800179e:	b2d2      	uxtb	r2, r2
 80017a0:	f823 2b01 	strh.w	r2, [r3], #1
 80017a4:	e7e1      	b.n	800176a <UART_Receive_IT+0x24>
      if(huart->Init.Parity == UART_PARITY_NONE)
 80017a6:	b921      	cbnz	r1, 80017b2 <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80017a8:	1c59      	adds	r1, r3, #1
 80017aa:	6852      	ldr	r2, [r2, #4]
 80017ac:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80017ae:	701a      	strb	r2, [r3, #0]
 80017b0:	e7dc      	b.n	800176c <UART_Receive_IT+0x26>
 80017b2:	6852      	ldr	r2, [r2, #4]
 80017b4:	1c59      	adds	r1, r3, #1
 80017b6:	6281      	str	r1, [r0, #40]	; 0x28
 80017b8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80017bc:	e7f7      	b.n	80017ae <UART_Receive_IT+0x68>
    return HAL_BUSY;
 80017be:	2002      	movs	r0, #2
 80017c0:	bd10      	pop	{r4, pc}

080017c2 <HAL_UART_ErrorCallback>:
 80017c2:	4770      	bx	lr

080017c4 <HAL_UART_IRQHandler>:
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80017c4:	6803      	ldr	r3, [r0, #0]
{
 80017c6:	b570      	push	{r4, r5, r6, lr}
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80017c8:	681a      	ldr	r2, [r3, #0]
{
 80017ca:	4604      	mov	r4, r0
  if(errorflags == RESET)
 80017cc:	0716      	lsls	r6, r2, #28
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80017ce:	68d9      	ldr	r1, [r3, #12]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80017d0:	695d      	ldr	r5, [r3, #20]
  if(errorflags == RESET)
 80017d2:	d107      	bne.n	80017e4 <HAL_UART_IRQHandler+0x20>
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80017d4:	0696      	lsls	r6, r2, #26
 80017d6:	d55a      	bpl.n	800188e <HAL_UART_IRQHandler+0xca>
 80017d8:	068d      	lsls	r5, r1, #26
 80017da:	d558      	bpl.n	800188e <HAL_UART_IRQHandler+0xca>
}
 80017dc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 80017e0:	f7ff bfb1 	b.w	8001746 <UART_Receive_IT>
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80017e4:	f015 0501 	ands.w	r5, r5, #1
 80017e8:	d102      	bne.n	80017f0 <HAL_UART_IRQHandler+0x2c>
 80017ea:	f411 7f90 	tst.w	r1, #288	; 0x120
 80017ee:	d04e      	beq.n	800188e <HAL_UART_IRQHandler+0xca>
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80017f0:	07d3      	lsls	r3, r2, #31
 80017f2:	d505      	bpl.n	8001800 <HAL_UART_IRQHandler+0x3c>
 80017f4:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80017f6:	bf42      	ittt	mi
 80017f8:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 80017fa:	f043 0301 	orrmi.w	r3, r3, #1
 80017fe:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001800:	0750      	lsls	r0, r2, #29
 8001802:	d504      	bpl.n	800180e <HAL_UART_IRQHandler+0x4a>
 8001804:	b11d      	cbz	r5, 800180e <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001806:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001808:	f043 0302 	orr.w	r3, r3, #2
 800180c:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800180e:	0793      	lsls	r3, r2, #30
 8001810:	d504      	bpl.n	800181c <HAL_UART_IRQHandler+0x58>
 8001812:	b11d      	cbz	r5, 800181c <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001814:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001816:	f043 0304 	orr.w	r3, r3, #4
 800181a:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800181c:	0716      	lsls	r6, r2, #28
 800181e:	d504      	bpl.n	800182a <HAL_UART_IRQHandler+0x66>
 8001820:	b11d      	cbz	r5, 800182a <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001822:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001824:	f043 0308 	orr.w	r3, r3, #8
 8001828:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 800182a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800182c:	2b00      	cmp	r3, #0
 800182e:	d066      	beq.n	80018fe <HAL_UART_IRQHandler+0x13a>
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001830:	0695      	lsls	r5, r2, #26
 8001832:	d504      	bpl.n	800183e <HAL_UART_IRQHandler+0x7a>
 8001834:	0688      	lsls	r0, r1, #26
 8001836:	d502      	bpl.n	800183e <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 8001838:	4620      	mov	r0, r4
 800183a:	f7ff ff84 	bl	8001746 <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800183e:	6823      	ldr	r3, [r4, #0]
        UART_EndRxTransfer(huart);
 8001840:	4620      	mov	r0, r4
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001842:	695d      	ldr	r5, [r3, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001844:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8001846:	0711      	lsls	r1, r2, #28
 8001848:	d402      	bmi.n	8001850 <HAL_UART_IRQHandler+0x8c>
 800184a:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 800184e:	d01a      	beq.n	8001886 <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 8001850:	f7ff fe58 	bl	8001504 <UART_EndRxTransfer>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001854:	6823      	ldr	r3, [r4, #0]
 8001856:	695a      	ldr	r2, [r3, #20]
 8001858:	0652      	lsls	r2, r2, #25
 800185a:	d510      	bpl.n	800187e <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800185c:	695a      	ldr	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 800185e:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001860:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001864:	615a      	str	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8001866:	b150      	cbz	r0, 800187e <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001868:	4b25      	ldr	r3, [pc, #148]	; (8001900 <HAL_UART_IRQHandler+0x13c>)
 800186a:	6343      	str	r3, [r0, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800186c:	f7fe fe4c 	bl	8000508 <HAL_DMA_Abort_IT>
 8001870:	2800      	cmp	r0, #0
 8001872:	d044      	beq.n	80018fe <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001874:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 8001876:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800187a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800187c:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 800187e:	4620      	mov	r0, r4
 8001880:	f7ff ff9f 	bl	80017c2 <HAL_UART_ErrorCallback>
 8001884:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8001886:	f7ff ff9c 	bl	80017c2 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800188a:	63e5      	str	r5, [r4, #60]	; 0x3c
 800188c:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800188e:	0616      	lsls	r6, r2, #24
 8001890:	d527      	bpl.n	80018e2 <HAL_UART_IRQHandler+0x11e>
 8001892:	060d      	lsls	r5, r1, #24
 8001894:	d525      	bpl.n	80018e2 <HAL_UART_IRQHandler+0x11e>
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8001896:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 800189a:	2a21      	cmp	r2, #33	; 0x21
 800189c:	d12f      	bne.n	80018fe <HAL_UART_IRQHandler+0x13a>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800189e:	68a2      	ldr	r2, [r4, #8]
 80018a0:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80018a4:	6a22      	ldr	r2, [r4, #32]
 80018a6:	d117      	bne.n	80018d8 <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80018a8:	8811      	ldrh	r1, [r2, #0]
 80018aa:	f3c1 0108 	ubfx	r1, r1, #0, #9
 80018ae:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80018b0:	6921      	ldr	r1, [r4, #16]
 80018b2:	b979      	cbnz	r1, 80018d4 <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 80018b4:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 80018b6:	6222      	str	r2, [r4, #32]
    if(--huart->TxXferCount == 0U)
 80018b8:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 80018ba:	3a01      	subs	r2, #1
 80018bc:	b292      	uxth	r2, r2
 80018be:	84e2      	strh	r2, [r4, #38]	; 0x26
 80018c0:	b9ea      	cbnz	r2, 80018fe <HAL_UART_IRQHandler+0x13a>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80018c2:	68da      	ldr	r2, [r3, #12]
 80018c4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80018c8:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80018ca:	68da      	ldr	r2, [r3, #12]
 80018cc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80018d0:	60da      	str	r2, [r3, #12]
 80018d2:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 80018d4:	3201      	adds	r2, #1
 80018d6:	e7ee      	b.n	80018b6 <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80018d8:	1c51      	adds	r1, r2, #1
 80018da:	6221      	str	r1, [r4, #32]
 80018dc:	7812      	ldrb	r2, [r2, #0]
 80018de:	605a      	str	r2, [r3, #4]
 80018e0:	e7ea      	b.n	80018b8 <HAL_UART_IRQHandler+0xf4>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80018e2:	0650      	lsls	r0, r2, #25
 80018e4:	d50b      	bpl.n	80018fe <HAL_UART_IRQHandler+0x13a>
 80018e6:	064a      	lsls	r2, r1, #25
 80018e8:	d509      	bpl.n	80018fe <HAL_UART_IRQHandler+0x13a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80018ea:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 80018ec:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80018ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80018f2:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 80018f4:	2320      	movs	r3, #32
 80018f6:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 80018fa:	f7ff ff23 	bl	8001744 <HAL_UART_TxCpltCallback>
 80018fe:	bd70      	pop	{r4, r5, r6, pc}
 8001900:	08001905 	.word	0x08001905

08001904 <UART_DMAAbortOnError>:
{
 8001904:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 8001906:	2300      	movs	r3, #0
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001908:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 800190a:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800190c:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 800190e:	f7ff ff58 	bl	80017c2 <HAL_UART_ErrorCallback>
 8001912:	bd08      	pop	{r3, pc}

08001914 <SystemClock_Config>:
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001914:	2228      	movs	r2, #40	; 0x28
{
 8001916:	b530      	push	{r4, r5, lr}
 8001918:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800191a:	eb0d 0002 	add.w	r0, sp, r2
 800191e:	2100      	movs	r1, #0
 8001920:	f000 fbc2 	bl	80020a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001924:	2214      	movs	r2, #20
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001926:	2410      	movs	r4, #16
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001928:	eb0d 0002 	add.w	r0, sp, r2
 800192c:	2100      	movs	r1, #0
 800192e:	f000 fbbb 	bl	80020a8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001932:	4622      	mov	r2, r4
 8001934:	2100      	movs	r1, #0
 8001936:	a801      	add	r0, sp, #4
 8001938:	f000 fbb6 	bl	80020a8 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800193c:	2502      	movs	r5, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800193e:	2301      	movs	r3, #1
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001940:	940f      	str	r4, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001942:	a80a      	add	r0, sp, #40	; 0x28
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001944:	2400      	movs	r4, #0
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001946:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001948:	950a      	str	r5, [sp, #40]	; 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800194a:	f7fe ff11 	bl	8000770 <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800194e:	230f      	movs	r3, #15
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001950:	4621      	mov	r1, r4
 8001952:	a805      	add	r0, sp, #20
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001954:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001956:	9406      	str	r4, [sp, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001958:	9407      	str	r4, [sp, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800195a:	9408      	str	r4, [sp, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800195c:	9409      	str	r4, [sp, #36]	; 0x24
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800195e:	f7ff f8cf 	bl	8000b00 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001962:	a801      	add	r0, sp, #4
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001964:	9501      	str	r5, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8001966:	9403      	str	r4, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001968:	f7ff f99c 	bl	8000ca4 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 800196c:	b015      	add	sp, #84	; 0x54
 800196e:	bd30      	pop	{r4, r5, pc}

08001970 <SetDirecao>:

}

/* USER CODE BEGIN 4 */

void SetDirecao(){
 8001970:	b538      	push	{r3, r4, r5, lr}
		int pwm1=0;
		int pwm2=0;
		if(z>140){	// frente
 8001972:	4b2e      	ldr	r3, [pc, #184]	; (8001a2c <SetDirecao+0xbc>)
 8001974:	781a      	ldrb	r2, [r3, #0]
 8001976:	2a8c      	cmp	r2, #140	; 0x8c
			pwm1=(z-127)*24+4100;
 8001978:	781a      	ldrb	r2, [r3, #0]
		if(z>140){	// frente
 800197a:	d91f      	bls.n	80019bc <SetDirecao+0x4c>
			pwm1=(z-127)*24+4100;
 800197c:	2518      	movs	r5, #24
 800197e:	f241 0004 	movw	r0, #4100	; 0x1004
			if(pwm1>8000)
				pwm1=8000;
			pwm2=(z-127)*24+4100;
 8001982:	781b      	ldrb	r3, [r3, #0]
			pwm1=(z-127)*24+4100;
 8001984:	3a7f      	subs	r2, #127	; 0x7f
			pwm2=(z-127)*24+4100;
 8001986:	3b7f      	subs	r3, #127	; 0x7f
			if(pwm2>8000)
				pwm2=8000;

			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1,pwm1);
 8001988:	4c29      	ldr	r4, [pc, #164]	; (8001a30 <SetDirecao+0xc0>)
			pwm1=(z-127)*24+4100;
 800198a:	fb05 0202 	mla	r2, r5, r2, r0
			pwm2=(z-127)*24+4100;
 800198e:	fb05 0303 	mla	r3, r5, r3, r0
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1,pwm1);
 8001992:	6821      	ldr	r1, [r4, #0]
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2,pwm2);
			HAL_TIMEx_PWMN_Stop(&htim1,TIM_CHANNEL_1);
 8001994:	4620      	mov	r0, r4
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1,pwm1);
 8001996:	634a      	str	r2, [r1, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2,pwm2);
 8001998:	638b      	str	r3, [r1, #56]	; 0x38
			HAL_TIMEx_PWMN_Stop(&htim1,TIM_CHANNEL_1);
 800199a:	2100      	movs	r1, #0
 800199c:	f7ff fd66 	bl	800146c <HAL_TIMEx_PWMN_Stop>
			HAL_TIMEx_PWMN_Stop(&htim1,TIM_CHANNEL_2);
 80019a0:	2104      	movs	r1, #4
 80019a2:	4620      	mov	r0, r4
 80019a4:	f7ff fd62 	bl	800146c <HAL_TIMEx_PWMN_Stop>
			HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 80019a8:	2100      	movs	r1, #0
 80019aa:	4620      	mov	r0, r4
 80019ac:	f7ff fcd8 	bl	8001360 <HAL_TIM_PWM_Start>
			HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_2);
 80019b0:	4620      	mov	r0, r4
			HAL_TIM_PWM_Stop(&htim1,TIM_CHANNEL_2);
			HAL_TIMEx_PWMN_Stop(&htim1,TIM_CHANNEL_1);
			HAL_TIMEx_PWMN_Stop(&htim1,TIM_CHANNEL_2);
		}

	}
 80019b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_2);
 80019b6:	2104      	movs	r1, #4
 80019b8:	f7ff bcd2 	b.w	8001360 <HAL_TIM_PWM_Start>
		else if(z<114){	// r
 80019bc:	2a71      	cmp	r2, #113	; 0x71
 80019be:	d822      	bhi.n	8001a06 <SetDirecao+0x96>
			pwm1=(-z+127)*24+4100;
 80019c0:	2518      	movs	r5, #24
 80019c2:	f241 0004 	movw	r0, #4100	; 0x1004
 80019c6:	781a      	ldrb	r2, [r3, #0]
			pwm2=(-z+127)*24+4100;
 80019c8:	781b      	ldrb	r3, [r3, #0]
			pwm1=(-z+127)*24+4100;
 80019ca:	f1c2 027f 	rsb	r2, r2, #127	; 0x7f
			pwm2=(-z+127)*24+4100;
 80019ce:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1,pwm1);
 80019d2:	4c17      	ldr	r4, [pc, #92]	; (8001a30 <SetDirecao+0xc0>)
			pwm1=(-z+127)*24+4100;
 80019d4:	fb05 0202 	mla	r2, r5, r2, r0
			pwm2=(-z+127)*24+4100;
 80019d8:	fb05 0303 	mla	r3, r5, r3, r0
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1,pwm1);
 80019dc:	6821      	ldr	r1, [r4, #0]
			HAL_TIM_PWM_Stop(&htim1,TIM_CHANNEL_1);
 80019de:	4620      	mov	r0, r4
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1,pwm1);
 80019e0:	634a      	str	r2, [r1, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2,pwm2);
 80019e2:	638b      	str	r3, [r1, #56]	; 0x38
			HAL_TIM_PWM_Stop(&htim1,TIM_CHANNEL_1);
 80019e4:	2100      	movs	r1, #0
 80019e6:	f7ff fcd1 	bl	800138c <HAL_TIM_PWM_Stop>
			HAL_TIM_PWM_Stop(&htim1,TIM_CHANNEL_2);
 80019ea:	2104      	movs	r1, #4
 80019ec:	4620      	mov	r0, r4
 80019ee:	f7ff fccd 	bl	800138c <HAL_TIM_PWM_Stop>
			HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 80019f2:	2100      	movs	r1, #0
 80019f4:	4620      	mov	r0, r4
 80019f6:	f7ff fd03 	bl	8001400 <HAL_TIMEx_PWMN_Start>
			HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 80019fa:	4620      	mov	r0, r4
	}
 80019fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8001a00:	2104      	movs	r1, #4
 8001a02:	f7ff bcfd 	b.w	8001400 <HAL_TIMEx_PWMN_Start>
			HAL_TIM_PWM_Stop(&htim1,TIM_CHANNEL_1);
 8001a06:	2100      	movs	r1, #0
 8001a08:	4809      	ldr	r0, [pc, #36]	; (8001a30 <SetDirecao+0xc0>)
 8001a0a:	f7ff fcbf 	bl	800138c <HAL_TIM_PWM_Stop>
			HAL_TIM_PWM_Stop(&htim1,TIM_CHANNEL_2);
 8001a0e:	2104      	movs	r1, #4
 8001a10:	4807      	ldr	r0, [pc, #28]	; (8001a30 <SetDirecao+0xc0>)
 8001a12:	f7ff fcbb 	bl	800138c <HAL_TIM_PWM_Stop>
			HAL_TIMEx_PWMN_Stop(&htim1,TIM_CHANNEL_1);
 8001a16:	2100      	movs	r1, #0
 8001a18:	4805      	ldr	r0, [pc, #20]	; (8001a30 <SetDirecao+0xc0>)
 8001a1a:	f7ff fd27 	bl	800146c <HAL_TIMEx_PWMN_Stop>
	}
 8001a1e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			HAL_TIMEx_PWMN_Stop(&htim1,TIM_CHANNEL_2);
 8001a22:	2104      	movs	r1, #4
 8001a24:	4802      	ldr	r0, [pc, #8]	; (8001a30 <SetDirecao+0xc0>)
 8001a26:	f7ff bd21 	b.w	800146c <HAL_TIMEx_PWMN_Stop>
 8001a2a:	bf00      	nop
 8001a2c:	20000009 	.word	0x20000009
 8001a30:	200001d4 	.word	0x200001d4

08001a34 <main>:
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b096      	sub	sp, #88	; 0x58
  HAL_Init();
 8001a38:	f7fe fbb4 	bl	80001a4 <HAL_Init>
  SystemClock_Config();
 8001a3c:	f7ff ff6a 	bl	8001914 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a40:	2210      	movs	r2, #16
 8001a42:	2100      	movs	r1, #0
 8001a44:	a80f      	add	r0, sp, #60	; 0x3c
 8001a46:	f000 fb2f 	bl	80020a8 <memset>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a4a:	4b6e      	ldr	r3, [pc, #440]	; (8001c04 <main+0x1d0>)
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a4c:	a90f      	add	r1, sp, #60	; 0x3c
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a4e:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a50:	486d      	ldr	r0, [pc, #436]	; (8001c08 <main+0x1d4>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a52:	f042 0204 	orr.w	r2, r2, #4
 8001a56:	619a      	str	r2, [r3, #24]
 8001a58:	699a      	ldr	r2, [r3, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a5a:	2400      	movs	r4, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a5c:	f002 0204 	and.w	r2, r2, #4
 8001a60:	9200      	str	r2, [sp, #0]
 8001a62:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a64:	699a      	ldr	r2, [r3, #24]
  htim1.Instance = TIM1;
 8001a66:	4d69      	ldr	r5, [pc, #420]	; (8001c0c <main+0x1d8>)
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a68:	f042 0208 	orr.w	r2, r2, #8
 8001a6c:	619a      	str	r2, [r3, #24]
 8001a6e:	699b      	ldr	r3, [r3, #24]
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a70:	f44f 5880 	mov.w	r8, #4096	; 0x1000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a74:	f003 0308 	and.w	r3, r3, #8
 8001a78:	9301      	str	r3, [sp, #4]
 8001a7a:	9b01      	ldr	r3, [sp, #4]
  GPIO_InitStruct.Pin = LeftEncoder_Pin|RightEncoder_Pin;
 8001a7c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001a80:	930f      	str	r3, [sp, #60]	; 0x3c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001a82:	4b63      	ldr	r3, [pc, #396]	; (8001c10 <main+0x1dc>)
  huart1.Instance = USART1;
 8001a84:	4e63      	ldr	r6, [pc, #396]	; (8001c14 <main+0x1e0>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001a86:	9310      	str	r3, [sp, #64]	; 0x40
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a88:	f7fe fd86 	bl	8000598 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	2028      	movs	r0, #40	; 0x28
 8001a90:	4611      	mov	r1, r2
 8001a92:	f7fe fce3 	bl	800045c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001a96:	2028      	movs	r0, #40	; 0x28
 8001a98:	f7fe fd14 	bl	80004c4 <HAL_NVIC_EnableIRQ>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a9c:	2210      	movs	r2, #16
 8001a9e:	2100      	movs	r1, #0
 8001aa0:	eb0d 0002 	add.w	r0, sp, r2
 8001aa4:	f000 fb00 	bl	80020a8 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001aa8:	221c      	movs	r2, #28
 8001aaa:	4621      	mov	r1, r4
 8001aac:	a808      	add	r0, sp, #32
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001aae:	9402      	str	r4, [sp, #8]
 8001ab0:	9403      	str	r4, [sp, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ab2:	f000 faf9 	bl	80020a8 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001ab6:	221c      	movs	r2, #28
 8001ab8:	4621      	mov	r1, r4
 8001aba:	a80f      	add	r0, sp, #60	; 0x3c
 8001abc:	f000 faf4 	bl	80020a8 <memset>
  htim1.Instance = TIM1;
 8001ac0:	4b55      	ldr	r3, [pc, #340]	; (8001c18 <main+0x1e4>)
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001ac2:	4628      	mov	r0, r5
  htim1.Init.Prescaler = 0;
 8001ac4:	e885 0018 	stmia.w	r5, {r3, r4}
  htim1.Init.Period = 8000;
 8001ac8:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001acc:	60ac      	str	r4, [r5, #8]
  htim1.Init.Period = 8000;
 8001ace:	60eb      	str	r3, [r5, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ad0:	612c      	str	r4, [r5, #16]
  htim1.Init.RepetitionCounter = 0;
 8001ad2:	616c      	str	r4, [r5, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ad4:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001ad6:	f7ff fb75 	bl	80011c4 <HAL_TIM_Base_Init>
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001ada:	a904      	add	r1, sp, #16
 8001adc:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ade:	f8cd 8010 	str.w	r8, [sp, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001ae2:	f7ff f9d7 	bl	8000e94 <HAL_TIM_ConfigClockSource>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001ae6:	4628      	mov	r0, r5
 8001ae8:	f7ff fb86 	bl	80011f8 <HAL_TIM_PWM_Init>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001aec:	a902      	add	r1, sp, #8
 8001aee:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001af0:	9402      	str	r4, [sp, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001af2:	9403      	str	r4, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001af4:	f7ff fce2 	bl	80014bc <HAL_TIMEx_MasterConfigSynchronization>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001af8:	2360      	movs	r3, #96	; 0x60
 8001afa:	9308      	str	r3, [sp, #32]
  sConfigOC.Pulse = 5000;
 8001afc:	f241 3388 	movw	r3, #5000	; 0x1388
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b00:	4622      	mov	r2, r4
 8001b02:	a908      	add	r1, sp, #32
 8001b04:	4628      	mov	r0, r5
  sConfigOC.Pulse = 5000;
 8001b06:	9309      	str	r3, [sp, #36]	; 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b08:	940a      	str	r4, [sp, #40]	; 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001b0a:	940b      	str	r4, [sp, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b0c:	940c      	str	r4, [sp, #48]	; 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001b0e:	940d      	str	r4, [sp, #52]	; 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001b10:	940e      	str	r4, [sp, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b12:	f7ff fbb7 	bl	8001284 <HAL_TIM_PWM_ConfigChannel>
  sConfigOC.Pulse = 1000;
 8001b16:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001b1a:	2204      	movs	r2, #4
 8001b1c:	a908      	add	r1, sp, #32
 8001b1e:	4628      	mov	r0, r5
  sConfigOC.Pulse = 1000;
 8001b20:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001b22:	f7ff fbaf 	bl	8001284 <HAL_TIM_PWM_ConfigChannel>
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001b26:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001b2a:	9314      	str	r3, [sp, #80]	; 0x50
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_ENABLE;
 8001b2c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001b30:	a90f      	add	r1, sp, #60	; 0x3c
 8001b32:	4628      	mov	r0, r5
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_ENABLE;
 8001b34:	9315      	str	r3, [sp, #84]	; 0x54
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001b36:	940f      	str	r4, [sp, #60]	; 0x3c
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001b38:	9410      	str	r4, [sp, #64]	; 0x40
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001b3a:	9411      	str	r4, [sp, #68]	; 0x44
  sBreakDeadTimeConfig.DeadTime = 0;
 8001b3c:	9412      	str	r4, [sp, #72]	; 0x48
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001b3e:	9413      	str	r4, [sp, #76]	; 0x4c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001b40:	f7ff fc96 	bl	8001470 <HAL_TIMEx_ConfigBreakDeadTime>
  HAL_TIM_MspPostInit(&htim1);
 8001b44:	4628      	mov	r0, r5
 8001b46:	f000 f973 	bl	8001e30 <HAL_TIM_MspPostInit>
  huart1.Init.BaudRate = 9600;
 8001b4a:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8001b4e:	4a33      	ldr	r2, [pc, #204]	; (8001c1c <main+0x1e8>)
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001b50:	4630      	mov	r0, r6
  huart1.Init.BaudRate = 9600;
 8001b52:	e886 000c 	stmia.w	r6, {r2, r3}
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001b56:	230c      	movs	r3, #12
  hadc1.Instance = ADC1;
 8001b58:	4f31      	ldr	r7, [pc, #196]	; (8001c20 <main+0x1ec>)
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001b5a:	6173      	str	r3, [r6, #20]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001b5c:	60b4      	str	r4, [r6, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001b5e:	60f4      	str	r4, [r6, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001b60:	6134      	str	r4, [r6, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b62:	61b4      	str	r4, [r6, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b64:	61f4      	str	r4, [r6, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001b66:	f7ff fd79 	bl	800165c <HAL_UART_Init>
  hadc1.Instance = ADC1;
 8001b6a:	4b2e      	ldr	r3, [pc, #184]	; (8001c24 <main+0x1f0>)
  hadc1.Init.NbrOfConversion = 1;
 8001b6c:	f04f 0901 	mov.w	r9, #1
  hadc1.Instance = ADC1;
 8001b70:	603b      	str	r3, [r7, #0]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001b72:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001b76:	4638      	mov	r0, r7
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001b78:	61fb      	str	r3, [r7, #28]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001b7a:	60bc      	str	r4, [r7, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001b7c:	60fc      	str	r4, [r7, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001b7e:	617c      	str	r4, [r7, #20]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001b80:	607c      	str	r4, [r7, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001b82:	f8c7 9010 	str.w	r9, [r7, #16]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001b86:	940f      	str	r4, [sp, #60]	; 0x3c
 8001b88:	9410      	str	r4, [sp, #64]	; 0x40
 8001b8a:	9411      	str	r4, [sp, #68]	; 0x44
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001b8c:	f7fe fbd4 	bl	8000338 <HAL_ADC_Init>
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b90:	a90f      	add	r1, sp, #60	; 0x3c
 8001b92:	4638      	mov	r0, r7
  sConfig.Channel = ADC_CHANNEL_0;
 8001b94:	940f      	str	r4, [sp, #60]	; 0x3c
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001b96:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001b9a:	9411      	str	r4, [sp, #68]	; 0x44
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b9c:	f7fe fb26 	bl	80001ec <HAL_ADC_ConfigChannel>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ba0:	2210      	movs	r2, #16
 8001ba2:	4621      	mov	r1, r4
 8001ba4:	a80f      	add	r0, sp, #60	; 0x3c
 8001ba6:	f000 fa7f 	bl	80020a8 <memset>
  htim2.Init.Prescaler = 19;
 8001baa:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001bae:	2313      	movs	r3, #19
  htim2.Instance = TIM2;
 8001bb0:	4f1d      	ldr	r7, [pc, #116]	; (8001c28 <main+0x1f4>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bb2:	9408      	str	r4, [sp, #32]
  htim2.Init.Prescaler = 19;
 8001bb4:	e887 000a 	stmia.w	r7, {r1, r3}
  htim2.Init.Period = 39999;
 8001bb8:	f649 433f 	movw	r3, #39999	; 0x9c3f
 8001bbc:	60fb      	str	r3, [r7, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8001bbe:	f44f 7380 	mov.w	r3, #256	; 0x100
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001bc2:	4638      	mov	r0, r7
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8001bc4:	613b      	str	r3, [r7, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bc6:	9409      	str	r4, [sp, #36]	; 0x24
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bc8:	60bc      	str	r4, [r7, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bca:	61bc      	str	r4, [r7, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001bcc:	f7ff fafa 	bl	80011c4 <HAL_TIM_Base_Init>
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001bd0:	a90f      	add	r1, sp, #60	; 0x3c
 8001bd2:	4638      	mov	r0, r7
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001bd4:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001bd8:	f7ff f95c 	bl	8000e94 <HAL_TIM_ConfigClockSource>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001bdc:	a908      	add	r1, sp, #32
 8001bde:	4638      	mov	r0, r7
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001be0:	9408      	str	r4, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001be2:	9409      	str	r4, [sp, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001be4:	f7ff fc6a 	bl	80014bc <HAL_TIMEx_MasterConfigSynchronization>
  HAL_TIM_Base_Start_IT(&htim1);
 8001be8:	4628      	mov	r0, r5
 8001bea:	f7ff f947 	bl	8000e7c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 8001bee:	4638      	mov	r0, r7
 8001bf0:	f7ff f944 	bl	8000e7c <HAL_TIM_Base_Start_IT>
	HAL_UART_Receive_IT(&huart1,(uint8_t *)rxBuffer,4);
 8001bf4:	2204      	movs	r2, #4
 8001bf6:	490d      	ldr	r1, [pc, #52]	; (8001c2c <main+0x1f8>)
 8001bf8:	4630      	mov	r0, r6
 8001bfa:	f7ff fd7c 	bl	80016f6 <HAL_UART_Receive_IT>
	  SetDirecao();
 8001bfe:	f7ff feb7 	bl	8001970 <SetDirecao>
 8001c02:	e7fc      	b.n	8001bfe <main+0x1ca>
 8001c04:	40021000 	.word	0x40021000
 8001c08:	40010c00 	.word	0x40010c00
 8001c0c:	200001d4 	.word	0x200001d4
 8001c10:	10110000 	.word	0x10110000
 8001c14:	2000017c 	.word	0x2000017c
 8001c18:	40012c00 	.word	0x40012c00
 8001c1c:	40013800 	.word	0x40013800
 8001c20:	2000014c 	.word	0x2000014c
 8001c24:	40012400 	.word	0x40012400
 8001c28:	20000214 	.word	0x20000214
 8001c2c:	200001bc 	.word	0x200001bc

08001c30 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
	if(rxBuffer[2]=='\r' && rxBuffer[3]=='\n'){
 8001c30:	4b08      	ldr	r3, [pc, #32]	; (8001c54 <HAL_UART_RxCpltCallback+0x24>)
 8001c32:	789a      	ldrb	r2, [r3, #2]
 8001c34:	2a0d      	cmp	r2, #13
 8001c36:	d108      	bne.n	8001c4a <HAL_UART_RxCpltCallback+0x1a>
 8001c38:	78da      	ldrb	r2, [r3, #3]
 8001c3a:	2a0a      	cmp	r2, #10
 8001c3c:	d105      	bne.n	8001c4a <HAL_UART_RxCpltCallback+0x1a>
		y=rxBuffer[0];
 8001c3e:	7819      	ldrb	r1, [r3, #0]
 8001c40:	4a05      	ldr	r2, [pc, #20]	; (8001c58 <HAL_UART_RxCpltCallback+0x28>)
 8001c42:	7011      	strb	r1, [r2, #0]
		z=rxBuffer[1];
 8001c44:	785a      	ldrb	r2, [r3, #1]
 8001c46:	4b05      	ldr	r3, [pc, #20]	; (8001c5c <HAL_UART_RxCpltCallback+0x2c>)
 8001c48:	701a      	strb	r2, [r3, #0]
	}
	HAL_UART_Receive_IT(&huart1,(uint8_t *)rxBuffer,4);
 8001c4a:	2204      	movs	r2, #4
 8001c4c:	4901      	ldr	r1, [pc, #4]	; (8001c54 <HAL_UART_RxCpltCallback+0x24>)
 8001c4e:	4804      	ldr	r0, [pc, #16]	; (8001c60 <HAL_UART_RxCpltCallback+0x30>)
 8001c50:	f7ff bd51 	b.w	80016f6 <HAL_UART_Receive_IT>
 8001c54:	200001bc 	.word	0x200001bc
 8001c58:	20000008 	.word	0x20000008
 8001c5c:	20000009 	.word	0x20000009
 8001c60:	2000017c 	.word	0x2000017c

08001c64 <HAL_GPIO_EXTI_Callback>:
//void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart){
//}

 void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
	 if(GPIO_Pin==LeftEncoder_Pin){
 8001c64:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8001c68:	d104      	bne.n	8001c74 <HAL_GPIO_EXTI_Callback+0x10>
	 		 toggleLeftEncoder+=1;
 8001c6a:	4a05      	ldr	r2, [pc, #20]	; (8001c80 <HAL_GPIO_EXTI_Callback+0x1c>)
	 }else if(GPIO_Pin==RightEncoder_Pin){
	 		 toggleRightEncoder+=1;
 8001c6c:	6813      	ldr	r3, [r2, #0]
 8001c6e:	3301      	adds	r3, #1
 8001c70:	6013      	str	r3, [r2, #0]
 8001c72:	4770      	bx	lr
	 }else if(GPIO_Pin==RightEncoder_Pin){
 8001c74:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
 8001c78:	d1fb      	bne.n	8001c72 <HAL_GPIO_EXTI_Callback+0xe>
	 		 toggleRightEncoder+=1;
 8001c7a:	4a02      	ldr	r2, [pc, #8]	; (8001c84 <HAL_GPIO_EXTI_Callback+0x20>)
 8001c7c:	e7f6      	b.n	8001c6c <HAL_GPIO_EXTI_Callback+0x8>
 8001c7e:	bf00      	nop
 8001c80:	20000120 	.word	0x20000120
 8001c84:	20000124 	.word	0x20000124

08001c88 <SomaMovel>:

 }



 int SomaMovel(int novaAquisicao,int valorAtual,int *it,int*buf){
 8001c88:	b530      	push	{r4, r5, lr}
 	valorAtual=novaAquisicao+valorAtual-buf[*it];
 8001c8a:	6814      	ldr	r4, [r2, #0]
 8001c8c:	4401      	add	r1, r0
 8001c8e:	f853 5024 	ldr.w	r5, [r3, r4, lsl #2]
 	buf[*it]=novaAquisicao;
 8001c92:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
  	*it=*it+1;
 8001c96:	6813      	ldr	r3, [r2, #0]
    *it=*it&0xF;
  	return valorAtual;
  }
 8001c98:	1b48      	subs	r0, r1, r5
  	*it=*it+1;
 8001c9a:	3301      	adds	r3, #1
    *it=*it&0xF;
 8001c9c:	f003 030f 	and.w	r3, r3, #15
 8001ca0:	6013      	str	r3, [r2, #0]
  }
 8001ca2:	bd30      	pop	{r4, r5, pc}

08001ca4 <TIM2_IRQHandler>:
 {
 8001ca4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	 nAquisicoesLeft=SomaMovel(toggleLeftEncoder, nAquisicoesLeft,&l,BufferL);
 8001ca6:	4c17      	ldr	r4, [pc, #92]	; (8001d04 <TIM2_IRQHandler+0x60>)
 8001ca8:	4d17      	ldr	r5, [pc, #92]	; (8001d08 <TIM2_IRQHandler+0x64>)
 8001caa:	6821      	ldr	r1, [r4, #0]
 8001cac:	6828      	ldr	r0, [r5, #0]
 8001cae:	4b17      	ldr	r3, [pc, #92]	; (8001d0c <TIM2_IRQHandler+0x68>)
 8001cb0:	4a17      	ldr	r2, [pc, #92]	; (8001d10 <TIM2_IRQHandler+0x6c>)
 8001cb2:	f7ff ffe9 	bl	8001c88 <SomaMovel>
	 nAquisicoesRight=SomaMovel(toggleRightEncoder, nAquisicoesRight,&k,BufferR);
 8001cb6:	4e17      	ldr	r6, [pc, #92]	; (8001d14 <TIM2_IRQHandler+0x70>)
 8001cb8:	4f17      	ldr	r7, [pc, #92]	; (8001d18 <TIM2_IRQHandler+0x74>)
	 nAquisicoesLeft=SomaMovel(toggleLeftEncoder, nAquisicoesLeft,&l,BufferL);
 8001cba:	6020      	str	r0, [r4, #0]
	 nAquisicoesRight=SomaMovel(toggleRightEncoder, nAquisicoesRight,&k,BufferR);
 8001cbc:	6839      	ldr	r1, [r7, #0]
 8001cbe:	6830      	ldr	r0, [r6, #0]
 8001cc0:	4b16      	ldr	r3, [pc, #88]	; (8001d1c <TIM2_IRQHandler+0x78>)
 8001cc2:	4a17      	ldr	r2, [pc, #92]	; (8001d20 <TIM2_IRQHandler+0x7c>)
 8001cc4:	f7ff ffe0 	bl	8001c88 <SomaMovel>
	 snprintf(txBuffer,20,"L %d : R %d\n",ConstanteDeVelocidade*nAquisicoesLeft/2,ConstanteDeVelocidade*nAquisicoesRight/2);
 8001cc8:	230c      	movs	r3, #12
	 nAquisicoesRight=SomaMovel(toggleRightEncoder, nAquisicoesRight,&k,BufferR);
 8001cca:	6038      	str	r0, [r7, #0]
	 snprintf(txBuffer,20,"L %d : R %d\n",ConstanteDeVelocidade*nAquisicoesLeft/2,ConstanteDeVelocidade*nAquisicoesRight/2);
 8001ccc:	4358      	muls	r0, r3
 8001cce:	6822      	ldr	r2, [r4, #0]
 8001cd0:	4c14      	ldr	r4, [pc, #80]	; (8001d24 <TIM2_IRQHandler+0x80>)
 8001cd2:	4353      	muls	r3, r2
 8001cd4:	9000      	str	r0, [sp, #0]
 8001cd6:	4a14      	ldr	r2, [pc, #80]	; (8001d28 <TIM2_IRQHandler+0x84>)
 8001cd8:	2114      	movs	r1, #20
 8001cda:	4620      	mov	r0, r4
 8001cdc:	f000 f9ec 	bl	80020b8 <sniprintf>
	HAL_UART_Transmit_IT(&huart1,(uint8_t *)txBuffer,strlen(txBuffer));
 8001ce0:	4620      	mov	r0, r4
 8001ce2:	f7fe fa33 	bl	800014c <strlen>
 8001ce6:	4621      	mov	r1, r4
 8001ce8:	b282      	uxth	r2, r0
 8001cea:	4810      	ldr	r0, [pc, #64]	; (8001d2c <TIM2_IRQHandler+0x88>)
 8001cec:	f7ff fce4 	bl	80016b8 <HAL_UART_Transmit_IT>
	 toggleRightEncoder=0;
 8001cf0:	2300      	movs	r3, #0
   HAL_TIM_IRQHandler(&htim2);
 8001cf2:	480f      	ldr	r0, [pc, #60]	; (8001d30 <TIM2_IRQHandler+0x8c>)
	 toggleRightEncoder=0;
 8001cf4:	6033      	str	r3, [r6, #0]
	 toggleLeftEncoder=0;
 8001cf6:	602b      	str	r3, [r5, #0]
 }
 8001cf8:	b003      	add	sp, #12
 8001cfa:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
   HAL_TIM_IRQHandler(&htim2);
 8001cfe:	f7ff b987 	b.w	8001010 <HAL_TIM_IRQHandler>
 8001d02:	bf00      	nop
 8001d04:	20000118 	.word	0x20000118
 8001d08:	20000120 	.word	0x20000120
 8001d0c:	20000090 	.word	0x20000090
 8001d10:	20000114 	.word	0x20000114
 8001d14:	20000124 	.word	0x20000124
 8001d18:	2000011c 	.word	0x2000011c
 8001d1c:	200000d0 	.word	0x200000d0
 8001d20:	20000110 	.word	0x20000110
 8001d24:	20000128 	.word	0x20000128
 8001d28:	08002958 	.word	0x08002958
 8001d2c:	2000017c 	.word	0x2000017c
 8001d30:	20000214 	.word	0x20000214

08001d34 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001d34:	4b0e      	ldr	r3, [pc, #56]	; (8001d70 <HAL_MspInit+0x3c>)
{
 8001d36:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 8001d38:	699a      	ldr	r2, [r3, #24]
 8001d3a:	f042 0201 	orr.w	r2, r2, #1
 8001d3e:	619a      	str	r2, [r3, #24]
 8001d40:	699a      	ldr	r2, [r3, #24]
 8001d42:	f002 0201 	and.w	r2, r2, #1
 8001d46:	9200      	str	r2, [sp, #0]
 8001d48:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d4a:	69da      	ldr	r2, [r3, #28]
 8001d4c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001d50:	61da      	str	r2, [r3, #28]
 8001d52:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001d54:	4a07      	ldr	r2, [pc, #28]	; (8001d74 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d5a:	9301      	str	r3, [sp, #4]
 8001d5c:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001d5e:	6853      	ldr	r3, [r2, #4]
 8001d60:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001d64:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001d68:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d6a:	b002      	add	sp, #8
 8001d6c:	4770      	bx	lr
 8001d6e:	bf00      	nop
 8001d70:	40021000 	.word	0x40021000
 8001d74:	40010000 	.word	0x40010000

08001d78 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001d78:	b510      	push	{r4, lr}
 8001d7a:	4604      	mov	r4, r0
 8001d7c:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d7e:	2210      	movs	r2, #16
 8001d80:	2100      	movs	r1, #0
 8001d82:	a802      	add	r0, sp, #8
 8001d84:	f000 f990 	bl	80020a8 <memset>
  if(hadc->Instance==ADC1)
 8001d88:	6822      	ldr	r2, [r4, #0]
 8001d8a:	4b10      	ldr	r3, [pc, #64]	; (8001dcc <HAL_ADC_MspInit+0x54>)
 8001d8c:	429a      	cmp	r2, r3
 8001d8e:	d11a      	bne.n	8001dc6 <HAL_ADC_MspInit+0x4e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001d90:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 8001d94:	699a      	ldr	r2, [r3, #24]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d96:	a902      	add	r1, sp, #8
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001d98:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001d9c:	619a      	str	r2, [r3, #24]
 8001d9e:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001da0:	480b      	ldr	r0, [pc, #44]	; (8001dd0 <HAL_ADC_MspInit+0x58>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001da2:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8001da6:	9200      	str	r2, [sp, #0]
 8001da8:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001daa:	699a      	ldr	r2, [r3, #24]
 8001dac:	f042 0204 	orr.w	r2, r2, #4
 8001db0:	619a      	str	r2, [r3, #24]
 8001db2:	699b      	ldr	r3, [r3, #24]
 8001db4:	f003 0304 	and.w	r3, r3, #4
 8001db8:	9301      	str	r3, [sp, #4]
 8001dba:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001dbc:	2303      	movs	r3, #3
 8001dbe:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001dc0:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dc2:	f7fe fbe9 	bl	8000598 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001dc6:	b006      	add	sp, #24
 8001dc8:	bd10      	pop	{r4, pc}
 8001dca:	bf00      	nop
 8001dcc:	40012400 	.word	0x40012400
 8001dd0:	40010800 	.word	0x40010800

08001dd4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001dd4:	b507      	push	{r0, r1, r2, lr}
  if(htim_base->Instance==TIM1)
 8001dd6:	6803      	ldr	r3, [r0, #0]
 8001dd8:	4a13      	ldr	r2, [pc, #76]	; (8001e28 <HAL_TIM_Base_MspInit+0x54>)
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d10c      	bne.n	8001df8 <HAL_TIM_Base_MspInit+0x24>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001dde:	4b13      	ldr	r3, [pc, #76]	; (8001e2c <HAL_TIM_Base_MspInit+0x58>)
 8001de0:	699a      	ldr	r2, [r3, #24]
 8001de2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001de6:	619a      	str	r2, [r3, #24]
 8001de8:	699b      	ldr	r3, [r3, #24]
 8001dea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001dee:	9300      	str	r3, [sp, #0]
 8001df0:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001df2:	b003      	add	sp, #12
 8001df4:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(htim_base->Instance==TIM2)
 8001df8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001dfc:	d1f9      	bne.n	8001df2 <HAL_TIM_Base_MspInit+0x1e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001dfe:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8001e02:	69da      	ldr	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001e04:	201c      	movs	r0, #28
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001e06:	f042 0201 	orr.w	r2, r2, #1
 8001e0a:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001e0c:	2200      	movs	r2, #0
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001e0e:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001e10:	4611      	mov	r1, r2
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001e12:	f003 0301 	and.w	r3, r3, #1
 8001e16:	9301      	str	r3, [sp, #4]
 8001e18:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001e1a:	f7fe fb1f 	bl	800045c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001e1e:	201c      	movs	r0, #28
 8001e20:	f7fe fb50 	bl	80004c4 <HAL_NVIC_EnableIRQ>
}
 8001e24:	e7e5      	b.n	8001df2 <HAL_TIM_Base_MspInit+0x1e>
 8001e26:	bf00      	nop
 8001e28:	40012c00 	.word	0x40012c00
 8001e2c:	40021000 	.word	0x40021000

08001e30 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001e30:	b510      	push	{r4, lr}
 8001e32:	4604      	mov	r4, r0
 8001e34:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e36:	2210      	movs	r2, #16
 8001e38:	2100      	movs	r1, #0
 8001e3a:	a802      	add	r0, sp, #8
 8001e3c:	f000 f934 	bl	80020a8 <memset>
  if(htim->Instance==TIM1)
 8001e40:	6822      	ldr	r2, [r4, #0]
 8001e42:	4b1a      	ldr	r3, [pc, #104]	; (8001eac <HAL_TIM_MspPostInit+0x7c>)
 8001e44:	429a      	cmp	r2, r3
 8001e46:	d12e      	bne.n	8001ea6 <HAL_TIM_MspPostInit+0x76>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e48:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 8001e4c:	699a      	ldr	r2, [r3, #24]
    PB0     ------> TIM1_CH2N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e4e:	2402      	movs	r4, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e50:	f042 0204 	orr.w	r2, r2, #4
 8001e54:	619a      	str	r2, [r3, #24]
 8001e56:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e58:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e5a:	f002 0204 	and.w	r2, r2, #4
 8001e5e:	9200      	str	r2, [sp, #0]
 8001e60:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e62:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e64:	4812      	ldr	r0, [pc, #72]	; (8001eb0 <HAL_TIM_MspPostInit+0x80>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e66:	f042 0208 	orr.w	r2, r2, #8
 8001e6a:	619a      	str	r2, [r3, #24]
 8001e6c:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e6e:	9403      	str	r4, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e70:	f003 0308 	and.w	r3, r3, #8
 8001e74:	9301      	str	r3, [sp, #4]
 8001e76:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001e78:	f44f 7360 	mov.w	r3, #896	; 0x380
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e7c:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001e7e:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e80:	f7fe fb8a 	bl	8000598 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001e84:	2301      	movs	r3, #1
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e86:	a902      	add	r1, sp, #8
 8001e88:	480a      	ldr	r0, [pc, #40]	; (8001eb4 <HAL_TIM_MspPostInit+0x84>)
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001e8a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e8c:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e8e:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e90:	f7fe fb82 	bl	8000598 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM1_PARTIAL();
 8001e94:	4a08      	ldr	r2, [pc, #32]	; (8001eb8 <HAL_TIM_MspPostInit+0x88>)
 8001e96:	6853      	ldr	r3, [r2, #4]
 8001e98:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8001e9c:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001ea0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001ea4:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001ea6:	b006      	add	sp, #24
 8001ea8:	bd10      	pop	{r4, pc}
 8001eaa:	bf00      	nop
 8001eac:	40012c00 	.word	0x40012c00
 8001eb0:	40010800 	.word	0x40010800
 8001eb4:	40010c00 	.word	0x40010c00
 8001eb8:	40010000 	.word	0x40010000

08001ebc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ebc:	b510      	push	{r4, lr}
 8001ebe:	4604      	mov	r4, r0
 8001ec0:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ec2:	2210      	movs	r2, #16
 8001ec4:	2100      	movs	r1, #0
 8001ec6:	a802      	add	r0, sp, #8
 8001ec8:	f000 f8ee 	bl	80020a8 <memset>
  if(huart->Instance==USART1)
 8001ecc:	6822      	ldr	r2, [r4, #0]
 8001ece:	4b1d      	ldr	r3, [pc, #116]	; (8001f44 <HAL_UART_MspInit+0x88>)
 8001ed0:	429a      	cmp	r2, r3
 8001ed2:	d135      	bne.n	8001f40 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001ed4:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8001ed8:	699a      	ldr	r2, [r3, #24]
    PB7     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001eda:	a902      	add	r1, sp, #8
    __HAL_RCC_USART1_CLK_ENABLE();
 8001edc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001ee0:	619a      	str	r2, [r3, #24]
 8001ee2:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ee4:	4818      	ldr	r0, [pc, #96]	; (8001f48 <HAL_UART_MspInit+0x8c>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8001ee6:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001eea:	9200      	str	r2, [sp, #0]
 8001eec:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eee:	699a      	ldr	r2, [r3, #24]

    GPIO_InitStruct.Pin = GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ef0:	2400      	movs	r4, #0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ef2:	f042 0208 	orr.w	r2, r2, #8
 8001ef6:	619a      	str	r2, [r3, #24]
 8001ef8:	699b      	ldr	r3, [r3, #24]
 8001efa:	f003 0308 	and.w	r3, r3, #8
 8001efe:	9301      	str	r3, [sp, #4]
 8001f00:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001f02:	2340      	movs	r3, #64	; 0x40
 8001f04:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f06:	2302      	movs	r3, #2
 8001f08:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f0a:	2303      	movs	r3, #3
 8001f0c:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f0e:	f7fe fb43 	bl	8000598 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001f12:	2380      	movs	r3, #128	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f14:	a902      	add	r1, sp, #8
 8001f16:	480c      	ldr	r0, [pc, #48]	; (8001f48 <HAL_UART_MspInit+0x8c>)
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001f18:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f1a:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f1c:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f1e:	f7fe fb3b 	bl	8000598 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 8001f22:	4a0a      	ldr	r2, [pc, #40]	; (8001f4c <HAL_UART_MspInit+0x90>)

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001f24:	2025      	movs	r0, #37	; 0x25
    __HAL_AFIO_REMAP_USART1_ENABLE();
 8001f26:	6853      	ldr	r3, [r2, #4]
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001f28:	4621      	mov	r1, r4
    __HAL_AFIO_REMAP_USART1_ENABLE();
 8001f2a:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001f2e:	f043 0304 	orr.w	r3, r3, #4
 8001f32:	6053      	str	r3, [r2, #4]
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001f34:	4622      	mov	r2, r4
 8001f36:	f7fe fa91 	bl	800045c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001f3a:	2025      	movs	r0, #37	; 0x25
 8001f3c:	f7fe fac2 	bl	80004c4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001f40:	b006      	add	sp, #24
 8001f42:	bd10      	pop	{r4, pc}
 8001f44:	40013800 	.word	0x40013800
 8001f48:	40010c00 	.word	0x40010c00
 8001f4c:	40010000 	.word	0x40010000

08001f50 <NMI_Handler>:
 8001f50:	4770      	bx	lr

08001f52 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f52:	e7fe      	b.n	8001f52 <HardFault_Handler>

08001f54 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f54:	e7fe      	b.n	8001f54 <MemManage_Handler>

08001f56 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f56:	e7fe      	b.n	8001f56 <BusFault_Handler>

08001f58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f58:	e7fe      	b.n	8001f58 <UsageFault_Handler>

08001f5a <SVC_Handler>:
 8001f5a:	4770      	bx	lr

08001f5c <DebugMon_Handler>:
 8001f5c:	4770      	bx	lr

08001f5e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f5e:	4770      	bx	lr

08001f60 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f60:	f7fe b932 	b.w	80001c8 <HAL_IncTick>

08001f64 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001f64:	4801      	ldr	r0, [pc, #4]	; (8001f6c <USART1_IRQHandler+0x8>)
 8001f66:	f7ff bc2d 	b.w	80017c4 <HAL_UART_IRQHandler>
 8001f6a:	bf00      	nop
 8001f6c:	2000017c 	.word	0x2000017c

08001f70 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001f70:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8001f72:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001f76:	f7fe fbef 	bl	8000758 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001f7a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8001f7e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001f82:	f7fe bbe9 	b.w	8000758 <HAL_GPIO_EXTI_IRQHandler>
	...

08001f88 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8001f88:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001f8a:	4b0a      	ldr	r3, [pc, #40]	; (8001fb4 <_sbrk+0x2c>)
{
 8001f8c:	4602      	mov	r2, r0
	if (heap_end == 0)
 8001f8e:	6819      	ldr	r1, [r3, #0]
 8001f90:	b909      	cbnz	r1, 8001f96 <_sbrk+0xe>
		heap_end = &end;
 8001f92:	4909      	ldr	r1, [pc, #36]	; (8001fb8 <_sbrk+0x30>)
 8001f94:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 8001f96:	4669      	mov	r1, sp
	prev_heap_end = heap_end;
 8001f98:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8001f9a:	4402      	add	r2, r0
 8001f9c:	428a      	cmp	r2, r1
 8001f9e:	d906      	bls.n	8001fae <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8001fa0:	f000 f858 	bl	8002054 <__errno>
 8001fa4:	230c      	movs	r3, #12
 8001fa6:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8001fa8:	f04f 30ff 	mov.w	r0, #4294967295
 8001fac:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 8001fae:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 8001fb0:	bd08      	pop	{r3, pc}
 8001fb2:	bf00      	nop
 8001fb4:	2000013c 	.word	0x2000013c
 8001fb8:	20000258 	.word	0x20000258

08001fbc <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001fbc:	4b0f      	ldr	r3, [pc, #60]	; (8001ffc <SystemInit+0x40>)
 8001fbe:	681a      	ldr	r2, [r3, #0]
 8001fc0:	f042 0201 	orr.w	r2, r2, #1
 8001fc4:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001fc6:	6859      	ldr	r1, [r3, #4]
 8001fc8:	4a0d      	ldr	r2, [pc, #52]	; (8002000 <SystemInit+0x44>)
 8001fca:	400a      	ands	r2, r1
 8001fcc:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001fce:	681a      	ldr	r2, [r3, #0]
 8001fd0:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8001fd4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001fd8:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001fda:	681a      	ldr	r2, [r3, #0]
 8001fdc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001fe0:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001fe2:	685a      	ldr	r2, [r3, #4]
 8001fe4:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8001fe8:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001fea:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001fee:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001ff0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001ff4:	4b03      	ldr	r3, [pc, #12]	; (8002004 <SystemInit+0x48>)
 8001ff6:	609a      	str	r2, [r3, #8]
 8001ff8:	4770      	bx	lr
 8001ffa:	bf00      	nop
 8001ffc:	40021000 	.word	0x40021000
 8002000:	f8ff0000 	.word	0xf8ff0000
 8002004:	e000ed00 	.word	0xe000ed00

08002008 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002008:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800200a:	e003      	b.n	8002014 <LoopCopyDataInit>

0800200c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800200c:	4b0b      	ldr	r3, [pc, #44]	; (800203c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800200e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002010:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002012:	3104      	adds	r1, #4

08002014 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002014:	480a      	ldr	r0, [pc, #40]	; (8002040 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002016:	4b0b      	ldr	r3, [pc, #44]	; (8002044 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002018:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800201a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800201c:	d3f6      	bcc.n	800200c <CopyDataInit>
  ldr r2, =_sbss
 800201e:	4a0a      	ldr	r2, [pc, #40]	; (8002048 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002020:	e002      	b.n	8002028 <LoopFillZerobss>

08002022 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002022:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002024:	f842 3b04 	str.w	r3, [r2], #4

08002028 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002028:	4b08      	ldr	r3, [pc, #32]	; (800204c <LoopFillZerobss+0x24>)
  cmp r2, r3
 800202a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800202c:	d3f9      	bcc.n	8002022 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800202e:	f7ff ffc5 	bl	8001fbc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002032:	f000 f815 	bl	8002060 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002036:	f7ff fcfd 	bl	8001a34 <main>
  bx lr
 800203a:	4770      	bx	lr
  ldr r3, =_sidata
 800203c:	080029b8 	.word	0x080029b8
  ldr r0, =_sdata
 8002040:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002044:	20000074 	.word	0x20000074
  ldr r2, =_sbss
 8002048:	20000074 	.word	0x20000074
  ldr r3, = _ebss
 800204c:	20000258 	.word	0x20000258

08002050 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002050:	e7fe      	b.n	8002050 <ADC1_2_IRQHandler>
	...

08002054 <__errno>:
 8002054:	4b01      	ldr	r3, [pc, #4]	; (800205c <__errno+0x8>)
 8002056:	6818      	ldr	r0, [r3, #0]
 8002058:	4770      	bx	lr
 800205a:	bf00      	nop
 800205c:	20000010 	.word	0x20000010

08002060 <__libc_init_array>:
 8002060:	b570      	push	{r4, r5, r6, lr}
 8002062:	2500      	movs	r5, #0
 8002064:	4e0c      	ldr	r6, [pc, #48]	; (8002098 <__libc_init_array+0x38>)
 8002066:	4c0d      	ldr	r4, [pc, #52]	; (800209c <__libc_init_array+0x3c>)
 8002068:	1ba4      	subs	r4, r4, r6
 800206a:	10a4      	asrs	r4, r4, #2
 800206c:	42a5      	cmp	r5, r4
 800206e:	d109      	bne.n	8002084 <__libc_init_array+0x24>
 8002070:	f000 fc5e 	bl	8002930 <_init>
 8002074:	2500      	movs	r5, #0
 8002076:	4e0a      	ldr	r6, [pc, #40]	; (80020a0 <__libc_init_array+0x40>)
 8002078:	4c0a      	ldr	r4, [pc, #40]	; (80020a4 <__libc_init_array+0x44>)
 800207a:	1ba4      	subs	r4, r4, r6
 800207c:	10a4      	asrs	r4, r4, #2
 800207e:	42a5      	cmp	r5, r4
 8002080:	d105      	bne.n	800208e <__libc_init_array+0x2e>
 8002082:	bd70      	pop	{r4, r5, r6, pc}
 8002084:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002088:	4798      	blx	r3
 800208a:	3501      	adds	r5, #1
 800208c:	e7ee      	b.n	800206c <__libc_init_array+0xc>
 800208e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002092:	4798      	blx	r3
 8002094:	3501      	adds	r5, #1
 8002096:	e7f2      	b.n	800207e <__libc_init_array+0x1e>
 8002098:	080029b0 	.word	0x080029b0
 800209c:	080029b0 	.word	0x080029b0
 80020a0:	080029b0 	.word	0x080029b0
 80020a4:	080029b4 	.word	0x080029b4

080020a8 <memset>:
 80020a8:	4603      	mov	r3, r0
 80020aa:	4402      	add	r2, r0
 80020ac:	4293      	cmp	r3, r2
 80020ae:	d100      	bne.n	80020b2 <memset+0xa>
 80020b0:	4770      	bx	lr
 80020b2:	f803 1b01 	strb.w	r1, [r3], #1
 80020b6:	e7f9      	b.n	80020ac <memset+0x4>

080020b8 <sniprintf>:
 80020b8:	b40c      	push	{r2, r3}
 80020ba:	b530      	push	{r4, r5, lr}
 80020bc:	4b17      	ldr	r3, [pc, #92]	; (800211c <sniprintf+0x64>)
 80020be:	1e0c      	subs	r4, r1, #0
 80020c0:	b09d      	sub	sp, #116	; 0x74
 80020c2:	681d      	ldr	r5, [r3, #0]
 80020c4:	da08      	bge.n	80020d8 <sniprintf+0x20>
 80020c6:	238b      	movs	r3, #139	; 0x8b
 80020c8:	f04f 30ff 	mov.w	r0, #4294967295
 80020cc:	602b      	str	r3, [r5, #0]
 80020ce:	b01d      	add	sp, #116	; 0x74
 80020d0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80020d4:	b002      	add	sp, #8
 80020d6:	4770      	bx	lr
 80020d8:	f44f 7302 	mov.w	r3, #520	; 0x208
 80020dc:	f8ad 3014 	strh.w	r3, [sp, #20]
 80020e0:	bf0c      	ite	eq
 80020e2:	4623      	moveq	r3, r4
 80020e4:	f104 33ff 	addne.w	r3, r4, #4294967295
 80020e8:	9304      	str	r3, [sp, #16]
 80020ea:	9307      	str	r3, [sp, #28]
 80020ec:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80020f0:	9002      	str	r0, [sp, #8]
 80020f2:	9006      	str	r0, [sp, #24]
 80020f4:	f8ad 3016 	strh.w	r3, [sp, #22]
 80020f8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80020fa:	ab21      	add	r3, sp, #132	; 0x84
 80020fc:	a902      	add	r1, sp, #8
 80020fe:	4628      	mov	r0, r5
 8002100:	9301      	str	r3, [sp, #4]
 8002102:	f000 f869 	bl	80021d8 <_svfiprintf_r>
 8002106:	1c43      	adds	r3, r0, #1
 8002108:	bfbc      	itt	lt
 800210a:	238b      	movlt	r3, #139	; 0x8b
 800210c:	602b      	strlt	r3, [r5, #0]
 800210e:	2c00      	cmp	r4, #0
 8002110:	d0dd      	beq.n	80020ce <sniprintf+0x16>
 8002112:	2200      	movs	r2, #0
 8002114:	9b02      	ldr	r3, [sp, #8]
 8002116:	701a      	strb	r2, [r3, #0]
 8002118:	e7d9      	b.n	80020ce <sniprintf+0x16>
 800211a:	bf00      	nop
 800211c:	20000010 	.word	0x20000010

08002120 <__ssputs_r>:
 8002120:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002124:	688e      	ldr	r6, [r1, #8]
 8002126:	4682      	mov	sl, r0
 8002128:	429e      	cmp	r6, r3
 800212a:	460c      	mov	r4, r1
 800212c:	4691      	mov	r9, r2
 800212e:	4698      	mov	r8, r3
 8002130:	d835      	bhi.n	800219e <__ssputs_r+0x7e>
 8002132:	898a      	ldrh	r2, [r1, #12]
 8002134:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002138:	d031      	beq.n	800219e <__ssputs_r+0x7e>
 800213a:	2302      	movs	r3, #2
 800213c:	6825      	ldr	r5, [r4, #0]
 800213e:	6909      	ldr	r1, [r1, #16]
 8002140:	1a6f      	subs	r7, r5, r1
 8002142:	6965      	ldr	r5, [r4, #20]
 8002144:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002148:	fb95 f5f3 	sdiv	r5, r5, r3
 800214c:	f108 0301 	add.w	r3, r8, #1
 8002150:	443b      	add	r3, r7
 8002152:	429d      	cmp	r5, r3
 8002154:	bf38      	it	cc
 8002156:	461d      	movcc	r5, r3
 8002158:	0553      	lsls	r3, r2, #21
 800215a:	d531      	bpl.n	80021c0 <__ssputs_r+0xa0>
 800215c:	4629      	mov	r1, r5
 800215e:	f000 fb47 	bl	80027f0 <_malloc_r>
 8002162:	4606      	mov	r6, r0
 8002164:	b950      	cbnz	r0, 800217c <__ssputs_r+0x5c>
 8002166:	230c      	movs	r3, #12
 8002168:	f8ca 3000 	str.w	r3, [sl]
 800216c:	89a3      	ldrh	r3, [r4, #12]
 800216e:	f04f 30ff 	mov.w	r0, #4294967295
 8002172:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002176:	81a3      	strh	r3, [r4, #12]
 8002178:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800217c:	463a      	mov	r2, r7
 800217e:	6921      	ldr	r1, [r4, #16]
 8002180:	f000 fac4 	bl	800270c <memcpy>
 8002184:	89a3      	ldrh	r3, [r4, #12]
 8002186:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800218a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800218e:	81a3      	strh	r3, [r4, #12]
 8002190:	6126      	str	r6, [r4, #16]
 8002192:	443e      	add	r6, r7
 8002194:	6026      	str	r6, [r4, #0]
 8002196:	4646      	mov	r6, r8
 8002198:	6165      	str	r5, [r4, #20]
 800219a:	1bed      	subs	r5, r5, r7
 800219c:	60a5      	str	r5, [r4, #8]
 800219e:	4546      	cmp	r6, r8
 80021a0:	bf28      	it	cs
 80021a2:	4646      	movcs	r6, r8
 80021a4:	4649      	mov	r1, r9
 80021a6:	4632      	mov	r2, r6
 80021a8:	6820      	ldr	r0, [r4, #0]
 80021aa:	f000 faba 	bl	8002722 <memmove>
 80021ae:	68a3      	ldr	r3, [r4, #8]
 80021b0:	2000      	movs	r0, #0
 80021b2:	1b9b      	subs	r3, r3, r6
 80021b4:	60a3      	str	r3, [r4, #8]
 80021b6:	6823      	ldr	r3, [r4, #0]
 80021b8:	441e      	add	r6, r3
 80021ba:	6026      	str	r6, [r4, #0]
 80021bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80021c0:	462a      	mov	r2, r5
 80021c2:	f000 fb73 	bl	80028ac <_realloc_r>
 80021c6:	4606      	mov	r6, r0
 80021c8:	2800      	cmp	r0, #0
 80021ca:	d1e1      	bne.n	8002190 <__ssputs_r+0x70>
 80021cc:	6921      	ldr	r1, [r4, #16]
 80021ce:	4650      	mov	r0, sl
 80021d0:	f000 fac2 	bl	8002758 <_free_r>
 80021d4:	e7c7      	b.n	8002166 <__ssputs_r+0x46>
	...

080021d8 <_svfiprintf_r>:
 80021d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80021dc:	b09d      	sub	sp, #116	; 0x74
 80021de:	9303      	str	r3, [sp, #12]
 80021e0:	898b      	ldrh	r3, [r1, #12]
 80021e2:	4680      	mov	r8, r0
 80021e4:	061c      	lsls	r4, r3, #24
 80021e6:	460d      	mov	r5, r1
 80021e8:	4616      	mov	r6, r2
 80021ea:	d50f      	bpl.n	800220c <_svfiprintf_r+0x34>
 80021ec:	690b      	ldr	r3, [r1, #16]
 80021ee:	b96b      	cbnz	r3, 800220c <_svfiprintf_r+0x34>
 80021f0:	2140      	movs	r1, #64	; 0x40
 80021f2:	f000 fafd 	bl	80027f0 <_malloc_r>
 80021f6:	6028      	str	r0, [r5, #0]
 80021f8:	6128      	str	r0, [r5, #16]
 80021fa:	b928      	cbnz	r0, 8002208 <_svfiprintf_r+0x30>
 80021fc:	230c      	movs	r3, #12
 80021fe:	f8c8 3000 	str.w	r3, [r8]
 8002202:	f04f 30ff 	mov.w	r0, #4294967295
 8002206:	e0c4      	b.n	8002392 <_svfiprintf_r+0x1ba>
 8002208:	2340      	movs	r3, #64	; 0x40
 800220a:	616b      	str	r3, [r5, #20]
 800220c:	2300      	movs	r3, #0
 800220e:	9309      	str	r3, [sp, #36]	; 0x24
 8002210:	2320      	movs	r3, #32
 8002212:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002216:	2330      	movs	r3, #48	; 0x30
 8002218:	f04f 0b01 	mov.w	fp, #1
 800221c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002220:	4637      	mov	r7, r6
 8002222:	463c      	mov	r4, r7
 8002224:	f814 3b01 	ldrb.w	r3, [r4], #1
 8002228:	2b00      	cmp	r3, #0
 800222a:	d13c      	bne.n	80022a6 <_svfiprintf_r+0xce>
 800222c:	ebb7 0a06 	subs.w	sl, r7, r6
 8002230:	d00b      	beq.n	800224a <_svfiprintf_r+0x72>
 8002232:	4653      	mov	r3, sl
 8002234:	4632      	mov	r2, r6
 8002236:	4629      	mov	r1, r5
 8002238:	4640      	mov	r0, r8
 800223a:	f7ff ff71 	bl	8002120 <__ssputs_r>
 800223e:	3001      	adds	r0, #1
 8002240:	f000 80a2 	beq.w	8002388 <_svfiprintf_r+0x1b0>
 8002244:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002246:	4453      	add	r3, sl
 8002248:	9309      	str	r3, [sp, #36]	; 0x24
 800224a:	783b      	ldrb	r3, [r7, #0]
 800224c:	2b00      	cmp	r3, #0
 800224e:	f000 809b 	beq.w	8002388 <_svfiprintf_r+0x1b0>
 8002252:	2300      	movs	r3, #0
 8002254:	f04f 32ff 	mov.w	r2, #4294967295
 8002258:	9304      	str	r3, [sp, #16]
 800225a:	9307      	str	r3, [sp, #28]
 800225c:	9205      	str	r2, [sp, #20]
 800225e:	9306      	str	r3, [sp, #24]
 8002260:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002264:	931a      	str	r3, [sp, #104]	; 0x68
 8002266:	2205      	movs	r2, #5
 8002268:	7821      	ldrb	r1, [r4, #0]
 800226a:	4850      	ldr	r0, [pc, #320]	; (80023ac <_svfiprintf_r+0x1d4>)
 800226c:	f000 fa40 	bl	80026f0 <memchr>
 8002270:	1c67      	adds	r7, r4, #1
 8002272:	9b04      	ldr	r3, [sp, #16]
 8002274:	b9d8      	cbnz	r0, 80022ae <_svfiprintf_r+0xd6>
 8002276:	06d9      	lsls	r1, r3, #27
 8002278:	bf44      	itt	mi
 800227a:	2220      	movmi	r2, #32
 800227c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002280:	071a      	lsls	r2, r3, #28
 8002282:	bf44      	itt	mi
 8002284:	222b      	movmi	r2, #43	; 0x2b
 8002286:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800228a:	7822      	ldrb	r2, [r4, #0]
 800228c:	2a2a      	cmp	r2, #42	; 0x2a
 800228e:	d016      	beq.n	80022be <_svfiprintf_r+0xe6>
 8002290:	2100      	movs	r1, #0
 8002292:	200a      	movs	r0, #10
 8002294:	9a07      	ldr	r2, [sp, #28]
 8002296:	4627      	mov	r7, r4
 8002298:	783b      	ldrb	r3, [r7, #0]
 800229a:	3401      	adds	r4, #1
 800229c:	3b30      	subs	r3, #48	; 0x30
 800229e:	2b09      	cmp	r3, #9
 80022a0:	d950      	bls.n	8002344 <_svfiprintf_r+0x16c>
 80022a2:	b1c9      	cbz	r1, 80022d8 <_svfiprintf_r+0x100>
 80022a4:	e011      	b.n	80022ca <_svfiprintf_r+0xf2>
 80022a6:	2b25      	cmp	r3, #37	; 0x25
 80022a8:	d0c0      	beq.n	800222c <_svfiprintf_r+0x54>
 80022aa:	4627      	mov	r7, r4
 80022ac:	e7b9      	b.n	8002222 <_svfiprintf_r+0x4a>
 80022ae:	4a3f      	ldr	r2, [pc, #252]	; (80023ac <_svfiprintf_r+0x1d4>)
 80022b0:	463c      	mov	r4, r7
 80022b2:	1a80      	subs	r0, r0, r2
 80022b4:	fa0b f000 	lsl.w	r0, fp, r0
 80022b8:	4318      	orrs	r0, r3
 80022ba:	9004      	str	r0, [sp, #16]
 80022bc:	e7d3      	b.n	8002266 <_svfiprintf_r+0x8e>
 80022be:	9a03      	ldr	r2, [sp, #12]
 80022c0:	1d11      	adds	r1, r2, #4
 80022c2:	6812      	ldr	r2, [r2, #0]
 80022c4:	9103      	str	r1, [sp, #12]
 80022c6:	2a00      	cmp	r2, #0
 80022c8:	db01      	blt.n	80022ce <_svfiprintf_r+0xf6>
 80022ca:	9207      	str	r2, [sp, #28]
 80022cc:	e004      	b.n	80022d8 <_svfiprintf_r+0x100>
 80022ce:	4252      	negs	r2, r2
 80022d0:	f043 0302 	orr.w	r3, r3, #2
 80022d4:	9207      	str	r2, [sp, #28]
 80022d6:	9304      	str	r3, [sp, #16]
 80022d8:	783b      	ldrb	r3, [r7, #0]
 80022da:	2b2e      	cmp	r3, #46	; 0x2e
 80022dc:	d10d      	bne.n	80022fa <_svfiprintf_r+0x122>
 80022de:	787b      	ldrb	r3, [r7, #1]
 80022e0:	1c79      	adds	r1, r7, #1
 80022e2:	2b2a      	cmp	r3, #42	; 0x2a
 80022e4:	d132      	bne.n	800234c <_svfiprintf_r+0x174>
 80022e6:	9b03      	ldr	r3, [sp, #12]
 80022e8:	3702      	adds	r7, #2
 80022ea:	1d1a      	adds	r2, r3, #4
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	9203      	str	r2, [sp, #12]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	bfb8      	it	lt
 80022f4:	f04f 33ff 	movlt.w	r3, #4294967295
 80022f8:	9305      	str	r3, [sp, #20]
 80022fa:	4c2d      	ldr	r4, [pc, #180]	; (80023b0 <_svfiprintf_r+0x1d8>)
 80022fc:	2203      	movs	r2, #3
 80022fe:	7839      	ldrb	r1, [r7, #0]
 8002300:	4620      	mov	r0, r4
 8002302:	f000 f9f5 	bl	80026f0 <memchr>
 8002306:	b138      	cbz	r0, 8002318 <_svfiprintf_r+0x140>
 8002308:	2340      	movs	r3, #64	; 0x40
 800230a:	1b00      	subs	r0, r0, r4
 800230c:	fa03 f000 	lsl.w	r0, r3, r0
 8002310:	9b04      	ldr	r3, [sp, #16]
 8002312:	3701      	adds	r7, #1
 8002314:	4303      	orrs	r3, r0
 8002316:	9304      	str	r3, [sp, #16]
 8002318:	7839      	ldrb	r1, [r7, #0]
 800231a:	2206      	movs	r2, #6
 800231c:	4825      	ldr	r0, [pc, #148]	; (80023b4 <_svfiprintf_r+0x1dc>)
 800231e:	1c7e      	adds	r6, r7, #1
 8002320:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002324:	f000 f9e4 	bl	80026f0 <memchr>
 8002328:	2800      	cmp	r0, #0
 800232a:	d035      	beq.n	8002398 <_svfiprintf_r+0x1c0>
 800232c:	4b22      	ldr	r3, [pc, #136]	; (80023b8 <_svfiprintf_r+0x1e0>)
 800232e:	b9fb      	cbnz	r3, 8002370 <_svfiprintf_r+0x198>
 8002330:	9b03      	ldr	r3, [sp, #12]
 8002332:	3307      	adds	r3, #7
 8002334:	f023 0307 	bic.w	r3, r3, #7
 8002338:	3308      	adds	r3, #8
 800233a:	9303      	str	r3, [sp, #12]
 800233c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800233e:	444b      	add	r3, r9
 8002340:	9309      	str	r3, [sp, #36]	; 0x24
 8002342:	e76d      	b.n	8002220 <_svfiprintf_r+0x48>
 8002344:	fb00 3202 	mla	r2, r0, r2, r3
 8002348:	2101      	movs	r1, #1
 800234a:	e7a4      	b.n	8002296 <_svfiprintf_r+0xbe>
 800234c:	2300      	movs	r3, #0
 800234e:	240a      	movs	r4, #10
 8002350:	4618      	mov	r0, r3
 8002352:	9305      	str	r3, [sp, #20]
 8002354:	460f      	mov	r7, r1
 8002356:	783a      	ldrb	r2, [r7, #0]
 8002358:	3101      	adds	r1, #1
 800235a:	3a30      	subs	r2, #48	; 0x30
 800235c:	2a09      	cmp	r2, #9
 800235e:	d903      	bls.n	8002368 <_svfiprintf_r+0x190>
 8002360:	2b00      	cmp	r3, #0
 8002362:	d0ca      	beq.n	80022fa <_svfiprintf_r+0x122>
 8002364:	9005      	str	r0, [sp, #20]
 8002366:	e7c8      	b.n	80022fa <_svfiprintf_r+0x122>
 8002368:	fb04 2000 	mla	r0, r4, r0, r2
 800236c:	2301      	movs	r3, #1
 800236e:	e7f1      	b.n	8002354 <_svfiprintf_r+0x17c>
 8002370:	ab03      	add	r3, sp, #12
 8002372:	9300      	str	r3, [sp, #0]
 8002374:	462a      	mov	r2, r5
 8002376:	4b11      	ldr	r3, [pc, #68]	; (80023bc <_svfiprintf_r+0x1e4>)
 8002378:	a904      	add	r1, sp, #16
 800237a:	4640      	mov	r0, r8
 800237c:	f3af 8000 	nop.w
 8002380:	f1b0 3fff 	cmp.w	r0, #4294967295
 8002384:	4681      	mov	r9, r0
 8002386:	d1d9      	bne.n	800233c <_svfiprintf_r+0x164>
 8002388:	89ab      	ldrh	r3, [r5, #12]
 800238a:	065b      	lsls	r3, r3, #25
 800238c:	f53f af39 	bmi.w	8002202 <_svfiprintf_r+0x2a>
 8002390:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002392:	b01d      	add	sp, #116	; 0x74
 8002394:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002398:	ab03      	add	r3, sp, #12
 800239a:	9300      	str	r3, [sp, #0]
 800239c:	462a      	mov	r2, r5
 800239e:	4b07      	ldr	r3, [pc, #28]	; (80023bc <_svfiprintf_r+0x1e4>)
 80023a0:	a904      	add	r1, sp, #16
 80023a2:	4640      	mov	r0, r8
 80023a4:	f000 f884 	bl	80024b0 <_printf_i>
 80023a8:	e7ea      	b.n	8002380 <_svfiprintf_r+0x1a8>
 80023aa:	bf00      	nop
 80023ac:	0800297d 	.word	0x0800297d
 80023b0:	08002983 	.word	0x08002983
 80023b4:	08002987 	.word	0x08002987
 80023b8:	00000000 	.word	0x00000000
 80023bc:	08002121 	.word	0x08002121

080023c0 <_printf_common>:
 80023c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80023c4:	4691      	mov	r9, r2
 80023c6:	461f      	mov	r7, r3
 80023c8:	688a      	ldr	r2, [r1, #8]
 80023ca:	690b      	ldr	r3, [r1, #16]
 80023cc:	4606      	mov	r6, r0
 80023ce:	4293      	cmp	r3, r2
 80023d0:	bfb8      	it	lt
 80023d2:	4613      	movlt	r3, r2
 80023d4:	f8c9 3000 	str.w	r3, [r9]
 80023d8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80023dc:	460c      	mov	r4, r1
 80023de:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80023e2:	b112      	cbz	r2, 80023ea <_printf_common+0x2a>
 80023e4:	3301      	adds	r3, #1
 80023e6:	f8c9 3000 	str.w	r3, [r9]
 80023ea:	6823      	ldr	r3, [r4, #0]
 80023ec:	0699      	lsls	r1, r3, #26
 80023ee:	bf42      	ittt	mi
 80023f0:	f8d9 3000 	ldrmi.w	r3, [r9]
 80023f4:	3302      	addmi	r3, #2
 80023f6:	f8c9 3000 	strmi.w	r3, [r9]
 80023fa:	6825      	ldr	r5, [r4, #0]
 80023fc:	f015 0506 	ands.w	r5, r5, #6
 8002400:	d107      	bne.n	8002412 <_printf_common+0x52>
 8002402:	f104 0a19 	add.w	sl, r4, #25
 8002406:	68e3      	ldr	r3, [r4, #12]
 8002408:	f8d9 2000 	ldr.w	r2, [r9]
 800240c:	1a9b      	subs	r3, r3, r2
 800240e:	429d      	cmp	r5, r3
 8002410:	db2a      	blt.n	8002468 <_printf_common+0xa8>
 8002412:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8002416:	6822      	ldr	r2, [r4, #0]
 8002418:	3300      	adds	r3, #0
 800241a:	bf18      	it	ne
 800241c:	2301      	movne	r3, #1
 800241e:	0692      	lsls	r2, r2, #26
 8002420:	d42f      	bmi.n	8002482 <_printf_common+0xc2>
 8002422:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002426:	4639      	mov	r1, r7
 8002428:	4630      	mov	r0, r6
 800242a:	47c0      	blx	r8
 800242c:	3001      	adds	r0, #1
 800242e:	d022      	beq.n	8002476 <_printf_common+0xb6>
 8002430:	6823      	ldr	r3, [r4, #0]
 8002432:	68e5      	ldr	r5, [r4, #12]
 8002434:	f003 0306 	and.w	r3, r3, #6
 8002438:	2b04      	cmp	r3, #4
 800243a:	bf18      	it	ne
 800243c:	2500      	movne	r5, #0
 800243e:	f8d9 2000 	ldr.w	r2, [r9]
 8002442:	f04f 0900 	mov.w	r9, #0
 8002446:	bf08      	it	eq
 8002448:	1aad      	subeq	r5, r5, r2
 800244a:	68a3      	ldr	r3, [r4, #8]
 800244c:	6922      	ldr	r2, [r4, #16]
 800244e:	bf08      	it	eq
 8002450:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002454:	4293      	cmp	r3, r2
 8002456:	bfc4      	itt	gt
 8002458:	1a9b      	subgt	r3, r3, r2
 800245a:	18ed      	addgt	r5, r5, r3
 800245c:	341a      	adds	r4, #26
 800245e:	454d      	cmp	r5, r9
 8002460:	d11b      	bne.n	800249a <_printf_common+0xda>
 8002462:	2000      	movs	r0, #0
 8002464:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002468:	2301      	movs	r3, #1
 800246a:	4652      	mov	r2, sl
 800246c:	4639      	mov	r1, r7
 800246e:	4630      	mov	r0, r6
 8002470:	47c0      	blx	r8
 8002472:	3001      	adds	r0, #1
 8002474:	d103      	bne.n	800247e <_printf_common+0xbe>
 8002476:	f04f 30ff 	mov.w	r0, #4294967295
 800247a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800247e:	3501      	adds	r5, #1
 8002480:	e7c1      	b.n	8002406 <_printf_common+0x46>
 8002482:	2030      	movs	r0, #48	; 0x30
 8002484:	18e1      	adds	r1, r4, r3
 8002486:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800248a:	1c5a      	adds	r2, r3, #1
 800248c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002490:	4422      	add	r2, r4
 8002492:	3302      	adds	r3, #2
 8002494:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002498:	e7c3      	b.n	8002422 <_printf_common+0x62>
 800249a:	2301      	movs	r3, #1
 800249c:	4622      	mov	r2, r4
 800249e:	4639      	mov	r1, r7
 80024a0:	4630      	mov	r0, r6
 80024a2:	47c0      	blx	r8
 80024a4:	3001      	adds	r0, #1
 80024a6:	d0e6      	beq.n	8002476 <_printf_common+0xb6>
 80024a8:	f109 0901 	add.w	r9, r9, #1
 80024ac:	e7d7      	b.n	800245e <_printf_common+0x9e>
	...

080024b0 <_printf_i>:
 80024b0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80024b4:	4617      	mov	r7, r2
 80024b6:	7e0a      	ldrb	r2, [r1, #24]
 80024b8:	b085      	sub	sp, #20
 80024ba:	2a6e      	cmp	r2, #110	; 0x6e
 80024bc:	4698      	mov	r8, r3
 80024be:	4606      	mov	r6, r0
 80024c0:	460c      	mov	r4, r1
 80024c2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80024c4:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 80024c8:	f000 80bc 	beq.w	8002644 <_printf_i+0x194>
 80024cc:	d81a      	bhi.n	8002504 <_printf_i+0x54>
 80024ce:	2a63      	cmp	r2, #99	; 0x63
 80024d0:	d02e      	beq.n	8002530 <_printf_i+0x80>
 80024d2:	d80a      	bhi.n	80024ea <_printf_i+0x3a>
 80024d4:	2a00      	cmp	r2, #0
 80024d6:	f000 80c8 	beq.w	800266a <_printf_i+0x1ba>
 80024da:	2a58      	cmp	r2, #88	; 0x58
 80024dc:	f000 808a 	beq.w	80025f4 <_printf_i+0x144>
 80024e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80024e4:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 80024e8:	e02a      	b.n	8002540 <_printf_i+0x90>
 80024ea:	2a64      	cmp	r2, #100	; 0x64
 80024ec:	d001      	beq.n	80024f2 <_printf_i+0x42>
 80024ee:	2a69      	cmp	r2, #105	; 0x69
 80024f0:	d1f6      	bne.n	80024e0 <_printf_i+0x30>
 80024f2:	6821      	ldr	r1, [r4, #0]
 80024f4:	681a      	ldr	r2, [r3, #0]
 80024f6:	f011 0f80 	tst.w	r1, #128	; 0x80
 80024fa:	d023      	beq.n	8002544 <_printf_i+0x94>
 80024fc:	1d11      	adds	r1, r2, #4
 80024fe:	6019      	str	r1, [r3, #0]
 8002500:	6813      	ldr	r3, [r2, #0]
 8002502:	e027      	b.n	8002554 <_printf_i+0xa4>
 8002504:	2a73      	cmp	r2, #115	; 0x73
 8002506:	f000 80b4 	beq.w	8002672 <_printf_i+0x1c2>
 800250a:	d808      	bhi.n	800251e <_printf_i+0x6e>
 800250c:	2a6f      	cmp	r2, #111	; 0x6f
 800250e:	d02a      	beq.n	8002566 <_printf_i+0xb6>
 8002510:	2a70      	cmp	r2, #112	; 0x70
 8002512:	d1e5      	bne.n	80024e0 <_printf_i+0x30>
 8002514:	680a      	ldr	r2, [r1, #0]
 8002516:	f042 0220 	orr.w	r2, r2, #32
 800251a:	600a      	str	r2, [r1, #0]
 800251c:	e003      	b.n	8002526 <_printf_i+0x76>
 800251e:	2a75      	cmp	r2, #117	; 0x75
 8002520:	d021      	beq.n	8002566 <_printf_i+0xb6>
 8002522:	2a78      	cmp	r2, #120	; 0x78
 8002524:	d1dc      	bne.n	80024e0 <_printf_i+0x30>
 8002526:	2278      	movs	r2, #120	; 0x78
 8002528:	496f      	ldr	r1, [pc, #444]	; (80026e8 <_printf_i+0x238>)
 800252a:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 800252e:	e064      	b.n	80025fa <_printf_i+0x14a>
 8002530:	681a      	ldr	r2, [r3, #0]
 8002532:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8002536:	1d11      	adds	r1, r2, #4
 8002538:	6019      	str	r1, [r3, #0]
 800253a:	6813      	ldr	r3, [r2, #0]
 800253c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002540:	2301      	movs	r3, #1
 8002542:	e0a3      	b.n	800268c <_printf_i+0x1dc>
 8002544:	f011 0f40 	tst.w	r1, #64	; 0x40
 8002548:	f102 0104 	add.w	r1, r2, #4
 800254c:	6019      	str	r1, [r3, #0]
 800254e:	d0d7      	beq.n	8002500 <_printf_i+0x50>
 8002550:	f9b2 3000 	ldrsh.w	r3, [r2]
 8002554:	2b00      	cmp	r3, #0
 8002556:	da03      	bge.n	8002560 <_printf_i+0xb0>
 8002558:	222d      	movs	r2, #45	; 0x2d
 800255a:	425b      	negs	r3, r3
 800255c:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8002560:	4962      	ldr	r1, [pc, #392]	; (80026ec <_printf_i+0x23c>)
 8002562:	220a      	movs	r2, #10
 8002564:	e017      	b.n	8002596 <_printf_i+0xe6>
 8002566:	6820      	ldr	r0, [r4, #0]
 8002568:	6819      	ldr	r1, [r3, #0]
 800256a:	f010 0f80 	tst.w	r0, #128	; 0x80
 800256e:	d003      	beq.n	8002578 <_printf_i+0xc8>
 8002570:	1d08      	adds	r0, r1, #4
 8002572:	6018      	str	r0, [r3, #0]
 8002574:	680b      	ldr	r3, [r1, #0]
 8002576:	e006      	b.n	8002586 <_printf_i+0xd6>
 8002578:	f010 0f40 	tst.w	r0, #64	; 0x40
 800257c:	f101 0004 	add.w	r0, r1, #4
 8002580:	6018      	str	r0, [r3, #0]
 8002582:	d0f7      	beq.n	8002574 <_printf_i+0xc4>
 8002584:	880b      	ldrh	r3, [r1, #0]
 8002586:	2a6f      	cmp	r2, #111	; 0x6f
 8002588:	bf14      	ite	ne
 800258a:	220a      	movne	r2, #10
 800258c:	2208      	moveq	r2, #8
 800258e:	4957      	ldr	r1, [pc, #348]	; (80026ec <_printf_i+0x23c>)
 8002590:	2000      	movs	r0, #0
 8002592:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8002596:	6865      	ldr	r5, [r4, #4]
 8002598:	2d00      	cmp	r5, #0
 800259a:	60a5      	str	r5, [r4, #8]
 800259c:	f2c0 809c 	blt.w	80026d8 <_printf_i+0x228>
 80025a0:	6820      	ldr	r0, [r4, #0]
 80025a2:	f020 0004 	bic.w	r0, r0, #4
 80025a6:	6020      	str	r0, [r4, #0]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d13f      	bne.n	800262c <_printf_i+0x17c>
 80025ac:	2d00      	cmp	r5, #0
 80025ae:	f040 8095 	bne.w	80026dc <_printf_i+0x22c>
 80025b2:	4675      	mov	r5, lr
 80025b4:	2a08      	cmp	r2, #8
 80025b6:	d10b      	bne.n	80025d0 <_printf_i+0x120>
 80025b8:	6823      	ldr	r3, [r4, #0]
 80025ba:	07da      	lsls	r2, r3, #31
 80025bc:	d508      	bpl.n	80025d0 <_printf_i+0x120>
 80025be:	6923      	ldr	r3, [r4, #16]
 80025c0:	6862      	ldr	r2, [r4, #4]
 80025c2:	429a      	cmp	r2, r3
 80025c4:	bfde      	ittt	le
 80025c6:	2330      	movle	r3, #48	; 0x30
 80025c8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80025cc:	f105 35ff 	addle.w	r5, r5, #4294967295
 80025d0:	ebae 0305 	sub.w	r3, lr, r5
 80025d4:	6123      	str	r3, [r4, #16]
 80025d6:	f8cd 8000 	str.w	r8, [sp]
 80025da:	463b      	mov	r3, r7
 80025dc:	aa03      	add	r2, sp, #12
 80025de:	4621      	mov	r1, r4
 80025e0:	4630      	mov	r0, r6
 80025e2:	f7ff feed 	bl	80023c0 <_printf_common>
 80025e6:	3001      	adds	r0, #1
 80025e8:	d155      	bne.n	8002696 <_printf_i+0x1e6>
 80025ea:	f04f 30ff 	mov.w	r0, #4294967295
 80025ee:	b005      	add	sp, #20
 80025f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80025f4:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 80025f8:	493c      	ldr	r1, [pc, #240]	; (80026ec <_printf_i+0x23c>)
 80025fa:	6822      	ldr	r2, [r4, #0]
 80025fc:	6818      	ldr	r0, [r3, #0]
 80025fe:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002602:	f100 0504 	add.w	r5, r0, #4
 8002606:	601d      	str	r5, [r3, #0]
 8002608:	d001      	beq.n	800260e <_printf_i+0x15e>
 800260a:	6803      	ldr	r3, [r0, #0]
 800260c:	e002      	b.n	8002614 <_printf_i+0x164>
 800260e:	0655      	lsls	r5, r2, #25
 8002610:	d5fb      	bpl.n	800260a <_printf_i+0x15a>
 8002612:	8803      	ldrh	r3, [r0, #0]
 8002614:	07d0      	lsls	r0, r2, #31
 8002616:	bf44      	itt	mi
 8002618:	f042 0220 	orrmi.w	r2, r2, #32
 800261c:	6022      	strmi	r2, [r4, #0]
 800261e:	b91b      	cbnz	r3, 8002628 <_printf_i+0x178>
 8002620:	6822      	ldr	r2, [r4, #0]
 8002622:	f022 0220 	bic.w	r2, r2, #32
 8002626:	6022      	str	r2, [r4, #0]
 8002628:	2210      	movs	r2, #16
 800262a:	e7b1      	b.n	8002590 <_printf_i+0xe0>
 800262c:	4675      	mov	r5, lr
 800262e:	fbb3 f0f2 	udiv	r0, r3, r2
 8002632:	fb02 3310 	mls	r3, r2, r0, r3
 8002636:	5ccb      	ldrb	r3, [r1, r3]
 8002638:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800263c:	4603      	mov	r3, r0
 800263e:	2800      	cmp	r0, #0
 8002640:	d1f5      	bne.n	800262e <_printf_i+0x17e>
 8002642:	e7b7      	b.n	80025b4 <_printf_i+0x104>
 8002644:	6808      	ldr	r0, [r1, #0]
 8002646:	681a      	ldr	r2, [r3, #0]
 8002648:	f010 0f80 	tst.w	r0, #128	; 0x80
 800264c:	6949      	ldr	r1, [r1, #20]
 800264e:	d004      	beq.n	800265a <_printf_i+0x1aa>
 8002650:	1d10      	adds	r0, r2, #4
 8002652:	6018      	str	r0, [r3, #0]
 8002654:	6813      	ldr	r3, [r2, #0]
 8002656:	6019      	str	r1, [r3, #0]
 8002658:	e007      	b.n	800266a <_printf_i+0x1ba>
 800265a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800265e:	f102 0004 	add.w	r0, r2, #4
 8002662:	6018      	str	r0, [r3, #0]
 8002664:	6813      	ldr	r3, [r2, #0]
 8002666:	d0f6      	beq.n	8002656 <_printf_i+0x1a6>
 8002668:	8019      	strh	r1, [r3, #0]
 800266a:	2300      	movs	r3, #0
 800266c:	4675      	mov	r5, lr
 800266e:	6123      	str	r3, [r4, #16]
 8002670:	e7b1      	b.n	80025d6 <_printf_i+0x126>
 8002672:	681a      	ldr	r2, [r3, #0]
 8002674:	1d11      	adds	r1, r2, #4
 8002676:	6019      	str	r1, [r3, #0]
 8002678:	6815      	ldr	r5, [r2, #0]
 800267a:	2100      	movs	r1, #0
 800267c:	6862      	ldr	r2, [r4, #4]
 800267e:	4628      	mov	r0, r5
 8002680:	f000 f836 	bl	80026f0 <memchr>
 8002684:	b108      	cbz	r0, 800268a <_printf_i+0x1da>
 8002686:	1b40      	subs	r0, r0, r5
 8002688:	6060      	str	r0, [r4, #4]
 800268a:	6863      	ldr	r3, [r4, #4]
 800268c:	6123      	str	r3, [r4, #16]
 800268e:	2300      	movs	r3, #0
 8002690:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002694:	e79f      	b.n	80025d6 <_printf_i+0x126>
 8002696:	6923      	ldr	r3, [r4, #16]
 8002698:	462a      	mov	r2, r5
 800269a:	4639      	mov	r1, r7
 800269c:	4630      	mov	r0, r6
 800269e:	47c0      	blx	r8
 80026a0:	3001      	adds	r0, #1
 80026a2:	d0a2      	beq.n	80025ea <_printf_i+0x13a>
 80026a4:	6823      	ldr	r3, [r4, #0]
 80026a6:	079b      	lsls	r3, r3, #30
 80026a8:	d507      	bpl.n	80026ba <_printf_i+0x20a>
 80026aa:	2500      	movs	r5, #0
 80026ac:	f104 0919 	add.w	r9, r4, #25
 80026b0:	68e3      	ldr	r3, [r4, #12]
 80026b2:	9a03      	ldr	r2, [sp, #12]
 80026b4:	1a9b      	subs	r3, r3, r2
 80026b6:	429d      	cmp	r5, r3
 80026b8:	db05      	blt.n	80026c6 <_printf_i+0x216>
 80026ba:	68e0      	ldr	r0, [r4, #12]
 80026bc:	9b03      	ldr	r3, [sp, #12]
 80026be:	4298      	cmp	r0, r3
 80026c0:	bfb8      	it	lt
 80026c2:	4618      	movlt	r0, r3
 80026c4:	e793      	b.n	80025ee <_printf_i+0x13e>
 80026c6:	2301      	movs	r3, #1
 80026c8:	464a      	mov	r2, r9
 80026ca:	4639      	mov	r1, r7
 80026cc:	4630      	mov	r0, r6
 80026ce:	47c0      	blx	r8
 80026d0:	3001      	adds	r0, #1
 80026d2:	d08a      	beq.n	80025ea <_printf_i+0x13a>
 80026d4:	3501      	adds	r5, #1
 80026d6:	e7eb      	b.n	80026b0 <_printf_i+0x200>
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d1a7      	bne.n	800262c <_printf_i+0x17c>
 80026dc:	780b      	ldrb	r3, [r1, #0]
 80026de:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80026e2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80026e6:	e765      	b.n	80025b4 <_printf_i+0x104>
 80026e8:	0800299f 	.word	0x0800299f
 80026ec:	0800298e 	.word	0x0800298e

080026f0 <memchr>:
 80026f0:	b510      	push	{r4, lr}
 80026f2:	b2c9      	uxtb	r1, r1
 80026f4:	4402      	add	r2, r0
 80026f6:	4290      	cmp	r0, r2
 80026f8:	4603      	mov	r3, r0
 80026fa:	d101      	bne.n	8002700 <memchr+0x10>
 80026fc:	2000      	movs	r0, #0
 80026fe:	bd10      	pop	{r4, pc}
 8002700:	781c      	ldrb	r4, [r3, #0]
 8002702:	3001      	adds	r0, #1
 8002704:	428c      	cmp	r4, r1
 8002706:	d1f6      	bne.n	80026f6 <memchr+0x6>
 8002708:	4618      	mov	r0, r3
 800270a:	bd10      	pop	{r4, pc}

0800270c <memcpy>:
 800270c:	b510      	push	{r4, lr}
 800270e:	1e43      	subs	r3, r0, #1
 8002710:	440a      	add	r2, r1
 8002712:	4291      	cmp	r1, r2
 8002714:	d100      	bne.n	8002718 <memcpy+0xc>
 8002716:	bd10      	pop	{r4, pc}
 8002718:	f811 4b01 	ldrb.w	r4, [r1], #1
 800271c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002720:	e7f7      	b.n	8002712 <memcpy+0x6>

08002722 <memmove>:
 8002722:	4288      	cmp	r0, r1
 8002724:	b510      	push	{r4, lr}
 8002726:	eb01 0302 	add.w	r3, r1, r2
 800272a:	d803      	bhi.n	8002734 <memmove+0x12>
 800272c:	1e42      	subs	r2, r0, #1
 800272e:	4299      	cmp	r1, r3
 8002730:	d10c      	bne.n	800274c <memmove+0x2a>
 8002732:	bd10      	pop	{r4, pc}
 8002734:	4298      	cmp	r0, r3
 8002736:	d2f9      	bcs.n	800272c <memmove+0xa>
 8002738:	1881      	adds	r1, r0, r2
 800273a:	1ad2      	subs	r2, r2, r3
 800273c:	42d3      	cmn	r3, r2
 800273e:	d100      	bne.n	8002742 <memmove+0x20>
 8002740:	bd10      	pop	{r4, pc}
 8002742:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002746:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800274a:	e7f7      	b.n	800273c <memmove+0x1a>
 800274c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002750:	f802 4f01 	strb.w	r4, [r2, #1]!
 8002754:	e7eb      	b.n	800272e <memmove+0xc>
	...

08002758 <_free_r>:
 8002758:	b538      	push	{r3, r4, r5, lr}
 800275a:	4605      	mov	r5, r0
 800275c:	2900      	cmp	r1, #0
 800275e:	d043      	beq.n	80027e8 <_free_r+0x90>
 8002760:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002764:	1f0c      	subs	r4, r1, #4
 8002766:	2b00      	cmp	r3, #0
 8002768:	bfb8      	it	lt
 800276a:	18e4      	addlt	r4, r4, r3
 800276c:	f000 f8d4 	bl	8002918 <__malloc_lock>
 8002770:	4a1e      	ldr	r2, [pc, #120]	; (80027ec <_free_r+0x94>)
 8002772:	6813      	ldr	r3, [r2, #0]
 8002774:	4610      	mov	r0, r2
 8002776:	b933      	cbnz	r3, 8002786 <_free_r+0x2e>
 8002778:	6063      	str	r3, [r4, #4]
 800277a:	6014      	str	r4, [r2, #0]
 800277c:	4628      	mov	r0, r5
 800277e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002782:	f000 b8ca 	b.w	800291a <__malloc_unlock>
 8002786:	42a3      	cmp	r3, r4
 8002788:	d90b      	bls.n	80027a2 <_free_r+0x4a>
 800278a:	6821      	ldr	r1, [r4, #0]
 800278c:	1862      	adds	r2, r4, r1
 800278e:	4293      	cmp	r3, r2
 8002790:	bf01      	itttt	eq
 8002792:	681a      	ldreq	r2, [r3, #0]
 8002794:	685b      	ldreq	r3, [r3, #4]
 8002796:	1852      	addeq	r2, r2, r1
 8002798:	6022      	streq	r2, [r4, #0]
 800279a:	6063      	str	r3, [r4, #4]
 800279c:	6004      	str	r4, [r0, #0]
 800279e:	e7ed      	b.n	800277c <_free_r+0x24>
 80027a0:	4613      	mov	r3, r2
 80027a2:	685a      	ldr	r2, [r3, #4]
 80027a4:	b10a      	cbz	r2, 80027aa <_free_r+0x52>
 80027a6:	42a2      	cmp	r2, r4
 80027a8:	d9fa      	bls.n	80027a0 <_free_r+0x48>
 80027aa:	6819      	ldr	r1, [r3, #0]
 80027ac:	1858      	adds	r0, r3, r1
 80027ae:	42a0      	cmp	r0, r4
 80027b0:	d10b      	bne.n	80027ca <_free_r+0x72>
 80027b2:	6820      	ldr	r0, [r4, #0]
 80027b4:	4401      	add	r1, r0
 80027b6:	1858      	adds	r0, r3, r1
 80027b8:	4282      	cmp	r2, r0
 80027ba:	6019      	str	r1, [r3, #0]
 80027bc:	d1de      	bne.n	800277c <_free_r+0x24>
 80027be:	6810      	ldr	r0, [r2, #0]
 80027c0:	6852      	ldr	r2, [r2, #4]
 80027c2:	4401      	add	r1, r0
 80027c4:	6019      	str	r1, [r3, #0]
 80027c6:	605a      	str	r2, [r3, #4]
 80027c8:	e7d8      	b.n	800277c <_free_r+0x24>
 80027ca:	d902      	bls.n	80027d2 <_free_r+0x7a>
 80027cc:	230c      	movs	r3, #12
 80027ce:	602b      	str	r3, [r5, #0]
 80027d0:	e7d4      	b.n	800277c <_free_r+0x24>
 80027d2:	6820      	ldr	r0, [r4, #0]
 80027d4:	1821      	adds	r1, r4, r0
 80027d6:	428a      	cmp	r2, r1
 80027d8:	bf01      	itttt	eq
 80027da:	6811      	ldreq	r1, [r2, #0]
 80027dc:	6852      	ldreq	r2, [r2, #4]
 80027de:	1809      	addeq	r1, r1, r0
 80027e0:	6021      	streq	r1, [r4, #0]
 80027e2:	6062      	str	r2, [r4, #4]
 80027e4:	605c      	str	r4, [r3, #4]
 80027e6:	e7c9      	b.n	800277c <_free_r+0x24>
 80027e8:	bd38      	pop	{r3, r4, r5, pc}
 80027ea:	bf00      	nop
 80027ec:	20000140 	.word	0x20000140

080027f0 <_malloc_r>:
 80027f0:	b570      	push	{r4, r5, r6, lr}
 80027f2:	1ccd      	adds	r5, r1, #3
 80027f4:	f025 0503 	bic.w	r5, r5, #3
 80027f8:	3508      	adds	r5, #8
 80027fa:	2d0c      	cmp	r5, #12
 80027fc:	bf38      	it	cc
 80027fe:	250c      	movcc	r5, #12
 8002800:	2d00      	cmp	r5, #0
 8002802:	4606      	mov	r6, r0
 8002804:	db01      	blt.n	800280a <_malloc_r+0x1a>
 8002806:	42a9      	cmp	r1, r5
 8002808:	d903      	bls.n	8002812 <_malloc_r+0x22>
 800280a:	230c      	movs	r3, #12
 800280c:	6033      	str	r3, [r6, #0]
 800280e:	2000      	movs	r0, #0
 8002810:	bd70      	pop	{r4, r5, r6, pc}
 8002812:	f000 f881 	bl	8002918 <__malloc_lock>
 8002816:	4a23      	ldr	r2, [pc, #140]	; (80028a4 <_malloc_r+0xb4>)
 8002818:	6814      	ldr	r4, [r2, #0]
 800281a:	4621      	mov	r1, r4
 800281c:	b991      	cbnz	r1, 8002844 <_malloc_r+0x54>
 800281e:	4c22      	ldr	r4, [pc, #136]	; (80028a8 <_malloc_r+0xb8>)
 8002820:	6823      	ldr	r3, [r4, #0]
 8002822:	b91b      	cbnz	r3, 800282c <_malloc_r+0x3c>
 8002824:	4630      	mov	r0, r6
 8002826:	f000 f867 	bl	80028f8 <_sbrk_r>
 800282a:	6020      	str	r0, [r4, #0]
 800282c:	4629      	mov	r1, r5
 800282e:	4630      	mov	r0, r6
 8002830:	f000 f862 	bl	80028f8 <_sbrk_r>
 8002834:	1c43      	adds	r3, r0, #1
 8002836:	d126      	bne.n	8002886 <_malloc_r+0x96>
 8002838:	230c      	movs	r3, #12
 800283a:	4630      	mov	r0, r6
 800283c:	6033      	str	r3, [r6, #0]
 800283e:	f000 f86c 	bl	800291a <__malloc_unlock>
 8002842:	e7e4      	b.n	800280e <_malloc_r+0x1e>
 8002844:	680b      	ldr	r3, [r1, #0]
 8002846:	1b5b      	subs	r3, r3, r5
 8002848:	d41a      	bmi.n	8002880 <_malloc_r+0x90>
 800284a:	2b0b      	cmp	r3, #11
 800284c:	d90f      	bls.n	800286e <_malloc_r+0x7e>
 800284e:	600b      	str	r3, [r1, #0]
 8002850:	18cc      	adds	r4, r1, r3
 8002852:	50cd      	str	r5, [r1, r3]
 8002854:	4630      	mov	r0, r6
 8002856:	f000 f860 	bl	800291a <__malloc_unlock>
 800285a:	f104 000b 	add.w	r0, r4, #11
 800285e:	1d23      	adds	r3, r4, #4
 8002860:	f020 0007 	bic.w	r0, r0, #7
 8002864:	1ac3      	subs	r3, r0, r3
 8002866:	d01b      	beq.n	80028a0 <_malloc_r+0xb0>
 8002868:	425a      	negs	r2, r3
 800286a:	50e2      	str	r2, [r4, r3]
 800286c:	bd70      	pop	{r4, r5, r6, pc}
 800286e:	428c      	cmp	r4, r1
 8002870:	bf0b      	itete	eq
 8002872:	6863      	ldreq	r3, [r4, #4]
 8002874:	684b      	ldrne	r3, [r1, #4]
 8002876:	6013      	streq	r3, [r2, #0]
 8002878:	6063      	strne	r3, [r4, #4]
 800287a:	bf18      	it	ne
 800287c:	460c      	movne	r4, r1
 800287e:	e7e9      	b.n	8002854 <_malloc_r+0x64>
 8002880:	460c      	mov	r4, r1
 8002882:	6849      	ldr	r1, [r1, #4]
 8002884:	e7ca      	b.n	800281c <_malloc_r+0x2c>
 8002886:	1cc4      	adds	r4, r0, #3
 8002888:	f024 0403 	bic.w	r4, r4, #3
 800288c:	42a0      	cmp	r0, r4
 800288e:	d005      	beq.n	800289c <_malloc_r+0xac>
 8002890:	1a21      	subs	r1, r4, r0
 8002892:	4630      	mov	r0, r6
 8002894:	f000 f830 	bl	80028f8 <_sbrk_r>
 8002898:	3001      	adds	r0, #1
 800289a:	d0cd      	beq.n	8002838 <_malloc_r+0x48>
 800289c:	6025      	str	r5, [r4, #0]
 800289e:	e7d9      	b.n	8002854 <_malloc_r+0x64>
 80028a0:	bd70      	pop	{r4, r5, r6, pc}
 80028a2:	bf00      	nop
 80028a4:	20000140 	.word	0x20000140
 80028a8:	20000144 	.word	0x20000144

080028ac <_realloc_r>:
 80028ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028ae:	4607      	mov	r7, r0
 80028b0:	4614      	mov	r4, r2
 80028b2:	460e      	mov	r6, r1
 80028b4:	b921      	cbnz	r1, 80028c0 <_realloc_r+0x14>
 80028b6:	4611      	mov	r1, r2
 80028b8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80028bc:	f7ff bf98 	b.w	80027f0 <_malloc_r>
 80028c0:	b922      	cbnz	r2, 80028cc <_realloc_r+0x20>
 80028c2:	f7ff ff49 	bl	8002758 <_free_r>
 80028c6:	4625      	mov	r5, r4
 80028c8:	4628      	mov	r0, r5
 80028ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80028cc:	f000 f826 	bl	800291c <_malloc_usable_size_r>
 80028d0:	4284      	cmp	r4, r0
 80028d2:	d90f      	bls.n	80028f4 <_realloc_r+0x48>
 80028d4:	4621      	mov	r1, r4
 80028d6:	4638      	mov	r0, r7
 80028d8:	f7ff ff8a 	bl	80027f0 <_malloc_r>
 80028dc:	4605      	mov	r5, r0
 80028de:	2800      	cmp	r0, #0
 80028e0:	d0f2      	beq.n	80028c8 <_realloc_r+0x1c>
 80028e2:	4631      	mov	r1, r6
 80028e4:	4622      	mov	r2, r4
 80028e6:	f7ff ff11 	bl	800270c <memcpy>
 80028ea:	4631      	mov	r1, r6
 80028ec:	4638      	mov	r0, r7
 80028ee:	f7ff ff33 	bl	8002758 <_free_r>
 80028f2:	e7e9      	b.n	80028c8 <_realloc_r+0x1c>
 80028f4:	4635      	mov	r5, r6
 80028f6:	e7e7      	b.n	80028c8 <_realloc_r+0x1c>

080028f8 <_sbrk_r>:
 80028f8:	b538      	push	{r3, r4, r5, lr}
 80028fa:	2300      	movs	r3, #0
 80028fc:	4c05      	ldr	r4, [pc, #20]	; (8002914 <_sbrk_r+0x1c>)
 80028fe:	4605      	mov	r5, r0
 8002900:	4608      	mov	r0, r1
 8002902:	6023      	str	r3, [r4, #0]
 8002904:	f7ff fb40 	bl	8001f88 <_sbrk>
 8002908:	1c43      	adds	r3, r0, #1
 800290a:	d102      	bne.n	8002912 <_sbrk_r+0x1a>
 800290c:	6823      	ldr	r3, [r4, #0]
 800290e:	b103      	cbz	r3, 8002912 <_sbrk_r+0x1a>
 8002910:	602b      	str	r3, [r5, #0]
 8002912:	bd38      	pop	{r3, r4, r5, pc}
 8002914:	20000254 	.word	0x20000254

08002918 <__malloc_lock>:
 8002918:	4770      	bx	lr

0800291a <__malloc_unlock>:
 800291a:	4770      	bx	lr

0800291c <_malloc_usable_size_r>:
 800291c:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8002920:	2800      	cmp	r0, #0
 8002922:	f1a0 0004 	sub.w	r0, r0, #4
 8002926:	bfbc      	itt	lt
 8002928:	580b      	ldrlt	r3, [r1, r0]
 800292a:	18c0      	addlt	r0, r0, r3
 800292c:	4770      	bx	lr
	...

08002930 <_init>:
 8002930:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002932:	bf00      	nop
 8002934:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002936:	bc08      	pop	{r3}
 8002938:	469e      	mov	lr, r3
 800293a:	4770      	bx	lr

0800293c <_fini>:
 800293c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800293e:	bf00      	nop
 8002940:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002942:	bc08      	pop	{r3}
 8002944:	469e      	mov	lr, r3
 8002946:	4770      	bx	lr
