# do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap altera_mf ../../src/altera_mf 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:20 on Aug 09,2023
# vcom -reportprogress 300 -93 -work work ../../src/rom_data/rom_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_data
# -- Compiling architecture SYN of rom_data
# End time: 16:18:20 on Aug 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:20 on Aug 09,2023
# vcom -reportprogress 300 -93 -work work ../../src/rom_instructions/rom_instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_instructions
# -- Compiling architecture SYN of rom_instructions
# End time: 16:18:20 on Aug 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:20 on Aug 09,2023
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 16:18:20 on Aug 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:20 on Aug 09,2023
# vcom -reportprogress 300 -93 -work work ../../src/dj_roomba_3000.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dj_roomba_3000
# -- Compiling architecture beh of dj_roomba_3000
# ** Error: ../../src/dj_roomba_3000.vhd(134): (vcom-1136) Unknown identifier "max_count".
# ** Error: ../../src/dj_roomba_3000.vhd(134): Type error resolving infix expression "<" as type std.STANDARD.BOOLEAN.
# ** Error: ../../src/dj_roomba_3000.vhd(137): (vcom-1136) Unknown identifier "max_count".
# ** Error: ../../src/dj_roomba_3000.vhd(139): (vcom-1581) No feasible entries for infix operator '-'.
# ** Error: ../../src/dj_roomba_3000.vhd(139): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../../src/dj_roomba_3000.vhd(139): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: ../../src/dj_roomba_3000.vhd(145): (vcom-1136) Unknown identifier "opcode".
# ** Error: ../../src/dj_roomba_3000.vhd(145): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: ../../src/dj_roomba_3000.vhd(158): VHDL Compiler exiting
# End time: 16:18:20 on Aug 09,2023, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./sim.do line 6
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/dj_roomba_3000.vhd"
