Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Mar 17 17:14:05 2024
| Host         : LAPTOP-VRI1VQ46 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file control_top_control_sets_placed.rpt
| Design       : control_top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    25 |
|    Minimum number of control sets                        |    25 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   126 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    25 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             171 |           67 |
| No           | No                    | Yes                    |              95 |           44 |
| No           | Yes                   | No                     |               6 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              38 |           14 |
| Yes          | Yes                   | No                     |              12 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+-----------------------------------------------------------+--------------------------+------------------+----------------+--------------+
|                  Clock Signal                 |                       Enable Signal                       |     Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------+-----------------------------------------------------------+--------------------------+------------------+----------------+--------------+
|  pid_inst/pid_gen_inst/q3_reg[31]_i_1_n_1     |                                                           |                          |                1 |              1 |         1.00 |
|  pid_inst/pid_gen_inst/q1_reg[31]_i_1_n_1     |                                                           |                          |                1 |              1 |         1.00 |
|  pid_inst/pid_gen_inst/q2_reg[31]_i_1_n_1     |                                                           |                          |                1 |              1 |         1.00 |
|  uut1_Filter/OUTPUT_reg_0                     |                                                           | uut2_Filter/OUTPUT_reg_2 |                2 |              2 |         1.00 |
|  uut2_Filter/OUTPUT_reg_1                     |                                                           | uut2_Filter/OUTPUT_reg_0 |                2 |              2 |         1.00 |
|  uut3_Filter/OUTPUT_reg_1                     |                                                           | uut3_Filter/OUTPUT_reg_0 |                2 |              2 |         1.00 |
|  CLK_IBUF_BUFG                                |                                                           | uut1_Filter/OUTPUT_reg_0 |                2 |              2 |         1.00 |
|  CLK_IBUF_BUFG                                |                                                           | uut2_Filter/OUTPUT_reg_1 |                2 |              2 |         1.00 |
|  CLK_IBUF_BUFG                                |                                                           | uut2_Filter/OUTPUT_reg_0 |                2 |              2 |         1.00 |
|  CLK_IBUF_BUFG                                |                                                           | uut2_Filter/OUTPUT_reg_2 |                2 |              2 |         1.00 |
|  CLK_IBUF_BUFG                                |                                                           | uut3_Filter/OUTPUT_reg_0 |                2 |              2 |         1.00 |
|  CLK_IBUF_BUFG                                |                                                           | uut3_Filter/OUTPUT_reg_1 |                2 |              2 |         1.00 |
|  CLK_IBUF_BUFG                                | uut1_Filter/sel                                           | uut1_Filter/uut/SR[0]    |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG                                | uut2_Filter/count[3]_i_2__0_n_1                           | uut2_Filter/uut/SR[0]    |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG                                | uut3_Filter/count[3]_i_2__1_n_1                           | uut3_Filter/uut/SR[0]    |                1 |              4 |         4.00 |
|  pid_inst/pid_gen_inst/PID_OUT_reg[9]_i_1_n_1 |                                                           |                          |                5 |             10 |         2.00 |
|  pid_inst/pid_gen_inst/sAdc_reg[9]_i_1_n_1    |                                                           |                          |                3 |             10 |         3.33 |
|  pid_inst/pid_gen_inst/ek1_reg[31]_i_2_n_1    |                                                           |                          |                4 |             12 |         3.00 |
|  pid_inst/pid_gen_inst/ek_reg[31]_i_2_n_1     |                                                           |                          |                4 |             12 |         3.00 |
|  CLK_IBUF_BUFG                                |                                                           | RESET_IBUF               |                7 |             17 |         2.43 |
|  n_0_1997_BUFG                                |                                                           |                          |               10 |             32 |         3.20 |
|  hall_sensor_top_inst/PULSE                   | pid_inst/hall_sensor_top_inst/uut_pulse_counter/avg_count | RESET_IBUF               |               14 |             38 |         2.71 |
|  pid_gen_inst/ek2__0                          |                                                           |                          |               17 |             44 |         2.59 |
|  CLK_IBUF_BUFG                                |                                                           |                          |               21 |             48 |         2.29 |
|  hall_sensor_top_inst/PULSE                   |                                                           | RESET_IBUF               |               25 |             66 |         2.64 |
+-----------------------------------------------+-----------------------------------------------------------+--------------------------+------------------+----------------+--------------+


