#Auto generated by Edalize

all: post_build

pre_build: 

veerwolf_0.7.5.xpr: veerwolf_0.7.5.tcl config/common_defines.vh config/pic_ctrl_verilator_unroll.sv config/pic_map_auto.h src/cdc_utils_0.1-r1/rtl/verilog/sync2_pgen.v src/cdc_utils_0.1-r1/rtl/verilog/cc561.v src/chipsalliance.org_cores_VeeR_EH1_1.9/design/include/build.h src/chipsalliance.org_cores_VeeR_EH1_1.9/design/include/global.h src/chipsalliance.org_cores_VeeR_EH1_1.9/design/include/veer_types.sv src/chipsalliance.org_cores_VeeR_EH1_1.9/design/lib/beh_lib.sv src/chipsalliance.org_cores_VeeR_EH1_1.9/design/mem.sv src/chipsalliance.org_cores_VeeR_EH1_1.9/design/pic_ctrl.sv src/chipsalliance.org_cores_VeeR_EH1_1.9/design/dma_ctrl.sv src/chipsalliance.org_cores_VeeR_EH1_1.9/design/ifu/ifu_aln_ctl.sv src/chipsalliance.org_cores_VeeR_EH1_1.9/design/ifu/ifu_compress_ctl.sv src/chipsalliance.org_cores_VeeR_EH1_1.9/design/ifu/ifu_ifc_ctl.sv src/chipsalliance.org_cores_VeeR_EH1_1.9/design/ifu/ifu_bp_ctl.sv src/chipsalliance.org_cores_VeeR_EH1_1.9/design/ifu/ifu_ic_mem.sv src/chipsalliance.org_cores_VeeR_EH1_1.9/design/ifu/ifu_mem_ctl.sv src/chipsalliance.org_cores_VeeR_EH1_1.9/design/ifu/ifu_iccm_mem.sv src/chipsalliance.org_cores_VeeR_EH1_1.9/design/ifu/ifu.sv src/chipsalliance.org_cores_VeeR_EH1_1.9/design/dec/dec_decode_ctl.sv src/chipsalliance.org_cores_VeeR_EH1_1.9/design/dec/dec_gpr_ctl.sv src/chipsalliance.org_cores_VeeR_EH1_1.9/design/dec/dec_ib_ctl.sv src/chipsalliance.org_cores_VeeR_EH1_1.9/design/dec/dec_tlu_ctl.sv src/chipsalliance.org_cores_VeeR_EH1_1.9/design/dec/dec_trigger.sv src/chipsalliance.org_cores_VeeR_EH1_1.9/design/dec/dec.sv src/chipsalliance.org_cores_VeeR_EH1_1.9/design/exu/exu_alu_ctl.sv src/chipsalliance.org_cores_VeeR_EH1_1.9/design/exu/exu_mul_ctl.sv src/chipsalliance.org_cores_VeeR_EH1_1.9/design/exu/exu_div_ctl.sv src/chipsalliance.org_cores_VeeR_EH1_1.9/design/exu/exu.sv src/chipsalliance.org_cores_VeeR_EH1_1.9/design/lsu/lsu.sv src/chipsalliance.org_cores_VeeR_EH1_1.9/design/lsu/lsu_bus_buffer.sv src/chipsalliance.org_cores_VeeR_EH1_1.9/design/lsu/lsu_clkdomain.sv src/chipsalliance.org_cores_VeeR_EH1_1.9/design/lsu/lsu_addrcheck.sv src/chipsalliance.org_cores_VeeR_EH1_1.9/design/lsu/lsu_lsc_ctl.sv src/chipsalliance.org_cores_VeeR_EH1_1.9/design/lsu/lsu_stbuf.sv src/chipsalliance.org_cores_VeeR_EH1_1.9/design/lsu/lsu_bus_intf.sv src/chipsalliance.org_cores_VeeR_EH1_1.9/design/lsu/lsu_ecc.sv src/chipsalliance.org_cores_VeeR_EH1_1.9/design/lsu/lsu_dccm_mem.sv src/chipsalliance.org_cores_VeeR_EH1_1.9/design/lsu/lsu_dccm_ctl.sv src/chipsalliance.org_cores_VeeR_EH1_1.9/design/lsu/lsu_trigger.sv src/chipsalliance.org_cores_VeeR_EH1_1.9/design/dbg/dbg.sv src/chipsalliance.org_cores_VeeR_EH1_1.9/design/dmi/dmi_wrapper.v src/chipsalliance.org_cores_VeeR_EH1_1.9/design/dmi/dmi_jtag_to_core_sync.v src/chipsalliance.org_cores_VeeR_EH1_1.9/design/dmi/rvjtag_tap.sv src/chipsalliance.org_cores_VeeR_EH1_1.9/design/lib/mem_lib.sv src/chipsalliance.org_cores_VeeR_EH1_1.9/design/lib/ahb_to_axi4.sv src/chipsalliance.org_cores_VeeR_EH1_1.9/design/lib/axi4_to_ahb.sv src/chipsalliance.org_cores_VeeR_EH1_1.9/design/veer.sv src/chipsalliance.org_cores_VeeR_EH1_1.9/design/veer_wrapper.sv src/chipsalliance.org_cores_VeeR_EH1_1.9/tools/vivado.tcl src/pulp-platform.org__common_cells_1.20.0/include/common_cells/registers.svh src/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv src/pulp-platform.org__common_cells_1.20.0/src/cb_filter_pkg.sv src/pulp-platform.org__common_cells_1.20.0/src/cdc_2phase.sv src/pulp-platform.org__common_cells_1.20.0/src/cf_math_pkg.sv src/pulp-platform.org__common_cells_1.20.0/src/clk_div.sv src/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv src/pulp-platform.org__common_cells_1.20.0/src/ecc_pkg.sv src/pulp-platform.org__common_cells_1.20.0/src/edge_propagator_tx.sv src/pulp-platform.org__common_cells_1.20.0/src/exp_backoff.sv src/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv src/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv src/pulp-platform.org__common_cells_1.20.0/src/isochronous_spill_register.sv src/pulp-platform.org__common_cells_1.20.0/src/lfsr.sv src/pulp-platform.org__common_cells_1.20.0/src/lfsr_16bit.sv src/pulp-platform.org__common_cells_1.20.0/src/lfsr_8bit.sv src/pulp-platform.org__common_cells_1.20.0/src/mv_filter.sv src/pulp-platform.org__common_cells_1.20.0/src/onehot_to_bin.sv src/pulp-platform.org__common_cells_1.20.0/src/plru_tree.sv src/pulp-platform.org__common_cells_1.20.0/src/popcount.sv src/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv src/pulp-platform.org__common_cells_1.20.0/src/rstgen_bypass.sv src/pulp-platform.org__common_cells_1.20.0/src/serial_deglitch.sv src/pulp-platform.org__common_cells_1.20.0/src/shift_reg.sv src/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv src/pulp-platform.org__common_cells_1.20.0/src/stream_demux.sv src/pulp-platform.org__common_cells_1.20.0/src/stream_filter.sv src/pulp-platform.org__common_cells_1.20.0/src/stream_fork.sv src/pulp-platform.org__common_cells_1.20.0/src/stream_intf.sv src/pulp-platform.org__common_cells_1.20.0/src/stream_join.sv src/pulp-platform.org__common_cells_1.20.0/src/stream_mux.sv src/pulp-platform.org__common_cells_1.20.0/src/sub_per_hash.sv src/pulp-platform.org__common_cells_1.20.0/src/sync.sv src/pulp-platform.org__common_cells_1.20.0/src/sync_wedge.sv src/pulp-platform.org__common_cells_1.20.0/src/unread.sv src/pulp-platform.org__common_cells_1.20.0/src/addr_decode.sv src/pulp-platform.org__common_cells_1.20.0/src/cb_filter.sv src/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_2phase.sv src/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv src/pulp-platform.org__common_cells_1.20.0/src/counter.sv src/pulp-platform.org__common_cells_1.20.0/src/ecc_decode.sv src/pulp-platform.org__common_cells_1.20.0/src/ecc_encode.sv src/pulp-platform.org__common_cells_1.20.0/src/edge_detect.sv src/pulp-platform.org__common_cells_1.20.0/src/lzc.sv src/pulp-platform.org__common_cells_1.20.0/src/max_counter.sv src/pulp-platform.org__common_cells_1.20.0/src/rstgen.sv src/pulp-platform.org__common_cells_1.20.0/src/stream_delay.sv src/pulp-platform.org__common_cells_1.20.0/src/stream_fifo.sv src/pulp-platform.org__common_cells_1.20.0/src/stream_fork_dynamic.sv src/pulp-platform.org__common_cells_1.20.0/src/stream_xbar.sv src/pulp-platform.org__common_cells_1.20.0/src/fall_through_register.sv src/pulp-platform.org__common_cells_1.20.0/src/id_queue.sv src/pulp-platform.org__common_cells_1.20.0/src/stream_to_mem.sv src/pulp-platform.org__common_cells_1.20.0/src/stream_arbiter_flushable.sv src/pulp-platform.org__common_cells_1.20.0/src/stream_omega_net.sv src/pulp-platform.org__common_cells_1.20.0/src/stream_register.sv src/pulp-platform.org__common_cells_1.20.0/src/stream_arbiter.sv src/pulp-platform.org__common_cells_1.20.0/src/deprecated/clock_divider_counter.sv src/pulp-platform.org__common_cells_1.20.0/src/deprecated/find_first_one.sv src/pulp-platform.org__common_cells_1.20.0/src/deprecated/generic_LFSR_8bit.sv src/pulp-platform.org__common_cells_1.20.0/src/deprecated/generic_fifo.sv src/pulp-platform.org__common_cells_1.20.0/src/deprecated/prioarbiter.sv src/pulp-platform.org__common_cells_1.20.0/src/deprecated/pulp_sync.sv src/pulp-platform.org__common_cells_1.20.0/src/deprecated/pulp_sync_wedge.sv src/pulp-platform.org__common_cells_1.20.0/src/deprecated/rrarbiter.sv src/pulp-platform.org__common_cells_1.20.0/src/deprecated/clock_divider.sv src/pulp-platform.org__common_cells_1.20.0/src/deprecated/fifo_v2.sv src/pulp-platform.org__common_cells_1.20.0/src/deprecated/fifo_v1.sv src/pulp-platform.org__common_cells_1.20.0/src/edge_propagator.sv src/pulp-platform.org__common_cells_1.20.0/src/edge_propagator_rx.sv src/serv_1.1.0/rtl/serv_bufreg.v src/serv_1.1.0/rtl/serv_alu.v src/serv_1.1.0/rtl/serv_csr.v src/serv_1.1.0/rtl/serv_ctrl.v src/serv_1.1.0/rtl/serv_decode.v src/serv_1.1.0/rtl/serv_immdec.v src/serv_1.1.0/rtl/serv_mem_if.v src/serv_1.1.0/rtl/serv_rf_if.v src/serv_1.1.0/rtl/serv_rf_ram_if.v src/serv_1.1.0/rtl/serv_rf_ram.v src/serv_1.1.0/rtl/serv_state.v src/serv_1.1.0/rtl/serv_top.v src/serv_1.1.0/rtl/serv_rf_top.v src/simple_spi_1.6.1/rtl/verilog/fifo4.v src/simple_spi_1.6.1/rtl/verilog/simple_spi_top.v src/uart16550_1.5.5-r1/rtl/verilog/uart_defines.v src/uart16550_1.5.5-r1/rtl/verilog/raminfr.v src/uart16550_1.5.5-r1/rtl/verilog/uart_receiver.v src/uart16550_1.5.5-r1/rtl/verilog/uart_regs.v src/uart16550_1.5.5-r1/rtl/verilog/uart_rfifo.v src/uart16550_1.5.5-r1/rtl/verilog/uart_sync_flops.v src/uart16550_1.5.5-r1/rtl/verilog/uart_tfifo.v src/uart16550_1.5.5-r1/rtl/verilog/uart_top.v src/uart16550_1.5.5-r1/rtl/verilog/uart_transmitter.v src/uart16550_1.5.5-r1/rtl/verilog/uart_wb.v src/verilog-arbiter_0-r3/src/arbiter.v src/wb_common_1.0.3/wb_common_params.v src/wb_common_1.0.3/wb_common.v src/pulp-platform.org__axi_0.25.0/include/axi/assign.svh src/pulp-platform.org__axi_0.25.0/include/axi/typedef.svh src/pulp-platform.org__axi_0.25.0/src/axi_pkg.sv src/pulp-platform.org__axi_0.25.0/src/axi_intf.sv src/pulp-platform.org__axi_0.25.0/src/axi_atop_filter.sv src/pulp-platform.org__axi_0.25.0/src/axi_burst_splitter.sv src/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv src/pulp-platform.org__axi_0.25.0/src/axi_cut.sv src/pulp-platform.org__axi_0.25.0/src/axi_delayer.sv src/pulp-platform.org__axi_0.25.0/src/axi_demux.sv src/pulp-platform.org__axi_0.25.0/src/axi_dw_downsizer.sv src/pulp-platform.org__axi_0.25.0/src/axi_dw_upsizer.sv src/pulp-platform.org__axi_0.25.0/src/axi_id_prepend.sv src/pulp-platform.org__axi_0.25.0/src/axi_isolate.sv src/pulp-platform.org__axi_0.25.0/src/axi_join.sv src/pulp-platform.org__axi_0.25.0/src/axi_lite_demux.sv src/pulp-platform.org__axi_0.25.0/src/axi_lite_join.sv src/pulp-platform.org__axi_0.25.0/src/axi_lite_mailbox.sv src/pulp-platform.org__axi_0.25.0/src/axi_lite_mux.sv src/pulp-platform.org__axi_0.25.0/src/axi_lite_regs.sv src/pulp-platform.org__axi_0.25.0/src/axi_lite_to_apb.sv src/pulp-platform.org__axi_0.25.0/src/axi_lite_to_axi.sv src/pulp-platform.org__axi_0.25.0/src/axi_modify_address.sv src/pulp-platform.org__axi_0.25.0/src/axi_mux.sv src/pulp-platform.org__axi_0.25.0/src/axi_serializer.sv src/pulp-platform.org__axi_0.25.0/src/axi_err_slv.sv src/pulp-platform.org__axi_0.25.0/src/axi_dw_converter.sv src/pulp-platform.org__axi_0.25.0/src/axi_multicut.sv src/pulp-platform.org__axi_0.25.0/src/axi_to_axi_lite.sv src/pulp-platform.org__axi_0.25.0/src/axi_lite_xbar.sv src/pulp-platform.org__axi_0.25.0/src/axi_xbar.sv src/veerwolf_litedram_0/litedram_top.v src/veerwolf_litedram_0/litedram_core.v src/veerwolf_litedram_0/litedram.xdc src/wb_intercon_1.4.1/rtl/verilog/wb_cdc.v src/wb_intercon_1.4.1/rtl/verilog/wb_arbiter.v src/wb_intercon_1.4.1/rtl/verilog/wb_data_resize.v src/wb_intercon_1.4.1/rtl/verilog/wb_mux.v src/veerwolf_0.7.5/rtl/veer_eh1_wrapper.sv src/veerwolf_0.7.5/rtl/dpram64.v src/veerwolf_0.7.5/rtl/axi2wb.v src/veerwolf_0.7.5/rtl/wb_mem_wrapper.v src/veerwolf_0.7.5/rtl/veerwolf_syscon.v src/veerwolf_0.7.5/rtl/veerwolf_core.v src/veerwolf_0.7.5/data/vivado_waiver.tcl src/veerwolf_0.7.5/data/veerwolf_nexys.xdc src/veerwolf_0.7.5/rtl/clk_gen_nexys.v src/veerwolf_0.7.5/rtl/bscan_tap.sv src/veerwolf_0.7.5/rtl/veerwolf_nexys.v src/veerwolf-intercon_0.7.5/axi_intercon.v src/veerwolf-intercon_0.7.5/axi_intercon.vh src/veerwolf-wb_intercon_0.7.5/wb_intercon.v src/veerwolf-wb_intercon_0.7.5/wb_intercon.vh | pre_build
	$(EDALIZE_LAUNCHER) vivado -notrace -mode batch -source veerwolf_0.7.5.tcl

veerwolf_0.7.5.v veerwolf_0.7.5.edn: veerwolf_0.7.5_synth.tcl veerwolf_0.7.5_netlist.tcl | pre_build veerwolf_0.7.5.xpr
	$(EDALIZE_LAUNCHER) vivado -notrace -mode batch -source veerwolf_0.7.5_synth.tcl veerwolf_0.7.5_netlist.tcl veerwolf_0.7.5.xpr

synth: veerwolf_0.7.5.v veerwolf_0.7.5.edn | pre_build

veerwolf_0.7.5.bit: veerwolf_0.7.5_synth.tcl veerwolf_0.7.5_run.tcl | pre_build veerwolf_0.7.5.xpr
	$(EDALIZE_LAUNCHER) vivado -notrace -mode batch -source veerwolf_0.7.5_synth.tcl veerwolf_0.7.5_run.tcl veerwolf_0.7.5.xpr

build-gui: veerwolf_0.7.5.xpr | pre_build
	$(EDALIZE_LAUNCHER) vivado veerwolf_0.7.5.xpr

pgm: veerwolf_0.7.5_pgm.tcl veerwolf_0.7.5.bit | pre_build
	$(EDALIZE_LAUNCHER) vivado -quiet -nolog -notrace -mode batch -source veerwolf_0.7.5_pgm.tcl -tclargs xc7a100tcsg324-1 veerwolf_0.7.5.bit

post_build: veerwolf_0.7.5.bit

pre_run: 

run: pre_run

post_run: run
