INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tighe/Desktop/redmasters/FPGA_Xilinx/Cores/Barris/pri_trigger/pri_trigger.srcs/sources_1/new/pri_trigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pri_trigger
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tighe/Desktop/redmasters/FPGA_Xilinx/Cores/Barris/pri_trigger/pri_trigger.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
