
UART_TEST.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006b28  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000344  08006be8  08006be8  00016be8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006f2c  08006f2c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08006f2c  08006f2c  00016f2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006f34  08006f34  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006f34  08006f34  00016f34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006f38  08006f38  00016f38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08006f3c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004dc  2000000c  08006f48  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004e8  08006f48  000204e8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013867  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000277b  00000000  00000000  0003389b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f48  00000000  00000000  00036018  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e50  00000000  00000000  00036f60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000149e6  00000000  00000000  00037db0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013228  00000000  00000000  0004c796  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007d7d8  00000000  00000000  0005f9be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000dd196  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000039bc  00000000  00000000  000dd1ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08006bd0 	.word	0x08006bd0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08006bd0 	.word	0x08006bd0

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <__aeabi_cdrcmple>:
 80003f4:	4684      	mov	ip, r0
 80003f6:	1c10      	adds	r0, r2, #0
 80003f8:	4662      	mov	r2, ip
 80003fa:	468c      	mov	ip, r1
 80003fc:	1c19      	adds	r1, r3, #0
 80003fe:	4663      	mov	r3, ip
 8000400:	e000      	b.n	8000404 <__aeabi_cdcmpeq>
 8000402:	46c0      	nop			; (mov r8, r8)

08000404 <__aeabi_cdcmpeq>:
 8000404:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000406:	f001 f865 	bl	80014d4 <__ledf2>
 800040a:	2800      	cmp	r0, #0
 800040c:	d401      	bmi.n	8000412 <__aeabi_cdcmpeq+0xe>
 800040e:	2100      	movs	r1, #0
 8000410:	42c8      	cmn	r0, r1
 8000412:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000414 <__aeabi_dcmpeq>:
 8000414:	b510      	push	{r4, lr}
 8000416:	f000 ffaf 	bl	8001378 <__eqdf2>
 800041a:	4240      	negs	r0, r0
 800041c:	3001      	adds	r0, #1
 800041e:	bd10      	pop	{r4, pc}

08000420 <__aeabi_dcmplt>:
 8000420:	b510      	push	{r4, lr}
 8000422:	f001 f857 	bl	80014d4 <__ledf2>
 8000426:	2800      	cmp	r0, #0
 8000428:	db01      	blt.n	800042e <__aeabi_dcmplt+0xe>
 800042a:	2000      	movs	r0, #0
 800042c:	bd10      	pop	{r4, pc}
 800042e:	2001      	movs	r0, #1
 8000430:	bd10      	pop	{r4, pc}
 8000432:	46c0      	nop			; (mov r8, r8)

08000434 <__aeabi_dcmple>:
 8000434:	b510      	push	{r4, lr}
 8000436:	f001 f84d 	bl	80014d4 <__ledf2>
 800043a:	2800      	cmp	r0, #0
 800043c:	dd01      	ble.n	8000442 <__aeabi_dcmple+0xe>
 800043e:	2000      	movs	r0, #0
 8000440:	bd10      	pop	{r4, pc}
 8000442:	2001      	movs	r0, #1
 8000444:	bd10      	pop	{r4, pc}
 8000446:	46c0      	nop			; (mov r8, r8)

08000448 <__aeabi_dcmpgt>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f000 ffd1 	bl	80013f0 <__gedf2>
 800044e:	2800      	cmp	r0, #0
 8000450:	dc01      	bgt.n	8000456 <__aeabi_dcmpgt+0xe>
 8000452:	2000      	movs	r0, #0
 8000454:	bd10      	pop	{r4, pc}
 8000456:	2001      	movs	r0, #1
 8000458:	bd10      	pop	{r4, pc}
 800045a:	46c0      	nop			; (mov r8, r8)

0800045c <__aeabi_dcmpge>:
 800045c:	b510      	push	{r4, lr}
 800045e:	f000 ffc7 	bl	80013f0 <__gedf2>
 8000462:	2800      	cmp	r0, #0
 8000464:	da01      	bge.n	800046a <__aeabi_dcmpge+0xe>
 8000466:	2000      	movs	r0, #0
 8000468:	bd10      	pop	{r4, pc}
 800046a:	2001      	movs	r0, #1
 800046c:	bd10      	pop	{r4, pc}
 800046e:	46c0      	nop			; (mov r8, r8)

08000470 <__aeabi_uldivmod>:
 8000470:	2b00      	cmp	r3, #0
 8000472:	d111      	bne.n	8000498 <__aeabi_uldivmod+0x28>
 8000474:	2a00      	cmp	r2, #0
 8000476:	d10f      	bne.n	8000498 <__aeabi_uldivmod+0x28>
 8000478:	2900      	cmp	r1, #0
 800047a:	d100      	bne.n	800047e <__aeabi_uldivmod+0xe>
 800047c:	2800      	cmp	r0, #0
 800047e:	d002      	beq.n	8000486 <__aeabi_uldivmod+0x16>
 8000480:	2100      	movs	r1, #0
 8000482:	43c9      	mvns	r1, r1
 8000484:	1c08      	adds	r0, r1, #0
 8000486:	b407      	push	{r0, r1, r2}
 8000488:	4802      	ldr	r0, [pc, #8]	; (8000494 <__aeabi_uldivmod+0x24>)
 800048a:	a102      	add	r1, pc, #8	; (adr r1, 8000494 <__aeabi_uldivmod+0x24>)
 800048c:	1840      	adds	r0, r0, r1
 800048e:	9002      	str	r0, [sp, #8]
 8000490:	bd03      	pop	{r0, r1, pc}
 8000492:	46c0      	nop			; (mov r8, r8)
 8000494:	ffffff5d 	.word	0xffffff5d
 8000498:	b403      	push	{r0, r1}
 800049a:	4668      	mov	r0, sp
 800049c:	b501      	push	{r0, lr}
 800049e:	9802      	ldr	r0, [sp, #8]
 80004a0:	f000 f84c 	bl	800053c <__udivmoddi4>
 80004a4:	9b01      	ldr	r3, [sp, #4]
 80004a6:	469e      	mov	lr, r3
 80004a8:	b002      	add	sp, #8
 80004aa:	bc0c      	pop	{r2, r3}
 80004ac:	4770      	bx	lr
 80004ae:	46c0      	nop			; (mov r8, r8)

080004b0 <__aeabi_lmul>:
 80004b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004b2:	0415      	lsls	r5, r2, #16
 80004b4:	0c2d      	lsrs	r5, r5, #16
 80004b6:	000f      	movs	r7, r1
 80004b8:	0001      	movs	r1, r0
 80004ba:	002e      	movs	r6, r5
 80004bc:	46c6      	mov	lr, r8
 80004be:	4684      	mov	ip, r0
 80004c0:	0400      	lsls	r0, r0, #16
 80004c2:	0c14      	lsrs	r4, r2, #16
 80004c4:	0c00      	lsrs	r0, r0, #16
 80004c6:	0c09      	lsrs	r1, r1, #16
 80004c8:	4346      	muls	r6, r0
 80004ca:	434d      	muls	r5, r1
 80004cc:	4360      	muls	r0, r4
 80004ce:	4361      	muls	r1, r4
 80004d0:	1940      	adds	r0, r0, r5
 80004d2:	0c34      	lsrs	r4, r6, #16
 80004d4:	1824      	adds	r4, r4, r0
 80004d6:	b500      	push	{lr}
 80004d8:	42a5      	cmp	r5, r4
 80004da:	d903      	bls.n	80004e4 <__aeabi_lmul+0x34>
 80004dc:	2080      	movs	r0, #128	; 0x80
 80004de:	0240      	lsls	r0, r0, #9
 80004e0:	4680      	mov	r8, r0
 80004e2:	4441      	add	r1, r8
 80004e4:	0c25      	lsrs	r5, r4, #16
 80004e6:	186d      	adds	r5, r5, r1
 80004e8:	4661      	mov	r1, ip
 80004ea:	4359      	muls	r1, r3
 80004ec:	437a      	muls	r2, r7
 80004ee:	0430      	lsls	r0, r6, #16
 80004f0:	1949      	adds	r1, r1, r5
 80004f2:	0424      	lsls	r4, r4, #16
 80004f4:	0c00      	lsrs	r0, r0, #16
 80004f6:	1820      	adds	r0, r4, r0
 80004f8:	1889      	adds	r1, r1, r2
 80004fa:	bc80      	pop	{r7}
 80004fc:	46b8      	mov	r8, r7
 80004fe:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000500 <__aeabi_d2uiz>:
 8000500:	b570      	push	{r4, r5, r6, lr}
 8000502:	2200      	movs	r2, #0
 8000504:	4b0c      	ldr	r3, [pc, #48]	; (8000538 <__aeabi_d2uiz+0x38>)
 8000506:	0004      	movs	r4, r0
 8000508:	000d      	movs	r5, r1
 800050a:	f7ff ffa7 	bl	800045c <__aeabi_dcmpge>
 800050e:	2800      	cmp	r0, #0
 8000510:	d104      	bne.n	800051c <__aeabi_d2uiz+0x1c>
 8000512:	0020      	movs	r0, r4
 8000514:	0029      	movs	r1, r5
 8000516:	f001 fe4b 	bl	80021b0 <__aeabi_d2iz>
 800051a:	bd70      	pop	{r4, r5, r6, pc}
 800051c:	4b06      	ldr	r3, [pc, #24]	; (8000538 <__aeabi_d2uiz+0x38>)
 800051e:	2200      	movs	r2, #0
 8000520:	0020      	movs	r0, r4
 8000522:	0029      	movs	r1, r5
 8000524:	f001 fab2 	bl	8001a8c <__aeabi_dsub>
 8000528:	f001 fe42 	bl	80021b0 <__aeabi_d2iz>
 800052c:	2380      	movs	r3, #128	; 0x80
 800052e:	061b      	lsls	r3, r3, #24
 8000530:	469c      	mov	ip, r3
 8000532:	4460      	add	r0, ip
 8000534:	e7f1      	b.n	800051a <__aeabi_d2uiz+0x1a>
 8000536:	46c0      	nop			; (mov r8, r8)
 8000538:	41e00000 	.word	0x41e00000

0800053c <__udivmoddi4>:
 800053c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800053e:	4657      	mov	r7, sl
 8000540:	464e      	mov	r6, r9
 8000542:	4645      	mov	r5, r8
 8000544:	46de      	mov	lr, fp
 8000546:	b5e0      	push	{r5, r6, r7, lr}
 8000548:	0004      	movs	r4, r0
 800054a:	000d      	movs	r5, r1
 800054c:	4692      	mov	sl, r2
 800054e:	4699      	mov	r9, r3
 8000550:	b083      	sub	sp, #12
 8000552:	428b      	cmp	r3, r1
 8000554:	d830      	bhi.n	80005b8 <__udivmoddi4+0x7c>
 8000556:	d02d      	beq.n	80005b4 <__udivmoddi4+0x78>
 8000558:	4649      	mov	r1, r9
 800055a:	4650      	mov	r0, sl
 800055c:	f001 fed2 	bl	8002304 <__clzdi2>
 8000560:	0029      	movs	r1, r5
 8000562:	0006      	movs	r6, r0
 8000564:	0020      	movs	r0, r4
 8000566:	f001 fecd 	bl	8002304 <__clzdi2>
 800056a:	1a33      	subs	r3, r6, r0
 800056c:	4698      	mov	r8, r3
 800056e:	3b20      	subs	r3, #32
 8000570:	469b      	mov	fp, r3
 8000572:	d433      	bmi.n	80005dc <__udivmoddi4+0xa0>
 8000574:	465a      	mov	r2, fp
 8000576:	4653      	mov	r3, sl
 8000578:	4093      	lsls	r3, r2
 800057a:	4642      	mov	r2, r8
 800057c:	001f      	movs	r7, r3
 800057e:	4653      	mov	r3, sl
 8000580:	4093      	lsls	r3, r2
 8000582:	001e      	movs	r6, r3
 8000584:	42af      	cmp	r7, r5
 8000586:	d83a      	bhi.n	80005fe <__udivmoddi4+0xc2>
 8000588:	42af      	cmp	r7, r5
 800058a:	d100      	bne.n	800058e <__udivmoddi4+0x52>
 800058c:	e078      	b.n	8000680 <__udivmoddi4+0x144>
 800058e:	465b      	mov	r3, fp
 8000590:	1ba4      	subs	r4, r4, r6
 8000592:	41bd      	sbcs	r5, r7
 8000594:	2b00      	cmp	r3, #0
 8000596:	da00      	bge.n	800059a <__udivmoddi4+0x5e>
 8000598:	e075      	b.n	8000686 <__udivmoddi4+0x14a>
 800059a:	2200      	movs	r2, #0
 800059c:	2300      	movs	r3, #0
 800059e:	9200      	str	r2, [sp, #0]
 80005a0:	9301      	str	r3, [sp, #4]
 80005a2:	2301      	movs	r3, #1
 80005a4:	465a      	mov	r2, fp
 80005a6:	4093      	lsls	r3, r2
 80005a8:	9301      	str	r3, [sp, #4]
 80005aa:	2301      	movs	r3, #1
 80005ac:	4642      	mov	r2, r8
 80005ae:	4093      	lsls	r3, r2
 80005b0:	9300      	str	r3, [sp, #0]
 80005b2:	e028      	b.n	8000606 <__udivmoddi4+0xca>
 80005b4:	4282      	cmp	r2, r0
 80005b6:	d9cf      	bls.n	8000558 <__udivmoddi4+0x1c>
 80005b8:	2200      	movs	r2, #0
 80005ba:	2300      	movs	r3, #0
 80005bc:	9200      	str	r2, [sp, #0]
 80005be:	9301      	str	r3, [sp, #4]
 80005c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	d001      	beq.n	80005ca <__udivmoddi4+0x8e>
 80005c6:	601c      	str	r4, [r3, #0]
 80005c8:	605d      	str	r5, [r3, #4]
 80005ca:	9800      	ldr	r0, [sp, #0]
 80005cc:	9901      	ldr	r1, [sp, #4]
 80005ce:	b003      	add	sp, #12
 80005d0:	bcf0      	pop	{r4, r5, r6, r7}
 80005d2:	46bb      	mov	fp, r7
 80005d4:	46b2      	mov	sl, r6
 80005d6:	46a9      	mov	r9, r5
 80005d8:	46a0      	mov	r8, r4
 80005da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005dc:	4642      	mov	r2, r8
 80005de:	2320      	movs	r3, #32
 80005e0:	1a9b      	subs	r3, r3, r2
 80005e2:	4652      	mov	r2, sl
 80005e4:	40da      	lsrs	r2, r3
 80005e6:	4641      	mov	r1, r8
 80005e8:	0013      	movs	r3, r2
 80005ea:	464a      	mov	r2, r9
 80005ec:	408a      	lsls	r2, r1
 80005ee:	0017      	movs	r7, r2
 80005f0:	4642      	mov	r2, r8
 80005f2:	431f      	orrs	r7, r3
 80005f4:	4653      	mov	r3, sl
 80005f6:	4093      	lsls	r3, r2
 80005f8:	001e      	movs	r6, r3
 80005fa:	42af      	cmp	r7, r5
 80005fc:	d9c4      	bls.n	8000588 <__udivmoddi4+0x4c>
 80005fe:	2200      	movs	r2, #0
 8000600:	2300      	movs	r3, #0
 8000602:	9200      	str	r2, [sp, #0]
 8000604:	9301      	str	r3, [sp, #4]
 8000606:	4643      	mov	r3, r8
 8000608:	2b00      	cmp	r3, #0
 800060a:	d0d9      	beq.n	80005c0 <__udivmoddi4+0x84>
 800060c:	07fb      	lsls	r3, r7, #31
 800060e:	0872      	lsrs	r2, r6, #1
 8000610:	431a      	orrs	r2, r3
 8000612:	4646      	mov	r6, r8
 8000614:	087b      	lsrs	r3, r7, #1
 8000616:	e00e      	b.n	8000636 <__udivmoddi4+0xfa>
 8000618:	42ab      	cmp	r3, r5
 800061a:	d101      	bne.n	8000620 <__udivmoddi4+0xe4>
 800061c:	42a2      	cmp	r2, r4
 800061e:	d80c      	bhi.n	800063a <__udivmoddi4+0xfe>
 8000620:	1aa4      	subs	r4, r4, r2
 8000622:	419d      	sbcs	r5, r3
 8000624:	2001      	movs	r0, #1
 8000626:	1924      	adds	r4, r4, r4
 8000628:	416d      	adcs	r5, r5
 800062a:	2100      	movs	r1, #0
 800062c:	3e01      	subs	r6, #1
 800062e:	1824      	adds	r4, r4, r0
 8000630:	414d      	adcs	r5, r1
 8000632:	2e00      	cmp	r6, #0
 8000634:	d006      	beq.n	8000644 <__udivmoddi4+0x108>
 8000636:	42ab      	cmp	r3, r5
 8000638:	d9ee      	bls.n	8000618 <__udivmoddi4+0xdc>
 800063a:	3e01      	subs	r6, #1
 800063c:	1924      	adds	r4, r4, r4
 800063e:	416d      	adcs	r5, r5
 8000640:	2e00      	cmp	r6, #0
 8000642:	d1f8      	bne.n	8000636 <__udivmoddi4+0xfa>
 8000644:	9800      	ldr	r0, [sp, #0]
 8000646:	9901      	ldr	r1, [sp, #4]
 8000648:	465b      	mov	r3, fp
 800064a:	1900      	adds	r0, r0, r4
 800064c:	4169      	adcs	r1, r5
 800064e:	2b00      	cmp	r3, #0
 8000650:	db24      	blt.n	800069c <__udivmoddi4+0x160>
 8000652:	002b      	movs	r3, r5
 8000654:	465a      	mov	r2, fp
 8000656:	4644      	mov	r4, r8
 8000658:	40d3      	lsrs	r3, r2
 800065a:	002a      	movs	r2, r5
 800065c:	40e2      	lsrs	r2, r4
 800065e:	001c      	movs	r4, r3
 8000660:	465b      	mov	r3, fp
 8000662:	0015      	movs	r5, r2
 8000664:	2b00      	cmp	r3, #0
 8000666:	db2a      	blt.n	80006be <__udivmoddi4+0x182>
 8000668:	0026      	movs	r6, r4
 800066a:	409e      	lsls	r6, r3
 800066c:	0033      	movs	r3, r6
 800066e:	0026      	movs	r6, r4
 8000670:	4647      	mov	r7, r8
 8000672:	40be      	lsls	r6, r7
 8000674:	0032      	movs	r2, r6
 8000676:	1a80      	subs	r0, r0, r2
 8000678:	4199      	sbcs	r1, r3
 800067a:	9000      	str	r0, [sp, #0]
 800067c:	9101      	str	r1, [sp, #4]
 800067e:	e79f      	b.n	80005c0 <__udivmoddi4+0x84>
 8000680:	42a3      	cmp	r3, r4
 8000682:	d8bc      	bhi.n	80005fe <__udivmoddi4+0xc2>
 8000684:	e783      	b.n	800058e <__udivmoddi4+0x52>
 8000686:	4642      	mov	r2, r8
 8000688:	2320      	movs	r3, #32
 800068a:	2100      	movs	r1, #0
 800068c:	1a9b      	subs	r3, r3, r2
 800068e:	2200      	movs	r2, #0
 8000690:	9100      	str	r1, [sp, #0]
 8000692:	9201      	str	r2, [sp, #4]
 8000694:	2201      	movs	r2, #1
 8000696:	40da      	lsrs	r2, r3
 8000698:	9201      	str	r2, [sp, #4]
 800069a:	e786      	b.n	80005aa <__udivmoddi4+0x6e>
 800069c:	4642      	mov	r2, r8
 800069e:	2320      	movs	r3, #32
 80006a0:	1a9b      	subs	r3, r3, r2
 80006a2:	002a      	movs	r2, r5
 80006a4:	4646      	mov	r6, r8
 80006a6:	409a      	lsls	r2, r3
 80006a8:	0023      	movs	r3, r4
 80006aa:	40f3      	lsrs	r3, r6
 80006ac:	4644      	mov	r4, r8
 80006ae:	4313      	orrs	r3, r2
 80006b0:	002a      	movs	r2, r5
 80006b2:	40e2      	lsrs	r2, r4
 80006b4:	001c      	movs	r4, r3
 80006b6:	465b      	mov	r3, fp
 80006b8:	0015      	movs	r5, r2
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	dad4      	bge.n	8000668 <__udivmoddi4+0x12c>
 80006be:	4642      	mov	r2, r8
 80006c0:	002f      	movs	r7, r5
 80006c2:	2320      	movs	r3, #32
 80006c4:	0026      	movs	r6, r4
 80006c6:	4097      	lsls	r7, r2
 80006c8:	1a9b      	subs	r3, r3, r2
 80006ca:	40de      	lsrs	r6, r3
 80006cc:	003b      	movs	r3, r7
 80006ce:	4333      	orrs	r3, r6
 80006d0:	e7cd      	b.n	800066e <__udivmoddi4+0x132>
 80006d2:	46c0      	nop			; (mov r8, r8)

080006d4 <__aeabi_dadd>:
 80006d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006d6:	464f      	mov	r7, r9
 80006d8:	46d6      	mov	lr, sl
 80006da:	4646      	mov	r6, r8
 80006dc:	000d      	movs	r5, r1
 80006de:	0001      	movs	r1, r0
 80006e0:	0018      	movs	r0, r3
 80006e2:	b5c0      	push	{r6, r7, lr}
 80006e4:	0017      	movs	r7, r2
 80006e6:	032b      	lsls	r3, r5, #12
 80006e8:	0a5a      	lsrs	r2, r3, #9
 80006ea:	0f4b      	lsrs	r3, r1, #29
 80006ec:	4313      	orrs	r3, r2
 80006ee:	00ca      	lsls	r2, r1, #3
 80006f0:	4691      	mov	r9, r2
 80006f2:	0302      	lsls	r2, r0, #12
 80006f4:	006e      	lsls	r6, r5, #1
 80006f6:	0041      	lsls	r1, r0, #1
 80006f8:	0a52      	lsrs	r2, r2, #9
 80006fa:	0fec      	lsrs	r4, r5, #31
 80006fc:	0f7d      	lsrs	r5, r7, #29
 80006fe:	4315      	orrs	r5, r2
 8000700:	0d76      	lsrs	r6, r6, #21
 8000702:	0d49      	lsrs	r1, r1, #21
 8000704:	0fc0      	lsrs	r0, r0, #31
 8000706:	4682      	mov	sl, r0
 8000708:	46ac      	mov	ip, r5
 800070a:	00ff      	lsls	r7, r7, #3
 800070c:	1a72      	subs	r2, r6, r1
 800070e:	4284      	cmp	r4, r0
 8000710:	d100      	bne.n	8000714 <__aeabi_dadd+0x40>
 8000712:	e098      	b.n	8000846 <__aeabi_dadd+0x172>
 8000714:	2a00      	cmp	r2, #0
 8000716:	dc00      	bgt.n	800071a <__aeabi_dadd+0x46>
 8000718:	e081      	b.n	800081e <__aeabi_dadd+0x14a>
 800071a:	2900      	cmp	r1, #0
 800071c:	d100      	bne.n	8000720 <__aeabi_dadd+0x4c>
 800071e:	e0b6      	b.n	800088e <__aeabi_dadd+0x1ba>
 8000720:	49c9      	ldr	r1, [pc, #804]	; (8000a48 <__aeabi_dadd+0x374>)
 8000722:	428e      	cmp	r6, r1
 8000724:	d100      	bne.n	8000728 <__aeabi_dadd+0x54>
 8000726:	e172      	b.n	8000a0e <__aeabi_dadd+0x33a>
 8000728:	2180      	movs	r1, #128	; 0x80
 800072a:	0028      	movs	r0, r5
 800072c:	0409      	lsls	r1, r1, #16
 800072e:	4308      	orrs	r0, r1
 8000730:	4684      	mov	ip, r0
 8000732:	2a38      	cmp	r2, #56	; 0x38
 8000734:	dd00      	ble.n	8000738 <__aeabi_dadd+0x64>
 8000736:	e15e      	b.n	80009f6 <__aeabi_dadd+0x322>
 8000738:	2a1f      	cmp	r2, #31
 800073a:	dd00      	ble.n	800073e <__aeabi_dadd+0x6a>
 800073c:	e1ee      	b.n	8000b1c <__aeabi_dadd+0x448>
 800073e:	2020      	movs	r0, #32
 8000740:	0039      	movs	r1, r7
 8000742:	4665      	mov	r5, ip
 8000744:	1a80      	subs	r0, r0, r2
 8000746:	4087      	lsls	r7, r0
 8000748:	40d1      	lsrs	r1, r2
 800074a:	4085      	lsls	r5, r0
 800074c:	430d      	orrs	r5, r1
 800074e:	0039      	movs	r1, r7
 8000750:	1e4f      	subs	r7, r1, #1
 8000752:	41b9      	sbcs	r1, r7
 8000754:	4667      	mov	r7, ip
 8000756:	40d7      	lsrs	r7, r2
 8000758:	4329      	orrs	r1, r5
 800075a:	1bdb      	subs	r3, r3, r7
 800075c:	464a      	mov	r2, r9
 800075e:	1a55      	subs	r5, r2, r1
 8000760:	45a9      	cmp	r9, r5
 8000762:	4189      	sbcs	r1, r1
 8000764:	4249      	negs	r1, r1
 8000766:	1a5b      	subs	r3, r3, r1
 8000768:	4698      	mov	r8, r3
 800076a:	4643      	mov	r3, r8
 800076c:	021b      	lsls	r3, r3, #8
 800076e:	d400      	bmi.n	8000772 <__aeabi_dadd+0x9e>
 8000770:	e0cc      	b.n	800090c <__aeabi_dadd+0x238>
 8000772:	4643      	mov	r3, r8
 8000774:	025b      	lsls	r3, r3, #9
 8000776:	0a5b      	lsrs	r3, r3, #9
 8000778:	4698      	mov	r8, r3
 800077a:	4643      	mov	r3, r8
 800077c:	2b00      	cmp	r3, #0
 800077e:	d100      	bne.n	8000782 <__aeabi_dadd+0xae>
 8000780:	e12c      	b.n	80009dc <__aeabi_dadd+0x308>
 8000782:	4640      	mov	r0, r8
 8000784:	f001 fda0 	bl	80022c8 <__clzsi2>
 8000788:	0001      	movs	r1, r0
 800078a:	3908      	subs	r1, #8
 800078c:	2220      	movs	r2, #32
 800078e:	0028      	movs	r0, r5
 8000790:	4643      	mov	r3, r8
 8000792:	1a52      	subs	r2, r2, r1
 8000794:	408b      	lsls	r3, r1
 8000796:	40d0      	lsrs	r0, r2
 8000798:	408d      	lsls	r5, r1
 800079a:	4303      	orrs	r3, r0
 800079c:	428e      	cmp	r6, r1
 800079e:	dd00      	ble.n	80007a2 <__aeabi_dadd+0xce>
 80007a0:	e117      	b.n	80009d2 <__aeabi_dadd+0x2fe>
 80007a2:	1b8e      	subs	r6, r1, r6
 80007a4:	1c72      	adds	r2, r6, #1
 80007a6:	2a1f      	cmp	r2, #31
 80007a8:	dd00      	ble.n	80007ac <__aeabi_dadd+0xd8>
 80007aa:	e1a7      	b.n	8000afc <__aeabi_dadd+0x428>
 80007ac:	2120      	movs	r1, #32
 80007ae:	0018      	movs	r0, r3
 80007b0:	002e      	movs	r6, r5
 80007b2:	1a89      	subs	r1, r1, r2
 80007b4:	408d      	lsls	r5, r1
 80007b6:	4088      	lsls	r0, r1
 80007b8:	40d6      	lsrs	r6, r2
 80007ba:	40d3      	lsrs	r3, r2
 80007bc:	1e69      	subs	r1, r5, #1
 80007be:	418d      	sbcs	r5, r1
 80007c0:	4330      	orrs	r0, r6
 80007c2:	4698      	mov	r8, r3
 80007c4:	2600      	movs	r6, #0
 80007c6:	4305      	orrs	r5, r0
 80007c8:	076b      	lsls	r3, r5, #29
 80007ca:	d009      	beq.n	80007e0 <__aeabi_dadd+0x10c>
 80007cc:	230f      	movs	r3, #15
 80007ce:	402b      	ands	r3, r5
 80007d0:	2b04      	cmp	r3, #4
 80007d2:	d005      	beq.n	80007e0 <__aeabi_dadd+0x10c>
 80007d4:	1d2b      	adds	r3, r5, #4
 80007d6:	42ab      	cmp	r3, r5
 80007d8:	41ad      	sbcs	r5, r5
 80007da:	426d      	negs	r5, r5
 80007dc:	44a8      	add	r8, r5
 80007de:	001d      	movs	r5, r3
 80007e0:	4643      	mov	r3, r8
 80007e2:	021b      	lsls	r3, r3, #8
 80007e4:	d400      	bmi.n	80007e8 <__aeabi_dadd+0x114>
 80007e6:	e094      	b.n	8000912 <__aeabi_dadd+0x23e>
 80007e8:	4b97      	ldr	r3, [pc, #604]	; (8000a48 <__aeabi_dadd+0x374>)
 80007ea:	1c72      	adds	r2, r6, #1
 80007ec:	429a      	cmp	r2, r3
 80007ee:	d100      	bne.n	80007f2 <__aeabi_dadd+0x11e>
 80007f0:	e09d      	b.n	800092e <__aeabi_dadd+0x25a>
 80007f2:	4641      	mov	r1, r8
 80007f4:	4b95      	ldr	r3, [pc, #596]	; (8000a4c <__aeabi_dadd+0x378>)
 80007f6:	08ed      	lsrs	r5, r5, #3
 80007f8:	4019      	ands	r1, r3
 80007fa:	000b      	movs	r3, r1
 80007fc:	0552      	lsls	r2, r2, #21
 80007fe:	0749      	lsls	r1, r1, #29
 8000800:	025b      	lsls	r3, r3, #9
 8000802:	4329      	orrs	r1, r5
 8000804:	0b1b      	lsrs	r3, r3, #12
 8000806:	0d52      	lsrs	r2, r2, #21
 8000808:	0512      	lsls	r2, r2, #20
 800080a:	4313      	orrs	r3, r2
 800080c:	07e4      	lsls	r4, r4, #31
 800080e:	4323      	orrs	r3, r4
 8000810:	0008      	movs	r0, r1
 8000812:	0019      	movs	r1, r3
 8000814:	bce0      	pop	{r5, r6, r7}
 8000816:	46ba      	mov	sl, r7
 8000818:	46b1      	mov	r9, r6
 800081a:	46a8      	mov	r8, r5
 800081c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800081e:	2a00      	cmp	r2, #0
 8000820:	d043      	beq.n	80008aa <__aeabi_dadd+0x1d6>
 8000822:	1b8a      	subs	r2, r1, r6
 8000824:	2e00      	cmp	r6, #0
 8000826:	d000      	beq.n	800082a <__aeabi_dadd+0x156>
 8000828:	e12a      	b.n	8000a80 <__aeabi_dadd+0x3ac>
 800082a:	464c      	mov	r4, r9
 800082c:	431c      	orrs	r4, r3
 800082e:	d100      	bne.n	8000832 <__aeabi_dadd+0x15e>
 8000830:	e1d1      	b.n	8000bd6 <__aeabi_dadd+0x502>
 8000832:	1e54      	subs	r4, r2, #1
 8000834:	2a01      	cmp	r2, #1
 8000836:	d100      	bne.n	800083a <__aeabi_dadd+0x166>
 8000838:	e21f      	b.n	8000c7a <__aeabi_dadd+0x5a6>
 800083a:	4d83      	ldr	r5, [pc, #524]	; (8000a48 <__aeabi_dadd+0x374>)
 800083c:	42aa      	cmp	r2, r5
 800083e:	d100      	bne.n	8000842 <__aeabi_dadd+0x16e>
 8000840:	e272      	b.n	8000d28 <__aeabi_dadd+0x654>
 8000842:	0022      	movs	r2, r4
 8000844:	e123      	b.n	8000a8e <__aeabi_dadd+0x3ba>
 8000846:	2a00      	cmp	r2, #0
 8000848:	dc00      	bgt.n	800084c <__aeabi_dadd+0x178>
 800084a:	e098      	b.n	800097e <__aeabi_dadd+0x2aa>
 800084c:	2900      	cmp	r1, #0
 800084e:	d042      	beq.n	80008d6 <__aeabi_dadd+0x202>
 8000850:	497d      	ldr	r1, [pc, #500]	; (8000a48 <__aeabi_dadd+0x374>)
 8000852:	428e      	cmp	r6, r1
 8000854:	d100      	bne.n	8000858 <__aeabi_dadd+0x184>
 8000856:	e0da      	b.n	8000a0e <__aeabi_dadd+0x33a>
 8000858:	2180      	movs	r1, #128	; 0x80
 800085a:	0028      	movs	r0, r5
 800085c:	0409      	lsls	r1, r1, #16
 800085e:	4308      	orrs	r0, r1
 8000860:	4684      	mov	ip, r0
 8000862:	2a38      	cmp	r2, #56	; 0x38
 8000864:	dd00      	ble.n	8000868 <__aeabi_dadd+0x194>
 8000866:	e129      	b.n	8000abc <__aeabi_dadd+0x3e8>
 8000868:	2a1f      	cmp	r2, #31
 800086a:	dc00      	bgt.n	800086e <__aeabi_dadd+0x19a>
 800086c:	e187      	b.n	8000b7e <__aeabi_dadd+0x4aa>
 800086e:	0011      	movs	r1, r2
 8000870:	4665      	mov	r5, ip
 8000872:	3920      	subs	r1, #32
 8000874:	40cd      	lsrs	r5, r1
 8000876:	2a20      	cmp	r2, #32
 8000878:	d004      	beq.n	8000884 <__aeabi_dadd+0x1b0>
 800087a:	2040      	movs	r0, #64	; 0x40
 800087c:	4661      	mov	r1, ip
 800087e:	1a82      	subs	r2, r0, r2
 8000880:	4091      	lsls	r1, r2
 8000882:	430f      	orrs	r7, r1
 8000884:	0039      	movs	r1, r7
 8000886:	1e4f      	subs	r7, r1, #1
 8000888:	41b9      	sbcs	r1, r7
 800088a:	430d      	orrs	r5, r1
 800088c:	e11b      	b.n	8000ac6 <__aeabi_dadd+0x3f2>
 800088e:	0029      	movs	r1, r5
 8000890:	4339      	orrs	r1, r7
 8000892:	d100      	bne.n	8000896 <__aeabi_dadd+0x1c2>
 8000894:	e0b5      	b.n	8000a02 <__aeabi_dadd+0x32e>
 8000896:	1e51      	subs	r1, r2, #1
 8000898:	2a01      	cmp	r2, #1
 800089a:	d100      	bne.n	800089e <__aeabi_dadd+0x1ca>
 800089c:	e1ab      	b.n	8000bf6 <__aeabi_dadd+0x522>
 800089e:	486a      	ldr	r0, [pc, #424]	; (8000a48 <__aeabi_dadd+0x374>)
 80008a0:	4282      	cmp	r2, r0
 80008a2:	d100      	bne.n	80008a6 <__aeabi_dadd+0x1d2>
 80008a4:	e1b2      	b.n	8000c0c <__aeabi_dadd+0x538>
 80008a6:	000a      	movs	r2, r1
 80008a8:	e743      	b.n	8000732 <__aeabi_dadd+0x5e>
 80008aa:	4969      	ldr	r1, [pc, #420]	; (8000a50 <__aeabi_dadd+0x37c>)
 80008ac:	1c75      	adds	r5, r6, #1
 80008ae:	420d      	tst	r5, r1
 80008b0:	d000      	beq.n	80008b4 <__aeabi_dadd+0x1e0>
 80008b2:	e0cf      	b.n	8000a54 <__aeabi_dadd+0x380>
 80008b4:	2e00      	cmp	r6, #0
 80008b6:	d000      	beq.n	80008ba <__aeabi_dadd+0x1e6>
 80008b8:	e193      	b.n	8000be2 <__aeabi_dadd+0x50e>
 80008ba:	4649      	mov	r1, r9
 80008bc:	4319      	orrs	r1, r3
 80008be:	d100      	bne.n	80008c2 <__aeabi_dadd+0x1ee>
 80008c0:	e1d1      	b.n	8000c66 <__aeabi_dadd+0x592>
 80008c2:	4661      	mov	r1, ip
 80008c4:	4339      	orrs	r1, r7
 80008c6:	d000      	beq.n	80008ca <__aeabi_dadd+0x1f6>
 80008c8:	e1e3      	b.n	8000c92 <__aeabi_dadd+0x5be>
 80008ca:	4649      	mov	r1, r9
 80008cc:	0758      	lsls	r0, r3, #29
 80008ce:	08c9      	lsrs	r1, r1, #3
 80008d0:	4301      	orrs	r1, r0
 80008d2:	08db      	lsrs	r3, r3, #3
 80008d4:	e026      	b.n	8000924 <__aeabi_dadd+0x250>
 80008d6:	0029      	movs	r1, r5
 80008d8:	4339      	orrs	r1, r7
 80008da:	d100      	bne.n	80008de <__aeabi_dadd+0x20a>
 80008dc:	e091      	b.n	8000a02 <__aeabi_dadd+0x32e>
 80008de:	1e51      	subs	r1, r2, #1
 80008e0:	2a01      	cmp	r2, #1
 80008e2:	d005      	beq.n	80008f0 <__aeabi_dadd+0x21c>
 80008e4:	4858      	ldr	r0, [pc, #352]	; (8000a48 <__aeabi_dadd+0x374>)
 80008e6:	4282      	cmp	r2, r0
 80008e8:	d100      	bne.n	80008ec <__aeabi_dadd+0x218>
 80008ea:	e18f      	b.n	8000c0c <__aeabi_dadd+0x538>
 80008ec:	000a      	movs	r2, r1
 80008ee:	e7b8      	b.n	8000862 <__aeabi_dadd+0x18e>
 80008f0:	003d      	movs	r5, r7
 80008f2:	444d      	add	r5, r9
 80008f4:	454d      	cmp	r5, r9
 80008f6:	4189      	sbcs	r1, r1
 80008f8:	4463      	add	r3, ip
 80008fa:	4698      	mov	r8, r3
 80008fc:	4249      	negs	r1, r1
 80008fe:	4488      	add	r8, r1
 8000900:	4643      	mov	r3, r8
 8000902:	2602      	movs	r6, #2
 8000904:	021b      	lsls	r3, r3, #8
 8000906:	d500      	bpl.n	800090a <__aeabi_dadd+0x236>
 8000908:	e0eb      	b.n	8000ae2 <__aeabi_dadd+0x40e>
 800090a:	3e01      	subs	r6, #1
 800090c:	076b      	lsls	r3, r5, #29
 800090e:	d000      	beq.n	8000912 <__aeabi_dadd+0x23e>
 8000910:	e75c      	b.n	80007cc <__aeabi_dadd+0xf8>
 8000912:	4643      	mov	r3, r8
 8000914:	08e9      	lsrs	r1, r5, #3
 8000916:	075a      	lsls	r2, r3, #29
 8000918:	4311      	orrs	r1, r2
 800091a:	0032      	movs	r2, r6
 800091c:	08db      	lsrs	r3, r3, #3
 800091e:	484a      	ldr	r0, [pc, #296]	; (8000a48 <__aeabi_dadd+0x374>)
 8000920:	4282      	cmp	r2, r0
 8000922:	d021      	beq.n	8000968 <__aeabi_dadd+0x294>
 8000924:	031b      	lsls	r3, r3, #12
 8000926:	0552      	lsls	r2, r2, #21
 8000928:	0b1b      	lsrs	r3, r3, #12
 800092a:	0d52      	lsrs	r2, r2, #21
 800092c:	e76c      	b.n	8000808 <__aeabi_dadd+0x134>
 800092e:	2300      	movs	r3, #0
 8000930:	2100      	movs	r1, #0
 8000932:	e769      	b.n	8000808 <__aeabi_dadd+0x134>
 8000934:	002a      	movs	r2, r5
 8000936:	433a      	orrs	r2, r7
 8000938:	d069      	beq.n	8000a0e <__aeabi_dadd+0x33a>
 800093a:	464a      	mov	r2, r9
 800093c:	0758      	lsls	r0, r3, #29
 800093e:	08d1      	lsrs	r1, r2, #3
 8000940:	08da      	lsrs	r2, r3, #3
 8000942:	2380      	movs	r3, #128	; 0x80
 8000944:	031b      	lsls	r3, r3, #12
 8000946:	4308      	orrs	r0, r1
 8000948:	421a      	tst	r2, r3
 800094a:	d007      	beq.n	800095c <__aeabi_dadd+0x288>
 800094c:	0029      	movs	r1, r5
 800094e:	08ed      	lsrs	r5, r5, #3
 8000950:	421d      	tst	r5, r3
 8000952:	d103      	bne.n	800095c <__aeabi_dadd+0x288>
 8000954:	002a      	movs	r2, r5
 8000956:	08ff      	lsrs	r7, r7, #3
 8000958:	0748      	lsls	r0, r1, #29
 800095a:	4338      	orrs	r0, r7
 800095c:	0f43      	lsrs	r3, r0, #29
 800095e:	00c1      	lsls	r1, r0, #3
 8000960:	075b      	lsls	r3, r3, #29
 8000962:	08c9      	lsrs	r1, r1, #3
 8000964:	4319      	orrs	r1, r3
 8000966:	0013      	movs	r3, r2
 8000968:	000a      	movs	r2, r1
 800096a:	431a      	orrs	r2, r3
 800096c:	d100      	bne.n	8000970 <__aeabi_dadd+0x29c>
 800096e:	e213      	b.n	8000d98 <__aeabi_dadd+0x6c4>
 8000970:	2280      	movs	r2, #128	; 0x80
 8000972:	0312      	lsls	r2, r2, #12
 8000974:	4313      	orrs	r3, r2
 8000976:	031b      	lsls	r3, r3, #12
 8000978:	4a33      	ldr	r2, [pc, #204]	; (8000a48 <__aeabi_dadd+0x374>)
 800097a:	0b1b      	lsrs	r3, r3, #12
 800097c:	e744      	b.n	8000808 <__aeabi_dadd+0x134>
 800097e:	2a00      	cmp	r2, #0
 8000980:	d04b      	beq.n	8000a1a <__aeabi_dadd+0x346>
 8000982:	1b8a      	subs	r2, r1, r6
 8000984:	2e00      	cmp	r6, #0
 8000986:	d100      	bne.n	800098a <__aeabi_dadd+0x2b6>
 8000988:	e0e7      	b.n	8000b5a <__aeabi_dadd+0x486>
 800098a:	482f      	ldr	r0, [pc, #188]	; (8000a48 <__aeabi_dadd+0x374>)
 800098c:	4281      	cmp	r1, r0
 800098e:	d100      	bne.n	8000992 <__aeabi_dadd+0x2be>
 8000990:	e195      	b.n	8000cbe <__aeabi_dadd+0x5ea>
 8000992:	2080      	movs	r0, #128	; 0x80
 8000994:	0400      	lsls	r0, r0, #16
 8000996:	4303      	orrs	r3, r0
 8000998:	2a38      	cmp	r2, #56	; 0x38
 800099a:	dd00      	ble.n	800099e <__aeabi_dadd+0x2ca>
 800099c:	e143      	b.n	8000c26 <__aeabi_dadd+0x552>
 800099e:	2a1f      	cmp	r2, #31
 80009a0:	dd00      	ble.n	80009a4 <__aeabi_dadd+0x2d0>
 80009a2:	e1db      	b.n	8000d5c <__aeabi_dadd+0x688>
 80009a4:	2020      	movs	r0, #32
 80009a6:	001d      	movs	r5, r3
 80009a8:	464e      	mov	r6, r9
 80009aa:	1a80      	subs	r0, r0, r2
 80009ac:	4085      	lsls	r5, r0
 80009ae:	40d6      	lsrs	r6, r2
 80009b0:	4335      	orrs	r5, r6
 80009b2:	464e      	mov	r6, r9
 80009b4:	4086      	lsls	r6, r0
 80009b6:	0030      	movs	r0, r6
 80009b8:	40d3      	lsrs	r3, r2
 80009ba:	1e46      	subs	r6, r0, #1
 80009bc:	41b0      	sbcs	r0, r6
 80009be:	449c      	add	ip, r3
 80009c0:	4305      	orrs	r5, r0
 80009c2:	19ed      	adds	r5, r5, r7
 80009c4:	42bd      	cmp	r5, r7
 80009c6:	419b      	sbcs	r3, r3
 80009c8:	425b      	negs	r3, r3
 80009ca:	4463      	add	r3, ip
 80009cc:	4698      	mov	r8, r3
 80009ce:	000e      	movs	r6, r1
 80009d0:	e07f      	b.n	8000ad2 <__aeabi_dadd+0x3fe>
 80009d2:	4a1e      	ldr	r2, [pc, #120]	; (8000a4c <__aeabi_dadd+0x378>)
 80009d4:	1a76      	subs	r6, r6, r1
 80009d6:	4013      	ands	r3, r2
 80009d8:	4698      	mov	r8, r3
 80009da:	e6f5      	b.n	80007c8 <__aeabi_dadd+0xf4>
 80009dc:	0028      	movs	r0, r5
 80009de:	f001 fc73 	bl	80022c8 <__clzsi2>
 80009e2:	0001      	movs	r1, r0
 80009e4:	3118      	adds	r1, #24
 80009e6:	291f      	cmp	r1, #31
 80009e8:	dc00      	bgt.n	80009ec <__aeabi_dadd+0x318>
 80009ea:	e6cf      	b.n	800078c <__aeabi_dadd+0xb8>
 80009ec:	002b      	movs	r3, r5
 80009ee:	3808      	subs	r0, #8
 80009f0:	4083      	lsls	r3, r0
 80009f2:	2500      	movs	r5, #0
 80009f4:	e6d2      	b.n	800079c <__aeabi_dadd+0xc8>
 80009f6:	4662      	mov	r2, ip
 80009f8:	433a      	orrs	r2, r7
 80009fa:	0011      	movs	r1, r2
 80009fc:	1e4f      	subs	r7, r1, #1
 80009fe:	41b9      	sbcs	r1, r7
 8000a00:	e6ac      	b.n	800075c <__aeabi_dadd+0x88>
 8000a02:	4649      	mov	r1, r9
 8000a04:	0758      	lsls	r0, r3, #29
 8000a06:	08c9      	lsrs	r1, r1, #3
 8000a08:	4301      	orrs	r1, r0
 8000a0a:	08db      	lsrs	r3, r3, #3
 8000a0c:	e787      	b.n	800091e <__aeabi_dadd+0x24a>
 8000a0e:	4649      	mov	r1, r9
 8000a10:	075a      	lsls	r2, r3, #29
 8000a12:	08c9      	lsrs	r1, r1, #3
 8000a14:	4311      	orrs	r1, r2
 8000a16:	08db      	lsrs	r3, r3, #3
 8000a18:	e7a6      	b.n	8000968 <__aeabi_dadd+0x294>
 8000a1a:	490d      	ldr	r1, [pc, #52]	; (8000a50 <__aeabi_dadd+0x37c>)
 8000a1c:	1c70      	adds	r0, r6, #1
 8000a1e:	4208      	tst	r0, r1
 8000a20:	d000      	beq.n	8000a24 <__aeabi_dadd+0x350>
 8000a22:	e0bb      	b.n	8000b9c <__aeabi_dadd+0x4c8>
 8000a24:	2e00      	cmp	r6, #0
 8000a26:	d000      	beq.n	8000a2a <__aeabi_dadd+0x356>
 8000a28:	e114      	b.n	8000c54 <__aeabi_dadd+0x580>
 8000a2a:	4649      	mov	r1, r9
 8000a2c:	4319      	orrs	r1, r3
 8000a2e:	d100      	bne.n	8000a32 <__aeabi_dadd+0x35e>
 8000a30:	e175      	b.n	8000d1e <__aeabi_dadd+0x64a>
 8000a32:	0029      	movs	r1, r5
 8000a34:	4339      	orrs	r1, r7
 8000a36:	d000      	beq.n	8000a3a <__aeabi_dadd+0x366>
 8000a38:	e17e      	b.n	8000d38 <__aeabi_dadd+0x664>
 8000a3a:	4649      	mov	r1, r9
 8000a3c:	0758      	lsls	r0, r3, #29
 8000a3e:	08c9      	lsrs	r1, r1, #3
 8000a40:	4301      	orrs	r1, r0
 8000a42:	08db      	lsrs	r3, r3, #3
 8000a44:	e76e      	b.n	8000924 <__aeabi_dadd+0x250>
 8000a46:	46c0      	nop			; (mov r8, r8)
 8000a48:	000007ff 	.word	0x000007ff
 8000a4c:	ff7fffff 	.word	0xff7fffff
 8000a50:	000007fe 	.word	0x000007fe
 8000a54:	4649      	mov	r1, r9
 8000a56:	1bcd      	subs	r5, r1, r7
 8000a58:	4661      	mov	r1, ip
 8000a5a:	1a58      	subs	r0, r3, r1
 8000a5c:	45a9      	cmp	r9, r5
 8000a5e:	4189      	sbcs	r1, r1
 8000a60:	4249      	negs	r1, r1
 8000a62:	4688      	mov	r8, r1
 8000a64:	0001      	movs	r1, r0
 8000a66:	4640      	mov	r0, r8
 8000a68:	1a09      	subs	r1, r1, r0
 8000a6a:	4688      	mov	r8, r1
 8000a6c:	0209      	lsls	r1, r1, #8
 8000a6e:	d500      	bpl.n	8000a72 <__aeabi_dadd+0x39e>
 8000a70:	e0a6      	b.n	8000bc0 <__aeabi_dadd+0x4ec>
 8000a72:	4641      	mov	r1, r8
 8000a74:	4329      	orrs	r1, r5
 8000a76:	d000      	beq.n	8000a7a <__aeabi_dadd+0x3a6>
 8000a78:	e67f      	b.n	800077a <__aeabi_dadd+0xa6>
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	2400      	movs	r4, #0
 8000a7e:	e751      	b.n	8000924 <__aeabi_dadd+0x250>
 8000a80:	4cc7      	ldr	r4, [pc, #796]	; (8000da0 <__aeabi_dadd+0x6cc>)
 8000a82:	42a1      	cmp	r1, r4
 8000a84:	d100      	bne.n	8000a88 <__aeabi_dadd+0x3b4>
 8000a86:	e0c7      	b.n	8000c18 <__aeabi_dadd+0x544>
 8000a88:	2480      	movs	r4, #128	; 0x80
 8000a8a:	0424      	lsls	r4, r4, #16
 8000a8c:	4323      	orrs	r3, r4
 8000a8e:	2a38      	cmp	r2, #56	; 0x38
 8000a90:	dc54      	bgt.n	8000b3c <__aeabi_dadd+0x468>
 8000a92:	2a1f      	cmp	r2, #31
 8000a94:	dd00      	ble.n	8000a98 <__aeabi_dadd+0x3c4>
 8000a96:	e0cc      	b.n	8000c32 <__aeabi_dadd+0x55e>
 8000a98:	2420      	movs	r4, #32
 8000a9a:	4648      	mov	r0, r9
 8000a9c:	1aa4      	subs	r4, r4, r2
 8000a9e:	001d      	movs	r5, r3
 8000aa0:	464e      	mov	r6, r9
 8000aa2:	40a0      	lsls	r0, r4
 8000aa4:	40d6      	lsrs	r6, r2
 8000aa6:	40a5      	lsls	r5, r4
 8000aa8:	0004      	movs	r4, r0
 8000aaa:	40d3      	lsrs	r3, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	4335      	orrs	r5, r6
 8000ab0:	1e66      	subs	r6, r4, #1
 8000ab2:	41b4      	sbcs	r4, r6
 8000ab4:	1ad3      	subs	r3, r2, r3
 8000ab6:	469c      	mov	ip, r3
 8000ab8:	4325      	orrs	r5, r4
 8000aba:	e044      	b.n	8000b46 <__aeabi_dadd+0x472>
 8000abc:	4662      	mov	r2, ip
 8000abe:	433a      	orrs	r2, r7
 8000ac0:	0015      	movs	r5, r2
 8000ac2:	1e6f      	subs	r7, r5, #1
 8000ac4:	41bd      	sbcs	r5, r7
 8000ac6:	444d      	add	r5, r9
 8000ac8:	454d      	cmp	r5, r9
 8000aca:	4189      	sbcs	r1, r1
 8000acc:	4249      	negs	r1, r1
 8000ace:	4688      	mov	r8, r1
 8000ad0:	4498      	add	r8, r3
 8000ad2:	4643      	mov	r3, r8
 8000ad4:	021b      	lsls	r3, r3, #8
 8000ad6:	d400      	bmi.n	8000ada <__aeabi_dadd+0x406>
 8000ad8:	e718      	b.n	800090c <__aeabi_dadd+0x238>
 8000ada:	4bb1      	ldr	r3, [pc, #708]	; (8000da0 <__aeabi_dadd+0x6cc>)
 8000adc:	3601      	adds	r6, #1
 8000ade:	429e      	cmp	r6, r3
 8000ae0:	d049      	beq.n	8000b76 <__aeabi_dadd+0x4a2>
 8000ae2:	4642      	mov	r2, r8
 8000ae4:	4baf      	ldr	r3, [pc, #700]	; (8000da4 <__aeabi_dadd+0x6d0>)
 8000ae6:	2101      	movs	r1, #1
 8000ae8:	401a      	ands	r2, r3
 8000aea:	0013      	movs	r3, r2
 8000aec:	086a      	lsrs	r2, r5, #1
 8000aee:	400d      	ands	r5, r1
 8000af0:	4315      	orrs	r5, r2
 8000af2:	07d9      	lsls	r1, r3, #31
 8000af4:	085b      	lsrs	r3, r3, #1
 8000af6:	4698      	mov	r8, r3
 8000af8:	430d      	orrs	r5, r1
 8000afa:	e665      	b.n	80007c8 <__aeabi_dadd+0xf4>
 8000afc:	0018      	movs	r0, r3
 8000afe:	3e1f      	subs	r6, #31
 8000b00:	40f0      	lsrs	r0, r6
 8000b02:	2a20      	cmp	r2, #32
 8000b04:	d003      	beq.n	8000b0e <__aeabi_dadd+0x43a>
 8000b06:	2140      	movs	r1, #64	; 0x40
 8000b08:	1a8a      	subs	r2, r1, r2
 8000b0a:	4093      	lsls	r3, r2
 8000b0c:	431d      	orrs	r5, r3
 8000b0e:	1e69      	subs	r1, r5, #1
 8000b10:	418d      	sbcs	r5, r1
 8000b12:	2300      	movs	r3, #0
 8000b14:	2600      	movs	r6, #0
 8000b16:	4698      	mov	r8, r3
 8000b18:	4305      	orrs	r5, r0
 8000b1a:	e6f7      	b.n	800090c <__aeabi_dadd+0x238>
 8000b1c:	0011      	movs	r1, r2
 8000b1e:	4665      	mov	r5, ip
 8000b20:	3920      	subs	r1, #32
 8000b22:	40cd      	lsrs	r5, r1
 8000b24:	2a20      	cmp	r2, #32
 8000b26:	d004      	beq.n	8000b32 <__aeabi_dadd+0x45e>
 8000b28:	2040      	movs	r0, #64	; 0x40
 8000b2a:	4661      	mov	r1, ip
 8000b2c:	1a82      	subs	r2, r0, r2
 8000b2e:	4091      	lsls	r1, r2
 8000b30:	430f      	orrs	r7, r1
 8000b32:	0039      	movs	r1, r7
 8000b34:	1e4f      	subs	r7, r1, #1
 8000b36:	41b9      	sbcs	r1, r7
 8000b38:	4329      	orrs	r1, r5
 8000b3a:	e60f      	b.n	800075c <__aeabi_dadd+0x88>
 8000b3c:	464a      	mov	r2, r9
 8000b3e:	4313      	orrs	r3, r2
 8000b40:	001d      	movs	r5, r3
 8000b42:	1e6b      	subs	r3, r5, #1
 8000b44:	419d      	sbcs	r5, r3
 8000b46:	1b7d      	subs	r5, r7, r5
 8000b48:	42af      	cmp	r7, r5
 8000b4a:	419b      	sbcs	r3, r3
 8000b4c:	4662      	mov	r2, ip
 8000b4e:	425b      	negs	r3, r3
 8000b50:	1ad3      	subs	r3, r2, r3
 8000b52:	4698      	mov	r8, r3
 8000b54:	4654      	mov	r4, sl
 8000b56:	000e      	movs	r6, r1
 8000b58:	e607      	b.n	800076a <__aeabi_dadd+0x96>
 8000b5a:	4648      	mov	r0, r9
 8000b5c:	4318      	orrs	r0, r3
 8000b5e:	d100      	bne.n	8000b62 <__aeabi_dadd+0x48e>
 8000b60:	e0b3      	b.n	8000cca <__aeabi_dadd+0x5f6>
 8000b62:	1e50      	subs	r0, r2, #1
 8000b64:	2a01      	cmp	r2, #1
 8000b66:	d100      	bne.n	8000b6a <__aeabi_dadd+0x496>
 8000b68:	e10d      	b.n	8000d86 <__aeabi_dadd+0x6b2>
 8000b6a:	4d8d      	ldr	r5, [pc, #564]	; (8000da0 <__aeabi_dadd+0x6cc>)
 8000b6c:	42aa      	cmp	r2, r5
 8000b6e:	d100      	bne.n	8000b72 <__aeabi_dadd+0x49e>
 8000b70:	e0a5      	b.n	8000cbe <__aeabi_dadd+0x5ea>
 8000b72:	0002      	movs	r2, r0
 8000b74:	e710      	b.n	8000998 <__aeabi_dadd+0x2c4>
 8000b76:	0032      	movs	r2, r6
 8000b78:	2300      	movs	r3, #0
 8000b7a:	2100      	movs	r1, #0
 8000b7c:	e644      	b.n	8000808 <__aeabi_dadd+0x134>
 8000b7e:	2120      	movs	r1, #32
 8000b80:	0038      	movs	r0, r7
 8000b82:	1a89      	subs	r1, r1, r2
 8000b84:	4665      	mov	r5, ip
 8000b86:	408f      	lsls	r7, r1
 8000b88:	408d      	lsls	r5, r1
 8000b8a:	40d0      	lsrs	r0, r2
 8000b8c:	1e79      	subs	r1, r7, #1
 8000b8e:	418f      	sbcs	r7, r1
 8000b90:	4305      	orrs	r5, r0
 8000b92:	433d      	orrs	r5, r7
 8000b94:	4667      	mov	r7, ip
 8000b96:	40d7      	lsrs	r7, r2
 8000b98:	19db      	adds	r3, r3, r7
 8000b9a:	e794      	b.n	8000ac6 <__aeabi_dadd+0x3f2>
 8000b9c:	4a80      	ldr	r2, [pc, #512]	; (8000da0 <__aeabi_dadd+0x6cc>)
 8000b9e:	4290      	cmp	r0, r2
 8000ba0:	d100      	bne.n	8000ba4 <__aeabi_dadd+0x4d0>
 8000ba2:	e0ec      	b.n	8000d7e <__aeabi_dadd+0x6aa>
 8000ba4:	0039      	movs	r1, r7
 8000ba6:	4449      	add	r1, r9
 8000ba8:	4549      	cmp	r1, r9
 8000baa:	4192      	sbcs	r2, r2
 8000bac:	4463      	add	r3, ip
 8000bae:	4252      	negs	r2, r2
 8000bb0:	189b      	adds	r3, r3, r2
 8000bb2:	07dd      	lsls	r5, r3, #31
 8000bb4:	0849      	lsrs	r1, r1, #1
 8000bb6:	085b      	lsrs	r3, r3, #1
 8000bb8:	4698      	mov	r8, r3
 8000bba:	0006      	movs	r6, r0
 8000bbc:	430d      	orrs	r5, r1
 8000bbe:	e6a5      	b.n	800090c <__aeabi_dadd+0x238>
 8000bc0:	464a      	mov	r2, r9
 8000bc2:	1abd      	subs	r5, r7, r2
 8000bc4:	42af      	cmp	r7, r5
 8000bc6:	4189      	sbcs	r1, r1
 8000bc8:	4662      	mov	r2, ip
 8000bca:	4249      	negs	r1, r1
 8000bcc:	1ad3      	subs	r3, r2, r3
 8000bce:	1a5b      	subs	r3, r3, r1
 8000bd0:	4698      	mov	r8, r3
 8000bd2:	4654      	mov	r4, sl
 8000bd4:	e5d1      	b.n	800077a <__aeabi_dadd+0xa6>
 8000bd6:	076c      	lsls	r4, r5, #29
 8000bd8:	08f9      	lsrs	r1, r7, #3
 8000bda:	4321      	orrs	r1, r4
 8000bdc:	08eb      	lsrs	r3, r5, #3
 8000bde:	0004      	movs	r4, r0
 8000be0:	e69d      	b.n	800091e <__aeabi_dadd+0x24a>
 8000be2:	464a      	mov	r2, r9
 8000be4:	431a      	orrs	r2, r3
 8000be6:	d175      	bne.n	8000cd4 <__aeabi_dadd+0x600>
 8000be8:	4661      	mov	r1, ip
 8000bea:	4339      	orrs	r1, r7
 8000bec:	d114      	bne.n	8000c18 <__aeabi_dadd+0x544>
 8000bee:	2380      	movs	r3, #128	; 0x80
 8000bf0:	2400      	movs	r4, #0
 8000bf2:	031b      	lsls	r3, r3, #12
 8000bf4:	e6bc      	b.n	8000970 <__aeabi_dadd+0x29c>
 8000bf6:	464a      	mov	r2, r9
 8000bf8:	1bd5      	subs	r5, r2, r7
 8000bfa:	45a9      	cmp	r9, r5
 8000bfc:	4189      	sbcs	r1, r1
 8000bfe:	4662      	mov	r2, ip
 8000c00:	4249      	negs	r1, r1
 8000c02:	1a9b      	subs	r3, r3, r2
 8000c04:	1a5b      	subs	r3, r3, r1
 8000c06:	4698      	mov	r8, r3
 8000c08:	2601      	movs	r6, #1
 8000c0a:	e5ae      	b.n	800076a <__aeabi_dadd+0x96>
 8000c0c:	464a      	mov	r2, r9
 8000c0e:	08d1      	lsrs	r1, r2, #3
 8000c10:	075a      	lsls	r2, r3, #29
 8000c12:	4311      	orrs	r1, r2
 8000c14:	08db      	lsrs	r3, r3, #3
 8000c16:	e6a7      	b.n	8000968 <__aeabi_dadd+0x294>
 8000c18:	4663      	mov	r3, ip
 8000c1a:	08f9      	lsrs	r1, r7, #3
 8000c1c:	075a      	lsls	r2, r3, #29
 8000c1e:	4654      	mov	r4, sl
 8000c20:	4311      	orrs	r1, r2
 8000c22:	08db      	lsrs	r3, r3, #3
 8000c24:	e6a0      	b.n	8000968 <__aeabi_dadd+0x294>
 8000c26:	464a      	mov	r2, r9
 8000c28:	4313      	orrs	r3, r2
 8000c2a:	001d      	movs	r5, r3
 8000c2c:	1e6b      	subs	r3, r5, #1
 8000c2e:	419d      	sbcs	r5, r3
 8000c30:	e6c7      	b.n	80009c2 <__aeabi_dadd+0x2ee>
 8000c32:	0014      	movs	r4, r2
 8000c34:	001e      	movs	r6, r3
 8000c36:	3c20      	subs	r4, #32
 8000c38:	40e6      	lsrs	r6, r4
 8000c3a:	2a20      	cmp	r2, #32
 8000c3c:	d005      	beq.n	8000c4a <__aeabi_dadd+0x576>
 8000c3e:	2440      	movs	r4, #64	; 0x40
 8000c40:	1aa2      	subs	r2, r4, r2
 8000c42:	4093      	lsls	r3, r2
 8000c44:	464a      	mov	r2, r9
 8000c46:	431a      	orrs	r2, r3
 8000c48:	4691      	mov	r9, r2
 8000c4a:	464d      	mov	r5, r9
 8000c4c:	1e6b      	subs	r3, r5, #1
 8000c4e:	419d      	sbcs	r5, r3
 8000c50:	4335      	orrs	r5, r6
 8000c52:	e778      	b.n	8000b46 <__aeabi_dadd+0x472>
 8000c54:	464a      	mov	r2, r9
 8000c56:	431a      	orrs	r2, r3
 8000c58:	d000      	beq.n	8000c5c <__aeabi_dadd+0x588>
 8000c5a:	e66b      	b.n	8000934 <__aeabi_dadd+0x260>
 8000c5c:	076b      	lsls	r3, r5, #29
 8000c5e:	08f9      	lsrs	r1, r7, #3
 8000c60:	4319      	orrs	r1, r3
 8000c62:	08eb      	lsrs	r3, r5, #3
 8000c64:	e680      	b.n	8000968 <__aeabi_dadd+0x294>
 8000c66:	4661      	mov	r1, ip
 8000c68:	4339      	orrs	r1, r7
 8000c6a:	d054      	beq.n	8000d16 <__aeabi_dadd+0x642>
 8000c6c:	4663      	mov	r3, ip
 8000c6e:	08f9      	lsrs	r1, r7, #3
 8000c70:	075c      	lsls	r4, r3, #29
 8000c72:	4321      	orrs	r1, r4
 8000c74:	08db      	lsrs	r3, r3, #3
 8000c76:	0004      	movs	r4, r0
 8000c78:	e654      	b.n	8000924 <__aeabi_dadd+0x250>
 8000c7a:	464a      	mov	r2, r9
 8000c7c:	1abd      	subs	r5, r7, r2
 8000c7e:	42af      	cmp	r7, r5
 8000c80:	4189      	sbcs	r1, r1
 8000c82:	4662      	mov	r2, ip
 8000c84:	4249      	negs	r1, r1
 8000c86:	1ad3      	subs	r3, r2, r3
 8000c88:	1a5b      	subs	r3, r3, r1
 8000c8a:	4698      	mov	r8, r3
 8000c8c:	0004      	movs	r4, r0
 8000c8e:	2601      	movs	r6, #1
 8000c90:	e56b      	b.n	800076a <__aeabi_dadd+0x96>
 8000c92:	464a      	mov	r2, r9
 8000c94:	1bd5      	subs	r5, r2, r7
 8000c96:	45a9      	cmp	r9, r5
 8000c98:	4189      	sbcs	r1, r1
 8000c9a:	4662      	mov	r2, ip
 8000c9c:	4249      	negs	r1, r1
 8000c9e:	1a9a      	subs	r2, r3, r2
 8000ca0:	1a52      	subs	r2, r2, r1
 8000ca2:	4690      	mov	r8, r2
 8000ca4:	0212      	lsls	r2, r2, #8
 8000ca6:	d532      	bpl.n	8000d0e <__aeabi_dadd+0x63a>
 8000ca8:	464a      	mov	r2, r9
 8000caa:	1abd      	subs	r5, r7, r2
 8000cac:	42af      	cmp	r7, r5
 8000cae:	4189      	sbcs	r1, r1
 8000cb0:	4662      	mov	r2, ip
 8000cb2:	4249      	negs	r1, r1
 8000cb4:	1ad3      	subs	r3, r2, r3
 8000cb6:	1a5b      	subs	r3, r3, r1
 8000cb8:	4698      	mov	r8, r3
 8000cba:	0004      	movs	r4, r0
 8000cbc:	e584      	b.n	80007c8 <__aeabi_dadd+0xf4>
 8000cbe:	4663      	mov	r3, ip
 8000cc0:	08f9      	lsrs	r1, r7, #3
 8000cc2:	075a      	lsls	r2, r3, #29
 8000cc4:	4311      	orrs	r1, r2
 8000cc6:	08db      	lsrs	r3, r3, #3
 8000cc8:	e64e      	b.n	8000968 <__aeabi_dadd+0x294>
 8000cca:	08f9      	lsrs	r1, r7, #3
 8000ccc:	0768      	lsls	r0, r5, #29
 8000cce:	4301      	orrs	r1, r0
 8000cd0:	08eb      	lsrs	r3, r5, #3
 8000cd2:	e624      	b.n	800091e <__aeabi_dadd+0x24a>
 8000cd4:	4662      	mov	r2, ip
 8000cd6:	433a      	orrs	r2, r7
 8000cd8:	d100      	bne.n	8000cdc <__aeabi_dadd+0x608>
 8000cda:	e698      	b.n	8000a0e <__aeabi_dadd+0x33a>
 8000cdc:	464a      	mov	r2, r9
 8000cde:	08d1      	lsrs	r1, r2, #3
 8000ce0:	075a      	lsls	r2, r3, #29
 8000ce2:	4311      	orrs	r1, r2
 8000ce4:	08da      	lsrs	r2, r3, #3
 8000ce6:	2380      	movs	r3, #128	; 0x80
 8000ce8:	031b      	lsls	r3, r3, #12
 8000cea:	421a      	tst	r2, r3
 8000cec:	d008      	beq.n	8000d00 <__aeabi_dadd+0x62c>
 8000cee:	4660      	mov	r0, ip
 8000cf0:	08c5      	lsrs	r5, r0, #3
 8000cf2:	421d      	tst	r5, r3
 8000cf4:	d104      	bne.n	8000d00 <__aeabi_dadd+0x62c>
 8000cf6:	4654      	mov	r4, sl
 8000cf8:	002a      	movs	r2, r5
 8000cfa:	08f9      	lsrs	r1, r7, #3
 8000cfc:	0743      	lsls	r3, r0, #29
 8000cfe:	4319      	orrs	r1, r3
 8000d00:	0f4b      	lsrs	r3, r1, #29
 8000d02:	00c9      	lsls	r1, r1, #3
 8000d04:	075b      	lsls	r3, r3, #29
 8000d06:	08c9      	lsrs	r1, r1, #3
 8000d08:	4319      	orrs	r1, r3
 8000d0a:	0013      	movs	r3, r2
 8000d0c:	e62c      	b.n	8000968 <__aeabi_dadd+0x294>
 8000d0e:	4641      	mov	r1, r8
 8000d10:	4329      	orrs	r1, r5
 8000d12:	d000      	beq.n	8000d16 <__aeabi_dadd+0x642>
 8000d14:	e5fa      	b.n	800090c <__aeabi_dadd+0x238>
 8000d16:	2300      	movs	r3, #0
 8000d18:	000a      	movs	r2, r1
 8000d1a:	2400      	movs	r4, #0
 8000d1c:	e602      	b.n	8000924 <__aeabi_dadd+0x250>
 8000d1e:	076b      	lsls	r3, r5, #29
 8000d20:	08f9      	lsrs	r1, r7, #3
 8000d22:	4319      	orrs	r1, r3
 8000d24:	08eb      	lsrs	r3, r5, #3
 8000d26:	e5fd      	b.n	8000924 <__aeabi_dadd+0x250>
 8000d28:	4663      	mov	r3, ip
 8000d2a:	08f9      	lsrs	r1, r7, #3
 8000d2c:	075b      	lsls	r3, r3, #29
 8000d2e:	4319      	orrs	r1, r3
 8000d30:	4663      	mov	r3, ip
 8000d32:	0004      	movs	r4, r0
 8000d34:	08db      	lsrs	r3, r3, #3
 8000d36:	e617      	b.n	8000968 <__aeabi_dadd+0x294>
 8000d38:	003d      	movs	r5, r7
 8000d3a:	444d      	add	r5, r9
 8000d3c:	4463      	add	r3, ip
 8000d3e:	454d      	cmp	r5, r9
 8000d40:	4189      	sbcs	r1, r1
 8000d42:	4698      	mov	r8, r3
 8000d44:	4249      	negs	r1, r1
 8000d46:	4488      	add	r8, r1
 8000d48:	4643      	mov	r3, r8
 8000d4a:	021b      	lsls	r3, r3, #8
 8000d4c:	d400      	bmi.n	8000d50 <__aeabi_dadd+0x67c>
 8000d4e:	e5dd      	b.n	800090c <__aeabi_dadd+0x238>
 8000d50:	4642      	mov	r2, r8
 8000d52:	4b14      	ldr	r3, [pc, #80]	; (8000da4 <__aeabi_dadd+0x6d0>)
 8000d54:	2601      	movs	r6, #1
 8000d56:	401a      	ands	r2, r3
 8000d58:	4690      	mov	r8, r2
 8000d5a:	e5d7      	b.n	800090c <__aeabi_dadd+0x238>
 8000d5c:	0010      	movs	r0, r2
 8000d5e:	001e      	movs	r6, r3
 8000d60:	3820      	subs	r0, #32
 8000d62:	40c6      	lsrs	r6, r0
 8000d64:	2a20      	cmp	r2, #32
 8000d66:	d005      	beq.n	8000d74 <__aeabi_dadd+0x6a0>
 8000d68:	2040      	movs	r0, #64	; 0x40
 8000d6a:	1a82      	subs	r2, r0, r2
 8000d6c:	4093      	lsls	r3, r2
 8000d6e:	464a      	mov	r2, r9
 8000d70:	431a      	orrs	r2, r3
 8000d72:	4691      	mov	r9, r2
 8000d74:	464d      	mov	r5, r9
 8000d76:	1e6b      	subs	r3, r5, #1
 8000d78:	419d      	sbcs	r5, r3
 8000d7a:	4335      	orrs	r5, r6
 8000d7c:	e621      	b.n	80009c2 <__aeabi_dadd+0x2ee>
 8000d7e:	0002      	movs	r2, r0
 8000d80:	2300      	movs	r3, #0
 8000d82:	2100      	movs	r1, #0
 8000d84:	e540      	b.n	8000808 <__aeabi_dadd+0x134>
 8000d86:	464a      	mov	r2, r9
 8000d88:	19d5      	adds	r5, r2, r7
 8000d8a:	42bd      	cmp	r5, r7
 8000d8c:	4189      	sbcs	r1, r1
 8000d8e:	4463      	add	r3, ip
 8000d90:	4698      	mov	r8, r3
 8000d92:	4249      	negs	r1, r1
 8000d94:	4488      	add	r8, r1
 8000d96:	e5b3      	b.n	8000900 <__aeabi_dadd+0x22c>
 8000d98:	2100      	movs	r1, #0
 8000d9a:	4a01      	ldr	r2, [pc, #4]	; (8000da0 <__aeabi_dadd+0x6cc>)
 8000d9c:	000b      	movs	r3, r1
 8000d9e:	e533      	b.n	8000808 <__aeabi_dadd+0x134>
 8000da0:	000007ff 	.word	0x000007ff
 8000da4:	ff7fffff 	.word	0xff7fffff

08000da8 <__aeabi_ddiv>:
 8000da8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000daa:	4657      	mov	r7, sl
 8000dac:	464e      	mov	r6, r9
 8000dae:	4645      	mov	r5, r8
 8000db0:	46de      	mov	lr, fp
 8000db2:	b5e0      	push	{r5, r6, r7, lr}
 8000db4:	4681      	mov	r9, r0
 8000db6:	0005      	movs	r5, r0
 8000db8:	030c      	lsls	r4, r1, #12
 8000dba:	0048      	lsls	r0, r1, #1
 8000dbc:	4692      	mov	sl, r2
 8000dbe:	001f      	movs	r7, r3
 8000dc0:	b085      	sub	sp, #20
 8000dc2:	0b24      	lsrs	r4, r4, #12
 8000dc4:	0d40      	lsrs	r0, r0, #21
 8000dc6:	0fce      	lsrs	r6, r1, #31
 8000dc8:	2800      	cmp	r0, #0
 8000dca:	d059      	beq.n	8000e80 <__aeabi_ddiv+0xd8>
 8000dcc:	4b87      	ldr	r3, [pc, #540]	; (8000fec <__aeabi_ddiv+0x244>)
 8000dce:	4298      	cmp	r0, r3
 8000dd0:	d100      	bne.n	8000dd4 <__aeabi_ddiv+0x2c>
 8000dd2:	e098      	b.n	8000f06 <__aeabi_ddiv+0x15e>
 8000dd4:	0f6b      	lsrs	r3, r5, #29
 8000dd6:	00e4      	lsls	r4, r4, #3
 8000dd8:	431c      	orrs	r4, r3
 8000dda:	2380      	movs	r3, #128	; 0x80
 8000ddc:	041b      	lsls	r3, r3, #16
 8000dde:	4323      	orrs	r3, r4
 8000de0:	4698      	mov	r8, r3
 8000de2:	4b83      	ldr	r3, [pc, #524]	; (8000ff0 <__aeabi_ddiv+0x248>)
 8000de4:	00ed      	lsls	r5, r5, #3
 8000de6:	469b      	mov	fp, r3
 8000de8:	2300      	movs	r3, #0
 8000dea:	4699      	mov	r9, r3
 8000dec:	4483      	add	fp, r0
 8000dee:	9300      	str	r3, [sp, #0]
 8000df0:	033c      	lsls	r4, r7, #12
 8000df2:	007b      	lsls	r3, r7, #1
 8000df4:	4650      	mov	r0, sl
 8000df6:	0b24      	lsrs	r4, r4, #12
 8000df8:	0d5b      	lsrs	r3, r3, #21
 8000dfa:	0fff      	lsrs	r7, r7, #31
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d067      	beq.n	8000ed0 <__aeabi_ddiv+0x128>
 8000e00:	4a7a      	ldr	r2, [pc, #488]	; (8000fec <__aeabi_ddiv+0x244>)
 8000e02:	4293      	cmp	r3, r2
 8000e04:	d018      	beq.n	8000e38 <__aeabi_ddiv+0x90>
 8000e06:	497a      	ldr	r1, [pc, #488]	; (8000ff0 <__aeabi_ddiv+0x248>)
 8000e08:	0f42      	lsrs	r2, r0, #29
 8000e0a:	468c      	mov	ip, r1
 8000e0c:	00e4      	lsls	r4, r4, #3
 8000e0e:	4659      	mov	r1, fp
 8000e10:	4314      	orrs	r4, r2
 8000e12:	2280      	movs	r2, #128	; 0x80
 8000e14:	4463      	add	r3, ip
 8000e16:	0412      	lsls	r2, r2, #16
 8000e18:	1acb      	subs	r3, r1, r3
 8000e1a:	4314      	orrs	r4, r2
 8000e1c:	469b      	mov	fp, r3
 8000e1e:	00c2      	lsls	r2, r0, #3
 8000e20:	2000      	movs	r0, #0
 8000e22:	0033      	movs	r3, r6
 8000e24:	407b      	eors	r3, r7
 8000e26:	469a      	mov	sl, r3
 8000e28:	464b      	mov	r3, r9
 8000e2a:	2b0f      	cmp	r3, #15
 8000e2c:	d900      	bls.n	8000e30 <__aeabi_ddiv+0x88>
 8000e2e:	e0ef      	b.n	8001010 <__aeabi_ddiv+0x268>
 8000e30:	4970      	ldr	r1, [pc, #448]	; (8000ff4 <__aeabi_ddiv+0x24c>)
 8000e32:	009b      	lsls	r3, r3, #2
 8000e34:	58cb      	ldr	r3, [r1, r3]
 8000e36:	469f      	mov	pc, r3
 8000e38:	4b6f      	ldr	r3, [pc, #444]	; (8000ff8 <__aeabi_ddiv+0x250>)
 8000e3a:	4652      	mov	r2, sl
 8000e3c:	469c      	mov	ip, r3
 8000e3e:	4322      	orrs	r2, r4
 8000e40:	44e3      	add	fp, ip
 8000e42:	2a00      	cmp	r2, #0
 8000e44:	d000      	beq.n	8000e48 <__aeabi_ddiv+0xa0>
 8000e46:	e095      	b.n	8000f74 <__aeabi_ddiv+0x1cc>
 8000e48:	4649      	mov	r1, r9
 8000e4a:	2302      	movs	r3, #2
 8000e4c:	4319      	orrs	r1, r3
 8000e4e:	4689      	mov	r9, r1
 8000e50:	2400      	movs	r4, #0
 8000e52:	2002      	movs	r0, #2
 8000e54:	e7e5      	b.n	8000e22 <__aeabi_ddiv+0x7a>
 8000e56:	2300      	movs	r3, #0
 8000e58:	2400      	movs	r4, #0
 8000e5a:	2500      	movs	r5, #0
 8000e5c:	4652      	mov	r2, sl
 8000e5e:	051b      	lsls	r3, r3, #20
 8000e60:	4323      	orrs	r3, r4
 8000e62:	07d2      	lsls	r2, r2, #31
 8000e64:	4313      	orrs	r3, r2
 8000e66:	0028      	movs	r0, r5
 8000e68:	0019      	movs	r1, r3
 8000e6a:	b005      	add	sp, #20
 8000e6c:	bcf0      	pop	{r4, r5, r6, r7}
 8000e6e:	46bb      	mov	fp, r7
 8000e70:	46b2      	mov	sl, r6
 8000e72:	46a9      	mov	r9, r5
 8000e74:	46a0      	mov	r8, r4
 8000e76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e78:	2400      	movs	r4, #0
 8000e7a:	2500      	movs	r5, #0
 8000e7c:	4b5b      	ldr	r3, [pc, #364]	; (8000fec <__aeabi_ddiv+0x244>)
 8000e7e:	e7ed      	b.n	8000e5c <__aeabi_ddiv+0xb4>
 8000e80:	464b      	mov	r3, r9
 8000e82:	4323      	orrs	r3, r4
 8000e84:	4698      	mov	r8, r3
 8000e86:	d100      	bne.n	8000e8a <__aeabi_ddiv+0xe2>
 8000e88:	e089      	b.n	8000f9e <__aeabi_ddiv+0x1f6>
 8000e8a:	2c00      	cmp	r4, #0
 8000e8c:	d100      	bne.n	8000e90 <__aeabi_ddiv+0xe8>
 8000e8e:	e1e0      	b.n	8001252 <__aeabi_ddiv+0x4aa>
 8000e90:	0020      	movs	r0, r4
 8000e92:	f001 fa19 	bl	80022c8 <__clzsi2>
 8000e96:	0001      	movs	r1, r0
 8000e98:	0002      	movs	r2, r0
 8000e9a:	390b      	subs	r1, #11
 8000e9c:	231d      	movs	r3, #29
 8000e9e:	1a5b      	subs	r3, r3, r1
 8000ea0:	4649      	mov	r1, r9
 8000ea2:	0010      	movs	r0, r2
 8000ea4:	40d9      	lsrs	r1, r3
 8000ea6:	3808      	subs	r0, #8
 8000ea8:	4084      	lsls	r4, r0
 8000eaa:	000b      	movs	r3, r1
 8000eac:	464d      	mov	r5, r9
 8000eae:	4323      	orrs	r3, r4
 8000eb0:	4698      	mov	r8, r3
 8000eb2:	4085      	lsls	r5, r0
 8000eb4:	4851      	ldr	r0, [pc, #324]	; (8000ffc <__aeabi_ddiv+0x254>)
 8000eb6:	033c      	lsls	r4, r7, #12
 8000eb8:	1a83      	subs	r3, r0, r2
 8000eba:	469b      	mov	fp, r3
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	4699      	mov	r9, r3
 8000ec0:	9300      	str	r3, [sp, #0]
 8000ec2:	007b      	lsls	r3, r7, #1
 8000ec4:	4650      	mov	r0, sl
 8000ec6:	0b24      	lsrs	r4, r4, #12
 8000ec8:	0d5b      	lsrs	r3, r3, #21
 8000eca:	0fff      	lsrs	r7, r7, #31
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d197      	bne.n	8000e00 <__aeabi_ddiv+0x58>
 8000ed0:	4652      	mov	r2, sl
 8000ed2:	4322      	orrs	r2, r4
 8000ed4:	d055      	beq.n	8000f82 <__aeabi_ddiv+0x1da>
 8000ed6:	2c00      	cmp	r4, #0
 8000ed8:	d100      	bne.n	8000edc <__aeabi_ddiv+0x134>
 8000eda:	e1ca      	b.n	8001272 <__aeabi_ddiv+0x4ca>
 8000edc:	0020      	movs	r0, r4
 8000ede:	f001 f9f3 	bl	80022c8 <__clzsi2>
 8000ee2:	0002      	movs	r2, r0
 8000ee4:	3a0b      	subs	r2, #11
 8000ee6:	231d      	movs	r3, #29
 8000ee8:	0001      	movs	r1, r0
 8000eea:	1a9b      	subs	r3, r3, r2
 8000eec:	4652      	mov	r2, sl
 8000eee:	3908      	subs	r1, #8
 8000ef0:	40da      	lsrs	r2, r3
 8000ef2:	408c      	lsls	r4, r1
 8000ef4:	4314      	orrs	r4, r2
 8000ef6:	4652      	mov	r2, sl
 8000ef8:	408a      	lsls	r2, r1
 8000efa:	4b41      	ldr	r3, [pc, #260]	; (8001000 <__aeabi_ddiv+0x258>)
 8000efc:	4458      	add	r0, fp
 8000efe:	469b      	mov	fp, r3
 8000f00:	4483      	add	fp, r0
 8000f02:	2000      	movs	r0, #0
 8000f04:	e78d      	b.n	8000e22 <__aeabi_ddiv+0x7a>
 8000f06:	464b      	mov	r3, r9
 8000f08:	4323      	orrs	r3, r4
 8000f0a:	4698      	mov	r8, r3
 8000f0c:	d140      	bne.n	8000f90 <__aeabi_ddiv+0x1e8>
 8000f0e:	2308      	movs	r3, #8
 8000f10:	4699      	mov	r9, r3
 8000f12:	3b06      	subs	r3, #6
 8000f14:	2500      	movs	r5, #0
 8000f16:	4683      	mov	fp, r0
 8000f18:	9300      	str	r3, [sp, #0]
 8000f1a:	e769      	b.n	8000df0 <__aeabi_ddiv+0x48>
 8000f1c:	46b2      	mov	sl, r6
 8000f1e:	9b00      	ldr	r3, [sp, #0]
 8000f20:	2b02      	cmp	r3, #2
 8000f22:	d0a9      	beq.n	8000e78 <__aeabi_ddiv+0xd0>
 8000f24:	2b03      	cmp	r3, #3
 8000f26:	d100      	bne.n	8000f2a <__aeabi_ddiv+0x182>
 8000f28:	e211      	b.n	800134e <__aeabi_ddiv+0x5a6>
 8000f2a:	2b01      	cmp	r3, #1
 8000f2c:	d093      	beq.n	8000e56 <__aeabi_ddiv+0xae>
 8000f2e:	4a35      	ldr	r2, [pc, #212]	; (8001004 <__aeabi_ddiv+0x25c>)
 8000f30:	445a      	add	r2, fp
 8000f32:	2a00      	cmp	r2, #0
 8000f34:	dc00      	bgt.n	8000f38 <__aeabi_ddiv+0x190>
 8000f36:	e13c      	b.n	80011b2 <__aeabi_ddiv+0x40a>
 8000f38:	076b      	lsls	r3, r5, #29
 8000f3a:	d000      	beq.n	8000f3e <__aeabi_ddiv+0x196>
 8000f3c:	e1a7      	b.n	800128e <__aeabi_ddiv+0x4e6>
 8000f3e:	08ed      	lsrs	r5, r5, #3
 8000f40:	4643      	mov	r3, r8
 8000f42:	01db      	lsls	r3, r3, #7
 8000f44:	d506      	bpl.n	8000f54 <__aeabi_ddiv+0x1ac>
 8000f46:	4642      	mov	r2, r8
 8000f48:	4b2f      	ldr	r3, [pc, #188]	; (8001008 <__aeabi_ddiv+0x260>)
 8000f4a:	401a      	ands	r2, r3
 8000f4c:	4690      	mov	r8, r2
 8000f4e:	2280      	movs	r2, #128	; 0x80
 8000f50:	00d2      	lsls	r2, r2, #3
 8000f52:	445a      	add	r2, fp
 8000f54:	4b2d      	ldr	r3, [pc, #180]	; (800100c <__aeabi_ddiv+0x264>)
 8000f56:	429a      	cmp	r2, r3
 8000f58:	dc8e      	bgt.n	8000e78 <__aeabi_ddiv+0xd0>
 8000f5a:	4643      	mov	r3, r8
 8000f5c:	0552      	lsls	r2, r2, #21
 8000f5e:	0758      	lsls	r0, r3, #29
 8000f60:	025c      	lsls	r4, r3, #9
 8000f62:	4305      	orrs	r5, r0
 8000f64:	0b24      	lsrs	r4, r4, #12
 8000f66:	0d53      	lsrs	r3, r2, #21
 8000f68:	e778      	b.n	8000e5c <__aeabi_ddiv+0xb4>
 8000f6a:	46ba      	mov	sl, r7
 8000f6c:	46a0      	mov	r8, r4
 8000f6e:	0015      	movs	r5, r2
 8000f70:	9000      	str	r0, [sp, #0]
 8000f72:	e7d4      	b.n	8000f1e <__aeabi_ddiv+0x176>
 8000f74:	464a      	mov	r2, r9
 8000f76:	2303      	movs	r3, #3
 8000f78:	431a      	orrs	r2, r3
 8000f7a:	4691      	mov	r9, r2
 8000f7c:	2003      	movs	r0, #3
 8000f7e:	4652      	mov	r2, sl
 8000f80:	e74f      	b.n	8000e22 <__aeabi_ddiv+0x7a>
 8000f82:	4649      	mov	r1, r9
 8000f84:	2301      	movs	r3, #1
 8000f86:	4319      	orrs	r1, r3
 8000f88:	4689      	mov	r9, r1
 8000f8a:	2400      	movs	r4, #0
 8000f8c:	2001      	movs	r0, #1
 8000f8e:	e748      	b.n	8000e22 <__aeabi_ddiv+0x7a>
 8000f90:	230c      	movs	r3, #12
 8000f92:	4699      	mov	r9, r3
 8000f94:	3b09      	subs	r3, #9
 8000f96:	46a0      	mov	r8, r4
 8000f98:	4683      	mov	fp, r0
 8000f9a:	9300      	str	r3, [sp, #0]
 8000f9c:	e728      	b.n	8000df0 <__aeabi_ddiv+0x48>
 8000f9e:	2304      	movs	r3, #4
 8000fa0:	4699      	mov	r9, r3
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	469b      	mov	fp, r3
 8000fa6:	3301      	adds	r3, #1
 8000fa8:	2500      	movs	r5, #0
 8000faa:	9300      	str	r3, [sp, #0]
 8000fac:	e720      	b.n	8000df0 <__aeabi_ddiv+0x48>
 8000fae:	2300      	movs	r3, #0
 8000fb0:	2480      	movs	r4, #128	; 0x80
 8000fb2:	469a      	mov	sl, r3
 8000fb4:	2500      	movs	r5, #0
 8000fb6:	4b0d      	ldr	r3, [pc, #52]	; (8000fec <__aeabi_ddiv+0x244>)
 8000fb8:	0324      	lsls	r4, r4, #12
 8000fba:	e74f      	b.n	8000e5c <__aeabi_ddiv+0xb4>
 8000fbc:	2380      	movs	r3, #128	; 0x80
 8000fbe:	4641      	mov	r1, r8
 8000fc0:	031b      	lsls	r3, r3, #12
 8000fc2:	4219      	tst	r1, r3
 8000fc4:	d008      	beq.n	8000fd8 <__aeabi_ddiv+0x230>
 8000fc6:	421c      	tst	r4, r3
 8000fc8:	d106      	bne.n	8000fd8 <__aeabi_ddiv+0x230>
 8000fca:	431c      	orrs	r4, r3
 8000fcc:	0324      	lsls	r4, r4, #12
 8000fce:	46ba      	mov	sl, r7
 8000fd0:	0015      	movs	r5, r2
 8000fd2:	4b06      	ldr	r3, [pc, #24]	; (8000fec <__aeabi_ddiv+0x244>)
 8000fd4:	0b24      	lsrs	r4, r4, #12
 8000fd6:	e741      	b.n	8000e5c <__aeabi_ddiv+0xb4>
 8000fd8:	2480      	movs	r4, #128	; 0x80
 8000fda:	4643      	mov	r3, r8
 8000fdc:	0324      	lsls	r4, r4, #12
 8000fde:	431c      	orrs	r4, r3
 8000fe0:	0324      	lsls	r4, r4, #12
 8000fe2:	46b2      	mov	sl, r6
 8000fe4:	4b01      	ldr	r3, [pc, #4]	; (8000fec <__aeabi_ddiv+0x244>)
 8000fe6:	0b24      	lsrs	r4, r4, #12
 8000fe8:	e738      	b.n	8000e5c <__aeabi_ddiv+0xb4>
 8000fea:	46c0      	nop			; (mov r8, r8)
 8000fec:	000007ff 	.word	0x000007ff
 8000ff0:	fffffc01 	.word	0xfffffc01
 8000ff4:	08006c10 	.word	0x08006c10
 8000ff8:	fffff801 	.word	0xfffff801
 8000ffc:	fffffc0d 	.word	0xfffffc0d
 8001000:	000003f3 	.word	0x000003f3
 8001004:	000003ff 	.word	0x000003ff
 8001008:	feffffff 	.word	0xfeffffff
 800100c:	000007fe 	.word	0x000007fe
 8001010:	4544      	cmp	r4, r8
 8001012:	d200      	bcs.n	8001016 <__aeabi_ddiv+0x26e>
 8001014:	e116      	b.n	8001244 <__aeabi_ddiv+0x49c>
 8001016:	d100      	bne.n	800101a <__aeabi_ddiv+0x272>
 8001018:	e111      	b.n	800123e <__aeabi_ddiv+0x496>
 800101a:	2301      	movs	r3, #1
 800101c:	425b      	negs	r3, r3
 800101e:	469c      	mov	ip, r3
 8001020:	002e      	movs	r6, r5
 8001022:	4640      	mov	r0, r8
 8001024:	2500      	movs	r5, #0
 8001026:	44e3      	add	fp, ip
 8001028:	0223      	lsls	r3, r4, #8
 800102a:	0e14      	lsrs	r4, r2, #24
 800102c:	431c      	orrs	r4, r3
 800102e:	0c1b      	lsrs	r3, r3, #16
 8001030:	4699      	mov	r9, r3
 8001032:	0423      	lsls	r3, r4, #16
 8001034:	0c1f      	lsrs	r7, r3, #16
 8001036:	0212      	lsls	r2, r2, #8
 8001038:	4649      	mov	r1, r9
 800103a:	9200      	str	r2, [sp, #0]
 800103c:	9701      	str	r7, [sp, #4]
 800103e:	f7ff f8e9 	bl	8000214 <__aeabi_uidivmod>
 8001042:	0002      	movs	r2, r0
 8001044:	437a      	muls	r2, r7
 8001046:	040b      	lsls	r3, r1, #16
 8001048:	0c31      	lsrs	r1, r6, #16
 800104a:	4680      	mov	r8, r0
 800104c:	4319      	orrs	r1, r3
 800104e:	428a      	cmp	r2, r1
 8001050:	d90b      	bls.n	800106a <__aeabi_ddiv+0x2c2>
 8001052:	2301      	movs	r3, #1
 8001054:	425b      	negs	r3, r3
 8001056:	469c      	mov	ip, r3
 8001058:	1909      	adds	r1, r1, r4
 800105a:	44e0      	add	r8, ip
 800105c:	428c      	cmp	r4, r1
 800105e:	d804      	bhi.n	800106a <__aeabi_ddiv+0x2c2>
 8001060:	428a      	cmp	r2, r1
 8001062:	d902      	bls.n	800106a <__aeabi_ddiv+0x2c2>
 8001064:	1e83      	subs	r3, r0, #2
 8001066:	4698      	mov	r8, r3
 8001068:	1909      	adds	r1, r1, r4
 800106a:	1a88      	subs	r0, r1, r2
 800106c:	4649      	mov	r1, r9
 800106e:	f7ff f8d1 	bl	8000214 <__aeabi_uidivmod>
 8001072:	0409      	lsls	r1, r1, #16
 8001074:	468c      	mov	ip, r1
 8001076:	0431      	lsls	r1, r6, #16
 8001078:	4666      	mov	r6, ip
 800107a:	9a01      	ldr	r2, [sp, #4]
 800107c:	0c09      	lsrs	r1, r1, #16
 800107e:	4342      	muls	r2, r0
 8001080:	0003      	movs	r3, r0
 8001082:	4331      	orrs	r1, r6
 8001084:	428a      	cmp	r2, r1
 8001086:	d904      	bls.n	8001092 <__aeabi_ddiv+0x2ea>
 8001088:	1909      	adds	r1, r1, r4
 800108a:	3b01      	subs	r3, #1
 800108c:	428c      	cmp	r4, r1
 800108e:	d800      	bhi.n	8001092 <__aeabi_ddiv+0x2ea>
 8001090:	e111      	b.n	80012b6 <__aeabi_ddiv+0x50e>
 8001092:	1a89      	subs	r1, r1, r2
 8001094:	4642      	mov	r2, r8
 8001096:	9e00      	ldr	r6, [sp, #0]
 8001098:	0412      	lsls	r2, r2, #16
 800109a:	431a      	orrs	r2, r3
 800109c:	0c33      	lsrs	r3, r6, #16
 800109e:	001f      	movs	r7, r3
 80010a0:	0c10      	lsrs	r0, r2, #16
 80010a2:	4690      	mov	r8, r2
 80010a4:	9302      	str	r3, [sp, #8]
 80010a6:	0413      	lsls	r3, r2, #16
 80010a8:	0432      	lsls	r2, r6, #16
 80010aa:	0c16      	lsrs	r6, r2, #16
 80010ac:	0032      	movs	r2, r6
 80010ae:	0c1b      	lsrs	r3, r3, #16
 80010b0:	435a      	muls	r2, r3
 80010b2:	9603      	str	r6, [sp, #12]
 80010b4:	437b      	muls	r3, r7
 80010b6:	4346      	muls	r6, r0
 80010b8:	4378      	muls	r0, r7
 80010ba:	0c17      	lsrs	r7, r2, #16
 80010bc:	46bc      	mov	ip, r7
 80010be:	199b      	adds	r3, r3, r6
 80010c0:	4463      	add	r3, ip
 80010c2:	429e      	cmp	r6, r3
 80010c4:	d903      	bls.n	80010ce <__aeabi_ddiv+0x326>
 80010c6:	2680      	movs	r6, #128	; 0x80
 80010c8:	0276      	lsls	r6, r6, #9
 80010ca:	46b4      	mov	ip, r6
 80010cc:	4460      	add	r0, ip
 80010ce:	0c1e      	lsrs	r6, r3, #16
 80010d0:	1830      	adds	r0, r6, r0
 80010d2:	0416      	lsls	r6, r2, #16
 80010d4:	041b      	lsls	r3, r3, #16
 80010d6:	0c36      	lsrs	r6, r6, #16
 80010d8:	199e      	adds	r6, r3, r6
 80010da:	4281      	cmp	r1, r0
 80010dc:	d200      	bcs.n	80010e0 <__aeabi_ddiv+0x338>
 80010de:	e09c      	b.n	800121a <__aeabi_ddiv+0x472>
 80010e0:	d100      	bne.n	80010e4 <__aeabi_ddiv+0x33c>
 80010e2:	e097      	b.n	8001214 <__aeabi_ddiv+0x46c>
 80010e4:	1bae      	subs	r6, r5, r6
 80010e6:	1a09      	subs	r1, r1, r0
 80010e8:	42b5      	cmp	r5, r6
 80010ea:	4180      	sbcs	r0, r0
 80010ec:	4240      	negs	r0, r0
 80010ee:	1a08      	subs	r0, r1, r0
 80010f0:	4284      	cmp	r4, r0
 80010f2:	d100      	bne.n	80010f6 <__aeabi_ddiv+0x34e>
 80010f4:	e111      	b.n	800131a <__aeabi_ddiv+0x572>
 80010f6:	4649      	mov	r1, r9
 80010f8:	f7ff f88c 	bl	8000214 <__aeabi_uidivmod>
 80010fc:	9a01      	ldr	r2, [sp, #4]
 80010fe:	040b      	lsls	r3, r1, #16
 8001100:	4342      	muls	r2, r0
 8001102:	0c31      	lsrs	r1, r6, #16
 8001104:	0005      	movs	r5, r0
 8001106:	4319      	orrs	r1, r3
 8001108:	428a      	cmp	r2, r1
 800110a:	d907      	bls.n	800111c <__aeabi_ddiv+0x374>
 800110c:	1909      	adds	r1, r1, r4
 800110e:	3d01      	subs	r5, #1
 8001110:	428c      	cmp	r4, r1
 8001112:	d803      	bhi.n	800111c <__aeabi_ddiv+0x374>
 8001114:	428a      	cmp	r2, r1
 8001116:	d901      	bls.n	800111c <__aeabi_ddiv+0x374>
 8001118:	1e85      	subs	r5, r0, #2
 800111a:	1909      	adds	r1, r1, r4
 800111c:	1a88      	subs	r0, r1, r2
 800111e:	4649      	mov	r1, r9
 8001120:	f7ff f878 	bl	8000214 <__aeabi_uidivmod>
 8001124:	0409      	lsls	r1, r1, #16
 8001126:	468c      	mov	ip, r1
 8001128:	0431      	lsls	r1, r6, #16
 800112a:	4666      	mov	r6, ip
 800112c:	9a01      	ldr	r2, [sp, #4]
 800112e:	0c09      	lsrs	r1, r1, #16
 8001130:	4342      	muls	r2, r0
 8001132:	0003      	movs	r3, r0
 8001134:	4331      	orrs	r1, r6
 8001136:	428a      	cmp	r2, r1
 8001138:	d907      	bls.n	800114a <__aeabi_ddiv+0x3a2>
 800113a:	1909      	adds	r1, r1, r4
 800113c:	3b01      	subs	r3, #1
 800113e:	428c      	cmp	r4, r1
 8001140:	d803      	bhi.n	800114a <__aeabi_ddiv+0x3a2>
 8001142:	428a      	cmp	r2, r1
 8001144:	d901      	bls.n	800114a <__aeabi_ddiv+0x3a2>
 8001146:	1e83      	subs	r3, r0, #2
 8001148:	1909      	adds	r1, r1, r4
 800114a:	9e03      	ldr	r6, [sp, #12]
 800114c:	1a89      	subs	r1, r1, r2
 800114e:	0032      	movs	r2, r6
 8001150:	042d      	lsls	r5, r5, #16
 8001152:	431d      	orrs	r5, r3
 8001154:	9f02      	ldr	r7, [sp, #8]
 8001156:	042b      	lsls	r3, r5, #16
 8001158:	0c1b      	lsrs	r3, r3, #16
 800115a:	435a      	muls	r2, r3
 800115c:	437b      	muls	r3, r7
 800115e:	469c      	mov	ip, r3
 8001160:	0c28      	lsrs	r0, r5, #16
 8001162:	4346      	muls	r6, r0
 8001164:	0c13      	lsrs	r3, r2, #16
 8001166:	44b4      	add	ip, r6
 8001168:	4463      	add	r3, ip
 800116a:	4378      	muls	r0, r7
 800116c:	429e      	cmp	r6, r3
 800116e:	d903      	bls.n	8001178 <__aeabi_ddiv+0x3d0>
 8001170:	2680      	movs	r6, #128	; 0x80
 8001172:	0276      	lsls	r6, r6, #9
 8001174:	46b4      	mov	ip, r6
 8001176:	4460      	add	r0, ip
 8001178:	0c1e      	lsrs	r6, r3, #16
 800117a:	0412      	lsls	r2, r2, #16
 800117c:	041b      	lsls	r3, r3, #16
 800117e:	0c12      	lsrs	r2, r2, #16
 8001180:	1830      	adds	r0, r6, r0
 8001182:	189b      	adds	r3, r3, r2
 8001184:	4281      	cmp	r1, r0
 8001186:	d306      	bcc.n	8001196 <__aeabi_ddiv+0x3ee>
 8001188:	d002      	beq.n	8001190 <__aeabi_ddiv+0x3e8>
 800118a:	2301      	movs	r3, #1
 800118c:	431d      	orrs	r5, r3
 800118e:	e6ce      	b.n	8000f2e <__aeabi_ddiv+0x186>
 8001190:	2b00      	cmp	r3, #0
 8001192:	d100      	bne.n	8001196 <__aeabi_ddiv+0x3ee>
 8001194:	e6cb      	b.n	8000f2e <__aeabi_ddiv+0x186>
 8001196:	1861      	adds	r1, r4, r1
 8001198:	1e6e      	subs	r6, r5, #1
 800119a:	42a1      	cmp	r1, r4
 800119c:	d200      	bcs.n	80011a0 <__aeabi_ddiv+0x3f8>
 800119e:	e0a4      	b.n	80012ea <__aeabi_ddiv+0x542>
 80011a0:	4281      	cmp	r1, r0
 80011a2:	d200      	bcs.n	80011a6 <__aeabi_ddiv+0x3fe>
 80011a4:	e0c9      	b.n	800133a <__aeabi_ddiv+0x592>
 80011a6:	d100      	bne.n	80011aa <__aeabi_ddiv+0x402>
 80011a8:	e0d9      	b.n	800135e <__aeabi_ddiv+0x5b6>
 80011aa:	0035      	movs	r5, r6
 80011ac:	e7ed      	b.n	800118a <__aeabi_ddiv+0x3e2>
 80011ae:	2501      	movs	r5, #1
 80011b0:	426d      	negs	r5, r5
 80011b2:	2101      	movs	r1, #1
 80011b4:	1a89      	subs	r1, r1, r2
 80011b6:	2938      	cmp	r1, #56	; 0x38
 80011b8:	dd00      	ble.n	80011bc <__aeabi_ddiv+0x414>
 80011ba:	e64c      	b.n	8000e56 <__aeabi_ddiv+0xae>
 80011bc:	291f      	cmp	r1, #31
 80011be:	dc00      	bgt.n	80011c2 <__aeabi_ddiv+0x41a>
 80011c0:	e07f      	b.n	80012c2 <__aeabi_ddiv+0x51a>
 80011c2:	231f      	movs	r3, #31
 80011c4:	425b      	negs	r3, r3
 80011c6:	1a9a      	subs	r2, r3, r2
 80011c8:	4643      	mov	r3, r8
 80011ca:	40d3      	lsrs	r3, r2
 80011cc:	2920      	cmp	r1, #32
 80011ce:	d004      	beq.n	80011da <__aeabi_ddiv+0x432>
 80011d0:	4644      	mov	r4, r8
 80011d2:	4a65      	ldr	r2, [pc, #404]	; (8001368 <__aeabi_ddiv+0x5c0>)
 80011d4:	445a      	add	r2, fp
 80011d6:	4094      	lsls	r4, r2
 80011d8:	4325      	orrs	r5, r4
 80011da:	1e6a      	subs	r2, r5, #1
 80011dc:	4195      	sbcs	r5, r2
 80011de:	2207      	movs	r2, #7
 80011e0:	432b      	orrs	r3, r5
 80011e2:	0015      	movs	r5, r2
 80011e4:	2400      	movs	r4, #0
 80011e6:	401d      	ands	r5, r3
 80011e8:	421a      	tst	r2, r3
 80011ea:	d100      	bne.n	80011ee <__aeabi_ddiv+0x446>
 80011ec:	e0a1      	b.n	8001332 <__aeabi_ddiv+0x58a>
 80011ee:	220f      	movs	r2, #15
 80011f0:	2400      	movs	r4, #0
 80011f2:	401a      	ands	r2, r3
 80011f4:	2a04      	cmp	r2, #4
 80011f6:	d100      	bne.n	80011fa <__aeabi_ddiv+0x452>
 80011f8:	e098      	b.n	800132c <__aeabi_ddiv+0x584>
 80011fa:	1d1a      	adds	r2, r3, #4
 80011fc:	429a      	cmp	r2, r3
 80011fe:	419b      	sbcs	r3, r3
 8001200:	425b      	negs	r3, r3
 8001202:	18e4      	adds	r4, r4, r3
 8001204:	0013      	movs	r3, r2
 8001206:	0222      	lsls	r2, r4, #8
 8001208:	d400      	bmi.n	800120c <__aeabi_ddiv+0x464>
 800120a:	e08f      	b.n	800132c <__aeabi_ddiv+0x584>
 800120c:	2301      	movs	r3, #1
 800120e:	2400      	movs	r4, #0
 8001210:	2500      	movs	r5, #0
 8001212:	e623      	b.n	8000e5c <__aeabi_ddiv+0xb4>
 8001214:	42b5      	cmp	r5, r6
 8001216:	d300      	bcc.n	800121a <__aeabi_ddiv+0x472>
 8001218:	e764      	b.n	80010e4 <__aeabi_ddiv+0x33c>
 800121a:	4643      	mov	r3, r8
 800121c:	1e5a      	subs	r2, r3, #1
 800121e:	9b00      	ldr	r3, [sp, #0]
 8001220:	469c      	mov	ip, r3
 8001222:	4465      	add	r5, ip
 8001224:	001f      	movs	r7, r3
 8001226:	429d      	cmp	r5, r3
 8001228:	419b      	sbcs	r3, r3
 800122a:	425b      	negs	r3, r3
 800122c:	191b      	adds	r3, r3, r4
 800122e:	18c9      	adds	r1, r1, r3
 8001230:	428c      	cmp	r4, r1
 8001232:	d23a      	bcs.n	80012aa <__aeabi_ddiv+0x502>
 8001234:	4288      	cmp	r0, r1
 8001236:	d863      	bhi.n	8001300 <__aeabi_ddiv+0x558>
 8001238:	d060      	beq.n	80012fc <__aeabi_ddiv+0x554>
 800123a:	4690      	mov	r8, r2
 800123c:	e752      	b.n	80010e4 <__aeabi_ddiv+0x33c>
 800123e:	42aa      	cmp	r2, r5
 8001240:	d900      	bls.n	8001244 <__aeabi_ddiv+0x49c>
 8001242:	e6ea      	b.n	800101a <__aeabi_ddiv+0x272>
 8001244:	4643      	mov	r3, r8
 8001246:	07de      	lsls	r6, r3, #31
 8001248:	0858      	lsrs	r0, r3, #1
 800124a:	086b      	lsrs	r3, r5, #1
 800124c:	431e      	orrs	r6, r3
 800124e:	07ed      	lsls	r5, r5, #31
 8001250:	e6ea      	b.n	8001028 <__aeabi_ddiv+0x280>
 8001252:	4648      	mov	r0, r9
 8001254:	f001 f838 	bl	80022c8 <__clzsi2>
 8001258:	0001      	movs	r1, r0
 800125a:	0002      	movs	r2, r0
 800125c:	3115      	adds	r1, #21
 800125e:	3220      	adds	r2, #32
 8001260:	291c      	cmp	r1, #28
 8001262:	dc00      	bgt.n	8001266 <__aeabi_ddiv+0x4be>
 8001264:	e61a      	b.n	8000e9c <__aeabi_ddiv+0xf4>
 8001266:	464b      	mov	r3, r9
 8001268:	3808      	subs	r0, #8
 800126a:	4083      	lsls	r3, r0
 800126c:	2500      	movs	r5, #0
 800126e:	4698      	mov	r8, r3
 8001270:	e620      	b.n	8000eb4 <__aeabi_ddiv+0x10c>
 8001272:	f001 f829 	bl	80022c8 <__clzsi2>
 8001276:	0003      	movs	r3, r0
 8001278:	001a      	movs	r2, r3
 800127a:	3215      	adds	r2, #21
 800127c:	3020      	adds	r0, #32
 800127e:	2a1c      	cmp	r2, #28
 8001280:	dc00      	bgt.n	8001284 <__aeabi_ddiv+0x4dc>
 8001282:	e630      	b.n	8000ee6 <__aeabi_ddiv+0x13e>
 8001284:	4654      	mov	r4, sl
 8001286:	3b08      	subs	r3, #8
 8001288:	2200      	movs	r2, #0
 800128a:	409c      	lsls	r4, r3
 800128c:	e635      	b.n	8000efa <__aeabi_ddiv+0x152>
 800128e:	230f      	movs	r3, #15
 8001290:	402b      	ands	r3, r5
 8001292:	2b04      	cmp	r3, #4
 8001294:	d100      	bne.n	8001298 <__aeabi_ddiv+0x4f0>
 8001296:	e652      	b.n	8000f3e <__aeabi_ddiv+0x196>
 8001298:	2305      	movs	r3, #5
 800129a:	425b      	negs	r3, r3
 800129c:	42ab      	cmp	r3, r5
 800129e:	419b      	sbcs	r3, r3
 80012a0:	3504      	adds	r5, #4
 80012a2:	425b      	negs	r3, r3
 80012a4:	08ed      	lsrs	r5, r5, #3
 80012a6:	4498      	add	r8, r3
 80012a8:	e64a      	b.n	8000f40 <__aeabi_ddiv+0x198>
 80012aa:	428c      	cmp	r4, r1
 80012ac:	d1c5      	bne.n	800123a <__aeabi_ddiv+0x492>
 80012ae:	42af      	cmp	r7, r5
 80012b0:	d9c0      	bls.n	8001234 <__aeabi_ddiv+0x48c>
 80012b2:	4690      	mov	r8, r2
 80012b4:	e716      	b.n	80010e4 <__aeabi_ddiv+0x33c>
 80012b6:	428a      	cmp	r2, r1
 80012b8:	d800      	bhi.n	80012bc <__aeabi_ddiv+0x514>
 80012ba:	e6ea      	b.n	8001092 <__aeabi_ddiv+0x2ea>
 80012bc:	1e83      	subs	r3, r0, #2
 80012be:	1909      	adds	r1, r1, r4
 80012c0:	e6e7      	b.n	8001092 <__aeabi_ddiv+0x2ea>
 80012c2:	4a2a      	ldr	r2, [pc, #168]	; (800136c <__aeabi_ddiv+0x5c4>)
 80012c4:	0028      	movs	r0, r5
 80012c6:	445a      	add	r2, fp
 80012c8:	4643      	mov	r3, r8
 80012ca:	4095      	lsls	r5, r2
 80012cc:	4093      	lsls	r3, r2
 80012ce:	40c8      	lsrs	r0, r1
 80012d0:	1e6a      	subs	r2, r5, #1
 80012d2:	4195      	sbcs	r5, r2
 80012d4:	4644      	mov	r4, r8
 80012d6:	4303      	orrs	r3, r0
 80012d8:	432b      	orrs	r3, r5
 80012da:	40cc      	lsrs	r4, r1
 80012dc:	075a      	lsls	r2, r3, #29
 80012de:	d092      	beq.n	8001206 <__aeabi_ddiv+0x45e>
 80012e0:	220f      	movs	r2, #15
 80012e2:	401a      	ands	r2, r3
 80012e4:	2a04      	cmp	r2, #4
 80012e6:	d188      	bne.n	80011fa <__aeabi_ddiv+0x452>
 80012e8:	e78d      	b.n	8001206 <__aeabi_ddiv+0x45e>
 80012ea:	0035      	movs	r5, r6
 80012ec:	4281      	cmp	r1, r0
 80012ee:	d000      	beq.n	80012f2 <__aeabi_ddiv+0x54a>
 80012f0:	e74b      	b.n	800118a <__aeabi_ddiv+0x3e2>
 80012f2:	9a00      	ldr	r2, [sp, #0]
 80012f4:	4293      	cmp	r3, r2
 80012f6:	d000      	beq.n	80012fa <__aeabi_ddiv+0x552>
 80012f8:	e747      	b.n	800118a <__aeabi_ddiv+0x3e2>
 80012fa:	e618      	b.n	8000f2e <__aeabi_ddiv+0x186>
 80012fc:	42ae      	cmp	r6, r5
 80012fe:	d99c      	bls.n	800123a <__aeabi_ddiv+0x492>
 8001300:	2302      	movs	r3, #2
 8001302:	425b      	negs	r3, r3
 8001304:	469c      	mov	ip, r3
 8001306:	9b00      	ldr	r3, [sp, #0]
 8001308:	44e0      	add	r8, ip
 800130a:	469c      	mov	ip, r3
 800130c:	4465      	add	r5, ip
 800130e:	429d      	cmp	r5, r3
 8001310:	419b      	sbcs	r3, r3
 8001312:	425b      	negs	r3, r3
 8001314:	191b      	adds	r3, r3, r4
 8001316:	18c9      	adds	r1, r1, r3
 8001318:	e6e4      	b.n	80010e4 <__aeabi_ddiv+0x33c>
 800131a:	4a15      	ldr	r2, [pc, #84]	; (8001370 <__aeabi_ddiv+0x5c8>)
 800131c:	445a      	add	r2, fp
 800131e:	2a00      	cmp	r2, #0
 8001320:	dc00      	bgt.n	8001324 <__aeabi_ddiv+0x57c>
 8001322:	e744      	b.n	80011ae <__aeabi_ddiv+0x406>
 8001324:	2301      	movs	r3, #1
 8001326:	2500      	movs	r5, #0
 8001328:	4498      	add	r8, r3
 800132a:	e609      	b.n	8000f40 <__aeabi_ddiv+0x198>
 800132c:	0765      	lsls	r5, r4, #29
 800132e:	0264      	lsls	r4, r4, #9
 8001330:	0b24      	lsrs	r4, r4, #12
 8001332:	08db      	lsrs	r3, r3, #3
 8001334:	431d      	orrs	r5, r3
 8001336:	2300      	movs	r3, #0
 8001338:	e590      	b.n	8000e5c <__aeabi_ddiv+0xb4>
 800133a:	9e00      	ldr	r6, [sp, #0]
 800133c:	3d02      	subs	r5, #2
 800133e:	0072      	lsls	r2, r6, #1
 8001340:	42b2      	cmp	r2, r6
 8001342:	41bf      	sbcs	r7, r7
 8001344:	427f      	negs	r7, r7
 8001346:	193c      	adds	r4, r7, r4
 8001348:	1909      	adds	r1, r1, r4
 800134a:	9200      	str	r2, [sp, #0]
 800134c:	e7ce      	b.n	80012ec <__aeabi_ddiv+0x544>
 800134e:	2480      	movs	r4, #128	; 0x80
 8001350:	4643      	mov	r3, r8
 8001352:	0324      	lsls	r4, r4, #12
 8001354:	431c      	orrs	r4, r3
 8001356:	0324      	lsls	r4, r4, #12
 8001358:	4b06      	ldr	r3, [pc, #24]	; (8001374 <__aeabi_ddiv+0x5cc>)
 800135a:	0b24      	lsrs	r4, r4, #12
 800135c:	e57e      	b.n	8000e5c <__aeabi_ddiv+0xb4>
 800135e:	9a00      	ldr	r2, [sp, #0]
 8001360:	429a      	cmp	r2, r3
 8001362:	d3ea      	bcc.n	800133a <__aeabi_ddiv+0x592>
 8001364:	0035      	movs	r5, r6
 8001366:	e7c4      	b.n	80012f2 <__aeabi_ddiv+0x54a>
 8001368:	0000043e 	.word	0x0000043e
 800136c:	0000041e 	.word	0x0000041e
 8001370:	000003ff 	.word	0x000003ff
 8001374:	000007ff 	.word	0x000007ff

08001378 <__eqdf2>:
 8001378:	b5f0      	push	{r4, r5, r6, r7, lr}
 800137a:	464f      	mov	r7, r9
 800137c:	4646      	mov	r6, r8
 800137e:	46d6      	mov	lr, sl
 8001380:	4694      	mov	ip, r2
 8001382:	4691      	mov	r9, r2
 8001384:	031a      	lsls	r2, r3, #12
 8001386:	0b12      	lsrs	r2, r2, #12
 8001388:	4d18      	ldr	r5, [pc, #96]	; (80013ec <__eqdf2+0x74>)
 800138a:	b5c0      	push	{r6, r7, lr}
 800138c:	004c      	lsls	r4, r1, #1
 800138e:	030f      	lsls	r7, r1, #12
 8001390:	4692      	mov	sl, r2
 8001392:	005a      	lsls	r2, r3, #1
 8001394:	0006      	movs	r6, r0
 8001396:	4680      	mov	r8, r0
 8001398:	0b3f      	lsrs	r7, r7, #12
 800139a:	2001      	movs	r0, #1
 800139c:	0d64      	lsrs	r4, r4, #21
 800139e:	0fc9      	lsrs	r1, r1, #31
 80013a0:	0d52      	lsrs	r2, r2, #21
 80013a2:	0fdb      	lsrs	r3, r3, #31
 80013a4:	42ac      	cmp	r4, r5
 80013a6:	d00a      	beq.n	80013be <__eqdf2+0x46>
 80013a8:	42aa      	cmp	r2, r5
 80013aa:	d003      	beq.n	80013b4 <__eqdf2+0x3c>
 80013ac:	4294      	cmp	r4, r2
 80013ae:	d101      	bne.n	80013b4 <__eqdf2+0x3c>
 80013b0:	4557      	cmp	r7, sl
 80013b2:	d00d      	beq.n	80013d0 <__eqdf2+0x58>
 80013b4:	bce0      	pop	{r5, r6, r7}
 80013b6:	46ba      	mov	sl, r7
 80013b8:	46b1      	mov	r9, r6
 80013ba:	46a8      	mov	r8, r5
 80013bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013be:	003d      	movs	r5, r7
 80013c0:	4335      	orrs	r5, r6
 80013c2:	d1f7      	bne.n	80013b4 <__eqdf2+0x3c>
 80013c4:	42a2      	cmp	r2, r4
 80013c6:	d1f5      	bne.n	80013b4 <__eqdf2+0x3c>
 80013c8:	4652      	mov	r2, sl
 80013ca:	4665      	mov	r5, ip
 80013cc:	432a      	orrs	r2, r5
 80013ce:	d1f1      	bne.n	80013b4 <__eqdf2+0x3c>
 80013d0:	2001      	movs	r0, #1
 80013d2:	45c8      	cmp	r8, r9
 80013d4:	d1ee      	bne.n	80013b4 <__eqdf2+0x3c>
 80013d6:	4299      	cmp	r1, r3
 80013d8:	d006      	beq.n	80013e8 <__eqdf2+0x70>
 80013da:	2c00      	cmp	r4, #0
 80013dc:	d1ea      	bne.n	80013b4 <__eqdf2+0x3c>
 80013de:	433e      	orrs	r6, r7
 80013e0:	0030      	movs	r0, r6
 80013e2:	1e46      	subs	r6, r0, #1
 80013e4:	41b0      	sbcs	r0, r6
 80013e6:	e7e5      	b.n	80013b4 <__eqdf2+0x3c>
 80013e8:	2000      	movs	r0, #0
 80013ea:	e7e3      	b.n	80013b4 <__eqdf2+0x3c>
 80013ec:	000007ff 	.word	0x000007ff

080013f0 <__gedf2>:
 80013f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013f2:	464e      	mov	r6, r9
 80013f4:	4645      	mov	r5, r8
 80013f6:	4657      	mov	r7, sl
 80013f8:	46de      	mov	lr, fp
 80013fa:	0004      	movs	r4, r0
 80013fc:	0018      	movs	r0, r3
 80013fe:	b5e0      	push	{r5, r6, r7, lr}
 8001400:	0016      	movs	r6, r2
 8001402:	031b      	lsls	r3, r3, #12
 8001404:	0b1b      	lsrs	r3, r3, #12
 8001406:	4d32      	ldr	r5, [pc, #200]	; (80014d0 <__gedf2+0xe0>)
 8001408:	030f      	lsls	r7, r1, #12
 800140a:	004a      	lsls	r2, r1, #1
 800140c:	4699      	mov	r9, r3
 800140e:	0043      	lsls	r3, r0, #1
 8001410:	46a4      	mov	ip, r4
 8001412:	46b0      	mov	r8, r6
 8001414:	0b3f      	lsrs	r7, r7, #12
 8001416:	0d52      	lsrs	r2, r2, #21
 8001418:	0fc9      	lsrs	r1, r1, #31
 800141a:	0d5b      	lsrs	r3, r3, #21
 800141c:	0fc0      	lsrs	r0, r0, #31
 800141e:	42aa      	cmp	r2, r5
 8001420:	d029      	beq.n	8001476 <__gedf2+0x86>
 8001422:	42ab      	cmp	r3, r5
 8001424:	d018      	beq.n	8001458 <__gedf2+0x68>
 8001426:	2a00      	cmp	r2, #0
 8001428:	d12a      	bne.n	8001480 <__gedf2+0x90>
 800142a:	433c      	orrs	r4, r7
 800142c:	46a3      	mov	fp, r4
 800142e:	4265      	negs	r5, r4
 8001430:	4165      	adcs	r5, r4
 8001432:	2b00      	cmp	r3, #0
 8001434:	d102      	bne.n	800143c <__gedf2+0x4c>
 8001436:	464c      	mov	r4, r9
 8001438:	4326      	orrs	r6, r4
 800143a:	d027      	beq.n	800148c <__gedf2+0x9c>
 800143c:	2d00      	cmp	r5, #0
 800143e:	d115      	bne.n	800146c <__gedf2+0x7c>
 8001440:	4281      	cmp	r1, r0
 8001442:	d028      	beq.n	8001496 <__gedf2+0xa6>
 8001444:	2002      	movs	r0, #2
 8001446:	3901      	subs	r1, #1
 8001448:	4008      	ands	r0, r1
 800144a:	3801      	subs	r0, #1
 800144c:	bcf0      	pop	{r4, r5, r6, r7}
 800144e:	46bb      	mov	fp, r7
 8001450:	46b2      	mov	sl, r6
 8001452:	46a9      	mov	r9, r5
 8001454:	46a0      	mov	r8, r4
 8001456:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001458:	464d      	mov	r5, r9
 800145a:	432e      	orrs	r6, r5
 800145c:	d12f      	bne.n	80014be <__gedf2+0xce>
 800145e:	2a00      	cmp	r2, #0
 8001460:	d1ee      	bne.n	8001440 <__gedf2+0x50>
 8001462:	433c      	orrs	r4, r7
 8001464:	4265      	negs	r5, r4
 8001466:	4165      	adcs	r5, r4
 8001468:	2d00      	cmp	r5, #0
 800146a:	d0e9      	beq.n	8001440 <__gedf2+0x50>
 800146c:	2800      	cmp	r0, #0
 800146e:	d1ed      	bne.n	800144c <__gedf2+0x5c>
 8001470:	2001      	movs	r0, #1
 8001472:	4240      	negs	r0, r0
 8001474:	e7ea      	b.n	800144c <__gedf2+0x5c>
 8001476:	003d      	movs	r5, r7
 8001478:	4325      	orrs	r5, r4
 800147a:	d120      	bne.n	80014be <__gedf2+0xce>
 800147c:	4293      	cmp	r3, r2
 800147e:	d0eb      	beq.n	8001458 <__gedf2+0x68>
 8001480:	2b00      	cmp	r3, #0
 8001482:	d1dd      	bne.n	8001440 <__gedf2+0x50>
 8001484:	464c      	mov	r4, r9
 8001486:	4326      	orrs	r6, r4
 8001488:	d1da      	bne.n	8001440 <__gedf2+0x50>
 800148a:	e7db      	b.n	8001444 <__gedf2+0x54>
 800148c:	465b      	mov	r3, fp
 800148e:	2000      	movs	r0, #0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d0db      	beq.n	800144c <__gedf2+0x5c>
 8001494:	e7d6      	b.n	8001444 <__gedf2+0x54>
 8001496:	429a      	cmp	r2, r3
 8001498:	dc0a      	bgt.n	80014b0 <__gedf2+0xc0>
 800149a:	dbe7      	blt.n	800146c <__gedf2+0x7c>
 800149c:	454f      	cmp	r7, r9
 800149e:	d8d1      	bhi.n	8001444 <__gedf2+0x54>
 80014a0:	d010      	beq.n	80014c4 <__gedf2+0xd4>
 80014a2:	2000      	movs	r0, #0
 80014a4:	454f      	cmp	r7, r9
 80014a6:	d2d1      	bcs.n	800144c <__gedf2+0x5c>
 80014a8:	2900      	cmp	r1, #0
 80014aa:	d0e1      	beq.n	8001470 <__gedf2+0x80>
 80014ac:	0008      	movs	r0, r1
 80014ae:	e7cd      	b.n	800144c <__gedf2+0x5c>
 80014b0:	4243      	negs	r3, r0
 80014b2:	4158      	adcs	r0, r3
 80014b4:	2302      	movs	r3, #2
 80014b6:	4240      	negs	r0, r0
 80014b8:	4018      	ands	r0, r3
 80014ba:	3801      	subs	r0, #1
 80014bc:	e7c6      	b.n	800144c <__gedf2+0x5c>
 80014be:	2002      	movs	r0, #2
 80014c0:	4240      	negs	r0, r0
 80014c2:	e7c3      	b.n	800144c <__gedf2+0x5c>
 80014c4:	45c4      	cmp	ip, r8
 80014c6:	d8bd      	bhi.n	8001444 <__gedf2+0x54>
 80014c8:	2000      	movs	r0, #0
 80014ca:	45c4      	cmp	ip, r8
 80014cc:	d2be      	bcs.n	800144c <__gedf2+0x5c>
 80014ce:	e7eb      	b.n	80014a8 <__gedf2+0xb8>
 80014d0:	000007ff 	.word	0x000007ff

080014d4 <__ledf2>:
 80014d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014d6:	464e      	mov	r6, r9
 80014d8:	4645      	mov	r5, r8
 80014da:	4657      	mov	r7, sl
 80014dc:	46de      	mov	lr, fp
 80014de:	0004      	movs	r4, r0
 80014e0:	0018      	movs	r0, r3
 80014e2:	b5e0      	push	{r5, r6, r7, lr}
 80014e4:	0016      	movs	r6, r2
 80014e6:	031b      	lsls	r3, r3, #12
 80014e8:	0b1b      	lsrs	r3, r3, #12
 80014ea:	4d31      	ldr	r5, [pc, #196]	; (80015b0 <__ledf2+0xdc>)
 80014ec:	030f      	lsls	r7, r1, #12
 80014ee:	004a      	lsls	r2, r1, #1
 80014f0:	4699      	mov	r9, r3
 80014f2:	0043      	lsls	r3, r0, #1
 80014f4:	46a4      	mov	ip, r4
 80014f6:	46b0      	mov	r8, r6
 80014f8:	0b3f      	lsrs	r7, r7, #12
 80014fa:	0d52      	lsrs	r2, r2, #21
 80014fc:	0fc9      	lsrs	r1, r1, #31
 80014fe:	0d5b      	lsrs	r3, r3, #21
 8001500:	0fc0      	lsrs	r0, r0, #31
 8001502:	42aa      	cmp	r2, r5
 8001504:	d011      	beq.n	800152a <__ledf2+0x56>
 8001506:	42ab      	cmp	r3, r5
 8001508:	d014      	beq.n	8001534 <__ledf2+0x60>
 800150a:	2a00      	cmp	r2, #0
 800150c:	d12f      	bne.n	800156e <__ledf2+0x9a>
 800150e:	433c      	orrs	r4, r7
 8001510:	46a3      	mov	fp, r4
 8001512:	4265      	negs	r5, r4
 8001514:	4165      	adcs	r5, r4
 8001516:	2b00      	cmp	r3, #0
 8001518:	d114      	bne.n	8001544 <__ledf2+0x70>
 800151a:	464c      	mov	r4, r9
 800151c:	4326      	orrs	r6, r4
 800151e:	d111      	bne.n	8001544 <__ledf2+0x70>
 8001520:	465b      	mov	r3, fp
 8001522:	2000      	movs	r0, #0
 8001524:	2b00      	cmp	r3, #0
 8001526:	d017      	beq.n	8001558 <__ledf2+0x84>
 8001528:	e010      	b.n	800154c <__ledf2+0x78>
 800152a:	003d      	movs	r5, r7
 800152c:	4325      	orrs	r5, r4
 800152e:	d112      	bne.n	8001556 <__ledf2+0x82>
 8001530:	4293      	cmp	r3, r2
 8001532:	d11c      	bne.n	800156e <__ledf2+0x9a>
 8001534:	464d      	mov	r5, r9
 8001536:	432e      	orrs	r6, r5
 8001538:	d10d      	bne.n	8001556 <__ledf2+0x82>
 800153a:	2a00      	cmp	r2, #0
 800153c:	d104      	bne.n	8001548 <__ledf2+0x74>
 800153e:	433c      	orrs	r4, r7
 8001540:	4265      	negs	r5, r4
 8001542:	4165      	adcs	r5, r4
 8001544:	2d00      	cmp	r5, #0
 8001546:	d10d      	bne.n	8001564 <__ledf2+0x90>
 8001548:	4281      	cmp	r1, r0
 800154a:	d016      	beq.n	800157a <__ledf2+0xa6>
 800154c:	2002      	movs	r0, #2
 800154e:	3901      	subs	r1, #1
 8001550:	4008      	ands	r0, r1
 8001552:	3801      	subs	r0, #1
 8001554:	e000      	b.n	8001558 <__ledf2+0x84>
 8001556:	2002      	movs	r0, #2
 8001558:	bcf0      	pop	{r4, r5, r6, r7}
 800155a:	46bb      	mov	fp, r7
 800155c:	46b2      	mov	sl, r6
 800155e:	46a9      	mov	r9, r5
 8001560:	46a0      	mov	r8, r4
 8001562:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001564:	2800      	cmp	r0, #0
 8001566:	d1f7      	bne.n	8001558 <__ledf2+0x84>
 8001568:	2001      	movs	r0, #1
 800156a:	4240      	negs	r0, r0
 800156c:	e7f4      	b.n	8001558 <__ledf2+0x84>
 800156e:	2b00      	cmp	r3, #0
 8001570:	d1ea      	bne.n	8001548 <__ledf2+0x74>
 8001572:	464c      	mov	r4, r9
 8001574:	4326      	orrs	r6, r4
 8001576:	d1e7      	bne.n	8001548 <__ledf2+0x74>
 8001578:	e7e8      	b.n	800154c <__ledf2+0x78>
 800157a:	429a      	cmp	r2, r3
 800157c:	dd06      	ble.n	800158c <__ledf2+0xb8>
 800157e:	4243      	negs	r3, r0
 8001580:	4158      	adcs	r0, r3
 8001582:	2302      	movs	r3, #2
 8001584:	4240      	negs	r0, r0
 8001586:	4018      	ands	r0, r3
 8001588:	3801      	subs	r0, #1
 800158a:	e7e5      	b.n	8001558 <__ledf2+0x84>
 800158c:	429a      	cmp	r2, r3
 800158e:	dbe9      	blt.n	8001564 <__ledf2+0x90>
 8001590:	454f      	cmp	r7, r9
 8001592:	d8db      	bhi.n	800154c <__ledf2+0x78>
 8001594:	d006      	beq.n	80015a4 <__ledf2+0xd0>
 8001596:	2000      	movs	r0, #0
 8001598:	454f      	cmp	r7, r9
 800159a:	d2dd      	bcs.n	8001558 <__ledf2+0x84>
 800159c:	2900      	cmp	r1, #0
 800159e:	d0e3      	beq.n	8001568 <__ledf2+0x94>
 80015a0:	0008      	movs	r0, r1
 80015a2:	e7d9      	b.n	8001558 <__ledf2+0x84>
 80015a4:	45c4      	cmp	ip, r8
 80015a6:	d8d1      	bhi.n	800154c <__ledf2+0x78>
 80015a8:	2000      	movs	r0, #0
 80015aa:	45c4      	cmp	ip, r8
 80015ac:	d2d4      	bcs.n	8001558 <__ledf2+0x84>
 80015ae:	e7f5      	b.n	800159c <__ledf2+0xc8>
 80015b0:	000007ff 	.word	0x000007ff

080015b4 <__aeabi_dmul>:
 80015b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015b6:	4657      	mov	r7, sl
 80015b8:	464e      	mov	r6, r9
 80015ba:	4645      	mov	r5, r8
 80015bc:	46de      	mov	lr, fp
 80015be:	b5e0      	push	{r5, r6, r7, lr}
 80015c0:	4698      	mov	r8, r3
 80015c2:	030c      	lsls	r4, r1, #12
 80015c4:	004b      	lsls	r3, r1, #1
 80015c6:	0006      	movs	r6, r0
 80015c8:	4692      	mov	sl, r2
 80015ca:	b087      	sub	sp, #28
 80015cc:	0b24      	lsrs	r4, r4, #12
 80015ce:	0d5b      	lsrs	r3, r3, #21
 80015d0:	0fcf      	lsrs	r7, r1, #31
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d06c      	beq.n	80016b0 <__aeabi_dmul+0xfc>
 80015d6:	4add      	ldr	r2, [pc, #884]	; (800194c <__aeabi_dmul+0x398>)
 80015d8:	4293      	cmp	r3, r2
 80015da:	d100      	bne.n	80015de <__aeabi_dmul+0x2a>
 80015dc:	e086      	b.n	80016ec <__aeabi_dmul+0x138>
 80015de:	0f42      	lsrs	r2, r0, #29
 80015e0:	00e4      	lsls	r4, r4, #3
 80015e2:	4314      	orrs	r4, r2
 80015e4:	2280      	movs	r2, #128	; 0x80
 80015e6:	0412      	lsls	r2, r2, #16
 80015e8:	4314      	orrs	r4, r2
 80015ea:	4ad9      	ldr	r2, [pc, #868]	; (8001950 <__aeabi_dmul+0x39c>)
 80015ec:	00c5      	lsls	r5, r0, #3
 80015ee:	4694      	mov	ip, r2
 80015f0:	4463      	add	r3, ip
 80015f2:	9300      	str	r3, [sp, #0]
 80015f4:	2300      	movs	r3, #0
 80015f6:	4699      	mov	r9, r3
 80015f8:	469b      	mov	fp, r3
 80015fa:	4643      	mov	r3, r8
 80015fc:	4642      	mov	r2, r8
 80015fe:	031e      	lsls	r6, r3, #12
 8001600:	0fd2      	lsrs	r2, r2, #31
 8001602:	005b      	lsls	r3, r3, #1
 8001604:	4650      	mov	r0, sl
 8001606:	4690      	mov	r8, r2
 8001608:	0b36      	lsrs	r6, r6, #12
 800160a:	0d5b      	lsrs	r3, r3, #21
 800160c:	d100      	bne.n	8001610 <__aeabi_dmul+0x5c>
 800160e:	e078      	b.n	8001702 <__aeabi_dmul+0x14e>
 8001610:	4ace      	ldr	r2, [pc, #824]	; (800194c <__aeabi_dmul+0x398>)
 8001612:	4293      	cmp	r3, r2
 8001614:	d01d      	beq.n	8001652 <__aeabi_dmul+0x9e>
 8001616:	49ce      	ldr	r1, [pc, #824]	; (8001950 <__aeabi_dmul+0x39c>)
 8001618:	0f42      	lsrs	r2, r0, #29
 800161a:	468c      	mov	ip, r1
 800161c:	9900      	ldr	r1, [sp, #0]
 800161e:	4463      	add	r3, ip
 8001620:	00f6      	lsls	r6, r6, #3
 8001622:	468c      	mov	ip, r1
 8001624:	4316      	orrs	r6, r2
 8001626:	2280      	movs	r2, #128	; 0x80
 8001628:	449c      	add	ip, r3
 800162a:	0412      	lsls	r2, r2, #16
 800162c:	4663      	mov	r3, ip
 800162e:	4316      	orrs	r6, r2
 8001630:	00c2      	lsls	r2, r0, #3
 8001632:	2000      	movs	r0, #0
 8001634:	9300      	str	r3, [sp, #0]
 8001636:	9900      	ldr	r1, [sp, #0]
 8001638:	4643      	mov	r3, r8
 800163a:	3101      	adds	r1, #1
 800163c:	468c      	mov	ip, r1
 800163e:	4649      	mov	r1, r9
 8001640:	407b      	eors	r3, r7
 8001642:	9301      	str	r3, [sp, #4]
 8001644:	290f      	cmp	r1, #15
 8001646:	d900      	bls.n	800164a <__aeabi_dmul+0x96>
 8001648:	e07e      	b.n	8001748 <__aeabi_dmul+0x194>
 800164a:	4bc2      	ldr	r3, [pc, #776]	; (8001954 <__aeabi_dmul+0x3a0>)
 800164c:	0089      	lsls	r1, r1, #2
 800164e:	5859      	ldr	r1, [r3, r1]
 8001650:	468f      	mov	pc, r1
 8001652:	4652      	mov	r2, sl
 8001654:	9b00      	ldr	r3, [sp, #0]
 8001656:	4332      	orrs	r2, r6
 8001658:	d000      	beq.n	800165c <__aeabi_dmul+0xa8>
 800165a:	e156      	b.n	800190a <__aeabi_dmul+0x356>
 800165c:	49bb      	ldr	r1, [pc, #748]	; (800194c <__aeabi_dmul+0x398>)
 800165e:	2600      	movs	r6, #0
 8001660:	468c      	mov	ip, r1
 8001662:	4463      	add	r3, ip
 8001664:	4649      	mov	r1, r9
 8001666:	9300      	str	r3, [sp, #0]
 8001668:	2302      	movs	r3, #2
 800166a:	4319      	orrs	r1, r3
 800166c:	4689      	mov	r9, r1
 800166e:	2002      	movs	r0, #2
 8001670:	e7e1      	b.n	8001636 <__aeabi_dmul+0x82>
 8001672:	4643      	mov	r3, r8
 8001674:	9301      	str	r3, [sp, #4]
 8001676:	0034      	movs	r4, r6
 8001678:	0015      	movs	r5, r2
 800167a:	4683      	mov	fp, r0
 800167c:	465b      	mov	r3, fp
 800167e:	2b02      	cmp	r3, #2
 8001680:	d05e      	beq.n	8001740 <__aeabi_dmul+0x18c>
 8001682:	2b03      	cmp	r3, #3
 8001684:	d100      	bne.n	8001688 <__aeabi_dmul+0xd4>
 8001686:	e1f3      	b.n	8001a70 <__aeabi_dmul+0x4bc>
 8001688:	2b01      	cmp	r3, #1
 800168a:	d000      	beq.n	800168e <__aeabi_dmul+0xda>
 800168c:	e118      	b.n	80018c0 <__aeabi_dmul+0x30c>
 800168e:	2200      	movs	r2, #0
 8001690:	2400      	movs	r4, #0
 8001692:	2500      	movs	r5, #0
 8001694:	9b01      	ldr	r3, [sp, #4]
 8001696:	0512      	lsls	r2, r2, #20
 8001698:	4322      	orrs	r2, r4
 800169a:	07db      	lsls	r3, r3, #31
 800169c:	431a      	orrs	r2, r3
 800169e:	0028      	movs	r0, r5
 80016a0:	0011      	movs	r1, r2
 80016a2:	b007      	add	sp, #28
 80016a4:	bcf0      	pop	{r4, r5, r6, r7}
 80016a6:	46bb      	mov	fp, r7
 80016a8:	46b2      	mov	sl, r6
 80016aa:	46a9      	mov	r9, r5
 80016ac:	46a0      	mov	r8, r4
 80016ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016b0:	0025      	movs	r5, r4
 80016b2:	4305      	orrs	r5, r0
 80016b4:	d100      	bne.n	80016b8 <__aeabi_dmul+0x104>
 80016b6:	e141      	b.n	800193c <__aeabi_dmul+0x388>
 80016b8:	2c00      	cmp	r4, #0
 80016ba:	d100      	bne.n	80016be <__aeabi_dmul+0x10a>
 80016bc:	e1ad      	b.n	8001a1a <__aeabi_dmul+0x466>
 80016be:	0020      	movs	r0, r4
 80016c0:	f000 fe02 	bl	80022c8 <__clzsi2>
 80016c4:	0001      	movs	r1, r0
 80016c6:	0002      	movs	r2, r0
 80016c8:	390b      	subs	r1, #11
 80016ca:	231d      	movs	r3, #29
 80016cc:	0010      	movs	r0, r2
 80016ce:	1a5b      	subs	r3, r3, r1
 80016d0:	0031      	movs	r1, r6
 80016d2:	0035      	movs	r5, r6
 80016d4:	3808      	subs	r0, #8
 80016d6:	4084      	lsls	r4, r0
 80016d8:	40d9      	lsrs	r1, r3
 80016da:	4085      	lsls	r5, r0
 80016dc:	430c      	orrs	r4, r1
 80016de:	489e      	ldr	r0, [pc, #632]	; (8001958 <__aeabi_dmul+0x3a4>)
 80016e0:	1a83      	subs	r3, r0, r2
 80016e2:	9300      	str	r3, [sp, #0]
 80016e4:	2300      	movs	r3, #0
 80016e6:	4699      	mov	r9, r3
 80016e8:	469b      	mov	fp, r3
 80016ea:	e786      	b.n	80015fa <__aeabi_dmul+0x46>
 80016ec:	0005      	movs	r5, r0
 80016ee:	4325      	orrs	r5, r4
 80016f0:	d000      	beq.n	80016f4 <__aeabi_dmul+0x140>
 80016f2:	e11c      	b.n	800192e <__aeabi_dmul+0x37a>
 80016f4:	2208      	movs	r2, #8
 80016f6:	9300      	str	r3, [sp, #0]
 80016f8:	2302      	movs	r3, #2
 80016fa:	2400      	movs	r4, #0
 80016fc:	4691      	mov	r9, r2
 80016fe:	469b      	mov	fp, r3
 8001700:	e77b      	b.n	80015fa <__aeabi_dmul+0x46>
 8001702:	4652      	mov	r2, sl
 8001704:	4332      	orrs	r2, r6
 8001706:	d100      	bne.n	800170a <__aeabi_dmul+0x156>
 8001708:	e10a      	b.n	8001920 <__aeabi_dmul+0x36c>
 800170a:	2e00      	cmp	r6, #0
 800170c:	d100      	bne.n	8001710 <__aeabi_dmul+0x15c>
 800170e:	e176      	b.n	80019fe <__aeabi_dmul+0x44a>
 8001710:	0030      	movs	r0, r6
 8001712:	f000 fdd9 	bl	80022c8 <__clzsi2>
 8001716:	0002      	movs	r2, r0
 8001718:	3a0b      	subs	r2, #11
 800171a:	231d      	movs	r3, #29
 800171c:	0001      	movs	r1, r0
 800171e:	1a9b      	subs	r3, r3, r2
 8001720:	4652      	mov	r2, sl
 8001722:	3908      	subs	r1, #8
 8001724:	40da      	lsrs	r2, r3
 8001726:	408e      	lsls	r6, r1
 8001728:	4316      	orrs	r6, r2
 800172a:	4652      	mov	r2, sl
 800172c:	408a      	lsls	r2, r1
 800172e:	9b00      	ldr	r3, [sp, #0]
 8001730:	4989      	ldr	r1, [pc, #548]	; (8001958 <__aeabi_dmul+0x3a4>)
 8001732:	1a18      	subs	r0, r3, r0
 8001734:	0003      	movs	r3, r0
 8001736:	468c      	mov	ip, r1
 8001738:	4463      	add	r3, ip
 800173a:	2000      	movs	r0, #0
 800173c:	9300      	str	r3, [sp, #0]
 800173e:	e77a      	b.n	8001636 <__aeabi_dmul+0x82>
 8001740:	2400      	movs	r4, #0
 8001742:	2500      	movs	r5, #0
 8001744:	4a81      	ldr	r2, [pc, #516]	; (800194c <__aeabi_dmul+0x398>)
 8001746:	e7a5      	b.n	8001694 <__aeabi_dmul+0xe0>
 8001748:	0c2f      	lsrs	r7, r5, #16
 800174a:	042d      	lsls	r5, r5, #16
 800174c:	0c2d      	lsrs	r5, r5, #16
 800174e:	002b      	movs	r3, r5
 8001750:	0c11      	lsrs	r1, r2, #16
 8001752:	0412      	lsls	r2, r2, #16
 8001754:	0c12      	lsrs	r2, r2, #16
 8001756:	4353      	muls	r3, r2
 8001758:	4698      	mov	r8, r3
 800175a:	0013      	movs	r3, r2
 800175c:	0028      	movs	r0, r5
 800175e:	437b      	muls	r3, r7
 8001760:	4699      	mov	r9, r3
 8001762:	4348      	muls	r0, r1
 8001764:	4448      	add	r0, r9
 8001766:	4683      	mov	fp, r0
 8001768:	4640      	mov	r0, r8
 800176a:	000b      	movs	r3, r1
 800176c:	0c00      	lsrs	r0, r0, #16
 800176e:	4682      	mov	sl, r0
 8001770:	4658      	mov	r0, fp
 8001772:	437b      	muls	r3, r7
 8001774:	4450      	add	r0, sl
 8001776:	9302      	str	r3, [sp, #8]
 8001778:	4581      	cmp	r9, r0
 800177a:	d906      	bls.n	800178a <__aeabi_dmul+0x1d6>
 800177c:	469a      	mov	sl, r3
 800177e:	2380      	movs	r3, #128	; 0x80
 8001780:	025b      	lsls	r3, r3, #9
 8001782:	4699      	mov	r9, r3
 8001784:	44ca      	add	sl, r9
 8001786:	4653      	mov	r3, sl
 8001788:	9302      	str	r3, [sp, #8]
 800178a:	0c03      	lsrs	r3, r0, #16
 800178c:	469b      	mov	fp, r3
 800178e:	4643      	mov	r3, r8
 8001790:	041b      	lsls	r3, r3, #16
 8001792:	0400      	lsls	r0, r0, #16
 8001794:	0c1b      	lsrs	r3, r3, #16
 8001796:	4698      	mov	r8, r3
 8001798:	0003      	movs	r3, r0
 800179a:	4443      	add	r3, r8
 800179c:	9304      	str	r3, [sp, #16]
 800179e:	0c33      	lsrs	r3, r6, #16
 80017a0:	4699      	mov	r9, r3
 80017a2:	002b      	movs	r3, r5
 80017a4:	0436      	lsls	r6, r6, #16
 80017a6:	0c36      	lsrs	r6, r6, #16
 80017a8:	4373      	muls	r3, r6
 80017aa:	4698      	mov	r8, r3
 80017ac:	0033      	movs	r3, r6
 80017ae:	437b      	muls	r3, r7
 80017b0:	469a      	mov	sl, r3
 80017b2:	464b      	mov	r3, r9
 80017b4:	435d      	muls	r5, r3
 80017b6:	435f      	muls	r7, r3
 80017b8:	4643      	mov	r3, r8
 80017ba:	4455      	add	r5, sl
 80017bc:	0c18      	lsrs	r0, r3, #16
 80017be:	1940      	adds	r0, r0, r5
 80017c0:	4582      	cmp	sl, r0
 80017c2:	d903      	bls.n	80017cc <__aeabi_dmul+0x218>
 80017c4:	2380      	movs	r3, #128	; 0x80
 80017c6:	025b      	lsls	r3, r3, #9
 80017c8:	469a      	mov	sl, r3
 80017ca:	4457      	add	r7, sl
 80017cc:	0c05      	lsrs	r5, r0, #16
 80017ce:	19eb      	adds	r3, r5, r7
 80017d0:	9305      	str	r3, [sp, #20]
 80017d2:	4643      	mov	r3, r8
 80017d4:	041d      	lsls	r5, r3, #16
 80017d6:	0c2d      	lsrs	r5, r5, #16
 80017d8:	0400      	lsls	r0, r0, #16
 80017da:	1940      	adds	r0, r0, r5
 80017dc:	0c25      	lsrs	r5, r4, #16
 80017de:	0424      	lsls	r4, r4, #16
 80017e0:	0c24      	lsrs	r4, r4, #16
 80017e2:	0027      	movs	r7, r4
 80017e4:	4357      	muls	r7, r2
 80017e6:	436a      	muls	r2, r5
 80017e8:	4690      	mov	r8, r2
 80017ea:	002a      	movs	r2, r5
 80017ec:	0c3b      	lsrs	r3, r7, #16
 80017ee:	469a      	mov	sl, r3
 80017f0:	434a      	muls	r2, r1
 80017f2:	4361      	muls	r1, r4
 80017f4:	4441      	add	r1, r8
 80017f6:	4451      	add	r1, sl
 80017f8:	4483      	add	fp, r0
 80017fa:	4588      	cmp	r8, r1
 80017fc:	d903      	bls.n	8001806 <__aeabi_dmul+0x252>
 80017fe:	2380      	movs	r3, #128	; 0x80
 8001800:	025b      	lsls	r3, r3, #9
 8001802:	4698      	mov	r8, r3
 8001804:	4442      	add	r2, r8
 8001806:	043f      	lsls	r7, r7, #16
 8001808:	0c0b      	lsrs	r3, r1, #16
 800180a:	0c3f      	lsrs	r7, r7, #16
 800180c:	0409      	lsls	r1, r1, #16
 800180e:	19c9      	adds	r1, r1, r7
 8001810:	0027      	movs	r7, r4
 8001812:	4698      	mov	r8, r3
 8001814:	464b      	mov	r3, r9
 8001816:	4377      	muls	r7, r6
 8001818:	435c      	muls	r4, r3
 800181a:	436e      	muls	r6, r5
 800181c:	435d      	muls	r5, r3
 800181e:	0c3b      	lsrs	r3, r7, #16
 8001820:	4699      	mov	r9, r3
 8001822:	19a4      	adds	r4, r4, r6
 8001824:	444c      	add	r4, r9
 8001826:	4442      	add	r2, r8
 8001828:	9503      	str	r5, [sp, #12]
 800182a:	42a6      	cmp	r6, r4
 800182c:	d904      	bls.n	8001838 <__aeabi_dmul+0x284>
 800182e:	2380      	movs	r3, #128	; 0x80
 8001830:	025b      	lsls	r3, r3, #9
 8001832:	4698      	mov	r8, r3
 8001834:	4445      	add	r5, r8
 8001836:	9503      	str	r5, [sp, #12]
 8001838:	9b02      	ldr	r3, [sp, #8]
 800183a:	043f      	lsls	r7, r7, #16
 800183c:	445b      	add	r3, fp
 800183e:	001e      	movs	r6, r3
 8001840:	4283      	cmp	r3, r0
 8001842:	4180      	sbcs	r0, r0
 8001844:	0423      	lsls	r3, r4, #16
 8001846:	4698      	mov	r8, r3
 8001848:	9b05      	ldr	r3, [sp, #20]
 800184a:	0c3f      	lsrs	r7, r7, #16
 800184c:	4447      	add	r7, r8
 800184e:	4698      	mov	r8, r3
 8001850:	1876      	adds	r6, r6, r1
 8001852:	428e      	cmp	r6, r1
 8001854:	4189      	sbcs	r1, r1
 8001856:	4447      	add	r7, r8
 8001858:	4240      	negs	r0, r0
 800185a:	183d      	adds	r5, r7, r0
 800185c:	46a8      	mov	r8, r5
 800185e:	4693      	mov	fp, r2
 8001860:	4249      	negs	r1, r1
 8001862:	468a      	mov	sl, r1
 8001864:	44c3      	add	fp, r8
 8001866:	429f      	cmp	r7, r3
 8001868:	41bf      	sbcs	r7, r7
 800186a:	4580      	cmp	r8, r0
 800186c:	4180      	sbcs	r0, r0
 800186e:	9b03      	ldr	r3, [sp, #12]
 8001870:	44da      	add	sl, fp
 8001872:	4698      	mov	r8, r3
 8001874:	4653      	mov	r3, sl
 8001876:	4240      	negs	r0, r0
 8001878:	427f      	negs	r7, r7
 800187a:	4307      	orrs	r7, r0
 800187c:	0c24      	lsrs	r4, r4, #16
 800187e:	4593      	cmp	fp, r2
 8001880:	4192      	sbcs	r2, r2
 8001882:	458a      	cmp	sl, r1
 8001884:	4189      	sbcs	r1, r1
 8001886:	193f      	adds	r7, r7, r4
 8001888:	0ddc      	lsrs	r4, r3, #23
 800188a:	9b04      	ldr	r3, [sp, #16]
 800188c:	0275      	lsls	r5, r6, #9
 800188e:	431d      	orrs	r5, r3
 8001890:	1e68      	subs	r0, r5, #1
 8001892:	4185      	sbcs	r5, r0
 8001894:	4653      	mov	r3, sl
 8001896:	4252      	negs	r2, r2
 8001898:	4249      	negs	r1, r1
 800189a:	430a      	orrs	r2, r1
 800189c:	18bf      	adds	r7, r7, r2
 800189e:	4447      	add	r7, r8
 80018a0:	0df6      	lsrs	r6, r6, #23
 80018a2:	027f      	lsls	r7, r7, #9
 80018a4:	4335      	orrs	r5, r6
 80018a6:	025a      	lsls	r2, r3, #9
 80018a8:	433c      	orrs	r4, r7
 80018aa:	4315      	orrs	r5, r2
 80018ac:	01fb      	lsls	r3, r7, #7
 80018ae:	d400      	bmi.n	80018b2 <__aeabi_dmul+0x2fe>
 80018b0:	e0c1      	b.n	8001a36 <__aeabi_dmul+0x482>
 80018b2:	2101      	movs	r1, #1
 80018b4:	086a      	lsrs	r2, r5, #1
 80018b6:	400d      	ands	r5, r1
 80018b8:	4315      	orrs	r5, r2
 80018ba:	07e2      	lsls	r2, r4, #31
 80018bc:	4315      	orrs	r5, r2
 80018be:	0864      	lsrs	r4, r4, #1
 80018c0:	4926      	ldr	r1, [pc, #152]	; (800195c <__aeabi_dmul+0x3a8>)
 80018c2:	4461      	add	r1, ip
 80018c4:	2900      	cmp	r1, #0
 80018c6:	dd56      	ble.n	8001976 <__aeabi_dmul+0x3c2>
 80018c8:	076b      	lsls	r3, r5, #29
 80018ca:	d009      	beq.n	80018e0 <__aeabi_dmul+0x32c>
 80018cc:	220f      	movs	r2, #15
 80018ce:	402a      	ands	r2, r5
 80018d0:	2a04      	cmp	r2, #4
 80018d2:	d005      	beq.n	80018e0 <__aeabi_dmul+0x32c>
 80018d4:	1d2a      	adds	r2, r5, #4
 80018d6:	42aa      	cmp	r2, r5
 80018d8:	41ad      	sbcs	r5, r5
 80018da:	426d      	negs	r5, r5
 80018dc:	1964      	adds	r4, r4, r5
 80018de:	0015      	movs	r5, r2
 80018e0:	01e3      	lsls	r3, r4, #7
 80018e2:	d504      	bpl.n	80018ee <__aeabi_dmul+0x33a>
 80018e4:	2180      	movs	r1, #128	; 0x80
 80018e6:	4a1e      	ldr	r2, [pc, #120]	; (8001960 <__aeabi_dmul+0x3ac>)
 80018e8:	00c9      	lsls	r1, r1, #3
 80018ea:	4014      	ands	r4, r2
 80018ec:	4461      	add	r1, ip
 80018ee:	4a1d      	ldr	r2, [pc, #116]	; (8001964 <__aeabi_dmul+0x3b0>)
 80018f0:	4291      	cmp	r1, r2
 80018f2:	dd00      	ble.n	80018f6 <__aeabi_dmul+0x342>
 80018f4:	e724      	b.n	8001740 <__aeabi_dmul+0x18c>
 80018f6:	0762      	lsls	r2, r4, #29
 80018f8:	08ed      	lsrs	r5, r5, #3
 80018fa:	0264      	lsls	r4, r4, #9
 80018fc:	0549      	lsls	r1, r1, #21
 80018fe:	4315      	orrs	r5, r2
 8001900:	0b24      	lsrs	r4, r4, #12
 8001902:	0d4a      	lsrs	r2, r1, #21
 8001904:	e6c6      	b.n	8001694 <__aeabi_dmul+0xe0>
 8001906:	9701      	str	r7, [sp, #4]
 8001908:	e6b8      	b.n	800167c <__aeabi_dmul+0xc8>
 800190a:	4a10      	ldr	r2, [pc, #64]	; (800194c <__aeabi_dmul+0x398>)
 800190c:	2003      	movs	r0, #3
 800190e:	4694      	mov	ip, r2
 8001910:	4463      	add	r3, ip
 8001912:	464a      	mov	r2, r9
 8001914:	9300      	str	r3, [sp, #0]
 8001916:	2303      	movs	r3, #3
 8001918:	431a      	orrs	r2, r3
 800191a:	4691      	mov	r9, r2
 800191c:	4652      	mov	r2, sl
 800191e:	e68a      	b.n	8001636 <__aeabi_dmul+0x82>
 8001920:	4649      	mov	r1, r9
 8001922:	2301      	movs	r3, #1
 8001924:	4319      	orrs	r1, r3
 8001926:	4689      	mov	r9, r1
 8001928:	2600      	movs	r6, #0
 800192a:	2001      	movs	r0, #1
 800192c:	e683      	b.n	8001636 <__aeabi_dmul+0x82>
 800192e:	220c      	movs	r2, #12
 8001930:	9300      	str	r3, [sp, #0]
 8001932:	2303      	movs	r3, #3
 8001934:	0005      	movs	r5, r0
 8001936:	4691      	mov	r9, r2
 8001938:	469b      	mov	fp, r3
 800193a:	e65e      	b.n	80015fa <__aeabi_dmul+0x46>
 800193c:	2304      	movs	r3, #4
 800193e:	4699      	mov	r9, r3
 8001940:	2300      	movs	r3, #0
 8001942:	9300      	str	r3, [sp, #0]
 8001944:	3301      	adds	r3, #1
 8001946:	2400      	movs	r4, #0
 8001948:	469b      	mov	fp, r3
 800194a:	e656      	b.n	80015fa <__aeabi_dmul+0x46>
 800194c:	000007ff 	.word	0x000007ff
 8001950:	fffffc01 	.word	0xfffffc01
 8001954:	08006c50 	.word	0x08006c50
 8001958:	fffffc0d 	.word	0xfffffc0d
 800195c:	000003ff 	.word	0x000003ff
 8001960:	feffffff 	.word	0xfeffffff
 8001964:	000007fe 	.word	0x000007fe
 8001968:	2300      	movs	r3, #0
 800196a:	2480      	movs	r4, #128	; 0x80
 800196c:	2500      	movs	r5, #0
 800196e:	4a44      	ldr	r2, [pc, #272]	; (8001a80 <__aeabi_dmul+0x4cc>)
 8001970:	9301      	str	r3, [sp, #4]
 8001972:	0324      	lsls	r4, r4, #12
 8001974:	e68e      	b.n	8001694 <__aeabi_dmul+0xe0>
 8001976:	2001      	movs	r0, #1
 8001978:	1a40      	subs	r0, r0, r1
 800197a:	2838      	cmp	r0, #56	; 0x38
 800197c:	dd00      	ble.n	8001980 <__aeabi_dmul+0x3cc>
 800197e:	e686      	b.n	800168e <__aeabi_dmul+0xda>
 8001980:	281f      	cmp	r0, #31
 8001982:	dd5b      	ble.n	8001a3c <__aeabi_dmul+0x488>
 8001984:	221f      	movs	r2, #31
 8001986:	0023      	movs	r3, r4
 8001988:	4252      	negs	r2, r2
 800198a:	1a51      	subs	r1, r2, r1
 800198c:	40cb      	lsrs	r3, r1
 800198e:	0019      	movs	r1, r3
 8001990:	2820      	cmp	r0, #32
 8001992:	d003      	beq.n	800199c <__aeabi_dmul+0x3e8>
 8001994:	4a3b      	ldr	r2, [pc, #236]	; (8001a84 <__aeabi_dmul+0x4d0>)
 8001996:	4462      	add	r2, ip
 8001998:	4094      	lsls	r4, r2
 800199a:	4325      	orrs	r5, r4
 800199c:	1e6a      	subs	r2, r5, #1
 800199e:	4195      	sbcs	r5, r2
 80019a0:	002a      	movs	r2, r5
 80019a2:	430a      	orrs	r2, r1
 80019a4:	2107      	movs	r1, #7
 80019a6:	000d      	movs	r5, r1
 80019a8:	2400      	movs	r4, #0
 80019aa:	4015      	ands	r5, r2
 80019ac:	4211      	tst	r1, r2
 80019ae:	d05b      	beq.n	8001a68 <__aeabi_dmul+0x4b4>
 80019b0:	210f      	movs	r1, #15
 80019b2:	2400      	movs	r4, #0
 80019b4:	4011      	ands	r1, r2
 80019b6:	2904      	cmp	r1, #4
 80019b8:	d053      	beq.n	8001a62 <__aeabi_dmul+0x4ae>
 80019ba:	1d11      	adds	r1, r2, #4
 80019bc:	4291      	cmp	r1, r2
 80019be:	4192      	sbcs	r2, r2
 80019c0:	4252      	negs	r2, r2
 80019c2:	18a4      	adds	r4, r4, r2
 80019c4:	000a      	movs	r2, r1
 80019c6:	0223      	lsls	r3, r4, #8
 80019c8:	d54b      	bpl.n	8001a62 <__aeabi_dmul+0x4ae>
 80019ca:	2201      	movs	r2, #1
 80019cc:	2400      	movs	r4, #0
 80019ce:	2500      	movs	r5, #0
 80019d0:	e660      	b.n	8001694 <__aeabi_dmul+0xe0>
 80019d2:	2380      	movs	r3, #128	; 0x80
 80019d4:	031b      	lsls	r3, r3, #12
 80019d6:	421c      	tst	r4, r3
 80019d8:	d009      	beq.n	80019ee <__aeabi_dmul+0x43a>
 80019da:	421e      	tst	r6, r3
 80019dc:	d107      	bne.n	80019ee <__aeabi_dmul+0x43a>
 80019de:	4333      	orrs	r3, r6
 80019e0:	031c      	lsls	r4, r3, #12
 80019e2:	4643      	mov	r3, r8
 80019e4:	0015      	movs	r5, r2
 80019e6:	0b24      	lsrs	r4, r4, #12
 80019e8:	4a25      	ldr	r2, [pc, #148]	; (8001a80 <__aeabi_dmul+0x4cc>)
 80019ea:	9301      	str	r3, [sp, #4]
 80019ec:	e652      	b.n	8001694 <__aeabi_dmul+0xe0>
 80019ee:	2280      	movs	r2, #128	; 0x80
 80019f0:	0312      	lsls	r2, r2, #12
 80019f2:	4314      	orrs	r4, r2
 80019f4:	0324      	lsls	r4, r4, #12
 80019f6:	4a22      	ldr	r2, [pc, #136]	; (8001a80 <__aeabi_dmul+0x4cc>)
 80019f8:	0b24      	lsrs	r4, r4, #12
 80019fa:	9701      	str	r7, [sp, #4]
 80019fc:	e64a      	b.n	8001694 <__aeabi_dmul+0xe0>
 80019fe:	f000 fc63 	bl	80022c8 <__clzsi2>
 8001a02:	0003      	movs	r3, r0
 8001a04:	001a      	movs	r2, r3
 8001a06:	3215      	adds	r2, #21
 8001a08:	3020      	adds	r0, #32
 8001a0a:	2a1c      	cmp	r2, #28
 8001a0c:	dc00      	bgt.n	8001a10 <__aeabi_dmul+0x45c>
 8001a0e:	e684      	b.n	800171a <__aeabi_dmul+0x166>
 8001a10:	4656      	mov	r6, sl
 8001a12:	3b08      	subs	r3, #8
 8001a14:	2200      	movs	r2, #0
 8001a16:	409e      	lsls	r6, r3
 8001a18:	e689      	b.n	800172e <__aeabi_dmul+0x17a>
 8001a1a:	f000 fc55 	bl	80022c8 <__clzsi2>
 8001a1e:	0001      	movs	r1, r0
 8001a20:	0002      	movs	r2, r0
 8001a22:	3115      	adds	r1, #21
 8001a24:	3220      	adds	r2, #32
 8001a26:	291c      	cmp	r1, #28
 8001a28:	dc00      	bgt.n	8001a2c <__aeabi_dmul+0x478>
 8001a2a:	e64e      	b.n	80016ca <__aeabi_dmul+0x116>
 8001a2c:	0034      	movs	r4, r6
 8001a2e:	3808      	subs	r0, #8
 8001a30:	2500      	movs	r5, #0
 8001a32:	4084      	lsls	r4, r0
 8001a34:	e653      	b.n	80016de <__aeabi_dmul+0x12a>
 8001a36:	9b00      	ldr	r3, [sp, #0]
 8001a38:	469c      	mov	ip, r3
 8001a3a:	e741      	b.n	80018c0 <__aeabi_dmul+0x30c>
 8001a3c:	4912      	ldr	r1, [pc, #72]	; (8001a88 <__aeabi_dmul+0x4d4>)
 8001a3e:	0022      	movs	r2, r4
 8001a40:	4461      	add	r1, ip
 8001a42:	002e      	movs	r6, r5
 8001a44:	408d      	lsls	r5, r1
 8001a46:	408a      	lsls	r2, r1
 8001a48:	40c6      	lsrs	r6, r0
 8001a4a:	1e69      	subs	r1, r5, #1
 8001a4c:	418d      	sbcs	r5, r1
 8001a4e:	4332      	orrs	r2, r6
 8001a50:	432a      	orrs	r2, r5
 8001a52:	40c4      	lsrs	r4, r0
 8001a54:	0753      	lsls	r3, r2, #29
 8001a56:	d0b6      	beq.n	80019c6 <__aeabi_dmul+0x412>
 8001a58:	210f      	movs	r1, #15
 8001a5a:	4011      	ands	r1, r2
 8001a5c:	2904      	cmp	r1, #4
 8001a5e:	d1ac      	bne.n	80019ba <__aeabi_dmul+0x406>
 8001a60:	e7b1      	b.n	80019c6 <__aeabi_dmul+0x412>
 8001a62:	0765      	lsls	r5, r4, #29
 8001a64:	0264      	lsls	r4, r4, #9
 8001a66:	0b24      	lsrs	r4, r4, #12
 8001a68:	08d2      	lsrs	r2, r2, #3
 8001a6a:	4315      	orrs	r5, r2
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	e611      	b.n	8001694 <__aeabi_dmul+0xe0>
 8001a70:	2280      	movs	r2, #128	; 0x80
 8001a72:	0312      	lsls	r2, r2, #12
 8001a74:	4314      	orrs	r4, r2
 8001a76:	0324      	lsls	r4, r4, #12
 8001a78:	4a01      	ldr	r2, [pc, #4]	; (8001a80 <__aeabi_dmul+0x4cc>)
 8001a7a:	0b24      	lsrs	r4, r4, #12
 8001a7c:	e60a      	b.n	8001694 <__aeabi_dmul+0xe0>
 8001a7e:	46c0      	nop			; (mov r8, r8)
 8001a80:	000007ff 	.word	0x000007ff
 8001a84:	0000043e 	.word	0x0000043e
 8001a88:	0000041e 	.word	0x0000041e

08001a8c <__aeabi_dsub>:
 8001a8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a8e:	4657      	mov	r7, sl
 8001a90:	464e      	mov	r6, r9
 8001a92:	4645      	mov	r5, r8
 8001a94:	46de      	mov	lr, fp
 8001a96:	0004      	movs	r4, r0
 8001a98:	b5e0      	push	{r5, r6, r7, lr}
 8001a9a:	001f      	movs	r7, r3
 8001a9c:	0010      	movs	r0, r2
 8001a9e:	030b      	lsls	r3, r1, #12
 8001aa0:	0f62      	lsrs	r2, r4, #29
 8001aa2:	004e      	lsls	r6, r1, #1
 8001aa4:	0fcd      	lsrs	r5, r1, #31
 8001aa6:	0a5b      	lsrs	r3, r3, #9
 8001aa8:	0339      	lsls	r1, r7, #12
 8001aaa:	4313      	orrs	r3, r2
 8001aac:	0a49      	lsrs	r1, r1, #9
 8001aae:	00e2      	lsls	r2, r4, #3
 8001ab0:	0f44      	lsrs	r4, r0, #29
 8001ab2:	4321      	orrs	r1, r4
 8001ab4:	4cc2      	ldr	r4, [pc, #776]	; (8001dc0 <__aeabi_dsub+0x334>)
 8001ab6:	4691      	mov	r9, r2
 8001ab8:	4692      	mov	sl, r2
 8001aba:	00c0      	lsls	r0, r0, #3
 8001abc:	007a      	lsls	r2, r7, #1
 8001abe:	4680      	mov	r8, r0
 8001ac0:	0d76      	lsrs	r6, r6, #21
 8001ac2:	0d52      	lsrs	r2, r2, #21
 8001ac4:	0fff      	lsrs	r7, r7, #31
 8001ac6:	42a2      	cmp	r2, r4
 8001ac8:	d100      	bne.n	8001acc <__aeabi_dsub+0x40>
 8001aca:	e0b4      	b.n	8001c36 <__aeabi_dsub+0x1aa>
 8001acc:	2401      	movs	r4, #1
 8001ace:	4067      	eors	r7, r4
 8001ad0:	46bb      	mov	fp, r7
 8001ad2:	42bd      	cmp	r5, r7
 8001ad4:	d100      	bne.n	8001ad8 <__aeabi_dsub+0x4c>
 8001ad6:	e088      	b.n	8001bea <__aeabi_dsub+0x15e>
 8001ad8:	1ab4      	subs	r4, r6, r2
 8001ada:	46a4      	mov	ip, r4
 8001adc:	2c00      	cmp	r4, #0
 8001ade:	dc00      	bgt.n	8001ae2 <__aeabi_dsub+0x56>
 8001ae0:	e0b2      	b.n	8001c48 <__aeabi_dsub+0x1bc>
 8001ae2:	2a00      	cmp	r2, #0
 8001ae4:	d100      	bne.n	8001ae8 <__aeabi_dsub+0x5c>
 8001ae6:	e0c5      	b.n	8001c74 <__aeabi_dsub+0x1e8>
 8001ae8:	4ab5      	ldr	r2, [pc, #724]	; (8001dc0 <__aeabi_dsub+0x334>)
 8001aea:	4296      	cmp	r6, r2
 8001aec:	d100      	bne.n	8001af0 <__aeabi_dsub+0x64>
 8001aee:	e28b      	b.n	8002008 <__aeabi_dsub+0x57c>
 8001af0:	2280      	movs	r2, #128	; 0x80
 8001af2:	0412      	lsls	r2, r2, #16
 8001af4:	4311      	orrs	r1, r2
 8001af6:	4662      	mov	r2, ip
 8001af8:	2a38      	cmp	r2, #56	; 0x38
 8001afa:	dd00      	ble.n	8001afe <__aeabi_dsub+0x72>
 8001afc:	e1a1      	b.n	8001e42 <__aeabi_dsub+0x3b6>
 8001afe:	2a1f      	cmp	r2, #31
 8001b00:	dd00      	ble.n	8001b04 <__aeabi_dsub+0x78>
 8001b02:	e216      	b.n	8001f32 <__aeabi_dsub+0x4a6>
 8001b04:	2720      	movs	r7, #32
 8001b06:	000c      	movs	r4, r1
 8001b08:	1abf      	subs	r7, r7, r2
 8001b0a:	40bc      	lsls	r4, r7
 8001b0c:	0002      	movs	r2, r0
 8001b0e:	46a0      	mov	r8, r4
 8001b10:	4664      	mov	r4, ip
 8001b12:	40b8      	lsls	r0, r7
 8001b14:	40e2      	lsrs	r2, r4
 8001b16:	4644      	mov	r4, r8
 8001b18:	4314      	orrs	r4, r2
 8001b1a:	0002      	movs	r2, r0
 8001b1c:	1e50      	subs	r0, r2, #1
 8001b1e:	4182      	sbcs	r2, r0
 8001b20:	4660      	mov	r0, ip
 8001b22:	40c1      	lsrs	r1, r0
 8001b24:	4322      	orrs	r2, r4
 8001b26:	1a5b      	subs	r3, r3, r1
 8001b28:	4649      	mov	r1, r9
 8001b2a:	1a8c      	subs	r4, r1, r2
 8001b2c:	45a1      	cmp	r9, r4
 8001b2e:	4192      	sbcs	r2, r2
 8001b30:	4252      	negs	r2, r2
 8001b32:	1a9b      	subs	r3, r3, r2
 8001b34:	4698      	mov	r8, r3
 8001b36:	4643      	mov	r3, r8
 8001b38:	021b      	lsls	r3, r3, #8
 8001b3a:	d400      	bmi.n	8001b3e <__aeabi_dsub+0xb2>
 8001b3c:	e117      	b.n	8001d6e <__aeabi_dsub+0x2e2>
 8001b3e:	4643      	mov	r3, r8
 8001b40:	025b      	lsls	r3, r3, #9
 8001b42:	0a5b      	lsrs	r3, r3, #9
 8001b44:	4698      	mov	r8, r3
 8001b46:	4643      	mov	r3, r8
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d100      	bne.n	8001b4e <__aeabi_dsub+0xc2>
 8001b4c:	e16c      	b.n	8001e28 <__aeabi_dsub+0x39c>
 8001b4e:	4640      	mov	r0, r8
 8001b50:	f000 fbba 	bl	80022c8 <__clzsi2>
 8001b54:	0002      	movs	r2, r0
 8001b56:	3a08      	subs	r2, #8
 8001b58:	2120      	movs	r1, #32
 8001b5a:	0020      	movs	r0, r4
 8001b5c:	4643      	mov	r3, r8
 8001b5e:	1a89      	subs	r1, r1, r2
 8001b60:	4093      	lsls	r3, r2
 8001b62:	40c8      	lsrs	r0, r1
 8001b64:	4094      	lsls	r4, r2
 8001b66:	4303      	orrs	r3, r0
 8001b68:	4296      	cmp	r6, r2
 8001b6a:	dd00      	ble.n	8001b6e <__aeabi_dsub+0xe2>
 8001b6c:	e157      	b.n	8001e1e <__aeabi_dsub+0x392>
 8001b6e:	1b96      	subs	r6, r2, r6
 8001b70:	1c71      	adds	r1, r6, #1
 8001b72:	291f      	cmp	r1, #31
 8001b74:	dd00      	ble.n	8001b78 <__aeabi_dsub+0xec>
 8001b76:	e1cb      	b.n	8001f10 <__aeabi_dsub+0x484>
 8001b78:	2220      	movs	r2, #32
 8001b7a:	0018      	movs	r0, r3
 8001b7c:	0026      	movs	r6, r4
 8001b7e:	1a52      	subs	r2, r2, r1
 8001b80:	4094      	lsls	r4, r2
 8001b82:	4090      	lsls	r0, r2
 8001b84:	40ce      	lsrs	r6, r1
 8001b86:	40cb      	lsrs	r3, r1
 8001b88:	1e62      	subs	r2, r4, #1
 8001b8a:	4194      	sbcs	r4, r2
 8001b8c:	4330      	orrs	r0, r6
 8001b8e:	4698      	mov	r8, r3
 8001b90:	2600      	movs	r6, #0
 8001b92:	4304      	orrs	r4, r0
 8001b94:	0763      	lsls	r3, r4, #29
 8001b96:	d009      	beq.n	8001bac <__aeabi_dsub+0x120>
 8001b98:	230f      	movs	r3, #15
 8001b9a:	4023      	ands	r3, r4
 8001b9c:	2b04      	cmp	r3, #4
 8001b9e:	d005      	beq.n	8001bac <__aeabi_dsub+0x120>
 8001ba0:	1d23      	adds	r3, r4, #4
 8001ba2:	42a3      	cmp	r3, r4
 8001ba4:	41a4      	sbcs	r4, r4
 8001ba6:	4264      	negs	r4, r4
 8001ba8:	44a0      	add	r8, r4
 8001baa:	001c      	movs	r4, r3
 8001bac:	4643      	mov	r3, r8
 8001bae:	021b      	lsls	r3, r3, #8
 8001bb0:	d400      	bmi.n	8001bb4 <__aeabi_dsub+0x128>
 8001bb2:	e0df      	b.n	8001d74 <__aeabi_dsub+0x2e8>
 8001bb4:	4b82      	ldr	r3, [pc, #520]	; (8001dc0 <__aeabi_dsub+0x334>)
 8001bb6:	3601      	adds	r6, #1
 8001bb8:	429e      	cmp	r6, r3
 8001bba:	d100      	bne.n	8001bbe <__aeabi_dsub+0x132>
 8001bbc:	e0fb      	b.n	8001db6 <__aeabi_dsub+0x32a>
 8001bbe:	4642      	mov	r2, r8
 8001bc0:	4b80      	ldr	r3, [pc, #512]	; (8001dc4 <__aeabi_dsub+0x338>)
 8001bc2:	08e4      	lsrs	r4, r4, #3
 8001bc4:	401a      	ands	r2, r3
 8001bc6:	0013      	movs	r3, r2
 8001bc8:	0571      	lsls	r1, r6, #21
 8001bca:	0752      	lsls	r2, r2, #29
 8001bcc:	025b      	lsls	r3, r3, #9
 8001bce:	4322      	orrs	r2, r4
 8001bd0:	0b1b      	lsrs	r3, r3, #12
 8001bd2:	0d49      	lsrs	r1, r1, #21
 8001bd4:	0509      	lsls	r1, r1, #20
 8001bd6:	07ed      	lsls	r5, r5, #31
 8001bd8:	4319      	orrs	r1, r3
 8001bda:	4329      	orrs	r1, r5
 8001bdc:	0010      	movs	r0, r2
 8001bde:	bcf0      	pop	{r4, r5, r6, r7}
 8001be0:	46bb      	mov	fp, r7
 8001be2:	46b2      	mov	sl, r6
 8001be4:	46a9      	mov	r9, r5
 8001be6:	46a0      	mov	r8, r4
 8001be8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001bea:	1ab4      	subs	r4, r6, r2
 8001bec:	46a4      	mov	ip, r4
 8001bee:	2c00      	cmp	r4, #0
 8001bf0:	dd58      	ble.n	8001ca4 <__aeabi_dsub+0x218>
 8001bf2:	2a00      	cmp	r2, #0
 8001bf4:	d100      	bne.n	8001bf8 <__aeabi_dsub+0x16c>
 8001bf6:	e09e      	b.n	8001d36 <__aeabi_dsub+0x2aa>
 8001bf8:	4a71      	ldr	r2, [pc, #452]	; (8001dc0 <__aeabi_dsub+0x334>)
 8001bfa:	4296      	cmp	r6, r2
 8001bfc:	d100      	bne.n	8001c00 <__aeabi_dsub+0x174>
 8001bfe:	e13b      	b.n	8001e78 <__aeabi_dsub+0x3ec>
 8001c00:	2280      	movs	r2, #128	; 0x80
 8001c02:	0412      	lsls	r2, r2, #16
 8001c04:	4311      	orrs	r1, r2
 8001c06:	4662      	mov	r2, ip
 8001c08:	2a38      	cmp	r2, #56	; 0x38
 8001c0a:	dd00      	ble.n	8001c0e <__aeabi_dsub+0x182>
 8001c0c:	e0c1      	b.n	8001d92 <__aeabi_dsub+0x306>
 8001c0e:	2a1f      	cmp	r2, #31
 8001c10:	dc00      	bgt.n	8001c14 <__aeabi_dsub+0x188>
 8001c12:	e1bb      	b.n	8001f8c <__aeabi_dsub+0x500>
 8001c14:	000c      	movs	r4, r1
 8001c16:	3a20      	subs	r2, #32
 8001c18:	40d4      	lsrs	r4, r2
 8001c1a:	0022      	movs	r2, r4
 8001c1c:	4664      	mov	r4, ip
 8001c1e:	2c20      	cmp	r4, #32
 8001c20:	d004      	beq.n	8001c2c <__aeabi_dsub+0x1a0>
 8001c22:	2740      	movs	r7, #64	; 0x40
 8001c24:	1b3f      	subs	r7, r7, r4
 8001c26:	40b9      	lsls	r1, r7
 8001c28:	4308      	orrs	r0, r1
 8001c2a:	4680      	mov	r8, r0
 8001c2c:	4644      	mov	r4, r8
 8001c2e:	1e61      	subs	r1, r4, #1
 8001c30:	418c      	sbcs	r4, r1
 8001c32:	4314      	orrs	r4, r2
 8001c34:	e0b1      	b.n	8001d9a <__aeabi_dsub+0x30e>
 8001c36:	000c      	movs	r4, r1
 8001c38:	4304      	orrs	r4, r0
 8001c3a:	d02a      	beq.n	8001c92 <__aeabi_dsub+0x206>
 8001c3c:	46bb      	mov	fp, r7
 8001c3e:	42bd      	cmp	r5, r7
 8001c40:	d02d      	beq.n	8001c9e <__aeabi_dsub+0x212>
 8001c42:	4c61      	ldr	r4, [pc, #388]	; (8001dc8 <__aeabi_dsub+0x33c>)
 8001c44:	46a4      	mov	ip, r4
 8001c46:	44b4      	add	ip, r6
 8001c48:	4664      	mov	r4, ip
 8001c4a:	2c00      	cmp	r4, #0
 8001c4c:	d05c      	beq.n	8001d08 <__aeabi_dsub+0x27c>
 8001c4e:	1b94      	subs	r4, r2, r6
 8001c50:	46a4      	mov	ip, r4
 8001c52:	2e00      	cmp	r6, #0
 8001c54:	d000      	beq.n	8001c58 <__aeabi_dsub+0x1cc>
 8001c56:	e115      	b.n	8001e84 <__aeabi_dsub+0x3f8>
 8001c58:	464d      	mov	r5, r9
 8001c5a:	431d      	orrs	r5, r3
 8001c5c:	d100      	bne.n	8001c60 <__aeabi_dsub+0x1d4>
 8001c5e:	e1c3      	b.n	8001fe8 <__aeabi_dsub+0x55c>
 8001c60:	1e65      	subs	r5, r4, #1
 8001c62:	2c01      	cmp	r4, #1
 8001c64:	d100      	bne.n	8001c68 <__aeabi_dsub+0x1dc>
 8001c66:	e20c      	b.n	8002082 <__aeabi_dsub+0x5f6>
 8001c68:	4e55      	ldr	r6, [pc, #340]	; (8001dc0 <__aeabi_dsub+0x334>)
 8001c6a:	42b4      	cmp	r4, r6
 8001c6c:	d100      	bne.n	8001c70 <__aeabi_dsub+0x1e4>
 8001c6e:	e1f8      	b.n	8002062 <__aeabi_dsub+0x5d6>
 8001c70:	46ac      	mov	ip, r5
 8001c72:	e10e      	b.n	8001e92 <__aeabi_dsub+0x406>
 8001c74:	000a      	movs	r2, r1
 8001c76:	4302      	orrs	r2, r0
 8001c78:	d100      	bne.n	8001c7c <__aeabi_dsub+0x1f0>
 8001c7a:	e136      	b.n	8001eea <__aeabi_dsub+0x45e>
 8001c7c:	0022      	movs	r2, r4
 8001c7e:	3a01      	subs	r2, #1
 8001c80:	2c01      	cmp	r4, #1
 8001c82:	d100      	bne.n	8001c86 <__aeabi_dsub+0x1fa>
 8001c84:	e1c6      	b.n	8002014 <__aeabi_dsub+0x588>
 8001c86:	4c4e      	ldr	r4, [pc, #312]	; (8001dc0 <__aeabi_dsub+0x334>)
 8001c88:	45a4      	cmp	ip, r4
 8001c8a:	d100      	bne.n	8001c8e <__aeabi_dsub+0x202>
 8001c8c:	e0f4      	b.n	8001e78 <__aeabi_dsub+0x3ec>
 8001c8e:	4694      	mov	ip, r2
 8001c90:	e731      	b.n	8001af6 <__aeabi_dsub+0x6a>
 8001c92:	2401      	movs	r4, #1
 8001c94:	4067      	eors	r7, r4
 8001c96:	46bb      	mov	fp, r7
 8001c98:	42bd      	cmp	r5, r7
 8001c9a:	d000      	beq.n	8001c9e <__aeabi_dsub+0x212>
 8001c9c:	e71c      	b.n	8001ad8 <__aeabi_dsub+0x4c>
 8001c9e:	4c4a      	ldr	r4, [pc, #296]	; (8001dc8 <__aeabi_dsub+0x33c>)
 8001ca0:	46a4      	mov	ip, r4
 8001ca2:	44b4      	add	ip, r6
 8001ca4:	4664      	mov	r4, ip
 8001ca6:	2c00      	cmp	r4, #0
 8001ca8:	d100      	bne.n	8001cac <__aeabi_dsub+0x220>
 8001caa:	e0cf      	b.n	8001e4c <__aeabi_dsub+0x3c0>
 8001cac:	1b94      	subs	r4, r2, r6
 8001cae:	46a4      	mov	ip, r4
 8001cb0:	2e00      	cmp	r6, #0
 8001cb2:	d100      	bne.n	8001cb6 <__aeabi_dsub+0x22a>
 8001cb4:	e15c      	b.n	8001f70 <__aeabi_dsub+0x4e4>
 8001cb6:	4e42      	ldr	r6, [pc, #264]	; (8001dc0 <__aeabi_dsub+0x334>)
 8001cb8:	42b2      	cmp	r2, r6
 8001cba:	d100      	bne.n	8001cbe <__aeabi_dsub+0x232>
 8001cbc:	e1ec      	b.n	8002098 <__aeabi_dsub+0x60c>
 8001cbe:	2680      	movs	r6, #128	; 0x80
 8001cc0:	0436      	lsls	r6, r6, #16
 8001cc2:	4333      	orrs	r3, r6
 8001cc4:	4664      	mov	r4, ip
 8001cc6:	2c38      	cmp	r4, #56	; 0x38
 8001cc8:	dd00      	ble.n	8001ccc <__aeabi_dsub+0x240>
 8001cca:	e1b3      	b.n	8002034 <__aeabi_dsub+0x5a8>
 8001ccc:	2c1f      	cmp	r4, #31
 8001cce:	dd00      	ble.n	8001cd2 <__aeabi_dsub+0x246>
 8001cd0:	e238      	b.n	8002144 <__aeabi_dsub+0x6b8>
 8001cd2:	2620      	movs	r6, #32
 8001cd4:	1b36      	subs	r6, r6, r4
 8001cd6:	001c      	movs	r4, r3
 8001cd8:	40b4      	lsls	r4, r6
 8001cda:	464f      	mov	r7, r9
 8001cdc:	46a0      	mov	r8, r4
 8001cde:	4664      	mov	r4, ip
 8001ce0:	40e7      	lsrs	r7, r4
 8001ce2:	4644      	mov	r4, r8
 8001ce4:	433c      	orrs	r4, r7
 8001ce6:	464f      	mov	r7, r9
 8001ce8:	40b7      	lsls	r7, r6
 8001cea:	003e      	movs	r6, r7
 8001cec:	1e77      	subs	r7, r6, #1
 8001cee:	41be      	sbcs	r6, r7
 8001cf0:	4334      	orrs	r4, r6
 8001cf2:	4666      	mov	r6, ip
 8001cf4:	40f3      	lsrs	r3, r6
 8001cf6:	18c9      	adds	r1, r1, r3
 8001cf8:	1824      	adds	r4, r4, r0
 8001cfa:	4284      	cmp	r4, r0
 8001cfc:	419b      	sbcs	r3, r3
 8001cfe:	425b      	negs	r3, r3
 8001d00:	4698      	mov	r8, r3
 8001d02:	0016      	movs	r6, r2
 8001d04:	4488      	add	r8, r1
 8001d06:	e04e      	b.n	8001da6 <__aeabi_dsub+0x31a>
 8001d08:	4a30      	ldr	r2, [pc, #192]	; (8001dcc <__aeabi_dsub+0x340>)
 8001d0a:	1c74      	adds	r4, r6, #1
 8001d0c:	4214      	tst	r4, r2
 8001d0e:	d000      	beq.n	8001d12 <__aeabi_dsub+0x286>
 8001d10:	e0d6      	b.n	8001ec0 <__aeabi_dsub+0x434>
 8001d12:	464a      	mov	r2, r9
 8001d14:	431a      	orrs	r2, r3
 8001d16:	2e00      	cmp	r6, #0
 8001d18:	d000      	beq.n	8001d1c <__aeabi_dsub+0x290>
 8001d1a:	e15b      	b.n	8001fd4 <__aeabi_dsub+0x548>
 8001d1c:	2a00      	cmp	r2, #0
 8001d1e:	d100      	bne.n	8001d22 <__aeabi_dsub+0x296>
 8001d20:	e1a5      	b.n	800206e <__aeabi_dsub+0x5e2>
 8001d22:	000a      	movs	r2, r1
 8001d24:	4302      	orrs	r2, r0
 8001d26:	d000      	beq.n	8001d2a <__aeabi_dsub+0x29e>
 8001d28:	e1bb      	b.n	80020a2 <__aeabi_dsub+0x616>
 8001d2a:	464a      	mov	r2, r9
 8001d2c:	0759      	lsls	r1, r3, #29
 8001d2e:	08d2      	lsrs	r2, r2, #3
 8001d30:	430a      	orrs	r2, r1
 8001d32:	08db      	lsrs	r3, r3, #3
 8001d34:	e027      	b.n	8001d86 <__aeabi_dsub+0x2fa>
 8001d36:	000a      	movs	r2, r1
 8001d38:	4302      	orrs	r2, r0
 8001d3a:	d100      	bne.n	8001d3e <__aeabi_dsub+0x2b2>
 8001d3c:	e174      	b.n	8002028 <__aeabi_dsub+0x59c>
 8001d3e:	0022      	movs	r2, r4
 8001d40:	3a01      	subs	r2, #1
 8001d42:	2c01      	cmp	r4, #1
 8001d44:	d005      	beq.n	8001d52 <__aeabi_dsub+0x2c6>
 8001d46:	4c1e      	ldr	r4, [pc, #120]	; (8001dc0 <__aeabi_dsub+0x334>)
 8001d48:	45a4      	cmp	ip, r4
 8001d4a:	d100      	bne.n	8001d4e <__aeabi_dsub+0x2c2>
 8001d4c:	e094      	b.n	8001e78 <__aeabi_dsub+0x3ec>
 8001d4e:	4694      	mov	ip, r2
 8001d50:	e759      	b.n	8001c06 <__aeabi_dsub+0x17a>
 8001d52:	4448      	add	r0, r9
 8001d54:	4548      	cmp	r0, r9
 8001d56:	4192      	sbcs	r2, r2
 8001d58:	185b      	adds	r3, r3, r1
 8001d5a:	4698      	mov	r8, r3
 8001d5c:	0004      	movs	r4, r0
 8001d5e:	4252      	negs	r2, r2
 8001d60:	4490      	add	r8, r2
 8001d62:	4643      	mov	r3, r8
 8001d64:	2602      	movs	r6, #2
 8001d66:	021b      	lsls	r3, r3, #8
 8001d68:	d500      	bpl.n	8001d6c <__aeabi_dsub+0x2e0>
 8001d6a:	e0c4      	b.n	8001ef6 <__aeabi_dsub+0x46a>
 8001d6c:	3e01      	subs	r6, #1
 8001d6e:	0763      	lsls	r3, r4, #29
 8001d70:	d000      	beq.n	8001d74 <__aeabi_dsub+0x2e8>
 8001d72:	e711      	b.n	8001b98 <__aeabi_dsub+0x10c>
 8001d74:	4643      	mov	r3, r8
 8001d76:	46b4      	mov	ip, r6
 8001d78:	0759      	lsls	r1, r3, #29
 8001d7a:	08e2      	lsrs	r2, r4, #3
 8001d7c:	430a      	orrs	r2, r1
 8001d7e:	08db      	lsrs	r3, r3, #3
 8001d80:	490f      	ldr	r1, [pc, #60]	; (8001dc0 <__aeabi_dsub+0x334>)
 8001d82:	458c      	cmp	ip, r1
 8001d84:	d040      	beq.n	8001e08 <__aeabi_dsub+0x37c>
 8001d86:	4661      	mov	r1, ip
 8001d88:	031b      	lsls	r3, r3, #12
 8001d8a:	0549      	lsls	r1, r1, #21
 8001d8c:	0b1b      	lsrs	r3, r3, #12
 8001d8e:	0d49      	lsrs	r1, r1, #21
 8001d90:	e720      	b.n	8001bd4 <__aeabi_dsub+0x148>
 8001d92:	4301      	orrs	r1, r0
 8001d94:	000c      	movs	r4, r1
 8001d96:	1e61      	subs	r1, r4, #1
 8001d98:	418c      	sbcs	r4, r1
 8001d9a:	444c      	add	r4, r9
 8001d9c:	454c      	cmp	r4, r9
 8001d9e:	4192      	sbcs	r2, r2
 8001da0:	4252      	negs	r2, r2
 8001da2:	4690      	mov	r8, r2
 8001da4:	4498      	add	r8, r3
 8001da6:	4643      	mov	r3, r8
 8001da8:	021b      	lsls	r3, r3, #8
 8001daa:	d5e0      	bpl.n	8001d6e <__aeabi_dsub+0x2e2>
 8001dac:	4b04      	ldr	r3, [pc, #16]	; (8001dc0 <__aeabi_dsub+0x334>)
 8001dae:	3601      	adds	r6, #1
 8001db0:	429e      	cmp	r6, r3
 8001db2:	d000      	beq.n	8001db6 <__aeabi_dsub+0x32a>
 8001db4:	e09f      	b.n	8001ef6 <__aeabi_dsub+0x46a>
 8001db6:	0031      	movs	r1, r6
 8001db8:	2300      	movs	r3, #0
 8001dba:	2200      	movs	r2, #0
 8001dbc:	e70a      	b.n	8001bd4 <__aeabi_dsub+0x148>
 8001dbe:	46c0      	nop			; (mov r8, r8)
 8001dc0:	000007ff 	.word	0x000007ff
 8001dc4:	ff7fffff 	.word	0xff7fffff
 8001dc8:	fffff801 	.word	0xfffff801
 8001dcc:	000007fe 	.word	0x000007fe
 8001dd0:	2a00      	cmp	r2, #0
 8001dd2:	d100      	bne.n	8001dd6 <__aeabi_dsub+0x34a>
 8001dd4:	e160      	b.n	8002098 <__aeabi_dsub+0x60c>
 8001dd6:	000a      	movs	r2, r1
 8001dd8:	4302      	orrs	r2, r0
 8001dda:	d04d      	beq.n	8001e78 <__aeabi_dsub+0x3ec>
 8001ddc:	464a      	mov	r2, r9
 8001dde:	075c      	lsls	r4, r3, #29
 8001de0:	08d2      	lsrs	r2, r2, #3
 8001de2:	4322      	orrs	r2, r4
 8001de4:	2480      	movs	r4, #128	; 0x80
 8001de6:	08db      	lsrs	r3, r3, #3
 8001de8:	0324      	lsls	r4, r4, #12
 8001dea:	4223      	tst	r3, r4
 8001dec:	d007      	beq.n	8001dfe <__aeabi_dsub+0x372>
 8001dee:	08ce      	lsrs	r6, r1, #3
 8001df0:	4226      	tst	r6, r4
 8001df2:	d104      	bne.n	8001dfe <__aeabi_dsub+0x372>
 8001df4:	465d      	mov	r5, fp
 8001df6:	0033      	movs	r3, r6
 8001df8:	08c2      	lsrs	r2, r0, #3
 8001dfa:	0749      	lsls	r1, r1, #29
 8001dfc:	430a      	orrs	r2, r1
 8001dfe:	0f51      	lsrs	r1, r2, #29
 8001e00:	00d2      	lsls	r2, r2, #3
 8001e02:	08d2      	lsrs	r2, r2, #3
 8001e04:	0749      	lsls	r1, r1, #29
 8001e06:	430a      	orrs	r2, r1
 8001e08:	0011      	movs	r1, r2
 8001e0a:	4319      	orrs	r1, r3
 8001e0c:	d100      	bne.n	8001e10 <__aeabi_dsub+0x384>
 8001e0e:	e1c8      	b.n	80021a2 <__aeabi_dsub+0x716>
 8001e10:	2180      	movs	r1, #128	; 0x80
 8001e12:	0309      	lsls	r1, r1, #12
 8001e14:	430b      	orrs	r3, r1
 8001e16:	031b      	lsls	r3, r3, #12
 8001e18:	49d5      	ldr	r1, [pc, #852]	; (8002170 <__aeabi_dsub+0x6e4>)
 8001e1a:	0b1b      	lsrs	r3, r3, #12
 8001e1c:	e6da      	b.n	8001bd4 <__aeabi_dsub+0x148>
 8001e1e:	49d5      	ldr	r1, [pc, #852]	; (8002174 <__aeabi_dsub+0x6e8>)
 8001e20:	1ab6      	subs	r6, r6, r2
 8001e22:	400b      	ands	r3, r1
 8001e24:	4698      	mov	r8, r3
 8001e26:	e6b5      	b.n	8001b94 <__aeabi_dsub+0x108>
 8001e28:	0020      	movs	r0, r4
 8001e2a:	f000 fa4d 	bl	80022c8 <__clzsi2>
 8001e2e:	0002      	movs	r2, r0
 8001e30:	3218      	adds	r2, #24
 8001e32:	2a1f      	cmp	r2, #31
 8001e34:	dc00      	bgt.n	8001e38 <__aeabi_dsub+0x3ac>
 8001e36:	e68f      	b.n	8001b58 <__aeabi_dsub+0xcc>
 8001e38:	0023      	movs	r3, r4
 8001e3a:	3808      	subs	r0, #8
 8001e3c:	4083      	lsls	r3, r0
 8001e3e:	2400      	movs	r4, #0
 8001e40:	e692      	b.n	8001b68 <__aeabi_dsub+0xdc>
 8001e42:	4308      	orrs	r0, r1
 8001e44:	0002      	movs	r2, r0
 8001e46:	1e50      	subs	r0, r2, #1
 8001e48:	4182      	sbcs	r2, r0
 8001e4a:	e66d      	b.n	8001b28 <__aeabi_dsub+0x9c>
 8001e4c:	4cca      	ldr	r4, [pc, #808]	; (8002178 <__aeabi_dsub+0x6ec>)
 8001e4e:	1c72      	adds	r2, r6, #1
 8001e50:	4222      	tst	r2, r4
 8001e52:	d000      	beq.n	8001e56 <__aeabi_dsub+0x3ca>
 8001e54:	e0ad      	b.n	8001fb2 <__aeabi_dsub+0x526>
 8001e56:	464a      	mov	r2, r9
 8001e58:	431a      	orrs	r2, r3
 8001e5a:	2e00      	cmp	r6, #0
 8001e5c:	d1b8      	bne.n	8001dd0 <__aeabi_dsub+0x344>
 8001e5e:	2a00      	cmp	r2, #0
 8001e60:	d100      	bne.n	8001e64 <__aeabi_dsub+0x3d8>
 8001e62:	e158      	b.n	8002116 <__aeabi_dsub+0x68a>
 8001e64:	000a      	movs	r2, r1
 8001e66:	4302      	orrs	r2, r0
 8001e68:	d000      	beq.n	8001e6c <__aeabi_dsub+0x3e0>
 8001e6a:	e159      	b.n	8002120 <__aeabi_dsub+0x694>
 8001e6c:	464a      	mov	r2, r9
 8001e6e:	0759      	lsls	r1, r3, #29
 8001e70:	08d2      	lsrs	r2, r2, #3
 8001e72:	430a      	orrs	r2, r1
 8001e74:	08db      	lsrs	r3, r3, #3
 8001e76:	e786      	b.n	8001d86 <__aeabi_dsub+0x2fa>
 8001e78:	464a      	mov	r2, r9
 8001e7a:	0759      	lsls	r1, r3, #29
 8001e7c:	08d2      	lsrs	r2, r2, #3
 8001e7e:	430a      	orrs	r2, r1
 8001e80:	08db      	lsrs	r3, r3, #3
 8001e82:	e7c1      	b.n	8001e08 <__aeabi_dsub+0x37c>
 8001e84:	4dba      	ldr	r5, [pc, #744]	; (8002170 <__aeabi_dsub+0x6e4>)
 8001e86:	42aa      	cmp	r2, r5
 8001e88:	d100      	bne.n	8001e8c <__aeabi_dsub+0x400>
 8001e8a:	e11e      	b.n	80020ca <__aeabi_dsub+0x63e>
 8001e8c:	2580      	movs	r5, #128	; 0x80
 8001e8e:	042d      	lsls	r5, r5, #16
 8001e90:	432b      	orrs	r3, r5
 8001e92:	4664      	mov	r4, ip
 8001e94:	2c38      	cmp	r4, #56	; 0x38
 8001e96:	dc5d      	bgt.n	8001f54 <__aeabi_dsub+0x4c8>
 8001e98:	2c1f      	cmp	r4, #31
 8001e9a:	dd00      	ble.n	8001e9e <__aeabi_dsub+0x412>
 8001e9c:	e0d0      	b.n	8002040 <__aeabi_dsub+0x5b4>
 8001e9e:	2520      	movs	r5, #32
 8001ea0:	4667      	mov	r7, ip
 8001ea2:	1b2d      	subs	r5, r5, r4
 8001ea4:	464e      	mov	r6, r9
 8001ea6:	001c      	movs	r4, r3
 8001ea8:	40fe      	lsrs	r6, r7
 8001eaa:	40ac      	lsls	r4, r5
 8001eac:	4334      	orrs	r4, r6
 8001eae:	464e      	mov	r6, r9
 8001eb0:	40ae      	lsls	r6, r5
 8001eb2:	0035      	movs	r5, r6
 8001eb4:	40fb      	lsrs	r3, r7
 8001eb6:	1e6e      	subs	r6, r5, #1
 8001eb8:	41b5      	sbcs	r5, r6
 8001eba:	1ac9      	subs	r1, r1, r3
 8001ebc:	432c      	orrs	r4, r5
 8001ebe:	e04e      	b.n	8001f5e <__aeabi_dsub+0x4d2>
 8001ec0:	464a      	mov	r2, r9
 8001ec2:	1a14      	subs	r4, r2, r0
 8001ec4:	45a1      	cmp	r9, r4
 8001ec6:	4192      	sbcs	r2, r2
 8001ec8:	4252      	negs	r2, r2
 8001eca:	4690      	mov	r8, r2
 8001ecc:	1a5f      	subs	r7, r3, r1
 8001ece:	003a      	movs	r2, r7
 8001ed0:	4647      	mov	r7, r8
 8001ed2:	1bd2      	subs	r2, r2, r7
 8001ed4:	4690      	mov	r8, r2
 8001ed6:	0212      	lsls	r2, r2, #8
 8001ed8:	d500      	bpl.n	8001edc <__aeabi_dsub+0x450>
 8001eda:	e08b      	b.n	8001ff4 <__aeabi_dsub+0x568>
 8001edc:	4642      	mov	r2, r8
 8001ede:	4322      	orrs	r2, r4
 8001ee0:	d000      	beq.n	8001ee4 <__aeabi_dsub+0x458>
 8001ee2:	e630      	b.n	8001b46 <__aeabi_dsub+0xba>
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	2500      	movs	r5, #0
 8001ee8:	e74d      	b.n	8001d86 <__aeabi_dsub+0x2fa>
 8001eea:	464a      	mov	r2, r9
 8001eec:	0759      	lsls	r1, r3, #29
 8001eee:	08d2      	lsrs	r2, r2, #3
 8001ef0:	430a      	orrs	r2, r1
 8001ef2:	08db      	lsrs	r3, r3, #3
 8001ef4:	e744      	b.n	8001d80 <__aeabi_dsub+0x2f4>
 8001ef6:	4642      	mov	r2, r8
 8001ef8:	4b9e      	ldr	r3, [pc, #632]	; (8002174 <__aeabi_dsub+0x6e8>)
 8001efa:	0861      	lsrs	r1, r4, #1
 8001efc:	401a      	ands	r2, r3
 8001efe:	0013      	movs	r3, r2
 8001f00:	2201      	movs	r2, #1
 8001f02:	4014      	ands	r4, r2
 8001f04:	430c      	orrs	r4, r1
 8001f06:	07da      	lsls	r2, r3, #31
 8001f08:	085b      	lsrs	r3, r3, #1
 8001f0a:	4698      	mov	r8, r3
 8001f0c:	4314      	orrs	r4, r2
 8001f0e:	e641      	b.n	8001b94 <__aeabi_dsub+0x108>
 8001f10:	001a      	movs	r2, r3
 8001f12:	3e1f      	subs	r6, #31
 8001f14:	40f2      	lsrs	r2, r6
 8001f16:	0016      	movs	r6, r2
 8001f18:	2920      	cmp	r1, #32
 8001f1a:	d003      	beq.n	8001f24 <__aeabi_dsub+0x498>
 8001f1c:	2240      	movs	r2, #64	; 0x40
 8001f1e:	1a51      	subs	r1, r2, r1
 8001f20:	408b      	lsls	r3, r1
 8001f22:	431c      	orrs	r4, r3
 8001f24:	1e62      	subs	r2, r4, #1
 8001f26:	4194      	sbcs	r4, r2
 8001f28:	2300      	movs	r3, #0
 8001f2a:	4334      	orrs	r4, r6
 8001f2c:	4698      	mov	r8, r3
 8001f2e:	2600      	movs	r6, #0
 8001f30:	e71d      	b.n	8001d6e <__aeabi_dsub+0x2e2>
 8001f32:	000c      	movs	r4, r1
 8001f34:	3a20      	subs	r2, #32
 8001f36:	40d4      	lsrs	r4, r2
 8001f38:	0022      	movs	r2, r4
 8001f3a:	4664      	mov	r4, ip
 8001f3c:	2c20      	cmp	r4, #32
 8001f3e:	d004      	beq.n	8001f4a <__aeabi_dsub+0x4be>
 8001f40:	2740      	movs	r7, #64	; 0x40
 8001f42:	1b3f      	subs	r7, r7, r4
 8001f44:	40b9      	lsls	r1, r7
 8001f46:	4308      	orrs	r0, r1
 8001f48:	4680      	mov	r8, r0
 8001f4a:	4644      	mov	r4, r8
 8001f4c:	1e61      	subs	r1, r4, #1
 8001f4e:	418c      	sbcs	r4, r1
 8001f50:	4322      	orrs	r2, r4
 8001f52:	e5e9      	b.n	8001b28 <__aeabi_dsub+0x9c>
 8001f54:	464c      	mov	r4, r9
 8001f56:	4323      	orrs	r3, r4
 8001f58:	001c      	movs	r4, r3
 8001f5a:	1e63      	subs	r3, r4, #1
 8001f5c:	419c      	sbcs	r4, r3
 8001f5e:	1b04      	subs	r4, r0, r4
 8001f60:	42a0      	cmp	r0, r4
 8001f62:	419b      	sbcs	r3, r3
 8001f64:	425b      	negs	r3, r3
 8001f66:	1acb      	subs	r3, r1, r3
 8001f68:	4698      	mov	r8, r3
 8001f6a:	465d      	mov	r5, fp
 8001f6c:	0016      	movs	r6, r2
 8001f6e:	e5e2      	b.n	8001b36 <__aeabi_dsub+0xaa>
 8001f70:	464e      	mov	r6, r9
 8001f72:	431e      	orrs	r6, r3
 8001f74:	d100      	bne.n	8001f78 <__aeabi_dsub+0x4ec>
 8001f76:	e0ae      	b.n	80020d6 <__aeabi_dsub+0x64a>
 8001f78:	1e66      	subs	r6, r4, #1
 8001f7a:	2c01      	cmp	r4, #1
 8001f7c:	d100      	bne.n	8001f80 <__aeabi_dsub+0x4f4>
 8001f7e:	e0fd      	b.n	800217c <__aeabi_dsub+0x6f0>
 8001f80:	4f7b      	ldr	r7, [pc, #492]	; (8002170 <__aeabi_dsub+0x6e4>)
 8001f82:	42bc      	cmp	r4, r7
 8001f84:	d100      	bne.n	8001f88 <__aeabi_dsub+0x4fc>
 8001f86:	e107      	b.n	8002198 <__aeabi_dsub+0x70c>
 8001f88:	46b4      	mov	ip, r6
 8001f8a:	e69b      	b.n	8001cc4 <__aeabi_dsub+0x238>
 8001f8c:	4664      	mov	r4, ip
 8001f8e:	2220      	movs	r2, #32
 8001f90:	1b12      	subs	r2, r2, r4
 8001f92:	000c      	movs	r4, r1
 8001f94:	4094      	lsls	r4, r2
 8001f96:	0007      	movs	r7, r0
 8001f98:	4090      	lsls	r0, r2
 8001f9a:	46a0      	mov	r8, r4
 8001f9c:	4664      	mov	r4, ip
 8001f9e:	1e42      	subs	r2, r0, #1
 8001fa0:	4190      	sbcs	r0, r2
 8001fa2:	4662      	mov	r2, ip
 8001fa4:	40e7      	lsrs	r7, r4
 8001fa6:	4644      	mov	r4, r8
 8001fa8:	40d1      	lsrs	r1, r2
 8001faa:	433c      	orrs	r4, r7
 8001fac:	4304      	orrs	r4, r0
 8001fae:	185b      	adds	r3, r3, r1
 8001fb0:	e6f3      	b.n	8001d9a <__aeabi_dsub+0x30e>
 8001fb2:	4c6f      	ldr	r4, [pc, #444]	; (8002170 <__aeabi_dsub+0x6e4>)
 8001fb4:	42a2      	cmp	r2, r4
 8001fb6:	d100      	bne.n	8001fba <__aeabi_dsub+0x52e>
 8001fb8:	e0d5      	b.n	8002166 <__aeabi_dsub+0x6da>
 8001fba:	4448      	add	r0, r9
 8001fbc:	185b      	adds	r3, r3, r1
 8001fbe:	4548      	cmp	r0, r9
 8001fc0:	4189      	sbcs	r1, r1
 8001fc2:	4249      	negs	r1, r1
 8001fc4:	185b      	adds	r3, r3, r1
 8001fc6:	07dc      	lsls	r4, r3, #31
 8001fc8:	0840      	lsrs	r0, r0, #1
 8001fca:	085b      	lsrs	r3, r3, #1
 8001fcc:	4698      	mov	r8, r3
 8001fce:	0016      	movs	r6, r2
 8001fd0:	4304      	orrs	r4, r0
 8001fd2:	e6cc      	b.n	8001d6e <__aeabi_dsub+0x2e2>
 8001fd4:	2a00      	cmp	r2, #0
 8001fd6:	d000      	beq.n	8001fda <__aeabi_dsub+0x54e>
 8001fd8:	e082      	b.n	80020e0 <__aeabi_dsub+0x654>
 8001fda:	000a      	movs	r2, r1
 8001fdc:	4302      	orrs	r2, r0
 8001fde:	d140      	bne.n	8002062 <__aeabi_dsub+0x5d6>
 8001fe0:	2380      	movs	r3, #128	; 0x80
 8001fe2:	2500      	movs	r5, #0
 8001fe4:	031b      	lsls	r3, r3, #12
 8001fe6:	e713      	b.n	8001e10 <__aeabi_dsub+0x384>
 8001fe8:	074b      	lsls	r3, r1, #29
 8001fea:	08c2      	lsrs	r2, r0, #3
 8001fec:	431a      	orrs	r2, r3
 8001fee:	465d      	mov	r5, fp
 8001ff0:	08cb      	lsrs	r3, r1, #3
 8001ff2:	e6c5      	b.n	8001d80 <__aeabi_dsub+0x2f4>
 8001ff4:	464a      	mov	r2, r9
 8001ff6:	1a84      	subs	r4, r0, r2
 8001ff8:	42a0      	cmp	r0, r4
 8001ffa:	4192      	sbcs	r2, r2
 8001ffc:	1acb      	subs	r3, r1, r3
 8001ffe:	4252      	negs	r2, r2
 8002000:	1a9b      	subs	r3, r3, r2
 8002002:	4698      	mov	r8, r3
 8002004:	465d      	mov	r5, fp
 8002006:	e59e      	b.n	8001b46 <__aeabi_dsub+0xba>
 8002008:	464a      	mov	r2, r9
 800200a:	0759      	lsls	r1, r3, #29
 800200c:	08d2      	lsrs	r2, r2, #3
 800200e:	430a      	orrs	r2, r1
 8002010:	08db      	lsrs	r3, r3, #3
 8002012:	e6f9      	b.n	8001e08 <__aeabi_dsub+0x37c>
 8002014:	464a      	mov	r2, r9
 8002016:	1a14      	subs	r4, r2, r0
 8002018:	45a1      	cmp	r9, r4
 800201a:	4192      	sbcs	r2, r2
 800201c:	1a5b      	subs	r3, r3, r1
 800201e:	4252      	negs	r2, r2
 8002020:	1a9b      	subs	r3, r3, r2
 8002022:	4698      	mov	r8, r3
 8002024:	2601      	movs	r6, #1
 8002026:	e586      	b.n	8001b36 <__aeabi_dsub+0xaa>
 8002028:	464a      	mov	r2, r9
 800202a:	0759      	lsls	r1, r3, #29
 800202c:	08d2      	lsrs	r2, r2, #3
 800202e:	430a      	orrs	r2, r1
 8002030:	08db      	lsrs	r3, r3, #3
 8002032:	e6a5      	b.n	8001d80 <__aeabi_dsub+0x2f4>
 8002034:	464c      	mov	r4, r9
 8002036:	4323      	orrs	r3, r4
 8002038:	001c      	movs	r4, r3
 800203a:	1e63      	subs	r3, r4, #1
 800203c:	419c      	sbcs	r4, r3
 800203e:	e65b      	b.n	8001cf8 <__aeabi_dsub+0x26c>
 8002040:	4665      	mov	r5, ip
 8002042:	001e      	movs	r6, r3
 8002044:	3d20      	subs	r5, #32
 8002046:	40ee      	lsrs	r6, r5
 8002048:	2c20      	cmp	r4, #32
 800204a:	d005      	beq.n	8002058 <__aeabi_dsub+0x5cc>
 800204c:	2540      	movs	r5, #64	; 0x40
 800204e:	1b2d      	subs	r5, r5, r4
 8002050:	40ab      	lsls	r3, r5
 8002052:	464c      	mov	r4, r9
 8002054:	431c      	orrs	r4, r3
 8002056:	46a2      	mov	sl, r4
 8002058:	4654      	mov	r4, sl
 800205a:	1e63      	subs	r3, r4, #1
 800205c:	419c      	sbcs	r4, r3
 800205e:	4334      	orrs	r4, r6
 8002060:	e77d      	b.n	8001f5e <__aeabi_dsub+0x4d2>
 8002062:	074b      	lsls	r3, r1, #29
 8002064:	08c2      	lsrs	r2, r0, #3
 8002066:	431a      	orrs	r2, r3
 8002068:	465d      	mov	r5, fp
 800206a:	08cb      	lsrs	r3, r1, #3
 800206c:	e6cc      	b.n	8001e08 <__aeabi_dsub+0x37c>
 800206e:	000a      	movs	r2, r1
 8002070:	4302      	orrs	r2, r0
 8002072:	d100      	bne.n	8002076 <__aeabi_dsub+0x5ea>
 8002074:	e736      	b.n	8001ee4 <__aeabi_dsub+0x458>
 8002076:	074b      	lsls	r3, r1, #29
 8002078:	08c2      	lsrs	r2, r0, #3
 800207a:	431a      	orrs	r2, r3
 800207c:	465d      	mov	r5, fp
 800207e:	08cb      	lsrs	r3, r1, #3
 8002080:	e681      	b.n	8001d86 <__aeabi_dsub+0x2fa>
 8002082:	464a      	mov	r2, r9
 8002084:	1a84      	subs	r4, r0, r2
 8002086:	42a0      	cmp	r0, r4
 8002088:	4192      	sbcs	r2, r2
 800208a:	1acb      	subs	r3, r1, r3
 800208c:	4252      	negs	r2, r2
 800208e:	1a9b      	subs	r3, r3, r2
 8002090:	4698      	mov	r8, r3
 8002092:	465d      	mov	r5, fp
 8002094:	2601      	movs	r6, #1
 8002096:	e54e      	b.n	8001b36 <__aeabi_dsub+0xaa>
 8002098:	074b      	lsls	r3, r1, #29
 800209a:	08c2      	lsrs	r2, r0, #3
 800209c:	431a      	orrs	r2, r3
 800209e:	08cb      	lsrs	r3, r1, #3
 80020a0:	e6b2      	b.n	8001e08 <__aeabi_dsub+0x37c>
 80020a2:	464a      	mov	r2, r9
 80020a4:	1a14      	subs	r4, r2, r0
 80020a6:	45a1      	cmp	r9, r4
 80020a8:	4192      	sbcs	r2, r2
 80020aa:	1a5f      	subs	r7, r3, r1
 80020ac:	4252      	negs	r2, r2
 80020ae:	1aba      	subs	r2, r7, r2
 80020b0:	4690      	mov	r8, r2
 80020b2:	0212      	lsls	r2, r2, #8
 80020b4:	d56b      	bpl.n	800218e <__aeabi_dsub+0x702>
 80020b6:	464a      	mov	r2, r9
 80020b8:	1a84      	subs	r4, r0, r2
 80020ba:	42a0      	cmp	r0, r4
 80020bc:	4192      	sbcs	r2, r2
 80020be:	1acb      	subs	r3, r1, r3
 80020c0:	4252      	negs	r2, r2
 80020c2:	1a9b      	subs	r3, r3, r2
 80020c4:	4698      	mov	r8, r3
 80020c6:	465d      	mov	r5, fp
 80020c8:	e564      	b.n	8001b94 <__aeabi_dsub+0x108>
 80020ca:	074b      	lsls	r3, r1, #29
 80020cc:	08c2      	lsrs	r2, r0, #3
 80020ce:	431a      	orrs	r2, r3
 80020d0:	465d      	mov	r5, fp
 80020d2:	08cb      	lsrs	r3, r1, #3
 80020d4:	e698      	b.n	8001e08 <__aeabi_dsub+0x37c>
 80020d6:	074b      	lsls	r3, r1, #29
 80020d8:	08c2      	lsrs	r2, r0, #3
 80020da:	431a      	orrs	r2, r3
 80020dc:	08cb      	lsrs	r3, r1, #3
 80020de:	e64f      	b.n	8001d80 <__aeabi_dsub+0x2f4>
 80020e0:	000a      	movs	r2, r1
 80020e2:	4302      	orrs	r2, r0
 80020e4:	d090      	beq.n	8002008 <__aeabi_dsub+0x57c>
 80020e6:	464a      	mov	r2, r9
 80020e8:	075c      	lsls	r4, r3, #29
 80020ea:	08d2      	lsrs	r2, r2, #3
 80020ec:	4314      	orrs	r4, r2
 80020ee:	2280      	movs	r2, #128	; 0x80
 80020f0:	08db      	lsrs	r3, r3, #3
 80020f2:	0312      	lsls	r2, r2, #12
 80020f4:	4213      	tst	r3, r2
 80020f6:	d008      	beq.n	800210a <__aeabi_dsub+0x67e>
 80020f8:	08ce      	lsrs	r6, r1, #3
 80020fa:	4216      	tst	r6, r2
 80020fc:	d105      	bne.n	800210a <__aeabi_dsub+0x67e>
 80020fe:	08c0      	lsrs	r0, r0, #3
 8002100:	0749      	lsls	r1, r1, #29
 8002102:	4308      	orrs	r0, r1
 8002104:	0004      	movs	r4, r0
 8002106:	465d      	mov	r5, fp
 8002108:	0033      	movs	r3, r6
 800210a:	0f61      	lsrs	r1, r4, #29
 800210c:	00e2      	lsls	r2, r4, #3
 800210e:	0749      	lsls	r1, r1, #29
 8002110:	08d2      	lsrs	r2, r2, #3
 8002112:	430a      	orrs	r2, r1
 8002114:	e678      	b.n	8001e08 <__aeabi_dsub+0x37c>
 8002116:	074b      	lsls	r3, r1, #29
 8002118:	08c2      	lsrs	r2, r0, #3
 800211a:	431a      	orrs	r2, r3
 800211c:	08cb      	lsrs	r3, r1, #3
 800211e:	e632      	b.n	8001d86 <__aeabi_dsub+0x2fa>
 8002120:	4448      	add	r0, r9
 8002122:	185b      	adds	r3, r3, r1
 8002124:	4548      	cmp	r0, r9
 8002126:	4192      	sbcs	r2, r2
 8002128:	4698      	mov	r8, r3
 800212a:	4252      	negs	r2, r2
 800212c:	4490      	add	r8, r2
 800212e:	4643      	mov	r3, r8
 8002130:	0004      	movs	r4, r0
 8002132:	021b      	lsls	r3, r3, #8
 8002134:	d400      	bmi.n	8002138 <__aeabi_dsub+0x6ac>
 8002136:	e61a      	b.n	8001d6e <__aeabi_dsub+0x2e2>
 8002138:	4642      	mov	r2, r8
 800213a:	4b0e      	ldr	r3, [pc, #56]	; (8002174 <__aeabi_dsub+0x6e8>)
 800213c:	2601      	movs	r6, #1
 800213e:	401a      	ands	r2, r3
 8002140:	4690      	mov	r8, r2
 8002142:	e614      	b.n	8001d6e <__aeabi_dsub+0x2e2>
 8002144:	4666      	mov	r6, ip
 8002146:	001f      	movs	r7, r3
 8002148:	3e20      	subs	r6, #32
 800214a:	40f7      	lsrs	r7, r6
 800214c:	2c20      	cmp	r4, #32
 800214e:	d005      	beq.n	800215c <__aeabi_dsub+0x6d0>
 8002150:	2640      	movs	r6, #64	; 0x40
 8002152:	1b36      	subs	r6, r6, r4
 8002154:	40b3      	lsls	r3, r6
 8002156:	464c      	mov	r4, r9
 8002158:	431c      	orrs	r4, r3
 800215a:	46a2      	mov	sl, r4
 800215c:	4654      	mov	r4, sl
 800215e:	1e63      	subs	r3, r4, #1
 8002160:	419c      	sbcs	r4, r3
 8002162:	433c      	orrs	r4, r7
 8002164:	e5c8      	b.n	8001cf8 <__aeabi_dsub+0x26c>
 8002166:	0011      	movs	r1, r2
 8002168:	2300      	movs	r3, #0
 800216a:	2200      	movs	r2, #0
 800216c:	e532      	b.n	8001bd4 <__aeabi_dsub+0x148>
 800216e:	46c0      	nop			; (mov r8, r8)
 8002170:	000007ff 	.word	0x000007ff
 8002174:	ff7fffff 	.word	0xff7fffff
 8002178:	000007fe 	.word	0x000007fe
 800217c:	464a      	mov	r2, r9
 800217e:	1814      	adds	r4, r2, r0
 8002180:	4284      	cmp	r4, r0
 8002182:	4192      	sbcs	r2, r2
 8002184:	185b      	adds	r3, r3, r1
 8002186:	4698      	mov	r8, r3
 8002188:	4252      	negs	r2, r2
 800218a:	4490      	add	r8, r2
 800218c:	e5e9      	b.n	8001d62 <__aeabi_dsub+0x2d6>
 800218e:	4642      	mov	r2, r8
 8002190:	4322      	orrs	r2, r4
 8002192:	d100      	bne.n	8002196 <__aeabi_dsub+0x70a>
 8002194:	e6a6      	b.n	8001ee4 <__aeabi_dsub+0x458>
 8002196:	e5ea      	b.n	8001d6e <__aeabi_dsub+0x2e2>
 8002198:	074b      	lsls	r3, r1, #29
 800219a:	08c2      	lsrs	r2, r0, #3
 800219c:	431a      	orrs	r2, r3
 800219e:	08cb      	lsrs	r3, r1, #3
 80021a0:	e632      	b.n	8001e08 <__aeabi_dsub+0x37c>
 80021a2:	2200      	movs	r2, #0
 80021a4:	4901      	ldr	r1, [pc, #4]	; (80021ac <__aeabi_dsub+0x720>)
 80021a6:	0013      	movs	r3, r2
 80021a8:	e514      	b.n	8001bd4 <__aeabi_dsub+0x148>
 80021aa:	46c0      	nop			; (mov r8, r8)
 80021ac:	000007ff 	.word	0x000007ff

080021b0 <__aeabi_d2iz>:
 80021b0:	000a      	movs	r2, r1
 80021b2:	b530      	push	{r4, r5, lr}
 80021b4:	4c13      	ldr	r4, [pc, #76]	; (8002204 <__aeabi_d2iz+0x54>)
 80021b6:	0053      	lsls	r3, r2, #1
 80021b8:	0309      	lsls	r1, r1, #12
 80021ba:	0005      	movs	r5, r0
 80021bc:	0b09      	lsrs	r1, r1, #12
 80021be:	2000      	movs	r0, #0
 80021c0:	0d5b      	lsrs	r3, r3, #21
 80021c2:	0fd2      	lsrs	r2, r2, #31
 80021c4:	42a3      	cmp	r3, r4
 80021c6:	dd04      	ble.n	80021d2 <__aeabi_d2iz+0x22>
 80021c8:	480f      	ldr	r0, [pc, #60]	; (8002208 <__aeabi_d2iz+0x58>)
 80021ca:	4283      	cmp	r3, r0
 80021cc:	dd02      	ble.n	80021d4 <__aeabi_d2iz+0x24>
 80021ce:	4b0f      	ldr	r3, [pc, #60]	; (800220c <__aeabi_d2iz+0x5c>)
 80021d0:	18d0      	adds	r0, r2, r3
 80021d2:	bd30      	pop	{r4, r5, pc}
 80021d4:	2080      	movs	r0, #128	; 0x80
 80021d6:	0340      	lsls	r0, r0, #13
 80021d8:	4301      	orrs	r1, r0
 80021da:	480d      	ldr	r0, [pc, #52]	; (8002210 <__aeabi_d2iz+0x60>)
 80021dc:	1ac0      	subs	r0, r0, r3
 80021de:	281f      	cmp	r0, #31
 80021e0:	dd08      	ble.n	80021f4 <__aeabi_d2iz+0x44>
 80021e2:	480c      	ldr	r0, [pc, #48]	; (8002214 <__aeabi_d2iz+0x64>)
 80021e4:	1ac3      	subs	r3, r0, r3
 80021e6:	40d9      	lsrs	r1, r3
 80021e8:	000b      	movs	r3, r1
 80021ea:	4258      	negs	r0, r3
 80021ec:	2a00      	cmp	r2, #0
 80021ee:	d1f0      	bne.n	80021d2 <__aeabi_d2iz+0x22>
 80021f0:	0018      	movs	r0, r3
 80021f2:	e7ee      	b.n	80021d2 <__aeabi_d2iz+0x22>
 80021f4:	4c08      	ldr	r4, [pc, #32]	; (8002218 <__aeabi_d2iz+0x68>)
 80021f6:	40c5      	lsrs	r5, r0
 80021f8:	46a4      	mov	ip, r4
 80021fa:	4463      	add	r3, ip
 80021fc:	4099      	lsls	r1, r3
 80021fe:	000b      	movs	r3, r1
 8002200:	432b      	orrs	r3, r5
 8002202:	e7f2      	b.n	80021ea <__aeabi_d2iz+0x3a>
 8002204:	000003fe 	.word	0x000003fe
 8002208:	0000041d 	.word	0x0000041d
 800220c:	7fffffff 	.word	0x7fffffff
 8002210:	00000433 	.word	0x00000433
 8002214:	00000413 	.word	0x00000413
 8002218:	fffffbed 	.word	0xfffffbed

0800221c <__aeabi_i2d>:
 800221c:	b570      	push	{r4, r5, r6, lr}
 800221e:	2800      	cmp	r0, #0
 8002220:	d016      	beq.n	8002250 <__aeabi_i2d+0x34>
 8002222:	17c3      	asrs	r3, r0, #31
 8002224:	18c5      	adds	r5, r0, r3
 8002226:	405d      	eors	r5, r3
 8002228:	0fc4      	lsrs	r4, r0, #31
 800222a:	0028      	movs	r0, r5
 800222c:	f000 f84c 	bl	80022c8 <__clzsi2>
 8002230:	4a11      	ldr	r2, [pc, #68]	; (8002278 <__aeabi_i2d+0x5c>)
 8002232:	1a12      	subs	r2, r2, r0
 8002234:	280a      	cmp	r0, #10
 8002236:	dc16      	bgt.n	8002266 <__aeabi_i2d+0x4a>
 8002238:	0003      	movs	r3, r0
 800223a:	002e      	movs	r6, r5
 800223c:	3315      	adds	r3, #21
 800223e:	409e      	lsls	r6, r3
 8002240:	230b      	movs	r3, #11
 8002242:	1a18      	subs	r0, r3, r0
 8002244:	40c5      	lsrs	r5, r0
 8002246:	0553      	lsls	r3, r2, #21
 8002248:	032d      	lsls	r5, r5, #12
 800224a:	0b2d      	lsrs	r5, r5, #12
 800224c:	0d5b      	lsrs	r3, r3, #21
 800224e:	e003      	b.n	8002258 <__aeabi_i2d+0x3c>
 8002250:	2400      	movs	r4, #0
 8002252:	2300      	movs	r3, #0
 8002254:	2500      	movs	r5, #0
 8002256:	2600      	movs	r6, #0
 8002258:	051b      	lsls	r3, r3, #20
 800225a:	432b      	orrs	r3, r5
 800225c:	07e4      	lsls	r4, r4, #31
 800225e:	4323      	orrs	r3, r4
 8002260:	0030      	movs	r0, r6
 8002262:	0019      	movs	r1, r3
 8002264:	bd70      	pop	{r4, r5, r6, pc}
 8002266:	380b      	subs	r0, #11
 8002268:	4085      	lsls	r5, r0
 800226a:	0553      	lsls	r3, r2, #21
 800226c:	032d      	lsls	r5, r5, #12
 800226e:	2600      	movs	r6, #0
 8002270:	0b2d      	lsrs	r5, r5, #12
 8002272:	0d5b      	lsrs	r3, r3, #21
 8002274:	e7f0      	b.n	8002258 <__aeabi_i2d+0x3c>
 8002276:	46c0      	nop			; (mov r8, r8)
 8002278:	0000041e 	.word	0x0000041e

0800227c <__aeabi_ui2d>:
 800227c:	b510      	push	{r4, lr}
 800227e:	1e04      	subs	r4, r0, #0
 8002280:	d010      	beq.n	80022a4 <__aeabi_ui2d+0x28>
 8002282:	f000 f821 	bl	80022c8 <__clzsi2>
 8002286:	4b0f      	ldr	r3, [pc, #60]	; (80022c4 <__aeabi_ui2d+0x48>)
 8002288:	1a1b      	subs	r3, r3, r0
 800228a:	280a      	cmp	r0, #10
 800228c:	dc11      	bgt.n	80022b2 <__aeabi_ui2d+0x36>
 800228e:	220b      	movs	r2, #11
 8002290:	0021      	movs	r1, r4
 8002292:	1a12      	subs	r2, r2, r0
 8002294:	40d1      	lsrs	r1, r2
 8002296:	3015      	adds	r0, #21
 8002298:	030a      	lsls	r2, r1, #12
 800229a:	055b      	lsls	r3, r3, #21
 800229c:	4084      	lsls	r4, r0
 800229e:	0b12      	lsrs	r2, r2, #12
 80022a0:	0d5b      	lsrs	r3, r3, #21
 80022a2:	e001      	b.n	80022a8 <__aeabi_ui2d+0x2c>
 80022a4:	2300      	movs	r3, #0
 80022a6:	2200      	movs	r2, #0
 80022a8:	051b      	lsls	r3, r3, #20
 80022aa:	4313      	orrs	r3, r2
 80022ac:	0020      	movs	r0, r4
 80022ae:	0019      	movs	r1, r3
 80022b0:	bd10      	pop	{r4, pc}
 80022b2:	0022      	movs	r2, r4
 80022b4:	380b      	subs	r0, #11
 80022b6:	4082      	lsls	r2, r0
 80022b8:	055b      	lsls	r3, r3, #21
 80022ba:	0312      	lsls	r2, r2, #12
 80022bc:	2400      	movs	r4, #0
 80022be:	0b12      	lsrs	r2, r2, #12
 80022c0:	0d5b      	lsrs	r3, r3, #21
 80022c2:	e7f1      	b.n	80022a8 <__aeabi_ui2d+0x2c>
 80022c4:	0000041e 	.word	0x0000041e

080022c8 <__clzsi2>:
 80022c8:	211c      	movs	r1, #28
 80022ca:	2301      	movs	r3, #1
 80022cc:	041b      	lsls	r3, r3, #16
 80022ce:	4298      	cmp	r0, r3
 80022d0:	d301      	bcc.n	80022d6 <__clzsi2+0xe>
 80022d2:	0c00      	lsrs	r0, r0, #16
 80022d4:	3910      	subs	r1, #16
 80022d6:	0a1b      	lsrs	r3, r3, #8
 80022d8:	4298      	cmp	r0, r3
 80022da:	d301      	bcc.n	80022e0 <__clzsi2+0x18>
 80022dc:	0a00      	lsrs	r0, r0, #8
 80022de:	3908      	subs	r1, #8
 80022e0:	091b      	lsrs	r3, r3, #4
 80022e2:	4298      	cmp	r0, r3
 80022e4:	d301      	bcc.n	80022ea <__clzsi2+0x22>
 80022e6:	0900      	lsrs	r0, r0, #4
 80022e8:	3904      	subs	r1, #4
 80022ea:	a202      	add	r2, pc, #8	; (adr r2, 80022f4 <__clzsi2+0x2c>)
 80022ec:	5c10      	ldrb	r0, [r2, r0]
 80022ee:	1840      	adds	r0, r0, r1
 80022f0:	4770      	bx	lr
 80022f2:	46c0      	nop			; (mov r8, r8)
 80022f4:	02020304 	.word	0x02020304
 80022f8:	01010101 	.word	0x01010101
	...

08002304 <__clzdi2>:
 8002304:	b510      	push	{r4, lr}
 8002306:	2900      	cmp	r1, #0
 8002308:	d103      	bne.n	8002312 <__clzdi2+0xe>
 800230a:	f7ff ffdd 	bl	80022c8 <__clzsi2>
 800230e:	3020      	adds	r0, #32
 8002310:	e002      	b.n	8002318 <__clzdi2+0x14>
 8002312:	1c08      	adds	r0, r1, #0
 8002314:	f7ff ffd8 	bl	80022c8 <__clzsi2>
 8002318:	bd10      	pop	{r4, pc}
 800231a:	46c0      	nop			; (mov r8, r8)

0800231c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002320:	f002 f8be 	bl	80044a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002324:	f000 f81a 	bl	800235c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002328:	f000 f9dc 	bl	80026e4 <MX_GPIO_Init>
  MX_I2C1_Init();
 800232c:	f000 f892 	bl	8002454 <MX_I2C1_Init>
  MX_SPI1_Init();
 8002330:	f000 f8d0 	bl	80024d4 <MX_SPI1_Init>
  MX_SPI2_Init();
 8002334:	f000 f906 	bl	8002544 <MX_SPI2_Init>
  MX_TSC_Init();
 8002338:	f000 f93a 	bl	80025b0 <MX_TSC_Init>
  MX_USART1_UART_Init();
 800233c:	f000 f97c 	bl	8002638 <MX_USART1_UART_Init>
  MX_USB_PCD_Init();
 8002340:	f000 f9aa 	bl	8002698 <MX_USB_PCD_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  printf("Hello world\r\n");
 8002344:	4b04      	ldr	r3, [pc, #16]	; (8002358 <main+0x3c>)
 8002346:	0018      	movs	r0, r3
 8002348:	f001 fe5e 	bl	8004008 <printf_>
	  HAL_Delay(1000);
 800234c:	23fa      	movs	r3, #250	; 0xfa
 800234e:	009b      	lsls	r3, r3, #2
 8002350:	0018      	movs	r0, r3
 8002352:	f002 f915 	bl	8004580 <HAL_Delay>
	  printf("Hello world\r\n");
 8002356:	e7f5      	b.n	8002344 <main+0x28>
 8002358:	08006be8 	.word	0x08006be8

0800235c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800235c:	b590      	push	{r4, r7, lr}
 800235e:	b09d      	sub	sp, #116	; 0x74
 8002360:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002362:	2438      	movs	r4, #56	; 0x38
 8002364:	193b      	adds	r3, r7, r4
 8002366:	0018      	movs	r0, r3
 8002368:	2338      	movs	r3, #56	; 0x38
 800236a:	001a      	movs	r2, r3
 800236c:	2100      	movs	r1, #0
 800236e:	f004 fc27 	bl	8006bc0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002372:	2324      	movs	r3, #36	; 0x24
 8002374:	18fb      	adds	r3, r7, r3
 8002376:	0018      	movs	r0, r3
 8002378:	2314      	movs	r3, #20
 800237a:	001a      	movs	r2, r3
 800237c:	2100      	movs	r1, #0
 800237e:	f004 fc1f 	bl	8006bc0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002382:	003b      	movs	r3, r7
 8002384:	0018      	movs	r0, r3
 8002386:	2324      	movs	r3, #36	; 0x24
 8002388:	001a      	movs	r2, r3
 800238a:	2100      	movs	r1, #0
 800238c:	f004 fc18 	bl	8006bc0 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002390:	4b2e      	ldr	r3, [pc, #184]	; (800244c <SystemClock_Config+0xf0>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4a2e      	ldr	r2, [pc, #184]	; (8002450 <SystemClock_Config+0xf4>)
 8002396:	401a      	ands	r2, r3
 8002398:	4b2c      	ldr	r3, [pc, #176]	; (800244c <SystemClock_Config+0xf0>)
 800239a:	2180      	movs	r1, #128	; 0x80
 800239c:	0109      	lsls	r1, r1, #4
 800239e:	430a      	orrs	r2, r1
 80023a0:	601a      	str	r2, [r3, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_HSI48;
 80023a2:	193b      	adds	r3, r7, r4
 80023a4:	2221      	movs	r2, #33	; 0x21
 80023a6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80023a8:	193b      	adds	r3, r7, r4
 80023aa:	22a0      	movs	r2, #160	; 0xa0
 80023ac:	02d2      	lsls	r2, r2, #11
 80023ae:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80023b0:	0021      	movs	r1, r4
 80023b2:	187b      	adds	r3, r7, r1
 80023b4:	2201      	movs	r2, #1
 80023b6:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80023b8:	187b      	adds	r3, r7, r1
 80023ba:	2202      	movs	r2, #2
 80023bc:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80023be:	187b      	adds	r3, r7, r1
 80023c0:	2280      	movs	r2, #128	; 0x80
 80023c2:	0252      	lsls	r2, r2, #9
 80023c4:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_12;
 80023c6:	187b      	adds	r3, r7, r1
 80023c8:	2280      	movs	r2, #128	; 0x80
 80023ca:	0352      	lsls	r2, r2, #13
 80023cc:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_3;
 80023ce:	187b      	adds	r3, r7, r1
 80023d0:	2280      	movs	r2, #128	; 0x80
 80023d2:	0412      	lsls	r2, r2, #16
 80023d4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80023d6:	187b      	adds	r3, r7, r1
 80023d8:	0018      	movs	r0, r3
 80023da:	f002 fda5 	bl	8004f28 <HAL_RCC_OscConfig>
 80023de:	1e03      	subs	r3, r0, #0
 80023e0:	d001      	beq.n	80023e6 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80023e2:	f000 fa2d 	bl	8002840 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80023e6:	2124      	movs	r1, #36	; 0x24
 80023e8:	187b      	adds	r3, r7, r1
 80023ea:	220f      	movs	r2, #15
 80023ec:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80023ee:	187b      	adds	r3, r7, r1
 80023f0:	2203      	movs	r2, #3
 80023f2:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80023f4:	187b      	adds	r3, r7, r1
 80023f6:	2200      	movs	r2, #0
 80023f8:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80023fa:	187b      	adds	r3, r7, r1
 80023fc:	2200      	movs	r2, #0
 80023fe:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002400:	187b      	adds	r3, r7, r1
 8002402:	2200      	movs	r2, #0
 8002404:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002406:	187b      	adds	r3, r7, r1
 8002408:	2101      	movs	r1, #1
 800240a:	0018      	movs	r0, r3
 800240c:	f003 f950 	bl	80056b0 <HAL_RCC_ClockConfig>
 8002410:	1e03      	subs	r3, r0, #0
 8002412:	d001      	beq.n	8002418 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8002414:	f000 fa14 	bl	8002840 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1
 8002418:	003b      	movs	r3, r7
 800241a:	2249      	movs	r2, #73	; 0x49
 800241c:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_USB;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800241e:	003b      	movs	r3, r7
 8002420:	2200      	movs	r2, #0
 8002422:	60da      	str	r2, [r3, #12]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002424:	003b      	movs	r3, r7
 8002426:	2200      	movs	r2, #0
 8002428:	619a      	str	r2, [r3, #24]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800242a:	003b      	movs	r3, r7
 800242c:	2280      	movs	r2, #128	; 0x80
 800242e:	04d2      	lsls	r2, r2, #19
 8002430:	621a      	str	r2, [r3, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002432:	003b      	movs	r3, r7
 8002434:	0018      	movs	r0, r3
 8002436:	f003 fb5f 	bl	8005af8 <HAL_RCCEx_PeriphCLKConfig>
 800243a:	1e03      	subs	r3, r0, #0
 800243c:	d001      	beq.n	8002442 <SystemClock_Config+0xe6>
  {
    Error_Handler();
 800243e:	f000 f9ff 	bl	8002840 <Error_Handler>
  }
}
 8002442:	46c0      	nop			; (mov r8, r8)
 8002444:	46bd      	mov	sp, r7
 8002446:	b01d      	add	sp, #116	; 0x74
 8002448:	bd90      	pop	{r4, r7, pc}
 800244a:	46c0      	nop			; (mov r8, r8)
 800244c:	40007000 	.word	0x40007000
 8002450:	ffffe7ff 	.word	0xffffe7ff

08002454 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002458:	4b1c      	ldr	r3, [pc, #112]	; (80024cc <MX_I2C1_Init+0x78>)
 800245a:	4a1d      	ldr	r2, [pc, #116]	; (80024d0 <MX_I2C1_Init+0x7c>)
 800245c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000708;
 800245e:	4b1b      	ldr	r3, [pc, #108]	; (80024cc <MX_I2C1_Init+0x78>)
 8002460:	22e1      	movs	r2, #225	; 0xe1
 8002462:	00d2      	lsls	r2, r2, #3
 8002464:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002466:	4b19      	ldr	r3, [pc, #100]	; (80024cc <MX_I2C1_Init+0x78>)
 8002468:	2200      	movs	r2, #0
 800246a:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800246c:	4b17      	ldr	r3, [pc, #92]	; (80024cc <MX_I2C1_Init+0x78>)
 800246e:	2201      	movs	r2, #1
 8002470:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002472:	4b16      	ldr	r3, [pc, #88]	; (80024cc <MX_I2C1_Init+0x78>)
 8002474:	2200      	movs	r2, #0
 8002476:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002478:	4b14      	ldr	r3, [pc, #80]	; (80024cc <MX_I2C1_Init+0x78>)
 800247a:	2200      	movs	r2, #0
 800247c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800247e:	4b13      	ldr	r3, [pc, #76]	; (80024cc <MX_I2C1_Init+0x78>)
 8002480:	2200      	movs	r2, #0
 8002482:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002484:	4b11      	ldr	r3, [pc, #68]	; (80024cc <MX_I2C1_Init+0x78>)
 8002486:	2200      	movs	r2, #0
 8002488:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800248a:	4b10      	ldr	r3, [pc, #64]	; (80024cc <MX_I2C1_Init+0x78>)
 800248c:	2200      	movs	r2, #0
 800248e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002490:	4b0e      	ldr	r3, [pc, #56]	; (80024cc <MX_I2C1_Init+0x78>)
 8002492:	0018      	movs	r0, r3
 8002494:	f002 fae0 	bl	8004a58 <HAL_I2C_Init>
 8002498:	1e03      	subs	r3, r0, #0
 800249a:	d001      	beq.n	80024a0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800249c:	f000 f9d0 	bl	8002840 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80024a0:	4b0a      	ldr	r3, [pc, #40]	; (80024cc <MX_I2C1_Init+0x78>)
 80024a2:	2100      	movs	r1, #0
 80024a4:	0018      	movs	r0, r3
 80024a6:	f002 fb6d 	bl	8004b84 <HAL_I2CEx_ConfigAnalogFilter>
 80024aa:	1e03      	subs	r3, r0, #0
 80024ac:	d001      	beq.n	80024b2 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 80024ae:	f000 f9c7 	bl	8002840 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80024b2:	4b06      	ldr	r3, [pc, #24]	; (80024cc <MX_I2C1_Init+0x78>)
 80024b4:	2100      	movs	r1, #0
 80024b6:	0018      	movs	r0, r3
 80024b8:	f002 fbb0 	bl	8004c1c <HAL_I2CEx_ConfigDigitalFilter>
 80024bc:	1e03      	subs	r3, r0, #0
 80024be:	d001      	beq.n	80024c4 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 80024c0:	f000 f9be 	bl	8002840 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80024c4:	46c0      	nop			; (mov r8, r8)
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bd80      	pop	{r7, pc}
 80024ca:	46c0      	nop			; (mov r8, r8)
 80024cc:	20000084 	.word	0x20000084
 80024d0:	40005400 	.word	0x40005400

080024d4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80024d8:	4b18      	ldr	r3, [pc, #96]	; (800253c <MX_SPI1_Init+0x68>)
 80024da:	4a19      	ldr	r2, [pc, #100]	; (8002540 <MX_SPI1_Init+0x6c>)
 80024dc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80024de:	4b17      	ldr	r3, [pc, #92]	; (800253c <MX_SPI1_Init+0x68>)
 80024e0:	2282      	movs	r2, #130	; 0x82
 80024e2:	0052      	lsls	r2, r2, #1
 80024e4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 80024e6:	4b15      	ldr	r3, [pc, #84]	; (800253c <MX_SPI1_Init+0x68>)
 80024e8:	2280      	movs	r2, #128	; 0x80
 80024ea:	0212      	lsls	r2, r2, #8
 80024ec:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80024ee:	4b13      	ldr	r3, [pc, #76]	; (800253c <MX_SPI1_Init+0x68>)
 80024f0:	2200      	movs	r2, #0
 80024f2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80024f4:	4b11      	ldr	r3, [pc, #68]	; (800253c <MX_SPI1_Init+0x68>)
 80024f6:	2200      	movs	r2, #0
 80024f8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80024fa:	4b10      	ldr	r3, [pc, #64]	; (800253c <MX_SPI1_Init+0x68>)
 80024fc:	2200      	movs	r2, #0
 80024fe:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 8002500:	4b0e      	ldr	r3, [pc, #56]	; (800253c <MX_SPI1_Init+0x68>)
 8002502:	2200      	movs	r2, #0
 8002504:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002506:	4b0d      	ldr	r3, [pc, #52]	; (800253c <MX_SPI1_Init+0x68>)
 8002508:	2200      	movs	r2, #0
 800250a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800250c:	4b0b      	ldr	r3, [pc, #44]	; (800253c <MX_SPI1_Init+0x68>)
 800250e:	2200      	movs	r2, #0
 8002510:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002512:	4b0a      	ldr	r3, [pc, #40]	; (800253c <MX_SPI1_Init+0x68>)
 8002514:	2200      	movs	r2, #0
 8002516:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002518:	4b08      	ldr	r3, [pc, #32]	; (800253c <MX_SPI1_Init+0x68>)
 800251a:	2200      	movs	r2, #0
 800251c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800251e:	4b07      	ldr	r3, [pc, #28]	; (800253c <MX_SPI1_Init+0x68>)
 8002520:	2207      	movs	r2, #7
 8002522:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002524:	4b05      	ldr	r3, [pc, #20]	; (800253c <MX_SPI1_Init+0x68>)
 8002526:	0018      	movs	r0, r3
 8002528:	f003 fc4a 	bl	8005dc0 <HAL_SPI_Init>
 800252c:	1e03      	subs	r3, r0, #0
 800252e:	d001      	beq.n	8002534 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002530:	f000 f986 	bl	8002840 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002534:	46c0      	nop			; (mov r8, r8)
 8002536:	46bd      	mov	sp, r7
 8002538:	bd80      	pop	{r7, pc}
 800253a:	46c0      	nop			; (mov r8, r8)
 800253c:	20000154 	.word	0x20000154
 8002540:	40013000 	.word	0x40013000

08002544 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002548:	4b17      	ldr	r3, [pc, #92]	; (80025a8 <MX_SPI2_Init+0x64>)
 800254a:	4a18      	ldr	r2, [pc, #96]	; (80025ac <MX_SPI2_Init+0x68>)
 800254c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800254e:	4b16      	ldr	r3, [pc, #88]	; (80025a8 <MX_SPI2_Init+0x64>)
 8002550:	2282      	movs	r2, #130	; 0x82
 8002552:	0052      	lsls	r2, r2, #1
 8002554:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002556:	4b14      	ldr	r3, [pc, #80]	; (80025a8 <MX_SPI2_Init+0x64>)
 8002558:	2200      	movs	r2, #0
 800255a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800255c:	4b12      	ldr	r3, [pc, #72]	; (80025a8 <MX_SPI2_Init+0x64>)
 800255e:	2200      	movs	r2, #0
 8002560:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002562:	4b11      	ldr	r3, [pc, #68]	; (80025a8 <MX_SPI2_Init+0x64>)
 8002564:	2200      	movs	r2, #0
 8002566:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002568:	4b0f      	ldr	r3, [pc, #60]	; (80025a8 <MX_SPI2_Init+0x64>)
 800256a:	2200      	movs	r2, #0
 800256c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 800256e:	4b0e      	ldr	r3, [pc, #56]	; (80025a8 <MX_SPI2_Init+0x64>)
 8002570:	2200      	movs	r2, #0
 8002572:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002574:	4b0c      	ldr	r3, [pc, #48]	; (80025a8 <MX_SPI2_Init+0x64>)
 8002576:	2200      	movs	r2, #0
 8002578:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800257a:	4b0b      	ldr	r3, [pc, #44]	; (80025a8 <MX_SPI2_Init+0x64>)
 800257c:	2200      	movs	r2, #0
 800257e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002580:	4b09      	ldr	r3, [pc, #36]	; (80025a8 <MX_SPI2_Init+0x64>)
 8002582:	2200      	movs	r2, #0
 8002584:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002586:	4b08      	ldr	r3, [pc, #32]	; (80025a8 <MX_SPI2_Init+0x64>)
 8002588:	2200      	movs	r2, #0
 800258a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 800258c:	4b06      	ldr	r3, [pc, #24]	; (80025a8 <MX_SPI2_Init+0x64>)
 800258e:	2207      	movs	r2, #7
 8002590:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002592:	4b05      	ldr	r3, [pc, #20]	; (80025a8 <MX_SPI2_Init+0x64>)
 8002594:	0018      	movs	r0, r3
 8002596:	f003 fc13 	bl	8005dc0 <HAL_SPI_Init>
 800259a:	1e03      	subs	r3, r0, #0
 800259c:	d001      	beq.n	80025a2 <MX_SPI2_Init+0x5e>
  {
    Error_Handler();
 800259e:	f000 f94f 	bl	8002840 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80025a2:	46c0      	nop			; (mov r8, r8)
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bd80      	pop	{r7, pc}
 80025a8:	2000002c 	.word	0x2000002c
 80025ac:	40003800 	.word	0x40003800

080025b0 <MX_TSC_Init>:
  * @brief TSC Initialization Function
  * @param None
  * @retval None
  */
static void MX_TSC_Init(void)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TSC_Init 1 */

  /* USER CODE END TSC_Init 1 */
  /** Configure the TSC peripheral
  */
  htsc.Instance = TSC;
 80025b4:	4b1e      	ldr	r3, [pc, #120]	; (8002630 <MX_TSC_Init+0x80>)
 80025b6:	4a1f      	ldr	r2, [pc, #124]	; (8002634 <MX_TSC_Init+0x84>)
 80025b8:	601a      	str	r2, [r3, #0]
  htsc.Init.CTPulseHighLength = TSC_CTPH_2CYCLES;
 80025ba:	4b1d      	ldr	r3, [pc, #116]	; (8002630 <MX_TSC_Init+0x80>)
 80025bc:	2280      	movs	r2, #128	; 0x80
 80025be:	0552      	lsls	r2, r2, #21
 80025c0:	605a      	str	r2, [r3, #4]
  htsc.Init.CTPulseLowLength = TSC_CTPL_2CYCLES;
 80025c2:	4b1b      	ldr	r3, [pc, #108]	; (8002630 <MX_TSC_Init+0x80>)
 80025c4:	2280      	movs	r2, #128	; 0x80
 80025c6:	0452      	lsls	r2, r2, #17
 80025c8:	609a      	str	r2, [r3, #8]
  htsc.Init.SpreadSpectrum = DISABLE;
 80025ca:	4b19      	ldr	r3, [pc, #100]	; (8002630 <MX_TSC_Init+0x80>)
 80025cc:	2200      	movs	r2, #0
 80025ce:	731a      	strb	r2, [r3, #12]
  htsc.Init.SpreadSpectrumDeviation = 1;
 80025d0:	4b17      	ldr	r3, [pc, #92]	; (8002630 <MX_TSC_Init+0x80>)
 80025d2:	2201      	movs	r2, #1
 80025d4:	611a      	str	r2, [r3, #16]
  htsc.Init.SpreadSpectrumPrescaler = TSC_SS_PRESC_DIV1;
 80025d6:	4b16      	ldr	r3, [pc, #88]	; (8002630 <MX_TSC_Init+0x80>)
 80025d8:	2200      	movs	r2, #0
 80025da:	615a      	str	r2, [r3, #20]
  htsc.Init.PulseGeneratorPrescaler = TSC_PG_PRESC_DIV4;
 80025dc:	4b14      	ldr	r3, [pc, #80]	; (8002630 <MX_TSC_Init+0x80>)
 80025de:	2280      	movs	r2, #128	; 0x80
 80025e0:	0192      	lsls	r2, r2, #6
 80025e2:	619a      	str	r2, [r3, #24]
  htsc.Init.MaxCountValue = TSC_MCV_8191;
 80025e4:	4b12      	ldr	r3, [pc, #72]	; (8002630 <MX_TSC_Init+0x80>)
 80025e6:	22a0      	movs	r2, #160	; 0xa0
 80025e8:	61da      	str	r2, [r3, #28]
  htsc.Init.IODefaultMode = TSC_IODEF_OUT_PP_LOW;
 80025ea:	4b11      	ldr	r3, [pc, #68]	; (8002630 <MX_TSC_Init+0x80>)
 80025ec:	2200      	movs	r2, #0
 80025ee:	621a      	str	r2, [r3, #32]
  htsc.Init.SynchroPinPolarity = TSC_SYNC_POLARITY_FALLING;
 80025f0:	4b0f      	ldr	r3, [pc, #60]	; (8002630 <MX_TSC_Init+0x80>)
 80025f2:	2200      	movs	r2, #0
 80025f4:	625a      	str	r2, [r3, #36]	; 0x24
  htsc.Init.AcquisitionMode = TSC_ACQ_MODE_NORMAL;
 80025f6:	4b0e      	ldr	r3, [pc, #56]	; (8002630 <MX_TSC_Init+0x80>)
 80025f8:	2200      	movs	r2, #0
 80025fa:	629a      	str	r2, [r3, #40]	; 0x28
  htsc.Init.MaxCountInterrupt = DISABLE;
 80025fc:	4b0c      	ldr	r3, [pc, #48]	; (8002630 <MX_TSC_Init+0x80>)
 80025fe:	222c      	movs	r2, #44	; 0x2c
 8002600:	2100      	movs	r1, #0
 8002602:	5499      	strb	r1, [r3, r2]
  htsc.Init.ChannelIOs = TSC_GROUP1_IO3|TSC_GROUP2_IO3|TSC_GROUP3_IO2;
 8002604:	4b0a      	ldr	r3, [pc, #40]	; (8002630 <MX_TSC_Init+0x80>)
 8002606:	2291      	movs	r2, #145	; 0x91
 8002608:	0092      	lsls	r2, r2, #2
 800260a:	631a      	str	r2, [r3, #48]	; 0x30
  htsc.Init.ShieldIOs = 0;
 800260c:	4b08      	ldr	r3, [pc, #32]	; (8002630 <MX_TSC_Init+0x80>)
 800260e:	2200      	movs	r2, #0
 8002610:	635a      	str	r2, [r3, #52]	; 0x34
  htsc.Init.SamplingIOs = TSC_GROUP1_IO4|TSC_GROUP2_IO4|TSC_GROUP3_IO3;
 8002612:	4b07      	ldr	r3, [pc, #28]	; (8002630 <MX_TSC_Init+0x80>)
 8002614:	2291      	movs	r2, #145	; 0x91
 8002616:	00d2      	lsls	r2, r2, #3
 8002618:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_TSC_Init(&htsc) != HAL_OK)
 800261a:	4b05      	ldr	r3, [pc, #20]	; (8002630 <MX_TSC_Init+0x80>)
 800261c:	0018      	movs	r0, r3
 800261e:	f003 fc63 	bl	8005ee8 <HAL_TSC_Init>
 8002622:	1e03      	subs	r3, r0, #0
 8002624:	d001      	beq.n	800262a <MX_TSC_Init+0x7a>
  {
    Error_Handler();
 8002626:	f000 f90b 	bl	8002840 <Error_Handler>
  }
  /* USER CODE BEGIN TSC_Init 2 */

  /* USER CODE END TSC_Init 2 */

}
 800262a:	46c0      	nop			; (mov r8, r8)
 800262c:	46bd      	mov	sp, r7
 800262e:	bd80      	pop	{r7, pc}
 8002630:	200004a0 	.word	0x200004a0
 8002634:	40024000 	.word	0x40024000

08002638 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800263c:	4b14      	ldr	r3, [pc, #80]	; (8002690 <MX_USART1_UART_Init+0x58>)
 800263e:	4a15      	ldr	r2, [pc, #84]	; (8002694 <MX_USART1_UART_Init+0x5c>)
 8002640:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002642:	4b13      	ldr	r3, [pc, #76]	; (8002690 <MX_USART1_UART_Init+0x58>)
 8002644:	22e1      	movs	r2, #225	; 0xe1
 8002646:	0252      	lsls	r2, r2, #9
 8002648:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800264a:	4b11      	ldr	r3, [pc, #68]	; (8002690 <MX_USART1_UART_Init+0x58>)
 800264c:	2200      	movs	r2, #0
 800264e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002650:	4b0f      	ldr	r3, [pc, #60]	; (8002690 <MX_USART1_UART_Init+0x58>)
 8002652:	2200      	movs	r2, #0
 8002654:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002656:	4b0e      	ldr	r3, [pc, #56]	; (8002690 <MX_USART1_UART_Init+0x58>)
 8002658:	2200      	movs	r2, #0
 800265a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800265c:	4b0c      	ldr	r3, [pc, #48]	; (8002690 <MX_USART1_UART_Init+0x58>)
 800265e:	220c      	movs	r2, #12
 8002660:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002662:	4b0b      	ldr	r3, [pc, #44]	; (8002690 <MX_USART1_UART_Init+0x58>)
 8002664:	2200      	movs	r2, #0
 8002666:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002668:	4b09      	ldr	r3, [pc, #36]	; (8002690 <MX_USART1_UART_Init+0x58>)
 800266a:	2200      	movs	r2, #0
 800266c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800266e:	4b08      	ldr	r3, [pc, #32]	; (8002690 <MX_USART1_UART_Init+0x58>)
 8002670:	2200      	movs	r2, #0
 8002672:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002674:	4b06      	ldr	r3, [pc, #24]	; (8002690 <MX_USART1_UART_Init+0x58>)
 8002676:	2200      	movs	r2, #0
 8002678:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800267a:	4b05      	ldr	r3, [pc, #20]	; (8002690 <MX_USART1_UART_Init+0x58>)
 800267c:	0018      	movs	r0, r3
 800267e:	f003 fcd9 	bl	8006034 <HAL_UART_Init>
 8002682:	1e03      	subs	r3, r0, #0
 8002684:	d001      	beq.n	800268a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8002686:	f000 f8db 	bl	8002840 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800268a:	46c0      	nop			; (mov r8, r8)
 800268c:	46bd      	mov	sp, r7
 800268e:	bd80      	pop	{r7, pc}
 8002690:	200000d0 	.word	0x200000d0
 8002694:	40013800 	.word	0x40013800

08002698 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 800269c:	4b0f      	ldr	r3, [pc, #60]	; (80026dc <MX_USB_PCD_Init+0x44>)
 800269e:	4a10      	ldr	r2, [pc, #64]	; (80026e0 <MX_USB_PCD_Init+0x48>)
 80026a0:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80026a2:	4b0e      	ldr	r3, [pc, #56]	; (80026dc <MX_USB_PCD_Init+0x44>)
 80026a4:	2208      	movs	r2, #8
 80026a6:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80026a8:	4b0c      	ldr	r3, [pc, #48]	; (80026dc <MX_USB_PCD_Init+0x44>)
 80026aa:	2202      	movs	r2, #2
 80026ac:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80026ae:	4b0b      	ldr	r3, [pc, #44]	; (80026dc <MX_USB_PCD_Init+0x44>)
 80026b0:	2202      	movs	r2, #2
 80026b2:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80026b4:	4b09      	ldr	r3, [pc, #36]	; (80026dc <MX_USB_PCD_Init+0x44>)
 80026b6:	2200      	movs	r2, #0
 80026b8:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80026ba:	4b08      	ldr	r3, [pc, #32]	; (80026dc <MX_USB_PCD_Init+0x44>)
 80026bc:	2200      	movs	r2, #0
 80026be:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80026c0:	4b06      	ldr	r3, [pc, #24]	; (80026dc <MX_USB_PCD_Init+0x44>)
 80026c2:	2200      	movs	r2, #0
 80026c4:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80026c6:	4b05      	ldr	r3, [pc, #20]	; (80026dc <MX_USB_PCD_Init+0x44>)
 80026c8:	0018      	movs	r0, r3
 80026ca:	f002 faf3 	bl	8004cb4 <HAL_PCD_Init>
 80026ce:	1e03      	subs	r3, r0, #0
 80026d0:	d001      	beq.n	80026d6 <MX_USB_PCD_Init+0x3e>
  {
    Error_Handler();
 80026d2:	f000 f8b5 	bl	8002840 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 80026d6:	46c0      	nop			; (mov r8, r8)
 80026d8:	46bd      	mov	sp, r7
 80026da:	bd80      	pop	{r7, pc}
 80026dc:	200001ac 	.word	0x200001ac
 80026e0:	40005c00 	.word	0x40005c00

080026e4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80026e4:	b590      	push	{r4, r7, lr}
 80026e6:	b08b      	sub	sp, #44	; 0x2c
 80026e8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026ea:	2414      	movs	r4, #20
 80026ec:	193b      	adds	r3, r7, r4
 80026ee:	0018      	movs	r0, r3
 80026f0:	2314      	movs	r3, #20
 80026f2:	001a      	movs	r2, r3
 80026f4:	2100      	movs	r1, #0
 80026f6:	f004 fa63 	bl	8006bc0 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80026fa:	4b4d      	ldr	r3, [pc, #308]	; (8002830 <MX_GPIO_Init+0x14c>)
 80026fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026fe:	4b4c      	ldr	r3, [pc, #304]	; (8002830 <MX_GPIO_Init+0x14c>)
 8002700:	2104      	movs	r1, #4
 8002702:	430a      	orrs	r2, r1
 8002704:	62da      	str	r2, [r3, #44]	; 0x2c
 8002706:	4b4a      	ldr	r3, [pc, #296]	; (8002830 <MX_GPIO_Init+0x14c>)
 8002708:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800270a:	2204      	movs	r2, #4
 800270c:	4013      	ands	r3, r2
 800270e:	613b      	str	r3, [r7, #16]
 8002710:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002712:	4b47      	ldr	r3, [pc, #284]	; (8002830 <MX_GPIO_Init+0x14c>)
 8002714:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002716:	4b46      	ldr	r3, [pc, #280]	; (8002830 <MX_GPIO_Init+0x14c>)
 8002718:	2180      	movs	r1, #128	; 0x80
 800271a:	430a      	orrs	r2, r1
 800271c:	62da      	str	r2, [r3, #44]	; 0x2c
 800271e:	4b44      	ldr	r3, [pc, #272]	; (8002830 <MX_GPIO_Init+0x14c>)
 8002720:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002722:	2280      	movs	r2, #128	; 0x80
 8002724:	4013      	ands	r3, r2
 8002726:	60fb      	str	r3, [r7, #12]
 8002728:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800272a:	4b41      	ldr	r3, [pc, #260]	; (8002830 <MX_GPIO_Init+0x14c>)
 800272c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800272e:	4b40      	ldr	r3, [pc, #256]	; (8002830 <MX_GPIO_Init+0x14c>)
 8002730:	2101      	movs	r1, #1
 8002732:	430a      	orrs	r2, r1
 8002734:	62da      	str	r2, [r3, #44]	; 0x2c
 8002736:	4b3e      	ldr	r3, [pc, #248]	; (8002830 <MX_GPIO_Init+0x14c>)
 8002738:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800273a:	2201      	movs	r2, #1
 800273c:	4013      	ands	r3, r2
 800273e:	60bb      	str	r3, [r7, #8]
 8002740:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002742:	4b3b      	ldr	r3, [pc, #236]	; (8002830 <MX_GPIO_Init+0x14c>)
 8002744:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002746:	4b3a      	ldr	r3, [pc, #232]	; (8002830 <MX_GPIO_Init+0x14c>)
 8002748:	2102      	movs	r1, #2
 800274a:	430a      	orrs	r2, r1
 800274c:	62da      	str	r2, [r3, #44]	; 0x2c
 800274e:	4b38      	ldr	r3, [pc, #224]	; (8002830 <MX_GPIO_Init+0x14c>)
 8002750:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002752:	2202      	movs	r2, #2
 8002754:	4013      	ands	r3, r2
 8002756:	607b      	str	r3, [r7, #4]
 8002758:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_R_GPIO_Port, LD_R_Pin, GPIO_PIN_RESET);
 800275a:	23a0      	movs	r3, #160	; 0xa0
 800275c:	05db      	lsls	r3, r3, #23
 800275e:	2200      	movs	r2, #0
 8002760:	2120      	movs	r1, #32
 8002762:	0018      	movs	r0, r3
 8002764:	f002 f95a 	bl	8004a1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ePD1_RESET_Pin|ePD1_PWR_ENn_Pin|ePD1_D_C_Pin|LD_G_Pin, GPIO_PIN_RESET);
 8002768:	4932      	ldr	r1, [pc, #200]	; (8002834 <MX_GPIO_Init+0x150>)
 800276a:	4b33      	ldr	r3, [pc, #204]	; (8002838 <MX_GPIO_Init+0x154>)
 800276c:	2200      	movs	r2, #0
 800276e:	0018      	movs	r0, r3
 8002770:	f002 f954 	bl	8004a1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : MFX_IRQ_OUT_Pin */
  GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin;
 8002774:	193b      	adds	r3, r7, r4
 8002776:	2280      	movs	r2, #128	; 0x80
 8002778:	0192      	lsls	r2, r2, #6
 800277a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800277c:	193b      	adds	r3, r7, r4
 800277e:	2288      	movs	r2, #136	; 0x88
 8002780:	0352      	lsls	r2, r2, #13
 8002782:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002784:	193b      	adds	r3, r7, r4
 8002786:	2200      	movs	r2, #0
 8002788:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(MFX_IRQ_OUT_GPIO_Port, &GPIO_InitStruct);
 800278a:	193b      	adds	r3, r7, r4
 800278c:	4a2b      	ldr	r2, [pc, #172]	; (800283c <MX_GPIO_Init+0x158>)
 800278e:	0019      	movs	r1, r3
 8002790:	0010      	movs	r0, r2
 8002792:	f001 ffcd 	bl	8004730 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002796:	193b      	adds	r3, r7, r4
 8002798:	2201      	movs	r2, #1
 800279a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800279c:	193b      	adds	r3, r7, r4
 800279e:	2290      	movs	r2, #144	; 0x90
 80027a0:	0352      	lsls	r2, r2, #13
 80027a2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027a4:	193b      	adds	r3, r7, r4
 80027a6:	2200      	movs	r2, #0
 80027a8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80027aa:	193a      	adds	r2, r7, r4
 80027ac:	23a0      	movs	r3, #160	; 0xa0
 80027ae:	05db      	lsls	r3, r3, #23
 80027b0:	0011      	movs	r1, r2
 80027b2:	0018      	movs	r0, r3
 80027b4:	f001 ffbc 	bl	8004730 <HAL_GPIO_Init>

  /*Configure GPIO pins : MFX_WAKEUP_Pin ePD1_BUSY_Pin */
  GPIO_InitStruct.Pin = MFX_WAKEUP_Pin|ePD1_BUSY_Pin;
 80027b8:	193b      	adds	r3, r7, r4
 80027ba:	2281      	movs	r2, #129	; 0x81
 80027bc:	0052      	lsls	r2, r2, #1
 80027be:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80027c0:	193b      	adds	r3, r7, r4
 80027c2:	2200      	movs	r2, #0
 80027c4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027c6:	193b      	adds	r3, r7, r4
 80027c8:	2200      	movs	r2, #0
 80027ca:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027cc:	193a      	adds	r2, r7, r4
 80027ce:	23a0      	movs	r3, #160	; 0xa0
 80027d0:	05db      	lsls	r3, r3, #23
 80027d2:	0011      	movs	r1, r2
 80027d4:	0018      	movs	r0, r3
 80027d6:	f001 ffab 	bl	8004730 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD_R_Pin */
  GPIO_InitStruct.Pin = LD_R_Pin;
 80027da:	193b      	adds	r3, r7, r4
 80027dc:	2220      	movs	r2, #32
 80027de:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027e0:	193b      	adds	r3, r7, r4
 80027e2:	2201      	movs	r2, #1
 80027e4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027e6:	193b      	adds	r3, r7, r4
 80027e8:	2200      	movs	r2, #0
 80027ea:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027ec:	193b      	adds	r3, r7, r4
 80027ee:	2200      	movs	r2, #0
 80027f0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD_R_GPIO_Port, &GPIO_InitStruct);
 80027f2:	193a      	adds	r2, r7, r4
 80027f4:	23a0      	movs	r3, #160	; 0xa0
 80027f6:	05db      	lsls	r3, r3, #23
 80027f8:	0011      	movs	r1, r2
 80027fa:	0018      	movs	r0, r3
 80027fc:	f001 ff98 	bl	8004730 <HAL_GPIO_Init>

  /*Configure GPIO pins : ePD1_RESET_Pin ePD1_PWR_ENn_Pin ePD1_D_C_Pin LD_G_Pin */
  GPIO_InitStruct.Pin = ePD1_RESET_Pin|ePD1_PWR_ENn_Pin|ePD1_D_C_Pin|LD_G_Pin;
 8002800:	0021      	movs	r1, r4
 8002802:	187b      	adds	r3, r7, r1
 8002804:	4a0b      	ldr	r2, [pc, #44]	; (8002834 <MX_GPIO_Init+0x150>)
 8002806:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002808:	187b      	adds	r3, r7, r1
 800280a:	2201      	movs	r2, #1
 800280c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800280e:	187b      	adds	r3, r7, r1
 8002810:	2200      	movs	r2, #0
 8002812:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002814:	187b      	adds	r3, r7, r1
 8002816:	2200      	movs	r2, #0
 8002818:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800281a:	187b      	adds	r3, r7, r1
 800281c:	4a06      	ldr	r2, [pc, #24]	; (8002838 <MX_GPIO_Init+0x154>)
 800281e:	0019      	movs	r1, r3
 8002820:	0010      	movs	r0, r2
 8002822:	f001 ff85 	bl	8004730 <HAL_GPIO_Init>

}
 8002826:	46c0      	nop			; (mov r8, r8)
 8002828:	46bd      	mov	sp, r7
 800282a:	b00b      	add	sp, #44	; 0x2c
 800282c:	bd90      	pop	{r4, r7, pc}
 800282e:	46c0      	nop			; (mov r8, r8)
 8002830:	40021000 	.word	0x40021000
 8002834:	00000c14 	.word	0x00000c14
 8002838:	50000400 	.word	0x50000400
 800283c:	50000800 	.word	0x50000800

08002840 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002844:	b672      	cpsid	i
}
 8002846:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002848:	e7fe      	b.n	8002848 <Error_Handler+0x8>
	...

0800284c <__putchar>:

extern UART_HandleTypeDef huart1;

static char outchar;

void __putchar(char character) {
 800284c:	b580      	push	{r7, lr}
 800284e:	b082      	sub	sp, #8
 8002850:	af00      	add	r7, sp, #0
 8002852:	0002      	movs	r2, r0
 8002854:	1dfb      	adds	r3, r7, #7
 8002856:	701a      	strb	r2, [r3, #0]
	outchar=character;
 8002858:	4b06      	ldr	r3, [pc, #24]	; (8002874 <__putchar+0x28>)
 800285a:	1dfa      	adds	r2, r7, #7
 800285c:	7812      	ldrb	r2, [r2, #0]
 800285e:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&huart1, &outchar, 1, 0xFFFF);
 8002860:	4b05      	ldr	r3, [pc, #20]	; (8002878 <__putchar+0x2c>)
 8002862:	4904      	ldr	r1, [pc, #16]	; (8002874 <__putchar+0x28>)
 8002864:	4805      	ldr	r0, [pc, #20]	; (800287c <__putchar+0x30>)
 8002866:	2201      	movs	r2, #1
 8002868:	f003 fc38 	bl	80060dc <HAL_UART_Transmit>
}
 800286c:	46c0      	nop			; (mov r8, r8)
 800286e:	46bd      	mov	sp, r7
 8002870:	b002      	add	sp, #8
 8002872:	bd80      	pop	{r7, pc}
 8002874:	20000028 	.word	0x20000028
 8002878:	0000ffff 	.word	0x0000ffff
 800287c:	200000d0 	.word	0x200000d0

08002880 <_out_null>:
        ((char *)buffer)[idx] = character;
    }
}

// internal null output
static inline void _out_null(char character, void *buffer, size_t idx, size_t maxlen) {
 8002880:	b580      	push	{r7, lr}
 8002882:	b084      	sub	sp, #16
 8002884:	af00      	add	r7, sp, #0
 8002886:	60b9      	str	r1, [r7, #8]
 8002888:	607a      	str	r2, [r7, #4]
 800288a:	603b      	str	r3, [r7, #0]
 800288c:	230f      	movs	r3, #15
 800288e:	18fb      	adds	r3, r7, r3
 8002890:	1c02      	adds	r2, r0, #0
 8002892:	701a      	strb	r2, [r3, #0]
    (void)character;
    (void)buffer;
    (void)idx;
    (void)maxlen;
}
 8002894:	46c0      	nop			; (mov r8, r8)
 8002896:	46bd      	mov	sp, r7
 8002898:	b004      	add	sp, #16
 800289a:	bd80      	pop	{r7, pc}

0800289c <_out_char>:

// internal _putchar wrapper
static inline void _out_char(char character, void *buffer, size_t idx, size_t maxlen) {
 800289c:	b580      	push	{r7, lr}
 800289e:	b084      	sub	sp, #16
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	60b9      	str	r1, [r7, #8]
 80028a4:	607a      	str	r2, [r7, #4]
 80028a6:	603b      	str	r3, [r7, #0]
 80028a8:	210f      	movs	r1, #15
 80028aa:	187b      	adds	r3, r7, r1
 80028ac:	1c02      	adds	r2, r0, #0
 80028ae:	701a      	strb	r2, [r3, #0]
    (void)buffer;
    (void)idx;
    (void)maxlen;
    if (character) {
 80028b0:	000a      	movs	r2, r1
 80028b2:	18bb      	adds	r3, r7, r2
 80028b4:	781b      	ldrb	r3, [r3, #0]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d004      	beq.n	80028c4 <_out_char+0x28>
        __putchar(character);
 80028ba:	18bb      	adds	r3, r7, r2
 80028bc:	781b      	ldrb	r3, [r3, #0]
 80028be:	0018      	movs	r0, r3
 80028c0:	f7ff ffc4 	bl	800284c <__putchar>
    }
}
 80028c4:	46c0      	nop			; (mov r8, r8)
 80028c6:	46bd      	mov	sp, r7
 80028c8:	b004      	add	sp, #16
 80028ca:	bd80      	pop	{r7, pc}

080028cc <_strnlen_s>:
    }
}

// internal secure strlen
// \return The length of the string (excluding the terminating 0) limited by 'maxsize'
static inline unsigned int _strnlen_s(const char *str, size_t maxsize) {
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b084      	sub	sp, #16
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
 80028d4:	6039      	str	r1, [r7, #0]
    const char *s;
    for (s = str; *s && maxsize--; ++s)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	60fb      	str	r3, [r7, #12]
 80028da:	e002      	b.n	80028e2 <_strnlen_s+0x16>
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	3301      	adds	r3, #1
 80028e0:	60fb      	str	r3, [r7, #12]
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	781b      	ldrb	r3, [r3, #0]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d004      	beq.n	80028f4 <_strnlen_s+0x28>
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	1e5a      	subs	r2, r3, #1
 80028ee:	603a      	str	r2, [r7, #0]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d1f3      	bne.n	80028dc <_strnlen_s+0x10>
        ;
    return (unsigned int)(s - str);
 80028f4:	68fa      	ldr	r2, [r7, #12]
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	1ad3      	subs	r3, r2, r3
}
 80028fa:	0018      	movs	r0, r3
 80028fc:	46bd      	mov	sp, r7
 80028fe:	b004      	add	sp, #16
 8002900:	bd80      	pop	{r7, pc}

08002902 <_is_digit>:

// internal test if char is a digit (0-9)
// \return true if char is a digit
static inline bool _is_digit(char ch) { return (ch >= '0') && (ch <= '9'); }
 8002902:	b580      	push	{r7, lr}
 8002904:	b082      	sub	sp, #8
 8002906:	af00      	add	r7, sp, #0
 8002908:	0002      	movs	r2, r0
 800290a:	1dfb      	adds	r3, r7, #7
 800290c:	701a      	strb	r2, [r3, #0]
 800290e:	1dfb      	adds	r3, r7, #7
 8002910:	781b      	ldrb	r3, [r3, #0]
 8002912:	2b2f      	cmp	r3, #47	; 0x2f
 8002914:	d905      	bls.n	8002922 <_is_digit+0x20>
 8002916:	1dfb      	adds	r3, r7, #7
 8002918:	781b      	ldrb	r3, [r3, #0]
 800291a:	2b39      	cmp	r3, #57	; 0x39
 800291c:	d801      	bhi.n	8002922 <_is_digit+0x20>
 800291e:	2301      	movs	r3, #1
 8002920:	e000      	b.n	8002924 <_is_digit+0x22>
 8002922:	2300      	movs	r3, #0
 8002924:	1c1a      	adds	r2, r3, #0
 8002926:	2301      	movs	r3, #1
 8002928:	4013      	ands	r3, r2
 800292a:	b2db      	uxtb	r3, r3
 800292c:	0018      	movs	r0, r3
 800292e:	46bd      	mov	sp, r7
 8002930:	b002      	add	sp, #8
 8002932:	bd80      	pop	{r7, pc}

08002934 <_atoi>:

// internal ASCII string to unsigned int conversion
static unsigned int _atoi(const char **str) {
 8002934:	b580      	push	{r7, lr}
 8002936:	b084      	sub	sp, #16
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
    unsigned int i = 0U;
 800293c:	2300      	movs	r3, #0
 800293e:	60fb      	str	r3, [r7, #12]
    while (_is_digit(**str)) {
 8002940:	e00e      	b.n	8002960 <_atoi+0x2c>
        i = i * 10U + (unsigned int)(*((*str)++) - '0');
 8002942:	68fa      	ldr	r2, [r7, #12]
 8002944:	0013      	movs	r3, r2
 8002946:	009b      	lsls	r3, r3, #2
 8002948:	189b      	adds	r3, r3, r2
 800294a:	005b      	lsls	r3, r3, #1
 800294c:	0018      	movs	r0, r3
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	1c59      	adds	r1, r3, #1
 8002954:	687a      	ldr	r2, [r7, #4]
 8002956:	6011      	str	r1, [r2, #0]
 8002958:	781b      	ldrb	r3, [r3, #0]
 800295a:	18c3      	adds	r3, r0, r3
 800295c:	3b30      	subs	r3, #48	; 0x30
 800295e:	60fb      	str	r3, [r7, #12]
    while (_is_digit(**str)) {
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	781b      	ldrb	r3, [r3, #0]
 8002966:	0018      	movs	r0, r3
 8002968:	f7ff ffcb 	bl	8002902 <_is_digit>
 800296c:	1e03      	subs	r3, r0, #0
 800296e:	d1e8      	bne.n	8002942 <_atoi+0xe>
    }
    return i;
 8002970:	68fb      	ldr	r3, [r7, #12]
}
 8002972:	0018      	movs	r0, r3
 8002974:	46bd      	mov	sp, r7
 8002976:	b004      	add	sp, #16
 8002978:	bd80      	pop	{r7, pc}

0800297a <_out_rev>:

// output the specified string in reverse, taking care of any zero-padding
static size_t _out_rev(out_fct_type out, char *buffer, size_t idx, size_t maxlen, const char *buf, size_t len,
                       unsigned int width, unsigned int flags) {
 800297a:	b590      	push	{r4, r7, lr}
 800297c:	b087      	sub	sp, #28
 800297e:	af00      	add	r7, sp, #0
 8002980:	60f8      	str	r0, [r7, #12]
 8002982:	60b9      	str	r1, [r7, #8]
 8002984:	607a      	str	r2, [r7, #4]
 8002986:	603b      	str	r3, [r7, #0]
    const size_t start_idx = idx;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	613b      	str	r3, [r7, #16]

    // pad spaces up to given width
    if (!(flags & FLAGS_LEFT) && !(flags & FLAGS_ZEROPAD)) {
 800298c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800298e:	2202      	movs	r2, #2
 8002990:	4013      	ands	r3, r2
 8002992:	d124      	bne.n	80029de <_out_rev+0x64>
 8002994:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002996:	2201      	movs	r2, #1
 8002998:	4013      	ands	r3, r2
 800299a:	d120      	bne.n	80029de <_out_rev+0x64>
        size_t i;
        for (i = len; i < width; i++) {
 800299c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800299e:	617b      	str	r3, [r7, #20]
 80029a0:	e00a      	b.n	80029b8 <_out_rev+0x3e>
            out(' ', buffer, idx++, maxlen);
 80029a2:	687a      	ldr	r2, [r7, #4]
 80029a4:	1c53      	adds	r3, r2, #1
 80029a6:	607b      	str	r3, [r7, #4]
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	68b9      	ldr	r1, [r7, #8]
 80029ac:	68fc      	ldr	r4, [r7, #12]
 80029ae:	2020      	movs	r0, #32
 80029b0:	47a0      	blx	r4
        for (i = len; i < width; i++) {
 80029b2:	697b      	ldr	r3, [r7, #20]
 80029b4:	3301      	adds	r3, #1
 80029b6:	617b      	str	r3, [r7, #20]
 80029b8:	697a      	ldr	r2, [r7, #20]
 80029ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029bc:	429a      	cmp	r2, r3
 80029be:	d3f0      	bcc.n	80029a2 <_out_rev+0x28>
        }
    }

    // reverse string
    while (len) {
 80029c0:	e00d      	b.n	80029de <_out_rev+0x64>
        out(buf[--len], buffer, idx++, maxlen);
 80029c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029c4:	3b01      	subs	r3, #1
 80029c6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80029c8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80029ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029cc:	18d3      	adds	r3, r2, r3
 80029ce:	7818      	ldrb	r0, [r3, #0]
 80029d0:	687a      	ldr	r2, [r7, #4]
 80029d2:	1c53      	adds	r3, r2, #1
 80029d4:	607b      	str	r3, [r7, #4]
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	68b9      	ldr	r1, [r7, #8]
 80029da:	68fc      	ldr	r4, [r7, #12]
 80029dc:	47a0      	blx	r4
    while (len) {
 80029de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d1ee      	bne.n	80029c2 <_out_rev+0x48>
    }

    // append pad spaces up to given width
    if (flags & FLAGS_LEFT) {
 80029e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80029e6:	2202      	movs	r2, #2
 80029e8:	4013      	ands	r3, r2
 80029ea:	d00e      	beq.n	8002a0a <_out_rev+0x90>
        while (idx - start_idx < width) {
 80029ec:	e007      	b.n	80029fe <_out_rev+0x84>
            out(' ', buffer, idx++, maxlen);
 80029ee:	687a      	ldr	r2, [r7, #4]
 80029f0:	1c53      	adds	r3, r2, #1
 80029f2:	607b      	str	r3, [r7, #4]
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	68b9      	ldr	r1, [r7, #8]
 80029f8:	68fc      	ldr	r4, [r7, #12]
 80029fa:	2020      	movs	r0, #32
 80029fc:	47a0      	blx	r4
        while (idx - start_idx < width) {
 80029fe:	687a      	ldr	r2, [r7, #4]
 8002a00:	693b      	ldr	r3, [r7, #16]
 8002a02:	1ad3      	subs	r3, r2, r3
 8002a04:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002a06:	429a      	cmp	r2, r3
 8002a08:	d8f1      	bhi.n	80029ee <_out_rev+0x74>
        }
    }

    return idx;
 8002a0a:	687b      	ldr	r3, [r7, #4]
}
 8002a0c:	0018      	movs	r0, r3
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	b007      	add	sp, #28
 8002a12:	bd90      	pop	{r4, r7, pc}

08002a14 <_ntoa_format>:

// internal itoa format
static size_t _ntoa_format(out_fct_type out, char *buffer, size_t idx, size_t maxlen, char *buf, size_t len,
                           bool negative, unsigned int base, unsigned int prec, unsigned int width,
                           unsigned int flags) {
 8002a14:	b590      	push	{r4, r7, lr}
 8002a16:	b089      	sub	sp, #36	; 0x24
 8002a18:	af04      	add	r7, sp, #16
 8002a1a:	60f8      	str	r0, [r7, #12]
 8002a1c:	60b9      	str	r1, [r7, #8]
 8002a1e:	607a      	str	r2, [r7, #4]
 8002a20:	603b      	str	r3, [r7, #0]
    // pad leading zeros
    if (!(flags & FLAGS_LEFT)) {
 8002a22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a24:	2202      	movs	r2, #2
 8002a26:	4013      	ands	r3, r2
 8002a28:	d134      	bne.n	8002a94 <_ntoa_format+0x80>
        if (width && (flags & FLAGS_ZEROPAD) && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 8002a2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d017      	beq.n	8002a60 <_ntoa_format+0x4c>
 8002a30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a32:	2201      	movs	r2, #1
 8002a34:	4013      	ands	r3, r2
 8002a36:	d013      	beq.n	8002a60 <_ntoa_format+0x4c>
 8002a38:	2328      	movs	r3, #40	; 0x28
 8002a3a:	18fb      	adds	r3, r7, r3
 8002a3c:	781b      	ldrb	r3, [r3, #0]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d103      	bne.n	8002a4a <_ntoa_format+0x36>
 8002a42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a44:	220c      	movs	r2, #12
 8002a46:	4013      	ands	r3, r2
 8002a48:	d00a      	beq.n	8002a60 <_ntoa_format+0x4c>
            width--;
 8002a4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a4c:	3b01      	subs	r3, #1
 8002a4e:	637b      	str	r3, [r7, #52]	; 0x34
        }
        while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8002a50:	e006      	b.n	8002a60 <_ntoa_format+0x4c>
            buf[len++] = '0';
 8002a52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a54:	1c5a      	adds	r2, r3, #1
 8002a56:	627a      	str	r2, [r7, #36]	; 0x24
 8002a58:	6a3a      	ldr	r2, [r7, #32]
 8002a5a:	18d3      	adds	r3, r2, r3
 8002a5c:	2230      	movs	r2, #48	; 0x30
 8002a5e:	701a      	strb	r2, [r3, #0]
        while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8002a60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a64:	429a      	cmp	r2, r3
 8002a66:	d20a      	bcs.n	8002a7e <_ntoa_format+0x6a>
 8002a68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a6a:	2b1f      	cmp	r3, #31
 8002a6c:	d9f1      	bls.n	8002a52 <_ntoa_format+0x3e>
        }
        while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8002a6e:	e006      	b.n	8002a7e <_ntoa_format+0x6a>
            buf[len++] = '0';
 8002a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a72:	1c5a      	adds	r2, r3, #1
 8002a74:	627a      	str	r2, [r7, #36]	; 0x24
 8002a76:	6a3a      	ldr	r2, [r7, #32]
 8002a78:	18d3      	adds	r3, r2, r3
 8002a7a:	2230      	movs	r2, #48	; 0x30
 8002a7c:	701a      	strb	r2, [r3, #0]
        while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8002a7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a80:	2201      	movs	r2, #1
 8002a82:	4013      	ands	r3, r2
 8002a84:	d006      	beq.n	8002a94 <_ntoa_format+0x80>
 8002a86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a8a:	429a      	cmp	r2, r3
 8002a8c:	d202      	bcs.n	8002a94 <_ntoa_format+0x80>
 8002a8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a90:	2b1f      	cmp	r3, #31
 8002a92:	d9ed      	bls.n	8002a70 <_ntoa_format+0x5c>
        }
    }

    // handle hash
    if (flags & FLAGS_HASH) {
 8002a94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a96:	2210      	movs	r2, #16
 8002a98:	4013      	ands	r3, r2
 8002a9a:	d056      	beq.n	8002b4a <_ntoa_format+0x136>
        if (!(flags & FLAGS_PRECISION) && len && ((len == prec) || (len == width))) {
 8002a9c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002a9e:	2380      	movs	r3, #128	; 0x80
 8002aa0:	00db      	lsls	r3, r3, #3
 8002aa2:	4013      	ands	r3, r2
 8002aa4:	d116      	bne.n	8002ad4 <_ntoa_format+0xc0>
 8002aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d013      	beq.n	8002ad4 <_ntoa_format+0xc0>
 8002aac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002aae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ab0:	429a      	cmp	r2, r3
 8002ab2:	d003      	beq.n	8002abc <_ntoa_format+0xa8>
 8002ab4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ab6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ab8:	429a      	cmp	r2, r3
 8002aba:	d10b      	bne.n	8002ad4 <_ntoa_format+0xc0>
            len--;
 8002abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002abe:	3b01      	subs	r3, #1
 8002ac0:	627b      	str	r3, [r7, #36]	; 0x24
            if (len && (base == 16U)) {
 8002ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d005      	beq.n	8002ad4 <_ntoa_format+0xc0>
 8002ac8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002aca:	2b10      	cmp	r3, #16
 8002acc:	d102      	bne.n	8002ad4 <_ntoa_format+0xc0>
                len--;
 8002ace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ad0:	3b01      	subs	r3, #1
 8002ad2:	627b      	str	r3, [r7, #36]	; 0x24
            }
        }
        if ((base == 16U) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8002ad4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ad6:	2b10      	cmp	r3, #16
 8002ad8:	d10e      	bne.n	8002af8 <_ntoa_format+0xe4>
 8002ada:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002adc:	2220      	movs	r2, #32
 8002ade:	4013      	ands	r3, r2
 8002ae0:	d10a      	bne.n	8002af8 <_ntoa_format+0xe4>
 8002ae2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ae4:	2b1f      	cmp	r3, #31
 8002ae6:	d807      	bhi.n	8002af8 <_ntoa_format+0xe4>
            buf[len++] = 'x';
 8002ae8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aea:	1c5a      	adds	r2, r3, #1
 8002aec:	627a      	str	r2, [r7, #36]	; 0x24
 8002aee:	6a3a      	ldr	r2, [r7, #32]
 8002af0:	18d3      	adds	r3, r2, r3
 8002af2:	2278      	movs	r2, #120	; 0x78
 8002af4:	701a      	strb	r2, [r3, #0]
 8002af6:	e01e      	b.n	8002b36 <_ntoa_format+0x122>
        } else if ((base == 16U) && (flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8002af8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002afa:	2b10      	cmp	r3, #16
 8002afc:	d10e      	bne.n	8002b1c <_ntoa_format+0x108>
 8002afe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b00:	2220      	movs	r2, #32
 8002b02:	4013      	ands	r3, r2
 8002b04:	d00a      	beq.n	8002b1c <_ntoa_format+0x108>
 8002b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b08:	2b1f      	cmp	r3, #31
 8002b0a:	d807      	bhi.n	8002b1c <_ntoa_format+0x108>
            buf[len++] = 'X';
 8002b0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b0e:	1c5a      	adds	r2, r3, #1
 8002b10:	627a      	str	r2, [r7, #36]	; 0x24
 8002b12:	6a3a      	ldr	r2, [r7, #32]
 8002b14:	18d3      	adds	r3, r2, r3
 8002b16:	2258      	movs	r2, #88	; 0x58
 8002b18:	701a      	strb	r2, [r3, #0]
 8002b1a:	e00c      	b.n	8002b36 <_ntoa_format+0x122>
        } else if ((base == 2U) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8002b1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b1e:	2b02      	cmp	r3, #2
 8002b20:	d109      	bne.n	8002b36 <_ntoa_format+0x122>
 8002b22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b24:	2b1f      	cmp	r3, #31
 8002b26:	d806      	bhi.n	8002b36 <_ntoa_format+0x122>
            buf[len++] = 'b';
 8002b28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b2a:	1c5a      	adds	r2, r3, #1
 8002b2c:	627a      	str	r2, [r7, #36]	; 0x24
 8002b2e:	6a3a      	ldr	r2, [r7, #32]
 8002b30:	18d3      	adds	r3, r2, r3
 8002b32:	2262      	movs	r2, #98	; 0x62
 8002b34:	701a      	strb	r2, [r3, #0]
        }
        if (len < PRINTF_NTOA_BUFFER_SIZE) {
 8002b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b38:	2b1f      	cmp	r3, #31
 8002b3a:	d806      	bhi.n	8002b4a <_ntoa_format+0x136>
            buf[len++] = '0';
 8002b3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b3e:	1c5a      	adds	r2, r3, #1
 8002b40:	627a      	str	r2, [r7, #36]	; 0x24
 8002b42:	6a3a      	ldr	r2, [r7, #32]
 8002b44:	18d3      	adds	r3, r2, r3
 8002b46:	2230      	movs	r2, #48	; 0x30
 8002b48:	701a      	strb	r2, [r3, #0]
        }
    }

    if (len < PRINTF_NTOA_BUFFER_SIZE) {
 8002b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b4c:	2b1f      	cmp	r3, #31
 8002b4e:	d823      	bhi.n	8002b98 <_ntoa_format+0x184>
        if (negative) {
 8002b50:	2328      	movs	r3, #40	; 0x28
 8002b52:	18fb      	adds	r3, r7, r3
 8002b54:	781b      	ldrb	r3, [r3, #0]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d007      	beq.n	8002b6a <_ntoa_format+0x156>
            buf[len++] = '-';
 8002b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b5c:	1c5a      	adds	r2, r3, #1
 8002b5e:	627a      	str	r2, [r7, #36]	; 0x24
 8002b60:	6a3a      	ldr	r2, [r7, #32]
 8002b62:	18d3      	adds	r3, r2, r3
 8002b64:	222d      	movs	r2, #45	; 0x2d
 8002b66:	701a      	strb	r2, [r3, #0]
 8002b68:	e016      	b.n	8002b98 <_ntoa_format+0x184>
        } else if (flags & FLAGS_PLUS) {
 8002b6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b6c:	2204      	movs	r2, #4
 8002b6e:	4013      	ands	r3, r2
 8002b70:	d007      	beq.n	8002b82 <_ntoa_format+0x16e>
            buf[len++] = '+'; // ignore the space if the '+' exists
 8002b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b74:	1c5a      	adds	r2, r3, #1
 8002b76:	627a      	str	r2, [r7, #36]	; 0x24
 8002b78:	6a3a      	ldr	r2, [r7, #32]
 8002b7a:	18d3      	adds	r3, r2, r3
 8002b7c:	222b      	movs	r2, #43	; 0x2b
 8002b7e:	701a      	strb	r2, [r3, #0]
 8002b80:	e00a      	b.n	8002b98 <_ntoa_format+0x184>
        } else if (flags & FLAGS_SPACE) {
 8002b82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b84:	2208      	movs	r2, #8
 8002b86:	4013      	ands	r3, r2
 8002b88:	d006      	beq.n	8002b98 <_ntoa_format+0x184>
            buf[len++] = ' ';
 8002b8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b8c:	1c5a      	adds	r2, r3, #1
 8002b8e:	627a      	str	r2, [r7, #36]	; 0x24
 8002b90:	6a3a      	ldr	r2, [r7, #32]
 8002b92:	18d3      	adds	r3, r2, r3
 8002b94:	2220      	movs	r2, #32
 8002b96:	701a      	strb	r2, [r3, #0]
        }
    }

    return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 8002b98:	683c      	ldr	r4, [r7, #0]
 8002b9a:	687a      	ldr	r2, [r7, #4]
 8002b9c:	68b9      	ldr	r1, [r7, #8]
 8002b9e:	68f8      	ldr	r0, [r7, #12]
 8002ba0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ba2:	9303      	str	r3, [sp, #12]
 8002ba4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ba6:	9302      	str	r3, [sp, #8]
 8002ba8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002baa:	9301      	str	r3, [sp, #4]
 8002bac:	6a3b      	ldr	r3, [r7, #32]
 8002bae:	9300      	str	r3, [sp, #0]
 8002bb0:	0023      	movs	r3, r4
 8002bb2:	f7ff fee2 	bl	800297a <_out_rev>
 8002bb6:	0003      	movs	r3, r0
}
 8002bb8:	0018      	movs	r0, r3
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	b005      	add	sp, #20
 8002bbe:	bd90      	pop	{r4, r7, pc}

08002bc0 <_ntoa_long>:

// internal itoa for 'long' type
static size_t _ntoa_long(out_fct_type out, char *buffer, size_t idx, size_t maxlen, unsigned long value,
                         bool negative, unsigned long base, unsigned int prec, unsigned int width,
                         unsigned int flags) {
 8002bc0:	b590      	push	{r4, r7, lr}
 8002bc2:	b097      	sub	sp, #92	; 0x5c
 8002bc4:	af08      	add	r7, sp, #32
 8002bc6:	60f8      	str	r0, [r7, #12]
 8002bc8:	60b9      	str	r1, [r7, #8]
 8002bca:	607a      	str	r2, [r7, #4]
 8002bcc:	603b      	str	r3, [r7, #0]
    char buf[PRINTF_NTOA_BUFFER_SIZE];
    size_t len = 0U;
 8002bce:	2300      	movs	r3, #0
 8002bd0:	637b      	str	r3, [r7, #52]	; 0x34

    // no hash for 0 values
    if (!value) {
 8002bd2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d103      	bne.n	8002be0 <_ntoa_long+0x20>
        flags &= ~FLAGS_HASH;
 8002bd8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002bda:	2210      	movs	r2, #16
 8002bdc:	4393      	bics	r3, r2
 8002bde:	65fb      	str	r3, [r7, #92]	; 0x5c
    }

    // write if precision != 0 and value is != 0
    if (!(flags & FLAGS_PRECISION) || value) {
 8002be0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8002be2:	2380      	movs	r3, #128	; 0x80
 8002be4:	00db      	lsls	r3, r3, #3
 8002be6:	4013      	ands	r3, r2
 8002be8:	d002      	beq.n	8002bf0 <_ntoa_long+0x30>
 8002bea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d033      	beq.n	8002c58 <_ntoa_long+0x98>
        do {
            const char digit = (char)(value % base);
 8002bf0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002bf2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002bf4:	0018      	movs	r0, r3
 8002bf6:	f7fd fb0d 	bl	8000214 <__aeabi_uidivmod>
 8002bfa:	000b      	movs	r3, r1
 8002bfc:	001a      	movs	r2, r3
 8002bfe:	2133      	movs	r1, #51	; 0x33
 8002c00:	187b      	adds	r3, r7, r1
 8002c02:	701a      	strb	r2, [r3, #0]
            buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 8002c04:	000a      	movs	r2, r1
 8002c06:	18bb      	adds	r3, r7, r2
 8002c08:	781b      	ldrb	r3, [r3, #0]
 8002c0a:	2b09      	cmp	r3, #9
 8002c0c:	d804      	bhi.n	8002c18 <_ntoa_long+0x58>
 8002c0e:	18bb      	adds	r3, r7, r2
 8002c10:	781b      	ldrb	r3, [r3, #0]
 8002c12:	3330      	adds	r3, #48	; 0x30
 8002c14:	b2da      	uxtb	r2, r3
 8002c16:	e00d      	b.n	8002c34 <_ntoa_long+0x74>
 8002c18:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002c1a:	2220      	movs	r2, #32
 8002c1c:	4013      	ands	r3, r2
 8002c1e:	d001      	beq.n	8002c24 <_ntoa_long+0x64>
 8002c20:	2341      	movs	r3, #65	; 0x41
 8002c22:	e000      	b.n	8002c26 <_ntoa_long+0x66>
 8002c24:	2361      	movs	r3, #97	; 0x61
 8002c26:	2233      	movs	r2, #51	; 0x33
 8002c28:	18ba      	adds	r2, r7, r2
 8002c2a:	7812      	ldrb	r2, [r2, #0]
 8002c2c:	189b      	adds	r3, r3, r2
 8002c2e:	b2db      	uxtb	r3, r3
 8002c30:	3b0a      	subs	r3, #10
 8002c32:	b2da      	uxtb	r2, r3
 8002c34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c36:	1c59      	adds	r1, r3, #1
 8002c38:	6379      	str	r1, [r7, #52]	; 0x34
 8002c3a:	2110      	movs	r1, #16
 8002c3c:	1879      	adds	r1, r7, r1
 8002c3e:	54ca      	strb	r2, [r1, r3]
            value /= base;
 8002c40:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002c42:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8002c44:	f7fd fa60 	bl	8000108 <__udivsi3>
 8002c48:	0003      	movs	r3, r0
 8002c4a:	64bb      	str	r3, [r7, #72]	; 0x48
        } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 8002c4c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d002      	beq.n	8002c58 <_ntoa_long+0x98>
 8002c52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c54:	2b1f      	cmp	r3, #31
 8002c56:	d9cb      	bls.n	8002bf0 <_ntoa_long+0x30>
    }

    return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 8002c58:	683c      	ldr	r4, [r7, #0]
 8002c5a:	687a      	ldr	r2, [r7, #4]
 8002c5c:	68b9      	ldr	r1, [r7, #8]
 8002c5e:	68f8      	ldr	r0, [r7, #12]
 8002c60:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002c62:	9306      	str	r3, [sp, #24]
 8002c64:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002c66:	9305      	str	r3, [sp, #20]
 8002c68:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002c6a:	9304      	str	r3, [sp, #16]
 8002c6c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002c6e:	9303      	str	r3, [sp, #12]
 8002c70:	234c      	movs	r3, #76	; 0x4c
 8002c72:	18fb      	adds	r3, r7, r3
 8002c74:	781b      	ldrb	r3, [r3, #0]
 8002c76:	9302      	str	r3, [sp, #8]
 8002c78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c7a:	9301      	str	r3, [sp, #4]
 8002c7c:	2310      	movs	r3, #16
 8002c7e:	18fb      	adds	r3, r7, r3
 8002c80:	9300      	str	r3, [sp, #0]
 8002c82:	0023      	movs	r3, r4
 8002c84:	f7ff fec6 	bl	8002a14 <_ntoa_format>
 8002c88:	0003      	movs	r3, r0
}
 8002c8a:	0018      	movs	r0, r3
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	b00f      	add	sp, #60	; 0x3c
 8002c90:	bd90      	pop	{r4, r7, pc}

08002c92 <_ntoa_long_long>:

// internal itoa for 'long long' type
#if defined(PRINTF_SUPPORT_LONG_LONG)
static size_t _ntoa_long_long(out_fct_type out, char *buffer, size_t idx, size_t maxlen, unsigned long long value,
                              bool negative, unsigned long long base, unsigned int prec, unsigned int width,
                              unsigned int flags) {
 8002c92:	b5b0      	push	{r4, r5, r7, lr}
 8002c94:	b096      	sub	sp, #88	; 0x58
 8002c96:	af08      	add	r7, sp, #32
 8002c98:	60f8      	str	r0, [r7, #12]
 8002c9a:	60b9      	str	r1, [r7, #8]
 8002c9c:	607a      	str	r2, [r7, #4]
 8002c9e:	603b      	str	r3, [r7, #0]
    char buf[PRINTF_NTOA_BUFFER_SIZE];
    size_t len = 0U;
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	637b      	str	r3, [r7, #52]	; 0x34

    // no hash for 0 values
    if (!value) {
 8002ca4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002ca6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002ca8:	4313      	orrs	r3, r2
 8002caa:	d103      	bne.n	8002cb4 <_ntoa_long_long+0x22>
        flags &= ~FLAGS_HASH;
 8002cac:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002cae:	2210      	movs	r2, #16
 8002cb0:	4393      	bics	r3, r2
 8002cb2:	66bb      	str	r3, [r7, #104]	; 0x68
    }

    // write if precision != 0 and value is != 0
    if (!(flags & FLAGS_PRECISION) || value) {
 8002cb4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8002cb6:	2380      	movs	r3, #128	; 0x80
 8002cb8:	00db      	lsls	r3, r3, #3
 8002cba:	4013      	ands	r3, r2
 8002cbc:	d003      	beq.n	8002cc6 <_ntoa_long_long+0x34>
 8002cbe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002cc0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002cc2:	4313      	orrs	r3, r2
 8002cc4:	d03a      	beq.n	8002d3c <_ntoa_long_long+0xaa>
        do {
            const char digit = (char)(value % base);
 8002cc6:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8002cc8:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8002cca:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002ccc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002cce:	f7fd fbcf 	bl	8000470 <__aeabi_uldivmod>
 8002cd2:	0010      	movs	r0, r2
 8002cd4:	0019      	movs	r1, r3
 8002cd6:	2433      	movs	r4, #51	; 0x33
 8002cd8:	193b      	adds	r3, r7, r4
 8002cda:	1c02      	adds	r2, r0, #0
 8002cdc:	701a      	strb	r2, [r3, #0]
            buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 8002cde:	0022      	movs	r2, r4
 8002ce0:	18bb      	adds	r3, r7, r2
 8002ce2:	781b      	ldrb	r3, [r3, #0]
 8002ce4:	2b09      	cmp	r3, #9
 8002ce6:	d804      	bhi.n	8002cf2 <_ntoa_long_long+0x60>
 8002ce8:	18bb      	adds	r3, r7, r2
 8002cea:	781b      	ldrb	r3, [r3, #0]
 8002cec:	3330      	adds	r3, #48	; 0x30
 8002cee:	b2da      	uxtb	r2, r3
 8002cf0:	e00d      	b.n	8002d0e <_ntoa_long_long+0x7c>
 8002cf2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002cf4:	2220      	movs	r2, #32
 8002cf6:	4013      	ands	r3, r2
 8002cf8:	d001      	beq.n	8002cfe <_ntoa_long_long+0x6c>
 8002cfa:	2341      	movs	r3, #65	; 0x41
 8002cfc:	e000      	b.n	8002d00 <_ntoa_long_long+0x6e>
 8002cfe:	2361      	movs	r3, #97	; 0x61
 8002d00:	2233      	movs	r2, #51	; 0x33
 8002d02:	18ba      	adds	r2, r7, r2
 8002d04:	7812      	ldrb	r2, [r2, #0]
 8002d06:	189b      	adds	r3, r3, r2
 8002d08:	b2db      	uxtb	r3, r3
 8002d0a:	3b0a      	subs	r3, #10
 8002d0c:	b2da      	uxtb	r2, r3
 8002d0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d10:	1c59      	adds	r1, r3, #1
 8002d12:	6379      	str	r1, [r7, #52]	; 0x34
 8002d14:	2110      	movs	r1, #16
 8002d16:	1879      	adds	r1, r7, r1
 8002d18:	54ca      	strb	r2, [r1, r3]
            value /= base;
 8002d1a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002d1c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002d1e:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8002d20:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8002d22:	f7fd fba5 	bl	8000470 <__aeabi_uldivmod>
 8002d26:	0002      	movs	r2, r0
 8002d28:	000b      	movs	r3, r1
 8002d2a:	64ba      	str	r2, [r7, #72]	; 0x48
 8002d2c:	64fb      	str	r3, [r7, #76]	; 0x4c
        } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 8002d2e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002d30:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002d32:	4313      	orrs	r3, r2
 8002d34:	d002      	beq.n	8002d3c <_ntoa_long_long+0xaa>
 8002d36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d38:	2b1f      	cmp	r3, #31
 8002d3a:	d9c4      	bls.n	8002cc6 <_ntoa_long_long+0x34>
    }

    return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 8002d3c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002d3e:	683d      	ldr	r5, [r7, #0]
 8002d40:	687c      	ldr	r4, [r7, #4]
 8002d42:	68b9      	ldr	r1, [r7, #8]
 8002d44:	68f8      	ldr	r0, [r7, #12]
 8002d46:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8002d48:	9206      	str	r2, [sp, #24]
 8002d4a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8002d4c:	9205      	str	r2, [sp, #20]
 8002d4e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002d50:	9204      	str	r2, [sp, #16]
 8002d52:	9303      	str	r3, [sp, #12]
 8002d54:	2350      	movs	r3, #80	; 0x50
 8002d56:	18fb      	adds	r3, r7, r3
 8002d58:	781b      	ldrb	r3, [r3, #0]
 8002d5a:	9302      	str	r3, [sp, #8]
 8002d5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d5e:	9301      	str	r3, [sp, #4]
 8002d60:	2310      	movs	r3, #16
 8002d62:	18fb      	adds	r3, r7, r3
 8002d64:	9300      	str	r3, [sp, #0]
 8002d66:	002b      	movs	r3, r5
 8002d68:	0022      	movs	r2, r4
 8002d6a:	f7ff fe53 	bl	8002a14 <_ntoa_format>
 8002d6e:	0003      	movs	r3, r0
}
 8002d70:	0018      	movs	r0, r3
 8002d72:	46bd      	mov	sp, r7
 8002d74:	b00e      	add	sp, #56	; 0x38
 8002d76:	bdb0      	pop	{r4, r5, r7, pc}

08002d78 <_ftoa>:
                    unsigned int width, unsigned int flags);
#endif

// internal ftoa for fixed decimal floating point
static size_t _ftoa(out_fct_type out, char *buffer, size_t idx, size_t maxlen, double value, unsigned int prec,
                    unsigned int width, unsigned int flags) {
 8002d78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d7a:	b09d      	sub	sp, #116	; 0x74
 8002d7c:	af06      	add	r7, sp, #24
 8002d7e:	60f8      	str	r0, [r7, #12]
 8002d80:	60b9      	str	r1, [r7, #8]
 8002d82:	607a      	str	r2, [r7, #4]
 8002d84:	603b      	str	r3, [r7, #0]
    char buf[PRINTF_FTOA_BUFFER_SIZE];
    size_t len = 0U;
 8002d86:	2300      	movs	r3, #0
 8002d88:	657b      	str	r3, [r7, #84]	; 0x54
    double diff = 0.0;
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	63ba      	str	r2, [r7, #56]	; 0x38
 8002d90:	63fb      	str	r3, [r7, #60]	; 0x3c

    // powers of 10
    static const double pow10[] = {1, 10, 100, 1000, 10000, 100000, 1000000, 10000000, 100000000, 1000000000};

    // test for special values
    if (value != value)
 8002d92:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8002d94:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002d96:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8002d98:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8002d9a:	f7fd fb3b 	bl	8000414 <__aeabi_dcmpeq>
 8002d9e:	1e03      	subs	r3, r0, #0
 8002da0:	d112      	bne.n	8002dc8 <_ftoa+0x50>
        return _out_rev(out, buffer, idx, maxlen, "nan", 3, width, flags);
 8002da2:	683c      	ldr	r4, [r7, #0]
 8002da4:	687a      	ldr	r2, [r7, #4]
 8002da6:	68b9      	ldr	r1, [r7, #8]
 8002da8:	68f8      	ldr	r0, [r7, #12]
 8002daa:	2380      	movs	r3, #128	; 0x80
 8002dac:	18fb      	adds	r3, r7, r3
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	9303      	str	r3, [sp, #12]
 8002db2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002db4:	9302      	str	r3, [sp, #8]
 8002db6:	2303      	movs	r3, #3
 8002db8:	9301      	str	r3, [sp, #4]
 8002dba:	4bbf      	ldr	r3, [pc, #764]	; (80030b8 <_ftoa+0x340>)
 8002dbc:	9300      	str	r3, [sp, #0]
 8002dbe:	0023      	movs	r3, r4
 8002dc0:	f7ff fddb 	bl	800297a <_out_rev>
 8002dc4:	0003      	movs	r3, r0
 8002dc6:	e211      	b.n	80031ec <_ftoa+0x474>
    if (value < -DBL_MAX)
 8002dc8:	2201      	movs	r2, #1
 8002dca:	4252      	negs	r2, r2
 8002dcc:	4bbb      	ldr	r3, [pc, #748]	; (80030bc <_ftoa+0x344>)
 8002dce:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8002dd0:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8002dd2:	f7fd fb25 	bl	8000420 <__aeabi_dcmplt>
 8002dd6:	1e03      	subs	r3, r0, #0
 8002dd8:	d012      	beq.n	8002e00 <_ftoa+0x88>
        return _out_rev(out, buffer, idx, maxlen, "fni-", 4, width, flags);
 8002dda:	683c      	ldr	r4, [r7, #0]
 8002ddc:	687a      	ldr	r2, [r7, #4]
 8002dde:	68b9      	ldr	r1, [r7, #8]
 8002de0:	68f8      	ldr	r0, [r7, #12]
 8002de2:	2380      	movs	r3, #128	; 0x80
 8002de4:	18fb      	adds	r3, r7, r3
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	9303      	str	r3, [sp, #12]
 8002dea:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002dec:	9302      	str	r3, [sp, #8]
 8002dee:	2304      	movs	r3, #4
 8002df0:	9301      	str	r3, [sp, #4]
 8002df2:	4bb3      	ldr	r3, [pc, #716]	; (80030c0 <_ftoa+0x348>)
 8002df4:	9300      	str	r3, [sp, #0]
 8002df6:	0023      	movs	r3, r4
 8002df8:	f7ff fdbf 	bl	800297a <_out_rev>
 8002dfc:	0003      	movs	r3, r0
 8002dfe:	e1f5      	b.n	80031ec <_ftoa+0x474>
    if (value > DBL_MAX)
 8002e00:	2201      	movs	r2, #1
 8002e02:	4252      	negs	r2, r2
 8002e04:	4baf      	ldr	r3, [pc, #700]	; (80030c4 <_ftoa+0x34c>)
 8002e06:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8002e08:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8002e0a:	f7fd fb1d 	bl	8000448 <__aeabi_dcmpgt>
 8002e0e:	1e03      	subs	r3, r0, #0
 8002e10:	d024      	beq.n	8002e5c <_ftoa+0xe4>
        return _out_rev(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni",
 8002e12:	2380      	movs	r3, #128	; 0x80
 8002e14:	18fb      	adds	r3, r7, r3
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	2204      	movs	r2, #4
 8002e1a:	4013      	ands	r3, r2
 8002e1c:	d001      	beq.n	8002e22 <_ftoa+0xaa>
 8002e1e:	4baa      	ldr	r3, [pc, #680]	; (80030c8 <_ftoa+0x350>)
 8002e20:	e000      	b.n	8002e24 <_ftoa+0xac>
 8002e22:	4baa      	ldr	r3, [pc, #680]	; (80030cc <_ftoa+0x354>)
                        (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);
 8002e24:	2280      	movs	r2, #128	; 0x80
 8002e26:	18ba      	adds	r2, r7, r2
 8002e28:	6812      	ldr	r2, [r2, #0]
 8002e2a:	2104      	movs	r1, #4
 8002e2c:	400a      	ands	r2, r1
        return _out_rev(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni",
 8002e2e:	d001      	beq.n	8002e34 <_ftoa+0xbc>
 8002e30:	2204      	movs	r2, #4
 8002e32:	e000      	b.n	8002e36 <_ftoa+0xbe>
 8002e34:	2203      	movs	r2, #3
 8002e36:	683e      	ldr	r6, [r7, #0]
 8002e38:	687d      	ldr	r5, [r7, #4]
 8002e3a:	68bc      	ldr	r4, [r7, #8]
 8002e3c:	68f8      	ldr	r0, [r7, #12]
 8002e3e:	2180      	movs	r1, #128	; 0x80
 8002e40:	1879      	adds	r1, r7, r1
 8002e42:	6809      	ldr	r1, [r1, #0]
 8002e44:	9103      	str	r1, [sp, #12]
 8002e46:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002e48:	9102      	str	r1, [sp, #8]
 8002e4a:	9201      	str	r2, [sp, #4]
 8002e4c:	9300      	str	r3, [sp, #0]
 8002e4e:	0033      	movs	r3, r6
 8002e50:	002a      	movs	r2, r5
 8002e52:	0021      	movs	r1, r4
 8002e54:	f7ff fd91 	bl	800297a <_out_rev>
 8002e58:	0003      	movs	r3, r0
 8002e5a:	e1c7      	b.n	80031ec <_ftoa+0x474>

    // test for very large values
    // standard printf behavior is to print EVERY whole number digit -- which could be 100s of characters
    // overflowing your buffers == bad
    if ((value > PRINTF_MAX_FLOAT) || (value < -PRINTF_MAX_FLOAT)) {
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	4b9c      	ldr	r3, [pc, #624]	; (80030d0 <_ftoa+0x358>)
 8002e60:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8002e62:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8002e64:	f7fd faf0 	bl	8000448 <__aeabi_dcmpgt>
 8002e68:	1e03      	subs	r3, r0, #0
 8002e6a:	d107      	bne.n	8002e7c <_ftoa+0x104>
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	4b99      	ldr	r3, [pc, #612]	; (80030d4 <_ftoa+0x35c>)
 8002e70:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8002e72:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8002e74:	f7fd fad4 	bl	8000420 <__aeabi_dcmplt>
 8002e78:	1e03      	subs	r3, r0, #0
 8002e7a:	d015      	beq.n	8002ea8 <_ftoa+0x130>
#if defined(PRINTF_SUPPORT_EXPONENTIAL)
        return _etoa(out, buffer, idx, maxlen, value, prec, width, flags);
 8002e7c:	683d      	ldr	r5, [r7, #0]
 8002e7e:	687c      	ldr	r4, [r7, #4]
 8002e80:	68b9      	ldr	r1, [r7, #8]
 8002e82:	68f8      	ldr	r0, [r7, #12]
 8002e84:	2380      	movs	r3, #128	; 0x80
 8002e86:	18fb      	adds	r3, r7, r3
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	9304      	str	r3, [sp, #16]
 8002e8c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002e8e:	9303      	str	r3, [sp, #12]
 8002e90:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002e92:	9302      	str	r3, [sp, #8]
 8002e94:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8002e96:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002e98:	9200      	str	r2, [sp, #0]
 8002e9a:	9301      	str	r3, [sp, #4]
 8002e9c:	002b      	movs	r3, r5
 8002e9e:	0022      	movs	r2, r4
 8002ea0:	f000 f9a8 	bl	80031f4 <_etoa>
 8002ea4:	0003      	movs	r3, r0
 8002ea6:	e1a1      	b.n	80031ec <_ftoa+0x474>
        return 0U;
#endif
    }

    // test for negative
    bool negative = false;
 8002ea8:	2453      	movs	r4, #83	; 0x53
 8002eaa:	193b      	adds	r3, r7, r4
 8002eac:	2200      	movs	r2, #0
 8002eae:	701a      	strb	r2, [r3, #0]
    if (value < 0) {
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8002eb6:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8002eb8:	f7fd fab2 	bl	8000420 <__aeabi_dcmplt>
 8002ebc:	1e03      	subs	r3, r0, #0
 8002ebe:	d00c      	beq.n	8002eda <_ftoa+0x162>
        negative = true;
 8002ec0:	193b      	adds	r3, r7, r4
 8002ec2:	2201      	movs	r2, #1
 8002ec4:	701a      	strb	r2, [r3, #0]
        value = 0 - value;
 8002ec6:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8002ec8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002eca:	2000      	movs	r0, #0
 8002ecc:	2100      	movs	r1, #0
 8002ece:	f7fe fddd 	bl	8001a8c <__aeabi_dsub>
 8002ed2:	0002      	movs	r2, r0
 8002ed4:	000b      	movs	r3, r1
 8002ed6:	673a      	str	r2, [r7, #112]	; 0x70
 8002ed8:	677b      	str	r3, [r7, #116]	; 0x74
    }

    // set default precision, if not set explicitly
    if (!(flags & FLAGS_PRECISION)) {
 8002eda:	2380      	movs	r3, #128	; 0x80
 8002edc:	18fb      	adds	r3, r7, r3
 8002ede:	681a      	ldr	r2, [r3, #0]
 8002ee0:	2380      	movs	r3, #128	; 0x80
 8002ee2:	00db      	lsls	r3, r3, #3
 8002ee4:	4013      	ands	r3, r2
 8002ee6:	d10c      	bne.n	8002f02 <_ftoa+0x18a>
        prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 8002ee8:	2306      	movs	r3, #6
 8002eea:	67bb      	str	r3, [r7, #120]	; 0x78
    }
    // limit precision to 9, cause a prec >= 10 can lead to overflow errors
    while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 8002eec:	e009      	b.n	8002f02 <_ftoa+0x18a>
        buf[len++] = '0';
 8002eee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002ef0:	1c5a      	adds	r2, r3, #1
 8002ef2:	657a      	str	r2, [r7, #84]	; 0x54
 8002ef4:	2210      	movs	r2, #16
 8002ef6:	18ba      	adds	r2, r7, r2
 8002ef8:	2130      	movs	r1, #48	; 0x30
 8002efa:	54d1      	strb	r1, [r2, r3]
        prec--;
 8002efc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002efe:	3b01      	subs	r3, #1
 8002f00:	67bb      	str	r3, [r7, #120]	; 0x78
    while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 8002f02:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002f04:	2b1f      	cmp	r3, #31
 8002f06:	d802      	bhi.n	8002f0e <_ftoa+0x196>
 8002f08:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002f0a:	2b09      	cmp	r3, #9
 8002f0c:	d8ef      	bhi.n	8002eee <_ftoa+0x176>
    }

    int whole = (int)value;
 8002f0e:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8002f10:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8002f12:	f7ff f94d 	bl	80021b0 <__aeabi_d2iz>
 8002f16:	0003      	movs	r3, r0
 8002f18:	64fb      	str	r3, [r7, #76]	; 0x4c
    double tmp = (value - whole) * pow10[prec];
 8002f1a:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8002f1c:	f7ff f97e 	bl	800221c <__aeabi_i2d>
 8002f20:	0002      	movs	r2, r0
 8002f22:	000b      	movs	r3, r1
 8002f24:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8002f26:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8002f28:	f7fe fdb0 	bl	8001a8c <__aeabi_dsub>
 8002f2c:	0002      	movs	r2, r0
 8002f2e:	000b      	movs	r3, r1
 8002f30:	0010      	movs	r0, r2
 8002f32:	0019      	movs	r1, r3
 8002f34:	4a68      	ldr	r2, [pc, #416]	; (80030d8 <_ftoa+0x360>)
 8002f36:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002f38:	00db      	lsls	r3, r3, #3
 8002f3a:	18d3      	adds	r3, r2, r3
 8002f3c:	681a      	ldr	r2, [r3, #0]
 8002f3e:	685b      	ldr	r3, [r3, #4]
 8002f40:	f7fe fb38 	bl	80015b4 <__aeabi_dmul>
 8002f44:	0002      	movs	r2, r0
 8002f46:	000b      	movs	r3, r1
 8002f48:	633a      	str	r2, [r7, #48]	; 0x30
 8002f4a:	637b      	str	r3, [r7, #52]	; 0x34
    unsigned long frac = (unsigned long)tmp;
 8002f4c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002f4e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002f50:	f7fd fad6 	bl	8000500 <__aeabi_d2uiz>
 8002f54:	0003      	movs	r3, r0
 8002f56:	64bb      	str	r3, [r7, #72]	; 0x48
    diff = tmp - frac;
 8002f58:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8002f5a:	f7ff f98f 	bl	800227c <__aeabi_ui2d>
 8002f5e:	0002      	movs	r2, r0
 8002f60:	000b      	movs	r3, r1
 8002f62:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002f64:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002f66:	f7fe fd91 	bl	8001a8c <__aeabi_dsub>
 8002f6a:	0002      	movs	r2, r0
 8002f6c:	000b      	movs	r3, r1
 8002f6e:	63ba      	str	r2, [r7, #56]	; 0x38
 8002f70:	63fb      	str	r3, [r7, #60]	; 0x3c

    if (diff > 0.5) {
 8002f72:	2200      	movs	r2, #0
 8002f74:	4b59      	ldr	r3, [pc, #356]	; (80030dc <_ftoa+0x364>)
 8002f76:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002f78:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002f7a:	f7fd fa65 	bl	8000448 <__aeabi_dcmpgt>
 8002f7e:	1e03      	subs	r3, r0, #0
 8002f80:	d015      	beq.n	8002fae <_ftoa+0x236>
        ++frac;
 8002f82:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002f84:	3301      	adds	r3, #1
 8002f86:	64bb      	str	r3, [r7, #72]	; 0x48
        // handle rollover, e.g. case 0.99 with prec 1 is 1.0
        if (frac >= pow10[prec]) {
 8002f88:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8002f8a:	f7ff f977 	bl	800227c <__aeabi_ui2d>
 8002f8e:	4a52      	ldr	r2, [pc, #328]	; (80030d8 <_ftoa+0x360>)
 8002f90:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002f92:	00db      	lsls	r3, r3, #3
 8002f94:	18d3      	adds	r3, r2, r3
 8002f96:	681a      	ldr	r2, [r3, #0]
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	f7fd fa5f 	bl	800045c <__aeabi_dcmpge>
 8002f9e:	1e03      	subs	r3, r0, #0
 8002fa0:	d017      	beq.n	8002fd2 <_ftoa+0x25a>
            frac = 0;
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	64bb      	str	r3, [r7, #72]	; 0x48
            ++whole;
 8002fa6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002fa8:	3301      	adds	r3, #1
 8002faa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002fac:	e011      	b.n	8002fd2 <_ftoa+0x25a>
        }
    } else if (diff < 0.5) {
 8002fae:	2200      	movs	r2, #0
 8002fb0:	4b4a      	ldr	r3, [pc, #296]	; (80030dc <_ftoa+0x364>)
 8002fb2:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002fb4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002fb6:	f7fd fa33 	bl	8000420 <__aeabi_dcmplt>
 8002fba:	1e03      	subs	r3, r0, #0
 8002fbc:	d109      	bne.n	8002fd2 <_ftoa+0x25a>
    } else if ((frac == 0U) || (frac & 1U)) {
 8002fbe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d003      	beq.n	8002fcc <_ftoa+0x254>
 8002fc4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002fc6:	2201      	movs	r2, #1
 8002fc8:	4013      	ands	r3, r2
 8002fca:	d002      	beq.n	8002fd2 <_ftoa+0x25a>
        // if halfway, round up if odd OR if last digit is 0
        ++frac;
 8002fcc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002fce:	3301      	adds	r3, #1
 8002fd0:	64bb      	str	r3, [r7, #72]	; 0x48
    }

    if (prec == 0U) {
 8002fd2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d12f      	bne.n	8003038 <_ftoa+0x2c0>
        diff = value - (double)whole;
 8002fd8:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8002fda:	f7ff f91f 	bl	800221c <__aeabi_i2d>
 8002fde:	0002      	movs	r2, r0
 8002fe0:	000b      	movs	r3, r1
 8002fe2:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8002fe4:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8002fe6:	f7fe fd51 	bl	8001a8c <__aeabi_dsub>
 8002fea:	0002      	movs	r2, r0
 8002fec:	000b      	movs	r3, r1
 8002fee:	63ba      	str	r2, [r7, #56]	; 0x38
 8002ff0:	63fb      	str	r3, [r7, #60]	; 0x3c
        if ((!(diff < 0.5) || (diff > 0.5)) && (whole & 1)) {
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	1c1c      	adds	r4, r3, #0
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	4b38      	ldr	r3, [pc, #224]	; (80030dc <_ftoa+0x364>)
 8002ffa:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002ffc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002ffe:	f7fd fa0f 	bl	8000420 <__aeabi_dcmplt>
 8003002:	1e03      	subs	r3, r0, #0
 8003004:	d101      	bne.n	800300a <_ftoa+0x292>
 8003006:	2300      	movs	r3, #0
 8003008:	1c1c      	adds	r4, r3, #0
 800300a:	b2e3      	uxtb	r3, r4
 800300c:	2201      	movs	r2, #1
 800300e:	4053      	eors	r3, r2
 8003010:	b2db      	uxtb	r3, r3
 8003012:	2b00      	cmp	r3, #0
 8003014:	d107      	bne.n	8003026 <_ftoa+0x2ae>
 8003016:	2200      	movs	r2, #0
 8003018:	4b30      	ldr	r3, [pc, #192]	; (80030dc <_ftoa+0x364>)
 800301a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800301c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800301e:	f7fd fa13 	bl	8000448 <__aeabi_dcmpgt>
 8003022:	1e03      	subs	r3, r0, #0
 8003024:	d046      	beq.n	80030b4 <_ftoa+0x33c>
 8003026:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003028:	2201      	movs	r2, #1
 800302a:	4013      	ands	r3, r2
 800302c:	d100      	bne.n	8003030 <_ftoa+0x2b8>
 800302e:	e070      	b.n	8003112 <_ftoa+0x39a>
            // exactly 0.5 and ODD, then round up
            // 1.5 -> 2, but 2.5 -> 2
            ++whole;
 8003030:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003032:	3301      	adds	r3, #1
 8003034:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003036:	e06c      	b.n	8003112 <_ftoa+0x39a>
        }
    } else {
        unsigned int count = prec;
 8003038:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800303a:	647b      	str	r3, [r7, #68]	; 0x44
        // now do fractional part, as an unsigned number
        while (len < PRINTF_FTOA_BUFFER_SIZE) {
 800303c:	e01b      	b.n	8003076 <_ftoa+0x2fe>
            --count;
 800303e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003040:	3b01      	subs	r3, #1
 8003042:	647b      	str	r3, [r7, #68]	; 0x44
            buf[len++] = (char)(48U + (frac % 10U));
 8003044:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003046:	210a      	movs	r1, #10
 8003048:	0018      	movs	r0, r3
 800304a:	f7fd f8e3 	bl	8000214 <__aeabi_uidivmod>
 800304e:	000b      	movs	r3, r1
 8003050:	b2da      	uxtb	r2, r3
 8003052:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003054:	1c59      	adds	r1, r3, #1
 8003056:	6579      	str	r1, [r7, #84]	; 0x54
 8003058:	3230      	adds	r2, #48	; 0x30
 800305a:	b2d1      	uxtb	r1, r2
 800305c:	2210      	movs	r2, #16
 800305e:	18ba      	adds	r2, r7, r2
 8003060:	54d1      	strb	r1, [r2, r3]
            if (!(frac /= 10U)) {
 8003062:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003064:	210a      	movs	r1, #10
 8003066:	0018      	movs	r0, r3
 8003068:	f7fd f84e 	bl	8000108 <__udivsi3>
 800306c:	0003      	movs	r3, r0
 800306e:	64bb      	str	r3, [r7, #72]	; 0x48
 8003070:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003072:	2b00      	cmp	r3, #0
 8003074:	d003      	beq.n	800307e <_ftoa+0x306>
        while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8003076:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003078:	2b1f      	cmp	r3, #31
 800307a:	d9e0      	bls.n	800303e <_ftoa+0x2c6>
 800307c:	e008      	b.n	8003090 <_ftoa+0x318>
                break;
 800307e:	46c0      	nop			; (mov r8, r8)
            }
        }
        // add extra 0s
        while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 8003080:	e006      	b.n	8003090 <_ftoa+0x318>
            buf[len++] = '0';
 8003082:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003084:	1c5a      	adds	r2, r3, #1
 8003086:	657a      	str	r2, [r7, #84]	; 0x54
 8003088:	2210      	movs	r2, #16
 800308a:	18ba      	adds	r2, r7, r2
 800308c:	2130      	movs	r1, #48	; 0x30
 800308e:	54d1      	strb	r1, [r2, r3]
        while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 8003090:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003092:	2b1f      	cmp	r3, #31
 8003094:	d804      	bhi.n	80030a0 <_ftoa+0x328>
 8003096:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003098:	1e5a      	subs	r2, r3, #1
 800309a:	647a      	str	r2, [r7, #68]	; 0x44
 800309c:	2b00      	cmp	r3, #0
 800309e:	d1f0      	bne.n	8003082 <_ftoa+0x30a>
        }
        if (len < PRINTF_FTOA_BUFFER_SIZE) {
 80030a0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80030a2:	2b1f      	cmp	r3, #31
 80030a4:	d835      	bhi.n	8003112 <_ftoa+0x39a>
            // add decimal
            buf[len++] = '.';
 80030a6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80030a8:	1c5a      	adds	r2, r3, #1
 80030aa:	657a      	str	r2, [r7, #84]	; 0x54
 80030ac:	2210      	movs	r2, #16
 80030ae:	18ba      	adds	r2, r7, r2
 80030b0:	212e      	movs	r1, #46	; 0x2e
 80030b2:	54d1      	strb	r1, [r2, r3]
        }
    }

    // do whole part, number is reversed
    while (len < PRINTF_FTOA_BUFFER_SIZE) {
 80030b4:	e02d      	b.n	8003112 <_ftoa+0x39a>
 80030b6:	46c0      	nop			; (mov r8, r8)
 80030b8:	08006bf8 	.word	0x08006bf8
 80030bc:	ffefffff 	.word	0xffefffff
 80030c0:	08006bfc 	.word	0x08006bfc
 80030c4:	7fefffff 	.word	0x7fefffff
 80030c8:	08006c04 	.word	0x08006c04
 80030cc:	08006c0c 	.word	0x08006c0c
 80030d0:	41cdcd65 	.word	0x41cdcd65
 80030d4:	c1cdcd65 	.word	0xc1cdcd65
 80030d8:	08006e70 	.word	0x08006e70
 80030dc:	3fe00000 	.word	0x3fe00000
        buf[len++] = (char)(48 + (whole % 10));
 80030e0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80030e2:	210a      	movs	r1, #10
 80030e4:	0018      	movs	r0, r3
 80030e6:	f7fd f97f 	bl	80003e8 <__aeabi_idivmod>
 80030ea:	000b      	movs	r3, r1
 80030ec:	b2da      	uxtb	r2, r3
 80030ee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80030f0:	1c59      	adds	r1, r3, #1
 80030f2:	6579      	str	r1, [r7, #84]	; 0x54
 80030f4:	3230      	adds	r2, #48	; 0x30
 80030f6:	b2d1      	uxtb	r1, r2
 80030f8:	2210      	movs	r2, #16
 80030fa:	18ba      	adds	r2, r7, r2
 80030fc:	54d1      	strb	r1, [r2, r3]
        if (!(whole /= 10)) {
 80030fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003100:	210a      	movs	r1, #10
 8003102:	0018      	movs	r0, r3
 8003104:	f7fd f88a 	bl	800021c <__divsi3>
 8003108:	0003      	movs	r3, r0
 800310a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800310c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800310e:	2b00      	cmp	r3, #0
 8003110:	d003      	beq.n	800311a <_ftoa+0x3a2>
    while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8003112:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003114:	2b1f      	cmp	r3, #31
 8003116:	d9e3      	bls.n	80030e0 <_ftoa+0x368>
 8003118:	e000      	b.n	800311c <_ftoa+0x3a4>
            break;
 800311a:	46c0      	nop			; (mov r8, r8)
        }
    }

    // pad leading zeros
    if (!(flags & FLAGS_LEFT) && (flags & FLAGS_ZEROPAD)) {
 800311c:	2180      	movs	r1, #128	; 0x80
 800311e:	187b      	adds	r3, r7, r1
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	2202      	movs	r2, #2
 8003124:	4013      	ands	r3, r2
 8003126:	d123      	bne.n	8003170 <_ftoa+0x3f8>
 8003128:	187b      	adds	r3, r7, r1
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	2201      	movs	r2, #1
 800312e:	4013      	ands	r3, r2
 8003130:	d01e      	beq.n	8003170 <_ftoa+0x3f8>
        if (width && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 8003132:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003134:	2b00      	cmp	r3, #0
 8003136:	d014      	beq.n	8003162 <_ftoa+0x3ea>
 8003138:	2353      	movs	r3, #83	; 0x53
 800313a:	18fb      	adds	r3, r7, r3
 800313c:	781b      	ldrb	r3, [r3, #0]
 800313e:	2b00      	cmp	r3, #0
 8003140:	d104      	bne.n	800314c <_ftoa+0x3d4>
 8003142:	187b      	adds	r3, r7, r1
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	220c      	movs	r2, #12
 8003148:	4013      	ands	r3, r2
 800314a:	d00a      	beq.n	8003162 <_ftoa+0x3ea>
            width--;
 800314c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800314e:	3b01      	subs	r3, #1
 8003150:	67fb      	str	r3, [r7, #124]	; 0x7c
        }
        while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 8003152:	e006      	b.n	8003162 <_ftoa+0x3ea>
            buf[len++] = '0';
 8003154:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003156:	1c5a      	adds	r2, r3, #1
 8003158:	657a      	str	r2, [r7, #84]	; 0x54
 800315a:	2210      	movs	r2, #16
 800315c:	18ba      	adds	r2, r7, r2
 800315e:	2130      	movs	r1, #48	; 0x30
 8003160:	54d1      	strb	r1, [r2, r3]
        while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 8003162:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003164:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003166:	429a      	cmp	r2, r3
 8003168:	d202      	bcs.n	8003170 <_ftoa+0x3f8>
 800316a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800316c:	2b1f      	cmp	r3, #31
 800316e:	d9f1      	bls.n	8003154 <_ftoa+0x3dc>
        }
    }

    if (len < PRINTF_FTOA_BUFFER_SIZE) {
 8003170:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003172:	2b1f      	cmp	r3, #31
 8003174:	d827      	bhi.n	80031c6 <_ftoa+0x44e>
        if (negative) {
 8003176:	2353      	movs	r3, #83	; 0x53
 8003178:	18fb      	adds	r3, r7, r3
 800317a:	781b      	ldrb	r3, [r3, #0]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d007      	beq.n	8003190 <_ftoa+0x418>
            buf[len++] = '-';
 8003180:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003182:	1c5a      	adds	r2, r3, #1
 8003184:	657a      	str	r2, [r7, #84]	; 0x54
 8003186:	2210      	movs	r2, #16
 8003188:	18ba      	adds	r2, r7, r2
 800318a:	212d      	movs	r1, #45	; 0x2d
 800318c:	54d1      	strb	r1, [r2, r3]
 800318e:	e01a      	b.n	80031c6 <_ftoa+0x44e>
        } else if (flags & FLAGS_PLUS) {
 8003190:	2380      	movs	r3, #128	; 0x80
 8003192:	18fb      	adds	r3, r7, r3
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	2204      	movs	r2, #4
 8003198:	4013      	ands	r3, r2
 800319a:	d007      	beq.n	80031ac <_ftoa+0x434>
            buf[len++] = '+'; // ignore the space if the '+' exists
 800319c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800319e:	1c5a      	adds	r2, r3, #1
 80031a0:	657a      	str	r2, [r7, #84]	; 0x54
 80031a2:	2210      	movs	r2, #16
 80031a4:	18ba      	adds	r2, r7, r2
 80031a6:	212b      	movs	r1, #43	; 0x2b
 80031a8:	54d1      	strb	r1, [r2, r3]
 80031aa:	e00c      	b.n	80031c6 <_ftoa+0x44e>
        } else if (flags & FLAGS_SPACE) {
 80031ac:	2380      	movs	r3, #128	; 0x80
 80031ae:	18fb      	adds	r3, r7, r3
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	2208      	movs	r2, #8
 80031b4:	4013      	ands	r3, r2
 80031b6:	d006      	beq.n	80031c6 <_ftoa+0x44e>
            buf[len++] = ' ';
 80031b8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80031ba:	1c5a      	adds	r2, r3, #1
 80031bc:	657a      	str	r2, [r7, #84]	; 0x54
 80031be:	2210      	movs	r2, #16
 80031c0:	18ba      	adds	r2, r7, r2
 80031c2:	2120      	movs	r1, #32
 80031c4:	54d1      	strb	r1, [r2, r3]
        }
    }

    return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 80031c6:	683c      	ldr	r4, [r7, #0]
 80031c8:	687a      	ldr	r2, [r7, #4]
 80031ca:	68b9      	ldr	r1, [r7, #8]
 80031cc:	68f8      	ldr	r0, [r7, #12]
 80031ce:	2380      	movs	r3, #128	; 0x80
 80031d0:	18fb      	adds	r3, r7, r3
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	9303      	str	r3, [sp, #12]
 80031d6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80031d8:	9302      	str	r3, [sp, #8]
 80031da:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80031dc:	9301      	str	r3, [sp, #4]
 80031de:	2310      	movs	r3, #16
 80031e0:	18fb      	adds	r3, r7, r3
 80031e2:	9300      	str	r3, [sp, #0]
 80031e4:	0023      	movs	r3, r4
 80031e6:	f7ff fbc8 	bl	800297a <_out_rev>
 80031ea:	0003      	movs	r3, r0
}
 80031ec:	0018      	movs	r0, r3
 80031ee:	46bd      	mov	sp, r7
 80031f0:	b017      	add	sp, #92	; 0x5c
 80031f2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080031f4 <_etoa>:

#if defined(PRINTF_SUPPORT_EXPONENTIAL)
// internal ftoa variant for exponential floating-point type, contributed by Martijn Jasperse
// <m.jasperse@gmail.com>
static size_t _etoa(out_fct_type out, char *buffer, size_t idx, size_t maxlen, double value, unsigned int prec,
                    unsigned int width, unsigned int flags) {
 80031f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80031f6:	b0a5      	sub	sp, #148	; 0x94
 80031f8:	af06      	add	r7, sp, #24
 80031fa:	63f8      	str	r0, [r7, #60]	; 0x3c
 80031fc:	63b9      	str	r1, [r7, #56]	; 0x38
 80031fe:	637a      	str	r2, [r7, #52]	; 0x34
 8003200:	633b      	str	r3, [r7, #48]	; 0x30
    // check for NaN and special values
    if ((value != value) || (value > DBL_MAX) || (value < -DBL_MAX)) {
 8003202:	2690      	movs	r6, #144	; 0x90
 8003204:	19bb      	adds	r3, r7, r6
 8003206:	681a      	ldr	r2, [r3, #0]
 8003208:	685b      	ldr	r3, [r3, #4]
 800320a:	19b9      	adds	r1, r7, r6
 800320c:	6808      	ldr	r0, [r1, #0]
 800320e:	6849      	ldr	r1, [r1, #4]
 8003210:	f7fd f900 	bl	8000414 <__aeabi_dcmpeq>
 8003214:	1e03      	subs	r3, r0, #0
 8003216:	d013      	beq.n	8003240 <_etoa+0x4c>
 8003218:	2201      	movs	r2, #1
 800321a:	4252      	negs	r2, r2
 800321c:	4bd9      	ldr	r3, [pc, #868]	; (8003584 <_etoa+0x390>)
 800321e:	19b9      	adds	r1, r7, r6
 8003220:	6808      	ldr	r0, [r1, #0]
 8003222:	6849      	ldr	r1, [r1, #4]
 8003224:	f7fd f910 	bl	8000448 <__aeabi_dcmpgt>
 8003228:	1e03      	subs	r3, r0, #0
 800322a:	d109      	bne.n	8003240 <_etoa+0x4c>
 800322c:	2201      	movs	r2, #1
 800322e:	4252      	negs	r2, r2
 8003230:	4bd5      	ldr	r3, [pc, #852]	; (8003588 <_etoa+0x394>)
 8003232:	19b9      	adds	r1, r7, r6
 8003234:	6808      	ldr	r0, [r1, #0]
 8003236:	6849      	ldr	r1, [r1, #4]
 8003238:	f7fd f8f2 	bl	8000420 <__aeabi_dcmplt>
 800323c:	1e03      	subs	r3, r0, #0
 800323e:	d01b      	beq.n	8003278 <_etoa+0x84>
        return _ftoa(out, buffer, idx, maxlen, value, prec, width, flags);
 8003240:	6b3d      	ldr	r5, [r7, #48]	; 0x30
 8003242:	6b7c      	ldr	r4, [r7, #52]	; 0x34
 8003244:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003246:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8003248:	23a0      	movs	r3, #160	; 0xa0
 800324a:	18fb      	adds	r3, r7, r3
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	9304      	str	r3, [sp, #16]
 8003250:	239c      	movs	r3, #156	; 0x9c
 8003252:	18fb      	adds	r3, r7, r3
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	9303      	str	r3, [sp, #12]
 8003258:	2398      	movs	r3, #152	; 0x98
 800325a:	18fb      	adds	r3, r7, r3
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	9302      	str	r3, [sp, #8]
 8003260:	2390      	movs	r3, #144	; 0x90
 8003262:	18fb      	adds	r3, r7, r3
 8003264:	681a      	ldr	r2, [r3, #0]
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	9200      	str	r2, [sp, #0]
 800326a:	9301      	str	r3, [sp, #4]
 800326c:	002b      	movs	r3, r5
 800326e:	0022      	movs	r2, r4
 8003270:	f7ff fd82 	bl	8002d78 <_ftoa>
 8003274:	0003      	movs	r3, r0
 8003276:	e271      	b.n	800375c <_etoa+0x568>
    }

    // determine the sign
    const bool negative = value < 0;
 8003278:	233b      	movs	r3, #59	; 0x3b
 800327a:	2230      	movs	r2, #48	; 0x30
 800327c:	18ba      	adds	r2, r7, r2
 800327e:	18d6      	adds	r6, r2, r3
 8003280:	2301      	movs	r3, #1
 8003282:	71fb      	strb	r3, [r7, #7]
 8003284:	2200      	movs	r2, #0
 8003286:	2300      	movs	r3, #0
 8003288:	2190      	movs	r1, #144	; 0x90
 800328a:	1879      	adds	r1, r7, r1
 800328c:	6808      	ldr	r0, [r1, #0]
 800328e:	6849      	ldr	r1, [r1, #4]
 8003290:	f7fd f8c6 	bl	8000420 <__aeabi_dcmplt>
 8003294:	1e03      	subs	r3, r0, #0
 8003296:	d101      	bne.n	800329c <_etoa+0xa8>
 8003298:	2300      	movs	r3, #0
 800329a:	71fb      	strb	r3, [r7, #7]
 800329c:	79fb      	ldrb	r3, [r7, #7]
 800329e:	7033      	strb	r3, [r6, #0]
    if (negative) {
 80032a0:	233b      	movs	r3, #59	; 0x3b
 80032a2:	2230      	movs	r2, #48	; 0x30
 80032a4:	4694      	mov	ip, r2
 80032a6:	44bc      	add	ip, r7
 80032a8:	4463      	add	r3, ip
 80032aa:	781b      	ldrb	r3, [r3, #0]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d00c      	beq.n	80032ca <_etoa+0xd6>
        value = -value;
 80032b0:	2290      	movs	r2, #144	; 0x90
 80032b2:	18bb      	adds	r3, r7, r2
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	18ba      	adds	r2, r7, r2
 80032b8:	6013      	str	r3, [r2, #0]
 80032ba:	2194      	movs	r1, #148	; 0x94
 80032bc:	187b      	adds	r3, r7, r1
 80032be:	681a      	ldr	r2, [r3, #0]
 80032c0:	2380      	movs	r3, #128	; 0x80
 80032c2:	061b      	lsls	r3, r3, #24
 80032c4:	4053      	eors	r3, r2
 80032c6:	187a      	adds	r2, r7, r1
 80032c8:	6013      	str	r3, [r2, #0]
    }

    // default precision
    if (!(flags & FLAGS_PRECISION)) {
 80032ca:	23a0      	movs	r3, #160	; 0xa0
 80032cc:	18fb      	adds	r3, r7, r3
 80032ce:	681a      	ldr	r2, [r3, #0]
 80032d0:	2380      	movs	r3, #128	; 0x80
 80032d2:	00db      	lsls	r3, r3, #3
 80032d4:	4013      	ands	r3, r2
 80032d6:	d103      	bne.n	80032e0 <_etoa+0xec>
        prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 80032d8:	2306      	movs	r3, #6
 80032da:	2298      	movs	r2, #152	; 0x98
 80032dc:	18ba      	adds	r2, r7, r2
 80032de:	6013      	str	r3, [r2, #0]
    union {
        uint64_t U;
        double F;
    } conv;

    conv.F = value;
 80032e0:	2690      	movs	r6, #144	; 0x90
 80032e2:	19bb      	adds	r3, r7, r6
 80032e4:	681a      	ldr	r2, [r3, #0]
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	643a      	str	r2, [r7, #64]	; 0x40
 80032ea:	647b      	str	r3, [r7, #68]	; 0x44
    int exp2 = (int)((conv.U >> 52U) & 0x07FFU) - 1023;          // effectively log2
 80032ec:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80032ee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80032f0:	0d1b      	lsrs	r3, r3, #20
 80032f2:	623b      	str	r3, [r7, #32]
 80032f4:	2300      	movs	r3, #0
 80032f6:	627b      	str	r3, [r7, #36]	; 0x24
 80032f8:	6a3b      	ldr	r3, [r7, #32]
 80032fa:	055b      	lsls	r3, r3, #21
 80032fc:	0d5b      	lsrs	r3, r3, #21
 80032fe:	4aa3      	ldr	r2, [pc, #652]	; (800358c <_etoa+0x398>)
 8003300:	4694      	mov	ip, r2
 8003302:	4463      	add	r3, ip
 8003304:	667b      	str	r3, [r7, #100]	; 0x64
    conv.U = (conv.U & ((1ULL << 52U) - 1U)) | (1023ULL << 52U); // drop the exponent so conv.F is now in [1,2)
 8003306:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003308:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800330a:	2100      	movs	r1, #0
 800330c:	0010      	movs	r0, r2
 800330e:	4388      	bics	r0, r1
 8003310:	0004      	movs	r4, r0
 8003312:	031b      	lsls	r3, r3, #12
 8003314:	0b1d      	lsrs	r5, r3, #12
 8003316:	2300      	movs	r3, #0
 8003318:	4323      	orrs	r3, r4
 800331a:	61bb      	str	r3, [r7, #24]
 800331c:	4b9c      	ldr	r3, [pc, #624]	; (8003590 <_etoa+0x39c>)
 800331e:	432b      	orrs	r3, r5
 8003320:	61fb      	str	r3, [r7, #28]
 8003322:	69bb      	ldr	r3, [r7, #24]
 8003324:	69fc      	ldr	r4, [r7, #28]
 8003326:	643b      	str	r3, [r7, #64]	; 0x40
 8003328:	647c      	str	r4, [r7, #68]	; 0x44
    // now approximate log10 from the log2 integer part and an expansion of ln around 1.5
    int expval = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602168);
 800332a:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800332c:	f7fe ff76 	bl	800221c <__aeabi_i2d>
 8003330:	4a98      	ldr	r2, [pc, #608]	; (8003594 <_etoa+0x3a0>)
 8003332:	4b99      	ldr	r3, [pc, #612]	; (8003598 <_etoa+0x3a4>)
 8003334:	f7fe f93e 	bl	80015b4 <__aeabi_dmul>
 8003338:	0002      	movs	r2, r0
 800333a:	000b      	movs	r3, r1
 800333c:	0010      	movs	r0, r2
 800333e:	0019      	movs	r1, r3
 8003340:	4a96      	ldr	r2, [pc, #600]	; (800359c <_etoa+0x3a8>)
 8003342:	4b97      	ldr	r3, [pc, #604]	; (80035a0 <_etoa+0x3ac>)
 8003344:	f7fd f9c6 	bl	80006d4 <__aeabi_dadd>
 8003348:	0002      	movs	r2, r0
 800334a:	000b      	movs	r3, r1
 800334c:	0014      	movs	r4, r2
 800334e:	001d      	movs	r5, r3
 8003350:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8003352:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003354:	2200      	movs	r2, #0
 8003356:	4b93      	ldr	r3, [pc, #588]	; (80035a4 <_etoa+0x3b0>)
 8003358:	f7fe fb98 	bl	8001a8c <__aeabi_dsub>
 800335c:	0002      	movs	r2, r0
 800335e:	000b      	movs	r3, r1
 8003360:	0010      	movs	r0, r2
 8003362:	0019      	movs	r1, r3
 8003364:	4a90      	ldr	r2, [pc, #576]	; (80035a8 <_etoa+0x3b4>)
 8003366:	4b91      	ldr	r3, [pc, #580]	; (80035ac <_etoa+0x3b8>)
 8003368:	f7fe f924 	bl	80015b4 <__aeabi_dmul>
 800336c:	0002      	movs	r2, r0
 800336e:	000b      	movs	r3, r1
 8003370:	0020      	movs	r0, r4
 8003372:	0029      	movs	r1, r5
 8003374:	f7fd f9ae 	bl	80006d4 <__aeabi_dadd>
 8003378:	0002      	movs	r2, r0
 800337a:	000b      	movs	r3, r1
 800337c:	0010      	movs	r0, r2
 800337e:	0019      	movs	r1, r3
 8003380:	f7fe ff16 	bl	80021b0 <__aeabi_d2iz>
 8003384:	0003      	movs	r3, r0
 8003386:	677b      	str	r3, [r7, #116]	; 0x74
    // now we want to compute 10^expval but we want to be sure it won't overflow
    exp2 = (int)(expval * 3.321928094887362 + 0.5);
 8003388:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800338a:	f7fe ff47 	bl	800221c <__aeabi_i2d>
 800338e:	4a88      	ldr	r2, [pc, #544]	; (80035b0 <_etoa+0x3bc>)
 8003390:	4b88      	ldr	r3, [pc, #544]	; (80035b4 <_etoa+0x3c0>)
 8003392:	f7fe f90f 	bl	80015b4 <__aeabi_dmul>
 8003396:	0002      	movs	r2, r0
 8003398:	000b      	movs	r3, r1
 800339a:	0010      	movs	r0, r2
 800339c:	0019      	movs	r1, r3
 800339e:	2200      	movs	r2, #0
 80033a0:	4b85      	ldr	r3, [pc, #532]	; (80035b8 <_etoa+0x3c4>)
 80033a2:	f7fd f997 	bl	80006d4 <__aeabi_dadd>
 80033a6:	0002      	movs	r2, r0
 80033a8:	000b      	movs	r3, r1
 80033aa:	0010      	movs	r0, r2
 80033ac:	0019      	movs	r1, r3
 80033ae:	f7fe feff 	bl	80021b0 <__aeabi_d2iz>
 80033b2:	0003      	movs	r3, r0
 80033b4:	667b      	str	r3, [r7, #100]	; 0x64
    const double z = expval * 2.302585092994046 - exp2 * 0.6931471805599453;
 80033b6:	6f78      	ldr	r0, [r7, #116]	; 0x74
 80033b8:	f7fe ff30 	bl	800221c <__aeabi_i2d>
 80033bc:	4a7f      	ldr	r2, [pc, #508]	; (80035bc <_etoa+0x3c8>)
 80033be:	4b80      	ldr	r3, [pc, #512]	; (80035c0 <_etoa+0x3cc>)
 80033c0:	f7fe f8f8 	bl	80015b4 <__aeabi_dmul>
 80033c4:	0002      	movs	r2, r0
 80033c6:	000b      	movs	r3, r1
 80033c8:	0014      	movs	r4, r2
 80033ca:	001d      	movs	r5, r3
 80033cc:	6e78      	ldr	r0, [r7, #100]	; 0x64
 80033ce:	f7fe ff25 	bl	800221c <__aeabi_i2d>
 80033d2:	4a7c      	ldr	r2, [pc, #496]	; (80035c4 <_etoa+0x3d0>)
 80033d4:	4b7c      	ldr	r3, [pc, #496]	; (80035c8 <_etoa+0x3d4>)
 80033d6:	f7fe f8ed 	bl	80015b4 <__aeabi_dmul>
 80033da:	0002      	movs	r2, r0
 80033dc:	000b      	movs	r3, r1
 80033de:	0020      	movs	r0, r4
 80033e0:	0029      	movs	r1, r5
 80033e2:	f7fe fb53 	bl	8001a8c <__aeabi_dsub>
 80033e6:	0002      	movs	r2, r0
 80033e8:	000b      	movs	r3, r1
 80033ea:	65ba      	str	r2, [r7, #88]	; 0x58
 80033ec:	65fb      	str	r3, [r7, #92]	; 0x5c
    const double z2 = z * z;
 80033ee:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80033f0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80033f2:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80033f4:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 80033f6:	f7fe f8dd 	bl	80015b4 <__aeabi_dmul>
 80033fa:	0002      	movs	r2, r0
 80033fc:	000b      	movs	r3, r1
 80033fe:	653a      	str	r2, [r7, #80]	; 0x50
 8003400:	657b      	str	r3, [r7, #84]	; 0x54
    conv.U = (uint64_t)(exp2 + 1023) << 52U;
 8003402:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003404:	4a71      	ldr	r2, [pc, #452]	; (80035cc <_etoa+0x3d8>)
 8003406:	4694      	mov	ip, r2
 8003408:	4463      	add	r3, ip
 800340a:	613b      	str	r3, [r7, #16]
 800340c:	17db      	asrs	r3, r3, #31
 800340e:	617b      	str	r3, [r7, #20]
 8003410:	693b      	ldr	r3, [r7, #16]
 8003412:	051b      	lsls	r3, r3, #20
 8003414:	60fb      	str	r3, [r7, #12]
 8003416:	2300      	movs	r3, #0
 8003418:	60bb      	str	r3, [r7, #8]
 800341a:	68bb      	ldr	r3, [r7, #8]
 800341c:	68fc      	ldr	r4, [r7, #12]
 800341e:	643b      	str	r3, [r7, #64]	; 0x40
 8003420:	647c      	str	r4, [r7, #68]	; 0x44
    // compute exp(z) using continued fractions, see
    // https://en.wikipedia.org/wiki/Exponential_function#Continued_fractions_for_ex
    conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 8003422:	6c3c      	ldr	r4, [r7, #64]	; 0x40
 8003424:	6c7d      	ldr	r5, [r7, #68]	; 0x44
 8003426:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8003428:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800342a:	0002      	movs	r2, r0
 800342c:	000b      	movs	r3, r1
 800342e:	f7fd f951 	bl	80006d4 <__aeabi_dadd>
 8003432:	0002      	movs	r2, r0
 8003434:	000b      	movs	r3, r1
 8003436:	623a      	str	r2, [r7, #32]
 8003438:	627b      	str	r3, [r7, #36]	; 0x24
 800343a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800343c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800343e:	2000      	movs	r0, #0
 8003440:	2180      	movs	r1, #128	; 0x80
 8003442:	05c9      	lsls	r1, r1, #23
 8003444:	f7fe fb22 	bl	8001a8c <__aeabi_dsub>
 8003448:	0002      	movs	r2, r0
 800344a:	000b      	movs	r3, r1
 800344c:	61ba      	str	r2, [r7, #24]
 800344e:	61fb      	str	r3, [r7, #28]
 8003450:	2200      	movs	r2, #0
 8003452:	4b5f      	ldr	r3, [pc, #380]	; (80035d0 <_etoa+0x3dc>)
 8003454:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8003456:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003458:	f7fd fca6 	bl	8000da8 <__aeabi_ddiv>
 800345c:	0002      	movs	r2, r0
 800345e:	000b      	movs	r3, r1
 8003460:	0010      	movs	r0, r2
 8003462:	0019      	movs	r1, r3
 8003464:	2200      	movs	r2, #0
 8003466:	4b5b      	ldr	r3, [pc, #364]	; (80035d4 <_etoa+0x3e0>)
 8003468:	f7fd f934 	bl	80006d4 <__aeabi_dadd>
 800346c:	0002      	movs	r2, r0
 800346e:	000b      	movs	r3, r1
 8003470:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8003472:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003474:	f7fd fc98 	bl	8000da8 <__aeabi_ddiv>
 8003478:	0002      	movs	r2, r0
 800347a:	000b      	movs	r3, r1
 800347c:	0010      	movs	r0, r2
 800347e:	0019      	movs	r1, r3
 8003480:	2200      	movs	r2, #0
 8003482:	4b55      	ldr	r3, [pc, #340]	; (80035d8 <_etoa+0x3e4>)
 8003484:	f7fd f926 	bl	80006d4 <__aeabi_dadd>
 8003488:	0002      	movs	r2, r0
 800348a:	000b      	movs	r3, r1
 800348c:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800348e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003490:	f7fd fc8a 	bl	8000da8 <__aeabi_ddiv>
 8003494:	0002      	movs	r2, r0
 8003496:	000b      	movs	r3, r1
 8003498:	69b8      	ldr	r0, [r7, #24]
 800349a:	69f9      	ldr	r1, [r7, #28]
 800349c:	f7fd f91a 	bl	80006d4 <__aeabi_dadd>
 80034a0:	0002      	movs	r2, r0
 80034a2:	000b      	movs	r3, r1
 80034a4:	6a38      	ldr	r0, [r7, #32]
 80034a6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80034a8:	f7fd fc7e 	bl	8000da8 <__aeabi_ddiv>
 80034ac:	0002      	movs	r2, r0
 80034ae:	000b      	movs	r3, r1
 80034b0:	0010      	movs	r0, r2
 80034b2:	0019      	movs	r1, r3
 80034b4:	2200      	movs	r2, #0
 80034b6:	4b36      	ldr	r3, [pc, #216]	; (8003590 <_etoa+0x39c>)
 80034b8:	f7fd f90c 	bl	80006d4 <__aeabi_dadd>
 80034bc:	0002      	movs	r2, r0
 80034be:	000b      	movs	r3, r1
 80034c0:	0020      	movs	r0, r4
 80034c2:	0029      	movs	r1, r5
 80034c4:	f7fe f876 	bl	80015b4 <__aeabi_dmul>
 80034c8:	0002      	movs	r2, r0
 80034ca:	000b      	movs	r3, r1
 80034cc:	643a      	str	r2, [r7, #64]	; 0x40
 80034ce:	647b      	str	r3, [r7, #68]	; 0x44
    // correct for rounding errors
    if (value < conv.F) {
 80034d0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80034d2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80034d4:	19b9      	adds	r1, r7, r6
 80034d6:	6808      	ldr	r0, [r1, #0]
 80034d8:	6849      	ldr	r1, [r1, #4]
 80034da:	f7fc ffa1 	bl	8000420 <__aeabi_dcmplt>
 80034de:	1e03      	subs	r3, r0, #0
 80034e0:	d00c      	beq.n	80034fc <_etoa+0x308>
        expval--;
 80034e2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80034e4:	3b01      	subs	r3, #1
 80034e6:	677b      	str	r3, [r7, #116]	; 0x74
        conv.F /= 10;
 80034e8:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80034ea:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80034ec:	2200      	movs	r2, #0
 80034ee:	4b39      	ldr	r3, [pc, #228]	; (80035d4 <_etoa+0x3e0>)
 80034f0:	f7fd fc5a 	bl	8000da8 <__aeabi_ddiv>
 80034f4:	0002      	movs	r2, r0
 80034f6:	000b      	movs	r3, r1
 80034f8:	643a      	str	r2, [r7, #64]	; 0x40
 80034fa:	647b      	str	r3, [r7, #68]	; 0x44
    }

    // the exponent format is "%+03d" and largest value is "307", so set aside 4-5 characters
    unsigned int minwidth = ((expval < 100) && (expval > -100)) ? 4U : 5U;
 80034fc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80034fe:	2b63      	cmp	r3, #99	; 0x63
 8003500:	dc04      	bgt.n	800350c <_etoa+0x318>
 8003502:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003504:	3363      	adds	r3, #99	; 0x63
 8003506:	db01      	blt.n	800350c <_etoa+0x318>
 8003508:	2304      	movs	r3, #4
 800350a:	e000      	b.n	800350e <_etoa+0x31a>
 800350c:	2305      	movs	r3, #5
 800350e:	673b      	str	r3, [r7, #112]	; 0x70

    // in "%g" mode, "prec" is the number of *significant figures* not decimals
    if (flags & FLAGS_ADAPT_EXP) {
 8003510:	23a0      	movs	r3, #160	; 0xa0
 8003512:	18fb      	adds	r3, r7, r3
 8003514:	681a      	ldr	r2, [r3, #0]
 8003516:	2380      	movs	r3, #128	; 0x80
 8003518:	011b      	lsls	r3, r3, #4
 800351a:	4013      	ands	r3, r2
 800351c:	d100      	bne.n	8003520 <_etoa+0x32c>
 800351e:	e074      	b.n	800360a <_etoa+0x416>
        // do we want to fall-back to "%f" mode?
        if ((value >= 1e-4) && (value < 1e6)) {
 8003520:	4a2e      	ldr	r2, [pc, #184]	; (80035dc <_etoa+0x3e8>)
 8003522:	4b2f      	ldr	r3, [pc, #188]	; (80035e0 <_etoa+0x3ec>)
 8003524:	2490      	movs	r4, #144	; 0x90
 8003526:	1939      	adds	r1, r7, r4
 8003528:	6808      	ldr	r0, [r1, #0]
 800352a:	6849      	ldr	r1, [r1, #4]
 800352c:	f7fc ff96 	bl	800045c <__aeabi_dcmpge>
 8003530:	1e03      	subs	r3, r0, #0
 8003532:	d059      	beq.n	80035e8 <_etoa+0x3f4>
 8003534:	2200      	movs	r2, #0
 8003536:	4b2b      	ldr	r3, [pc, #172]	; (80035e4 <_etoa+0x3f0>)
 8003538:	1939      	adds	r1, r7, r4
 800353a:	6808      	ldr	r0, [r1, #0]
 800353c:	6849      	ldr	r1, [r1, #4]
 800353e:	f7fc ff6f 	bl	8000420 <__aeabi_dcmplt>
 8003542:	1e03      	subs	r3, r0, #0
 8003544:	d050      	beq.n	80035e8 <_etoa+0x3f4>
            if ((int)prec > expval) {
 8003546:	2198      	movs	r1, #152	; 0x98
 8003548:	187b      	adds	r3, r7, r1
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800354e:	429a      	cmp	r2, r3
 8003550:	da07      	bge.n	8003562 <_etoa+0x36e>
                prec = (unsigned)((int)prec - expval - 1);
 8003552:	187b      	adds	r3, r7, r1
 8003554:	681a      	ldr	r2, [r3, #0]
 8003556:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003558:	1ad3      	subs	r3, r2, r3
 800355a:	3b01      	subs	r3, #1
 800355c:	187a      	adds	r2, r7, r1
 800355e:	6013      	str	r3, [r2, #0]
 8003560:	e003      	b.n	800356a <_etoa+0x376>
            } else {
                prec = 0;
 8003562:	2300      	movs	r3, #0
 8003564:	2298      	movs	r2, #152	; 0x98
 8003566:	18ba      	adds	r2, r7, r2
 8003568:	6013      	str	r3, [r2, #0]
            }
            flags |= FLAGS_PRECISION; // make sure _ftoa respects precision
 800356a:	21a0      	movs	r1, #160	; 0xa0
 800356c:	187b      	adds	r3, r7, r1
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	2280      	movs	r2, #128	; 0x80
 8003572:	00d2      	lsls	r2, r2, #3
 8003574:	4313      	orrs	r3, r2
 8003576:	187a      	adds	r2, r7, r1
 8003578:	6013      	str	r3, [r2, #0]
            // no characters in exponent
            minwidth = 0U;
 800357a:	2300      	movs	r3, #0
 800357c:	673b      	str	r3, [r7, #112]	; 0x70
            expval = 0;
 800357e:	2300      	movs	r3, #0
 8003580:	677b      	str	r3, [r7, #116]	; 0x74
 8003582:	e042      	b.n	800360a <_etoa+0x416>
 8003584:	7fefffff 	.word	0x7fefffff
 8003588:	ffefffff 	.word	0xffefffff
 800358c:	fffffc01 	.word	0xfffffc01
 8003590:	3ff00000 	.word	0x3ff00000
 8003594:	509f79fb 	.word	0x509f79fb
 8003598:	3fd34413 	.word	0x3fd34413
 800359c:	8b60c8b3 	.word	0x8b60c8b3
 80035a0:	3fc68a28 	.word	0x3fc68a28
 80035a4:	3ff80000 	.word	0x3ff80000
 80035a8:	636f4361 	.word	0x636f4361
 80035ac:	3fd287a7 	.word	0x3fd287a7
 80035b0:	0979a371 	.word	0x0979a371
 80035b4:	400a934f 	.word	0x400a934f
 80035b8:	3fe00000 	.word	0x3fe00000
 80035bc:	bbb55516 	.word	0xbbb55516
 80035c0:	40026bb1 	.word	0x40026bb1
 80035c4:	fefa39ef 	.word	0xfefa39ef
 80035c8:	3fe62e42 	.word	0x3fe62e42
 80035cc:	000003ff 	.word	0x000003ff
 80035d0:	402c0000 	.word	0x402c0000
 80035d4:	40240000 	.word	0x40240000
 80035d8:	40180000 	.word	0x40180000
 80035dc:	eb1c432d 	.word	0xeb1c432d
 80035e0:	3f1a36e2 	.word	0x3f1a36e2
 80035e4:	412e8480 	.word	0x412e8480
        } else {
            // we use one sigfig for the whole part
            if ((prec > 0) && (flags & FLAGS_PRECISION)) {
 80035e8:	2198      	movs	r1, #152	; 0x98
 80035ea:	187b      	adds	r3, r7, r1
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d00b      	beq.n	800360a <_etoa+0x416>
 80035f2:	23a0      	movs	r3, #160	; 0xa0
 80035f4:	18fb      	adds	r3, r7, r3
 80035f6:	681a      	ldr	r2, [r3, #0]
 80035f8:	2380      	movs	r3, #128	; 0x80
 80035fa:	00db      	lsls	r3, r3, #3
 80035fc:	4013      	ands	r3, r2
 80035fe:	d004      	beq.n	800360a <_etoa+0x416>
                --prec;
 8003600:	187b      	adds	r3, r7, r1
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	3b01      	subs	r3, #1
 8003606:	187a      	adds	r2, r7, r1
 8003608:	6013      	str	r3, [r2, #0]
            }
        }
    }

    // will everything fit?
    unsigned int fwidth = width;
 800360a:	229c      	movs	r2, #156	; 0x9c
 800360c:	18bb      	adds	r3, r7, r2
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (width > minwidth) {
 8003612:	18bb      	adds	r3, r7, r2
 8003614:	681a      	ldr	r2, [r3, #0]
 8003616:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003618:	429a      	cmp	r2, r3
 800361a:	d904      	bls.n	8003626 <_etoa+0x432>
        // we didn't fall-back so subtract the characters required for the exponent
        fwidth -= minwidth;
 800361c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800361e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003620:	1ad3      	subs	r3, r2, r3
 8003622:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003624:	e001      	b.n	800362a <_etoa+0x436>
    } else {
        // not enough characters, so go back to default sizing
        fwidth = 0U;
 8003626:	2300      	movs	r3, #0
 8003628:	66fb      	str	r3, [r7, #108]	; 0x6c
    }
    if ((flags & FLAGS_LEFT) && minwidth) {
 800362a:	23a0      	movs	r3, #160	; 0xa0
 800362c:	18fb      	adds	r3, r7, r3
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	2202      	movs	r2, #2
 8003632:	4013      	ands	r3, r2
 8003634:	d004      	beq.n	8003640 <_etoa+0x44c>
 8003636:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003638:	2b00      	cmp	r3, #0
 800363a:	d001      	beq.n	8003640 <_etoa+0x44c>
        // if we're padding on the right, DON'T pad the floating part
        fwidth = 0U;
 800363c:	2300      	movs	r3, #0
 800363e:	66fb      	str	r3, [r7, #108]	; 0x6c
    }

    // rescale the float value
    if (expval) {
 8003640:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003642:	2b00      	cmp	r3, #0
 8003644:	d00c      	beq.n	8003660 <_etoa+0x46c>
        value /= conv.F;
 8003646:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003648:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800364a:	2490      	movs	r4, #144	; 0x90
 800364c:	1939      	adds	r1, r7, r4
 800364e:	6808      	ldr	r0, [r1, #0]
 8003650:	6849      	ldr	r1, [r1, #4]
 8003652:	f7fd fba9 	bl	8000da8 <__aeabi_ddiv>
 8003656:	0002      	movs	r2, r0
 8003658:	000b      	movs	r3, r1
 800365a:	1939      	adds	r1, r7, r4
 800365c:	600a      	str	r2, [r1, #0]
 800365e:	604b      	str	r3, [r1, #4]
    }

    // output the floating part
    const size_t start_idx = idx;
 8003660:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003662:	64fb      	str	r3, [r7, #76]	; 0x4c
    idx = _ftoa(out, buffer, idx, maxlen, negative ? -value : value, prec, fwidth, flags & ~FLAGS_ADAPT_EXP);
 8003664:	233b      	movs	r3, #59	; 0x3b
 8003666:	2230      	movs	r2, #48	; 0x30
 8003668:	4694      	mov	ip, r2
 800366a:	44bc      	add	ip, r7
 800366c:	4463      	add	r3, ip
 800366e:	781b      	ldrb	r3, [r3, #0]
 8003670:	2b00      	cmp	r3, #0
 8003672:	d00b      	beq.n	800368c <_etoa+0x498>
 8003674:	2390      	movs	r3, #144	; 0x90
 8003676:	18fb      	adds	r3, r7, r3
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	62bb      	str	r3, [r7, #40]	; 0x28
 800367c:	2394      	movs	r3, #148	; 0x94
 800367e:	18fb      	adds	r3, r7, r3
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	2280      	movs	r2, #128	; 0x80
 8003684:	0612      	lsls	r2, r2, #24
 8003686:	405a      	eors	r2, r3
 8003688:	62fa      	str	r2, [r7, #44]	; 0x2c
 800368a:	e005      	b.n	8003698 <_etoa+0x4a4>
 800368c:	2390      	movs	r3, #144	; 0x90
 800368e:	18fb      	adds	r3, r7, r3
 8003690:	685c      	ldr	r4, [r3, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	62bb      	str	r3, [r7, #40]	; 0x28
 8003696:	62fc      	str	r4, [r7, #44]	; 0x2c
 8003698:	23a0      	movs	r3, #160	; 0xa0
 800369a:	18fa      	adds	r2, r7, r3
 800369c:	6813      	ldr	r3, [r2, #0]
 800369e:	4a31      	ldr	r2, [pc, #196]	; (8003764 <_etoa+0x570>)
 80036a0:	4013      	ands	r3, r2
 80036a2:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 80036a4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80036a6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80036a8:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80036aa:	9304      	str	r3, [sp, #16]
 80036ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80036ae:	9303      	str	r3, [sp, #12]
 80036b0:	2598      	movs	r5, #152	; 0x98
 80036b2:	197d      	adds	r5, r7, r5
 80036b4:	682b      	ldr	r3, [r5, #0]
 80036b6:	9302      	str	r3, [sp, #8]
 80036b8:	6abd      	ldr	r5, [r7, #40]	; 0x28
 80036ba:	6afe      	ldr	r6, [r7, #44]	; 0x2c
 80036bc:	9500      	str	r5, [sp, #0]
 80036be:	9601      	str	r6, [sp, #4]
 80036c0:	0023      	movs	r3, r4
 80036c2:	f7ff fb59 	bl	8002d78 <_ftoa>
 80036c6:	0003      	movs	r3, r0
 80036c8:	637b      	str	r3, [r7, #52]	; 0x34

    // output the exponent part
    if (minwidth) {
 80036ca:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d044      	beq.n	800375a <_etoa+0x566>
        // output the exponential symbol
        out((flags & FLAGS_UPPERCASE) ? 'E' : 'e', buffer, idx++, maxlen);
 80036d0:	23a0      	movs	r3, #160	; 0xa0
 80036d2:	18fb      	adds	r3, r7, r3
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	2220      	movs	r2, #32
 80036d8:	4013      	ands	r3, r2
 80036da:	d001      	beq.n	80036e0 <_etoa+0x4ec>
 80036dc:	2045      	movs	r0, #69	; 0x45
 80036de:	e000      	b.n	80036e2 <_etoa+0x4ee>
 80036e0:	2065      	movs	r0, #101	; 0x65
 80036e2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80036e4:	1c53      	adds	r3, r2, #1
 80036e6:	637b      	str	r3, [r7, #52]	; 0x34
 80036e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036ea:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80036ec:	6bfc      	ldr	r4, [r7, #60]	; 0x3c
 80036ee:	47a0      	blx	r4
        // output the exponent value
        idx = _ntoa_long(out, buffer, idx, maxlen, (expval < 0) ? -expval : expval, expval < 0, 10, 0,
 80036f0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80036f2:	17da      	asrs	r2, r3, #31
 80036f4:	189b      	adds	r3, r3, r2
 80036f6:	4053      	eors	r3, r2
 80036f8:	469c      	mov	ip, r3
 80036fa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80036fc:	0fdb      	lsrs	r3, r3, #31
 80036fe:	b2db      	uxtb	r3, r3
 8003700:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8003702:	3a01      	subs	r2, #1
 8003704:	6b3d      	ldr	r5, [r7, #48]	; 0x30
 8003706:	6b7c      	ldr	r4, [r7, #52]	; 0x34
 8003708:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800370a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800370c:	2605      	movs	r6, #5
 800370e:	9605      	str	r6, [sp, #20]
 8003710:	9204      	str	r2, [sp, #16]
 8003712:	2200      	movs	r2, #0
 8003714:	9203      	str	r2, [sp, #12]
 8003716:	220a      	movs	r2, #10
 8003718:	9202      	str	r2, [sp, #8]
 800371a:	9301      	str	r3, [sp, #4]
 800371c:	4663      	mov	r3, ip
 800371e:	9300      	str	r3, [sp, #0]
 8003720:	002b      	movs	r3, r5
 8003722:	0022      	movs	r2, r4
 8003724:	f7ff fa4c 	bl	8002bc0 <_ntoa_long>
 8003728:	0003      	movs	r3, r0
 800372a:	637b      	str	r3, [r7, #52]	; 0x34
                         minwidth - 1, FLAGS_ZEROPAD | FLAGS_PLUS);
        // might need to right-pad spaces
        if (flags & FLAGS_LEFT) {
 800372c:	23a0      	movs	r3, #160	; 0xa0
 800372e:	18fb      	adds	r3, r7, r3
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	2202      	movs	r2, #2
 8003734:	4013      	ands	r3, r2
 8003736:	d010      	beq.n	800375a <_etoa+0x566>
            while (idx - start_idx < width)
 8003738:	e007      	b.n	800374a <_etoa+0x556>
                out(' ', buffer, idx++, maxlen);
 800373a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800373c:	1c53      	adds	r3, r2, #1
 800373e:	637b      	str	r3, [r7, #52]	; 0x34
 8003740:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003742:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003744:	6bfc      	ldr	r4, [r7, #60]	; 0x3c
 8003746:	2020      	movs	r0, #32
 8003748:	47a0      	blx	r4
            while (idx - start_idx < width)
 800374a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800374c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800374e:	1ad3      	subs	r3, r2, r3
 8003750:	229c      	movs	r2, #156	; 0x9c
 8003752:	18ba      	adds	r2, r7, r2
 8003754:	6812      	ldr	r2, [r2, #0]
 8003756:	429a      	cmp	r2, r3
 8003758:	d8ef      	bhi.n	800373a <_etoa+0x546>
        }
    }
    return idx;
 800375a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800375c:	0018      	movs	r0, r3
 800375e:	46bd      	mov	sp, r7
 8003760:	b01f      	add	sp, #124	; 0x7c
 8003762:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003764:	fffff7ff 	.word	0xfffff7ff

08003768 <_vsnprintf>:
#endif // PRINTF_SUPPORT_EXPONENTIAL
#endif // PRINTF_SUPPORT_FLOAT

// internal vsnprintf
static int _vsnprintf(out_fct_type out, char *buffer, const size_t maxlen, const char *format, va_list va) {
 8003768:	b5f0      	push	{r4, r5, r6, r7, lr}
 800376a:	46c6      	mov	lr, r8
 800376c:	b500      	push	{lr}
 800376e:	b0a6      	sub	sp, #152	; 0x98
 8003770:	af0a      	add	r7, sp, #40	; 0x28
 8003772:	6278      	str	r0, [r7, #36]	; 0x24
 8003774:	6239      	str	r1, [r7, #32]
 8003776:	61fa      	str	r2, [r7, #28]
 8003778:	61bb      	str	r3, [r7, #24]
    unsigned int flags, width, precision, n;
    size_t idx = 0U;
 800377a:	2300      	movs	r3, #0
 800377c:	65fb      	str	r3, [r7, #92]	; 0x5c

    if (!buffer) {
 800377e:	6a3b      	ldr	r3, [r7, #32]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d001      	beq.n	8003788 <_vsnprintf+0x20>
 8003784:	f000 fc26 	bl	8003fd4 <_vsnprintf+0x86c>
        // use null output function
        out = _out_null;
 8003788:	4bd0      	ldr	r3, [pc, #832]	; (8003acc <_vsnprintf+0x364>)
 800378a:	627b      	str	r3, [r7, #36]	; 0x24
    }

    while (*format) {
 800378c:	f000 fc22 	bl	8003fd4 <_vsnprintf+0x86c>
        // format specifier?  %[flags][width][.precision][length]
        if (*format != '%') {
 8003790:	69bb      	ldr	r3, [r7, #24]
 8003792:	781b      	ldrb	r3, [r3, #0]
 8003794:	2b25      	cmp	r3, #37	; 0x25
 8003796:	d00d      	beq.n	80037b4 <_vsnprintf+0x4c>
            // no
            out(*format, buffer, idx++, maxlen);
 8003798:	69bb      	ldr	r3, [r7, #24]
 800379a:	7818      	ldrb	r0, [r3, #0]
 800379c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800379e:	1c53      	adds	r3, r2, #1
 80037a0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80037a2:	69fb      	ldr	r3, [r7, #28]
 80037a4:	6a39      	ldr	r1, [r7, #32]
 80037a6:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 80037a8:	47a0      	blx	r4
            format++;
 80037aa:	69bb      	ldr	r3, [r7, #24]
 80037ac:	3301      	adds	r3, #1
 80037ae:	61bb      	str	r3, [r7, #24]
            continue;
 80037b0:	f000 fc10 	bl	8003fd4 <_vsnprintf+0x86c>
        } else {
            // yes, evaluate it
            format++;
 80037b4:	69bb      	ldr	r3, [r7, #24]
 80037b6:	3301      	adds	r3, #1
 80037b8:	61bb      	str	r3, [r7, #24]
        }

        // evaluate flags
        flags = 0U;
 80037ba:	2300      	movs	r3, #0
 80037bc:	66fb      	str	r3, [r7, #108]	; 0x6c
        do {
            switch (*format) {
 80037be:	69bb      	ldr	r3, [r7, #24]
 80037c0:	781b      	ldrb	r3, [r3, #0]
 80037c2:	3b20      	subs	r3, #32
 80037c4:	2b10      	cmp	r3, #16
 80037c6:	d836      	bhi.n	8003836 <_vsnprintf+0xce>
 80037c8:	009a      	lsls	r2, r3, #2
 80037ca:	4bc1      	ldr	r3, [pc, #772]	; (8003ad0 <_vsnprintf+0x368>)
 80037cc:	18d3      	adds	r3, r2, r3
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	469f      	mov	pc, r3
            case '0':
                flags |= FLAGS_ZEROPAD;
 80037d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80037d4:	2201      	movs	r2, #1
 80037d6:	4313      	orrs	r3, r2
 80037d8:	66fb      	str	r3, [r7, #108]	; 0x6c
                format++;
 80037da:	69bb      	ldr	r3, [r7, #24]
 80037dc:	3301      	adds	r3, #1
 80037de:	61bb      	str	r3, [r7, #24]
                n = 1U;
 80037e0:	2301      	movs	r3, #1
 80037e2:	663b      	str	r3, [r7, #96]	; 0x60
                break;
 80037e4:	e02a      	b.n	800383c <_vsnprintf+0xd4>
            case '-':
                flags |= FLAGS_LEFT;
 80037e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80037e8:	2202      	movs	r2, #2
 80037ea:	4313      	orrs	r3, r2
 80037ec:	66fb      	str	r3, [r7, #108]	; 0x6c
                format++;
 80037ee:	69bb      	ldr	r3, [r7, #24]
 80037f0:	3301      	adds	r3, #1
 80037f2:	61bb      	str	r3, [r7, #24]
                n = 1U;
 80037f4:	2301      	movs	r3, #1
 80037f6:	663b      	str	r3, [r7, #96]	; 0x60
                break;
 80037f8:	e020      	b.n	800383c <_vsnprintf+0xd4>
            case '+':
                flags |= FLAGS_PLUS;
 80037fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80037fc:	2204      	movs	r2, #4
 80037fe:	4313      	orrs	r3, r2
 8003800:	66fb      	str	r3, [r7, #108]	; 0x6c
                format++;
 8003802:	69bb      	ldr	r3, [r7, #24]
 8003804:	3301      	adds	r3, #1
 8003806:	61bb      	str	r3, [r7, #24]
                n = 1U;
 8003808:	2301      	movs	r3, #1
 800380a:	663b      	str	r3, [r7, #96]	; 0x60
                break;
 800380c:	e016      	b.n	800383c <_vsnprintf+0xd4>
            case ' ':
                flags |= FLAGS_SPACE;
 800380e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003810:	2208      	movs	r2, #8
 8003812:	4313      	orrs	r3, r2
 8003814:	66fb      	str	r3, [r7, #108]	; 0x6c
                format++;
 8003816:	69bb      	ldr	r3, [r7, #24]
 8003818:	3301      	adds	r3, #1
 800381a:	61bb      	str	r3, [r7, #24]
                n = 1U;
 800381c:	2301      	movs	r3, #1
 800381e:	663b      	str	r3, [r7, #96]	; 0x60
                break;
 8003820:	e00c      	b.n	800383c <_vsnprintf+0xd4>
            case '#':
                flags |= FLAGS_HASH;
 8003822:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003824:	2210      	movs	r2, #16
 8003826:	4313      	orrs	r3, r2
 8003828:	66fb      	str	r3, [r7, #108]	; 0x6c
                format++;
 800382a:	69bb      	ldr	r3, [r7, #24]
 800382c:	3301      	adds	r3, #1
 800382e:	61bb      	str	r3, [r7, #24]
                n = 1U;
 8003830:	2301      	movs	r3, #1
 8003832:	663b      	str	r3, [r7, #96]	; 0x60
                break;
 8003834:	e002      	b.n	800383c <_vsnprintf+0xd4>
            default:
                n = 0U;
 8003836:	2300      	movs	r3, #0
 8003838:	663b      	str	r3, [r7, #96]	; 0x60
                break;
 800383a:	46c0      	nop			; (mov r8, r8)
            }
        } while (n);
 800383c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800383e:	2b00      	cmp	r3, #0
 8003840:	d1bd      	bne.n	80037be <_vsnprintf+0x56>

        // evaluate width field
        width = 0U;
 8003842:	2300      	movs	r3, #0
 8003844:	66bb      	str	r3, [r7, #104]	; 0x68
        if (_is_digit(*format)) {
 8003846:	69bb      	ldr	r3, [r7, #24]
 8003848:	781b      	ldrb	r3, [r3, #0]
 800384a:	0018      	movs	r0, r3
 800384c:	f7ff f859 	bl	8002902 <_is_digit>
 8003850:	1e03      	subs	r3, r0, #0
 8003852:	d007      	beq.n	8003864 <_vsnprintf+0xfc>
            width = _atoi(&format);
 8003854:	2318      	movs	r3, #24
 8003856:	18fb      	adds	r3, r7, r3
 8003858:	0018      	movs	r0, r3
 800385a:	f7ff f86b 	bl	8002934 <_atoi>
 800385e:	0003      	movs	r3, r0
 8003860:	66bb      	str	r3, [r7, #104]	; 0x68
 8003862:	e01c      	b.n	800389e <_vsnprintf+0x136>
        } else if (*format == '*') {
 8003864:	69bb      	ldr	r3, [r7, #24]
 8003866:	781b      	ldrb	r3, [r3, #0]
 8003868:	2b2a      	cmp	r3, #42	; 0x2a
 800386a:	d118      	bne.n	800389e <_vsnprintf+0x136>
            const int w = va_arg(va, int);
 800386c:	2388      	movs	r3, #136	; 0x88
 800386e:	18fb      	adds	r3, r7, r3
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	1d1a      	adds	r2, r3, #4
 8003874:	2188      	movs	r1, #136	; 0x88
 8003876:	1879      	adds	r1, r7, r1
 8003878:	600a      	str	r2, [r1, #0]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	64bb      	str	r3, [r7, #72]	; 0x48
            if (w < 0) {
 800387e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003880:	2b00      	cmp	r3, #0
 8003882:	da07      	bge.n	8003894 <_vsnprintf+0x12c>
                flags |= FLAGS_LEFT; // reverse padding
 8003884:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003886:	2202      	movs	r2, #2
 8003888:	4313      	orrs	r3, r2
 800388a:	66fb      	str	r3, [r7, #108]	; 0x6c
                width = (unsigned int)-w;
 800388c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800388e:	425b      	negs	r3, r3
 8003890:	66bb      	str	r3, [r7, #104]	; 0x68
 8003892:	e001      	b.n	8003898 <_vsnprintf+0x130>
            } else {
                width = (unsigned int)w;
 8003894:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003896:	66bb      	str	r3, [r7, #104]	; 0x68
            }
            format++;
 8003898:	69bb      	ldr	r3, [r7, #24]
 800389a:	3301      	adds	r3, #1
 800389c:	61bb      	str	r3, [r7, #24]
        }

        // evaluate precision field
        precision = 0U;
 800389e:	2300      	movs	r3, #0
 80038a0:	667b      	str	r3, [r7, #100]	; 0x64
        if (*format == '.') {
 80038a2:	69bb      	ldr	r3, [r7, #24]
 80038a4:	781b      	ldrb	r3, [r3, #0]
 80038a6:	2b2e      	cmp	r3, #46	; 0x2e
 80038a8:	d12b      	bne.n	8003902 <_vsnprintf+0x19a>
            flags |= FLAGS_PRECISION;
 80038aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80038ac:	2280      	movs	r2, #128	; 0x80
 80038ae:	00d2      	lsls	r2, r2, #3
 80038b0:	4313      	orrs	r3, r2
 80038b2:	66fb      	str	r3, [r7, #108]	; 0x6c
            format++;
 80038b4:	69bb      	ldr	r3, [r7, #24]
 80038b6:	3301      	adds	r3, #1
 80038b8:	61bb      	str	r3, [r7, #24]
            if (_is_digit(*format)) {
 80038ba:	69bb      	ldr	r3, [r7, #24]
 80038bc:	781b      	ldrb	r3, [r3, #0]
 80038be:	0018      	movs	r0, r3
 80038c0:	f7ff f81f 	bl	8002902 <_is_digit>
 80038c4:	1e03      	subs	r3, r0, #0
 80038c6:	d007      	beq.n	80038d8 <_vsnprintf+0x170>
                precision = _atoi(&format);
 80038c8:	2318      	movs	r3, #24
 80038ca:	18fb      	adds	r3, r7, r3
 80038cc:	0018      	movs	r0, r3
 80038ce:	f7ff f831 	bl	8002934 <_atoi>
 80038d2:	0003      	movs	r3, r0
 80038d4:	667b      	str	r3, [r7, #100]	; 0x64
 80038d6:	e014      	b.n	8003902 <_vsnprintf+0x19a>
            } else if (*format == '*') {
 80038d8:	69bb      	ldr	r3, [r7, #24]
 80038da:	781b      	ldrb	r3, [r3, #0]
 80038dc:	2b2a      	cmp	r3, #42	; 0x2a
 80038de:	d110      	bne.n	8003902 <_vsnprintf+0x19a>
                const int prec = (int)va_arg(va, int);
 80038e0:	2388      	movs	r3, #136	; 0x88
 80038e2:	18fb      	adds	r3, r7, r3
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	1d1a      	adds	r2, r3, #4
 80038e8:	2188      	movs	r1, #136	; 0x88
 80038ea:	1879      	adds	r1, r7, r1
 80038ec:	600a      	str	r2, [r1, #0]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	647b      	str	r3, [r7, #68]	; 0x44
                precision = prec > 0 ? (unsigned int)prec : 0U;
 80038f2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	da00      	bge.n	80038fa <_vsnprintf+0x192>
 80038f8:	2300      	movs	r3, #0
 80038fa:	667b      	str	r3, [r7, #100]	; 0x64
                format++;
 80038fc:	69bb      	ldr	r3, [r7, #24]
 80038fe:	3301      	adds	r3, #1
 8003900:	61bb      	str	r3, [r7, #24]
            }
        }

        // evaluate length field
        switch (*format) {
 8003902:	69bb      	ldr	r3, [r7, #24]
 8003904:	781b      	ldrb	r3, [r3, #0]
 8003906:	3b68      	subs	r3, #104	; 0x68
 8003908:	2b12      	cmp	r3, #18
 800390a:	d847      	bhi.n	800399c <_vsnprintf+0x234>
 800390c:	009a      	lsls	r2, r3, #2
 800390e:	4b71      	ldr	r3, [pc, #452]	; (8003ad4 <_vsnprintf+0x36c>)
 8003910:	18d3      	adds	r3, r2, r3
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	469f      	mov	pc, r3
        case 'l':
            flags |= FLAGS_LONG;
 8003916:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003918:	2280      	movs	r2, #128	; 0x80
 800391a:	0052      	lsls	r2, r2, #1
 800391c:	4313      	orrs	r3, r2
 800391e:	66fb      	str	r3, [r7, #108]	; 0x6c
            format++;
 8003920:	69bb      	ldr	r3, [r7, #24]
 8003922:	3301      	adds	r3, #1
 8003924:	61bb      	str	r3, [r7, #24]
            if (*format == 'l') {
 8003926:	69bb      	ldr	r3, [r7, #24]
 8003928:	781b      	ldrb	r3, [r3, #0]
 800392a:	2b6c      	cmp	r3, #108	; 0x6c
 800392c:	d138      	bne.n	80039a0 <_vsnprintf+0x238>
                flags |= FLAGS_LONG_LONG;
 800392e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003930:	2280      	movs	r2, #128	; 0x80
 8003932:	0092      	lsls	r2, r2, #2
 8003934:	4313      	orrs	r3, r2
 8003936:	66fb      	str	r3, [r7, #108]	; 0x6c
                format++;
 8003938:	69bb      	ldr	r3, [r7, #24]
 800393a:	3301      	adds	r3, #1
 800393c:	61bb      	str	r3, [r7, #24]
            }
            break;
 800393e:	e02f      	b.n	80039a0 <_vsnprintf+0x238>
        case 'h':
            flags |= FLAGS_SHORT;
 8003940:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003942:	2280      	movs	r2, #128	; 0x80
 8003944:	4313      	orrs	r3, r2
 8003946:	66fb      	str	r3, [r7, #108]	; 0x6c
            format++;
 8003948:	69bb      	ldr	r3, [r7, #24]
 800394a:	3301      	adds	r3, #1
 800394c:	61bb      	str	r3, [r7, #24]
            if (*format == 'h') {
 800394e:	69bb      	ldr	r3, [r7, #24]
 8003950:	781b      	ldrb	r3, [r3, #0]
 8003952:	2b68      	cmp	r3, #104	; 0x68
 8003954:	d126      	bne.n	80039a4 <_vsnprintf+0x23c>
                flags |= FLAGS_CHAR;
 8003956:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003958:	2240      	movs	r2, #64	; 0x40
 800395a:	4313      	orrs	r3, r2
 800395c:	66fb      	str	r3, [r7, #108]	; 0x6c
                format++;
 800395e:	69bb      	ldr	r3, [r7, #24]
 8003960:	3301      	adds	r3, #1
 8003962:	61bb      	str	r3, [r7, #24]
            }
            break;
 8003964:	e01e      	b.n	80039a4 <_vsnprintf+0x23c>
#if defined(PRINTF_SUPPORT_PTRDIFF_T)
        case 't':
            flags |= (sizeof(ptrdiff_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 8003966:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003968:	2280      	movs	r2, #128	; 0x80
 800396a:	0052      	lsls	r2, r2, #1
 800396c:	4313      	orrs	r3, r2
 800396e:	66fb      	str	r3, [r7, #108]	; 0x6c
            format++;
 8003970:	69bb      	ldr	r3, [r7, #24]
 8003972:	3301      	adds	r3, #1
 8003974:	61bb      	str	r3, [r7, #24]
            break;
 8003976:	e016      	b.n	80039a6 <_vsnprintf+0x23e>
#endif
        case 'j':
            flags |= (sizeof(intmax_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 8003978:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800397a:	2280      	movs	r2, #128	; 0x80
 800397c:	0092      	lsls	r2, r2, #2
 800397e:	4313      	orrs	r3, r2
 8003980:	66fb      	str	r3, [r7, #108]	; 0x6c
            format++;
 8003982:	69bb      	ldr	r3, [r7, #24]
 8003984:	3301      	adds	r3, #1
 8003986:	61bb      	str	r3, [r7, #24]
            break;
 8003988:	e00d      	b.n	80039a6 <_vsnprintf+0x23e>
        case 'z':
            flags |= (sizeof(size_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 800398a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800398c:	2280      	movs	r2, #128	; 0x80
 800398e:	0052      	lsls	r2, r2, #1
 8003990:	4313      	orrs	r3, r2
 8003992:	66fb      	str	r3, [r7, #108]	; 0x6c
            format++;
 8003994:	69bb      	ldr	r3, [r7, #24]
 8003996:	3301      	adds	r3, #1
 8003998:	61bb      	str	r3, [r7, #24]
            break;
 800399a:	e004      	b.n	80039a6 <_vsnprintf+0x23e>
        default:
            break;
 800399c:	46c0      	nop			; (mov r8, r8)
 800399e:	e002      	b.n	80039a6 <_vsnprintf+0x23e>
            break;
 80039a0:	46c0      	nop			; (mov r8, r8)
 80039a2:	e000      	b.n	80039a6 <_vsnprintf+0x23e>
            break;
 80039a4:	46c0      	nop			; (mov r8, r8)
        }

        // evaluate specifier
        switch (*format) {
 80039a6:	69bb      	ldr	r3, [r7, #24]
 80039a8:	781b      	ldrb	r3, [r3, #0]
 80039aa:	3b25      	subs	r3, #37	; 0x25
 80039ac:	2b53      	cmp	r3, #83	; 0x53
 80039ae:	d900      	bls.n	80039b2 <_vsnprintf+0x24a>
 80039b0:	e303      	b.n	8003fba <_vsnprintf+0x852>
 80039b2:	009a      	lsls	r2, r3, #2
 80039b4:	4b48      	ldr	r3, [pc, #288]	; (8003ad8 <_vsnprintf+0x370>)
 80039b6:	18d3      	adds	r3, r2, r3
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	469f      	mov	pc, r3
        case 'X':
        case 'o':
        case 'b': {
            // set the base
            unsigned int base;
            if (*format == 'x' || *format == 'X') {
 80039bc:	69bb      	ldr	r3, [r7, #24]
 80039be:	781b      	ldrb	r3, [r3, #0]
 80039c0:	2b78      	cmp	r3, #120	; 0x78
 80039c2:	d003      	beq.n	80039cc <_vsnprintf+0x264>
 80039c4:	69bb      	ldr	r3, [r7, #24]
 80039c6:	781b      	ldrb	r3, [r3, #0]
 80039c8:	2b58      	cmp	r3, #88	; 0x58
 80039ca:	d102      	bne.n	80039d2 <_vsnprintf+0x26a>
                base = 16U;
 80039cc:	2310      	movs	r3, #16
 80039ce:	65bb      	str	r3, [r7, #88]	; 0x58
 80039d0:	e013      	b.n	80039fa <_vsnprintf+0x292>
            } else if (*format == 'o') {
 80039d2:	69bb      	ldr	r3, [r7, #24]
 80039d4:	781b      	ldrb	r3, [r3, #0]
 80039d6:	2b6f      	cmp	r3, #111	; 0x6f
 80039d8:	d102      	bne.n	80039e0 <_vsnprintf+0x278>
                base = 8U;
 80039da:	2308      	movs	r3, #8
 80039dc:	65bb      	str	r3, [r7, #88]	; 0x58
 80039de:	e00c      	b.n	80039fa <_vsnprintf+0x292>
            } else if (*format == 'b') {
 80039e0:	69bb      	ldr	r3, [r7, #24]
 80039e2:	781b      	ldrb	r3, [r3, #0]
 80039e4:	2b62      	cmp	r3, #98	; 0x62
 80039e6:	d102      	bne.n	80039ee <_vsnprintf+0x286>
                base = 2U;
 80039e8:	2302      	movs	r3, #2
 80039ea:	65bb      	str	r3, [r7, #88]	; 0x58
 80039ec:	e005      	b.n	80039fa <_vsnprintf+0x292>
            } else {
                base = 10U;
 80039ee:	230a      	movs	r3, #10
 80039f0:	65bb      	str	r3, [r7, #88]	; 0x58
                flags &= ~FLAGS_HASH; // no hash for dec format
 80039f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039f4:	2210      	movs	r2, #16
 80039f6:	4393      	bics	r3, r2
 80039f8:	66fb      	str	r3, [r7, #108]	; 0x6c
            }
            // uppercase
            if (*format == 'X') {
 80039fa:	69bb      	ldr	r3, [r7, #24]
 80039fc:	781b      	ldrb	r3, [r3, #0]
 80039fe:	2b58      	cmp	r3, #88	; 0x58
 8003a00:	d103      	bne.n	8003a0a <_vsnprintf+0x2a2>
                flags |= FLAGS_UPPERCASE;
 8003a02:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a04:	2220      	movs	r2, #32
 8003a06:	4313      	orrs	r3, r2
 8003a08:	66fb      	str	r3, [r7, #108]	; 0x6c
            }

            // no plus or space flag for u, x, X, o, b
            if ((*format != 'i') && (*format != 'd')) {
 8003a0a:	69bb      	ldr	r3, [r7, #24]
 8003a0c:	781b      	ldrb	r3, [r3, #0]
 8003a0e:	2b69      	cmp	r3, #105	; 0x69
 8003a10:	d007      	beq.n	8003a22 <_vsnprintf+0x2ba>
 8003a12:	69bb      	ldr	r3, [r7, #24]
 8003a14:	781b      	ldrb	r3, [r3, #0]
 8003a16:	2b64      	cmp	r3, #100	; 0x64
 8003a18:	d003      	beq.n	8003a22 <_vsnprintf+0x2ba>
                flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 8003a1a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a1c:	220c      	movs	r2, #12
 8003a1e:	4393      	bics	r3, r2
 8003a20:	66fb      	str	r3, [r7, #108]	; 0x6c
            }

            // ignore '0' flag when precision is given
            if (flags & FLAGS_PRECISION) {
 8003a22:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003a24:	2380      	movs	r3, #128	; 0x80
 8003a26:	00db      	lsls	r3, r3, #3
 8003a28:	4013      	ands	r3, r2
 8003a2a:	d003      	beq.n	8003a34 <_vsnprintf+0x2cc>
                flags &= ~FLAGS_ZEROPAD;
 8003a2c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a2e:	2201      	movs	r2, #1
 8003a30:	4393      	bics	r3, r2
 8003a32:	66fb      	str	r3, [r7, #108]	; 0x6c
            }

            // convert the integer
            if ((*format == 'i') || (*format == 'd')) {
 8003a34:	69bb      	ldr	r3, [r7, #24]
 8003a36:	781b      	ldrb	r3, [r3, #0]
 8003a38:	2b69      	cmp	r3, #105	; 0x69
 8003a3a:	d004      	beq.n	8003a46 <_vsnprintf+0x2de>
 8003a3c:	69bb      	ldr	r3, [r7, #24]
 8003a3e:	781b      	ldrb	r3, [r3, #0]
 8003a40:	2b64      	cmp	r3, #100	; 0x64
 8003a42:	d000      	beq.n	8003a46 <_vsnprintf+0x2de>
 8003a44:	e0b7      	b.n	8003bb6 <_vsnprintf+0x44e>
                // signed
                if (flags & FLAGS_LONG_LONG) {
 8003a46:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003a48:	2380      	movs	r3, #128	; 0x80
 8003a4a:	009b      	lsls	r3, r3, #2
 8003a4c:	4013      	ands	r3, r2
 8003a4e:	d045      	beq.n	8003adc <_vsnprintf+0x374>
#if defined(PRINTF_SUPPORT_LONG_LONG)
                    const long long value = va_arg(va, long long);
 8003a50:	2388      	movs	r3, #136	; 0x88
 8003a52:	18fb      	adds	r3, r7, r3
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	3307      	adds	r3, #7
 8003a58:	2207      	movs	r2, #7
 8003a5a:	4393      	bics	r3, r2
 8003a5c:	001a      	movs	r2, r3
 8003a5e:	3208      	adds	r2, #8
 8003a60:	2188      	movs	r1, #136	; 0x88
 8003a62:	1879      	adds	r1, r7, r1
 8003a64:	600a      	str	r2, [r1, #0]
 8003a66:	681a      	ldr	r2, [r3, #0]
 8003a68:	685b      	ldr	r3, [r3, #4]
 8003a6a:	62ba      	str	r2, [r7, #40]	; 0x28
 8003a6c:	62fb      	str	r3, [r7, #44]	; 0x2c
                    idx = _ntoa_long_long(out, buffer, idx, maxlen,
                                          (unsigned long long)(value > 0 ? value : 0 - value), value < 0, base,
 8003a6e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003a70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	da04      	bge.n	8003a80 <_vsnprintf+0x318>
 8003a76:	0010      	movs	r0, r2
 8003a78:	0019      	movs	r1, r3
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	4242      	negs	r2, r0
 8003a7e:	418b      	sbcs	r3, r1
                    idx = _ntoa_long_long(out, buffer, idx, maxlen,
 8003a80:	0010      	movs	r0, r2
 8003a82:	0019      	movs	r1, r3
 8003a84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a86:	0fdb      	lsrs	r3, r3, #31
 8003a88:	b2da      	uxtb	r2, r3
 8003a8a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003a8c:	613b      	str	r3, [r7, #16]
 8003a8e:	2300      	movs	r3, #0
 8003a90:	617b      	str	r3, [r7, #20]
 8003a92:	69fb      	ldr	r3, [r7, #28]
 8003a94:	469c      	mov	ip, r3
 8003a96:	6dfe      	ldr	r6, [r7, #92]	; 0x5c
 8003a98:	6a3d      	ldr	r5, [r7, #32]
 8003a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a9c:	4698      	mov	r8, r3
 8003a9e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003aa0:	9308      	str	r3, [sp, #32]
 8003aa2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003aa4:	9307      	str	r3, [sp, #28]
 8003aa6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003aa8:	9306      	str	r3, [sp, #24]
 8003aaa:	693b      	ldr	r3, [r7, #16]
 8003aac:	697c      	ldr	r4, [r7, #20]
 8003aae:	9304      	str	r3, [sp, #16]
 8003ab0:	9405      	str	r4, [sp, #20]
 8003ab2:	9202      	str	r2, [sp, #8]
 8003ab4:	9000      	str	r0, [sp, #0]
 8003ab6:	9101      	str	r1, [sp, #4]
 8003ab8:	4663      	mov	r3, ip
 8003aba:	0032      	movs	r2, r6
 8003abc:	0029      	movs	r1, r5
 8003abe:	4640      	mov	r0, r8
 8003ac0:	f7ff f8e7 	bl	8002c92 <_ntoa_long_long>
 8003ac4:	0003      	movs	r3, r0
 8003ac6:	65fb      	str	r3, [r7, #92]	; 0x5c
                if (flags & FLAGS_LONG_LONG) {
 8003ac8:	e103      	b.n	8003cd2 <_vsnprintf+0x56a>
 8003aca:	46c0      	nop			; (mov r8, r8)
 8003acc:	08002881 	.word	0x08002881
 8003ad0:	08006c90 	.word	0x08006c90
 8003ad4:	08006cd4 	.word	0x08006cd4
 8003ad8:	08006d20 	.word	0x08006d20
                                          precision, width, flags);
#endif
                } else if (flags & FLAGS_LONG) {
 8003adc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003ade:	2380      	movs	r3, #128	; 0x80
 8003ae0:	005b      	lsls	r3, r3, #1
 8003ae2:	4013      	ands	r3, r2
 8003ae4:	d025      	beq.n	8003b32 <_vsnprintf+0x3ca>
                    const long value = va_arg(va, long);
 8003ae6:	2388      	movs	r3, #136	; 0x88
 8003ae8:	18fb      	adds	r3, r7, r3
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	1d1a      	adds	r2, r3, #4
 8003aee:	2188      	movs	r1, #136	; 0x88
 8003af0:	1879      	adds	r1, r7, r1
 8003af2:	600a      	str	r2, [r1, #0]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	637b      	str	r3, [r7, #52]	; 0x34
                    idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)(value > 0 ? value : 0 - value),
 8003af8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003afa:	17da      	asrs	r2, r3, #31
 8003afc:	189b      	adds	r3, r3, r2
 8003afe:	4053      	eors	r3, r2
 8003b00:	001e      	movs	r6, r3
 8003b02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b04:	0fdb      	lsrs	r3, r3, #31
 8003b06:	b2da      	uxtb	r2, r3
 8003b08:	69fd      	ldr	r5, [r7, #28]
 8003b0a:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
 8003b0c:	6a39      	ldr	r1, [r7, #32]
 8003b0e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003b10:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b12:	9305      	str	r3, [sp, #20]
 8003b14:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003b16:	9304      	str	r3, [sp, #16]
 8003b18:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003b1a:	9303      	str	r3, [sp, #12]
 8003b1c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003b1e:	9302      	str	r3, [sp, #8]
 8003b20:	9201      	str	r2, [sp, #4]
 8003b22:	9600      	str	r6, [sp, #0]
 8003b24:	002b      	movs	r3, r5
 8003b26:	0022      	movs	r2, r4
 8003b28:	f7ff f84a 	bl	8002bc0 <_ntoa_long>
 8003b2c:	0003      	movs	r3, r0
 8003b2e:	65fb      	str	r3, [r7, #92]	; 0x5c
                if (flags & FLAGS_LONG_LONG) {
 8003b30:	e0cf      	b.n	8003cd2 <_vsnprintf+0x56a>
                                     value < 0, base, precision, width, flags);
                } else {
                    const int value = (flags & FLAGS_CHAR)
 8003b32:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b34:	2240      	movs	r2, #64	; 0x40
 8003b36:	4013      	ands	r3, r2
                                          ? (char)va_arg(va, int)
                                          : (flags & FLAGS_SHORT) ? (short int)va_arg(va, int) : va_arg(va, int);
 8003b38:	d009      	beq.n	8003b4e <_vsnprintf+0x3e6>
                                          ? (char)va_arg(va, int)
 8003b3a:	2388      	movs	r3, #136	; 0x88
 8003b3c:	18fb      	adds	r3, r7, r3
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	1d1a      	adds	r2, r3, #4
 8003b42:	2188      	movs	r1, #136	; 0x88
 8003b44:	1879      	adds	r1, r7, r1
 8003b46:	600a      	str	r2, [r1, #0]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	b2db      	uxtb	r3, r3
 8003b4c:	e015      	b.n	8003b7a <_vsnprintf+0x412>
                                          : (flags & FLAGS_SHORT) ? (short int)va_arg(va, int) : va_arg(va, int);
 8003b4e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b50:	2280      	movs	r2, #128	; 0x80
 8003b52:	4013      	ands	r3, r2
 8003b54:	d009      	beq.n	8003b6a <_vsnprintf+0x402>
 8003b56:	2388      	movs	r3, #136	; 0x88
 8003b58:	18fb      	adds	r3, r7, r3
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	1d1a      	adds	r2, r3, #4
 8003b5e:	2188      	movs	r1, #136	; 0x88
 8003b60:	1879      	adds	r1, r7, r1
 8003b62:	600a      	str	r2, [r1, #0]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	b21b      	sxth	r3, r3
 8003b68:	e007      	b.n	8003b7a <_vsnprintf+0x412>
 8003b6a:	2388      	movs	r3, #136	; 0x88
 8003b6c:	18fb      	adds	r3, r7, r3
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	1d1a      	adds	r2, r3, #4
 8003b72:	2188      	movs	r1, #136	; 0x88
 8003b74:	1879      	adds	r1, r7, r1
 8003b76:	600a      	str	r2, [r1, #0]
 8003b78:	681b      	ldr	r3, [r3, #0]
                    const int value = (flags & FLAGS_CHAR)
 8003b7a:	63bb      	str	r3, [r7, #56]	; 0x38
                    idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? value : 0 - value),
 8003b7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b7e:	17da      	asrs	r2, r3, #31
 8003b80:	189b      	adds	r3, r3, r2
 8003b82:	4053      	eors	r3, r2
 8003b84:	001e      	movs	r6, r3
 8003b86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b88:	0fdb      	lsrs	r3, r3, #31
 8003b8a:	b2da      	uxtb	r2, r3
 8003b8c:	69fd      	ldr	r5, [r7, #28]
 8003b8e:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
 8003b90:	6a39      	ldr	r1, [r7, #32]
 8003b92:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003b94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b96:	9305      	str	r3, [sp, #20]
 8003b98:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003b9a:	9304      	str	r3, [sp, #16]
 8003b9c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003b9e:	9303      	str	r3, [sp, #12]
 8003ba0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003ba2:	9302      	str	r3, [sp, #8]
 8003ba4:	9201      	str	r2, [sp, #4]
 8003ba6:	9600      	str	r6, [sp, #0]
 8003ba8:	002b      	movs	r3, r5
 8003baa:	0022      	movs	r2, r4
 8003bac:	f7ff f808 	bl	8002bc0 <_ntoa_long>
 8003bb0:	0003      	movs	r3, r0
 8003bb2:	65fb      	str	r3, [r7, #92]	; 0x5c
                if (flags & FLAGS_LONG_LONG) {
 8003bb4:	e08d      	b.n	8003cd2 <_vsnprintf+0x56a>
                                     value < 0, base, precision, width, flags);
                }
            } else {
                // unsigned
                if (flags & FLAGS_LONG_LONG) {
 8003bb6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003bb8:	2380      	movs	r3, #128	; 0x80
 8003bba:	009b      	lsls	r3, r3, #2
 8003bbc:	4013      	ands	r3, r2
 8003bbe:	d02b      	beq.n	8003c18 <_vsnprintf+0x4b0>
#if defined(PRINTF_SUPPORT_LONG_LONG)
                    idx = _ntoa_long_long(out, buffer, idx, maxlen, va_arg(va, unsigned long long), false, base,
 8003bc0:	2388      	movs	r3, #136	; 0x88
 8003bc2:	18fb      	adds	r3, r7, r3
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	3307      	adds	r3, #7
 8003bc8:	2207      	movs	r2, #7
 8003bca:	4393      	bics	r3, r2
 8003bcc:	001a      	movs	r2, r3
 8003bce:	3208      	adds	r2, #8
 8003bd0:	2188      	movs	r1, #136	; 0x88
 8003bd2:	1879      	adds	r1, r7, r1
 8003bd4:	600a      	str	r2, [r1, #0]
 8003bd6:	6818      	ldr	r0, [r3, #0]
 8003bd8:	6859      	ldr	r1, [r3, #4]
 8003bda:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003bdc:	60bb      	str	r3, [r7, #8]
 8003bde:	2300      	movs	r3, #0
 8003be0:	60fb      	str	r3, [r7, #12]
 8003be2:	69fe      	ldr	r6, [r7, #28]
 8003be4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003be6:	6a3d      	ldr	r5, [r7, #32]
 8003be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bea:	469c      	mov	ip, r3
 8003bec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003bee:	9308      	str	r3, [sp, #32]
 8003bf0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003bf2:	9307      	str	r3, [sp, #28]
 8003bf4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003bf6:	9306      	str	r3, [sp, #24]
 8003bf8:	68bb      	ldr	r3, [r7, #8]
 8003bfa:	68fc      	ldr	r4, [r7, #12]
 8003bfc:	9304      	str	r3, [sp, #16]
 8003bfe:	9405      	str	r4, [sp, #20]
 8003c00:	2300      	movs	r3, #0
 8003c02:	9302      	str	r3, [sp, #8]
 8003c04:	9000      	str	r0, [sp, #0]
 8003c06:	9101      	str	r1, [sp, #4]
 8003c08:	0033      	movs	r3, r6
 8003c0a:	0029      	movs	r1, r5
 8003c0c:	4660      	mov	r0, ip
 8003c0e:	f7ff f840 	bl	8002c92 <_ntoa_long_long>
 8003c12:	0003      	movs	r3, r0
 8003c14:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003c16:	e05c      	b.n	8003cd2 <_vsnprintf+0x56a>
                                          precision, width, flags);
#endif
                } else if (flags & FLAGS_LONG) {
 8003c18:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003c1a:	2380      	movs	r3, #128	; 0x80
 8003c1c:	005b      	lsls	r3, r3, #1
 8003c1e:	4013      	ands	r3, r2
 8003c20:	d01d      	beq.n	8003c5e <_vsnprintf+0x4f6>
                    idx = _ntoa_long(out, buffer, idx, maxlen, va_arg(va, unsigned long), false, base, precision,
 8003c22:	2388      	movs	r3, #136	; 0x88
 8003c24:	18fb      	adds	r3, r7, r3
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	1d1a      	adds	r2, r3, #4
 8003c2a:	2188      	movs	r1, #136	; 0x88
 8003c2c:	1879      	adds	r1, r7, r1
 8003c2e:	600a      	str	r2, [r1, #0]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	69fd      	ldr	r5, [r7, #28]
 8003c34:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
 8003c36:	6a39      	ldr	r1, [r7, #32]
 8003c38:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003c3a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003c3c:	9205      	str	r2, [sp, #20]
 8003c3e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003c40:	9204      	str	r2, [sp, #16]
 8003c42:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8003c44:	9203      	str	r2, [sp, #12]
 8003c46:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003c48:	9202      	str	r2, [sp, #8]
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	9201      	str	r2, [sp, #4]
 8003c4e:	9300      	str	r3, [sp, #0]
 8003c50:	002b      	movs	r3, r5
 8003c52:	0022      	movs	r2, r4
 8003c54:	f7fe ffb4 	bl	8002bc0 <_ntoa_long>
 8003c58:	0003      	movs	r3, r0
 8003c5a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003c5c:	e039      	b.n	8003cd2 <_vsnprintf+0x56a>
                                     width, flags);
                } else {
                    const unsigned int value =
                        (flags & FLAGS_CHAR) ? (unsigned char)va_arg(va, unsigned int)
 8003c5e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c60:	2240      	movs	r2, #64	; 0x40
 8003c62:	4013      	ands	r3, r2
                                             : (flags & FLAGS_SHORT) ? (unsigned short int)va_arg(va, unsigned int)
 8003c64:	d009      	beq.n	8003c7a <_vsnprintf+0x512>
                        (flags & FLAGS_CHAR) ? (unsigned char)va_arg(va, unsigned int)
 8003c66:	2388      	movs	r3, #136	; 0x88
 8003c68:	18fb      	adds	r3, r7, r3
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	1d1a      	adds	r2, r3, #4
 8003c6e:	2188      	movs	r1, #136	; 0x88
 8003c70:	1879      	adds	r1, r7, r1
 8003c72:	600a      	str	r2, [r1, #0]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	b2db      	uxtb	r3, r3
 8003c78:	e015      	b.n	8003ca6 <_vsnprintf+0x53e>
                                             : (flags & FLAGS_SHORT) ? (unsigned short int)va_arg(va, unsigned int)
 8003c7a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c7c:	2280      	movs	r2, #128	; 0x80
 8003c7e:	4013      	ands	r3, r2
                                                                     : va_arg(va, unsigned int);
 8003c80:	d009      	beq.n	8003c96 <_vsnprintf+0x52e>
                                             : (flags & FLAGS_SHORT) ? (unsigned short int)va_arg(va, unsigned int)
 8003c82:	2388      	movs	r3, #136	; 0x88
 8003c84:	18fb      	adds	r3, r7, r3
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	1d1a      	adds	r2, r3, #4
 8003c8a:	2188      	movs	r1, #136	; 0x88
 8003c8c:	1879      	adds	r1, r7, r1
 8003c8e:	600a      	str	r2, [r1, #0]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	b29b      	uxth	r3, r3
 8003c94:	e007      	b.n	8003ca6 <_vsnprintf+0x53e>
                                                                     : va_arg(va, unsigned int);
 8003c96:	2388      	movs	r3, #136	; 0x88
 8003c98:	18fb      	adds	r3, r7, r3
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	1d1a      	adds	r2, r3, #4
 8003c9e:	2188      	movs	r1, #136	; 0x88
 8003ca0:	1879      	adds	r1, r7, r1
 8003ca2:	600a      	str	r2, [r1, #0]
 8003ca4:	681b      	ldr	r3, [r3, #0]
                    const unsigned int value =
 8003ca6:	63fb      	str	r3, [r7, #60]	; 0x3c
                    idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precision, width, flags);
 8003ca8:	69fc      	ldr	r4, [r7, #28]
 8003caa:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003cac:	6a39      	ldr	r1, [r7, #32]
 8003cae:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003cb0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003cb2:	9305      	str	r3, [sp, #20]
 8003cb4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003cb6:	9304      	str	r3, [sp, #16]
 8003cb8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003cba:	9303      	str	r3, [sp, #12]
 8003cbc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003cbe:	9302      	str	r3, [sp, #8]
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	9301      	str	r3, [sp, #4]
 8003cc4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003cc6:	9300      	str	r3, [sp, #0]
 8003cc8:	0023      	movs	r3, r4
 8003cca:	f7fe ff79 	bl	8002bc0 <_ntoa_long>
 8003cce:	0003      	movs	r3, r0
 8003cd0:	65fb      	str	r3, [r7, #92]	; 0x5c
                }
            }
            format++;
 8003cd2:	69bb      	ldr	r3, [r7, #24]
 8003cd4:	3301      	adds	r3, #1
 8003cd6:	61bb      	str	r3, [r7, #24]
            break;
 8003cd8:	e17c      	b.n	8003fd4 <_vsnprintf+0x86c>
        }
#if defined(PRINTF_SUPPORT_FLOAT)
        case 'f':
        case 'F':
            if (*format == 'F')
 8003cda:	69bb      	ldr	r3, [r7, #24]
 8003cdc:	781b      	ldrb	r3, [r3, #0]
 8003cde:	2b46      	cmp	r3, #70	; 0x46
 8003ce0:	d103      	bne.n	8003cea <_vsnprintf+0x582>
                flags |= FLAGS_UPPERCASE;
 8003ce2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ce4:	2220      	movs	r2, #32
 8003ce6:	4313      	orrs	r3, r2
 8003ce8:	66fb      	str	r3, [r7, #108]	; 0x6c
            idx = _ftoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 8003cea:	2388      	movs	r3, #136	; 0x88
 8003cec:	18fb      	adds	r3, r7, r3
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	3307      	adds	r3, #7
 8003cf2:	2207      	movs	r2, #7
 8003cf4:	4393      	bics	r3, r2
 8003cf6:	001a      	movs	r2, r3
 8003cf8:	3208      	adds	r2, #8
 8003cfa:	2188      	movs	r1, #136	; 0x88
 8003cfc:	1879      	adds	r1, r7, r1
 8003cfe:	600a      	str	r2, [r1, #0]
 8003d00:	681a      	ldr	r2, [r3, #0]
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	69fe      	ldr	r6, [r7, #28]
 8003d06:	6dfd      	ldr	r5, [r7, #92]	; 0x5c
 8003d08:	6a3c      	ldr	r4, [r7, #32]
 8003d0a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003d0c:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8003d0e:	9104      	str	r1, [sp, #16]
 8003d10:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003d12:	9103      	str	r1, [sp, #12]
 8003d14:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8003d16:	9102      	str	r1, [sp, #8]
 8003d18:	9200      	str	r2, [sp, #0]
 8003d1a:	9301      	str	r3, [sp, #4]
 8003d1c:	0033      	movs	r3, r6
 8003d1e:	002a      	movs	r2, r5
 8003d20:	0021      	movs	r1, r4
 8003d22:	f7ff f829 	bl	8002d78 <_ftoa>
 8003d26:	0003      	movs	r3, r0
 8003d28:	65fb      	str	r3, [r7, #92]	; 0x5c
            format++;
 8003d2a:	69bb      	ldr	r3, [r7, #24]
 8003d2c:	3301      	adds	r3, #1
 8003d2e:	61bb      	str	r3, [r7, #24]
            break;
 8003d30:	e150      	b.n	8003fd4 <_vsnprintf+0x86c>
#if defined(PRINTF_SUPPORT_EXPONENTIAL)
        case 'e':
        case 'E':
        case 'g':
        case 'G':
            if ((*format == 'g') || (*format == 'G'))
 8003d32:	69bb      	ldr	r3, [r7, #24]
 8003d34:	781b      	ldrb	r3, [r3, #0]
 8003d36:	2b67      	cmp	r3, #103	; 0x67
 8003d38:	d003      	beq.n	8003d42 <_vsnprintf+0x5da>
 8003d3a:	69bb      	ldr	r3, [r7, #24]
 8003d3c:	781b      	ldrb	r3, [r3, #0]
 8003d3e:	2b47      	cmp	r3, #71	; 0x47
 8003d40:	d104      	bne.n	8003d4c <_vsnprintf+0x5e4>
                flags |= FLAGS_ADAPT_EXP;
 8003d42:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d44:	2280      	movs	r2, #128	; 0x80
 8003d46:	0112      	lsls	r2, r2, #4
 8003d48:	4313      	orrs	r3, r2
 8003d4a:	66fb      	str	r3, [r7, #108]	; 0x6c
            if ((*format == 'E') || (*format == 'G'))
 8003d4c:	69bb      	ldr	r3, [r7, #24]
 8003d4e:	781b      	ldrb	r3, [r3, #0]
 8003d50:	2b45      	cmp	r3, #69	; 0x45
 8003d52:	d003      	beq.n	8003d5c <_vsnprintf+0x5f4>
 8003d54:	69bb      	ldr	r3, [r7, #24]
 8003d56:	781b      	ldrb	r3, [r3, #0]
 8003d58:	2b47      	cmp	r3, #71	; 0x47
 8003d5a:	d103      	bne.n	8003d64 <_vsnprintf+0x5fc>
                flags |= FLAGS_UPPERCASE;
 8003d5c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d5e:	2220      	movs	r2, #32
 8003d60:	4313      	orrs	r3, r2
 8003d62:	66fb      	str	r3, [r7, #108]	; 0x6c
            idx = _etoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 8003d64:	2388      	movs	r3, #136	; 0x88
 8003d66:	18fb      	adds	r3, r7, r3
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	3307      	adds	r3, #7
 8003d6c:	2207      	movs	r2, #7
 8003d6e:	4393      	bics	r3, r2
 8003d70:	001a      	movs	r2, r3
 8003d72:	3208      	adds	r2, #8
 8003d74:	2188      	movs	r1, #136	; 0x88
 8003d76:	1879      	adds	r1, r7, r1
 8003d78:	600a      	str	r2, [r1, #0]
 8003d7a:	681a      	ldr	r2, [r3, #0]
 8003d7c:	685b      	ldr	r3, [r3, #4]
 8003d7e:	69fe      	ldr	r6, [r7, #28]
 8003d80:	6dfd      	ldr	r5, [r7, #92]	; 0x5c
 8003d82:	6a3c      	ldr	r4, [r7, #32]
 8003d84:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003d86:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8003d88:	9104      	str	r1, [sp, #16]
 8003d8a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003d8c:	9103      	str	r1, [sp, #12]
 8003d8e:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8003d90:	9102      	str	r1, [sp, #8]
 8003d92:	9200      	str	r2, [sp, #0]
 8003d94:	9301      	str	r3, [sp, #4]
 8003d96:	0033      	movs	r3, r6
 8003d98:	002a      	movs	r2, r5
 8003d9a:	0021      	movs	r1, r4
 8003d9c:	f7ff fa2a 	bl	80031f4 <_etoa>
 8003da0:	0003      	movs	r3, r0
 8003da2:	65fb      	str	r3, [r7, #92]	; 0x5c
            format++;
 8003da4:	69bb      	ldr	r3, [r7, #24]
 8003da6:	3301      	adds	r3, #1
 8003da8:	61bb      	str	r3, [r7, #24]
            break;
 8003daa:	e113      	b.n	8003fd4 <_vsnprintf+0x86c>
#endif // PRINTF_SUPPORT_EXPONENTIAL
#endif // PRINTF_SUPPORT_FLOAT
        case 'c': {
            unsigned int l = 1U;
 8003dac:	2301      	movs	r3, #1
 8003dae:	657b      	str	r3, [r7, #84]	; 0x54
            // pre padding
            if (!(flags & FLAGS_LEFT)) {
 8003db0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003db2:	2202      	movs	r2, #2
 8003db4:	4013      	ands	r3, r2
 8003db6:	d10e      	bne.n	8003dd6 <_vsnprintf+0x66e>
                while (l++ < width) {
 8003db8:	e007      	b.n	8003dca <_vsnprintf+0x662>
                    out(' ', buffer, idx++, maxlen);
 8003dba:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003dbc:	1c53      	adds	r3, r2, #1
 8003dbe:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003dc0:	69fb      	ldr	r3, [r7, #28]
 8003dc2:	6a39      	ldr	r1, [r7, #32]
 8003dc4:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8003dc6:	2020      	movs	r0, #32
 8003dc8:	47a0      	blx	r4
                while (l++ < width) {
 8003dca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003dcc:	1c5a      	adds	r2, r3, #1
 8003dce:	657a      	str	r2, [r7, #84]	; 0x54
 8003dd0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003dd2:	429a      	cmp	r2, r3
 8003dd4:	d8f1      	bhi.n	8003dba <_vsnprintf+0x652>
                }
            }
            // char output
            out((char)va_arg(va, int), buffer, idx++, maxlen);
 8003dd6:	2388      	movs	r3, #136	; 0x88
 8003dd8:	18fb      	adds	r3, r7, r3
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	1d1a      	adds	r2, r3, #4
 8003dde:	2188      	movs	r1, #136	; 0x88
 8003de0:	1879      	adds	r1, r7, r1
 8003de2:	600a      	str	r2, [r1, #0]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	b2d8      	uxtb	r0, r3
 8003de8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003dea:	1c53      	adds	r3, r2, #1
 8003dec:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003dee:	69fb      	ldr	r3, [r7, #28]
 8003df0:	6a39      	ldr	r1, [r7, #32]
 8003df2:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8003df4:	47a0      	blx	r4
            // post padding
            if (flags & FLAGS_LEFT) {
 8003df6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003df8:	2202      	movs	r2, #2
 8003dfa:	4013      	ands	r3, r2
 8003dfc:	d00e      	beq.n	8003e1c <_vsnprintf+0x6b4>
                while (l++ < width) {
 8003dfe:	e007      	b.n	8003e10 <_vsnprintf+0x6a8>
                    out(' ', buffer, idx++, maxlen);
 8003e00:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003e02:	1c53      	adds	r3, r2, #1
 8003e04:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003e06:	69fb      	ldr	r3, [r7, #28]
 8003e08:	6a39      	ldr	r1, [r7, #32]
 8003e0a:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8003e0c:	2020      	movs	r0, #32
 8003e0e:	47a0      	blx	r4
                while (l++ < width) {
 8003e10:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003e12:	1c5a      	adds	r2, r3, #1
 8003e14:	657a      	str	r2, [r7, #84]	; 0x54
 8003e16:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003e18:	429a      	cmp	r2, r3
 8003e1a:	d8f1      	bhi.n	8003e00 <_vsnprintf+0x698>
                }
            }
            format++;
 8003e1c:	69bb      	ldr	r3, [r7, #24]
 8003e1e:	3301      	adds	r3, #1
 8003e20:	61bb      	str	r3, [r7, #24]
            break;
 8003e22:	e0d7      	b.n	8003fd4 <_vsnprintf+0x86c>
        }

        case 's': {
            const char *p = va_arg(va, char *);
 8003e24:	2388      	movs	r3, #136	; 0x88
 8003e26:	18fb      	adds	r3, r7, r3
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	1d1a      	adds	r2, r3, #4
 8003e2c:	2188      	movs	r1, #136	; 0x88
 8003e2e:	1879      	adds	r1, r7, r1
 8003e30:	600a      	str	r2, [r1, #0]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	653b      	str	r3, [r7, #80]	; 0x50
            unsigned int l = _strnlen_s(p, precision ? precision : (size_t)-1);
 8003e36:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d001      	beq.n	8003e40 <_vsnprintf+0x6d8>
 8003e3c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003e3e:	e001      	b.n	8003e44 <_vsnprintf+0x6dc>
 8003e40:	2301      	movs	r3, #1
 8003e42:	425b      	negs	r3, r3
 8003e44:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8003e46:	0019      	movs	r1, r3
 8003e48:	0010      	movs	r0, r2
 8003e4a:	f7fe fd3f 	bl	80028cc <_strnlen_s>
 8003e4e:	0003      	movs	r3, r0
 8003e50:	64fb      	str	r3, [r7, #76]	; 0x4c
            // pre padding
            if (flags & FLAGS_PRECISION) {
 8003e52:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003e54:	2380      	movs	r3, #128	; 0x80
 8003e56:	00db      	lsls	r3, r3, #3
 8003e58:	4013      	ands	r3, r2
 8003e5a:	d005      	beq.n	8003e68 <_vsnprintf+0x700>
                l = (l < precision ? l : precision);
 8003e5c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003e5e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003e60:	4293      	cmp	r3, r2
 8003e62:	d900      	bls.n	8003e66 <_vsnprintf+0x6fe>
 8003e64:	0013      	movs	r3, r2
 8003e66:	64fb      	str	r3, [r7, #76]	; 0x4c
            }
            if (!(flags & FLAGS_LEFT)) {
 8003e68:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e6a:	2202      	movs	r2, #2
 8003e6c:	4013      	ands	r3, r2
 8003e6e:	d11a      	bne.n	8003ea6 <_vsnprintf+0x73e>
                while (l++ < width) {
 8003e70:	e007      	b.n	8003e82 <_vsnprintf+0x71a>
                    out(' ', buffer, idx++, maxlen);
 8003e72:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003e74:	1c53      	adds	r3, r2, #1
 8003e76:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003e78:	69fb      	ldr	r3, [r7, #28]
 8003e7a:	6a39      	ldr	r1, [r7, #32]
 8003e7c:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8003e7e:	2020      	movs	r0, #32
 8003e80:	47a0      	blx	r4
                while (l++ < width) {
 8003e82:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e84:	1c5a      	adds	r2, r3, #1
 8003e86:	64fa      	str	r2, [r7, #76]	; 0x4c
 8003e88:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003e8a:	429a      	cmp	r2, r3
 8003e8c:	d8f1      	bhi.n	8003e72 <_vsnprintf+0x70a>
                }
            }
            // string output
            while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 8003e8e:	e00a      	b.n	8003ea6 <_vsnprintf+0x73e>
                out(*(p++), buffer, idx++, maxlen);
 8003e90:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003e92:	1c5a      	adds	r2, r3, #1
 8003e94:	653a      	str	r2, [r7, #80]	; 0x50
 8003e96:	7818      	ldrb	r0, [r3, #0]
 8003e98:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003e9a:	1c53      	adds	r3, r2, #1
 8003e9c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003e9e:	69fb      	ldr	r3, [r7, #28]
 8003ea0:	6a39      	ldr	r1, [r7, #32]
 8003ea2:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8003ea4:	47a0      	blx	r4
            while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 8003ea6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003ea8:	781b      	ldrb	r3, [r3, #0]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d009      	beq.n	8003ec2 <_vsnprintf+0x75a>
 8003eae:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003eb0:	2380      	movs	r3, #128	; 0x80
 8003eb2:	00db      	lsls	r3, r3, #3
 8003eb4:	4013      	ands	r3, r2
 8003eb6:	d0eb      	beq.n	8003e90 <_vsnprintf+0x728>
 8003eb8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003eba:	1e5a      	subs	r2, r3, #1
 8003ebc:	667a      	str	r2, [r7, #100]	; 0x64
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d1e6      	bne.n	8003e90 <_vsnprintf+0x728>
            }
            // post padding
            if (flags & FLAGS_LEFT) {
 8003ec2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ec4:	2202      	movs	r2, #2
 8003ec6:	4013      	ands	r3, r2
 8003ec8:	d00e      	beq.n	8003ee8 <_vsnprintf+0x780>
                while (l++ < width) {
 8003eca:	e007      	b.n	8003edc <_vsnprintf+0x774>
                    out(' ', buffer, idx++, maxlen);
 8003ecc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003ece:	1c53      	adds	r3, r2, #1
 8003ed0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003ed2:	69fb      	ldr	r3, [r7, #28]
 8003ed4:	6a39      	ldr	r1, [r7, #32]
 8003ed6:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8003ed8:	2020      	movs	r0, #32
 8003eda:	47a0      	blx	r4
                while (l++ < width) {
 8003edc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003ede:	1c5a      	adds	r2, r3, #1
 8003ee0:	64fa      	str	r2, [r7, #76]	; 0x4c
 8003ee2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003ee4:	429a      	cmp	r2, r3
 8003ee6:	d8f1      	bhi.n	8003ecc <_vsnprintf+0x764>
                }
            }
            format++;
 8003ee8:	69bb      	ldr	r3, [r7, #24]
 8003eea:	3301      	adds	r3, #1
 8003eec:	61bb      	str	r3, [r7, #24]
            break;
 8003eee:	e071      	b.n	8003fd4 <_vsnprintf+0x86c>
        }

        case 'p': {
            width = sizeof(void *) * 2U;
 8003ef0:	2308      	movs	r3, #8
 8003ef2:	66bb      	str	r3, [r7, #104]	; 0x68
            flags |= FLAGS_ZEROPAD | FLAGS_UPPERCASE;
 8003ef4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ef6:	2221      	movs	r2, #33	; 0x21
 8003ef8:	4313      	orrs	r3, r2
 8003efa:	66fb      	str	r3, [r7, #108]	; 0x6c
#if defined(PRINTF_SUPPORT_LONG_LONG)
            const bool is_ll = sizeof(uintptr_t) == sizeof(long long);
 8003efc:	212b      	movs	r1, #43	; 0x2b
 8003efe:	2318      	movs	r3, #24
 8003f00:	18fb      	adds	r3, r7, r3
 8003f02:	185b      	adds	r3, r3, r1
 8003f04:	2200      	movs	r2, #0
 8003f06:	701a      	strb	r2, [r3, #0]
            if (is_ll) {
 8003f08:	2318      	movs	r3, #24
 8003f0a:	18fb      	adds	r3, r7, r3
 8003f0c:	185b      	adds	r3, r3, r1
 8003f0e:	781b      	ldrb	r3, [r3, #0]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d025      	beq.n	8003f60 <_vsnprintf+0x7f8>
                idx = _ntoa_long_long(out, buffer, idx, maxlen, (uintptr_t)va_arg(va, void *), false, 16U,
 8003f14:	2388      	movs	r3, #136	; 0x88
 8003f16:	18fb      	adds	r3, r7, r3
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	1d1a      	adds	r2, r3, #4
 8003f1c:	2188      	movs	r1, #136	; 0x88
 8003f1e:	1879      	adds	r1, r7, r1
 8003f20:	600a      	str	r2, [r1, #0]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	603b      	str	r3, [r7, #0]
 8003f26:	2300      	movs	r3, #0
 8003f28:	607b      	str	r3, [r7, #4]
 8003f2a:	69fd      	ldr	r5, [r7, #28]
 8003f2c:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
 8003f2e:	6a39      	ldr	r1, [r7, #32]
 8003f30:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003f32:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f34:	9308      	str	r3, [sp, #32]
 8003f36:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003f38:	9307      	str	r3, [sp, #28]
 8003f3a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003f3c:	9306      	str	r3, [sp, #24]
 8003f3e:	2210      	movs	r2, #16
 8003f40:	2300      	movs	r3, #0
 8003f42:	9204      	str	r2, [sp, #16]
 8003f44:	9305      	str	r3, [sp, #20]
 8003f46:	2300      	movs	r3, #0
 8003f48:	9302      	str	r3, [sp, #8]
 8003f4a:	683a      	ldr	r2, [r7, #0]
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	9200      	str	r2, [sp, #0]
 8003f50:	9301      	str	r3, [sp, #4]
 8003f52:	002b      	movs	r3, r5
 8003f54:	0022      	movs	r2, r4
 8003f56:	f7fe fe9c 	bl	8002c92 <_ntoa_long_long>
 8003f5a:	0003      	movs	r3, r0
 8003f5c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003f5e:	e01c      	b.n	8003f9a <_vsnprintf+0x832>
                                      precision, width, flags);
            } else {
#endif
                idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)((uintptr_t)va_arg(va, void *)), false,
 8003f60:	2388      	movs	r3, #136	; 0x88
 8003f62:	18fb      	adds	r3, r7, r3
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	1d1a      	adds	r2, r3, #4
 8003f68:	2188      	movs	r1, #136	; 0x88
 8003f6a:	1879      	adds	r1, r7, r1
 8003f6c:	600a      	str	r2, [r1, #0]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	001d      	movs	r5, r3
 8003f72:	69fc      	ldr	r4, [r7, #28]
 8003f74:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003f76:	6a39      	ldr	r1, [r7, #32]
 8003f78:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003f7a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f7c:	9305      	str	r3, [sp, #20]
 8003f7e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003f80:	9304      	str	r3, [sp, #16]
 8003f82:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003f84:	9303      	str	r3, [sp, #12]
 8003f86:	2310      	movs	r3, #16
 8003f88:	9302      	str	r3, [sp, #8]
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	9301      	str	r3, [sp, #4]
 8003f8e:	9500      	str	r5, [sp, #0]
 8003f90:	0023      	movs	r3, r4
 8003f92:	f7fe fe15 	bl	8002bc0 <_ntoa_long>
 8003f96:	0003      	movs	r3, r0
 8003f98:	65fb      	str	r3, [r7, #92]	; 0x5c
                                 16U, precision, width, flags);
#if defined(PRINTF_SUPPORT_LONG_LONG)
            }
#endif
            format++;
 8003f9a:	69bb      	ldr	r3, [r7, #24]
 8003f9c:	3301      	adds	r3, #1
 8003f9e:	61bb      	str	r3, [r7, #24]
            break;
 8003fa0:	e018      	b.n	8003fd4 <_vsnprintf+0x86c>
        }

        case '%':
            out('%', buffer, idx++, maxlen);
 8003fa2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003fa4:	1c53      	adds	r3, r2, #1
 8003fa6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003fa8:	69fb      	ldr	r3, [r7, #28]
 8003faa:	6a39      	ldr	r1, [r7, #32]
 8003fac:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8003fae:	2025      	movs	r0, #37	; 0x25
 8003fb0:	47a0      	blx	r4
            format++;
 8003fb2:	69bb      	ldr	r3, [r7, #24]
 8003fb4:	3301      	adds	r3, #1
 8003fb6:	61bb      	str	r3, [r7, #24]
            break;
 8003fb8:	e00c      	b.n	8003fd4 <_vsnprintf+0x86c>

        default:
            out(*format, buffer, idx++, maxlen);
 8003fba:	69bb      	ldr	r3, [r7, #24]
 8003fbc:	7818      	ldrb	r0, [r3, #0]
 8003fbe:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003fc0:	1c53      	adds	r3, r2, #1
 8003fc2:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003fc4:	69fb      	ldr	r3, [r7, #28]
 8003fc6:	6a39      	ldr	r1, [r7, #32]
 8003fc8:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8003fca:	47a0      	blx	r4
            format++;
 8003fcc:	69bb      	ldr	r3, [r7, #24]
 8003fce:	3301      	adds	r3, #1
 8003fd0:	61bb      	str	r3, [r7, #24]
            break;
 8003fd2:	46c0      	nop			; (mov r8, r8)
    while (*format) {
 8003fd4:	69bb      	ldr	r3, [r7, #24]
 8003fd6:	781b      	ldrb	r3, [r3, #0]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d001      	beq.n	8003fe0 <_vsnprintf+0x878>
 8003fdc:	f7ff fbd8 	bl	8003790 <_vsnprintf+0x28>
        }
    }

    // termination
    out((char)0, buffer, idx < maxlen ? idx : maxlen - 1U, maxlen);
 8003fe0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003fe2:	69fb      	ldr	r3, [r7, #28]
 8003fe4:	429a      	cmp	r2, r3
 8003fe6:	d302      	bcc.n	8003fee <_vsnprintf+0x886>
 8003fe8:	69fb      	ldr	r3, [r7, #28]
 8003fea:	1e5a      	subs	r2, r3, #1
 8003fec:	e000      	b.n	8003ff0 <_vsnprintf+0x888>
 8003fee:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003ff0:	69fb      	ldr	r3, [r7, #28]
 8003ff2:	6a39      	ldr	r1, [r7, #32]
 8003ff4:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8003ff6:	2000      	movs	r0, #0
 8003ff8:	47a0      	blx	r4

    // return written chars without terminating \0
    return (int)idx;
 8003ffa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
}
 8003ffc:	0018      	movs	r0, r3
 8003ffe:	46bd      	mov	sp, r7
 8004000:	b01c      	add	sp, #112	; 0x70
 8004002:	bc80      	pop	{r7}
 8004004:	46b8      	mov	r8, r7
 8004006:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004008 <printf_>:

///////////////////////////////////////////////////////////////////////////////

int printf_(const char *format, ...) {
 8004008:	b40f      	push	{r0, r1, r2, r3}
 800400a:	b590      	push	{r4, r7, lr}
 800400c:	b087      	sub	sp, #28
 800400e:	af02      	add	r7, sp, #8
    va_list va;
    va_start(va, format);
 8004010:	2324      	movs	r3, #36	; 0x24
 8004012:	18fb      	adds	r3, r7, r3
 8004014:	60bb      	str	r3, [r7, #8]
    char buffer[1];
    const int ret = _vsnprintf(_out_char, buffer, (size_t)-1, format, va);
 8004016:	6a3c      	ldr	r4, [r7, #32]
 8004018:	2301      	movs	r3, #1
 800401a:	425a      	negs	r2, r3
 800401c:	1d39      	adds	r1, r7, #4
 800401e:	4808      	ldr	r0, [pc, #32]	; (8004040 <printf_+0x38>)
 8004020:	68bb      	ldr	r3, [r7, #8]
 8004022:	9300      	str	r3, [sp, #0]
 8004024:	0023      	movs	r3, r4
 8004026:	f7ff fb9f 	bl	8003768 <_vsnprintf>
 800402a:	0003      	movs	r3, r0
 800402c:	60fb      	str	r3, [r7, #12]
    va_end(va);
    return ret;
 800402e:	68fb      	ldr	r3, [r7, #12]
}
 8004030:	0018      	movs	r0, r3
 8004032:	46bd      	mov	sp, r7
 8004034:	b005      	add	sp, #20
 8004036:	bc90      	pop	{r4, r7}
 8004038:	bc08      	pop	{r3}
 800403a:	b004      	add	sp, #16
 800403c:	4718      	bx	r3
 800403e:	46c0      	nop			; (mov r8, r8)
 8004040:	0800289d 	.word	0x0800289d

08004044 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004048:	4b07      	ldr	r3, [pc, #28]	; (8004068 <HAL_MspInit+0x24>)
 800404a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800404c:	4b06      	ldr	r3, [pc, #24]	; (8004068 <HAL_MspInit+0x24>)
 800404e:	2101      	movs	r1, #1
 8004050:	430a      	orrs	r2, r1
 8004052:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8004054:	4b04      	ldr	r3, [pc, #16]	; (8004068 <HAL_MspInit+0x24>)
 8004056:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004058:	4b03      	ldr	r3, [pc, #12]	; (8004068 <HAL_MspInit+0x24>)
 800405a:	2180      	movs	r1, #128	; 0x80
 800405c:	0549      	lsls	r1, r1, #21
 800405e:	430a      	orrs	r2, r1
 8004060:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004062:	46c0      	nop			; (mov r8, r8)
 8004064:	46bd      	mov	sp, r7
 8004066:	bd80      	pop	{r7, pc}
 8004068:	40021000 	.word	0x40021000

0800406c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800406c:	b590      	push	{r4, r7, lr}
 800406e:	b089      	sub	sp, #36	; 0x24
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004074:	240c      	movs	r4, #12
 8004076:	193b      	adds	r3, r7, r4
 8004078:	0018      	movs	r0, r3
 800407a:	2314      	movs	r3, #20
 800407c:	001a      	movs	r2, r3
 800407e:	2100      	movs	r1, #0
 8004080:	f002 fd9e 	bl	8006bc0 <memset>
  if(hi2c->Instance==I2C1)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	4a18      	ldr	r2, [pc, #96]	; (80040ec <HAL_I2C_MspInit+0x80>)
 800408a:	4293      	cmp	r3, r2
 800408c:	d129      	bne.n	80040e2 <HAL_I2C_MspInit+0x76>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800408e:	4b18      	ldr	r3, [pc, #96]	; (80040f0 <HAL_I2C_MspInit+0x84>)
 8004090:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004092:	4b17      	ldr	r3, [pc, #92]	; (80040f0 <HAL_I2C_MspInit+0x84>)
 8004094:	2102      	movs	r1, #2
 8004096:	430a      	orrs	r2, r1
 8004098:	62da      	str	r2, [r3, #44]	; 0x2c
 800409a:	4b15      	ldr	r3, [pc, #84]	; (80040f0 <HAL_I2C_MspInit+0x84>)
 800409c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800409e:	2202      	movs	r2, #2
 80040a0:	4013      	ands	r3, r2
 80040a2:	60bb      	str	r3, [r7, #8]
 80040a4:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = MFX_I2C_SCL_Pin|MFX_I2C_SDA_Pin;
 80040a6:	193b      	adds	r3, r7, r4
 80040a8:	22c0      	movs	r2, #192	; 0xc0
 80040aa:	0092      	lsls	r2, r2, #2
 80040ac:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80040ae:	0021      	movs	r1, r4
 80040b0:	187b      	adds	r3, r7, r1
 80040b2:	2212      	movs	r2, #18
 80040b4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80040b6:	187b      	adds	r3, r7, r1
 80040b8:	2201      	movs	r2, #1
 80040ba:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80040bc:	187b      	adds	r3, r7, r1
 80040be:	2203      	movs	r2, #3
 80040c0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80040c2:	187b      	adds	r3, r7, r1
 80040c4:	2204      	movs	r2, #4
 80040c6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80040c8:	187b      	adds	r3, r7, r1
 80040ca:	4a0a      	ldr	r2, [pc, #40]	; (80040f4 <HAL_I2C_MspInit+0x88>)
 80040cc:	0019      	movs	r1, r3
 80040ce:	0010      	movs	r0, r2
 80040d0:	f000 fb2e 	bl	8004730 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80040d4:	4b06      	ldr	r3, [pc, #24]	; (80040f0 <HAL_I2C_MspInit+0x84>)
 80040d6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80040d8:	4b05      	ldr	r3, [pc, #20]	; (80040f0 <HAL_I2C_MspInit+0x84>)
 80040da:	2180      	movs	r1, #128	; 0x80
 80040dc:	0389      	lsls	r1, r1, #14
 80040de:	430a      	orrs	r2, r1
 80040e0:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80040e2:	46c0      	nop			; (mov r8, r8)
 80040e4:	46bd      	mov	sp, r7
 80040e6:	b009      	add	sp, #36	; 0x24
 80040e8:	bd90      	pop	{r4, r7, pc}
 80040ea:	46c0      	nop			; (mov r8, r8)
 80040ec:	40005400 	.word	0x40005400
 80040f0:	40021000 	.word	0x40021000
 80040f4:	50000400 	.word	0x50000400

080040f8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80040f8:	b590      	push	{r4, r7, lr}
 80040fa:	b08b      	sub	sp, #44	; 0x2c
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004100:	2414      	movs	r4, #20
 8004102:	193b      	adds	r3, r7, r4
 8004104:	0018      	movs	r0, r3
 8004106:	2314      	movs	r3, #20
 8004108:	001a      	movs	r2, r3
 800410a:	2100      	movs	r1, #0
 800410c:	f002 fd58 	bl	8006bc0 <memset>
  if(hspi->Instance==SPI1)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4a41      	ldr	r2, [pc, #260]	; (800421c <HAL_SPI_MspInit+0x124>)
 8004116:	4293      	cmp	r3, r2
 8004118:	d14c      	bne.n	80041b4 <HAL_SPI_MspInit+0xbc>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800411a:	4b41      	ldr	r3, [pc, #260]	; (8004220 <HAL_SPI_MspInit+0x128>)
 800411c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800411e:	4b40      	ldr	r3, [pc, #256]	; (8004220 <HAL_SPI_MspInit+0x128>)
 8004120:	2180      	movs	r1, #128	; 0x80
 8004122:	0149      	lsls	r1, r1, #5
 8004124:	430a      	orrs	r2, r1
 8004126:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004128:	4b3d      	ldr	r3, [pc, #244]	; (8004220 <HAL_SPI_MspInit+0x128>)
 800412a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800412c:	4b3c      	ldr	r3, [pc, #240]	; (8004220 <HAL_SPI_MspInit+0x128>)
 800412e:	2101      	movs	r1, #1
 8004130:	430a      	orrs	r2, r1
 8004132:	62da      	str	r2, [r3, #44]	; 0x2c
 8004134:	4b3a      	ldr	r3, [pc, #232]	; (8004220 <HAL_SPI_MspInit+0x128>)
 8004136:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004138:	2201      	movs	r2, #1
 800413a:	4013      	ands	r3, r2
 800413c:	613b      	str	r3, [r7, #16]
 800413e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004140:	4b37      	ldr	r3, [pc, #220]	; (8004220 <HAL_SPI_MspInit+0x128>)
 8004142:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004144:	4b36      	ldr	r3, [pc, #216]	; (8004220 <HAL_SPI_MspInit+0x128>)
 8004146:	2102      	movs	r1, #2
 8004148:	430a      	orrs	r2, r1
 800414a:	62da      	str	r2, [r3, #44]	; 0x2c
 800414c:	4b34      	ldr	r3, [pc, #208]	; (8004220 <HAL_SPI_MspInit+0x128>)
 800414e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004150:	2202      	movs	r2, #2
 8004152:	4013      	ands	r3, r2
 8004154:	60fb      	str	r3, [r7, #12]
 8004156:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA15     ------> SPI1_NSS
    PB3     ------> SPI1_SCK
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = ePD1_CS_Pin;
 8004158:	193b      	adds	r3, r7, r4
 800415a:	2280      	movs	r2, #128	; 0x80
 800415c:	0212      	lsls	r2, r2, #8
 800415e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004160:	193b      	adds	r3, r7, r4
 8004162:	2202      	movs	r2, #2
 8004164:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004166:	193b      	adds	r3, r7, r4
 8004168:	2200      	movs	r2, #0
 800416a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800416c:	193b      	adds	r3, r7, r4
 800416e:	2200      	movs	r2, #0
 8004170:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8004172:	193b      	adds	r3, r7, r4
 8004174:	2200      	movs	r2, #0
 8004176:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(ePD1_CS_GPIO_Port, &GPIO_InitStruct);
 8004178:	193a      	adds	r2, r7, r4
 800417a:	23a0      	movs	r3, #160	; 0xa0
 800417c:	05db      	lsls	r3, r3, #23
 800417e:	0011      	movs	r1, r2
 8004180:	0018      	movs	r0, r3
 8004182:	f000 fad5 	bl	8004730 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ePD1_SCK_Pin|ePD1_MOSI_Pin;
 8004186:	0021      	movs	r1, r4
 8004188:	187b      	adds	r3, r7, r1
 800418a:	2228      	movs	r2, #40	; 0x28
 800418c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800418e:	187b      	adds	r3, r7, r1
 8004190:	2202      	movs	r2, #2
 8004192:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004194:	187b      	adds	r3, r7, r1
 8004196:	2200      	movs	r2, #0
 8004198:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800419a:	187b      	adds	r3, r7, r1
 800419c:	2200      	movs	r2, #0
 800419e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80041a0:	187b      	adds	r3, r7, r1
 80041a2:	2200      	movs	r2, #0
 80041a4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80041a6:	187b      	adds	r3, r7, r1
 80041a8:	4a1e      	ldr	r2, [pc, #120]	; (8004224 <HAL_SPI_MspInit+0x12c>)
 80041aa:	0019      	movs	r1, r3
 80041ac:	0010      	movs	r0, r2
 80041ae:	f000 fabf 	bl	8004730 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80041b2:	e02e      	b.n	8004212 <HAL_SPI_MspInit+0x11a>
  else if(hspi->Instance==SPI2)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	4a1b      	ldr	r2, [pc, #108]	; (8004228 <HAL_SPI_MspInit+0x130>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d129      	bne.n	8004212 <HAL_SPI_MspInit+0x11a>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80041be:	4b18      	ldr	r3, [pc, #96]	; (8004220 <HAL_SPI_MspInit+0x128>)
 80041c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80041c2:	4b17      	ldr	r3, [pc, #92]	; (8004220 <HAL_SPI_MspInit+0x128>)
 80041c4:	2180      	movs	r1, #128	; 0x80
 80041c6:	01c9      	lsls	r1, r1, #7
 80041c8:	430a      	orrs	r2, r1
 80041ca:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80041cc:	4b14      	ldr	r3, [pc, #80]	; (8004220 <HAL_SPI_MspInit+0x128>)
 80041ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041d0:	4b13      	ldr	r3, [pc, #76]	; (8004220 <HAL_SPI_MspInit+0x128>)
 80041d2:	2102      	movs	r1, #2
 80041d4:	430a      	orrs	r2, r1
 80041d6:	62da      	str	r2, [r3, #44]	; 0x2c
 80041d8:	4b11      	ldr	r3, [pc, #68]	; (8004220 <HAL_SPI_MspInit+0x128>)
 80041da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041dc:	2202      	movs	r2, #2
 80041de:	4013      	ands	r3, r2
 80041e0:	60bb      	str	r3, [r7, #8]
 80041e2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = NFC_NSS_Pin|NFC_SCK_Pin|NFC_MISO_Pin|NFC_MOSI_Pin;
 80041e4:	2114      	movs	r1, #20
 80041e6:	187b      	adds	r3, r7, r1
 80041e8:	22f0      	movs	r2, #240	; 0xf0
 80041ea:	0212      	lsls	r2, r2, #8
 80041ec:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041ee:	187b      	adds	r3, r7, r1
 80041f0:	2202      	movs	r2, #2
 80041f2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041f4:	187b      	adds	r3, r7, r1
 80041f6:	2200      	movs	r2, #0
 80041f8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80041fa:	187b      	adds	r3, r7, r1
 80041fc:	2203      	movs	r2, #3
 80041fe:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8004200:	187b      	adds	r3, r7, r1
 8004202:	2200      	movs	r2, #0
 8004204:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004206:	187b      	adds	r3, r7, r1
 8004208:	4a06      	ldr	r2, [pc, #24]	; (8004224 <HAL_SPI_MspInit+0x12c>)
 800420a:	0019      	movs	r1, r3
 800420c:	0010      	movs	r0, r2
 800420e:	f000 fa8f 	bl	8004730 <HAL_GPIO_Init>
}
 8004212:	46c0      	nop			; (mov r8, r8)
 8004214:	46bd      	mov	sp, r7
 8004216:	b00b      	add	sp, #44	; 0x2c
 8004218:	bd90      	pop	{r4, r7, pc}
 800421a:	46c0      	nop			; (mov r8, r8)
 800421c:	40013000 	.word	0x40013000
 8004220:	40021000 	.word	0x40021000
 8004224:	50000400 	.word	0x50000400
 8004228:	40003800 	.word	0x40003800

0800422c <HAL_TSC_MspInit>:
* This function configures the hardware resources used in this example
* @param htsc: TSC handle pointer
* @retval None
*/
void HAL_TSC_MspInit(TSC_HandleTypeDef* htsc)
{
 800422c:	b590      	push	{r4, r7, lr}
 800422e:	b08b      	sub	sp, #44	; 0x2c
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004234:	2414      	movs	r4, #20
 8004236:	193b      	adds	r3, r7, r4
 8004238:	0018      	movs	r0, r3
 800423a:	2314      	movs	r3, #20
 800423c:	001a      	movs	r2, r3
 800423e:	2100      	movs	r1, #0
 8004240:	f002 fcbe 	bl	8006bc0 <memset>
  if(htsc->Instance==TSC)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a41      	ldr	r2, [pc, #260]	; (8004350 <HAL_TSC_MspInit+0x124>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d17c      	bne.n	8004348 <HAL_TSC_MspInit+0x11c>
  {
  /* USER CODE BEGIN TSC_MspInit 0 */

  /* USER CODE END TSC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TSC_CLK_ENABLE();
 800424e:	4b41      	ldr	r3, [pc, #260]	; (8004354 <HAL_TSC_MspInit+0x128>)
 8004250:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004252:	4b40      	ldr	r3, [pc, #256]	; (8004354 <HAL_TSC_MspInit+0x128>)
 8004254:	2180      	movs	r1, #128	; 0x80
 8004256:	0249      	lsls	r1, r1, #9
 8004258:	430a      	orrs	r2, r1
 800425a:	631a      	str	r2, [r3, #48]	; 0x30
 800425c:	4b3d      	ldr	r3, [pc, #244]	; (8004354 <HAL_TSC_MspInit+0x128>)
 800425e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004260:	2380      	movs	r3, #128	; 0x80
 8004262:	025b      	lsls	r3, r3, #9
 8004264:	4013      	ands	r3, r2
 8004266:	613b      	str	r3, [r7, #16]
 8004268:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800426a:	4b3a      	ldr	r3, [pc, #232]	; (8004354 <HAL_TSC_MspInit+0x128>)
 800426c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800426e:	4b39      	ldr	r3, [pc, #228]	; (8004354 <HAL_TSC_MspInit+0x128>)
 8004270:	2101      	movs	r1, #1
 8004272:	430a      	orrs	r2, r1
 8004274:	62da      	str	r2, [r3, #44]	; 0x2c
 8004276:	4b37      	ldr	r3, [pc, #220]	; (8004354 <HAL_TSC_MspInit+0x128>)
 8004278:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800427a:	2201      	movs	r2, #1
 800427c:	4013      	ands	r3, r2
 800427e:	60fb      	str	r3, [r7, #12]
 8004280:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004282:	4b34      	ldr	r3, [pc, #208]	; (8004354 <HAL_TSC_MspInit+0x128>)
 8004284:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004286:	4b33      	ldr	r3, [pc, #204]	; (8004354 <HAL_TSC_MspInit+0x128>)
 8004288:	2102      	movs	r1, #2
 800428a:	430a      	orrs	r2, r1
 800428c:	62da      	str	r2, [r3, #44]	; 0x2c
 800428e:	4b31      	ldr	r3, [pc, #196]	; (8004354 <HAL_TSC_MspInit+0x128>)
 8004290:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004292:	2202      	movs	r2, #2
 8004294:	4013      	ands	r3, r2
 8004296:	60bb      	str	r3, [r7, #8]
 8004298:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> TSC_G2_IO3
    PA7     ------> TSC_G2_IO4
    PB0     ------> TSC_G3_IO2
    PB1     ------> TSC_G3_IO3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 800429a:	193b      	adds	r3, r7, r4
 800429c:	2244      	movs	r2, #68	; 0x44
 800429e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042a0:	193b      	adds	r3, r7, r4
 80042a2:	2202      	movs	r2, #2
 80042a4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042a6:	193b      	adds	r3, r7, r4
 80042a8:	2200      	movs	r2, #0
 80042aa:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042ac:	193b      	adds	r3, r7, r4
 80042ae:	2200      	movs	r2, #0
 80042b0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 80042b2:	193b      	adds	r3, r7, r4
 80042b4:	2203      	movs	r2, #3
 80042b6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042b8:	193a      	adds	r2, r7, r4
 80042ba:	23a0      	movs	r3, #160	; 0xa0
 80042bc:	05db      	lsls	r3, r3, #23
 80042be:	0011      	movs	r1, r2
 80042c0:	0018      	movs	r0, r3
 80042c2:	f000 fa35 	bl	8004730 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7;
 80042c6:	193b      	adds	r3, r7, r4
 80042c8:	2288      	movs	r2, #136	; 0x88
 80042ca:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80042cc:	193b      	adds	r3, r7, r4
 80042ce:	2212      	movs	r2, #18
 80042d0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042d2:	193b      	adds	r3, r7, r4
 80042d4:	2200      	movs	r2, #0
 80042d6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042d8:	193b      	adds	r3, r7, r4
 80042da:	2200      	movs	r2, #0
 80042dc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 80042de:	193b      	adds	r3, r7, r4
 80042e0:	2203      	movs	r2, #3
 80042e2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042e4:	193a      	adds	r2, r7, r4
 80042e6:	23a0      	movs	r3, #160	; 0xa0
 80042e8:	05db      	lsls	r3, r3, #23
 80042ea:	0011      	movs	r1, r2
 80042ec:	0018      	movs	r0, r3
 80042ee:	f000 fa1f 	bl	8004730 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80042f2:	193b      	adds	r3, r7, r4
 80042f4:	2201      	movs	r2, #1
 80042f6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042f8:	193b      	adds	r3, r7, r4
 80042fa:	2202      	movs	r2, #2
 80042fc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042fe:	193b      	adds	r3, r7, r4
 8004300:	2200      	movs	r2, #0
 8004302:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004304:	193b      	adds	r3, r7, r4
 8004306:	2200      	movs	r2, #0
 8004308:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 800430a:	193b      	adds	r3, r7, r4
 800430c:	2203      	movs	r2, #3
 800430e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004310:	193b      	adds	r3, r7, r4
 8004312:	4a11      	ldr	r2, [pc, #68]	; (8004358 <HAL_TSC_MspInit+0x12c>)
 8004314:	0019      	movs	r1, r3
 8004316:	0010      	movs	r0, r2
 8004318:	f000 fa0a 	bl	8004730 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800431c:	0021      	movs	r1, r4
 800431e:	187b      	adds	r3, r7, r1
 8004320:	2202      	movs	r2, #2
 8004322:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004324:	187b      	adds	r3, r7, r1
 8004326:	2212      	movs	r2, #18
 8004328:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800432a:	187b      	adds	r3, r7, r1
 800432c:	2200      	movs	r2, #0
 800432e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004330:	187b      	adds	r3, r7, r1
 8004332:	2200      	movs	r2, #0
 8004334:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8004336:	187b      	adds	r3, r7, r1
 8004338:	2203      	movs	r2, #3
 800433a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800433c:	187b      	adds	r3, r7, r1
 800433e:	4a06      	ldr	r2, [pc, #24]	; (8004358 <HAL_TSC_MspInit+0x12c>)
 8004340:	0019      	movs	r1, r3
 8004342:	0010      	movs	r0, r2
 8004344:	f000 f9f4 	bl	8004730 <HAL_GPIO_Init>
  /* USER CODE BEGIN TSC_MspInit 1 */

  /* USER CODE END TSC_MspInit 1 */
  }

}
 8004348:	46c0      	nop			; (mov r8, r8)
 800434a:	46bd      	mov	sp, r7
 800434c:	b00b      	add	sp, #44	; 0x2c
 800434e:	bd90      	pop	{r4, r7, pc}
 8004350:	40024000 	.word	0x40024000
 8004354:	40021000 	.word	0x40021000
 8004358:	50000400 	.word	0x50000400

0800435c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800435c:	b590      	push	{r4, r7, lr}
 800435e:	b089      	sub	sp, #36	; 0x24
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004364:	240c      	movs	r4, #12
 8004366:	193b      	adds	r3, r7, r4
 8004368:	0018      	movs	r0, r3
 800436a:	2314      	movs	r3, #20
 800436c:	001a      	movs	r2, r3
 800436e:	2100      	movs	r1, #0
 8004370:	f002 fc26 	bl	8006bc0 <memset>
  if(huart->Instance==USART1)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	4a18      	ldr	r2, [pc, #96]	; (80043dc <HAL_UART_MspInit+0x80>)
 800437a:	4293      	cmp	r3, r2
 800437c:	d12a      	bne.n	80043d4 <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800437e:	4b18      	ldr	r3, [pc, #96]	; (80043e0 <HAL_UART_MspInit+0x84>)
 8004380:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004382:	4b17      	ldr	r3, [pc, #92]	; (80043e0 <HAL_UART_MspInit+0x84>)
 8004384:	2180      	movs	r1, #128	; 0x80
 8004386:	01c9      	lsls	r1, r1, #7
 8004388:	430a      	orrs	r2, r1
 800438a:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800438c:	4b14      	ldr	r3, [pc, #80]	; (80043e0 <HAL_UART_MspInit+0x84>)
 800438e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004390:	4b13      	ldr	r3, [pc, #76]	; (80043e0 <HAL_UART_MspInit+0x84>)
 8004392:	2101      	movs	r1, #1
 8004394:	430a      	orrs	r2, r1
 8004396:	62da      	str	r2, [r3, #44]	; 0x2c
 8004398:	4b11      	ldr	r3, [pc, #68]	; (80043e0 <HAL_UART_MspInit+0x84>)
 800439a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800439c:	2201      	movs	r2, #1
 800439e:	4013      	ands	r3, r2
 80043a0:	60bb      	str	r3, [r7, #8]
 80043a2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80043a4:	193b      	adds	r3, r7, r4
 80043a6:	22c0      	movs	r2, #192	; 0xc0
 80043a8:	00d2      	lsls	r2, r2, #3
 80043aa:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043ac:	0021      	movs	r1, r4
 80043ae:	187b      	adds	r3, r7, r1
 80043b0:	2202      	movs	r2, #2
 80043b2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043b4:	187b      	adds	r3, r7, r1
 80043b6:	2200      	movs	r2, #0
 80043b8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80043ba:	187b      	adds	r3, r7, r1
 80043bc:	2203      	movs	r2, #3
 80043be:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 80043c0:	187b      	adds	r3, r7, r1
 80043c2:	2204      	movs	r2, #4
 80043c4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043c6:	187a      	adds	r2, r7, r1
 80043c8:	23a0      	movs	r3, #160	; 0xa0
 80043ca:	05db      	lsls	r3, r3, #23
 80043cc:	0011      	movs	r1, r2
 80043ce:	0018      	movs	r0, r3
 80043d0:	f000 f9ae 	bl	8004730 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80043d4:	46c0      	nop			; (mov r8, r8)
 80043d6:	46bd      	mov	sp, r7
 80043d8:	b009      	add	sp, #36	; 0x24
 80043da:	bd90      	pop	{r4, r7, pc}
 80043dc:	40013800 	.word	0x40013800
 80043e0:	40021000 	.word	0x40021000

080043e4 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b082      	sub	sp, #8
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
  if(hpcd->Instance==USB)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	4a06      	ldr	r2, [pc, #24]	; (800440c <HAL_PCD_MspInit+0x28>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d106      	bne.n	8004404 <HAL_PCD_MspInit+0x20>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80043f6:	4b06      	ldr	r3, [pc, #24]	; (8004410 <HAL_PCD_MspInit+0x2c>)
 80043f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80043fa:	4b05      	ldr	r3, [pc, #20]	; (8004410 <HAL_PCD_MspInit+0x2c>)
 80043fc:	2180      	movs	r1, #128	; 0x80
 80043fe:	0409      	lsls	r1, r1, #16
 8004400:	430a      	orrs	r2, r1
 8004402:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 8004404:	46c0      	nop			; (mov r8, r8)
 8004406:	46bd      	mov	sp, r7
 8004408:	b002      	add	sp, #8
 800440a:	bd80      	pop	{r7, pc}
 800440c:	40005c00 	.word	0x40005c00
 8004410:	40021000 	.word	0x40021000

08004414 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004418:	e7fe      	b.n	8004418 <NMI_Handler+0x4>

0800441a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800441a:	b580      	push	{r7, lr}
 800441c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800441e:	e7fe      	b.n	800441e <HardFault_Handler+0x4>

08004420 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004420:	b580      	push	{r7, lr}
 8004422:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8004424:	46c0      	nop			; (mov r8, r8)
 8004426:	46bd      	mov	sp, r7
 8004428:	bd80      	pop	{r7, pc}

0800442a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800442a:	b580      	push	{r7, lr}
 800442c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800442e:	46c0      	nop			; (mov r8, r8)
 8004430:	46bd      	mov	sp, r7
 8004432:	bd80      	pop	{r7, pc}

08004434 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004438:	f000 f886 	bl	8004548 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800443c:	46c0      	nop			; (mov r8, r8)
 800443e:	46bd      	mov	sp, r7
 8004440:	bd80      	pop	{r7, pc}

08004442 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004442:	b580      	push	{r7, lr}
 8004444:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004446:	46c0      	nop			; (mov r8, r8)
 8004448:	46bd      	mov	sp, r7
 800444a:	bd80      	pop	{r7, pc}

0800444c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 800444c:	480d      	ldr	r0, [pc, #52]	; (8004484 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800444e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004450:	480d      	ldr	r0, [pc, #52]	; (8004488 <LoopForever+0x6>)
  ldr r1, =_edata
 8004452:	490e      	ldr	r1, [pc, #56]	; (800448c <LoopForever+0xa>)
  ldr r2, =_sidata
 8004454:	4a0e      	ldr	r2, [pc, #56]	; (8004490 <LoopForever+0xe>)
  movs r3, #0
 8004456:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004458:	e002      	b.n	8004460 <LoopCopyDataInit>

0800445a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800445a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800445c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800445e:	3304      	adds	r3, #4

08004460 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004460:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004462:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004464:	d3f9      	bcc.n	800445a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004466:	4a0b      	ldr	r2, [pc, #44]	; (8004494 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004468:	4c0b      	ldr	r4, [pc, #44]	; (8004498 <LoopForever+0x16>)
  movs r3, #0
 800446a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800446c:	e001      	b.n	8004472 <LoopFillZerobss>

0800446e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800446e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004470:	3204      	adds	r2, #4

08004472 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004472:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004474:	d3fb      	bcc.n	800446e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8004476:	f7ff ffe4 	bl	8004442 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800447a:	f002 fb7d 	bl	8006b78 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800447e:	f7fd ff4d 	bl	800231c <main>

08004482 <LoopForever>:

LoopForever:
    b LoopForever
 8004482:	e7fe      	b.n	8004482 <LoopForever>
  ldr   r0, =_estack
 8004484:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8004488:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800448c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8004490:	08006f3c 	.word	0x08006f3c
  ldr r2, =_sbss
 8004494:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8004498:	200004e8 	.word	0x200004e8

0800449c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800449c:	e7fe      	b.n	800449c <ADC1_COMP_IRQHandler>
	...

080044a0 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b082      	sub	sp, #8
 80044a4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80044a6:	1dfb      	adds	r3, r7, #7
 80044a8:	2200      	movs	r2, #0
 80044aa:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80044ac:	4b0b      	ldr	r3, [pc, #44]	; (80044dc <HAL_Init+0x3c>)
 80044ae:	681a      	ldr	r2, [r3, #0]
 80044b0:	4b0a      	ldr	r3, [pc, #40]	; (80044dc <HAL_Init+0x3c>)
 80044b2:	2140      	movs	r1, #64	; 0x40
 80044b4:	430a      	orrs	r2, r1
 80044b6:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80044b8:	2000      	movs	r0, #0
 80044ba:	f000 f811 	bl	80044e0 <HAL_InitTick>
 80044be:	1e03      	subs	r3, r0, #0
 80044c0:	d003      	beq.n	80044ca <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 80044c2:	1dfb      	adds	r3, r7, #7
 80044c4:	2201      	movs	r2, #1
 80044c6:	701a      	strb	r2, [r3, #0]
 80044c8:	e001      	b.n	80044ce <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80044ca:	f7ff fdbb 	bl	8004044 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80044ce:	1dfb      	adds	r3, r7, #7
 80044d0:	781b      	ldrb	r3, [r3, #0]
}
 80044d2:	0018      	movs	r0, r3
 80044d4:	46bd      	mov	sp, r7
 80044d6:	b002      	add	sp, #8
 80044d8:	bd80      	pop	{r7, pc}
 80044da:	46c0      	nop			; (mov r8, r8)
 80044dc:	40022000 	.word	0x40022000

080044e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80044e0:	b590      	push	{r4, r7, lr}
 80044e2:	b083      	sub	sp, #12
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80044e8:	4b14      	ldr	r3, [pc, #80]	; (800453c <HAL_InitTick+0x5c>)
 80044ea:	681c      	ldr	r4, [r3, #0]
 80044ec:	4b14      	ldr	r3, [pc, #80]	; (8004540 <HAL_InitTick+0x60>)
 80044ee:	781b      	ldrb	r3, [r3, #0]
 80044f0:	0019      	movs	r1, r3
 80044f2:	23fa      	movs	r3, #250	; 0xfa
 80044f4:	0098      	lsls	r0, r3, #2
 80044f6:	f7fb fe07 	bl	8000108 <__udivsi3>
 80044fa:	0003      	movs	r3, r0
 80044fc:	0019      	movs	r1, r3
 80044fe:	0020      	movs	r0, r4
 8004500:	f7fb fe02 	bl	8000108 <__udivsi3>
 8004504:	0003      	movs	r3, r0
 8004506:	0018      	movs	r0, r3
 8004508:	f000 f905 	bl	8004716 <HAL_SYSTICK_Config>
 800450c:	1e03      	subs	r3, r0, #0
 800450e:	d001      	beq.n	8004514 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8004510:	2301      	movs	r3, #1
 8004512:	e00f      	b.n	8004534 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2b03      	cmp	r3, #3
 8004518:	d80b      	bhi.n	8004532 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800451a:	6879      	ldr	r1, [r7, #4]
 800451c:	2301      	movs	r3, #1
 800451e:	425b      	negs	r3, r3
 8004520:	2200      	movs	r2, #0
 8004522:	0018      	movs	r0, r3
 8004524:	f000 f8e2 	bl	80046ec <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004528:	4b06      	ldr	r3, [pc, #24]	; (8004544 <HAL_InitTick+0x64>)
 800452a:	687a      	ldr	r2, [r7, #4]
 800452c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800452e:	2300      	movs	r3, #0
 8004530:	e000      	b.n	8004534 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8004532:	2301      	movs	r3, #1
}
 8004534:	0018      	movs	r0, r3
 8004536:	46bd      	mov	sp, r7
 8004538:	b003      	add	sp, #12
 800453a:	bd90      	pop	{r4, r7, pc}
 800453c:	20000000 	.word	0x20000000
 8004540:	20000008 	.word	0x20000008
 8004544:	20000004 	.word	0x20000004

08004548 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004548:	b580      	push	{r7, lr}
 800454a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800454c:	4b05      	ldr	r3, [pc, #20]	; (8004564 <HAL_IncTick+0x1c>)
 800454e:	781b      	ldrb	r3, [r3, #0]
 8004550:	001a      	movs	r2, r3
 8004552:	4b05      	ldr	r3, [pc, #20]	; (8004568 <HAL_IncTick+0x20>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	18d2      	adds	r2, r2, r3
 8004558:	4b03      	ldr	r3, [pc, #12]	; (8004568 <HAL_IncTick+0x20>)
 800455a:	601a      	str	r2, [r3, #0]
}
 800455c:	46c0      	nop			; (mov r8, r8)
 800455e:	46bd      	mov	sp, r7
 8004560:	bd80      	pop	{r7, pc}
 8004562:	46c0      	nop			; (mov r8, r8)
 8004564:	20000008 	.word	0x20000008
 8004568:	200004e4 	.word	0x200004e4

0800456c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	af00      	add	r7, sp, #0
  return uwTick;
 8004570:	4b02      	ldr	r3, [pc, #8]	; (800457c <HAL_GetTick+0x10>)
 8004572:	681b      	ldr	r3, [r3, #0]
}
 8004574:	0018      	movs	r0, r3
 8004576:	46bd      	mov	sp, r7
 8004578:	bd80      	pop	{r7, pc}
 800457a:	46c0      	nop			; (mov r8, r8)
 800457c:	200004e4 	.word	0x200004e4

08004580 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b084      	sub	sp, #16
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004588:	f7ff fff0 	bl	800456c <HAL_GetTick>
 800458c:	0003      	movs	r3, r0
 800458e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	3301      	adds	r3, #1
 8004598:	d005      	beq.n	80045a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800459a:	4b0a      	ldr	r3, [pc, #40]	; (80045c4 <HAL_Delay+0x44>)
 800459c:	781b      	ldrb	r3, [r3, #0]
 800459e:	001a      	movs	r2, r3
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	189b      	adds	r3, r3, r2
 80045a4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80045a6:	46c0      	nop			; (mov r8, r8)
 80045a8:	f7ff ffe0 	bl	800456c <HAL_GetTick>
 80045ac:	0002      	movs	r2, r0
 80045ae:	68bb      	ldr	r3, [r7, #8]
 80045b0:	1ad3      	subs	r3, r2, r3
 80045b2:	68fa      	ldr	r2, [r7, #12]
 80045b4:	429a      	cmp	r2, r3
 80045b6:	d8f7      	bhi.n	80045a8 <HAL_Delay+0x28>
  {
  }
}
 80045b8:	46c0      	nop			; (mov r8, r8)
 80045ba:	46c0      	nop			; (mov r8, r8)
 80045bc:	46bd      	mov	sp, r7
 80045be:	b004      	add	sp, #16
 80045c0:	bd80      	pop	{r7, pc}
 80045c2:	46c0      	nop			; (mov r8, r8)
 80045c4:	20000008 	.word	0x20000008

080045c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80045c8:	b590      	push	{r4, r7, lr}
 80045ca:	b083      	sub	sp, #12
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	0002      	movs	r2, r0
 80045d0:	6039      	str	r1, [r7, #0]
 80045d2:	1dfb      	adds	r3, r7, #7
 80045d4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80045d6:	1dfb      	adds	r3, r7, #7
 80045d8:	781b      	ldrb	r3, [r3, #0]
 80045da:	2b7f      	cmp	r3, #127	; 0x7f
 80045dc:	d828      	bhi.n	8004630 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80045de:	4a2f      	ldr	r2, [pc, #188]	; (800469c <__NVIC_SetPriority+0xd4>)
 80045e0:	1dfb      	adds	r3, r7, #7
 80045e2:	781b      	ldrb	r3, [r3, #0]
 80045e4:	b25b      	sxtb	r3, r3
 80045e6:	089b      	lsrs	r3, r3, #2
 80045e8:	33c0      	adds	r3, #192	; 0xc0
 80045ea:	009b      	lsls	r3, r3, #2
 80045ec:	589b      	ldr	r3, [r3, r2]
 80045ee:	1dfa      	adds	r2, r7, #7
 80045f0:	7812      	ldrb	r2, [r2, #0]
 80045f2:	0011      	movs	r1, r2
 80045f4:	2203      	movs	r2, #3
 80045f6:	400a      	ands	r2, r1
 80045f8:	00d2      	lsls	r2, r2, #3
 80045fa:	21ff      	movs	r1, #255	; 0xff
 80045fc:	4091      	lsls	r1, r2
 80045fe:	000a      	movs	r2, r1
 8004600:	43d2      	mvns	r2, r2
 8004602:	401a      	ands	r2, r3
 8004604:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	019b      	lsls	r3, r3, #6
 800460a:	22ff      	movs	r2, #255	; 0xff
 800460c:	401a      	ands	r2, r3
 800460e:	1dfb      	adds	r3, r7, #7
 8004610:	781b      	ldrb	r3, [r3, #0]
 8004612:	0018      	movs	r0, r3
 8004614:	2303      	movs	r3, #3
 8004616:	4003      	ands	r3, r0
 8004618:	00db      	lsls	r3, r3, #3
 800461a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800461c:	481f      	ldr	r0, [pc, #124]	; (800469c <__NVIC_SetPriority+0xd4>)
 800461e:	1dfb      	adds	r3, r7, #7
 8004620:	781b      	ldrb	r3, [r3, #0]
 8004622:	b25b      	sxtb	r3, r3
 8004624:	089b      	lsrs	r3, r3, #2
 8004626:	430a      	orrs	r2, r1
 8004628:	33c0      	adds	r3, #192	; 0xc0
 800462a:	009b      	lsls	r3, r3, #2
 800462c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800462e:	e031      	b.n	8004694 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004630:	4a1b      	ldr	r2, [pc, #108]	; (80046a0 <__NVIC_SetPriority+0xd8>)
 8004632:	1dfb      	adds	r3, r7, #7
 8004634:	781b      	ldrb	r3, [r3, #0]
 8004636:	0019      	movs	r1, r3
 8004638:	230f      	movs	r3, #15
 800463a:	400b      	ands	r3, r1
 800463c:	3b08      	subs	r3, #8
 800463e:	089b      	lsrs	r3, r3, #2
 8004640:	3306      	adds	r3, #6
 8004642:	009b      	lsls	r3, r3, #2
 8004644:	18d3      	adds	r3, r2, r3
 8004646:	3304      	adds	r3, #4
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	1dfa      	adds	r2, r7, #7
 800464c:	7812      	ldrb	r2, [r2, #0]
 800464e:	0011      	movs	r1, r2
 8004650:	2203      	movs	r2, #3
 8004652:	400a      	ands	r2, r1
 8004654:	00d2      	lsls	r2, r2, #3
 8004656:	21ff      	movs	r1, #255	; 0xff
 8004658:	4091      	lsls	r1, r2
 800465a:	000a      	movs	r2, r1
 800465c:	43d2      	mvns	r2, r2
 800465e:	401a      	ands	r2, r3
 8004660:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004662:	683b      	ldr	r3, [r7, #0]
 8004664:	019b      	lsls	r3, r3, #6
 8004666:	22ff      	movs	r2, #255	; 0xff
 8004668:	401a      	ands	r2, r3
 800466a:	1dfb      	adds	r3, r7, #7
 800466c:	781b      	ldrb	r3, [r3, #0]
 800466e:	0018      	movs	r0, r3
 8004670:	2303      	movs	r3, #3
 8004672:	4003      	ands	r3, r0
 8004674:	00db      	lsls	r3, r3, #3
 8004676:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004678:	4809      	ldr	r0, [pc, #36]	; (80046a0 <__NVIC_SetPriority+0xd8>)
 800467a:	1dfb      	adds	r3, r7, #7
 800467c:	781b      	ldrb	r3, [r3, #0]
 800467e:	001c      	movs	r4, r3
 8004680:	230f      	movs	r3, #15
 8004682:	4023      	ands	r3, r4
 8004684:	3b08      	subs	r3, #8
 8004686:	089b      	lsrs	r3, r3, #2
 8004688:	430a      	orrs	r2, r1
 800468a:	3306      	adds	r3, #6
 800468c:	009b      	lsls	r3, r3, #2
 800468e:	18c3      	adds	r3, r0, r3
 8004690:	3304      	adds	r3, #4
 8004692:	601a      	str	r2, [r3, #0]
}
 8004694:	46c0      	nop			; (mov r8, r8)
 8004696:	46bd      	mov	sp, r7
 8004698:	b003      	add	sp, #12
 800469a:	bd90      	pop	{r4, r7, pc}
 800469c:	e000e100 	.word	0xe000e100
 80046a0:	e000ed00 	.word	0xe000ed00

080046a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b082      	sub	sp, #8
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	1e5a      	subs	r2, r3, #1
 80046b0:	2380      	movs	r3, #128	; 0x80
 80046b2:	045b      	lsls	r3, r3, #17
 80046b4:	429a      	cmp	r2, r3
 80046b6:	d301      	bcc.n	80046bc <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80046b8:	2301      	movs	r3, #1
 80046ba:	e010      	b.n	80046de <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80046bc:	4b0a      	ldr	r3, [pc, #40]	; (80046e8 <SysTick_Config+0x44>)
 80046be:	687a      	ldr	r2, [r7, #4]
 80046c0:	3a01      	subs	r2, #1
 80046c2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80046c4:	2301      	movs	r3, #1
 80046c6:	425b      	negs	r3, r3
 80046c8:	2103      	movs	r1, #3
 80046ca:	0018      	movs	r0, r3
 80046cc:	f7ff ff7c 	bl	80045c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80046d0:	4b05      	ldr	r3, [pc, #20]	; (80046e8 <SysTick_Config+0x44>)
 80046d2:	2200      	movs	r2, #0
 80046d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80046d6:	4b04      	ldr	r3, [pc, #16]	; (80046e8 <SysTick_Config+0x44>)
 80046d8:	2207      	movs	r2, #7
 80046da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80046dc:	2300      	movs	r3, #0
}
 80046de:	0018      	movs	r0, r3
 80046e0:	46bd      	mov	sp, r7
 80046e2:	b002      	add	sp, #8
 80046e4:	bd80      	pop	{r7, pc}
 80046e6:	46c0      	nop			; (mov r8, r8)
 80046e8:	e000e010 	.word	0xe000e010

080046ec <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b084      	sub	sp, #16
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	60b9      	str	r1, [r7, #8]
 80046f4:	607a      	str	r2, [r7, #4]
 80046f6:	210f      	movs	r1, #15
 80046f8:	187b      	adds	r3, r7, r1
 80046fa:	1c02      	adds	r2, r0, #0
 80046fc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80046fe:	68ba      	ldr	r2, [r7, #8]
 8004700:	187b      	adds	r3, r7, r1
 8004702:	781b      	ldrb	r3, [r3, #0]
 8004704:	b25b      	sxtb	r3, r3
 8004706:	0011      	movs	r1, r2
 8004708:	0018      	movs	r0, r3
 800470a:	f7ff ff5d 	bl	80045c8 <__NVIC_SetPriority>
}
 800470e:	46c0      	nop			; (mov r8, r8)
 8004710:	46bd      	mov	sp, r7
 8004712:	b004      	add	sp, #16
 8004714:	bd80      	pop	{r7, pc}

08004716 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004716:	b580      	push	{r7, lr}
 8004718:	b082      	sub	sp, #8
 800471a:	af00      	add	r7, sp, #0
 800471c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	0018      	movs	r0, r3
 8004722:	f7ff ffbf 	bl	80046a4 <SysTick_Config>
 8004726:	0003      	movs	r3, r0
}
 8004728:	0018      	movs	r0, r3
 800472a:	46bd      	mov	sp, r7
 800472c:	b002      	add	sp, #8
 800472e:	bd80      	pop	{r7, pc}

08004730 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004730:	b580      	push	{r7, lr}
 8004732:	b086      	sub	sp, #24
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
 8004738:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800473a:	2300      	movs	r3, #0
 800473c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800473e:	2300      	movs	r3, #0
 8004740:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8004742:	2300      	movs	r3, #0
 8004744:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8004746:	e14f      	b.n	80049e8 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	2101      	movs	r1, #1
 800474e:	697a      	ldr	r2, [r7, #20]
 8004750:	4091      	lsls	r1, r2
 8004752:	000a      	movs	r2, r1
 8004754:	4013      	ands	r3, r2
 8004756:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d100      	bne.n	8004760 <HAL_GPIO_Init+0x30>
 800475e:	e140      	b.n	80049e2 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	685b      	ldr	r3, [r3, #4]
 8004764:	2203      	movs	r2, #3
 8004766:	4013      	ands	r3, r2
 8004768:	2b01      	cmp	r3, #1
 800476a:	d005      	beq.n	8004778 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	685b      	ldr	r3, [r3, #4]
 8004770:	2203      	movs	r2, #3
 8004772:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004774:	2b02      	cmp	r3, #2
 8004776:	d130      	bne.n	80047da <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	689b      	ldr	r3, [r3, #8]
 800477c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800477e:	697b      	ldr	r3, [r7, #20]
 8004780:	005b      	lsls	r3, r3, #1
 8004782:	2203      	movs	r2, #3
 8004784:	409a      	lsls	r2, r3
 8004786:	0013      	movs	r3, r2
 8004788:	43da      	mvns	r2, r3
 800478a:	693b      	ldr	r3, [r7, #16]
 800478c:	4013      	ands	r3, r2
 800478e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004790:	683b      	ldr	r3, [r7, #0]
 8004792:	68da      	ldr	r2, [r3, #12]
 8004794:	697b      	ldr	r3, [r7, #20]
 8004796:	005b      	lsls	r3, r3, #1
 8004798:	409a      	lsls	r2, r3
 800479a:	0013      	movs	r3, r2
 800479c:	693a      	ldr	r2, [r7, #16]
 800479e:	4313      	orrs	r3, r2
 80047a0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	693a      	ldr	r2, [r7, #16]
 80047a6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	685b      	ldr	r3, [r3, #4]
 80047ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80047ae:	2201      	movs	r2, #1
 80047b0:	697b      	ldr	r3, [r7, #20]
 80047b2:	409a      	lsls	r2, r3
 80047b4:	0013      	movs	r3, r2
 80047b6:	43da      	mvns	r2, r3
 80047b8:	693b      	ldr	r3, [r7, #16]
 80047ba:	4013      	ands	r3, r2
 80047bc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	091b      	lsrs	r3, r3, #4
 80047c4:	2201      	movs	r2, #1
 80047c6:	401a      	ands	r2, r3
 80047c8:	697b      	ldr	r3, [r7, #20]
 80047ca:	409a      	lsls	r2, r3
 80047cc:	0013      	movs	r3, r2
 80047ce:	693a      	ldr	r2, [r7, #16]
 80047d0:	4313      	orrs	r3, r2
 80047d2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	693a      	ldr	r2, [r7, #16]
 80047d8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	685b      	ldr	r3, [r3, #4]
 80047de:	2203      	movs	r2, #3
 80047e0:	4013      	ands	r3, r2
 80047e2:	2b03      	cmp	r3, #3
 80047e4:	d017      	beq.n	8004816 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	68db      	ldr	r3, [r3, #12]
 80047ea:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80047ec:	697b      	ldr	r3, [r7, #20]
 80047ee:	005b      	lsls	r3, r3, #1
 80047f0:	2203      	movs	r2, #3
 80047f2:	409a      	lsls	r2, r3
 80047f4:	0013      	movs	r3, r2
 80047f6:	43da      	mvns	r2, r3
 80047f8:	693b      	ldr	r3, [r7, #16]
 80047fa:	4013      	ands	r3, r2
 80047fc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	689a      	ldr	r2, [r3, #8]
 8004802:	697b      	ldr	r3, [r7, #20]
 8004804:	005b      	lsls	r3, r3, #1
 8004806:	409a      	lsls	r2, r3
 8004808:	0013      	movs	r3, r2
 800480a:	693a      	ldr	r2, [r7, #16]
 800480c:	4313      	orrs	r3, r2
 800480e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	693a      	ldr	r2, [r7, #16]
 8004814:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	685b      	ldr	r3, [r3, #4]
 800481a:	2203      	movs	r2, #3
 800481c:	4013      	ands	r3, r2
 800481e:	2b02      	cmp	r3, #2
 8004820:	d123      	bne.n	800486a <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004822:	697b      	ldr	r3, [r7, #20]
 8004824:	08da      	lsrs	r2, r3, #3
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	3208      	adds	r2, #8
 800482a:	0092      	lsls	r2, r2, #2
 800482c:	58d3      	ldr	r3, [r2, r3]
 800482e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8004830:	697b      	ldr	r3, [r7, #20]
 8004832:	2207      	movs	r2, #7
 8004834:	4013      	ands	r3, r2
 8004836:	009b      	lsls	r3, r3, #2
 8004838:	220f      	movs	r2, #15
 800483a:	409a      	lsls	r2, r3
 800483c:	0013      	movs	r3, r2
 800483e:	43da      	mvns	r2, r3
 8004840:	693b      	ldr	r3, [r7, #16]
 8004842:	4013      	ands	r3, r2
 8004844:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	691a      	ldr	r2, [r3, #16]
 800484a:	697b      	ldr	r3, [r7, #20]
 800484c:	2107      	movs	r1, #7
 800484e:	400b      	ands	r3, r1
 8004850:	009b      	lsls	r3, r3, #2
 8004852:	409a      	lsls	r2, r3
 8004854:	0013      	movs	r3, r2
 8004856:	693a      	ldr	r2, [r7, #16]
 8004858:	4313      	orrs	r3, r2
 800485a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800485c:	697b      	ldr	r3, [r7, #20]
 800485e:	08da      	lsrs	r2, r3, #3
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	3208      	adds	r2, #8
 8004864:	0092      	lsls	r2, r2, #2
 8004866:	6939      	ldr	r1, [r7, #16]
 8004868:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004870:	697b      	ldr	r3, [r7, #20]
 8004872:	005b      	lsls	r3, r3, #1
 8004874:	2203      	movs	r2, #3
 8004876:	409a      	lsls	r2, r3
 8004878:	0013      	movs	r3, r2
 800487a:	43da      	mvns	r2, r3
 800487c:	693b      	ldr	r3, [r7, #16]
 800487e:	4013      	ands	r3, r2
 8004880:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	2203      	movs	r2, #3
 8004888:	401a      	ands	r2, r3
 800488a:	697b      	ldr	r3, [r7, #20]
 800488c:	005b      	lsls	r3, r3, #1
 800488e:	409a      	lsls	r2, r3
 8004890:	0013      	movs	r3, r2
 8004892:	693a      	ldr	r2, [r7, #16]
 8004894:	4313      	orrs	r3, r2
 8004896:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	693a      	ldr	r2, [r7, #16]
 800489c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	685a      	ldr	r2, [r3, #4]
 80048a2:	23c0      	movs	r3, #192	; 0xc0
 80048a4:	029b      	lsls	r3, r3, #10
 80048a6:	4013      	ands	r3, r2
 80048a8:	d100      	bne.n	80048ac <HAL_GPIO_Init+0x17c>
 80048aa:	e09a      	b.n	80049e2 <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80048ac:	4b54      	ldr	r3, [pc, #336]	; (8004a00 <HAL_GPIO_Init+0x2d0>)
 80048ae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80048b0:	4b53      	ldr	r3, [pc, #332]	; (8004a00 <HAL_GPIO_Init+0x2d0>)
 80048b2:	2101      	movs	r1, #1
 80048b4:	430a      	orrs	r2, r1
 80048b6:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80048b8:	4a52      	ldr	r2, [pc, #328]	; (8004a04 <HAL_GPIO_Init+0x2d4>)
 80048ba:	697b      	ldr	r3, [r7, #20]
 80048bc:	089b      	lsrs	r3, r3, #2
 80048be:	3302      	adds	r3, #2
 80048c0:	009b      	lsls	r3, r3, #2
 80048c2:	589b      	ldr	r3, [r3, r2]
 80048c4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80048c6:	697b      	ldr	r3, [r7, #20]
 80048c8:	2203      	movs	r2, #3
 80048ca:	4013      	ands	r3, r2
 80048cc:	009b      	lsls	r3, r3, #2
 80048ce:	220f      	movs	r2, #15
 80048d0:	409a      	lsls	r2, r3
 80048d2:	0013      	movs	r3, r2
 80048d4:	43da      	mvns	r2, r3
 80048d6:	693b      	ldr	r3, [r7, #16]
 80048d8:	4013      	ands	r3, r2
 80048da:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80048dc:	687a      	ldr	r2, [r7, #4]
 80048de:	23a0      	movs	r3, #160	; 0xa0
 80048e0:	05db      	lsls	r3, r3, #23
 80048e2:	429a      	cmp	r2, r3
 80048e4:	d019      	beq.n	800491a <HAL_GPIO_Init+0x1ea>
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	4a47      	ldr	r2, [pc, #284]	; (8004a08 <HAL_GPIO_Init+0x2d8>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d013      	beq.n	8004916 <HAL_GPIO_Init+0x1e6>
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	4a46      	ldr	r2, [pc, #280]	; (8004a0c <HAL_GPIO_Init+0x2dc>)
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d00d      	beq.n	8004912 <HAL_GPIO_Init+0x1e2>
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	4a45      	ldr	r2, [pc, #276]	; (8004a10 <HAL_GPIO_Init+0x2e0>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d007      	beq.n	800490e <HAL_GPIO_Init+0x1de>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	4a44      	ldr	r2, [pc, #272]	; (8004a14 <HAL_GPIO_Init+0x2e4>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d101      	bne.n	800490a <HAL_GPIO_Init+0x1da>
 8004906:	2305      	movs	r3, #5
 8004908:	e008      	b.n	800491c <HAL_GPIO_Init+0x1ec>
 800490a:	2306      	movs	r3, #6
 800490c:	e006      	b.n	800491c <HAL_GPIO_Init+0x1ec>
 800490e:	2303      	movs	r3, #3
 8004910:	e004      	b.n	800491c <HAL_GPIO_Init+0x1ec>
 8004912:	2302      	movs	r3, #2
 8004914:	e002      	b.n	800491c <HAL_GPIO_Init+0x1ec>
 8004916:	2301      	movs	r3, #1
 8004918:	e000      	b.n	800491c <HAL_GPIO_Init+0x1ec>
 800491a:	2300      	movs	r3, #0
 800491c:	697a      	ldr	r2, [r7, #20]
 800491e:	2103      	movs	r1, #3
 8004920:	400a      	ands	r2, r1
 8004922:	0092      	lsls	r2, r2, #2
 8004924:	4093      	lsls	r3, r2
 8004926:	693a      	ldr	r2, [r7, #16]
 8004928:	4313      	orrs	r3, r2
 800492a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800492c:	4935      	ldr	r1, [pc, #212]	; (8004a04 <HAL_GPIO_Init+0x2d4>)
 800492e:	697b      	ldr	r3, [r7, #20]
 8004930:	089b      	lsrs	r3, r3, #2
 8004932:	3302      	adds	r3, #2
 8004934:	009b      	lsls	r3, r3, #2
 8004936:	693a      	ldr	r2, [r7, #16]
 8004938:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800493a:	4b37      	ldr	r3, [pc, #220]	; (8004a18 <HAL_GPIO_Init+0x2e8>)
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	43da      	mvns	r2, r3
 8004944:	693b      	ldr	r3, [r7, #16]
 8004946:	4013      	ands	r3, r2
 8004948:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	685a      	ldr	r2, [r3, #4]
 800494e:	2380      	movs	r3, #128	; 0x80
 8004950:	025b      	lsls	r3, r3, #9
 8004952:	4013      	ands	r3, r2
 8004954:	d003      	beq.n	800495e <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 8004956:	693a      	ldr	r2, [r7, #16]
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	4313      	orrs	r3, r2
 800495c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800495e:	4b2e      	ldr	r3, [pc, #184]	; (8004a18 <HAL_GPIO_Init+0x2e8>)
 8004960:	693a      	ldr	r2, [r7, #16]
 8004962:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8004964:	4b2c      	ldr	r3, [pc, #176]	; (8004a18 <HAL_GPIO_Init+0x2e8>)
 8004966:	685b      	ldr	r3, [r3, #4]
 8004968:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	43da      	mvns	r2, r3
 800496e:	693b      	ldr	r3, [r7, #16]
 8004970:	4013      	ands	r3, r2
 8004972:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	685a      	ldr	r2, [r3, #4]
 8004978:	2380      	movs	r3, #128	; 0x80
 800497a:	029b      	lsls	r3, r3, #10
 800497c:	4013      	ands	r3, r2
 800497e:	d003      	beq.n	8004988 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 8004980:	693a      	ldr	r2, [r7, #16]
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	4313      	orrs	r3, r2
 8004986:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004988:	4b23      	ldr	r3, [pc, #140]	; (8004a18 <HAL_GPIO_Init+0x2e8>)
 800498a:	693a      	ldr	r2, [r7, #16]
 800498c:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800498e:	4b22      	ldr	r3, [pc, #136]	; (8004a18 <HAL_GPIO_Init+0x2e8>)
 8004990:	689b      	ldr	r3, [r3, #8]
 8004992:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	43da      	mvns	r2, r3
 8004998:	693b      	ldr	r3, [r7, #16]
 800499a:	4013      	ands	r3, r2
 800499c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	685a      	ldr	r2, [r3, #4]
 80049a2:	2380      	movs	r3, #128	; 0x80
 80049a4:	035b      	lsls	r3, r3, #13
 80049a6:	4013      	ands	r3, r2
 80049a8:	d003      	beq.n	80049b2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80049aa:	693a      	ldr	r2, [r7, #16]
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	4313      	orrs	r3, r2
 80049b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80049b2:	4b19      	ldr	r3, [pc, #100]	; (8004a18 <HAL_GPIO_Init+0x2e8>)
 80049b4:	693a      	ldr	r2, [r7, #16]
 80049b6:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80049b8:	4b17      	ldr	r3, [pc, #92]	; (8004a18 <HAL_GPIO_Init+0x2e8>)
 80049ba:	68db      	ldr	r3, [r3, #12]
 80049bc:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	43da      	mvns	r2, r3
 80049c2:	693b      	ldr	r3, [r7, #16]
 80049c4:	4013      	ands	r3, r2
 80049c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	685a      	ldr	r2, [r3, #4]
 80049cc:	2380      	movs	r3, #128	; 0x80
 80049ce:	039b      	lsls	r3, r3, #14
 80049d0:	4013      	ands	r3, r2
 80049d2:	d003      	beq.n	80049dc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80049d4:	693a      	ldr	r2, [r7, #16]
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	4313      	orrs	r3, r2
 80049da:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80049dc:	4b0e      	ldr	r3, [pc, #56]	; (8004a18 <HAL_GPIO_Init+0x2e8>)
 80049de:	693a      	ldr	r2, [r7, #16]
 80049e0:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 80049e2:	697b      	ldr	r3, [r7, #20]
 80049e4:	3301      	adds	r3, #1
 80049e6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	681a      	ldr	r2, [r3, #0]
 80049ec:	697b      	ldr	r3, [r7, #20]
 80049ee:	40da      	lsrs	r2, r3
 80049f0:	1e13      	subs	r3, r2, #0
 80049f2:	d000      	beq.n	80049f6 <HAL_GPIO_Init+0x2c6>
 80049f4:	e6a8      	b.n	8004748 <HAL_GPIO_Init+0x18>
  }
}
 80049f6:	46c0      	nop			; (mov r8, r8)
 80049f8:	46c0      	nop			; (mov r8, r8)
 80049fa:	46bd      	mov	sp, r7
 80049fc:	b006      	add	sp, #24
 80049fe:	bd80      	pop	{r7, pc}
 8004a00:	40021000 	.word	0x40021000
 8004a04:	40010000 	.word	0x40010000
 8004a08:	50000400 	.word	0x50000400
 8004a0c:	50000800 	.word	0x50000800
 8004a10:	50000c00 	.word	0x50000c00
 8004a14:	50001c00 	.word	0x50001c00
 8004a18:	40010400 	.word	0x40010400

08004a1c <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b082      	sub	sp, #8
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
 8004a24:	0008      	movs	r0, r1
 8004a26:	0011      	movs	r1, r2
 8004a28:	1cbb      	adds	r3, r7, #2
 8004a2a:	1c02      	adds	r2, r0, #0
 8004a2c:	801a      	strh	r2, [r3, #0]
 8004a2e:	1c7b      	adds	r3, r7, #1
 8004a30:	1c0a      	adds	r2, r1, #0
 8004a32:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004a34:	1c7b      	adds	r3, r7, #1
 8004a36:	781b      	ldrb	r3, [r3, #0]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d004      	beq.n	8004a46 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004a3c:	1cbb      	adds	r3, r7, #2
 8004a3e:	881a      	ldrh	r2, [r3, #0]
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8004a44:	e003      	b.n	8004a4e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8004a46:	1cbb      	adds	r3, r7, #2
 8004a48:	881a      	ldrh	r2, [r3, #0]
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004a4e:	46c0      	nop			; (mov r8, r8)
 8004a50:	46bd      	mov	sp, r7
 8004a52:	b002      	add	sp, #8
 8004a54:	bd80      	pop	{r7, pc}
	...

08004a58 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b082      	sub	sp, #8
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d101      	bne.n	8004a6a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004a66:	2301      	movs	r3, #1
 8004a68:	e082      	b.n	8004b70 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	2241      	movs	r2, #65	; 0x41
 8004a6e:	5c9b      	ldrb	r3, [r3, r2]
 8004a70:	b2db      	uxtb	r3, r3
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d107      	bne.n	8004a86 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2240      	movs	r2, #64	; 0x40
 8004a7a:	2100      	movs	r1, #0
 8004a7c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	0018      	movs	r0, r3
 8004a82:	f7ff faf3 	bl	800406c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2241      	movs	r2, #65	; 0x41
 8004a8a:	2124      	movs	r1, #36	; 0x24
 8004a8c:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	681a      	ldr	r2, [r3, #0]
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	2101      	movs	r1, #1
 8004a9a:	438a      	bics	r2, r1
 8004a9c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	685a      	ldr	r2, [r3, #4]
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	4934      	ldr	r1, [pc, #208]	; (8004b78 <HAL_I2C_Init+0x120>)
 8004aa8:	400a      	ands	r2, r1
 8004aaa:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	689a      	ldr	r2, [r3, #8]
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	4931      	ldr	r1, [pc, #196]	; (8004b7c <HAL_I2C_Init+0x124>)
 8004ab8:	400a      	ands	r2, r1
 8004aba:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	68db      	ldr	r3, [r3, #12]
 8004ac0:	2b01      	cmp	r3, #1
 8004ac2:	d108      	bne.n	8004ad6 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	689a      	ldr	r2, [r3, #8]
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	2180      	movs	r1, #128	; 0x80
 8004ace:	0209      	lsls	r1, r1, #8
 8004ad0:	430a      	orrs	r2, r1
 8004ad2:	609a      	str	r2, [r3, #8]
 8004ad4:	e007      	b.n	8004ae6 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	689a      	ldr	r2, [r3, #8]
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	2184      	movs	r1, #132	; 0x84
 8004ae0:	0209      	lsls	r1, r1, #8
 8004ae2:	430a      	orrs	r2, r1
 8004ae4:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	68db      	ldr	r3, [r3, #12]
 8004aea:	2b02      	cmp	r3, #2
 8004aec:	d104      	bne.n	8004af8 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	2280      	movs	r2, #128	; 0x80
 8004af4:	0112      	lsls	r2, r2, #4
 8004af6:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	685a      	ldr	r2, [r3, #4]
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	491f      	ldr	r1, [pc, #124]	; (8004b80 <HAL_I2C_Init+0x128>)
 8004b04:	430a      	orrs	r2, r1
 8004b06:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	68da      	ldr	r2, [r3, #12]
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	491a      	ldr	r1, [pc, #104]	; (8004b7c <HAL_I2C_Init+0x124>)
 8004b14:	400a      	ands	r2, r1
 8004b16:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	691a      	ldr	r2, [r3, #16]
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	695b      	ldr	r3, [r3, #20]
 8004b20:	431a      	orrs	r2, r3
 8004b22:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	699b      	ldr	r3, [r3, #24]
 8004b28:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	430a      	orrs	r2, r1
 8004b30:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	69d9      	ldr	r1, [r3, #28]
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6a1a      	ldr	r2, [r3, #32]
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	430a      	orrs	r2, r1
 8004b40:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	681a      	ldr	r2, [r3, #0]
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	2101      	movs	r1, #1
 8004b4e:	430a      	orrs	r2, r1
 8004b50:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2200      	movs	r2, #0
 8004b56:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2241      	movs	r2, #65	; 0x41
 8004b5c:	2120      	movs	r1, #32
 8004b5e:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2200      	movs	r2, #0
 8004b64:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2242      	movs	r2, #66	; 0x42
 8004b6a:	2100      	movs	r1, #0
 8004b6c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004b6e:	2300      	movs	r3, #0
}
 8004b70:	0018      	movs	r0, r3
 8004b72:	46bd      	mov	sp, r7
 8004b74:	b002      	add	sp, #8
 8004b76:	bd80      	pop	{r7, pc}
 8004b78:	f0ffffff 	.word	0xf0ffffff
 8004b7c:	ffff7fff 	.word	0xffff7fff
 8004b80:	02008000 	.word	0x02008000

08004b84 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b082      	sub	sp, #8
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
 8004b8c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2241      	movs	r2, #65	; 0x41
 8004b92:	5c9b      	ldrb	r3, [r3, r2]
 8004b94:	b2db      	uxtb	r3, r3
 8004b96:	2b20      	cmp	r3, #32
 8004b98:	d138      	bne.n	8004c0c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2240      	movs	r2, #64	; 0x40
 8004b9e:	5c9b      	ldrb	r3, [r3, r2]
 8004ba0:	2b01      	cmp	r3, #1
 8004ba2:	d101      	bne.n	8004ba8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004ba4:	2302      	movs	r3, #2
 8004ba6:	e032      	b.n	8004c0e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2240      	movs	r2, #64	; 0x40
 8004bac:	2101      	movs	r1, #1
 8004bae:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2241      	movs	r2, #65	; 0x41
 8004bb4:	2124      	movs	r1, #36	; 0x24
 8004bb6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	681a      	ldr	r2, [r3, #0]
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	2101      	movs	r1, #1
 8004bc4:	438a      	bics	r2, r1
 8004bc6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	681a      	ldr	r2, [r3, #0]
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	4911      	ldr	r1, [pc, #68]	; (8004c18 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8004bd4:	400a      	ands	r2, r1
 8004bd6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	6819      	ldr	r1, [r3, #0]
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	683a      	ldr	r2, [r7, #0]
 8004be4:	430a      	orrs	r2, r1
 8004be6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	681a      	ldr	r2, [r3, #0]
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	2101      	movs	r1, #1
 8004bf4:	430a      	orrs	r2, r1
 8004bf6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2241      	movs	r2, #65	; 0x41
 8004bfc:	2120      	movs	r1, #32
 8004bfe:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2240      	movs	r2, #64	; 0x40
 8004c04:	2100      	movs	r1, #0
 8004c06:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004c08:	2300      	movs	r3, #0
 8004c0a:	e000      	b.n	8004c0e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004c0c:	2302      	movs	r3, #2
  }
}
 8004c0e:	0018      	movs	r0, r3
 8004c10:	46bd      	mov	sp, r7
 8004c12:	b002      	add	sp, #8
 8004c14:	bd80      	pop	{r7, pc}
 8004c16:	46c0      	nop			; (mov r8, r8)
 8004c18:	ffffefff 	.word	0xffffefff

08004c1c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b084      	sub	sp, #16
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
 8004c24:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2241      	movs	r2, #65	; 0x41
 8004c2a:	5c9b      	ldrb	r3, [r3, r2]
 8004c2c:	b2db      	uxtb	r3, r3
 8004c2e:	2b20      	cmp	r3, #32
 8004c30:	d139      	bne.n	8004ca6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	2240      	movs	r2, #64	; 0x40
 8004c36:	5c9b      	ldrb	r3, [r3, r2]
 8004c38:	2b01      	cmp	r3, #1
 8004c3a:	d101      	bne.n	8004c40 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004c3c:	2302      	movs	r3, #2
 8004c3e:	e033      	b.n	8004ca8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2240      	movs	r2, #64	; 0x40
 8004c44:	2101      	movs	r1, #1
 8004c46:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2241      	movs	r2, #65	; 0x41
 8004c4c:	2124      	movs	r1, #36	; 0x24
 8004c4e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	681a      	ldr	r2, [r3, #0]
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	2101      	movs	r1, #1
 8004c5c:	438a      	bics	r2, r1
 8004c5e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	4a11      	ldr	r2, [pc, #68]	; (8004cb0 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8004c6c:	4013      	ands	r3, r2
 8004c6e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	021b      	lsls	r3, r3, #8
 8004c74:	68fa      	ldr	r2, [r7, #12]
 8004c76:	4313      	orrs	r3, r2
 8004c78:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	68fa      	ldr	r2, [r7, #12]
 8004c80:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	681a      	ldr	r2, [r3, #0]
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	2101      	movs	r1, #1
 8004c8e:	430a      	orrs	r2, r1
 8004c90:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2241      	movs	r2, #65	; 0x41
 8004c96:	2120      	movs	r1, #32
 8004c98:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2240      	movs	r2, #64	; 0x40
 8004c9e:	2100      	movs	r1, #0
 8004ca0:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	e000      	b.n	8004ca8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004ca6:	2302      	movs	r3, #2
  }
}
 8004ca8:	0018      	movs	r0, r3
 8004caa:	46bd      	mov	sp, r7
 8004cac:	b004      	add	sp, #16
 8004cae:	bd80      	pop	{r7, pc}
 8004cb0:	fffff0ff 	.word	0xfffff0ff

08004cb4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004cb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004cb6:	b08b      	sub	sp, #44	; 0x2c
 8004cb8:	af06      	add	r7, sp, #24
 8004cba:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d101      	bne.n	8004cc6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	e0ff      	b.n	8004ec6 <HAL_PCD_Init+0x212>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	4a81      	ldr	r2, [pc, #516]	; (8004ed0 <HAL_PCD_Init+0x21c>)
 8004cca:	5c9b      	ldrb	r3, [r3, r2]
 8004ccc:	b2db      	uxtb	r3, r3
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d108      	bne.n	8004ce4 <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004cd2:	687a      	ldr	r2, [r7, #4]
 8004cd4:	23aa      	movs	r3, #170	; 0xaa
 8004cd6:	009b      	lsls	r3, r3, #2
 8004cd8:	2100      	movs	r1, #0
 8004cda:	54d1      	strb	r1, [r2, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	0018      	movs	r0, r3
 8004ce0:	f7ff fb80 	bl	80043e4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	4a7a      	ldr	r2, [pc, #488]	; (8004ed0 <HAL_PCD_Init+0x21c>)
 8004ce8:	2103      	movs	r1, #3
 8004cea:	5499      	strb	r1, [r3, r2]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	0018      	movs	r0, r3
 8004cf2:	f001 fefb 	bl	8006aec <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004cf6:	230f      	movs	r3, #15
 8004cf8:	18fb      	adds	r3, r7, r3
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	701a      	strb	r2, [r3, #0]
 8004cfe:	e058      	b.n	8004db2 <HAL_PCD_Init+0xfe>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004d00:	200f      	movs	r0, #15
 8004d02:	183b      	adds	r3, r7, r0
 8004d04:	781b      	ldrb	r3, [r3, #0]
 8004d06:	6879      	ldr	r1, [r7, #4]
 8004d08:	1c5a      	adds	r2, r3, #1
 8004d0a:	0013      	movs	r3, r2
 8004d0c:	009b      	lsls	r3, r3, #2
 8004d0e:	189b      	adds	r3, r3, r2
 8004d10:	00db      	lsls	r3, r3, #3
 8004d12:	18cb      	adds	r3, r1, r3
 8004d14:	3301      	adds	r3, #1
 8004d16:	2201      	movs	r2, #1
 8004d18:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004d1a:	183b      	adds	r3, r7, r0
 8004d1c:	781b      	ldrb	r3, [r3, #0]
 8004d1e:	6879      	ldr	r1, [r7, #4]
 8004d20:	1c5a      	adds	r2, r3, #1
 8004d22:	0013      	movs	r3, r2
 8004d24:	009b      	lsls	r3, r3, #2
 8004d26:	189b      	adds	r3, r3, r2
 8004d28:	00db      	lsls	r3, r3, #3
 8004d2a:	183a      	adds	r2, r7, r0
 8004d2c:	7812      	ldrb	r2, [r2, #0]
 8004d2e:	545a      	strb	r2, [r3, r1]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004d30:	0004      	movs	r4, r0
 8004d32:	183b      	adds	r3, r7, r0
 8004d34:	781a      	ldrb	r2, [r3, #0]
 8004d36:	193b      	adds	r3, r7, r4
 8004d38:	781b      	ldrb	r3, [r3, #0]
 8004d3a:	b298      	uxth	r0, r3
 8004d3c:	6879      	ldr	r1, [r7, #4]
 8004d3e:	0013      	movs	r3, r2
 8004d40:	009b      	lsls	r3, r3, #2
 8004d42:	189b      	adds	r3, r3, r2
 8004d44:	00db      	lsls	r3, r3, #3
 8004d46:	18cb      	adds	r3, r1, r3
 8004d48:	3336      	adds	r3, #54	; 0x36
 8004d4a:	1c02      	adds	r2, r0, #0
 8004d4c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004d4e:	193b      	adds	r3, r7, r4
 8004d50:	781b      	ldrb	r3, [r3, #0]
 8004d52:	6879      	ldr	r1, [r7, #4]
 8004d54:	1c5a      	adds	r2, r3, #1
 8004d56:	0013      	movs	r3, r2
 8004d58:	009b      	lsls	r3, r3, #2
 8004d5a:	189b      	adds	r3, r3, r2
 8004d5c:	00db      	lsls	r3, r3, #3
 8004d5e:	18cb      	adds	r3, r1, r3
 8004d60:	3303      	adds	r3, #3
 8004d62:	2200      	movs	r2, #0
 8004d64:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004d66:	193b      	adds	r3, r7, r4
 8004d68:	781a      	ldrb	r2, [r3, #0]
 8004d6a:	6879      	ldr	r1, [r7, #4]
 8004d6c:	0013      	movs	r3, r2
 8004d6e:	009b      	lsls	r3, r3, #2
 8004d70:	189b      	adds	r3, r3, r2
 8004d72:	00db      	lsls	r3, r3, #3
 8004d74:	18cb      	adds	r3, r1, r3
 8004d76:	3338      	adds	r3, #56	; 0x38
 8004d78:	2200      	movs	r2, #0
 8004d7a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004d7c:	193b      	adds	r3, r7, r4
 8004d7e:	781a      	ldrb	r2, [r3, #0]
 8004d80:	6879      	ldr	r1, [r7, #4]
 8004d82:	0013      	movs	r3, r2
 8004d84:	009b      	lsls	r3, r3, #2
 8004d86:	189b      	adds	r3, r3, r2
 8004d88:	00db      	lsls	r3, r3, #3
 8004d8a:	18cb      	adds	r3, r1, r3
 8004d8c:	333c      	adds	r3, #60	; 0x3c
 8004d8e:	2200      	movs	r2, #0
 8004d90:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004d92:	193b      	adds	r3, r7, r4
 8004d94:	781a      	ldrb	r2, [r3, #0]
 8004d96:	6879      	ldr	r1, [r7, #4]
 8004d98:	0013      	movs	r3, r2
 8004d9a:	009b      	lsls	r3, r3, #2
 8004d9c:	189b      	adds	r3, r3, r2
 8004d9e:	00db      	lsls	r3, r3, #3
 8004da0:	18cb      	adds	r3, r1, r3
 8004da2:	3340      	adds	r3, #64	; 0x40
 8004da4:	2200      	movs	r2, #0
 8004da6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004da8:	193b      	adds	r3, r7, r4
 8004daa:	781a      	ldrb	r2, [r3, #0]
 8004dac:	193b      	adds	r3, r7, r4
 8004dae:	3201      	adds	r2, #1
 8004db0:	701a      	strb	r2, [r3, #0]
 8004db2:	210f      	movs	r1, #15
 8004db4:	187b      	adds	r3, r7, r1
 8004db6:	781a      	ldrb	r2, [r3, #0]
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	685b      	ldr	r3, [r3, #4]
 8004dbc:	429a      	cmp	r2, r3
 8004dbe:	d39f      	bcc.n	8004d00 <HAL_PCD_Init+0x4c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004dc0:	187b      	adds	r3, r7, r1
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	701a      	strb	r2, [r3, #0]
 8004dc6:	e056      	b.n	8004e76 <HAL_PCD_Init+0x1c2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004dc8:	240f      	movs	r4, #15
 8004dca:	193b      	adds	r3, r7, r4
 8004dcc:	781a      	ldrb	r2, [r3, #0]
 8004dce:	6878      	ldr	r0, [r7, #4]
 8004dd0:	236a      	movs	r3, #106	; 0x6a
 8004dd2:	33ff      	adds	r3, #255	; 0xff
 8004dd4:	0019      	movs	r1, r3
 8004dd6:	0013      	movs	r3, r2
 8004dd8:	009b      	lsls	r3, r3, #2
 8004dda:	189b      	adds	r3, r3, r2
 8004ddc:	00db      	lsls	r3, r3, #3
 8004dde:	18c3      	adds	r3, r0, r3
 8004de0:	185b      	adds	r3, r3, r1
 8004de2:	2200      	movs	r2, #0
 8004de4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004de6:	193b      	adds	r3, r7, r4
 8004de8:	781a      	ldrb	r2, [r3, #0]
 8004dea:	6878      	ldr	r0, [r7, #4]
 8004dec:	23b4      	movs	r3, #180	; 0xb4
 8004dee:	0059      	lsls	r1, r3, #1
 8004df0:	0013      	movs	r3, r2
 8004df2:	009b      	lsls	r3, r3, #2
 8004df4:	189b      	adds	r3, r3, r2
 8004df6:	00db      	lsls	r3, r3, #3
 8004df8:	18c3      	adds	r3, r0, r3
 8004dfa:	185b      	adds	r3, r3, r1
 8004dfc:	193a      	adds	r2, r7, r4
 8004dfe:	7812      	ldrb	r2, [r2, #0]
 8004e00:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004e02:	193b      	adds	r3, r7, r4
 8004e04:	781a      	ldrb	r2, [r3, #0]
 8004e06:	6878      	ldr	r0, [r7, #4]
 8004e08:	236c      	movs	r3, #108	; 0x6c
 8004e0a:	33ff      	adds	r3, #255	; 0xff
 8004e0c:	0019      	movs	r1, r3
 8004e0e:	0013      	movs	r3, r2
 8004e10:	009b      	lsls	r3, r3, #2
 8004e12:	189b      	adds	r3, r3, r2
 8004e14:	00db      	lsls	r3, r3, #3
 8004e16:	18c3      	adds	r3, r0, r3
 8004e18:	185b      	adds	r3, r3, r1
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004e1e:	193b      	adds	r3, r7, r4
 8004e20:	781a      	ldrb	r2, [r3, #0]
 8004e22:	6878      	ldr	r0, [r7, #4]
 8004e24:	23bc      	movs	r3, #188	; 0xbc
 8004e26:	0059      	lsls	r1, r3, #1
 8004e28:	0013      	movs	r3, r2
 8004e2a:	009b      	lsls	r3, r3, #2
 8004e2c:	189b      	adds	r3, r3, r2
 8004e2e:	00db      	lsls	r3, r3, #3
 8004e30:	18c3      	adds	r3, r0, r3
 8004e32:	185b      	adds	r3, r3, r1
 8004e34:	2200      	movs	r2, #0
 8004e36:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004e38:	193b      	adds	r3, r7, r4
 8004e3a:	781a      	ldrb	r2, [r3, #0]
 8004e3c:	6878      	ldr	r0, [r7, #4]
 8004e3e:	23be      	movs	r3, #190	; 0xbe
 8004e40:	0059      	lsls	r1, r3, #1
 8004e42:	0013      	movs	r3, r2
 8004e44:	009b      	lsls	r3, r3, #2
 8004e46:	189b      	adds	r3, r3, r2
 8004e48:	00db      	lsls	r3, r3, #3
 8004e4a:	18c3      	adds	r3, r0, r3
 8004e4c:	185b      	adds	r3, r3, r1
 8004e4e:	2200      	movs	r2, #0
 8004e50:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004e52:	193b      	adds	r3, r7, r4
 8004e54:	781a      	ldrb	r2, [r3, #0]
 8004e56:	6878      	ldr	r0, [r7, #4]
 8004e58:	23c0      	movs	r3, #192	; 0xc0
 8004e5a:	0059      	lsls	r1, r3, #1
 8004e5c:	0013      	movs	r3, r2
 8004e5e:	009b      	lsls	r3, r3, #2
 8004e60:	189b      	adds	r3, r3, r2
 8004e62:	00db      	lsls	r3, r3, #3
 8004e64:	18c3      	adds	r3, r0, r3
 8004e66:	185b      	adds	r3, r3, r1
 8004e68:	2200      	movs	r2, #0
 8004e6a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004e6c:	193b      	adds	r3, r7, r4
 8004e6e:	781a      	ldrb	r2, [r3, #0]
 8004e70:	193b      	adds	r3, r7, r4
 8004e72:	3201      	adds	r2, #1
 8004e74:	701a      	strb	r2, [r3, #0]
 8004e76:	230f      	movs	r3, #15
 8004e78:	18fb      	adds	r3, r7, r3
 8004e7a:	781a      	ldrb	r2, [r3, #0]
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	685b      	ldr	r3, [r3, #4]
 8004e80:	429a      	cmp	r2, r3
 8004e82:	d3a1      	bcc.n	8004dc8 <HAL_PCD_Init+0x114>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	6818      	ldr	r0, [r3, #0]
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	466a      	mov	r2, sp
 8004e8c:	0011      	movs	r1, r2
 8004e8e:	001a      	movs	r2, r3
 8004e90:	3210      	adds	r2, #16
 8004e92:	ca70      	ldmia	r2!, {r4, r5, r6}
 8004e94:	c170      	stmia	r1!, {r4, r5, r6}
 8004e96:	ca30      	ldmia	r2!, {r4, r5}
 8004e98:	c130      	stmia	r1!, {r4, r5}
 8004e9a:	6859      	ldr	r1, [r3, #4]
 8004e9c:	689a      	ldr	r2, [r3, #8]
 8004e9e:	68db      	ldr	r3, [r3, #12]
 8004ea0:	f001 fe3e 	bl	8006b20 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2224      	movs	r2, #36	; 0x24
 8004ea8:	2100      	movs	r1, #0
 8004eaa:	5499      	strb	r1, [r3, r2]
  hpcd->State = HAL_PCD_STATE_READY;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	4a08      	ldr	r2, [pc, #32]	; (8004ed0 <HAL_PCD_Init+0x21c>)
 8004eb0:	2101      	movs	r1, #1
 8004eb2:	5499      	strb	r1, [r3, r2]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	69db      	ldr	r3, [r3, #28]
 8004eb8:	2b01      	cmp	r3, #1
 8004eba:	d103      	bne.n	8004ec4 <HAL_PCD_Init+0x210>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	0018      	movs	r0, r3
 8004ec0:	f000 f808 	bl	8004ed4 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8004ec4:	2300      	movs	r3, #0
}
 8004ec6:	0018      	movs	r0, r3
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	b005      	add	sp, #20
 8004ecc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ece:	46c0      	nop			; (mov r8, r8)
 8004ed0:	000002a9 	.word	0x000002a9

08004ed4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b084      	sub	sp, #16
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8004ee2:	687a      	ldr	r2, [r7, #4]
 8004ee4:	23ba      	movs	r3, #186	; 0xba
 8004ee6:	009b      	lsls	r3, r3, #2
 8004ee8:	2101      	movs	r1, #1
 8004eea:	50d1      	str	r1, [r2, r3]
  hpcd->LPM_State = LPM_L0;
 8004eec:	687a      	ldr	r2, [r7, #4]
 8004eee:	23b8      	movs	r3, #184	; 0xb8
 8004ef0:	009b      	lsls	r3, r3, #2
 8004ef2:	2100      	movs	r1, #0
 8004ef4:	54d1      	strb	r1, [r2, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	2254      	movs	r2, #84	; 0x54
 8004efa:	5a9b      	ldrh	r3, [r3, r2]
 8004efc:	b29b      	uxth	r3, r3
 8004efe:	2201      	movs	r2, #1
 8004f00:	4313      	orrs	r3, r2
 8004f02:	b299      	uxth	r1, r3
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	2254      	movs	r2, #84	; 0x54
 8004f08:	5299      	strh	r1, [r3, r2]
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	2254      	movs	r2, #84	; 0x54
 8004f0e:	5a9b      	ldrh	r3, [r3, r2]
 8004f10:	b29b      	uxth	r3, r3
 8004f12:	2202      	movs	r2, #2
 8004f14:	4313      	orrs	r3, r2
 8004f16:	b299      	uxth	r1, r3
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	2254      	movs	r2, #84	; 0x54
 8004f1c:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8004f1e:	2300      	movs	r3, #0
}
 8004f20:	0018      	movs	r0, r3
 8004f22:	46bd      	mov	sp, r7
 8004f24:	b004      	add	sp, #16
 8004f26:	bd80      	pop	{r7, pc}

08004f28 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004f28:	b5b0      	push	{r4, r5, r7, lr}
 8004f2a:	b08a      	sub	sp, #40	; 0x28
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d102      	bne.n	8004f3c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004f36:	2301      	movs	r3, #1
 8004f38:	f000 fbaf 	bl	800569a <HAL_RCC_OscConfig+0x772>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004f3c:	4bcf      	ldr	r3, [pc, #828]	; (800527c <HAL_RCC_OscConfig+0x354>)
 8004f3e:	68db      	ldr	r3, [r3, #12]
 8004f40:	220c      	movs	r2, #12
 8004f42:	4013      	ands	r3, r2
 8004f44:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004f46:	4bcd      	ldr	r3, [pc, #820]	; (800527c <HAL_RCC_OscConfig+0x354>)
 8004f48:	68da      	ldr	r2, [r3, #12]
 8004f4a:	2380      	movs	r3, #128	; 0x80
 8004f4c:	025b      	lsls	r3, r3, #9
 8004f4e:	4013      	ands	r3, r2
 8004f50:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	2201      	movs	r2, #1
 8004f58:	4013      	ands	r3, r2
 8004f5a:	d100      	bne.n	8004f5e <HAL_RCC_OscConfig+0x36>
 8004f5c:	e07e      	b.n	800505c <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004f5e:	6a3b      	ldr	r3, [r7, #32]
 8004f60:	2b08      	cmp	r3, #8
 8004f62:	d007      	beq.n	8004f74 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004f64:	6a3b      	ldr	r3, [r7, #32]
 8004f66:	2b0c      	cmp	r3, #12
 8004f68:	d112      	bne.n	8004f90 <HAL_RCC_OscConfig+0x68>
 8004f6a:	69fa      	ldr	r2, [r7, #28]
 8004f6c:	2380      	movs	r3, #128	; 0x80
 8004f6e:	025b      	lsls	r3, r3, #9
 8004f70:	429a      	cmp	r2, r3
 8004f72:	d10d      	bne.n	8004f90 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f74:	4bc1      	ldr	r3, [pc, #772]	; (800527c <HAL_RCC_OscConfig+0x354>)
 8004f76:	681a      	ldr	r2, [r3, #0]
 8004f78:	2380      	movs	r3, #128	; 0x80
 8004f7a:	029b      	lsls	r3, r3, #10
 8004f7c:	4013      	ands	r3, r2
 8004f7e:	d100      	bne.n	8004f82 <HAL_RCC_OscConfig+0x5a>
 8004f80:	e06b      	b.n	800505a <HAL_RCC_OscConfig+0x132>
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	685b      	ldr	r3, [r3, #4]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d167      	bne.n	800505a <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8004f8a:	2301      	movs	r3, #1
 8004f8c:	f000 fb85 	bl	800569a <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	685a      	ldr	r2, [r3, #4]
 8004f94:	2380      	movs	r3, #128	; 0x80
 8004f96:	025b      	lsls	r3, r3, #9
 8004f98:	429a      	cmp	r2, r3
 8004f9a:	d107      	bne.n	8004fac <HAL_RCC_OscConfig+0x84>
 8004f9c:	4bb7      	ldr	r3, [pc, #732]	; (800527c <HAL_RCC_OscConfig+0x354>)
 8004f9e:	681a      	ldr	r2, [r3, #0]
 8004fa0:	4bb6      	ldr	r3, [pc, #728]	; (800527c <HAL_RCC_OscConfig+0x354>)
 8004fa2:	2180      	movs	r1, #128	; 0x80
 8004fa4:	0249      	lsls	r1, r1, #9
 8004fa6:	430a      	orrs	r2, r1
 8004fa8:	601a      	str	r2, [r3, #0]
 8004faa:	e027      	b.n	8004ffc <HAL_RCC_OscConfig+0xd4>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	685a      	ldr	r2, [r3, #4]
 8004fb0:	23a0      	movs	r3, #160	; 0xa0
 8004fb2:	02db      	lsls	r3, r3, #11
 8004fb4:	429a      	cmp	r2, r3
 8004fb6:	d10e      	bne.n	8004fd6 <HAL_RCC_OscConfig+0xae>
 8004fb8:	4bb0      	ldr	r3, [pc, #704]	; (800527c <HAL_RCC_OscConfig+0x354>)
 8004fba:	681a      	ldr	r2, [r3, #0]
 8004fbc:	4baf      	ldr	r3, [pc, #700]	; (800527c <HAL_RCC_OscConfig+0x354>)
 8004fbe:	2180      	movs	r1, #128	; 0x80
 8004fc0:	02c9      	lsls	r1, r1, #11
 8004fc2:	430a      	orrs	r2, r1
 8004fc4:	601a      	str	r2, [r3, #0]
 8004fc6:	4bad      	ldr	r3, [pc, #692]	; (800527c <HAL_RCC_OscConfig+0x354>)
 8004fc8:	681a      	ldr	r2, [r3, #0]
 8004fca:	4bac      	ldr	r3, [pc, #688]	; (800527c <HAL_RCC_OscConfig+0x354>)
 8004fcc:	2180      	movs	r1, #128	; 0x80
 8004fce:	0249      	lsls	r1, r1, #9
 8004fd0:	430a      	orrs	r2, r1
 8004fd2:	601a      	str	r2, [r3, #0]
 8004fd4:	e012      	b.n	8004ffc <HAL_RCC_OscConfig+0xd4>
 8004fd6:	4ba9      	ldr	r3, [pc, #676]	; (800527c <HAL_RCC_OscConfig+0x354>)
 8004fd8:	681a      	ldr	r2, [r3, #0]
 8004fda:	4ba8      	ldr	r3, [pc, #672]	; (800527c <HAL_RCC_OscConfig+0x354>)
 8004fdc:	49a8      	ldr	r1, [pc, #672]	; (8005280 <HAL_RCC_OscConfig+0x358>)
 8004fde:	400a      	ands	r2, r1
 8004fe0:	601a      	str	r2, [r3, #0]
 8004fe2:	4ba6      	ldr	r3, [pc, #664]	; (800527c <HAL_RCC_OscConfig+0x354>)
 8004fe4:	681a      	ldr	r2, [r3, #0]
 8004fe6:	2380      	movs	r3, #128	; 0x80
 8004fe8:	025b      	lsls	r3, r3, #9
 8004fea:	4013      	ands	r3, r2
 8004fec:	60fb      	str	r3, [r7, #12]
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	4ba2      	ldr	r3, [pc, #648]	; (800527c <HAL_RCC_OscConfig+0x354>)
 8004ff2:	681a      	ldr	r2, [r3, #0]
 8004ff4:	4ba1      	ldr	r3, [pc, #644]	; (800527c <HAL_RCC_OscConfig+0x354>)
 8004ff6:	49a3      	ldr	r1, [pc, #652]	; (8005284 <HAL_RCC_OscConfig+0x35c>)
 8004ff8:	400a      	ands	r2, r1
 8004ffa:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	685b      	ldr	r3, [r3, #4]
 8005000:	2b00      	cmp	r3, #0
 8005002:	d015      	beq.n	8005030 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005004:	f7ff fab2 	bl	800456c <HAL_GetTick>
 8005008:	0003      	movs	r3, r0
 800500a:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800500c:	e009      	b.n	8005022 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800500e:	f7ff faad 	bl	800456c <HAL_GetTick>
 8005012:	0002      	movs	r2, r0
 8005014:	69bb      	ldr	r3, [r7, #24]
 8005016:	1ad3      	subs	r3, r2, r3
 8005018:	2b64      	cmp	r3, #100	; 0x64
 800501a:	d902      	bls.n	8005022 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800501c:	2303      	movs	r3, #3
 800501e:	f000 fb3c 	bl	800569a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005022:	4b96      	ldr	r3, [pc, #600]	; (800527c <HAL_RCC_OscConfig+0x354>)
 8005024:	681a      	ldr	r2, [r3, #0]
 8005026:	2380      	movs	r3, #128	; 0x80
 8005028:	029b      	lsls	r3, r3, #10
 800502a:	4013      	ands	r3, r2
 800502c:	d0ef      	beq.n	800500e <HAL_RCC_OscConfig+0xe6>
 800502e:	e015      	b.n	800505c <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005030:	f7ff fa9c 	bl	800456c <HAL_GetTick>
 8005034:	0003      	movs	r3, r0
 8005036:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005038:	e008      	b.n	800504c <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800503a:	f7ff fa97 	bl	800456c <HAL_GetTick>
 800503e:	0002      	movs	r2, r0
 8005040:	69bb      	ldr	r3, [r7, #24]
 8005042:	1ad3      	subs	r3, r2, r3
 8005044:	2b64      	cmp	r3, #100	; 0x64
 8005046:	d901      	bls.n	800504c <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8005048:	2303      	movs	r3, #3
 800504a:	e326      	b.n	800569a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800504c:	4b8b      	ldr	r3, [pc, #556]	; (800527c <HAL_RCC_OscConfig+0x354>)
 800504e:	681a      	ldr	r2, [r3, #0]
 8005050:	2380      	movs	r3, #128	; 0x80
 8005052:	029b      	lsls	r3, r3, #10
 8005054:	4013      	ands	r3, r2
 8005056:	d1f0      	bne.n	800503a <HAL_RCC_OscConfig+0x112>
 8005058:	e000      	b.n	800505c <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800505a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	2202      	movs	r2, #2
 8005062:	4013      	ands	r3, r2
 8005064:	d100      	bne.n	8005068 <HAL_RCC_OscConfig+0x140>
 8005066:	e08b      	b.n	8005180 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	68db      	ldr	r3, [r3, #12]
 800506c:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800506e:	6a3b      	ldr	r3, [r7, #32]
 8005070:	2b04      	cmp	r3, #4
 8005072:	d005      	beq.n	8005080 <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005074:	6a3b      	ldr	r3, [r7, #32]
 8005076:	2b0c      	cmp	r3, #12
 8005078:	d13e      	bne.n	80050f8 <HAL_RCC_OscConfig+0x1d0>
 800507a:	69fb      	ldr	r3, [r7, #28]
 800507c:	2b00      	cmp	r3, #0
 800507e:	d13b      	bne.n	80050f8 <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8005080:	4b7e      	ldr	r3, [pc, #504]	; (800527c <HAL_RCC_OscConfig+0x354>)
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	2204      	movs	r2, #4
 8005086:	4013      	ands	r3, r2
 8005088:	d004      	beq.n	8005094 <HAL_RCC_OscConfig+0x16c>
 800508a:	697b      	ldr	r3, [r7, #20]
 800508c:	2b00      	cmp	r3, #0
 800508e:	d101      	bne.n	8005094 <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 8005090:	2301      	movs	r3, #1
 8005092:	e302      	b.n	800569a <HAL_RCC_OscConfig+0x772>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005094:	4b79      	ldr	r3, [pc, #484]	; (800527c <HAL_RCC_OscConfig+0x354>)
 8005096:	685b      	ldr	r3, [r3, #4]
 8005098:	4a7b      	ldr	r2, [pc, #492]	; (8005288 <HAL_RCC_OscConfig+0x360>)
 800509a:	4013      	ands	r3, r2
 800509c:	0019      	movs	r1, r3
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	691b      	ldr	r3, [r3, #16]
 80050a2:	021a      	lsls	r2, r3, #8
 80050a4:	4b75      	ldr	r3, [pc, #468]	; (800527c <HAL_RCC_OscConfig+0x354>)
 80050a6:	430a      	orrs	r2, r1
 80050a8:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80050aa:	4b74      	ldr	r3, [pc, #464]	; (800527c <HAL_RCC_OscConfig+0x354>)
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	2209      	movs	r2, #9
 80050b0:	4393      	bics	r3, r2
 80050b2:	0019      	movs	r1, r3
 80050b4:	4b71      	ldr	r3, [pc, #452]	; (800527c <HAL_RCC_OscConfig+0x354>)
 80050b6:	697a      	ldr	r2, [r7, #20]
 80050b8:	430a      	orrs	r2, r1
 80050ba:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80050bc:	f000 fc40 	bl	8005940 <HAL_RCC_GetSysClockFreq>
 80050c0:	0001      	movs	r1, r0
 80050c2:	4b6e      	ldr	r3, [pc, #440]	; (800527c <HAL_RCC_OscConfig+0x354>)
 80050c4:	68db      	ldr	r3, [r3, #12]
 80050c6:	091b      	lsrs	r3, r3, #4
 80050c8:	220f      	movs	r2, #15
 80050ca:	4013      	ands	r3, r2
 80050cc:	4a6f      	ldr	r2, [pc, #444]	; (800528c <HAL_RCC_OscConfig+0x364>)
 80050ce:	5cd3      	ldrb	r3, [r2, r3]
 80050d0:	000a      	movs	r2, r1
 80050d2:	40da      	lsrs	r2, r3
 80050d4:	4b6e      	ldr	r3, [pc, #440]	; (8005290 <HAL_RCC_OscConfig+0x368>)
 80050d6:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 80050d8:	4b6e      	ldr	r3, [pc, #440]	; (8005294 <HAL_RCC_OscConfig+0x36c>)
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	2513      	movs	r5, #19
 80050de:	197c      	adds	r4, r7, r5
 80050e0:	0018      	movs	r0, r3
 80050e2:	f7ff f9fd 	bl	80044e0 <HAL_InitTick>
 80050e6:	0003      	movs	r3, r0
 80050e8:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 80050ea:	197b      	adds	r3, r7, r5
 80050ec:	781b      	ldrb	r3, [r3, #0]
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d046      	beq.n	8005180 <HAL_RCC_OscConfig+0x258>
      {
        return status;
 80050f2:	197b      	adds	r3, r7, r5
 80050f4:	781b      	ldrb	r3, [r3, #0]
 80050f6:	e2d0      	b.n	800569a <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80050f8:	697b      	ldr	r3, [r7, #20]
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d027      	beq.n	800514e <HAL_RCC_OscConfig+0x226>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80050fe:	4b5f      	ldr	r3, [pc, #380]	; (800527c <HAL_RCC_OscConfig+0x354>)
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	2209      	movs	r2, #9
 8005104:	4393      	bics	r3, r2
 8005106:	0019      	movs	r1, r3
 8005108:	4b5c      	ldr	r3, [pc, #368]	; (800527c <HAL_RCC_OscConfig+0x354>)
 800510a:	697a      	ldr	r2, [r7, #20]
 800510c:	430a      	orrs	r2, r1
 800510e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005110:	f7ff fa2c 	bl	800456c <HAL_GetTick>
 8005114:	0003      	movs	r3, r0
 8005116:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005118:	e008      	b.n	800512c <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800511a:	f7ff fa27 	bl	800456c <HAL_GetTick>
 800511e:	0002      	movs	r2, r0
 8005120:	69bb      	ldr	r3, [r7, #24]
 8005122:	1ad3      	subs	r3, r2, r3
 8005124:	2b02      	cmp	r3, #2
 8005126:	d901      	bls.n	800512c <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 8005128:	2303      	movs	r3, #3
 800512a:	e2b6      	b.n	800569a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800512c:	4b53      	ldr	r3, [pc, #332]	; (800527c <HAL_RCC_OscConfig+0x354>)
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	2204      	movs	r2, #4
 8005132:	4013      	ands	r3, r2
 8005134:	d0f1      	beq.n	800511a <HAL_RCC_OscConfig+0x1f2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005136:	4b51      	ldr	r3, [pc, #324]	; (800527c <HAL_RCC_OscConfig+0x354>)
 8005138:	685b      	ldr	r3, [r3, #4]
 800513a:	4a53      	ldr	r2, [pc, #332]	; (8005288 <HAL_RCC_OscConfig+0x360>)
 800513c:	4013      	ands	r3, r2
 800513e:	0019      	movs	r1, r3
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	691b      	ldr	r3, [r3, #16]
 8005144:	021a      	lsls	r2, r3, #8
 8005146:	4b4d      	ldr	r3, [pc, #308]	; (800527c <HAL_RCC_OscConfig+0x354>)
 8005148:	430a      	orrs	r2, r1
 800514a:	605a      	str	r2, [r3, #4]
 800514c:	e018      	b.n	8005180 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800514e:	4b4b      	ldr	r3, [pc, #300]	; (800527c <HAL_RCC_OscConfig+0x354>)
 8005150:	681a      	ldr	r2, [r3, #0]
 8005152:	4b4a      	ldr	r3, [pc, #296]	; (800527c <HAL_RCC_OscConfig+0x354>)
 8005154:	2101      	movs	r1, #1
 8005156:	438a      	bics	r2, r1
 8005158:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800515a:	f7ff fa07 	bl	800456c <HAL_GetTick>
 800515e:	0003      	movs	r3, r0
 8005160:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005162:	e008      	b.n	8005176 <HAL_RCC_OscConfig+0x24e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005164:	f7ff fa02 	bl	800456c <HAL_GetTick>
 8005168:	0002      	movs	r2, r0
 800516a:	69bb      	ldr	r3, [r7, #24]
 800516c:	1ad3      	subs	r3, r2, r3
 800516e:	2b02      	cmp	r3, #2
 8005170:	d901      	bls.n	8005176 <HAL_RCC_OscConfig+0x24e>
          {
            return HAL_TIMEOUT;
 8005172:	2303      	movs	r3, #3
 8005174:	e291      	b.n	800569a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005176:	4b41      	ldr	r3, [pc, #260]	; (800527c <HAL_RCC_OscConfig+0x354>)
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	2204      	movs	r2, #4
 800517c:	4013      	ands	r3, r2
 800517e:	d1f1      	bne.n	8005164 <HAL_RCC_OscConfig+0x23c>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	2210      	movs	r2, #16
 8005186:	4013      	ands	r3, r2
 8005188:	d100      	bne.n	800518c <HAL_RCC_OscConfig+0x264>
 800518a:	e0a1      	b.n	80052d0 <HAL_RCC_OscConfig+0x3a8>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800518c:	6a3b      	ldr	r3, [r7, #32]
 800518e:	2b00      	cmp	r3, #0
 8005190:	d140      	bne.n	8005214 <HAL_RCC_OscConfig+0x2ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005192:	4b3a      	ldr	r3, [pc, #232]	; (800527c <HAL_RCC_OscConfig+0x354>)
 8005194:	681a      	ldr	r2, [r3, #0]
 8005196:	2380      	movs	r3, #128	; 0x80
 8005198:	009b      	lsls	r3, r3, #2
 800519a:	4013      	ands	r3, r2
 800519c:	d005      	beq.n	80051aa <HAL_RCC_OscConfig+0x282>
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	69db      	ldr	r3, [r3, #28]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d101      	bne.n	80051aa <HAL_RCC_OscConfig+0x282>
      {
        return HAL_ERROR;
 80051a6:	2301      	movs	r3, #1
 80051a8:	e277      	b.n	800569a <HAL_RCC_OscConfig+0x772>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80051aa:	4b34      	ldr	r3, [pc, #208]	; (800527c <HAL_RCC_OscConfig+0x354>)
 80051ac:	685b      	ldr	r3, [r3, #4]
 80051ae:	4a3a      	ldr	r2, [pc, #232]	; (8005298 <HAL_RCC_OscConfig+0x370>)
 80051b0:	4013      	ands	r3, r2
 80051b2:	0019      	movs	r1, r3
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80051b8:	4b30      	ldr	r3, [pc, #192]	; (800527c <HAL_RCC_OscConfig+0x354>)
 80051ba:	430a      	orrs	r2, r1
 80051bc:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80051be:	4b2f      	ldr	r3, [pc, #188]	; (800527c <HAL_RCC_OscConfig+0x354>)
 80051c0:	685b      	ldr	r3, [r3, #4]
 80051c2:	021b      	lsls	r3, r3, #8
 80051c4:	0a19      	lsrs	r1, r3, #8
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6a1b      	ldr	r3, [r3, #32]
 80051ca:	061a      	lsls	r2, r3, #24
 80051cc:	4b2b      	ldr	r3, [pc, #172]	; (800527c <HAL_RCC_OscConfig+0x354>)
 80051ce:	430a      	orrs	r2, r1
 80051d0:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051d6:	0b5b      	lsrs	r3, r3, #13
 80051d8:	3301      	adds	r3, #1
 80051da:	2280      	movs	r2, #128	; 0x80
 80051dc:	0212      	lsls	r2, r2, #8
 80051de:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80051e0:	4b26      	ldr	r3, [pc, #152]	; (800527c <HAL_RCC_OscConfig+0x354>)
 80051e2:	68db      	ldr	r3, [r3, #12]
 80051e4:	091b      	lsrs	r3, r3, #4
 80051e6:	210f      	movs	r1, #15
 80051e8:	400b      	ands	r3, r1
 80051ea:	4928      	ldr	r1, [pc, #160]	; (800528c <HAL_RCC_OscConfig+0x364>)
 80051ec:	5ccb      	ldrb	r3, [r1, r3]
 80051ee:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80051f0:	4b27      	ldr	r3, [pc, #156]	; (8005290 <HAL_RCC_OscConfig+0x368>)
 80051f2:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 80051f4:	4b27      	ldr	r3, [pc, #156]	; (8005294 <HAL_RCC_OscConfig+0x36c>)
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	2513      	movs	r5, #19
 80051fa:	197c      	adds	r4, r7, r5
 80051fc:	0018      	movs	r0, r3
 80051fe:	f7ff f96f 	bl	80044e0 <HAL_InitTick>
 8005202:	0003      	movs	r3, r0
 8005204:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8005206:	197b      	adds	r3, r7, r5
 8005208:	781b      	ldrb	r3, [r3, #0]
 800520a:	2b00      	cmp	r3, #0
 800520c:	d060      	beq.n	80052d0 <HAL_RCC_OscConfig+0x3a8>
        {
          return status;
 800520e:	197b      	adds	r3, r7, r5
 8005210:	781b      	ldrb	r3, [r3, #0]
 8005212:	e242      	b.n	800569a <HAL_RCC_OscConfig+0x772>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	69db      	ldr	r3, [r3, #28]
 8005218:	2b00      	cmp	r3, #0
 800521a:	d03f      	beq.n	800529c <HAL_RCC_OscConfig+0x374>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800521c:	4b17      	ldr	r3, [pc, #92]	; (800527c <HAL_RCC_OscConfig+0x354>)
 800521e:	681a      	ldr	r2, [r3, #0]
 8005220:	4b16      	ldr	r3, [pc, #88]	; (800527c <HAL_RCC_OscConfig+0x354>)
 8005222:	2180      	movs	r1, #128	; 0x80
 8005224:	0049      	lsls	r1, r1, #1
 8005226:	430a      	orrs	r2, r1
 8005228:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800522a:	f7ff f99f 	bl	800456c <HAL_GetTick>
 800522e:	0003      	movs	r3, r0
 8005230:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8005232:	e008      	b.n	8005246 <HAL_RCC_OscConfig+0x31e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005234:	f7ff f99a 	bl	800456c <HAL_GetTick>
 8005238:	0002      	movs	r2, r0
 800523a:	69bb      	ldr	r3, [r7, #24]
 800523c:	1ad3      	subs	r3, r2, r3
 800523e:	2b02      	cmp	r3, #2
 8005240:	d901      	bls.n	8005246 <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 8005242:	2303      	movs	r3, #3
 8005244:	e229      	b.n	800569a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8005246:	4b0d      	ldr	r3, [pc, #52]	; (800527c <HAL_RCC_OscConfig+0x354>)
 8005248:	681a      	ldr	r2, [r3, #0]
 800524a:	2380      	movs	r3, #128	; 0x80
 800524c:	009b      	lsls	r3, r3, #2
 800524e:	4013      	ands	r3, r2
 8005250:	d0f0      	beq.n	8005234 <HAL_RCC_OscConfig+0x30c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005252:	4b0a      	ldr	r3, [pc, #40]	; (800527c <HAL_RCC_OscConfig+0x354>)
 8005254:	685b      	ldr	r3, [r3, #4]
 8005256:	4a10      	ldr	r2, [pc, #64]	; (8005298 <HAL_RCC_OscConfig+0x370>)
 8005258:	4013      	ands	r3, r2
 800525a:	0019      	movs	r1, r3
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005260:	4b06      	ldr	r3, [pc, #24]	; (800527c <HAL_RCC_OscConfig+0x354>)
 8005262:	430a      	orrs	r2, r1
 8005264:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005266:	4b05      	ldr	r3, [pc, #20]	; (800527c <HAL_RCC_OscConfig+0x354>)
 8005268:	685b      	ldr	r3, [r3, #4]
 800526a:	021b      	lsls	r3, r3, #8
 800526c:	0a19      	lsrs	r1, r3, #8
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6a1b      	ldr	r3, [r3, #32]
 8005272:	061a      	lsls	r2, r3, #24
 8005274:	4b01      	ldr	r3, [pc, #4]	; (800527c <HAL_RCC_OscConfig+0x354>)
 8005276:	430a      	orrs	r2, r1
 8005278:	605a      	str	r2, [r3, #4]
 800527a:	e029      	b.n	80052d0 <HAL_RCC_OscConfig+0x3a8>
 800527c:	40021000 	.word	0x40021000
 8005280:	fffeffff 	.word	0xfffeffff
 8005284:	fffbffff 	.word	0xfffbffff
 8005288:	ffffe0ff 	.word	0xffffe0ff
 800528c:	08006ec0 	.word	0x08006ec0
 8005290:	20000000 	.word	0x20000000
 8005294:	20000004 	.word	0x20000004
 8005298:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800529c:	4bbd      	ldr	r3, [pc, #756]	; (8005594 <HAL_RCC_OscConfig+0x66c>)
 800529e:	681a      	ldr	r2, [r3, #0]
 80052a0:	4bbc      	ldr	r3, [pc, #752]	; (8005594 <HAL_RCC_OscConfig+0x66c>)
 80052a2:	49bd      	ldr	r1, [pc, #756]	; (8005598 <HAL_RCC_OscConfig+0x670>)
 80052a4:	400a      	ands	r2, r1
 80052a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052a8:	f7ff f960 	bl	800456c <HAL_GetTick>
 80052ac:	0003      	movs	r3, r0
 80052ae:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80052b0:	e008      	b.n	80052c4 <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80052b2:	f7ff f95b 	bl	800456c <HAL_GetTick>
 80052b6:	0002      	movs	r2, r0
 80052b8:	69bb      	ldr	r3, [r7, #24]
 80052ba:	1ad3      	subs	r3, r2, r3
 80052bc:	2b02      	cmp	r3, #2
 80052be:	d901      	bls.n	80052c4 <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 80052c0:	2303      	movs	r3, #3
 80052c2:	e1ea      	b.n	800569a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80052c4:	4bb3      	ldr	r3, [pc, #716]	; (8005594 <HAL_RCC_OscConfig+0x66c>)
 80052c6:	681a      	ldr	r2, [r3, #0]
 80052c8:	2380      	movs	r3, #128	; 0x80
 80052ca:	009b      	lsls	r3, r3, #2
 80052cc:	4013      	ands	r3, r2
 80052ce:	d1f0      	bne.n	80052b2 <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	2208      	movs	r2, #8
 80052d6:	4013      	ands	r3, r2
 80052d8:	d036      	beq.n	8005348 <HAL_RCC_OscConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	695b      	ldr	r3, [r3, #20]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d019      	beq.n	8005316 <HAL_RCC_OscConfig+0x3ee>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80052e2:	4bac      	ldr	r3, [pc, #688]	; (8005594 <HAL_RCC_OscConfig+0x66c>)
 80052e4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80052e6:	4bab      	ldr	r3, [pc, #684]	; (8005594 <HAL_RCC_OscConfig+0x66c>)
 80052e8:	2101      	movs	r1, #1
 80052ea:	430a      	orrs	r2, r1
 80052ec:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80052ee:	f7ff f93d 	bl	800456c <HAL_GetTick>
 80052f2:	0003      	movs	r3, r0
 80052f4:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80052f6:	e008      	b.n	800530a <HAL_RCC_OscConfig+0x3e2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80052f8:	f7ff f938 	bl	800456c <HAL_GetTick>
 80052fc:	0002      	movs	r2, r0
 80052fe:	69bb      	ldr	r3, [r7, #24]
 8005300:	1ad3      	subs	r3, r2, r3
 8005302:	2b02      	cmp	r3, #2
 8005304:	d901      	bls.n	800530a <HAL_RCC_OscConfig+0x3e2>
        {
          return HAL_TIMEOUT;
 8005306:	2303      	movs	r3, #3
 8005308:	e1c7      	b.n	800569a <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800530a:	4ba2      	ldr	r3, [pc, #648]	; (8005594 <HAL_RCC_OscConfig+0x66c>)
 800530c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800530e:	2202      	movs	r2, #2
 8005310:	4013      	ands	r3, r2
 8005312:	d0f1      	beq.n	80052f8 <HAL_RCC_OscConfig+0x3d0>
 8005314:	e018      	b.n	8005348 <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005316:	4b9f      	ldr	r3, [pc, #636]	; (8005594 <HAL_RCC_OscConfig+0x66c>)
 8005318:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800531a:	4b9e      	ldr	r3, [pc, #632]	; (8005594 <HAL_RCC_OscConfig+0x66c>)
 800531c:	2101      	movs	r1, #1
 800531e:	438a      	bics	r2, r1
 8005320:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005322:	f7ff f923 	bl	800456c <HAL_GetTick>
 8005326:	0003      	movs	r3, r0
 8005328:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800532a:	e008      	b.n	800533e <HAL_RCC_OscConfig+0x416>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800532c:	f7ff f91e 	bl	800456c <HAL_GetTick>
 8005330:	0002      	movs	r2, r0
 8005332:	69bb      	ldr	r3, [r7, #24]
 8005334:	1ad3      	subs	r3, r2, r3
 8005336:	2b02      	cmp	r3, #2
 8005338:	d901      	bls.n	800533e <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 800533a:	2303      	movs	r3, #3
 800533c:	e1ad      	b.n	800569a <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800533e:	4b95      	ldr	r3, [pc, #596]	; (8005594 <HAL_RCC_OscConfig+0x66c>)
 8005340:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005342:	2202      	movs	r2, #2
 8005344:	4013      	ands	r3, r2
 8005346:	d1f1      	bne.n	800532c <HAL_RCC_OscConfig+0x404>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	2204      	movs	r2, #4
 800534e:	4013      	ands	r3, r2
 8005350:	d100      	bne.n	8005354 <HAL_RCC_OscConfig+0x42c>
 8005352:	e0ae      	b.n	80054b2 <HAL_RCC_OscConfig+0x58a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005354:	2027      	movs	r0, #39	; 0x27
 8005356:	183b      	adds	r3, r7, r0
 8005358:	2200      	movs	r2, #0
 800535a:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800535c:	4b8d      	ldr	r3, [pc, #564]	; (8005594 <HAL_RCC_OscConfig+0x66c>)
 800535e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005360:	2380      	movs	r3, #128	; 0x80
 8005362:	055b      	lsls	r3, r3, #21
 8005364:	4013      	ands	r3, r2
 8005366:	d109      	bne.n	800537c <HAL_RCC_OscConfig+0x454>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005368:	4b8a      	ldr	r3, [pc, #552]	; (8005594 <HAL_RCC_OscConfig+0x66c>)
 800536a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800536c:	4b89      	ldr	r3, [pc, #548]	; (8005594 <HAL_RCC_OscConfig+0x66c>)
 800536e:	2180      	movs	r1, #128	; 0x80
 8005370:	0549      	lsls	r1, r1, #21
 8005372:	430a      	orrs	r2, r1
 8005374:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8005376:	183b      	adds	r3, r7, r0
 8005378:	2201      	movs	r2, #1
 800537a:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800537c:	4b87      	ldr	r3, [pc, #540]	; (800559c <HAL_RCC_OscConfig+0x674>)
 800537e:	681a      	ldr	r2, [r3, #0]
 8005380:	2380      	movs	r3, #128	; 0x80
 8005382:	005b      	lsls	r3, r3, #1
 8005384:	4013      	ands	r3, r2
 8005386:	d11a      	bne.n	80053be <HAL_RCC_OscConfig+0x496>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005388:	4b84      	ldr	r3, [pc, #528]	; (800559c <HAL_RCC_OscConfig+0x674>)
 800538a:	681a      	ldr	r2, [r3, #0]
 800538c:	4b83      	ldr	r3, [pc, #524]	; (800559c <HAL_RCC_OscConfig+0x674>)
 800538e:	2180      	movs	r1, #128	; 0x80
 8005390:	0049      	lsls	r1, r1, #1
 8005392:	430a      	orrs	r2, r1
 8005394:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005396:	f7ff f8e9 	bl	800456c <HAL_GetTick>
 800539a:	0003      	movs	r3, r0
 800539c:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800539e:	e008      	b.n	80053b2 <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80053a0:	f7ff f8e4 	bl	800456c <HAL_GetTick>
 80053a4:	0002      	movs	r2, r0
 80053a6:	69bb      	ldr	r3, [r7, #24]
 80053a8:	1ad3      	subs	r3, r2, r3
 80053aa:	2b64      	cmp	r3, #100	; 0x64
 80053ac:	d901      	bls.n	80053b2 <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 80053ae:	2303      	movs	r3, #3
 80053b0:	e173      	b.n	800569a <HAL_RCC_OscConfig+0x772>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053b2:	4b7a      	ldr	r3, [pc, #488]	; (800559c <HAL_RCC_OscConfig+0x674>)
 80053b4:	681a      	ldr	r2, [r3, #0]
 80053b6:	2380      	movs	r3, #128	; 0x80
 80053b8:	005b      	lsls	r3, r3, #1
 80053ba:	4013      	ands	r3, r2
 80053bc:	d0f0      	beq.n	80053a0 <HAL_RCC_OscConfig+0x478>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	689a      	ldr	r2, [r3, #8]
 80053c2:	2380      	movs	r3, #128	; 0x80
 80053c4:	005b      	lsls	r3, r3, #1
 80053c6:	429a      	cmp	r2, r3
 80053c8:	d107      	bne.n	80053da <HAL_RCC_OscConfig+0x4b2>
 80053ca:	4b72      	ldr	r3, [pc, #456]	; (8005594 <HAL_RCC_OscConfig+0x66c>)
 80053cc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80053ce:	4b71      	ldr	r3, [pc, #452]	; (8005594 <HAL_RCC_OscConfig+0x66c>)
 80053d0:	2180      	movs	r1, #128	; 0x80
 80053d2:	0049      	lsls	r1, r1, #1
 80053d4:	430a      	orrs	r2, r1
 80053d6:	651a      	str	r2, [r3, #80]	; 0x50
 80053d8:	e031      	b.n	800543e <HAL_RCC_OscConfig+0x516>
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	689b      	ldr	r3, [r3, #8]
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d10c      	bne.n	80053fc <HAL_RCC_OscConfig+0x4d4>
 80053e2:	4b6c      	ldr	r3, [pc, #432]	; (8005594 <HAL_RCC_OscConfig+0x66c>)
 80053e4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80053e6:	4b6b      	ldr	r3, [pc, #428]	; (8005594 <HAL_RCC_OscConfig+0x66c>)
 80053e8:	496b      	ldr	r1, [pc, #428]	; (8005598 <HAL_RCC_OscConfig+0x670>)
 80053ea:	400a      	ands	r2, r1
 80053ec:	651a      	str	r2, [r3, #80]	; 0x50
 80053ee:	4b69      	ldr	r3, [pc, #420]	; (8005594 <HAL_RCC_OscConfig+0x66c>)
 80053f0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80053f2:	4b68      	ldr	r3, [pc, #416]	; (8005594 <HAL_RCC_OscConfig+0x66c>)
 80053f4:	496a      	ldr	r1, [pc, #424]	; (80055a0 <HAL_RCC_OscConfig+0x678>)
 80053f6:	400a      	ands	r2, r1
 80053f8:	651a      	str	r2, [r3, #80]	; 0x50
 80053fa:	e020      	b.n	800543e <HAL_RCC_OscConfig+0x516>
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	689a      	ldr	r2, [r3, #8]
 8005400:	23a0      	movs	r3, #160	; 0xa0
 8005402:	00db      	lsls	r3, r3, #3
 8005404:	429a      	cmp	r2, r3
 8005406:	d10e      	bne.n	8005426 <HAL_RCC_OscConfig+0x4fe>
 8005408:	4b62      	ldr	r3, [pc, #392]	; (8005594 <HAL_RCC_OscConfig+0x66c>)
 800540a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800540c:	4b61      	ldr	r3, [pc, #388]	; (8005594 <HAL_RCC_OscConfig+0x66c>)
 800540e:	2180      	movs	r1, #128	; 0x80
 8005410:	00c9      	lsls	r1, r1, #3
 8005412:	430a      	orrs	r2, r1
 8005414:	651a      	str	r2, [r3, #80]	; 0x50
 8005416:	4b5f      	ldr	r3, [pc, #380]	; (8005594 <HAL_RCC_OscConfig+0x66c>)
 8005418:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800541a:	4b5e      	ldr	r3, [pc, #376]	; (8005594 <HAL_RCC_OscConfig+0x66c>)
 800541c:	2180      	movs	r1, #128	; 0x80
 800541e:	0049      	lsls	r1, r1, #1
 8005420:	430a      	orrs	r2, r1
 8005422:	651a      	str	r2, [r3, #80]	; 0x50
 8005424:	e00b      	b.n	800543e <HAL_RCC_OscConfig+0x516>
 8005426:	4b5b      	ldr	r3, [pc, #364]	; (8005594 <HAL_RCC_OscConfig+0x66c>)
 8005428:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800542a:	4b5a      	ldr	r3, [pc, #360]	; (8005594 <HAL_RCC_OscConfig+0x66c>)
 800542c:	495a      	ldr	r1, [pc, #360]	; (8005598 <HAL_RCC_OscConfig+0x670>)
 800542e:	400a      	ands	r2, r1
 8005430:	651a      	str	r2, [r3, #80]	; 0x50
 8005432:	4b58      	ldr	r3, [pc, #352]	; (8005594 <HAL_RCC_OscConfig+0x66c>)
 8005434:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005436:	4b57      	ldr	r3, [pc, #348]	; (8005594 <HAL_RCC_OscConfig+0x66c>)
 8005438:	4959      	ldr	r1, [pc, #356]	; (80055a0 <HAL_RCC_OscConfig+0x678>)
 800543a:	400a      	ands	r2, r1
 800543c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	689b      	ldr	r3, [r3, #8]
 8005442:	2b00      	cmp	r3, #0
 8005444:	d015      	beq.n	8005472 <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005446:	f7ff f891 	bl	800456c <HAL_GetTick>
 800544a:	0003      	movs	r3, r0
 800544c:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800544e:	e009      	b.n	8005464 <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005450:	f7ff f88c 	bl	800456c <HAL_GetTick>
 8005454:	0002      	movs	r2, r0
 8005456:	69bb      	ldr	r3, [r7, #24]
 8005458:	1ad3      	subs	r3, r2, r3
 800545a:	4a52      	ldr	r2, [pc, #328]	; (80055a4 <HAL_RCC_OscConfig+0x67c>)
 800545c:	4293      	cmp	r3, r2
 800545e:	d901      	bls.n	8005464 <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 8005460:	2303      	movs	r3, #3
 8005462:	e11a      	b.n	800569a <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005464:	4b4b      	ldr	r3, [pc, #300]	; (8005594 <HAL_RCC_OscConfig+0x66c>)
 8005466:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005468:	2380      	movs	r3, #128	; 0x80
 800546a:	009b      	lsls	r3, r3, #2
 800546c:	4013      	ands	r3, r2
 800546e:	d0ef      	beq.n	8005450 <HAL_RCC_OscConfig+0x528>
 8005470:	e014      	b.n	800549c <HAL_RCC_OscConfig+0x574>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005472:	f7ff f87b 	bl	800456c <HAL_GetTick>
 8005476:	0003      	movs	r3, r0
 8005478:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800547a:	e009      	b.n	8005490 <HAL_RCC_OscConfig+0x568>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800547c:	f7ff f876 	bl	800456c <HAL_GetTick>
 8005480:	0002      	movs	r2, r0
 8005482:	69bb      	ldr	r3, [r7, #24]
 8005484:	1ad3      	subs	r3, r2, r3
 8005486:	4a47      	ldr	r2, [pc, #284]	; (80055a4 <HAL_RCC_OscConfig+0x67c>)
 8005488:	4293      	cmp	r3, r2
 800548a:	d901      	bls.n	8005490 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 800548c:	2303      	movs	r3, #3
 800548e:	e104      	b.n	800569a <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005490:	4b40      	ldr	r3, [pc, #256]	; (8005594 <HAL_RCC_OscConfig+0x66c>)
 8005492:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005494:	2380      	movs	r3, #128	; 0x80
 8005496:	009b      	lsls	r3, r3, #2
 8005498:	4013      	ands	r3, r2
 800549a:	d1ef      	bne.n	800547c <HAL_RCC_OscConfig+0x554>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800549c:	2327      	movs	r3, #39	; 0x27
 800549e:	18fb      	adds	r3, r7, r3
 80054a0:	781b      	ldrb	r3, [r3, #0]
 80054a2:	2b01      	cmp	r3, #1
 80054a4:	d105      	bne.n	80054b2 <HAL_RCC_OscConfig+0x58a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80054a6:	4b3b      	ldr	r3, [pc, #236]	; (8005594 <HAL_RCC_OscConfig+0x66c>)
 80054a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80054aa:	4b3a      	ldr	r3, [pc, #232]	; (8005594 <HAL_RCC_OscConfig+0x66c>)
 80054ac:	493e      	ldr	r1, [pc, #248]	; (80055a8 <HAL_RCC_OscConfig+0x680>)
 80054ae:	400a      	ands	r2, r1
 80054b0:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	2220      	movs	r2, #32
 80054b8:	4013      	ands	r3, r2
 80054ba:	d049      	beq.n	8005550 <HAL_RCC_OscConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	699b      	ldr	r3, [r3, #24]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d026      	beq.n	8005512 <HAL_RCC_OscConfig+0x5ea>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80054c4:	4b33      	ldr	r3, [pc, #204]	; (8005594 <HAL_RCC_OscConfig+0x66c>)
 80054c6:	689a      	ldr	r2, [r3, #8]
 80054c8:	4b32      	ldr	r3, [pc, #200]	; (8005594 <HAL_RCC_OscConfig+0x66c>)
 80054ca:	2101      	movs	r1, #1
 80054cc:	430a      	orrs	r2, r1
 80054ce:	609a      	str	r2, [r3, #8]
 80054d0:	4b30      	ldr	r3, [pc, #192]	; (8005594 <HAL_RCC_OscConfig+0x66c>)
 80054d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80054d4:	4b2f      	ldr	r3, [pc, #188]	; (8005594 <HAL_RCC_OscConfig+0x66c>)
 80054d6:	2101      	movs	r1, #1
 80054d8:	430a      	orrs	r2, r1
 80054da:	635a      	str	r2, [r3, #52]	; 0x34
 80054dc:	4b33      	ldr	r3, [pc, #204]	; (80055ac <HAL_RCC_OscConfig+0x684>)
 80054de:	6a1a      	ldr	r2, [r3, #32]
 80054e0:	4b32      	ldr	r3, [pc, #200]	; (80055ac <HAL_RCC_OscConfig+0x684>)
 80054e2:	2180      	movs	r1, #128	; 0x80
 80054e4:	0189      	lsls	r1, r1, #6
 80054e6:	430a      	orrs	r2, r1
 80054e8:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054ea:	f7ff f83f 	bl	800456c <HAL_GetTick>
 80054ee:	0003      	movs	r3, r0
 80054f0:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80054f2:	e008      	b.n	8005506 <HAL_RCC_OscConfig+0x5de>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80054f4:	f7ff f83a 	bl	800456c <HAL_GetTick>
 80054f8:	0002      	movs	r2, r0
 80054fa:	69bb      	ldr	r3, [r7, #24]
 80054fc:	1ad3      	subs	r3, r2, r3
 80054fe:	2b02      	cmp	r3, #2
 8005500:	d901      	bls.n	8005506 <HAL_RCC_OscConfig+0x5de>
          {
            return HAL_TIMEOUT;
 8005502:	2303      	movs	r3, #3
 8005504:	e0c9      	b.n	800569a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005506:	4b23      	ldr	r3, [pc, #140]	; (8005594 <HAL_RCC_OscConfig+0x66c>)
 8005508:	689b      	ldr	r3, [r3, #8]
 800550a:	2202      	movs	r2, #2
 800550c:	4013      	ands	r3, r2
 800550e:	d0f1      	beq.n	80054f4 <HAL_RCC_OscConfig+0x5cc>
 8005510:	e01e      	b.n	8005550 <HAL_RCC_OscConfig+0x628>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8005512:	4b20      	ldr	r3, [pc, #128]	; (8005594 <HAL_RCC_OscConfig+0x66c>)
 8005514:	689a      	ldr	r2, [r3, #8]
 8005516:	4b1f      	ldr	r3, [pc, #124]	; (8005594 <HAL_RCC_OscConfig+0x66c>)
 8005518:	2101      	movs	r1, #1
 800551a:	438a      	bics	r2, r1
 800551c:	609a      	str	r2, [r3, #8]
 800551e:	4b23      	ldr	r3, [pc, #140]	; (80055ac <HAL_RCC_OscConfig+0x684>)
 8005520:	6a1a      	ldr	r2, [r3, #32]
 8005522:	4b22      	ldr	r3, [pc, #136]	; (80055ac <HAL_RCC_OscConfig+0x684>)
 8005524:	4922      	ldr	r1, [pc, #136]	; (80055b0 <HAL_RCC_OscConfig+0x688>)
 8005526:	400a      	ands	r2, r1
 8005528:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800552a:	f7ff f81f 	bl	800456c <HAL_GetTick>
 800552e:	0003      	movs	r3, r0
 8005530:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005532:	e008      	b.n	8005546 <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005534:	f7ff f81a 	bl	800456c <HAL_GetTick>
 8005538:	0002      	movs	r2, r0
 800553a:	69bb      	ldr	r3, [r7, #24]
 800553c:	1ad3      	subs	r3, r2, r3
 800553e:	2b02      	cmp	r3, #2
 8005540:	d901      	bls.n	8005546 <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 8005542:	2303      	movs	r3, #3
 8005544:	e0a9      	b.n	800569a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005546:	4b13      	ldr	r3, [pc, #76]	; (8005594 <HAL_RCC_OscConfig+0x66c>)
 8005548:	689b      	ldr	r3, [r3, #8]
 800554a:	2202      	movs	r2, #2
 800554c:	4013      	ands	r3, r2
 800554e:	d1f1      	bne.n	8005534 <HAL_RCC_OscConfig+0x60c>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005554:	2b00      	cmp	r3, #0
 8005556:	d100      	bne.n	800555a <HAL_RCC_OscConfig+0x632>
 8005558:	e09e      	b.n	8005698 <HAL_RCC_OscConfig+0x770>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800555a:	6a3b      	ldr	r3, [r7, #32]
 800555c:	2b0c      	cmp	r3, #12
 800555e:	d100      	bne.n	8005562 <HAL_RCC_OscConfig+0x63a>
 8005560:	e077      	b.n	8005652 <HAL_RCC_OscConfig+0x72a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005566:	2b02      	cmp	r3, #2
 8005568:	d158      	bne.n	800561c <HAL_RCC_OscConfig+0x6f4>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800556a:	4b0a      	ldr	r3, [pc, #40]	; (8005594 <HAL_RCC_OscConfig+0x66c>)
 800556c:	681a      	ldr	r2, [r3, #0]
 800556e:	4b09      	ldr	r3, [pc, #36]	; (8005594 <HAL_RCC_OscConfig+0x66c>)
 8005570:	4910      	ldr	r1, [pc, #64]	; (80055b4 <HAL_RCC_OscConfig+0x68c>)
 8005572:	400a      	ands	r2, r1
 8005574:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005576:	f7fe fff9 	bl	800456c <HAL_GetTick>
 800557a:	0003      	movs	r3, r0
 800557c:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800557e:	e01b      	b.n	80055b8 <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005580:	f7fe fff4 	bl	800456c <HAL_GetTick>
 8005584:	0002      	movs	r2, r0
 8005586:	69bb      	ldr	r3, [r7, #24]
 8005588:	1ad3      	subs	r3, r2, r3
 800558a:	2b02      	cmp	r3, #2
 800558c:	d914      	bls.n	80055b8 <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 800558e:	2303      	movs	r3, #3
 8005590:	e083      	b.n	800569a <HAL_RCC_OscConfig+0x772>
 8005592:	46c0      	nop			; (mov r8, r8)
 8005594:	40021000 	.word	0x40021000
 8005598:	fffffeff 	.word	0xfffffeff
 800559c:	40007000 	.word	0x40007000
 80055a0:	fffffbff 	.word	0xfffffbff
 80055a4:	00001388 	.word	0x00001388
 80055a8:	efffffff 	.word	0xefffffff
 80055ac:	40010000 	.word	0x40010000
 80055b0:	ffffdfff 	.word	0xffffdfff
 80055b4:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80055b8:	4b3a      	ldr	r3, [pc, #232]	; (80056a4 <HAL_RCC_OscConfig+0x77c>)
 80055ba:	681a      	ldr	r2, [r3, #0]
 80055bc:	2380      	movs	r3, #128	; 0x80
 80055be:	049b      	lsls	r3, r3, #18
 80055c0:	4013      	ands	r3, r2
 80055c2:	d1dd      	bne.n	8005580 <HAL_RCC_OscConfig+0x658>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80055c4:	4b37      	ldr	r3, [pc, #220]	; (80056a4 <HAL_RCC_OscConfig+0x77c>)
 80055c6:	68db      	ldr	r3, [r3, #12]
 80055c8:	4a37      	ldr	r2, [pc, #220]	; (80056a8 <HAL_RCC_OscConfig+0x780>)
 80055ca:	4013      	ands	r3, r2
 80055cc:	0019      	movs	r1, r3
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055d6:	431a      	orrs	r2, r3
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055dc:	431a      	orrs	r2, r3
 80055de:	4b31      	ldr	r3, [pc, #196]	; (80056a4 <HAL_RCC_OscConfig+0x77c>)
 80055e0:	430a      	orrs	r2, r1
 80055e2:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80055e4:	4b2f      	ldr	r3, [pc, #188]	; (80056a4 <HAL_RCC_OscConfig+0x77c>)
 80055e6:	681a      	ldr	r2, [r3, #0]
 80055e8:	4b2e      	ldr	r3, [pc, #184]	; (80056a4 <HAL_RCC_OscConfig+0x77c>)
 80055ea:	2180      	movs	r1, #128	; 0x80
 80055ec:	0449      	lsls	r1, r1, #17
 80055ee:	430a      	orrs	r2, r1
 80055f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055f2:	f7fe ffbb 	bl	800456c <HAL_GetTick>
 80055f6:	0003      	movs	r3, r0
 80055f8:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80055fa:	e008      	b.n	800560e <HAL_RCC_OscConfig+0x6e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80055fc:	f7fe ffb6 	bl	800456c <HAL_GetTick>
 8005600:	0002      	movs	r2, r0
 8005602:	69bb      	ldr	r3, [r7, #24]
 8005604:	1ad3      	subs	r3, r2, r3
 8005606:	2b02      	cmp	r3, #2
 8005608:	d901      	bls.n	800560e <HAL_RCC_OscConfig+0x6e6>
          {
            return HAL_TIMEOUT;
 800560a:	2303      	movs	r3, #3
 800560c:	e045      	b.n	800569a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800560e:	4b25      	ldr	r3, [pc, #148]	; (80056a4 <HAL_RCC_OscConfig+0x77c>)
 8005610:	681a      	ldr	r2, [r3, #0]
 8005612:	2380      	movs	r3, #128	; 0x80
 8005614:	049b      	lsls	r3, r3, #18
 8005616:	4013      	ands	r3, r2
 8005618:	d0f0      	beq.n	80055fc <HAL_RCC_OscConfig+0x6d4>
 800561a:	e03d      	b.n	8005698 <HAL_RCC_OscConfig+0x770>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800561c:	4b21      	ldr	r3, [pc, #132]	; (80056a4 <HAL_RCC_OscConfig+0x77c>)
 800561e:	681a      	ldr	r2, [r3, #0]
 8005620:	4b20      	ldr	r3, [pc, #128]	; (80056a4 <HAL_RCC_OscConfig+0x77c>)
 8005622:	4922      	ldr	r1, [pc, #136]	; (80056ac <HAL_RCC_OscConfig+0x784>)
 8005624:	400a      	ands	r2, r1
 8005626:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005628:	f7fe ffa0 	bl	800456c <HAL_GetTick>
 800562c:	0003      	movs	r3, r0
 800562e:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8005630:	e008      	b.n	8005644 <HAL_RCC_OscConfig+0x71c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005632:	f7fe ff9b 	bl	800456c <HAL_GetTick>
 8005636:	0002      	movs	r2, r0
 8005638:	69bb      	ldr	r3, [r7, #24]
 800563a:	1ad3      	subs	r3, r2, r3
 800563c:	2b02      	cmp	r3, #2
 800563e:	d901      	bls.n	8005644 <HAL_RCC_OscConfig+0x71c>
          {
            return HAL_TIMEOUT;
 8005640:	2303      	movs	r3, #3
 8005642:	e02a      	b.n	800569a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8005644:	4b17      	ldr	r3, [pc, #92]	; (80056a4 <HAL_RCC_OscConfig+0x77c>)
 8005646:	681a      	ldr	r2, [r3, #0]
 8005648:	2380      	movs	r3, #128	; 0x80
 800564a:	049b      	lsls	r3, r3, #18
 800564c:	4013      	ands	r3, r2
 800564e:	d1f0      	bne.n	8005632 <HAL_RCC_OscConfig+0x70a>
 8005650:	e022      	b.n	8005698 <HAL_RCC_OscConfig+0x770>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005656:	2b01      	cmp	r3, #1
 8005658:	d101      	bne.n	800565e <HAL_RCC_OscConfig+0x736>
      {
        return HAL_ERROR;
 800565a:	2301      	movs	r3, #1
 800565c:	e01d      	b.n	800569a <HAL_RCC_OscConfig+0x772>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800565e:	4b11      	ldr	r3, [pc, #68]	; (80056a4 <HAL_RCC_OscConfig+0x77c>)
 8005660:	68db      	ldr	r3, [r3, #12]
 8005662:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005664:	69fa      	ldr	r2, [r7, #28]
 8005666:	2380      	movs	r3, #128	; 0x80
 8005668:	025b      	lsls	r3, r3, #9
 800566a:	401a      	ands	r2, r3
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005670:	429a      	cmp	r2, r3
 8005672:	d10f      	bne.n	8005694 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8005674:	69fa      	ldr	r2, [r7, #28]
 8005676:	23f0      	movs	r3, #240	; 0xf0
 8005678:	039b      	lsls	r3, r3, #14
 800567a:	401a      	ands	r2, r3
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005680:	429a      	cmp	r2, r3
 8005682:	d107      	bne.n	8005694 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8005684:	69fa      	ldr	r2, [r7, #28]
 8005686:	23c0      	movs	r3, #192	; 0xc0
 8005688:	041b      	lsls	r3, r3, #16
 800568a:	401a      	ands	r2, r3
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8005690:	429a      	cmp	r2, r3
 8005692:	d001      	beq.n	8005698 <HAL_RCC_OscConfig+0x770>
        {
          return HAL_ERROR;
 8005694:	2301      	movs	r3, #1
 8005696:	e000      	b.n	800569a <HAL_RCC_OscConfig+0x772>
        }
      }
    }
  }
  return HAL_OK;
 8005698:	2300      	movs	r3, #0
}
 800569a:	0018      	movs	r0, r3
 800569c:	46bd      	mov	sp, r7
 800569e:	b00a      	add	sp, #40	; 0x28
 80056a0:	bdb0      	pop	{r4, r5, r7, pc}
 80056a2:	46c0      	nop			; (mov r8, r8)
 80056a4:	40021000 	.word	0x40021000
 80056a8:	ff02ffff 	.word	0xff02ffff
 80056ac:	feffffff 	.word	0xfeffffff

080056b0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80056b0:	b5b0      	push	{r4, r5, r7, lr}
 80056b2:	b084      	sub	sp, #16
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
 80056b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d101      	bne.n	80056c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80056c0:	2301      	movs	r3, #1
 80056c2:	e128      	b.n	8005916 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80056c4:	4b96      	ldr	r3, [pc, #600]	; (8005920 <HAL_RCC_ClockConfig+0x270>)
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	2201      	movs	r2, #1
 80056ca:	4013      	ands	r3, r2
 80056cc:	683a      	ldr	r2, [r7, #0]
 80056ce:	429a      	cmp	r2, r3
 80056d0:	d91e      	bls.n	8005710 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056d2:	4b93      	ldr	r3, [pc, #588]	; (8005920 <HAL_RCC_ClockConfig+0x270>)
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	2201      	movs	r2, #1
 80056d8:	4393      	bics	r3, r2
 80056da:	0019      	movs	r1, r3
 80056dc:	4b90      	ldr	r3, [pc, #576]	; (8005920 <HAL_RCC_ClockConfig+0x270>)
 80056de:	683a      	ldr	r2, [r7, #0]
 80056e0:	430a      	orrs	r2, r1
 80056e2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80056e4:	f7fe ff42 	bl	800456c <HAL_GetTick>
 80056e8:	0003      	movs	r3, r0
 80056ea:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80056ec:	e009      	b.n	8005702 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80056ee:	f7fe ff3d 	bl	800456c <HAL_GetTick>
 80056f2:	0002      	movs	r2, r0
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	1ad3      	subs	r3, r2, r3
 80056f8:	4a8a      	ldr	r2, [pc, #552]	; (8005924 <HAL_RCC_ClockConfig+0x274>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d901      	bls.n	8005702 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80056fe:	2303      	movs	r3, #3
 8005700:	e109      	b.n	8005916 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005702:	4b87      	ldr	r3, [pc, #540]	; (8005920 <HAL_RCC_ClockConfig+0x270>)
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	2201      	movs	r2, #1
 8005708:	4013      	ands	r3, r2
 800570a:	683a      	ldr	r2, [r7, #0]
 800570c:	429a      	cmp	r2, r3
 800570e:	d1ee      	bne.n	80056ee <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	2202      	movs	r2, #2
 8005716:	4013      	ands	r3, r2
 8005718:	d009      	beq.n	800572e <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800571a:	4b83      	ldr	r3, [pc, #524]	; (8005928 <HAL_RCC_ClockConfig+0x278>)
 800571c:	68db      	ldr	r3, [r3, #12]
 800571e:	22f0      	movs	r2, #240	; 0xf0
 8005720:	4393      	bics	r3, r2
 8005722:	0019      	movs	r1, r3
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	689a      	ldr	r2, [r3, #8]
 8005728:	4b7f      	ldr	r3, [pc, #508]	; (8005928 <HAL_RCC_ClockConfig+0x278>)
 800572a:	430a      	orrs	r2, r1
 800572c:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	2201      	movs	r2, #1
 8005734:	4013      	ands	r3, r2
 8005736:	d100      	bne.n	800573a <HAL_RCC_ClockConfig+0x8a>
 8005738:	e089      	b.n	800584e <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	685b      	ldr	r3, [r3, #4]
 800573e:	2b02      	cmp	r3, #2
 8005740:	d107      	bne.n	8005752 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005742:	4b79      	ldr	r3, [pc, #484]	; (8005928 <HAL_RCC_ClockConfig+0x278>)
 8005744:	681a      	ldr	r2, [r3, #0]
 8005746:	2380      	movs	r3, #128	; 0x80
 8005748:	029b      	lsls	r3, r3, #10
 800574a:	4013      	ands	r3, r2
 800574c:	d120      	bne.n	8005790 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800574e:	2301      	movs	r3, #1
 8005750:	e0e1      	b.n	8005916 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	685b      	ldr	r3, [r3, #4]
 8005756:	2b03      	cmp	r3, #3
 8005758:	d107      	bne.n	800576a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800575a:	4b73      	ldr	r3, [pc, #460]	; (8005928 <HAL_RCC_ClockConfig+0x278>)
 800575c:	681a      	ldr	r2, [r3, #0]
 800575e:	2380      	movs	r3, #128	; 0x80
 8005760:	049b      	lsls	r3, r3, #18
 8005762:	4013      	ands	r3, r2
 8005764:	d114      	bne.n	8005790 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8005766:	2301      	movs	r3, #1
 8005768:	e0d5      	b.n	8005916 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	685b      	ldr	r3, [r3, #4]
 800576e:	2b01      	cmp	r3, #1
 8005770:	d106      	bne.n	8005780 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005772:	4b6d      	ldr	r3, [pc, #436]	; (8005928 <HAL_RCC_ClockConfig+0x278>)
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	2204      	movs	r2, #4
 8005778:	4013      	ands	r3, r2
 800577a:	d109      	bne.n	8005790 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800577c:	2301      	movs	r3, #1
 800577e:	e0ca      	b.n	8005916 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8005780:	4b69      	ldr	r3, [pc, #420]	; (8005928 <HAL_RCC_ClockConfig+0x278>)
 8005782:	681a      	ldr	r2, [r3, #0]
 8005784:	2380      	movs	r3, #128	; 0x80
 8005786:	009b      	lsls	r3, r3, #2
 8005788:	4013      	ands	r3, r2
 800578a:	d101      	bne.n	8005790 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800578c:	2301      	movs	r3, #1
 800578e:	e0c2      	b.n	8005916 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005790:	4b65      	ldr	r3, [pc, #404]	; (8005928 <HAL_RCC_ClockConfig+0x278>)
 8005792:	68db      	ldr	r3, [r3, #12]
 8005794:	2203      	movs	r2, #3
 8005796:	4393      	bics	r3, r2
 8005798:	0019      	movs	r1, r3
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	685a      	ldr	r2, [r3, #4]
 800579e:	4b62      	ldr	r3, [pc, #392]	; (8005928 <HAL_RCC_ClockConfig+0x278>)
 80057a0:	430a      	orrs	r2, r1
 80057a2:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80057a4:	f7fe fee2 	bl	800456c <HAL_GetTick>
 80057a8:	0003      	movs	r3, r0
 80057aa:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	685b      	ldr	r3, [r3, #4]
 80057b0:	2b02      	cmp	r3, #2
 80057b2:	d111      	bne.n	80057d8 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80057b4:	e009      	b.n	80057ca <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80057b6:	f7fe fed9 	bl	800456c <HAL_GetTick>
 80057ba:	0002      	movs	r2, r0
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	1ad3      	subs	r3, r2, r3
 80057c0:	4a58      	ldr	r2, [pc, #352]	; (8005924 <HAL_RCC_ClockConfig+0x274>)
 80057c2:	4293      	cmp	r3, r2
 80057c4:	d901      	bls.n	80057ca <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80057c6:	2303      	movs	r3, #3
 80057c8:	e0a5      	b.n	8005916 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80057ca:	4b57      	ldr	r3, [pc, #348]	; (8005928 <HAL_RCC_ClockConfig+0x278>)
 80057cc:	68db      	ldr	r3, [r3, #12]
 80057ce:	220c      	movs	r2, #12
 80057d0:	4013      	ands	r3, r2
 80057d2:	2b08      	cmp	r3, #8
 80057d4:	d1ef      	bne.n	80057b6 <HAL_RCC_ClockConfig+0x106>
 80057d6:	e03a      	b.n	800584e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	685b      	ldr	r3, [r3, #4]
 80057dc:	2b03      	cmp	r3, #3
 80057de:	d111      	bne.n	8005804 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80057e0:	e009      	b.n	80057f6 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80057e2:	f7fe fec3 	bl	800456c <HAL_GetTick>
 80057e6:	0002      	movs	r2, r0
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	1ad3      	subs	r3, r2, r3
 80057ec:	4a4d      	ldr	r2, [pc, #308]	; (8005924 <HAL_RCC_ClockConfig+0x274>)
 80057ee:	4293      	cmp	r3, r2
 80057f0:	d901      	bls.n	80057f6 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 80057f2:	2303      	movs	r3, #3
 80057f4:	e08f      	b.n	8005916 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80057f6:	4b4c      	ldr	r3, [pc, #304]	; (8005928 <HAL_RCC_ClockConfig+0x278>)
 80057f8:	68db      	ldr	r3, [r3, #12]
 80057fa:	220c      	movs	r2, #12
 80057fc:	4013      	ands	r3, r2
 80057fe:	2b0c      	cmp	r3, #12
 8005800:	d1ef      	bne.n	80057e2 <HAL_RCC_ClockConfig+0x132>
 8005802:	e024      	b.n	800584e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	685b      	ldr	r3, [r3, #4]
 8005808:	2b01      	cmp	r3, #1
 800580a:	d11b      	bne.n	8005844 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800580c:	e009      	b.n	8005822 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800580e:	f7fe fead 	bl	800456c <HAL_GetTick>
 8005812:	0002      	movs	r2, r0
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	1ad3      	subs	r3, r2, r3
 8005818:	4a42      	ldr	r2, [pc, #264]	; (8005924 <HAL_RCC_ClockConfig+0x274>)
 800581a:	4293      	cmp	r3, r2
 800581c:	d901      	bls.n	8005822 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 800581e:	2303      	movs	r3, #3
 8005820:	e079      	b.n	8005916 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8005822:	4b41      	ldr	r3, [pc, #260]	; (8005928 <HAL_RCC_ClockConfig+0x278>)
 8005824:	68db      	ldr	r3, [r3, #12]
 8005826:	220c      	movs	r2, #12
 8005828:	4013      	ands	r3, r2
 800582a:	2b04      	cmp	r3, #4
 800582c:	d1ef      	bne.n	800580e <HAL_RCC_ClockConfig+0x15e>
 800582e:	e00e      	b.n	800584e <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005830:	f7fe fe9c 	bl	800456c <HAL_GetTick>
 8005834:	0002      	movs	r2, r0
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	1ad3      	subs	r3, r2, r3
 800583a:	4a3a      	ldr	r2, [pc, #232]	; (8005924 <HAL_RCC_ClockConfig+0x274>)
 800583c:	4293      	cmp	r3, r2
 800583e:	d901      	bls.n	8005844 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8005840:	2303      	movs	r3, #3
 8005842:	e068      	b.n	8005916 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8005844:	4b38      	ldr	r3, [pc, #224]	; (8005928 <HAL_RCC_ClockConfig+0x278>)
 8005846:	68db      	ldr	r3, [r3, #12]
 8005848:	220c      	movs	r2, #12
 800584a:	4013      	ands	r3, r2
 800584c:	d1f0      	bne.n	8005830 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800584e:	4b34      	ldr	r3, [pc, #208]	; (8005920 <HAL_RCC_ClockConfig+0x270>)
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	2201      	movs	r2, #1
 8005854:	4013      	ands	r3, r2
 8005856:	683a      	ldr	r2, [r7, #0]
 8005858:	429a      	cmp	r2, r3
 800585a:	d21e      	bcs.n	800589a <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800585c:	4b30      	ldr	r3, [pc, #192]	; (8005920 <HAL_RCC_ClockConfig+0x270>)
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	2201      	movs	r2, #1
 8005862:	4393      	bics	r3, r2
 8005864:	0019      	movs	r1, r3
 8005866:	4b2e      	ldr	r3, [pc, #184]	; (8005920 <HAL_RCC_ClockConfig+0x270>)
 8005868:	683a      	ldr	r2, [r7, #0]
 800586a:	430a      	orrs	r2, r1
 800586c:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800586e:	f7fe fe7d 	bl	800456c <HAL_GetTick>
 8005872:	0003      	movs	r3, r0
 8005874:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005876:	e009      	b.n	800588c <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005878:	f7fe fe78 	bl	800456c <HAL_GetTick>
 800587c:	0002      	movs	r2, r0
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	1ad3      	subs	r3, r2, r3
 8005882:	4a28      	ldr	r2, [pc, #160]	; (8005924 <HAL_RCC_ClockConfig+0x274>)
 8005884:	4293      	cmp	r3, r2
 8005886:	d901      	bls.n	800588c <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8005888:	2303      	movs	r3, #3
 800588a:	e044      	b.n	8005916 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800588c:	4b24      	ldr	r3, [pc, #144]	; (8005920 <HAL_RCC_ClockConfig+0x270>)
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	2201      	movs	r2, #1
 8005892:	4013      	ands	r3, r2
 8005894:	683a      	ldr	r2, [r7, #0]
 8005896:	429a      	cmp	r2, r3
 8005898:	d1ee      	bne.n	8005878 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	2204      	movs	r2, #4
 80058a0:	4013      	ands	r3, r2
 80058a2:	d009      	beq.n	80058b8 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80058a4:	4b20      	ldr	r3, [pc, #128]	; (8005928 <HAL_RCC_ClockConfig+0x278>)
 80058a6:	68db      	ldr	r3, [r3, #12]
 80058a8:	4a20      	ldr	r2, [pc, #128]	; (800592c <HAL_RCC_ClockConfig+0x27c>)
 80058aa:	4013      	ands	r3, r2
 80058ac:	0019      	movs	r1, r3
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	68da      	ldr	r2, [r3, #12]
 80058b2:	4b1d      	ldr	r3, [pc, #116]	; (8005928 <HAL_RCC_ClockConfig+0x278>)
 80058b4:	430a      	orrs	r2, r1
 80058b6:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	2208      	movs	r2, #8
 80058be:	4013      	ands	r3, r2
 80058c0:	d00a      	beq.n	80058d8 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80058c2:	4b19      	ldr	r3, [pc, #100]	; (8005928 <HAL_RCC_ClockConfig+0x278>)
 80058c4:	68db      	ldr	r3, [r3, #12]
 80058c6:	4a1a      	ldr	r2, [pc, #104]	; (8005930 <HAL_RCC_ClockConfig+0x280>)
 80058c8:	4013      	ands	r3, r2
 80058ca:	0019      	movs	r1, r3
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	691b      	ldr	r3, [r3, #16]
 80058d0:	00da      	lsls	r2, r3, #3
 80058d2:	4b15      	ldr	r3, [pc, #84]	; (8005928 <HAL_RCC_ClockConfig+0x278>)
 80058d4:	430a      	orrs	r2, r1
 80058d6:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80058d8:	f000 f832 	bl	8005940 <HAL_RCC_GetSysClockFreq>
 80058dc:	0001      	movs	r1, r0
 80058de:	4b12      	ldr	r3, [pc, #72]	; (8005928 <HAL_RCC_ClockConfig+0x278>)
 80058e0:	68db      	ldr	r3, [r3, #12]
 80058e2:	091b      	lsrs	r3, r3, #4
 80058e4:	220f      	movs	r2, #15
 80058e6:	4013      	ands	r3, r2
 80058e8:	4a12      	ldr	r2, [pc, #72]	; (8005934 <HAL_RCC_ClockConfig+0x284>)
 80058ea:	5cd3      	ldrb	r3, [r2, r3]
 80058ec:	000a      	movs	r2, r1
 80058ee:	40da      	lsrs	r2, r3
 80058f0:	4b11      	ldr	r3, [pc, #68]	; (8005938 <HAL_RCC_ClockConfig+0x288>)
 80058f2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80058f4:	4b11      	ldr	r3, [pc, #68]	; (800593c <HAL_RCC_ClockConfig+0x28c>)
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	250b      	movs	r5, #11
 80058fa:	197c      	adds	r4, r7, r5
 80058fc:	0018      	movs	r0, r3
 80058fe:	f7fe fdef 	bl	80044e0 <HAL_InitTick>
 8005902:	0003      	movs	r3, r0
 8005904:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8005906:	197b      	adds	r3, r7, r5
 8005908:	781b      	ldrb	r3, [r3, #0]
 800590a:	2b00      	cmp	r3, #0
 800590c:	d002      	beq.n	8005914 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 800590e:	197b      	adds	r3, r7, r5
 8005910:	781b      	ldrb	r3, [r3, #0]
 8005912:	e000      	b.n	8005916 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8005914:	2300      	movs	r3, #0
}
 8005916:	0018      	movs	r0, r3
 8005918:	46bd      	mov	sp, r7
 800591a:	b004      	add	sp, #16
 800591c:	bdb0      	pop	{r4, r5, r7, pc}
 800591e:	46c0      	nop			; (mov r8, r8)
 8005920:	40022000 	.word	0x40022000
 8005924:	00001388 	.word	0x00001388
 8005928:	40021000 	.word	0x40021000
 800592c:	fffff8ff 	.word	0xfffff8ff
 8005930:	ffffc7ff 	.word	0xffffc7ff
 8005934:	08006ec0 	.word	0x08006ec0
 8005938:	20000000 	.word	0x20000000
 800593c:	20000004 	.word	0x20000004

08005940 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005940:	b5b0      	push	{r4, r5, r7, lr}
 8005942:	b08e      	sub	sp, #56	; 0x38
 8005944:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8005946:	4b4c      	ldr	r3, [pc, #304]	; (8005a78 <HAL_RCC_GetSysClockFreq+0x138>)
 8005948:	68db      	ldr	r3, [r3, #12]
 800594a:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800594c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800594e:	230c      	movs	r3, #12
 8005950:	4013      	ands	r3, r2
 8005952:	2b0c      	cmp	r3, #12
 8005954:	d014      	beq.n	8005980 <HAL_RCC_GetSysClockFreq+0x40>
 8005956:	d900      	bls.n	800595a <HAL_RCC_GetSysClockFreq+0x1a>
 8005958:	e07b      	b.n	8005a52 <HAL_RCC_GetSysClockFreq+0x112>
 800595a:	2b04      	cmp	r3, #4
 800595c:	d002      	beq.n	8005964 <HAL_RCC_GetSysClockFreq+0x24>
 800595e:	2b08      	cmp	r3, #8
 8005960:	d00b      	beq.n	800597a <HAL_RCC_GetSysClockFreq+0x3a>
 8005962:	e076      	b.n	8005a52 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8005964:	4b44      	ldr	r3, [pc, #272]	; (8005a78 <HAL_RCC_GetSysClockFreq+0x138>)
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	2210      	movs	r2, #16
 800596a:	4013      	ands	r3, r2
 800596c:	d002      	beq.n	8005974 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 800596e:	4b43      	ldr	r3, [pc, #268]	; (8005a7c <HAL_RCC_GetSysClockFreq+0x13c>)
 8005970:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8005972:	e07c      	b.n	8005a6e <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8005974:	4b42      	ldr	r3, [pc, #264]	; (8005a80 <HAL_RCC_GetSysClockFreq+0x140>)
 8005976:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8005978:	e079      	b.n	8005a6e <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800597a:	4b42      	ldr	r3, [pc, #264]	; (8005a84 <HAL_RCC_GetSysClockFreq+0x144>)
 800597c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800597e:	e076      	b.n	8005a6e <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8005980:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005982:	0c9a      	lsrs	r2, r3, #18
 8005984:	230f      	movs	r3, #15
 8005986:	401a      	ands	r2, r3
 8005988:	4b3f      	ldr	r3, [pc, #252]	; (8005a88 <HAL_RCC_GetSysClockFreq+0x148>)
 800598a:	5c9b      	ldrb	r3, [r3, r2]
 800598c:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800598e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005990:	0d9a      	lsrs	r2, r3, #22
 8005992:	2303      	movs	r3, #3
 8005994:	4013      	ands	r3, r2
 8005996:	3301      	adds	r3, #1
 8005998:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800599a:	4b37      	ldr	r3, [pc, #220]	; (8005a78 <HAL_RCC_GetSysClockFreq+0x138>)
 800599c:	68da      	ldr	r2, [r3, #12]
 800599e:	2380      	movs	r3, #128	; 0x80
 80059a0:	025b      	lsls	r3, r3, #9
 80059a2:	4013      	ands	r3, r2
 80059a4:	d01a      	beq.n	80059dc <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80059a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059a8:	61bb      	str	r3, [r7, #24]
 80059aa:	2300      	movs	r3, #0
 80059ac:	61fb      	str	r3, [r7, #28]
 80059ae:	4a35      	ldr	r2, [pc, #212]	; (8005a84 <HAL_RCC_GetSysClockFreq+0x144>)
 80059b0:	2300      	movs	r3, #0
 80059b2:	69b8      	ldr	r0, [r7, #24]
 80059b4:	69f9      	ldr	r1, [r7, #28]
 80059b6:	f7fa fd7b 	bl	80004b0 <__aeabi_lmul>
 80059ba:	0002      	movs	r2, r0
 80059bc:	000b      	movs	r3, r1
 80059be:	0010      	movs	r0, r2
 80059c0:	0019      	movs	r1, r3
 80059c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059c4:	613b      	str	r3, [r7, #16]
 80059c6:	2300      	movs	r3, #0
 80059c8:	617b      	str	r3, [r7, #20]
 80059ca:	693a      	ldr	r2, [r7, #16]
 80059cc:	697b      	ldr	r3, [r7, #20]
 80059ce:	f7fa fd4f 	bl	8000470 <__aeabi_uldivmod>
 80059d2:	0002      	movs	r2, r0
 80059d4:	000b      	movs	r3, r1
 80059d6:	0013      	movs	r3, r2
 80059d8:	637b      	str	r3, [r7, #52]	; 0x34
 80059da:	e037      	b.n	8005a4c <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80059dc:	4b26      	ldr	r3, [pc, #152]	; (8005a78 <HAL_RCC_GetSysClockFreq+0x138>)
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	2210      	movs	r2, #16
 80059e2:	4013      	ands	r3, r2
 80059e4:	d01a      	beq.n	8005a1c <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 80059e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059e8:	60bb      	str	r3, [r7, #8]
 80059ea:	2300      	movs	r3, #0
 80059ec:	60fb      	str	r3, [r7, #12]
 80059ee:	4a23      	ldr	r2, [pc, #140]	; (8005a7c <HAL_RCC_GetSysClockFreq+0x13c>)
 80059f0:	2300      	movs	r3, #0
 80059f2:	68b8      	ldr	r0, [r7, #8]
 80059f4:	68f9      	ldr	r1, [r7, #12]
 80059f6:	f7fa fd5b 	bl	80004b0 <__aeabi_lmul>
 80059fa:	0002      	movs	r2, r0
 80059fc:	000b      	movs	r3, r1
 80059fe:	0010      	movs	r0, r2
 8005a00:	0019      	movs	r1, r3
 8005a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a04:	603b      	str	r3, [r7, #0]
 8005a06:	2300      	movs	r3, #0
 8005a08:	607b      	str	r3, [r7, #4]
 8005a0a:	683a      	ldr	r2, [r7, #0]
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	f7fa fd2f 	bl	8000470 <__aeabi_uldivmod>
 8005a12:	0002      	movs	r2, r0
 8005a14:	000b      	movs	r3, r1
 8005a16:	0013      	movs	r3, r2
 8005a18:	637b      	str	r3, [r7, #52]	; 0x34
 8005a1a:	e017      	b.n	8005a4c <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8005a1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a1e:	0018      	movs	r0, r3
 8005a20:	2300      	movs	r3, #0
 8005a22:	0019      	movs	r1, r3
 8005a24:	4a16      	ldr	r2, [pc, #88]	; (8005a80 <HAL_RCC_GetSysClockFreq+0x140>)
 8005a26:	2300      	movs	r3, #0
 8005a28:	f7fa fd42 	bl	80004b0 <__aeabi_lmul>
 8005a2c:	0002      	movs	r2, r0
 8005a2e:	000b      	movs	r3, r1
 8005a30:	0010      	movs	r0, r2
 8005a32:	0019      	movs	r1, r3
 8005a34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a36:	001c      	movs	r4, r3
 8005a38:	2300      	movs	r3, #0
 8005a3a:	001d      	movs	r5, r3
 8005a3c:	0022      	movs	r2, r4
 8005a3e:	002b      	movs	r3, r5
 8005a40:	f7fa fd16 	bl	8000470 <__aeabi_uldivmod>
 8005a44:	0002      	movs	r2, r0
 8005a46:	000b      	movs	r3, r1
 8005a48:	0013      	movs	r3, r2
 8005a4a:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8005a4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a4e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8005a50:	e00d      	b.n	8005a6e <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8005a52:	4b09      	ldr	r3, [pc, #36]	; (8005a78 <HAL_RCC_GetSysClockFreq+0x138>)
 8005a54:	685b      	ldr	r3, [r3, #4]
 8005a56:	0b5b      	lsrs	r3, r3, #13
 8005a58:	2207      	movs	r2, #7
 8005a5a:	4013      	ands	r3, r2
 8005a5c:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8005a5e:	6a3b      	ldr	r3, [r7, #32]
 8005a60:	3301      	adds	r3, #1
 8005a62:	2280      	movs	r2, #128	; 0x80
 8005a64:	0212      	lsls	r2, r2, #8
 8005a66:	409a      	lsls	r2, r3
 8005a68:	0013      	movs	r3, r2
 8005a6a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8005a6c:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8005a6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8005a70:	0018      	movs	r0, r3
 8005a72:	46bd      	mov	sp, r7
 8005a74:	b00e      	add	sp, #56	; 0x38
 8005a76:	bdb0      	pop	{r4, r5, r7, pc}
 8005a78:	40021000 	.word	0x40021000
 8005a7c:	003d0900 	.word	0x003d0900
 8005a80:	00f42400 	.word	0x00f42400
 8005a84:	007a1200 	.word	0x007a1200
 8005a88:	08006ed8 	.word	0x08006ed8

08005a8c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005a90:	4b02      	ldr	r3, [pc, #8]	; (8005a9c <HAL_RCC_GetHCLKFreq+0x10>)
 8005a92:	681b      	ldr	r3, [r3, #0]
}
 8005a94:	0018      	movs	r0, r3
 8005a96:	46bd      	mov	sp, r7
 8005a98:	bd80      	pop	{r7, pc}
 8005a9a:	46c0      	nop			; (mov r8, r8)
 8005a9c:	20000000 	.word	0x20000000

08005aa0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005aa0:	b580      	push	{r7, lr}
 8005aa2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005aa4:	f7ff fff2 	bl	8005a8c <HAL_RCC_GetHCLKFreq>
 8005aa8:	0001      	movs	r1, r0
 8005aaa:	4b06      	ldr	r3, [pc, #24]	; (8005ac4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005aac:	68db      	ldr	r3, [r3, #12]
 8005aae:	0a1b      	lsrs	r3, r3, #8
 8005ab0:	2207      	movs	r2, #7
 8005ab2:	4013      	ands	r3, r2
 8005ab4:	4a04      	ldr	r2, [pc, #16]	; (8005ac8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005ab6:	5cd3      	ldrb	r3, [r2, r3]
 8005ab8:	40d9      	lsrs	r1, r3
 8005aba:	000b      	movs	r3, r1
}
 8005abc:	0018      	movs	r0, r3
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	bd80      	pop	{r7, pc}
 8005ac2:	46c0      	nop			; (mov r8, r8)
 8005ac4:	40021000 	.word	0x40021000
 8005ac8:	08006ed0 	.word	0x08006ed0

08005acc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005acc:	b580      	push	{r7, lr}
 8005ace:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005ad0:	f7ff ffdc 	bl	8005a8c <HAL_RCC_GetHCLKFreq>
 8005ad4:	0001      	movs	r1, r0
 8005ad6:	4b06      	ldr	r3, [pc, #24]	; (8005af0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005ad8:	68db      	ldr	r3, [r3, #12]
 8005ada:	0adb      	lsrs	r3, r3, #11
 8005adc:	2207      	movs	r2, #7
 8005ade:	4013      	ands	r3, r2
 8005ae0:	4a04      	ldr	r2, [pc, #16]	; (8005af4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005ae2:	5cd3      	ldrb	r3, [r2, r3]
 8005ae4:	40d9      	lsrs	r1, r3
 8005ae6:	000b      	movs	r3, r1
}
 8005ae8:	0018      	movs	r0, r3
 8005aea:	46bd      	mov	sp, r7
 8005aec:	bd80      	pop	{r7, pc}
 8005aee:	46c0      	nop			; (mov r8, r8)
 8005af0:	40021000 	.word	0x40021000
 8005af4:	08006ed0 	.word	0x08006ed0

08005af8 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005af8:	b580      	push	{r7, lr}
 8005afa:	b086      	sub	sp, #24
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8005b00:	2317      	movs	r3, #23
 8005b02:	18fb      	adds	r3, r7, r3
 8005b04:	2200      	movs	r2, #0
 8005b06:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	2220      	movs	r2, #32
 8005b0e:	4013      	ands	r3, r2
 8005b10:	d106      	bne.n	8005b20 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681a      	ldr	r2, [r3, #0]
 8005b16:	2380      	movs	r3, #128	; 0x80
 8005b18:	011b      	lsls	r3, r3, #4
 8005b1a:	4013      	ands	r3, r2
 8005b1c:	d100      	bne.n	8005b20 <HAL_RCCEx_PeriphCLKConfig+0x28>
 8005b1e:	e0d9      	b.n	8005cd4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005b20:	4b9c      	ldr	r3, [pc, #624]	; (8005d94 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005b22:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005b24:	2380      	movs	r3, #128	; 0x80
 8005b26:	055b      	lsls	r3, r3, #21
 8005b28:	4013      	ands	r3, r2
 8005b2a:	d10a      	bne.n	8005b42 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005b2c:	4b99      	ldr	r3, [pc, #612]	; (8005d94 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005b2e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005b30:	4b98      	ldr	r3, [pc, #608]	; (8005d94 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005b32:	2180      	movs	r1, #128	; 0x80
 8005b34:	0549      	lsls	r1, r1, #21
 8005b36:	430a      	orrs	r2, r1
 8005b38:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8005b3a:	2317      	movs	r3, #23
 8005b3c:	18fb      	adds	r3, r7, r3
 8005b3e:	2201      	movs	r2, #1
 8005b40:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b42:	4b95      	ldr	r3, [pc, #596]	; (8005d98 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8005b44:	681a      	ldr	r2, [r3, #0]
 8005b46:	2380      	movs	r3, #128	; 0x80
 8005b48:	005b      	lsls	r3, r3, #1
 8005b4a:	4013      	ands	r3, r2
 8005b4c:	d11a      	bne.n	8005b84 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005b4e:	4b92      	ldr	r3, [pc, #584]	; (8005d98 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8005b50:	681a      	ldr	r2, [r3, #0]
 8005b52:	4b91      	ldr	r3, [pc, #580]	; (8005d98 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8005b54:	2180      	movs	r1, #128	; 0x80
 8005b56:	0049      	lsls	r1, r1, #1
 8005b58:	430a      	orrs	r2, r1
 8005b5a:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005b5c:	f7fe fd06 	bl	800456c <HAL_GetTick>
 8005b60:	0003      	movs	r3, r0
 8005b62:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b64:	e008      	b.n	8005b78 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b66:	f7fe fd01 	bl	800456c <HAL_GetTick>
 8005b6a:	0002      	movs	r2, r0
 8005b6c:	693b      	ldr	r3, [r7, #16]
 8005b6e:	1ad3      	subs	r3, r2, r3
 8005b70:	2b64      	cmp	r3, #100	; 0x64
 8005b72:	d901      	bls.n	8005b78 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8005b74:	2303      	movs	r3, #3
 8005b76:	e108      	b.n	8005d8a <HAL_RCCEx_PeriphCLKConfig+0x292>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b78:	4b87      	ldr	r3, [pc, #540]	; (8005d98 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8005b7a:	681a      	ldr	r2, [r3, #0]
 8005b7c:	2380      	movs	r3, #128	; 0x80
 8005b7e:	005b      	lsls	r3, r3, #1
 8005b80:	4013      	ands	r3, r2
 8005b82:	d0f0      	beq.n	8005b66 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8005b84:	4b83      	ldr	r3, [pc, #524]	; (8005d94 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005b86:	681a      	ldr	r2, [r3, #0]
 8005b88:	23c0      	movs	r3, #192	; 0xc0
 8005b8a:	039b      	lsls	r3, r3, #14
 8005b8c:	4013      	ands	r3, r2
 8005b8e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	685a      	ldr	r2, [r3, #4]
 8005b94:	23c0      	movs	r3, #192	; 0xc0
 8005b96:	039b      	lsls	r3, r3, #14
 8005b98:	4013      	ands	r3, r2
 8005b9a:	68fa      	ldr	r2, [r7, #12]
 8005b9c:	429a      	cmp	r2, r3
 8005b9e:	d107      	bne.n	8005bb0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	689a      	ldr	r2, [r3, #8]
 8005ba4:	23c0      	movs	r3, #192	; 0xc0
 8005ba6:	039b      	lsls	r3, r3, #14
 8005ba8:	4013      	ands	r3, r2
 8005baa:	68fa      	ldr	r2, [r7, #12]
 8005bac:	429a      	cmp	r2, r3
 8005bae:	d013      	beq.n	8005bd8 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	685a      	ldr	r2, [r3, #4]
 8005bb4:	23c0      	movs	r3, #192	; 0xc0
 8005bb6:	029b      	lsls	r3, r3, #10
 8005bb8:	401a      	ands	r2, r3
 8005bba:	23c0      	movs	r3, #192	; 0xc0
 8005bbc:	029b      	lsls	r3, r3, #10
 8005bbe:	429a      	cmp	r2, r3
 8005bc0:	d10a      	bne.n	8005bd8 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005bc2:	4b74      	ldr	r3, [pc, #464]	; (8005d94 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005bc4:	681a      	ldr	r2, [r3, #0]
 8005bc6:	2380      	movs	r3, #128	; 0x80
 8005bc8:	029b      	lsls	r3, r3, #10
 8005bca:	401a      	ands	r2, r3
 8005bcc:	2380      	movs	r3, #128	; 0x80
 8005bce:	029b      	lsls	r3, r3, #10
 8005bd0:	429a      	cmp	r2, r3
 8005bd2:	d101      	bne.n	8005bd8 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8005bd4:	2301      	movs	r3, #1
 8005bd6:	e0d8      	b.n	8005d8a <HAL_RCCEx_PeriphCLKConfig+0x292>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8005bd8:	4b6e      	ldr	r3, [pc, #440]	; (8005d94 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005bda:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005bdc:	23c0      	movs	r3, #192	; 0xc0
 8005bde:	029b      	lsls	r3, r3, #10
 8005be0:	4013      	ands	r3, r2
 8005be2:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d049      	beq.n	8005c7e <HAL_RCCEx_PeriphCLKConfig+0x186>
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	685a      	ldr	r2, [r3, #4]
 8005bee:	23c0      	movs	r3, #192	; 0xc0
 8005bf0:	029b      	lsls	r3, r3, #10
 8005bf2:	4013      	ands	r3, r2
 8005bf4:	68fa      	ldr	r2, [r7, #12]
 8005bf6:	429a      	cmp	r2, r3
 8005bf8:	d004      	beq.n	8005c04 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	2220      	movs	r2, #32
 8005c00:	4013      	ands	r3, r2
 8005c02:	d10d      	bne.n	8005c20 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	689a      	ldr	r2, [r3, #8]
 8005c08:	23c0      	movs	r3, #192	; 0xc0
 8005c0a:	029b      	lsls	r3, r3, #10
 8005c0c:	4013      	ands	r3, r2
 8005c0e:	68fa      	ldr	r2, [r7, #12]
 8005c10:	429a      	cmp	r2, r3
 8005c12:	d034      	beq.n	8005c7e <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681a      	ldr	r2, [r3, #0]
 8005c18:	2380      	movs	r3, #128	; 0x80
 8005c1a:	011b      	lsls	r3, r3, #4
 8005c1c:	4013      	ands	r3, r2
 8005c1e:	d02e      	beq.n	8005c7e <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8005c20:	4b5c      	ldr	r3, [pc, #368]	; (8005d94 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005c22:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c24:	4a5d      	ldr	r2, [pc, #372]	; (8005d9c <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8005c26:	4013      	ands	r3, r2
 8005c28:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005c2a:	4b5a      	ldr	r3, [pc, #360]	; (8005d94 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005c2c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005c2e:	4b59      	ldr	r3, [pc, #356]	; (8005d94 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005c30:	2180      	movs	r1, #128	; 0x80
 8005c32:	0309      	lsls	r1, r1, #12
 8005c34:	430a      	orrs	r2, r1
 8005c36:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005c38:	4b56      	ldr	r3, [pc, #344]	; (8005d94 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005c3a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005c3c:	4b55      	ldr	r3, [pc, #340]	; (8005d94 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005c3e:	4958      	ldr	r1, [pc, #352]	; (8005da0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8005c40:	400a      	ands	r2, r1
 8005c42:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8005c44:	4b53      	ldr	r3, [pc, #332]	; (8005d94 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005c46:	68fa      	ldr	r2, [r7, #12]
 8005c48:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8005c4a:	68fa      	ldr	r2, [r7, #12]
 8005c4c:	2380      	movs	r3, #128	; 0x80
 8005c4e:	005b      	lsls	r3, r3, #1
 8005c50:	4013      	ands	r3, r2
 8005c52:	d014      	beq.n	8005c7e <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c54:	f7fe fc8a 	bl	800456c <HAL_GetTick>
 8005c58:	0003      	movs	r3, r0
 8005c5a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005c5c:	e009      	b.n	8005c72 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005c5e:	f7fe fc85 	bl	800456c <HAL_GetTick>
 8005c62:	0002      	movs	r2, r0
 8005c64:	693b      	ldr	r3, [r7, #16]
 8005c66:	1ad3      	subs	r3, r2, r3
 8005c68:	4a4e      	ldr	r2, [pc, #312]	; (8005da4 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d901      	bls.n	8005c72 <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8005c6e:	2303      	movs	r3, #3
 8005c70:	e08b      	b.n	8005d8a <HAL_RCCEx_PeriphCLKConfig+0x292>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005c72:	4b48      	ldr	r3, [pc, #288]	; (8005d94 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005c74:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005c76:	2380      	movs	r3, #128	; 0x80
 8005c78:	009b      	lsls	r3, r3, #2
 8005c7a:	4013      	ands	r3, r2
 8005c7c:	d0ef      	beq.n	8005c5e <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	685a      	ldr	r2, [r3, #4]
 8005c82:	23c0      	movs	r3, #192	; 0xc0
 8005c84:	029b      	lsls	r3, r3, #10
 8005c86:	401a      	ands	r2, r3
 8005c88:	23c0      	movs	r3, #192	; 0xc0
 8005c8a:	029b      	lsls	r3, r3, #10
 8005c8c:	429a      	cmp	r2, r3
 8005c8e:	d10c      	bne.n	8005caa <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 8005c90:	4b40      	ldr	r3, [pc, #256]	; (8005d94 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	4a44      	ldr	r2, [pc, #272]	; (8005da8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8005c96:	4013      	ands	r3, r2
 8005c98:	0019      	movs	r1, r3
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	685a      	ldr	r2, [r3, #4]
 8005c9e:	23c0      	movs	r3, #192	; 0xc0
 8005ca0:	039b      	lsls	r3, r3, #14
 8005ca2:	401a      	ands	r2, r3
 8005ca4:	4b3b      	ldr	r3, [pc, #236]	; (8005d94 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005ca6:	430a      	orrs	r2, r1
 8005ca8:	601a      	str	r2, [r3, #0]
 8005caa:	4b3a      	ldr	r3, [pc, #232]	; (8005d94 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005cac:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	685a      	ldr	r2, [r3, #4]
 8005cb2:	23c0      	movs	r3, #192	; 0xc0
 8005cb4:	029b      	lsls	r3, r3, #10
 8005cb6:	401a      	ands	r2, r3
 8005cb8:	4b36      	ldr	r3, [pc, #216]	; (8005d94 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005cba:	430a      	orrs	r2, r1
 8005cbc:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005cbe:	2317      	movs	r3, #23
 8005cc0:	18fb      	adds	r3, r7, r3
 8005cc2:	781b      	ldrb	r3, [r3, #0]
 8005cc4:	2b01      	cmp	r3, #1
 8005cc6:	d105      	bne.n	8005cd4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005cc8:	4b32      	ldr	r3, [pc, #200]	; (8005d94 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005cca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005ccc:	4b31      	ldr	r3, [pc, #196]	; (8005d94 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005cce:	4937      	ldr	r1, [pc, #220]	; (8005dac <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 8005cd0:	400a      	ands	r2, r1
 8005cd2:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	2201      	movs	r2, #1
 8005cda:	4013      	ands	r3, r2
 8005cdc:	d009      	beq.n	8005cf2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005cde:	4b2d      	ldr	r3, [pc, #180]	; (8005d94 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005ce0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ce2:	2203      	movs	r2, #3
 8005ce4:	4393      	bics	r3, r2
 8005ce6:	0019      	movs	r1, r3
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	68da      	ldr	r2, [r3, #12]
 8005cec:	4b29      	ldr	r3, [pc, #164]	; (8005d94 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005cee:	430a      	orrs	r2, r1
 8005cf0:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	2202      	movs	r2, #2
 8005cf8:	4013      	ands	r3, r2
 8005cfa:	d009      	beq.n	8005d10 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005cfc:	4b25      	ldr	r3, [pc, #148]	; (8005d94 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005cfe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d00:	220c      	movs	r2, #12
 8005d02:	4393      	bics	r3, r2
 8005d04:	0019      	movs	r1, r3
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	691a      	ldr	r2, [r3, #16]
 8005d0a:	4b22      	ldr	r3, [pc, #136]	; (8005d94 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005d0c:	430a      	orrs	r2, r1
 8005d0e:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	2204      	movs	r2, #4
 8005d16:	4013      	ands	r3, r2
 8005d18:	d009      	beq.n	8005d2e <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005d1a:	4b1e      	ldr	r3, [pc, #120]	; (8005d94 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005d1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d1e:	4a24      	ldr	r2, [pc, #144]	; (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8005d20:	4013      	ands	r3, r2
 8005d22:	0019      	movs	r1, r3
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	695a      	ldr	r2, [r3, #20]
 8005d28:	4b1a      	ldr	r3, [pc, #104]	; (8005d94 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005d2a:	430a      	orrs	r2, r1
 8005d2c:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	2208      	movs	r2, #8
 8005d34:	4013      	ands	r3, r2
 8005d36:	d009      	beq.n	8005d4c <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005d38:	4b16      	ldr	r3, [pc, #88]	; (8005d94 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005d3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d3c:	4a1d      	ldr	r2, [pc, #116]	; (8005db4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005d3e:	4013      	ands	r3, r2
 8005d40:	0019      	movs	r1, r3
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	699a      	ldr	r2, [r3, #24]
 8005d46:	4b13      	ldr	r3, [pc, #76]	; (8005d94 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005d48:	430a      	orrs	r2, r1
 8005d4a:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	2240      	movs	r2, #64	; 0x40
 8005d52:	4013      	ands	r3, r2
 8005d54:	d009      	beq.n	8005d6a <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005d56:	4b0f      	ldr	r3, [pc, #60]	; (8005d94 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005d58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d5a:	4a17      	ldr	r2, [pc, #92]	; (8005db8 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8005d5c:	4013      	ands	r3, r2
 8005d5e:	0019      	movs	r1, r3
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	6a1a      	ldr	r2, [r3, #32]
 8005d64:	4b0b      	ldr	r3, [pc, #44]	; (8005d94 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005d66:	430a      	orrs	r2, r1
 8005d68:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	2280      	movs	r2, #128	; 0x80
 8005d70:	4013      	ands	r3, r2
 8005d72:	d009      	beq.n	8005d88 <HAL_RCCEx_PeriphCLKConfig+0x290>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8005d74:	4b07      	ldr	r3, [pc, #28]	; (8005d94 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005d76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d78:	4a10      	ldr	r2, [pc, #64]	; (8005dbc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005d7a:	4013      	ands	r3, r2
 8005d7c:	0019      	movs	r1, r3
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	69da      	ldr	r2, [r3, #28]
 8005d82:	4b04      	ldr	r3, [pc, #16]	; (8005d94 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8005d84:	430a      	orrs	r2, r1
 8005d86:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8005d88:	2300      	movs	r3, #0
}
 8005d8a:	0018      	movs	r0, r3
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	b006      	add	sp, #24
 8005d90:	bd80      	pop	{r7, pc}
 8005d92:	46c0      	nop			; (mov r8, r8)
 8005d94:	40021000 	.word	0x40021000
 8005d98:	40007000 	.word	0x40007000
 8005d9c:	fffcffff 	.word	0xfffcffff
 8005da0:	fff7ffff 	.word	0xfff7ffff
 8005da4:	00001388 	.word	0x00001388
 8005da8:	ffcfffff 	.word	0xffcfffff
 8005dac:	efffffff 	.word	0xefffffff
 8005db0:	fffff3ff 	.word	0xfffff3ff
 8005db4:	ffffcfff 	.word	0xffffcfff
 8005db8:	fbffffff 	.word	0xfbffffff
 8005dbc:	fff3ffff 	.word	0xfff3ffff

08005dc0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b082      	sub	sp, #8
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d101      	bne.n	8005dd2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005dce:	2301      	movs	r3, #1
 8005dd0:	e083      	b.n	8005eda <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d109      	bne.n	8005dee <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	685a      	ldr	r2, [r3, #4]
 8005dde:	2382      	movs	r3, #130	; 0x82
 8005de0:	005b      	lsls	r3, r3, #1
 8005de2:	429a      	cmp	r2, r3
 8005de4:	d009      	beq.n	8005dfa <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2200      	movs	r2, #0
 8005dea:	61da      	str	r2, [r3, #28]
 8005dec:	e005      	b.n	8005dfa <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	2200      	movs	r2, #0
 8005df2:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2200      	movs	r2, #0
 8005df8:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2251      	movs	r2, #81	; 0x51
 8005e04:	5c9b      	ldrb	r3, [r3, r2]
 8005e06:	b2db      	uxtb	r3, r3
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d107      	bne.n	8005e1c <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	2250      	movs	r2, #80	; 0x50
 8005e10:	2100      	movs	r1, #0
 8005e12:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	0018      	movs	r0, r3
 8005e18:	f7fe f96e 	bl	80040f8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2251      	movs	r2, #81	; 0x51
 8005e20:	2102      	movs	r1, #2
 8005e22:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	681a      	ldr	r2, [r3, #0]
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	2140      	movs	r1, #64	; 0x40
 8005e30:	438a      	bics	r2, r1
 8005e32:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	685a      	ldr	r2, [r3, #4]
 8005e38:	2382      	movs	r3, #130	; 0x82
 8005e3a:	005b      	lsls	r3, r3, #1
 8005e3c:	401a      	ands	r2, r3
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	6899      	ldr	r1, [r3, #8]
 8005e42:	2384      	movs	r3, #132	; 0x84
 8005e44:	021b      	lsls	r3, r3, #8
 8005e46:	400b      	ands	r3, r1
 8005e48:	431a      	orrs	r2, r3
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	68d9      	ldr	r1, [r3, #12]
 8005e4e:	2380      	movs	r3, #128	; 0x80
 8005e50:	011b      	lsls	r3, r3, #4
 8005e52:	400b      	ands	r3, r1
 8005e54:	431a      	orrs	r2, r3
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	691b      	ldr	r3, [r3, #16]
 8005e5a:	2102      	movs	r1, #2
 8005e5c:	400b      	ands	r3, r1
 8005e5e:	431a      	orrs	r2, r3
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	695b      	ldr	r3, [r3, #20]
 8005e64:	2101      	movs	r1, #1
 8005e66:	400b      	ands	r3, r1
 8005e68:	431a      	orrs	r2, r3
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6999      	ldr	r1, [r3, #24]
 8005e6e:	2380      	movs	r3, #128	; 0x80
 8005e70:	009b      	lsls	r3, r3, #2
 8005e72:	400b      	ands	r3, r1
 8005e74:	431a      	orrs	r2, r3
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	69db      	ldr	r3, [r3, #28]
 8005e7a:	2138      	movs	r1, #56	; 0x38
 8005e7c:	400b      	ands	r3, r1
 8005e7e:	431a      	orrs	r2, r3
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	6a1b      	ldr	r3, [r3, #32]
 8005e84:	2180      	movs	r1, #128	; 0x80
 8005e86:	400b      	ands	r3, r1
 8005e88:	431a      	orrs	r2, r3
 8005e8a:	0011      	movs	r1, r2
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005e90:	2380      	movs	r3, #128	; 0x80
 8005e92:	019b      	lsls	r3, r3, #6
 8005e94:	401a      	ands	r2, r3
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	430a      	orrs	r2, r1
 8005e9c:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	699b      	ldr	r3, [r3, #24]
 8005ea2:	0c1b      	lsrs	r3, r3, #16
 8005ea4:	2204      	movs	r2, #4
 8005ea6:	4013      	ands	r3, r2
 8005ea8:	0019      	movs	r1, r3
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005eae:	2210      	movs	r2, #16
 8005eb0:	401a      	ands	r2, r3
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	430a      	orrs	r2, r1
 8005eb8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	69da      	ldr	r2, [r3, #28]
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	4907      	ldr	r1, [pc, #28]	; (8005ee4 <HAL_SPI_Init+0x124>)
 8005ec6:	400a      	ands	r2, r1
 8005ec8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	2200      	movs	r2, #0
 8005ece:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2251      	movs	r2, #81	; 0x51
 8005ed4:	2101      	movs	r1, #1
 8005ed6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005ed8:	2300      	movs	r3, #0
}
 8005eda:	0018      	movs	r0, r3
 8005edc:	46bd      	mov	sp, r7
 8005ede:	b002      	add	sp, #8
 8005ee0:	bd80      	pop	{r7, pc}
 8005ee2:	46c0      	nop			; (mov r8, r8)
 8005ee4:	fffff7ff 	.word	0xfffff7ff

08005ee8 <HAL_TSC_Init>:
  *         in the TSC_InitTypeDef structure and initialize the associated handle.
  * @param  htsc TSC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TSC_Init(TSC_HandleTypeDef *htsc)
{
 8005ee8:	b590      	push	{r4, r7, lr}
 8005eea:	b083      	sub	sp, #12
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
  /* Check TSC handle allocation */
  if (htsc == NULL)
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d101      	bne.n	8005efa <HAL_TSC_Init+0x12>
  {
    return HAL_ERROR;
 8005ef6:	2301      	movs	r3, #1
 8005ef8:	e074      	b.n	8005fe4 <HAL_TSC_Init+0xfc>
  assert_param(IS_TSC_MCE_IT(htsc->Init.MaxCountInterrupt));
  assert_param(IS_TSC_GROUP(htsc->Init.ChannelIOs));
  assert_param(IS_TSC_GROUP(htsc->Init.ShieldIOs));
  assert_param(IS_TSC_GROUP(htsc->Init.SamplingIOs));

  if (htsc->State == HAL_TSC_STATE_RESET)
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	223c      	movs	r2, #60	; 0x3c
 8005efe:	5c9b      	ldrb	r3, [r3, r2]
 8005f00:	b2db      	uxtb	r3, r3
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d107      	bne.n	8005f16 <HAL_TSC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htsc->Lock = HAL_UNLOCKED;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	223d      	movs	r2, #61	; 0x3d
 8005f0a:	2100      	movs	r1, #0
 8005f0c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    htsc->MspInitCallback(htsc);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_TSC_MspInit(htsc);
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	0018      	movs	r0, r3
 8005f12:	f7fe f98b 	bl	800422c <HAL_TSC_MspInit>
#endif /* USE_HAL_TSC_REGISTER_CALLBACKS */
  }

  /* Initialize the TSC state */
  htsc->State = HAL_TSC_STATE_BUSY;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	223c      	movs	r2, #60	; 0x3c
 8005f1a:	2102      	movs	r1, #2
 8005f1c:	5499      	strb	r1, [r3, r2]

  /*--------------------------------------------------------------------------*/
  /* Set TSC parameters */

  /* Enable TSC */
  htsc->Instance->CR = TSC_CR_TSCE;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	2201      	movs	r2, #1
 8005f24:	601a      	str	r2, [r3, #0]

  /* Set all functions */
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	6819      	ldr	r1, [r3, #0]
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	685a      	ldr	r2, [r3, #4]
                         htsc->Init.CTPulseLowLength |
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	689b      	ldr	r3, [r3, #8]
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 8005f34:	431a      	orrs	r2, r3
                         (htsc->Init.SpreadSpectrumDeviation << TSC_CR_SSD_Pos) |
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	691b      	ldr	r3, [r3, #16]
 8005f3a:	045b      	lsls	r3, r3, #17
                         htsc->Init.CTPulseLowLength |
 8005f3c:	431a      	orrs	r2, r3
                         htsc->Init.SpreadSpectrumPrescaler |
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	695b      	ldr	r3, [r3, #20]
                         (htsc->Init.SpreadSpectrumDeviation << TSC_CR_SSD_Pos) |
 8005f42:	431a      	orrs	r2, r3
                         htsc->Init.PulseGeneratorPrescaler |
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	699b      	ldr	r3, [r3, #24]
                         htsc->Init.SpreadSpectrumPrescaler |
 8005f48:	431a      	orrs	r2, r3
                         htsc->Init.MaxCountValue |
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	69db      	ldr	r3, [r3, #28]
                         htsc->Init.PulseGeneratorPrescaler |
 8005f4e:	431a      	orrs	r2, r3
                         htsc->Init.SynchroPinPolarity |
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                         htsc->Init.MaxCountValue |
 8005f54:	431a      	orrs	r2, r3
                         htsc->Init.AcquisitionMode);
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                         htsc->Init.SynchroPinPolarity |
 8005f5a:	431a      	orrs	r2, r3
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	430a      	orrs	r2, r1
 8005f62:	601a      	str	r2, [r3, #0]

  /* Spread spectrum */
  if (htsc->Init.SpreadSpectrum == ENABLE)
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	7b1b      	ldrb	r3, [r3, #12]
 8005f68:	2b01      	cmp	r3, #1
 8005f6a:	d108      	bne.n	8005f7e <HAL_TSC_Init+0x96>
  {
    htsc->Instance->CR |= TSC_CR_SSE;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	681a      	ldr	r2, [r3, #0]
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	2180      	movs	r1, #128	; 0x80
 8005f78:	0249      	lsls	r1, r1, #9
 8005f7a:	430a      	orrs	r2, r1
 8005f7c:	601a      	str	r2, [r3, #0]
  }

  /* Disable Schmitt trigger hysteresis on all used TSC IOs */
  htsc->Instance->IOHCR = (~(htsc->Init.ChannelIOs | htsc->Init.ShieldIOs | htsc->Init.SamplingIOs));
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f86:	431a      	orrs	r2, r3
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f8c:	431a      	orrs	r2, r3
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	43d2      	mvns	r2, r2
 8005f94:	611a      	str	r2, [r3, #16]

  /* Set channel and shield IOs */
  htsc->Instance->IOCCR = (htsc->Init.ChannelIOs | htsc->Init.ShieldIOs);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	430a      	orrs	r2, r1
 8005fa4:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set sampling IOs */
  htsc->Instance->IOSCR = htsc->Init.SamplingIOs;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	687a      	ldr	r2, [r7, #4]
 8005fac:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005fae:	621a      	str	r2, [r3, #32]

  /* Set the groups to be acquired */
  htsc->Instance->IOGCSR = TSC_extract_groups(htsc->Init.ChannelIOs);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681c      	ldr	r4, [r3, #0]
 8005fb8:	0010      	movs	r0, r2
 8005fba:	f000 f817 	bl	8005fec <TSC_extract_groups>
 8005fbe:	0003      	movs	r3, r0
 8005fc0:	6323      	str	r3, [r4, #48]	; 0x30

  /* Disable interrupts */
  htsc->Instance->IER &= (~(TSC_IT_EOA | TSC_IT_MCE));
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	685a      	ldr	r2, [r3, #4]
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	2103      	movs	r1, #3
 8005fce:	438a      	bics	r2, r1
 8005fd0:	605a      	str	r2, [r3, #4]

  /* Clear flags */
  htsc->Instance->ICR = (TSC_FLAG_EOA | TSC_FLAG_MCE);
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	2203      	movs	r2, #3
 8005fd8:	609a      	str	r2, [r3, #8]

  /*--------------------------------------------------------------------------*/

  /* Initialize the TSC state */
  htsc->State = HAL_TSC_STATE_READY;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	223c      	movs	r2, #60	; 0x3c
 8005fde:	2101      	movs	r1, #1
 8005fe0:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8005fe2:	2300      	movs	r3, #0
}
 8005fe4:	0018      	movs	r0, r3
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	b003      	add	sp, #12
 8005fea:	bd90      	pop	{r4, r7, pc}

08005fec <TSC_extract_groups>:
  * @brief  Utility function used to set the acquired groups mask.
  * @param  iomask Channels IOs mask
  * @retval Acquired groups mask
  */
static uint32_t TSC_extract_groups(uint32_t iomask)
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	b084      	sub	sp, #16
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
  uint32_t groups = 0UL;
 8005ff4:	2300      	movs	r3, #0
 8005ff6:	60fb      	str	r3, [r7, #12]
  uint32_t idx;

  for (idx = 0UL; idx < (uint32_t)TSC_NB_OF_GROUPS; idx++)
 8005ff8:	2300      	movs	r3, #0
 8005ffa:	60bb      	str	r3, [r7, #8]
 8005ffc:	e011      	b.n	8006022 <TSC_extract_groups+0x36>
  {
    if ((iomask & (0x0FUL << (idx * 4UL))) != 0UL)
 8005ffe:	68bb      	ldr	r3, [r7, #8]
 8006000:	009b      	lsls	r3, r3, #2
 8006002:	220f      	movs	r2, #15
 8006004:	409a      	lsls	r2, r3
 8006006:	0013      	movs	r3, r2
 8006008:	687a      	ldr	r2, [r7, #4]
 800600a:	4013      	ands	r3, r2
 800600c:	d006      	beq.n	800601c <TSC_extract_groups+0x30>
    {
      groups |= (1UL << idx);
 800600e:	2201      	movs	r2, #1
 8006010:	68bb      	ldr	r3, [r7, #8]
 8006012:	409a      	lsls	r2, r3
 8006014:	0013      	movs	r3, r2
 8006016:	68fa      	ldr	r2, [r7, #12]
 8006018:	4313      	orrs	r3, r2
 800601a:	60fb      	str	r3, [r7, #12]
  for (idx = 0UL; idx < (uint32_t)TSC_NB_OF_GROUPS; idx++)
 800601c:	68bb      	ldr	r3, [r7, #8]
 800601e:	3301      	adds	r3, #1
 8006020:	60bb      	str	r3, [r7, #8]
 8006022:	68bb      	ldr	r3, [r7, #8]
 8006024:	2b07      	cmp	r3, #7
 8006026:	d9ea      	bls.n	8005ffe <TSC_extract_groups+0x12>
    }
  }

  return groups;
 8006028:	68fb      	ldr	r3, [r7, #12]
}
 800602a:	0018      	movs	r0, r3
 800602c:	46bd      	mov	sp, r7
 800602e:	b004      	add	sp, #16
 8006030:	bd80      	pop	{r7, pc}
	...

08006034 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006034:	b580      	push	{r7, lr}
 8006036:	b082      	sub	sp, #8
 8006038:	af00      	add	r7, sp, #0
 800603a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2b00      	cmp	r3, #0
 8006040:	d101      	bne.n	8006046 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006042:	2301      	movs	r3, #1
 8006044:	e044      	b.n	80060d0 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800604a:	2b00      	cmp	r3, #0
 800604c:	d107      	bne.n	800605e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	2274      	movs	r2, #116	; 0x74
 8006052:	2100      	movs	r1, #0
 8006054:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	0018      	movs	r0, r3
 800605a:	f7fe f97f 	bl	800435c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	2224      	movs	r2, #36	; 0x24
 8006062:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	681a      	ldr	r2, [r3, #0]
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	2101      	movs	r1, #1
 8006070:	438a      	bics	r2, r1
 8006072:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	0018      	movs	r0, r3
 8006078:	f000 f8d8 	bl	800622c <UART_SetConfig>
 800607c:	0003      	movs	r3, r0
 800607e:	2b01      	cmp	r3, #1
 8006080:	d101      	bne.n	8006086 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8006082:	2301      	movs	r3, #1
 8006084:	e024      	b.n	80060d0 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800608a:	2b00      	cmp	r3, #0
 800608c:	d003      	beq.n	8006096 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	0018      	movs	r0, r3
 8006092:	f000 fb6b 	bl	800676c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	685a      	ldr	r2, [r3, #4]
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	490d      	ldr	r1, [pc, #52]	; (80060d8 <HAL_UART_Init+0xa4>)
 80060a2:	400a      	ands	r2, r1
 80060a4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	689a      	ldr	r2, [r3, #8]
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	212a      	movs	r1, #42	; 0x2a
 80060b2:	438a      	bics	r2, r1
 80060b4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	681a      	ldr	r2, [r3, #0]
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	2101      	movs	r1, #1
 80060c2:	430a      	orrs	r2, r1
 80060c4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	0018      	movs	r0, r3
 80060ca:	f000 fc03 	bl	80068d4 <UART_CheckIdleState>
 80060ce:	0003      	movs	r3, r0
}
 80060d0:	0018      	movs	r0, r3
 80060d2:	46bd      	mov	sp, r7
 80060d4:	b002      	add	sp, #8
 80060d6:	bd80      	pop	{r7, pc}
 80060d8:	ffffb7ff 	.word	0xffffb7ff

080060dc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80060dc:	b580      	push	{r7, lr}
 80060de:	b08a      	sub	sp, #40	; 0x28
 80060e0:	af02      	add	r7, sp, #8
 80060e2:	60f8      	str	r0, [r7, #12]
 80060e4:	60b9      	str	r1, [r7, #8]
 80060e6:	603b      	str	r3, [r7, #0]
 80060e8:	1dbb      	adds	r3, r7, #6
 80060ea:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80060f0:	2b20      	cmp	r3, #32
 80060f2:	d000      	beq.n	80060f6 <HAL_UART_Transmit+0x1a>
 80060f4:	e095      	b.n	8006222 <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 80060f6:	68bb      	ldr	r3, [r7, #8]
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d003      	beq.n	8006104 <HAL_UART_Transmit+0x28>
 80060fc:	1dbb      	adds	r3, r7, #6
 80060fe:	881b      	ldrh	r3, [r3, #0]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d101      	bne.n	8006108 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8006104:	2301      	movs	r3, #1
 8006106:	e08d      	b.n	8006224 <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	689a      	ldr	r2, [r3, #8]
 800610c:	2380      	movs	r3, #128	; 0x80
 800610e:	015b      	lsls	r3, r3, #5
 8006110:	429a      	cmp	r2, r3
 8006112:	d109      	bne.n	8006128 <HAL_UART_Transmit+0x4c>
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	691b      	ldr	r3, [r3, #16]
 8006118:	2b00      	cmp	r3, #0
 800611a:	d105      	bne.n	8006128 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800611c:	68bb      	ldr	r3, [r7, #8]
 800611e:	2201      	movs	r2, #1
 8006120:	4013      	ands	r3, r2
 8006122:	d001      	beq.n	8006128 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8006124:	2301      	movs	r3, #1
 8006126:	e07d      	b.n	8006224 <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	2274      	movs	r2, #116	; 0x74
 800612c:	5c9b      	ldrb	r3, [r3, r2]
 800612e:	2b01      	cmp	r3, #1
 8006130:	d101      	bne.n	8006136 <HAL_UART_Transmit+0x5a>
 8006132:	2302      	movs	r3, #2
 8006134:	e076      	b.n	8006224 <HAL_UART_Transmit+0x148>
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	2274      	movs	r2, #116	; 0x74
 800613a:	2101      	movs	r1, #1
 800613c:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	2280      	movs	r2, #128	; 0x80
 8006142:	2100      	movs	r1, #0
 8006144:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	2221      	movs	r2, #33	; 0x21
 800614a:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800614c:	f7fe fa0e 	bl	800456c <HAL_GetTick>
 8006150:	0003      	movs	r3, r0
 8006152:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	1dba      	adds	r2, r7, #6
 8006158:	2150      	movs	r1, #80	; 0x50
 800615a:	8812      	ldrh	r2, [r2, #0]
 800615c:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	1dba      	adds	r2, r7, #6
 8006162:	2152      	movs	r1, #82	; 0x52
 8006164:	8812      	ldrh	r2, [r2, #0]
 8006166:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	689a      	ldr	r2, [r3, #8]
 800616c:	2380      	movs	r3, #128	; 0x80
 800616e:	015b      	lsls	r3, r3, #5
 8006170:	429a      	cmp	r2, r3
 8006172:	d108      	bne.n	8006186 <HAL_UART_Transmit+0xaa>
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	691b      	ldr	r3, [r3, #16]
 8006178:	2b00      	cmp	r3, #0
 800617a:	d104      	bne.n	8006186 <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 800617c:	2300      	movs	r3, #0
 800617e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006180:	68bb      	ldr	r3, [r7, #8]
 8006182:	61bb      	str	r3, [r7, #24]
 8006184:	e003      	b.n	800618e <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 8006186:	68bb      	ldr	r3, [r7, #8]
 8006188:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800618a:	2300      	movs	r3, #0
 800618c:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	2274      	movs	r2, #116	; 0x74
 8006192:	2100      	movs	r1, #0
 8006194:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8006196:	e02c      	b.n	80061f2 <HAL_UART_Transmit+0x116>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006198:	697a      	ldr	r2, [r7, #20]
 800619a:	68f8      	ldr	r0, [r7, #12]
 800619c:	683b      	ldr	r3, [r7, #0]
 800619e:	9300      	str	r3, [sp, #0]
 80061a0:	0013      	movs	r3, r2
 80061a2:	2200      	movs	r2, #0
 80061a4:	2180      	movs	r1, #128	; 0x80
 80061a6:	f000 fbdd 	bl	8006964 <UART_WaitOnFlagUntilTimeout>
 80061aa:	1e03      	subs	r3, r0, #0
 80061ac:	d001      	beq.n	80061b2 <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 80061ae:	2303      	movs	r3, #3
 80061b0:	e038      	b.n	8006224 <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 80061b2:	69fb      	ldr	r3, [r7, #28]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d10b      	bne.n	80061d0 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80061b8:	69bb      	ldr	r3, [r7, #24]
 80061ba:	881b      	ldrh	r3, [r3, #0]
 80061bc:	001a      	movs	r2, r3
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	05d2      	lsls	r2, r2, #23
 80061c4:	0dd2      	lsrs	r2, r2, #23
 80061c6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80061c8:	69bb      	ldr	r3, [r7, #24]
 80061ca:	3302      	adds	r3, #2
 80061cc:	61bb      	str	r3, [r7, #24]
 80061ce:	e007      	b.n	80061e0 <HAL_UART_Transmit+0x104>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80061d0:	69fb      	ldr	r3, [r7, #28]
 80061d2:	781a      	ldrb	r2, [r3, #0]
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80061da:	69fb      	ldr	r3, [r7, #28]
 80061dc:	3301      	adds	r3, #1
 80061de:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	2252      	movs	r2, #82	; 0x52
 80061e4:	5a9b      	ldrh	r3, [r3, r2]
 80061e6:	b29b      	uxth	r3, r3
 80061e8:	3b01      	subs	r3, #1
 80061ea:	b299      	uxth	r1, r3
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	2252      	movs	r2, #82	; 0x52
 80061f0:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	2252      	movs	r2, #82	; 0x52
 80061f6:	5a9b      	ldrh	r3, [r3, r2]
 80061f8:	b29b      	uxth	r3, r3
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d1cc      	bne.n	8006198 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80061fe:	697a      	ldr	r2, [r7, #20]
 8006200:	68f8      	ldr	r0, [r7, #12]
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	9300      	str	r3, [sp, #0]
 8006206:	0013      	movs	r3, r2
 8006208:	2200      	movs	r2, #0
 800620a:	2140      	movs	r1, #64	; 0x40
 800620c:	f000 fbaa 	bl	8006964 <UART_WaitOnFlagUntilTimeout>
 8006210:	1e03      	subs	r3, r0, #0
 8006212:	d001      	beq.n	8006218 <HAL_UART_Transmit+0x13c>
    {
      return HAL_TIMEOUT;
 8006214:	2303      	movs	r3, #3
 8006216:	e005      	b.n	8006224 <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	2220      	movs	r2, #32
 800621c:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800621e:	2300      	movs	r3, #0
 8006220:	e000      	b.n	8006224 <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 8006222:	2302      	movs	r3, #2
  }
}
 8006224:	0018      	movs	r0, r3
 8006226:	46bd      	mov	sp, r7
 8006228:	b008      	add	sp, #32
 800622a:	bd80      	pop	{r7, pc}

0800622c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800622c:	b5b0      	push	{r4, r5, r7, lr}
 800622e:	b08e      	sub	sp, #56	; 0x38
 8006230:	af00      	add	r7, sp, #0
 8006232:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006234:	231a      	movs	r3, #26
 8006236:	2218      	movs	r2, #24
 8006238:	4694      	mov	ip, r2
 800623a:	44bc      	add	ip, r7
 800623c:	4463      	add	r3, ip
 800623e:	2200      	movs	r2, #0
 8006240:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006242:	69fb      	ldr	r3, [r7, #28]
 8006244:	689a      	ldr	r2, [r3, #8]
 8006246:	69fb      	ldr	r3, [r7, #28]
 8006248:	691b      	ldr	r3, [r3, #16]
 800624a:	431a      	orrs	r2, r3
 800624c:	69fb      	ldr	r3, [r7, #28]
 800624e:	695b      	ldr	r3, [r3, #20]
 8006250:	431a      	orrs	r2, r3
 8006252:	69fb      	ldr	r3, [r7, #28]
 8006254:	69db      	ldr	r3, [r3, #28]
 8006256:	4313      	orrs	r3, r2
 8006258:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800625a:	69fb      	ldr	r3, [r7, #28]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	4ac1      	ldr	r2, [pc, #772]	; (8006568 <UART_SetConfig+0x33c>)
 8006262:	4013      	ands	r3, r2
 8006264:	0019      	movs	r1, r3
 8006266:	69fb      	ldr	r3, [r7, #28]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800626c:	430a      	orrs	r2, r1
 800626e:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006270:	69fb      	ldr	r3, [r7, #28]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	685b      	ldr	r3, [r3, #4]
 8006276:	4abd      	ldr	r2, [pc, #756]	; (800656c <UART_SetConfig+0x340>)
 8006278:	4013      	ands	r3, r2
 800627a:	0019      	movs	r1, r3
 800627c:	69fb      	ldr	r3, [r7, #28]
 800627e:	68da      	ldr	r2, [r3, #12]
 8006280:	69fb      	ldr	r3, [r7, #28]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	430a      	orrs	r2, r1
 8006286:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006288:	69fb      	ldr	r3, [r7, #28]
 800628a:	699b      	ldr	r3, [r3, #24]
 800628c:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800628e:	69fb      	ldr	r3, [r7, #28]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	4ab7      	ldr	r2, [pc, #732]	; (8006570 <UART_SetConfig+0x344>)
 8006294:	4293      	cmp	r3, r2
 8006296:	d004      	beq.n	80062a2 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006298:	69fb      	ldr	r3, [r7, #28]
 800629a:	6a1b      	ldr	r3, [r3, #32]
 800629c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800629e:	4313      	orrs	r3, r2
 80062a0:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80062a2:	69fb      	ldr	r3, [r7, #28]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	689b      	ldr	r3, [r3, #8]
 80062a8:	4ab2      	ldr	r2, [pc, #712]	; (8006574 <UART_SetConfig+0x348>)
 80062aa:	4013      	ands	r3, r2
 80062ac:	0019      	movs	r1, r3
 80062ae:	69fb      	ldr	r3, [r7, #28]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80062b4:	430a      	orrs	r2, r1
 80062b6:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80062b8:	69fb      	ldr	r3, [r7, #28]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	4aae      	ldr	r2, [pc, #696]	; (8006578 <UART_SetConfig+0x34c>)
 80062be:	4293      	cmp	r3, r2
 80062c0:	d136      	bne.n	8006330 <UART_SetConfig+0x104>
 80062c2:	4bae      	ldr	r3, [pc, #696]	; (800657c <UART_SetConfig+0x350>)
 80062c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80062c6:	2203      	movs	r2, #3
 80062c8:	4013      	ands	r3, r2
 80062ca:	2b03      	cmp	r3, #3
 80062cc:	d020      	beq.n	8006310 <UART_SetConfig+0xe4>
 80062ce:	d827      	bhi.n	8006320 <UART_SetConfig+0xf4>
 80062d0:	2b02      	cmp	r3, #2
 80062d2:	d00d      	beq.n	80062f0 <UART_SetConfig+0xc4>
 80062d4:	d824      	bhi.n	8006320 <UART_SetConfig+0xf4>
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d002      	beq.n	80062e0 <UART_SetConfig+0xb4>
 80062da:	2b01      	cmp	r3, #1
 80062dc:	d010      	beq.n	8006300 <UART_SetConfig+0xd4>
 80062de:	e01f      	b.n	8006320 <UART_SetConfig+0xf4>
 80062e0:	231b      	movs	r3, #27
 80062e2:	2218      	movs	r2, #24
 80062e4:	4694      	mov	ip, r2
 80062e6:	44bc      	add	ip, r7
 80062e8:	4463      	add	r3, ip
 80062ea:	2201      	movs	r2, #1
 80062ec:	701a      	strb	r2, [r3, #0]
 80062ee:	e0ab      	b.n	8006448 <UART_SetConfig+0x21c>
 80062f0:	231b      	movs	r3, #27
 80062f2:	2218      	movs	r2, #24
 80062f4:	4694      	mov	ip, r2
 80062f6:	44bc      	add	ip, r7
 80062f8:	4463      	add	r3, ip
 80062fa:	2202      	movs	r2, #2
 80062fc:	701a      	strb	r2, [r3, #0]
 80062fe:	e0a3      	b.n	8006448 <UART_SetConfig+0x21c>
 8006300:	231b      	movs	r3, #27
 8006302:	2218      	movs	r2, #24
 8006304:	4694      	mov	ip, r2
 8006306:	44bc      	add	ip, r7
 8006308:	4463      	add	r3, ip
 800630a:	2204      	movs	r2, #4
 800630c:	701a      	strb	r2, [r3, #0]
 800630e:	e09b      	b.n	8006448 <UART_SetConfig+0x21c>
 8006310:	231b      	movs	r3, #27
 8006312:	2218      	movs	r2, #24
 8006314:	4694      	mov	ip, r2
 8006316:	44bc      	add	ip, r7
 8006318:	4463      	add	r3, ip
 800631a:	2208      	movs	r2, #8
 800631c:	701a      	strb	r2, [r3, #0]
 800631e:	e093      	b.n	8006448 <UART_SetConfig+0x21c>
 8006320:	231b      	movs	r3, #27
 8006322:	2218      	movs	r2, #24
 8006324:	4694      	mov	ip, r2
 8006326:	44bc      	add	ip, r7
 8006328:	4463      	add	r3, ip
 800632a:	2210      	movs	r2, #16
 800632c:	701a      	strb	r2, [r3, #0]
 800632e:	e08b      	b.n	8006448 <UART_SetConfig+0x21c>
 8006330:	69fb      	ldr	r3, [r7, #28]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	4a92      	ldr	r2, [pc, #584]	; (8006580 <UART_SetConfig+0x354>)
 8006336:	4293      	cmp	r3, r2
 8006338:	d136      	bne.n	80063a8 <UART_SetConfig+0x17c>
 800633a:	4b90      	ldr	r3, [pc, #576]	; (800657c <UART_SetConfig+0x350>)
 800633c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800633e:	220c      	movs	r2, #12
 8006340:	4013      	ands	r3, r2
 8006342:	2b0c      	cmp	r3, #12
 8006344:	d020      	beq.n	8006388 <UART_SetConfig+0x15c>
 8006346:	d827      	bhi.n	8006398 <UART_SetConfig+0x16c>
 8006348:	2b08      	cmp	r3, #8
 800634a:	d00d      	beq.n	8006368 <UART_SetConfig+0x13c>
 800634c:	d824      	bhi.n	8006398 <UART_SetConfig+0x16c>
 800634e:	2b00      	cmp	r3, #0
 8006350:	d002      	beq.n	8006358 <UART_SetConfig+0x12c>
 8006352:	2b04      	cmp	r3, #4
 8006354:	d010      	beq.n	8006378 <UART_SetConfig+0x14c>
 8006356:	e01f      	b.n	8006398 <UART_SetConfig+0x16c>
 8006358:	231b      	movs	r3, #27
 800635a:	2218      	movs	r2, #24
 800635c:	4694      	mov	ip, r2
 800635e:	44bc      	add	ip, r7
 8006360:	4463      	add	r3, ip
 8006362:	2200      	movs	r2, #0
 8006364:	701a      	strb	r2, [r3, #0]
 8006366:	e06f      	b.n	8006448 <UART_SetConfig+0x21c>
 8006368:	231b      	movs	r3, #27
 800636a:	2218      	movs	r2, #24
 800636c:	4694      	mov	ip, r2
 800636e:	44bc      	add	ip, r7
 8006370:	4463      	add	r3, ip
 8006372:	2202      	movs	r2, #2
 8006374:	701a      	strb	r2, [r3, #0]
 8006376:	e067      	b.n	8006448 <UART_SetConfig+0x21c>
 8006378:	231b      	movs	r3, #27
 800637a:	2218      	movs	r2, #24
 800637c:	4694      	mov	ip, r2
 800637e:	44bc      	add	ip, r7
 8006380:	4463      	add	r3, ip
 8006382:	2204      	movs	r2, #4
 8006384:	701a      	strb	r2, [r3, #0]
 8006386:	e05f      	b.n	8006448 <UART_SetConfig+0x21c>
 8006388:	231b      	movs	r3, #27
 800638a:	2218      	movs	r2, #24
 800638c:	4694      	mov	ip, r2
 800638e:	44bc      	add	ip, r7
 8006390:	4463      	add	r3, ip
 8006392:	2208      	movs	r2, #8
 8006394:	701a      	strb	r2, [r3, #0]
 8006396:	e057      	b.n	8006448 <UART_SetConfig+0x21c>
 8006398:	231b      	movs	r3, #27
 800639a:	2218      	movs	r2, #24
 800639c:	4694      	mov	ip, r2
 800639e:	44bc      	add	ip, r7
 80063a0:	4463      	add	r3, ip
 80063a2:	2210      	movs	r2, #16
 80063a4:	701a      	strb	r2, [r3, #0]
 80063a6:	e04f      	b.n	8006448 <UART_SetConfig+0x21c>
 80063a8:	69fb      	ldr	r3, [r7, #28]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	4a70      	ldr	r2, [pc, #448]	; (8006570 <UART_SetConfig+0x344>)
 80063ae:	4293      	cmp	r3, r2
 80063b0:	d143      	bne.n	800643a <UART_SetConfig+0x20e>
 80063b2:	4b72      	ldr	r3, [pc, #456]	; (800657c <UART_SetConfig+0x350>)
 80063b4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80063b6:	23c0      	movs	r3, #192	; 0xc0
 80063b8:	011b      	lsls	r3, r3, #4
 80063ba:	4013      	ands	r3, r2
 80063bc:	22c0      	movs	r2, #192	; 0xc0
 80063be:	0112      	lsls	r2, r2, #4
 80063c0:	4293      	cmp	r3, r2
 80063c2:	d02a      	beq.n	800641a <UART_SetConfig+0x1ee>
 80063c4:	22c0      	movs	r2, #192	; 0xc0
 80063c6:	0112      	lsls	r2, r2, #4
 80063c8:	4293      	cmp	r3, r2
 80063ca:	d82e      	bhi.n	800642a <UART_SetConfig+0x1fe>
 80063cc:	2280      	movs	r2, #128	; 0x80
 80063ce:	0112      	lsls	r2, r2, #4
 80063d0:	4293      	cmp	r3, r2
 80063d2:	d012      	beq.n	80063fa <UART_SetConfig+0x1ce>
 80063d4:	2280      	movs	r2, #128	; 0x80
 80063d6:	0112      	lsls	r2, r2, #4
 80063d8:	4293      	cmp	r3, r2
 80063da:	d826      	bhi.n	800642a <UART_SetConfig+0x1fe>
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d004      	beq.n	80063ea <UART_SetConfig+0x1be>
 80063e0:	2280      	movs	r2, #128	; 0x80
 80063e2:	00d2      	lsls	r2, r2, #3
 80063e4:	4293      	cmp	r3, r2
 80063e6:	d010      	beq.n	800640a <UART_SetConfig+0x1de>
 80063e8:	e01f      	b.n	800642a <UART_SetConfig+0x1fe>
 80063ea:	231b      	movs	r3, #27
 80063ec:	2218      	movs	r2, #24
 80063ee:	4694      	mov	ip, r2
 80063f0:	44bc      	add	ip, r7
 80063f2:	4463      	add	r3, ip
 80063f4:	2200      	movs	r2, #0
 80063f6:	701a      	strb	r2, [r3, #0]
 80063f8:	e026      	b.n	8006448 <UART_SetConfig+0x21c>
 80063fa:	231b      	movs	r3, #27
 80063fc:	2218      	movs	r2, #24
 80063fe:	4694      	mov	ip, r2
 8006400:	44bc      	add	ip, r7
 8006402:	4463      	add	r3, ip
 8006404:	2202      	movs	r2, #2
 8006406:	701a      	strb	r2, [r3, #0]
 8006408:	e01e      	b.n	8006448 <UART_SetConfig+0x21c>
 800640a:	231b      	movs	r3, #27
 800640c:	2218      	movs	r2, #24
 800640e:	4694      	mov	ip, r2
 8006410:	44bc      	add	ip, r7
 8006412:	4463      	add	r3, ip
 8006414:	2204      	movs	r2, #4
 8006416:	701a      	strb	r2, [r3, #0]
 8006418:	e016      	b.n	8006448 <UART_SetConfig+0x21c>
 800641a:	231b      	movs	r3, #27
 800641c:	2218      	movs	r2, #24
 800641e:	4694      	mov	ip, r2
 8006420:	44bc      	add	ip, r7
 8006422:	4463      	add	r3, ip
 8006424:	2208      	movs	r2, #8
 8006426:	701a      	strb	r2, [r3, #0]
 8006428:	e00e      	b.n	8006448 <UART_SetConfig+0x21c>
 800642a:	231b      	movs	r3, #27
 800642c:	2218      	movs	r2, #24
 800642e:	4694      	mov	ip, r2
 8006430:	44bc      	add	ip, r7
 8006432:	4463      	add	r3, ip
 8006434:	2210      	movs	r2, #16
 8006436:	701a      	strb	r2, [r3, #0]
 8006438:	e006      	b.n	8006448 <UART_SetConfig+0x21c>
 800643a:	231b      	movs	r3, #27
 800643c:	2218      	movs	r2, #24
 800643e:	4694      	mov	ip, r2
 8006440:	44bc      	add	ip, r7
 8006442:	4463      	add	r3, ip
 8006444:	2210      	movs	r2, #16
 8006446:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006448:	69fb      	ldr	r3, [r7, #28]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	4a48      	ldr	r2, [pc, #288]	; (8006570 <UART_SetConfig+0x344>)
 800644e:	4293      	cmp	r3, r2
 8006450:	d000      	beq.n	8006454 <UART_SetConfig+0x228>
 8006452:	e09b      	b.n	800658c <UART_SetConfig+0x360>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006454:	231b      	movs	r3, #27
 8006456:	2218      	movs	r2, #24
 8006458:	4694      	mov	ip, r2
 800645a:	44bc      	add	ip, r7
 800645c:	4463      	add	r3, ip
 800645e:	781b      	ldrb	r3, [r3, #0]
 8006460:	2b08      	cmp	r3, #8
 8006462:	d01d      	beq.n	80064a0 <UART_SetConfig+0x274>
 8006464:	dc20      	bgt.n	80064a8 <UART_SetConfig+0x27c>
 8006466:	2b04      	cmp	r3, #4
 8006468:	d015      	beq.n	8006496 <UART_SetConfig+0x26a>
 800646a:	dc1d      	bgt.n	80064a8 <UART_SetConfig+0x27c>
 800646c:	2b00      	cmp	r3, #0
 800646e:	d002      	beq.n	8006476 <UART_SetConfig+0x24a>
 8006470:	2b02      	cmp	r3, #2
 8006472:	d005      	beq.n	8006480 <UART_SetConfig+0x254>
 8006474:	e018      	b.n	80064a8 <UART_SetConfig+0x27c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006476:	f7ff fb13 	bl	8005aa0 <HAL_RCC_GetPCLK1Freq>
 800647a:	0003      	movs	r3, r0
 800647c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800647e:	e01d      	b.n	80064bc <UART_SetConfig+0x290>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006480:	4b3e      	ldr	r3, [pc, #248]	; (800657c <UART_SetConfig+0x350>)
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	2210      	movs	r2, #16
 8006486:	4013      	ands	r3, r2
 8006488:	d002      	beq.n	8006490 <UART_SetConfig+0x264>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800648a:	4b3e      	ldr	r3, [pc, #248]	; (8006584 <UART_SetConfig+0x358>)
 800648c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800648e:	e015      	b.n	80064bc <UART_SetConfig+0x290>
          pclk = (uint32_t) HSI_VALUE;
 8006490:	4b3d      	ldr	r3, [pc, #244]	; (8006588 <UART_SetConfig+0x35c>)
 8006492:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006494:	e012      	b.n	80064bc <UART_SetConfig+0x290>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006496:	f7ff fa53 	bl	8005940 <HAL_RCC_GetSysClockFreq>
 800649a:	0003      	movs	r3, r0
 800649c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800649e:	e00d      	b.n	80064bc <UART_SetConfig+0x290>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80064a0:	2380      	movs	r3, #128	; 0x80
 80064a2:	021b      	lsls	r3, r3, #8
 80064a4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80064a6:	e009      	b.n	80064bc <UART_SetConfig+0x290>
      default:
        pclk = 0U;
 80064a8:	2300      	movs	r3, #0
 80064aa:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80064ac:	231a      	movs	r3, #26
 80064ae:	2218      	movs	r2, #24
 80064b0:	4694      	mov	ip, r2
 80064b2:	44bc      	add	ip, r7
 80064b4:	4463      	add	r3, ip
 80064b6:	2201      	movs	r2, #1
 80064b8:	701a      	strb	r2, [r3, #0]
        break;
 80064ba:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80064bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d100      	bne.n	80064c4 <UART_SetConfig+0x298>
 80064c2:	e139      	b.n	8006738 <UART_SetConfig+0x50c>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80064c4:	69fb      	ldr	r3, [r7, #28]
 80064c6:	685a      	ldr	r2, [r3, #4]
 80064c8:	0013      	movs	r3, r2
 80064ca:	005b      	lsls	r3, r3, #1
 80064cc:	189b      	adds	r3, r3, r2
 80064ce:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80064d0:	429a      	cmp	r2, r3
 80064d2:	d305      	bcc.n	80064e0 <UART_SetConfig+0x2b4>
          (pclk > (4096U * huart->Init.BaudRate)))
 80064d4:	69fb      	ldr	r3, [r7, #28]
 80064d6:	685b      	ldr	r3, [r3, #4]
 80064d8:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80064da:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80064dc:	429a      	cmp	r2, r3
 80064de:	d907      	bls.n	80064f0 <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 80064e0:	231a      	movs	r3, #26
 80064e2:	2218      	movs	r2, #24
 80064e4:	4694      	mov	ip, r2
 80064e6:	44bc      	add	ip, r7
 80064e8:	4463      	add	r3, ip
 80064ea:	2201      	movs	r2, #1
 80064ec:	701a      	strb	r2, [r3, #0]
 80064ee:	e123      	b.n	8006738 <UART_SetConfig+0x50c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80064f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064f2:	613b      	str	r3, [r7, #16]
 80064f4:	2300      	movs	r3, #0
 80064f6:	617b      	str	r3, [r7, #20]
 80064f8:	6939      	ldr	r1, [r7, #16]
 80064fa:	697a      	ldr	r2, [r7, #20]
 80064fc:	000b      	movs	r3, r1
 80064fe:	0e1b      	lsrs	r3, r3, #24
 8006500:	0010      	movs	r0, r2
 8006502:	0205      	lsls	r5, r0, #8
 8006504:	431d      	orrs	r5, r3
 8006506:	000b      	movs	r3, r1
 8006508:	021c      	lsls	r4, r3, #8
 800650a:	69fb      	ldr	r3, [r7, #28]
 800650c:	685b      	ldr	r3, [r3, #4]
 800650e:	085b      	lsrs	r3, r3, #1
 8006510:	60bb      	str	r3, [r7, #8]
 8006512:	2300      	movs	r3, #0
 8006514:	60fb      	str	r3, [r7, #12]
 8006516:	68b8      	ldr	r0, [r7, #8]
 8006518:	68f9      	ldr	r1, [r7, #12]
 800651a:	1900      	adds	r0, r0, r4
 800651c:	4169      	adcs	r1, r5
 800651e:	69fb      	ldr	r3, [r7, #28]
 8006520:	685b      	ldr	r3, [r3, #4]
 8006522:	603b      	str	r3, [r7, #0]
 8006524:	2300      	movs	r3, #0
 8006526:	607b      	str	r3, [r7, #4]
 8006528:	683a      	ldr	r2, [r7, #0]
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	f7f9 ffa0 	bl	8000470 <__aeabi_uldivmod>
 8006530:	0002      	movs	r2, r0
 8006532:	000b      	movs	r3, r1
 8006534:	0013      	movs	r3, r2
 8006536:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006538:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800653a:	23c0      	movs	r3, #192	; 0xc0
 800653c:	009b      	lsls	r3, r3, #2
 800653e:	429a      	cmp	r2, r3
 8006540:	d309      	bcc.n	8006556 <UART_SetConfig+0x32a>
 8006542:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006544:	2380      	movs	r3, #128	; 0x80
 8006546:	035b      	lsls	r3, r3, #13
 8006548:	429a      	cmp	r2, r3
 800654a:	d204      	bcs.n	8006556 <UART_SetConfig+0x32a>
        {
          huart->Instance->BRR = usartdiv;
 800654c:	69fb      	ldr	r3, [r7, #28]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006552:	60da      	str	r2, [r3, #12]
 8006554:	e0f0      	b.n	8006738 <UART_SetConfig+0x50c>
        }
        else
        {
          ret = HAL_ERROR;
 8006556:	231a      	movs	r3, #26
 8006558:	2218      	movs	r2, #24
 800655a:	4694      	mov	ip, r2
 800655c:	44bc      	add	ip, r7
 800655e:	4463      	add	r3, ip
 8006560:	2201      	movs	r2, #1
 8006562:	701a      	strb	r2, [r3, #0]
 8006564:	e0e8      	b.n	8006738 <UART_SetConfig+0x50c>
 8006566:	46c0      	nop			; (mov r8, r8)
 8006568:	efff69f3 	.word	0xefff69f3
 800656c:	ffffcfff 	.word	0xffffcfff
 8006570:	40004800 	.word	0x40004800
 8006574:	fffff4ff 	.word	0xfffff4ff
 8006578:	40013800 	.word	0x40013800
 800657c:	40021000 	.word	0x40021000
 8006580:	40004400 	.word	0x40004400
 8006584:	003d0900 	.word	0x003d0900
 8006588:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800658c:	69fb      	ldr	r3, [r7, #28]
 800658e:	69da      	ldr	r2, [r3, #28]
 8006590:	2380      	movs	r3, #128	; 0x80
 8006592:	021b      	lsls	r3, r3, #8
 8006594:	429a      	cmp	r2, r3
 8006596:	d000      	beq.n	800659a <UART_SetConfig+0x36e>
 8006598:	e074      	b.n	8006684 <UART_SetConfig+0x458>
  {
    switch (clocksource)
 800659a:	231b      	movs	r3, #27
 800659c:	2218      	movs	r2, #24
 800659e:	4694      	mov	ip, r2
 80065a0:	44bc      	add	ip, r7
 80065a2:	4463      	add	r3, ip
 80065a4:	781b      	ldrb	r3, [r3, #0]
 80065a6:	2b08      	cmp	r3, #8
 80065a8:	d822      	bhi.n	80065f0 <UART_SetConfig+0x3c4>
 80065aa:	009a      	lsls	r2, r3, #2
 80065ac:	4b6a      	ldr	r3, [pc, #424]	; (8006758 <UART_SetConfig+0x52c>)
 80065ae:	18d3      	adds	r3, r2, r3
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80065b4:	f7ff fa74 	bl	8005aa0 <HAL_RCC_GetPCLK1Freq>
 80065b8:	0003      	movs	r3, r0
 80065ba:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80065bc:	e022      	b.n	8006604 <UART_SetConfig+0x3d8>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80065be:	f7ff fa85 	bl	8005acc <HAL_RCC_GetPCLK2Freq>
 80065c2:	0003      	movs	r3, r0
 80065c4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80065c6:	e01d      	b.n	8006604 <UART_SetConfig+0x3d8>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80065c8:	4b64      	ldr	r3, [pc, #400]	; (800675c <UART_SetConfig+0x530>)
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	2210      	movs	r2, #16
 80065ce:	4013      	ands	r3, r2
 80065d0:	d002      	beq.n	80065d8 <UART_SetConfig+0x3ac>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80065d2:	4b63      	ldr	r3, [pc, #396]	; (8006760 <UART_SetConfig+0x534>)
 80065d4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80065d6:	e015      	b.n	8006604 <UART_SetConfig+0x3d8>
          pclk = (uint32_t) HSI_VALUE;
 80065d8:	4b62      	ldr	r3, [pc, #392]	; (8006764 <UART_SetConfig+0x538>)
 80065da:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80065dc:	e012      	b.n	8006604 <UART_SetConfig+0x3d8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80065de:	f7ff f9af 	bl	8005940 <HAL_RCC_GetSysClockFreq>
 80065e2:	0003      	movs	r3, r0
 80065e4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80065e6:	e00d      	b.n	8006604 <UART_SetConfig+0x3d8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80065e8:	2380      	movs	r3, #128	; 0x80
 80065ea:	021b      	lsls	r3, r3, #8
 80065ec:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80065ee:	e009      	b.n	8006604 <UART_SetConfig+0x3d8>
      default:
        pclk = 0U;
 80065f0:	2300      	movs	r3, #0
 80065f2:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80065f4:	231a      	movs	r3, #26
 80065f6:	2218      	movs	r2, #24
 80065f8:	4694      	mov	ip, r2
 80065fa:	44bc      	add	ip, r7
 80065fc:	4463      	add	r3, ip
 80065fe:	2201      	movs	r2, #1
 8006600:	701a      	strb	r2, [r3, #0]
        break;
 8006602:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006604:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006606:	2b00      	cmp	r3, #0
 8006608:	d100      	bne.n	800660c <UART_SetConfig+0x3e0>
 800660a:	e095      	b.n	8006738 <UART_SetConfig+0x50c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800660c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800660e:	005a      	lsls	r2, r3, #1
 8006610:	69fb      	ldr	r3, [r7, #28]
 8006612:	685b      	ldr	r3, [r3, #4]
 8006614:	085b      	lsrs	r3, r3, #1
 8006616:	18d2      	adds	r2, r2, r3
 8006618:	69fb      	ldr	r3, [r7, #28]
 800661a:	685b      	ldr	r3, [r3, #4]
 800661c:	0019      	movs	r1, r3
 800661e:	0010      	movs	r0, r2
 8006620:	f7f9 fd72 	bl	8000108 <__udivsi3>
 8006624:	0003      	movs	r3, r0
 8006626:	b29b      	uxth	r3, r3
 8006628:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800662a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800662c:	2b0f      	cmp	r3, #15
 800662e:	d921      	bls.n	8006674 <UART_SetConfig+0x448>
 8006630:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006632:	2380      	movs	r3, #128	; 0x80
 8006634:	025b      	lsls	r3, r3, #9
 8006636:	429a      	cmp	r2, r3
 8006638:	d21c      	bcs.n	8006674 <UART_SetConfig+0x448>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800663a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800663c:	b29a      	uxth	r2, r3
 800663e:	200e      	movs	r0, #14
 8006640:	2418      	movs	r4, #24
 8006642:	193b      	adds	r3, r7, r4
 8006644:	181b      	adds	r3, r3, r0
 8006646:	210f      	movs	r1, #15
 8006648:	438a      	bics	r2, r1
 800664a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800664c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800664e:	085b      	lsrs	r3, r3, #1
 8006650:	b29b      	uxth	r3, r3
 8006652:	2207      	movs	r2, #7
 8006654:	4013      	ands	r3, r2
 8006656:	b299      	uxth	r1, r3
 8006658:	193b      	adds	r3, r7, r4
 800665a:	181b      	adds	r3, r3, r0
 800665c:	193a      	adds	r2, r7, r4
 800665e:	1812      	adds	r2, r2, r0
 8006660:	8812      	ldrh	r2, [r2, #0]
 8006662:	430a      	orrs	r2, r1
 8006664:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8006666:	69fb      	ldr	r3, [r7, #28]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	193a      	adds	r2, r7, r4
 800666c:	1812      	adds	r2, r2, r0
 800666e:	8812      	ldrh	r2, [r2, #0]
 8006670:	60da      	str	r2, [r3, #12]
 8006672:	e061      	b.n	8006738 <UART_SetConfig+0x50c>
      }
      else
      {
        ret = HAL_ERROR;
 8006674:	231a      	movs	r3, #26
 8006676:	2218      	movs	r2, #24
 8006678:	4694      	mov	ip, r2
 800667a:	44bc      	add	ip, r7
 800667c:	4463      	add	r3, ip
 800667e:	2201      	movs	r2, #1
 8006680:	701a      	strb	r2, [r3, #0]
 8006682:	e059      	b.n	8006738 <UART_SetConfig+0x50c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006684:	231b      	movs	r3, #27
 8006686:	2218      	movs	r2, #24
 8006688:	4694      	mov	ip, r2
 800668a:	44bc      	add	ip, r7
 800668c:	4463      	add	r3, ip
 800668e:	781b      	ldrb	r3, [r3, #0]
 8006690:	2b08      	cmp	r3, #8
 8006692:	d822      	bhi.n	80066da <UART_SetConfig+0x4ae>
 8006694:	009a      	lsls	r2, r3, #2
 8006696:	4b34      	ldr	r3, [pc, #208]	; (8006768 <UART_SetConfig+0x53c>)
 8006698:	18d3      	adds	r3, r2, r3
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800669e:	f7ff f9ff 	bl	8005aa0 <HAL_RCC_GetPCLK1Freq>
 80066a2:	0003      	movs	r3, r0
 80066a4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80066a6:	e022      	b.n	80066ee <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80066a8:	f7ff fa10 	bl	8005acc <HAL_RCC_GetPCLK2Freq>
 80066ac:	0003      	movs	r3, r0
 80066ae:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80066b0:	e01d      	b.n	80066ee <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80066b2:	4b2a      	ldr	r3, [pc, #168]	; (800675c <UART_SetConfig+0x530>)
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	2210      	movs	r2, #16
 80066b8:	4013      	ands	r3, r2
 80066ba:	d002      	beq.n	80066c2 <UART_SetConfig+0x496>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80066bc:	4b28      	ldr	r3, [pc, #160]	; (8006760 <UART_SetConfig+0x534>)
 80066be:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80066c0:	e015      	b.n	80066ee <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 80066c2:	4b28      	ldr	r3, [pc, #160]	; (8006764 <UART_SetConfig+0x538>)
 80066c4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80066c6:	e012      	b.n	80066ee <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80066c8:	f7ff f93a 	bl	8005940 <HAL_RCC_GetSysClockFreq>
 80066cc:	0003      	movs	r3, r0
 80066ce:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80066d0:	e00d      	b.n	80066ee <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80066d2:	2380      	movs	r3, #128	; 0x80
 80066d4:	021b      	lsls	r3, r3, #8
 80066d6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80066d8:	e009      	b.n	80066ee <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 80066da:	2300      	movs	r3, #0
 80066dc:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80066de:	231a      	movs	r3, #26
 80066e0:	2218      	movs	r2, #24
 80066e2:	4694      	mov	ip, r2
 80066e4:	44bc      	add	ip, r7
 80066e6:	4463      	add	r3, ip
 80066e8:	2201      	movs	r2, #1
 80066ea:	701a      	strb	r2, [r3, #0]
        break;
 80066ec:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80066ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d021      	beq.n	8006738 <UART_SetConfig+0x50c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80066f4:	69fb      	ldr	r3, [r7, #28]
 80066f6:	685b      	ldr	r3, [r3, #4]
 80066f8:	085a      	lsrs	r2, r3, #1
 80066fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066fc:	18d2      	adds	r2, r2, r3
 80066fe:	69fb      	ldr	r3, [r7, #28]
 8006700:	685b      	ldr	r3, [r3, #4]
 8006702:	0019      	movs	r1, r3
 8006704:	0010      	movs	r0, r2
 8006706:	f7f9 fcff 	bl	8000108 <__udivsi3>
 800670a:	0003      	movs	r3, r0
 800670c:	b29b      	uxth	r3, r3
 800670e:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006710:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006712:	2b0f      	cmp	r3, #15
 8006714:	d909      	bls.n	800672a <UART_SetConfig+0x4fe>
 8006716:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006718:	2380      	movs	r3, #128	; 0x80
 800671a:	025b      	lsls	r3, r3, #9
 800671c:	429a      	cmp	r2, r3
 800671e:	d204      	bcs.n	800672a <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = usartdiv;
 8006720:	69fb      	ldr	r3, [r7, #28]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006726:	60da      	str	r2, [r3, #12]
 8006728:	e006      	b.n	8006738 <UART_SetConfig+0x50c>
      }
      else
      {
        ret = HAL_ERROR;
 800672a:	231a      	movs	r3, #26
 800672c:	2218      	movs	r2, #24
 800672e:	4694      	mov	ip, r2
 8006730:	44bc      	add	ip, r7
 8006732:	4463      	add	r3, ip
 8006734:	2201      	movs	r2, #1
 8006736:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006738:	69fb      	ldr	r3, [r7, #28]
 800673a:	2200      	movs	r2, #0
 800673c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800673e:	69fb      	ldr	r3, [r7, #28]
 8006740:	2200      	movs	r2, #0
 8006742:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8006744:	231a      	movs	r3, #26
 8006746:	2218      	movs	r2, #24
 8006748:	4694      	mov	ip, r2
 800674a:	44bc      	add	ip, r7
 800674c:	4463      	add	r3, ip
 800674e:	781b      	ldrb	r3, [r3, #0]
}
 8006750:	0018      	movs	r0, r3
 8006752:	46bd      	mov	sp, r7
 8006754:	b00e      	add	sp, #56	; 0x38
 8006756:	bdb0      	pop	{r4, r5, r7, pc}
 8006758:	08006ee4 	.word	0x08006ee4
 800675c:	40021000 	.word	0x40021000
 8006760:	003d0900 	.word	0x003d0900
 8006764:	00f42400 	.word	0x00f42400
 8006768:	08006f08 	.word	0x08006f08

0800676c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800676c:	b580      	push	{r7, lr}
 800676e:	b082      	sub	sp, #8
 8006770:	af00      	add	r7, sp, #0
 8006772:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006778:	2201      	movs	r2, #1
 800677a:	4013      	ands	r3, r2
 800677c:	d00b      	beq.n	8006796 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	685b      	ldr	r3, [r3, #4]
 8006784:	4a4a      	ldr	r2, [pc, #296]	; (80068b0 <UART_AdvFeatureConfig+0x144>)
 8006786:	4013      	ands	r3, r2
 8006788:	0019      	movs	r1, r3
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	430a      	orrs	r2, r1
 8006794:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800679a:	2202      	movs	r2, #2
 800679c:	4013      	ands	r3, r2
 800679e:	d00b      	beq.n	80067b8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	685b      	ldr	r3, [r3, #4]
 80067a6:	4a43      	ldr	r2, [pc, #268]	; (80068b4 <UART_AdvFeatureConfig+0x148>)
 80067a8:	4013      	ands	r3, r2
 80067aa:	0019      	movs	r1, r3
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	430a      	orrs	r2, r1
 80067b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067bc:	2204      	movs	r2, #4
 80067be:	4013      	ands	r3, r2
 80067c0:	d00b      	beq.n	80067da <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	685b      	ldr	r3, [r3, #4]
 80067c8:	4a3b      	ldr	r2, [pc, #236]	; (80068b8 <UART_AdvFeatureConfig+0x14c>)
 80067ca:	4013      	ands	r3, r2
 80067cc:	0019      	movs	r1, r3
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	430a      	orrs	r2, r1
 80067d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067de:	2208      	movs	r2, #8
 80067e0:	4013      	ands	r3, r2
 80067e2:	d00b      	beq.n	80067fc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	685b      	ldr	r3, [r3, #4]
 80067ea:	4a34      	ldr	r2, [pc, #208]	; (80068bc <UART_AdvFeatureConfig+0x150>)
 80067ec:	4013      	ands	r3, r2
 80067ee:	0019      	movs	r1, r3
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	430a      	orrs	r2, r1
 80067fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006800:	2210      	movs	r2, #16
 8006802:	4013      	ands	r3, r2
 8006804:	d00b      	beq.n	800681e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	689b      	ldr	r3, [r3, #8]
 800680c:	4a2c      	ldr	r2, [pc, #176]	; (80068c0 <UART_AdvFeatureConfig+0x154>)
 800680e:	4013      	ands	r3, r2
 8006810:	0019      	movs	r1, r3
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	430a      	orrs	r2, r1
 800681c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006822:	2220      	movs	r2, #32
 8006824:	4013      	ands	r3, r2
 8006826:	d00b      	beq.n	8006840 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	689b      	ldr	r3, [r3, #8]
 800682e:	4a25      	ldr	r2, [pc, #148]	; (80068c4 <UART_AdvFeatureConfig+0x158>)
 8006830:	4013      	ands	r3, r2
 8006832:	0019      	movs	r1, r3
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	430a      	orrs	r2, r1
 800683e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006844:	2240      	movs	r2, #64	; 0x40
 8006846:	4013      	ands	r3, r2
 8006848:	d01d      	beq.n	8006886 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	685b      	ldr	r3, [r3, #4]
 8006850:	4a1d      	ldr	r2, [pc, #116]	; (80068c8 <UART_AdvFeatureConfig+0x15c>)
 8006852:	4013      	ands	r3, r2
 8006854:	0019      	movs	r1, r3
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	430a      	orrs	r2, r1
 8006860:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006866:	2380      	movs	r3, #128	; 0x80
 8006868:	035b      	lsls	r3, r3, #13
 800686a:	429a      	cmp	r2, r3
 800686c:	d10b      	bne.n	8006886 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	685b      	ldr	r3, [r3, #4]
 8006874:	4a15      	ldr	r2, [pc, #84]	; (80068cc <UART_AdvFeatureConfig+0x160>)
 8006876:	4013      	ands	r3, r2
 8006878:	0019      	movs	r1, r3
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	430a      	orrs	r2, r1
 8006884:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800688a:	2280      	movs	r2, #128	; 0x80
 800688c:	4013      	ands	r3, r2
 800688e:	d00b      	beq.n	80068a8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	685b      	ldr	r3, [r3, #4]
 8006896:	4a0e      	ldr	r2, [pc, #56]	; (80068d0 <UART_AdvFeatureConfig+0x164>)
 8006898:	4013      	ands	r3, r2
 800689a:	0019      	movs	r1, r3
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	430a      	orrs	r2, r1
 80068a6:	605a      	str	r2, [r3, #4]
  }
}
 80068a8:	46c0      	nop			; (mov r8, r8)
 80068aa:	46bd      	mov	sp, r7
 80068ac:	b002      	add	sp, #8
 80068ae:	bd80      	pop	{r7, pc}
 80068b0:	fffdffff 	.word	0xfffdffff
 80068b4:	fffeffff 	.word	0xfffeffff
 80068b8:	fffbffff 	.word	0xfffbffff
 80068bc:	ffff7fff 	.word	0xffff7fff
 80068c0:	ffffefff 	.word	0xffffefff
 80068c4:	ffffdfff 	.word	0xffffdfff
 80068c8:	ffefffff 	.word	0xffefffff
 80068cc:	ff9fffff 	.word	0xff9fffff
 80068d0:	fff7ffff 	.word	0xfff7ffff

080068d4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80068d4:	b580      	push	{r7, lr}
 80068d6:	b086      	sub	sp, #24
 80068d8:	af02      	add	r7, sp, #8
 80068da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2280      	movs	r2, #128	; 0x80
 80068e0:	2100      	movs	r1, #0
 80068e2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80068e4:	f7fd fe42 	bl	800456c <HAL_GetTick>
 80068e8:	0003      	movs	r3, r0
 80068ea:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	2208      	movs	r2, #8
 80068f4:	4013      	ands	r3, r2
 80068f6:	2b08      	cmp	r3, #8
 80068f8:	d10c      	bne.n	8006914 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	2280      	movs	r2, #128	; 0x80
 80068fe:	0391      	lsls	r1, r2, #14
 8006900:	6878      	ldr	r0, [r7, #4]
 8006902:	4a17      	ldr	r2, [pc, #92]	; (8006960 <UART_CheckIdleState+0x8c>)
 8006904:	9200      	str	r2, [sp, #0]
 8006906:	2200      	movs	r2, #0
 8006908:	f000 f82c 	bl	8006964 <UART_WaitOnFlagUntilTimeout>
 800690c:	1e03      	subs	r3, r0, #0
 800690e:	d001      	beq.n	8006914 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006910:	2303      	movs	r3, #3
 8006912:	e021      	b.n	8006958 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	2204      	movs	r2, #4
 800691c:	4013      	ands	r3, r2
 800691e:	2b04      	cmp	r3, #4
 8006920:	d10c      	bne.n	800693c <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	2280      	movs	r2, #128	; 0x80
 8006926:	03d1      	lsls	r1, r2, #15
 8006928:	6878      	ldr	r0, [r7, #4]
 800692a:	4a0d      	ldr	r2, [pc, #52]	; (8006960 <UART_CheckIdleState+0x8c>)
 800692c:	9200      	str	r2, [sp, #0]
 800692e:	2200      	movs	r2, #0
 8006930:	f000 f818 	bl	8006964 <UART_WaitOnFlagUntilTimeout>
 8006934:	1e03      	subs	r3, r0, #0
 8006936:	d001      	beq.n	800693c <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006938:	2303      	movs	r3, #3
 800693a:	e00d      	b.n	8006958 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2220      	movs	r2, #32
 8006940:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	2220      	movs	r2, #32
 8006946:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	2200      	movs	r2, #0
 800694c:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	2274      	movs	r2, #116	; 0x74
 8006952:	2100      	movs	r1, #0
 8006954:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006956:	2300      	movs	r3, #0
}
 8006958:	0018      	movs	r0, r3
 800695a:	46bd      	mov	sp, r7
 800695c:	b004      	add	sp, #16
 800695e:	bd80      	pop	{r7, pc}
 8006960:	01ffffff 	.word	0x01ffffff

08006964 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006964:	b580      	push	{r7, lr}
 8006966:	b094      	sub	sp, #80	; 0x50
 8006968:	af00      	add	r7, sp, #0
 800696a:	60f8      	str	r0, [r7, #12]
 800696c:	60b9      	str	r1, [r7, #8]
 800696e:	603b      	str	r3, [r7, #0]
 8006970:	1dfb      	adds	r3, r7, #7
 8006972:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006974:	e0a3      	b.n	8006abe <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006976:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006978:	3301      	adds	r3, #1
 800697a:	d100      	bne.n	800697e <UART_WaitOnFlagUntilTimeout+0x1a>
 800697c:	e09f      	b.n	8006abe <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800697e:	f7fd fdf5 	bl	800456c <HAL_GetTick>
 8006982:	0002      	movs	r2, r0
 8006984:	683b      	ldr	r3, [r7, #0]
 8006986:	1ad3      	subs	r3, r2, r3
 8006988:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800698a:	429a      	cmp	r2, r3
 800698c:	d302      	bcc.n	8006994 <UART_WaitOnFlagUntilTimeout+0x30>
 800698e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006990:	2b00      	cmp	r3, #0
 8006992:	d13d      	bne.n	8006a10 <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006994:	f3ef 8310 	mrs	r3, PRIMASK
 8006998:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 800699a:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800699c:	647b      	str	r3, [r7, #68]	; 0x44
 800699e:	2301      	movs	r3, #1
 80069a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80069a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069a4:	f383 8810 	msr	PRIMASK, r3
}
 80069a8:	46c0      	nop			; (mov r8, r8)
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	681a      	ldr	r2, [r3, #0]
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	494c      	ldr	r1, [pc, #304]	; (8006ae8 <UART_WaitOnFlagUntilTimeout+0x184>)
 80069b6:	400a      	ands	r2, r1
 80069b8:	601a      	str	r2, [r3, #0]
 80069ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80069bc:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80069be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069c0:	f383 8810 	msr	PRIMASK, r3
}
 80069c4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80069c6:	f3ef 8310 	mrs	r3, PRIMASK
 80069ca:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 80069cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069ce:	643b      	str	r3, [r7, #64]	; 0x40
 80069d0:	2301      	movs	r3, #1
 80069d2:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80069d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069d6:	f383 8810 	msr	PRIMASK, r3
}
 80069da:	46c0      	nop			; (mov r8, r8)
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	689a      	ldr	r2, [r3, #8]
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	2101      	movs	r1, #1
 80069e8:	438a      	bics	r2, r1
 80069ea:	609a      	str	r2, [r3, #8]
 80069ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80069ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80069f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80069f2:	f383 8810 	msr	PRIMASK, r3
}
 80069f6:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	2220      	movs	r2, #32
 80069fc:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	2220      	movs	r2, #32
 8006a02:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	2274      	movs	r2, #116	; 0x74
 8006a08:	2100      	movs	r1, #0
 8006a0a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006a0c:	2303      	movs	r3, #3
 8006a0e:	e067      	b.n	8006ae0 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	2204      	movs	r2, #4
 8006a18:	4013      	ands	r3, r2
 8006a1a:	d050      	beq.n	8006abe <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	69da      	ldr	r2, [r3, #28]
 8006a22:	2380      	movs	r3, #128	; 0x80
 8006a24:	011b      	lsls	r3, r3, #4
 8006a26:	401a      	ands	r2, r3
 8006a28:	2380      	movs	r3, #128	; 0x80
 8006a2a:	011b      	lsls	r3, r3, #4
 8006a2c:	429a      	cmp	r2, r3
 8006a2e:	d146      	bne.n	8006abe <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	2280      	movs	r2, #128	; 0x80
 8006a36:	0112      	lsls	r2, r2, #4
 8006a38:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006a3a:	f3ef 8310 	mrs	r3, PRIMASK
 8006a3e:	613b      	str	r3, [r7, #16]
  return(result);
 8006a40:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006a42:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006a44:	2301      	movs	r3, #1
 8006a46:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a48:	697b      	ldr	r3, [r7, #20]
 8006a4a:	f383 8810 	msr	PRIMASK, r3
}
 8006a4e:	46c0      	nop			; (mov r8, r8)
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	681a      	ldr	r2, [r3, #0]
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	4923      	ldr	r1, [pc, #140]	; (8006ae8 <UART_WaitOnFlagUntilTimeout+0x184>)
 8006a5c:	400a      	ands	r2, r1
 8006a5e:	601a      	str	r2, [r3, #0]
 8006a60:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006a62:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a64:	69bb      	ldr	r3, [r7, #24]
 8006a66:	f383 8810 	msr	PRIMASK, r3
}
 8006a6a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006a6c:	f3ef 8310 	mrs	r3, PRIMASK
 8006a70:	61fb      	str	r3, [r7, #28]
  return(result);
 8006a72:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a74:	64bb      	str	r3, [r7, #72]	; 0x48
 8006a76:	2301      	movs	r3, #1
 8006a78:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a7a:	6a3b      	ldr	r3, [r7, #32]
 8006a7c:	f383 8810 	msr	PRIMASK, r3
}
 8006a80:	46c0      	nop			; (mov r8, r8)
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	689a      	ldr	r2, [r3, #8]
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	2101      	movs	r1, #1
 8006a8e:	438a      	bics	r2, r1
 8006a90:	609a      	str	r2, [r3, #8]
 8006a92:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006a94:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a98:	f383 8810 	msr	PRIMASK, r3
}
 8006a9c:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	2220      	movs	r2, #32
 8006aa2:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	2220      	movs	r2, #32
 8006aa8:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	2280      	movs	r2, #128	; 0x80
 8006aae:	2120      	movs	r1, #32
 8006ab0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	2274      	movs	r2, #116	; 0x74
 8006ab6:	2100      	movs	r1, #0
 8006ab8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8006aba:	2303      	movs	r3, #3
 8006abc:	e010      	b.n	8006ae0 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	69db      	ldr	r3, [r3, #28]
 8006ac4:	68ba      	ldr	r2, [r7, #8]
 8006ac6:	4013      	ands	r3, r2
 8006ac8:	68ba      	ldr	r2, [r7, #8]
 8006aca:	1ad3      	subs	r3, r2, r3
 8006acc:	425a      	negs	r2, r3
 8006ace:	4153      	adcs	r3, r2
 8006ad0:	b2db      	uxtb	r3, r3
 8006ad2:	001a      	movs	r2, r3
 8006ad4:	1dfb      	adds	r3, r7, #7
 8006ad6:	781b      	ldrb	r3, [r3, #0]
 8006ad8:	429a      	cmp	r2, r3
 8006ada:	d100      	bne.n	8006ade <UART_WaitOnFlagUntilTimeout+0x17a>
 8006adc:	e74b      	b.n	8006976 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006ade:	2300      	movs	r3, #0
}
 8006ae0:	0018      	movs	r0, r3
 8006ae2:	46bd      	mov	sp, r7
 8006ae4:	b014      	add	sp, #80	; 0x50
 8006ae6:	bd80      	pop	{r7, pc}
 8006ae8:	fffffe5f 	.word	0xfffffe5f

08006aec <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8006aec:	b580      	push	{r7, lr}
 8006aee:	b084      	sub	sp, #16
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8006af4:	4b09      	ldr	r3, [pc, #36]	; (8006b1c <USB_DisableGlobalInt+0x30>)
 8006af6:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2240      	movs	r2, #64	; 0x40
 8006afc:	5a9b      	ldrh	r3, [r3, r2]
 8006afe:	b29b      	uxth	r3, r3
 8006b00:	68fa      	ldr	r2, [r7, #12]
 8006b02:	b292      	uxth	r2, r2
 8006b04:	43d2      	mvns	r2, r2
 8006b06:	b292      	uxth	r2, r2
 8006b08:	4013      	ands	r3, r2
 8006b0a:	b299      	uxth	r1, r3
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	2240      	movs	r2, #64	; 0x40
 8006b10:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8006b12:	2300      	movs	r3, #0
}
 8006b14:	0018      	movs	r0, r3
 8006b16:	46bd      	mov	sp, r7
 8006b18:	b004      	add	sp, #16
 8006b1a:	bd80      	pop	{r7, pc}
 8006b1c:	0000bf80 	.word	0x0000bf80

08006b20 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8006b20:	b084      	sub	sp, #16
 8006b22:	b590      	push	{r4, r7, lr}
 8006b24:	46c6      	mov	lr, r8
 8006b26:	b500      	push	{lr}
 8006b28:	b082      	sub	sp, #8
 8006b2a:	af00      	add	r7, sp, #0
 8006b2c:	6078      	str	r0, [r7, #4]
 8006b2e:	2004      	movs	r0, #4
 8006b30:	2410      	movs	r4, #16
 8006b32:	46a4      	mov	ip, r4
 8006b34:	2408      	movs	r4, #8
 8006b36:	46a0      	mov	r8, r4
 8006b38:	44b8      	add	r8, r7
 8006b3a:	44c4      	add	ip, r8
 8006b3c:	4460      	add	r0, ip
 8006b3e:	6001      	str	r1, [r0, #0]
 8006b40:	6042      	str	r2, [r0, #4]
 8006b42:	6083      	str	r3, [r0, #8]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	2240      	movs	r2, #64	; 0x40
 8006b48:	2101      	movs	r1, #1
 8006b4a:	5299      	strh	r1, [r3, r2]

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2240      	movs	r2, #64	; 0x40
 8006b50:	2100      	movs	r1, #0
 8006b52:	5299      	strh	r1, [r3, r2]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	2244      	movs	r2, #68	; 0x44
 8006b58:	2100      	movs	r1, #0
 8006b5a:	5299      	strh	r1, [r3, r2]

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	2250      	movs	r2, #80	; 0x50
 8006b60:	2100      	movs	r1, #0
 8006b62:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8006b64:	2300      	movs	r3, #0
}
 8006b66:	0018      	movs	r0, r3
 8006b68:	46bd      	mov	sp, r7
 8006b6a:	b002      	add	sp, #8
 8006b6c:	bc80      	pop	{r7}
 8006b6e:	46b8      	mov	r8, r7
 8006b70:	bc90      	pop	{r4, r7}
 8006b72:	bc08      	pop	{r3}
 8006b74:	b004      	add	sp, #16
 8006b76:	4718      	bx	r3

08006b78 <__libc_init_array>:
 8006b78:	b570      	push	{r4, r5, r6, lr}
 8006b7a:	2600      	movs	r6, #0
 8006b7c:	4d0c      	ldr	r5, [pc, #48]	; (8006bb0 <__libc_init_array+0x38>)
 8006b7e:	4c0d      	ldr	r4, [pc, #52]	; (8006bb4 <__libc_init_array+0x3c>)
 8006b80:	1b64      	subs	r4, r4, r5
 8006b82:	10a4      	asrs	r4, r4, #2
 8006b84:	42a6      	cmp	r6, r4
 8006b86:	d109      	bne.n	8006b9c <__libc_init_array+0x24>
 8006b88:	2600      	movs	r6, #0
 8006b8a:	f000 f821 	bl	8006bd0 <_init>
 8006b8e:	4d0a      	ldr	r5, [pc, #40]	; (8006bb8 <__libc_init_array+0x40>)
 8006b90:	4c0a      	ldr	r4, [pc, #40]	; (8006bbc <__libc_init_array+0x44>)
 8006b92:	1b64      	subs	r4, r4, r5
 8006b94:	10a4      	asrs	r4, r4, #2
 8006b96:	42a6      	cmp	r6, r4
 8006b98:	d105      	bne.n	8006ba6 <__libc_init_array+0x2e>
 8006b9a:	bd70      	pop	{r4, r5, r6, pc}
 8006b9c:	00b3      	lsls	r3, r6, #2
 8006b9e:	58eb      	ldr	r3, [r5, r3]
 8006ba0:	4798      	blx	r3
 8006ba2:	3601      	adds	r6, #1
 8006ba4:	e7ee      	b.n	8006b84 <__libc_init_array+0xc>
 8006ba6:	00b3      	lsls	r3, r6, #2
 8006ba8:	58eb      	ldr	r3, [r5, r3]
 8006baa:	4798      	blx	r3
 8006bac:	3601      	adds	r6, #1
 8006bae:	e7f2      	b.n	8006b96 <__libc_init_array+0x1e>
 8006bb0:	08006f34 	.word	0x08006f34
 8006bb4:	08006f34 	.word	0x08006f34
 8006bb8:	08006f34 	.word	0x08006f34
 8006bbc:	08006f38 	.word	0x08006f38

08006bc0 <memset>:
 8006bc0:	0003      	movs	r3, r0
 8006bc2:	1882      	adds	r2, r0, r2
 8006bc4:	4293      	cmp	r3, r2
 8006bc6:	d100      	bne.n	8006bca <memset+0xa>
 8006bc8:	4770      	bx	lr
 8006bca:	7019      	strb	r1, [r3, #0]
 8006bcc:	3301      	adds	r3, #1
 8006bce:	e7f9      	b.n	8006bc4 <memset+0x4>

08006bd0 <_init>:
 8006bd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bd2:	46c0      	nop			; (mov r8, r8)
 8006bd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006bd6:	bc08      	pop	{r3}
 8006bd8:	469e      	mov	lr, r3
 8006bda:	4770      	bx	lr

08006bdc <_fini>:
 8006bdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bde:	46c0      	nop			; (mov r8, r8)
 8006be0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006be2:	bc08      	pop	{r3}
 8006be4:	469e      	mov	lr, r3
 8006be6:	4770      	bx	lr
