//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29190527
// Cuda compilation tools, release 11.1, V11.1.105
// Based on LLVM 3.4svn
//

.version 7.1
.target sm_80
.address_size 64

	// .globl	Fused_Cast_Reshape_Reshape_fusion_StridedSlice_ExpandDims_ExpandDims_fusion_S_more_parallel_17236571495020974842_kernel0

.visible .entry Fused_Cast_Reshape_Reshape_fusion_StridedSlice_ExpandDims_ExpandDims_fusion_S_more_parallel_17236571495020974842_kernel0(
	.param .u64 Fused_Cast_Reshape_Reshape_fusion_StridedSlice_ExpandDims_ExpandDims_fusion_S_more_parallel_17236571495020974842_kernel0_param_0,
	.param .u64 Fused_Cast_Reshape_Reshape_fusion_StridedSlice_ExpandDims_ExpandDims_fusion_S_more_parallel_17236571495020974842_kernel0_param_1,
	.param .u64 Fused_Cast_Reshape_Reshape_fusion_StridedSlice_ExpandDims_ExpandDims_fusion_S_more_parallel_17236571495020974842_kernel0_param_2,
	.param .u64 Fused_Cast_Reshape_Reshape_fusion_StridedSlice_ExpandDims_ExpandDims_fusion_S_more_parallel_17236571495020974842_kernel0_param_3,
	.param .u64 Fused_Cast_Reshape_Reshape_fusion_StridedSlice_ExpandDims_ExpandDims_fusion_S_more_parallel_17236571495020974842_kernel0_param_4,
	.param .u64 Fused_Cast_Reshape_Reshape_fusion_StridedSlice_ExpandDims_ExpandDims_fusion_S_more_parallel_17236571495020974842_kernel0_param_5,
	.param .u64 Fused_Cast_Reshape_Reshape_fusion_StridedSlice_ExpandDims_ExpandDims_fusion_S_more_parallel_17236571495020974842_kernel0_param_6,
	.param .u64 Fused_Cast_Reshape_Reshape_fusion_StridedSlice_ExpandDims_ExpandDims_fusion_S_more_parallel_17236571495020974842_kernel0_param_7,
	.param .u64 Fused_Cast_Reshape_Reshape_fusion_StridedSlice_ExpandDims_ExpandDims_fusion_S_more_parallel_17236571495020974842_kernel0_param_8,
	.param .u64 Fused_Cast_Reshape_Reshape_fusion_StridedSlice_ExpandDims_ExpandDims_fusion_S_more_parallel_17236571495020974842_kernel0_param_9,
	.param .u64 Fused_Cast_Reshape_Reshape_fusion_StridedSlice_ExpandDims_ExpandDims_fusion_S_more_parallel_17236571495020974842_kernel0_param_10
)
{
	.reg .pred 	%p<16>;
	.reg .f32 	%f<17>;
	.reg .b32 	%r<76>;
	.reg .b64 	%rd<48>;


	ld.param.u64 	%rd2, [Fused_Cast_Reshape_Reshape_fusion_StridedSlice_ExpandDims_ExpandDims_fusion_S_more_parallel_17236571495020974842_kernel0_param_0];
	ld.param.u64 	%rd3, [Fused_Cast_Reshape_Reshape_fusion_StridedSlice_ExpandDims_ExpandDims_fusion_S_more_parallel_17236571495020974842_kernel0_param_1];
	ld.param.u64 	%rd4, [Fused_Cast_Reshape_Reshape_fusion_StridedSlice_ExpandDims_ExpandDims_fusion_S_more_parallel_17236571495020974842_kernel0_param_2];
	ld.param.u64 	%rd5, [Fused_Cast_Reshape_Reshape_fusion_StridedSlice_ExpandDims_ExpandDims_fusion_S_more_parallel_17236571495020974842_kernel0_param_3];
	ld.param.u64 	%rd6, [Fused_Cast_Reshape_Reshape_fusion_StridedSlice_ExpandDims_ExpandDims_fusion_S_more_parallel_17236571495020974842_kernel0_param_4];
	ld.param.u64 	%rd7, [Fused_Cast_Reshape_Reshape_fusion_StridedSlice_ExpandDims_ExpandDims_fusion_S_more_parallel_17236571495020974842_kernel0_param_5];
	ld.param.u64 	%rd8, [Fused_Cast_Reshape_Reshape_fusion_StridedSlice_ExpandDims_ExpandDims_fusion_S_more_parallel_17236571495020974842_kernel0_param_6];
	ld.param.u64 	%rd9, [Fused_Cast_Reshape_Reshape_fusion_StridedSlice_ExpandDims_ExpandDims_fusion_S_more_parallel_17236571495020974842_kernel0_param_7];
	ld.param.u64 	%rd10, [Fused_Cast_Reshape_Reshape_fusion_StridedSlice_ExpandDims_ExpandDims_fusion_S_more_parallel_17236571495020974842_kernel0_param_8];
	ld.param.u64 	%rd11, [Fused_Cast_Reshape_Reshape_fusion_StridedSlice_ExpandDims_ExpandDims_fusion_S_more_parallel_17236571495020974842_kernel0_param_9];
	ld.param.u64 	%rd12, [Fused_Cast_Reshape_Reshape_fusion_StridedSlice_ExpandDims_ExpandDims_fusion_S_more_parallel_17236571495020974842_kernel0_param_10];
	mov.u32 	%r1, %ctaid.x;
	setp.lt.s32	%p1, %r1, 5;
	mov.u32 	%r2, %tid.x;
	@%p1 bra 	BB0_17;
	bra.uni 	BB0_1;

BB0_17:
	setp.gt.s32	%p12, %r2, 229;
	@%p12 bra 	BB0_20;

	shl.b32 	%r3, %r2, 2;
	mad.lo.s32 	%r46, %r1, 920, %r3;
	cvta.to.global.u64 	%rd32, %rd2;
	mul.wide.s32 	%rd33, %r46, 4;
	add.s64 	%rd34, %rd32, %rd33;
	ld.global.nc.v4.u32 	{%r47, %r48, %r49, %r50}, [%rd34];
	mul.hi.s32 	%r55, %r1, 1717986919;
	shr.u32 	%r56, %r55, 31;
	shr.s32 	%r57, %r55, 1;
	add.s32 	%r58, %r57, %r56;
	mul.lo.s32 	%r59, %r58, 5;
	sub.s32 	%r60, %r1, %r59;
	shr.s32 	%r61, %r2, 31;
	shr.u32 	%r62, %r61, 24;
	add.s32 	%r63, %r2, %r62;
	and.b32  	%r64, %r63, 1073741568;
	sub.s32 	%r65, %r2, %r64;
	shl.b32 	%r4, %r65, 2;
	mad.lo.s32 	%r66, %r60, 920, %r4;
	cvta.to.global.u64 	%rd35, %rd5;
	mul.wide.s32 	%rd36, %r66, 4;
	add.s64 	%rd37, %rd35, %rd36;
	cvt.rn.f32.s32	%f9, %r50;
	cvt.rn.f32.s32	%f10, %r49;
	cvt.rn.f32.s32	%f11, %r48;
	cvt.rn.f32.s32	%f12, %r47;
	st.global.v4.f32 	[%rd37], {%f12, %f11, %f10, %f9};
	cvta.to.global.u64 	%rd38, %rd6;
	add.s64 	%rd39, %rd38, %rd36;
	st.global.v4.f32 	[%rd39], {%f12, %f11, %f10, %f9};
	setp.gt.s32	%p13, %r2, 1;
	setp.ne.s32	%p14, %r1, 0;
	or.pred  	%p15, %p14, %p13;
	@%p15 bra 	BB0_20;

	mul.wide.s32 	%rd41, %r3, 4;
	add.s64 	%rd42, %rd32, %rd41;
	ld.global.nc.v4.u32 	{%r67, %r68, %r69, %r70}, [%rd42+18400];
	add.s32 	%r75, %r4, 4600;
	mul.wide.s32 	%rd44, %r75, 4;
	add.s64 	%rd45, %rd35, %rd44;
	cvt.rn.f32.s32	%f13, %r70;
	cvt.rn.f32.s32	%f14, %r69;
	cvt.rn.f32.s32	%f15, %r68;
	cvt.rn.f32.s32	%f16, %r67;
	st.global.v4.f32 	[%rd45], {%f16, %f15, %f14, %f13};
	add.s64 	%rd47, %rd38, %rd44;
	st.global.v4.f32 	[%rd47], {%f16, %f15, %f14, %f13};
	bra.uni 	BB0_20;

BB0_1:
	setp.lt.s32	%p2, %r1, 56;
	mul.lo.s32 	%r5, %r2, 3;
	mad.lo.s32 	%r6, %r1, 597, %r5;
	add.s32 	%r7, %r6, -63878;
	cvta.to.global.u64 	%rd13, %rd3;
	mul.wide.s32 	%rd14, %r7, 4;
	add.s64 	%rd1, %rd13, %rd14;
	@%p2 bra 	BB0_15;
	bra.uni 	BB0_2;

BB0_15:
	setp.gt.s32	%p11, %r2, 198;
	@%p11 bra 	BB0_20;

	ld.global.nc.u32 	%r42, [%rd1+243572];
	mad.lo.s32 	%r44, %r1, 199, %r2;
	add.s32 	%r45, %r44, -995;
	cvta.to.global.u64 	%rd29, %rd7;
	mul.wide.s32 	%rd30, %r45, 4;
	add.s64 	%rd31, %rd29, %rd30;
	st.global.u32 	[%rd31], %r42;
	bra.uni 	BB0_20;

BB0_2:
	setp.lt.s32	%p3, %r1, 107;
	@%p3 bra 	BB0_13;
	bra.uni 	BB0_3;

BB0_13:
	setp.gt.s32	%p10, %r2, 198;
	@%p10 bra 	BB0_20;

	ld.global.nc.u32 	%r38, [%rd1+121792];
	mad.lo.s32 	%r40, %r1, 199, %r2;
	add.s32 	%r41, %r40, -11144;
	cvta.to.global.u64 	%rd26, %rd8;
	mul.wide.s32 	%rd27, %r41, 4;
	add.s64 	%rd28, %rd26, %rd27;
	st.global.u32 	[%rd28], %r38;
	bra.uni 	BB0_20;

BB0_3:
	setp.lt.s32	%p4, %r1, 158;
	@%p4 bra 	BB0_11;
	bra.uni 	BB0_4;

BB0_11:
	setp.gt.s32	%p9, %r2, 198;
	@%p9 bra 	BB0_20;

	ld.global.nc.u32 	%r34, [%rd1];
	mad.lo.s32 	%r36, %r1, 199, %r2;
	add.s32 	%r37, %r36, -21293;
	cvta.to.global.u64 	%rd23, %rd9;
	mul.wide.s32 	%rd24, %r37, 4;
	add.s64 	%rd25, %rd23, %rd24;
	st.global.u32 	[%rd25], %r34;
	bra.uni 	BB0_20;

BB0_4:
	setp.lt.s32	%p5, %r1, 206;
	@%p5 bra 	BB0_10;
	bra.uni 	BB0_5;

BB0_10:
	shl.b32 	%r15, %r1, 10;
	shl.b32 	%r16, %r2, 2;
	add.s32 	%r17, %r15, %r16;
	add.s32 	%r18, %r17, -161792;
	cvta.to.global.u64 	%rd17, %rd4;
	mul.wide.s32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd19];
	add.s32 	%r19, %r1, -158;
	mul.hi.s32 	%r20, %r19, 715827883;
	shr.u32 	%r21, %r20, 31;
	shr.u32 	%r22, %r20, 3;
	add.s32 	%r23, %r22, %r21;
	mul.lo.s32 	%r24, %r23, 48;
	sub.s32 	%r25, %r19, %r24;
	shl.b32 	%r26, %r25, 10;
	shr.s32 	%r27, %r2, 31;
	shr.u32 	%r28, %r27, 24;
	add.s32 	%r29, %r2, %r28;
	and.b32  	%r30, %r29, 1073741568;
	sub.s32 	%r31, %r2, %r30;
	shl.b32 	%r32, %r31, 2;
	add.s32 	%r33, %r32, %r26;
	cvta.to.global.u64 	%rd20, %rd10;
	mul.wide.s32 	%rd21, %r33, 4;
	add.s64 	%rd22, %rd20, %rd21;
	st.global.v4.f32 	[%rd22], {%f1, %f2, %f3, %f4};
	bra.uni 	BB0_20;

BB0_5:
	setp.lt.s32	%p6, %r1, 207;
	@%p6 bra 	BB0_8;
	bra.uni 	BB0_6;

BB0_8:
	setp.gt.s32	%p8, %r2, 0;
	@%p8 bra 	BB0_20;

	cvta.to.global.u64 	%rd16, %rd11;
	mov.u32 	%r13, 0;
	st.global.u32 	[%rd16], %r13;
	bra.uni 	BB0_20;

BB0_6:
	setp.gt.s32	%p7, %r2, 0;
	@%p7 bra 	BB0_20;

	cvta.to.global.u64 	%rd15, %rd12;
	mov.u32 	%r12, 0;
	st.global.u32 	[%rd15], %r12;

BB0_20:
	ret;
}


