Analysis & Synthesis report for capacitive_sensor
Mon Apr 09 19:15:58 2018
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Mon Apr 09 19:15:58 2018               ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name                      ; capacitive_sensor                               ;
; Top-level Entity Name              ; skeleton                                        ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; skeleton           ; capacitive_sensor  ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Mon Apr 09 19:15:37 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off capacitive_sensor -c capacitive_sensor
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Qsys system entity "debugger.qsys"
Info (12250): 2018.04.09.19:15:55 Progress: Loading capacitive_sensor/debugger.qsys
Info (12250): 2018.04.09.19:15:55 Progress: Reading input file
Info (12250): 2018.04.09.19:15:55 Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 16.0]
Info (12250): 2018.04.09.19:15:55 Progress: Parameterizing module in_system_sources_probes_0
Info (12250): 2018.04.09.19:15:55 Progress: Building connections
Info (12250): 2018.04.09.19:15:55 Progress: Parameterizing connections
Info (12250): 2018.04.09.19:15:55 Progress: Validating
Info (12250): 2018.04.09.19:15:56 Progress: Done reading input file
Info (12250): Debugger: Generating debugger "debugger" for QUARTUS_SYNTH
Info (12250): In_system_sources_probes_0: "debugger" instantiated altera_in_system_sources_probes "in_system_sources_probes_0"
Info (12250): Debugger: Done "debugger" with 2 modules, 2 files
Info (12249): Finished elaborating Qsys system entity "debugger.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file debugger/synthesis/debugger.v
    Info (12023): Found entity 1: debugger File: C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/debugger/synthesis/debugger.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file debugger/synthesis/submodules/altsource_probe_top.v
    Info (12023): Found entity 1: altsource_probe_top File: C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/debugger/synthesis/submodules/altsource_probe_top.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file lcd.sv
    Info (12023): Found entity 1: lcd File: C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/lcd.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file skeleton.v
    Info (12023): Found entity 1: skeleton File: C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/skeleton.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file capacitive_sensor.v
    Info (12023): Found entity 1: capacitive_sensor File: C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/capacitive_sensor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/probes/probes.v
    Info (12023): Found entity 1: probes File: C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/db/ip/probes/probes.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file output_files/capacitive_sensor_array.v
    Info (12023): Found entity 1: capacitive_sensor_array File: C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/output_files/capacitive_sensor_array.v Line: 1
Info (15248): File "c:/users/student/documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/db/ip/debugger/debugger.v" is a duplicate of already analyzed file "C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/debugger/synthesis/debugger.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/debugger/debugger.v
Info (15248): File "c:/users/student/documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/db/ip/debugger/submodules/altsource_probe_top.v" is a duplicate of already analyzed file "C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/debugger/synthesis/submodules/altsource_probe_top.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/debugger/submodules/altsource_probe_top.v
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(31): created implicit net for "i" File: C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/skeleton.v Line: 31
Error (10773): Verilog HDL error at capacitive_sensor_array.v(10): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions File: C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/output_files/capacitive_sensor_array.v Line: 10
Error (10161): Verilog HDL error at capacitive_sensor_array.v(18): object "capacitors_charged_count" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/output_files/capacitive_sensor_array.v Line: 18
Error (10137): Verilog HDL Procedural Assignment error at capacitive_sensor_array.v(31): object "sensors_out" on left-hand side of assignment must have a variable data type File: C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/output_files/capacitive_sensor_array.v Line: 31
Error (10137): Verilog HDL Procedural Assignment error at capacitive_sensor_array.v(35): object "sensors_out" on left-hand side of assignment must have a variable data type File: C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/output_files/capacitive_sensor_array.v Line: 35
Error (10161): Verilog HDL error at capacitive_sensor_array.v(37): object "capacitors_charged_count" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/output_files/capacitive_sensor_array.v Line: 37
Error (10137): Verilog HDL Procedural Assignment error at capacitive_sensor_array.v(41): object "sensors_out" on left-hand side of assignment must have a variable data type File: C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/output_files/capacitive_sensor_array.v Line: 41
Error (10137): Verilog HDL Procedural Assignment error at capacitive_sensor_array.v(47): object "sensors_out" on left-hand side of assignment must have a variable data type File: C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/output_files/capacitive_sensor_array.v Line: 47
Error (10161): Verilog HDL error at capacitive_sensor.v(1): object "capacitor_charged" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/capacitive_sensor.v Line: 1
Error (10206): Verilog HDL Module Declaration error at capacitive_sensor.v(4): top module port "capacitors_charged" is not found in the port list File: C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/capacitive_sensor.v Line: 4
Error (10161): Verilog HDL error at capacitive_sensor.v(26): object "capacitor_charged" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/capacitive_sensor.v Line: 26
Error (10161): Verilog HDL error at capacitive_sensor.v(30): object "capacitor_charged" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/capacitive_sensor.v Line: 30
Error (10161): Verilog HDL error at capacitive_sensor.v(31): object "count_reg" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/capacitive_sensor.v Line: 31
Error (10044): Verilog HDL error at skeleton.v(27): expression cannot reference entire array "final_counts" File: C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/skeleton.v Line: 27
Error (10048): Verilog HDL error at skeleton.v(27): values cannot be assigned directly to all or part of array "final_counts" - assignments must be made to individual elements only File: C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/skeleton.v Line: 27
Info (144001): Generated suppressed messages file C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/output_files/capacitive_sensor.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 14 errors, 2 warnings
    Error: Peak virtual memory: 853 megabytes
    Error: Processing ended: Mon Apr 09 19:15:58 2018
    Error: Elapsed time: 00:00:21
    Error: Total CPU time (on all processors): 00:00:43


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/output_files/capacitive_sensor.map.smsg.


