<html><head><title>Icestorm: STXR (64-bit) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>STXR (64-bit)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  stxr w0, x1, [x6]
  nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 0</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires (minus 70 nops): 1.000</p><p>Issues: 1.000</p><p>Integer unit issues: 0.001</p><p>Load/store unit issues: 1.000</p><p>SIMD/FP unit issues: 0.000</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch ldst uop (58)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map ldst uop (7d)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td></tr></thead><tr><td>71005</td><td>34206</td><td>1003</td><td>1</td><td>1002</td><td>1000</td><td>4000</td><td>1000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td></tr><tr><td>71004</td><td>33866</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>4000</td><td>1000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td></tr><tr><td>71004</td><td>33860</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>4000</td><td>1000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td></tr><tr><td>71004</td><td>33858</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>4000</td><td>1000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td></tr><tr><td>71004</td><td>33860</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>4000</td><td>1000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td></tr><tr><td>71004</td><td>33858</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>4000</td><td>1000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td></tr><tr><td>71004</td><td>33861</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>4000</td><td>1000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td></tr><tr><td>71004</td><td>33858</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>4000</td><td>1000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td></tr><tr><td>71004</td><td>33877</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>4000</td><td>1000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td></tr><tr><td>71004</td><td>33859</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>4000</td><td>1000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td></tr></table></div></div></div></div><h2>Test 2: throughput</h2><div style="margin-left: 40px"><p>Code:</p><pre>  stxr w0, x1, [x6]
  add x6, x6, 8</pre><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 2.3395</p><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>20209</td><td>24098</td><td>20387</td><td>10279</td><td>10108</td><td>10280</td><td>10005</td><td>35493</td><td>251860</td><td>20110</td><td>10205</td><td>10005</td><td>10205</td><td>20010</td><td>10004</td><td>10000</td><td>10100</td></tr><tr><td>20204</td><td>23398</td><td>20104</td><td>10104</td><td>10000</td><td>10105</td><td>10004</td><td>35473</td><td>252331</td><td>20108</td><td>10204</td><td>10004</td><td>10204</td><td>20008</td><td>10003</td><td>10000</td><td>10100</td></tr><tr><td>20204</td><td>23399</td><td>20103</td><td>10103</td><td>10000</td><td>10104</td><td>10004</td><td>35473</td><td>252175</td><td>20108</td><td>10204</td><td>10004</td><td>10204</td><td>20008</td><td>10003</td><td>10000</td><td>10100</td></tr><tr><td>20204</td><td>23394</td><td>20103</td><td>10103</td><td>10000</td><td>10104</td><td>10004</td><td>35473</td><td>252136</td><td>20108</td><td>10204</td><td>10004</td><td>10204</td><td>20008</td><td>10003</td><td>10000</td><td>10100</td></tr><tr><td>20204</td><td>23405</td><td>20103</td><td>10103</td><td>10000</td><td>10104</td><td>10004</td><td>35473</td><td>252067</td><td>20108</td><td>10204</td><td>10004</td><td>10204</td><td>20008</td><td>10003</td><td>10000</td><td>10100</td></tr><tr><td>20204</td><td>23406</td><td>20103</td><td>10103</td><td>10000</td><td>10104</td><td>10004</td><td>35473</td><td>252058</td><td>20108</td><td>10204</td><td>10004</td><td>10204</td><td>20008</td><td>10003</td><td>10000</td><td>10100</td></tr><tr><td>20204</td><td>23386</td><td>20103</td><td>10103</td><td>10000</td><td>10104</td><td>10004</td><td>35473</td><td>252206</td><td>20108</td><td>10204</td><td>10004</td><td>10204</td><td>20008</td><td>10003</td><td>10000</td><td>10100</td></tr><tr><td>20204</td><td>23418</td><td>20103</td><td>10103</td><td>10000</td><td>10104</td><td>10004</td><td>35473</td><td>252301</td><td>20108</td><td>10204</td><td>10004</td><td>10204</td><td>20008</td><td>10003</td><td>10000</td><td>10100</td></tr><tr><td>20204</td><td>23310</td><td>20103</td><td>10103</td><td>10000</td><td>10104</td><td>10004</td><td>35473</td><td>251620</td><td>20108</td><td>10204</td><td>10004</td><td>10204</td><td>20008</td><td>10003</td><td>10000</td><td>10100</td></tr><tr><td>20204</td><td>23415</td><td>20103</td><td>10103</td><td>10000</td><td>10104</td><td>10034</td><td>35809</td><td>253198</td><td>20168</td><td>10234</td><td>10034</td><td>10204</td><td>20008</td><td>10003</td><td>10000</td><td>10100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 2.3899</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>20029</td><td>25582</td><td>20241</td><td>10152</td><td>10089</td><td>10157</td><td>10004</td><td>35248</td><td>258495</td><td>20018</td><td>10024</td><td>10004</td><td>10025</td><td>20010</td><td>10004</td><td>10000</td><td>10010</td></tr><tr><td>20024</td><td>23889</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>35235</td><td>258724</td><td>20010</td><td>10020</td><td>10000</td><td>10020</td><td>20000</td><td>10001</td><td>10000</td><td>10010</td></tr><tr><td>20024</td><td>23937</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>35235</td><td>258612</td><td>20010</td><td>10020</td><td>10000</td><td>10020</td><td>20000</td><td>10001</td><td>10000</td><td>10010</td></tr><tr><td>20024</td><td>23831</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>35235</td><td>258040</td><td>20010</td><td>10020</td><td>10000</td><td>10020</td><td>20000</td><td>10001</td><td>10000</td><td>10010</td></tr><tr><td>20024</td><td>23855</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>35235</td><td>257644</td><td>20010</td><td>10020</td><td>10000</td><td>10020</td><td>20000</td><td>10001</td><td>10000</td><td>10010</td></tr><tr><td>20024</td><td>23784</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>35235</td><td>258622</td><td>20010</td><td>10020</td><td>10000</td><td>10020</td><td>20000</td><td>10001</td><td>10000</td><td>10010</td></tr><tr><td>20024</td><td>23909</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>35235</td><td>258595</td><td>20010</td><td>10020</td><td>10000</td><td>10020</td><td>20000</td><td>10001</td><td>10000</td><td>10010</td></tr><tr><td>20024</td><td>23924</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>35235</td><td>258783</td><td>20010</td><td>10020</td><td>10000</td><td>10020</td><td>20000</td><td>10001</td><td>10000</td><td>10010</td></tr><tr><td>20024</td><td>23904</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>35235</td><td>258467</td><td>20010</td><td>10020</td><td>10000</td><td>10020</td><td>20000</td><td>10001</td><td>10000</td><td>10010</td></tr><tr><td>20024</td><td>23899</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>35235</td><td>258422</td><td>20010</td><td>10020</td><td>10000</td><td>10020</td><td>20000</td><td>10001</td><td>10000</td><td>10010</td></tr></table></div></div></div></div><h2>Test 3: throughput</h2><div style="margin-left: 40px"><p>Code:</p><pre>  stxr w0, x1, [x6]</pre><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, 8</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 3.0040</p><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>10205</td><td>20519</td><td>10119</td><td>101</td><td>10018</td><td>100</td><td>10000</td><td>300</td><td>528855</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>20008</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>30040</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>528713</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>20008</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>30040</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>528713</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>20008</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>30040</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>528713</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>20008</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>30040</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>528713</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>20008</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>30040</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>528713</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>20008</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>30048</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>528857</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>20008</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>30040</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>528713</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>20008</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>30040</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>528713</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>20008</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>30040</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>528713</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>20008</td><td>1</td><td>10000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 3.0047</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>10025</td><td>20160</td><td>10029</td><td>11</td><td>10018</td><td>10</td><td>10000</td><td>30</td><td>528855</td><td>10010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>1</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>30047</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10000</td><td>30</td><td>528855</td><td>10010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>1</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>30047</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10000</td><td>30</td><td>528855</td><td>10010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>1</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>30047</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10000</td><td>30</td><td>528855</td><td>10010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>1</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>30047</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10000</td><td>30</td><td>528855</td><td>10010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>1</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>30047</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10000</td><td>30</td><td>528855</td><td>10010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>1</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>30047</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10000</td><td>30</td><td>528855</td><td>10010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>1</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>30047</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10000</td><td>30</td><td>528855</td><td>10010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>1</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>30047</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10000</td><td>30</td><td>528855</td><td>10010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>1</td><td>10000</td><td>10</td></tr><tr><td>10025</td><td>30094</td><td>10029</td><td>11</td><td>10018</td><td>10</td><td>10000</td><td>30</td><td>528855</td><td>10010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>1</td><td>10000</td><td>10</td></tr></table></div></div></div></div></body></html>