# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# 
# stdin: <EOF>
vsim work.macs_testbench
# vsim work.macs_testbench 
# Start time: 11:09:15 on Feb 14,2024
# ** Error (suppressible): (vsim-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Error loading design
# End time: 11:09:15 on Feb 14,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.multiplier
# vsim work.multiplier 
# Start time: 11:09:21 on Feb 14,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera_mf.altera_mf_components
# Loading work.multiplier(rtl)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.parallel_adder(syn)#1
vsim work.macs_testbench
# End time: 11:09:31 on Feb 14,2024, Elapsed time: 0:00:10
# Errors: 0, Warnings: 0
# vsim work.macs_testbench 
# Start time: 11:09:31 on Feb 14,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera_mf.altera_mf_components
# Loading lpm.lpm_components
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.macs_testbench(testbench)#1
# Loading work.parallel_adder(syn)#1
vsim -voptargs=+acc work.macs_testbench
# End time: 11:10:00 on Feb 14,2024, Elapsed time: 0:00:29
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.macs_testbench 
# Start time: 11:10:00 on Feb 14,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.macs_testbench(testbench)#1
# Loading work.macs(rtl)#1
# Loading altera_mf.altera_mf_components
# Loading work.multiplier(rtl)#1
# Loading work.parallel_adder(syn)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.parallel_add(behaviour)#1
# Loading work.sub_adder(syn)#1
# Loading lpm.lpm_components
# Loading ieee.std_logic_signed(body)
# Loading lpm.lpm_add_sub(lpm_syn)#1
# Loading lpm.lpm_add_sub_unsigned(lpm_syn)#1
add wave -position insertpoint  \
sim:/macs_testbench/clk_tb \
sim:/macs_testbench/rst_tb \
sim:/macs_testbench/start_tb \
sim:/macs_testbench/dataa_tb \
sim:/macs_testbench/datab_tb \
sim:/macs_testbench/res_tb
run 150 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /macs_testbench/DUT/add/LPM_ADD_SUB_component/L1/U
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /macs_testbench/DUT/add/LPM_ADD_SUB_component/L1/U
