{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1719458973236 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719458973236 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 27 00:29:33 2024 " "Processing started: Thu Jun 27 00:29:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719458973236 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458973236 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rv32 -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off rv32 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458973236 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1719458973568 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1719458973568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_norm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpu_norm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_norm " "Found entity 1: fpu_norm" {  } { { "fpu_norm.sv" "" { Text "D:/e5rv32/fpu_norm.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458982636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458982636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_mult.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpu_mult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_mult " "Found entity 1: fpu_mult" {  } { { "fpu_mult.sv" "" { Text "D:/e5rv32/fpu_mult.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458982637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458982637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_itof.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpu_itof.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_itof " "Found entity 1: fpu_itof" {  } { { "fpu_itof.sv" "" { Text "D:/e5rv32/fpu_itof.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458982638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458982638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_ftoi.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpu_ftoi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_ftoi " "Found entity 1: fpu_ftoi" {  } { { "fpu_ftoi.sv" "" { Text "D:/e5rv32/fpu_ftoi.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458982639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458982639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_defs.sv 1 0 " "Found 1 design units, including 0 entities, in source file fpu_defs.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpu_defs (SystemVerilog) " "Found design unit 1: fpu_defs (SystemVerilog)" {  } { { "fpu_defs.sv" "" { Text "D:/e5rv32/fpu_defs.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458982641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458982641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_add.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpu_add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_add " "Found entity 1: fpu_add" {  } { { "fpu_add.sv" "" { Text "D:/e5rv32/fpu_add.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458982642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458982642 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fpu.sv(309) " "Verilog HDL information at fpu.sv(309): always construct contains both blocking and non-blocking assignments" {  } { { "fpu.sv" "" { Text "D:/e5rv32/fpu.sv" 309 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1719458982643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpu " "Found entity 1: fpu" {  } { { "fpu.sv" "" { Text "D:/e5rv32/fpu.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458982644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458982644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r32x32.sv 1 1 " "Found 1 design units, including 1 entities, in source file r32x32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 r32x32 " "Found entity 1: r32x32" {  } { { "r32x32.sv" "" { Text "D:/e5rv32/r32x32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458982644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458982644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipereg_mw.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipereg_mw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipereg_MW " "Found entity 1: pipereg_MW" {  } { { "pipereg_MW.sv" "" { Text "D:/e5rv32/pipereg_MW.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458982645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458982645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipereg_fd.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipereg_fd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipereg_FD " "Found entity 1: pipereg_FD" {  } { { "pipereg_FD.sv" "" { Text "D:/e5rv32/pipereg_FD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458982646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458982646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipereg_em.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipereg_em.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipereg_EM " "Found entity 1: pipereg_EM" {  } { { "pipereg_EM.sv" "" { Text "D:/e5rv32/pipereg_EM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458982647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458982647 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pipereg_DE.sv(11) " "Verilog HDL information at pipereg_DE.sv(11): always construct contains both blocking and non-blocking assignments" {  } { { "pipereg_DE.sv" "" { Text "D:/e5rv32/pipereg_DE.sv" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1719458982648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipereg_de.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipereg_de.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipereg_DE " "Found entity 1: pipereg_DE" {  } { { "pipereg_DE.sv" "" { Text "D:/e5rv32/pipereg_DE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458982648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458982648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.bdf" "" { Schematic "D:/e5rv32/top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458982649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458982649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipehazard.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipehazard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipehazard " "Found entity 1: pipehazard" {  } { { "pipehazard.sv" "" { Text "D:/e5rv32/pipehazard.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458982650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458982650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.sv" "" { Text "D:/e5rv32/mux3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458982650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458982650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "D:/e5rv32/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458982651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458982651 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "immbuilder.sv(11) " "Verilog HDL warning at immbuilder.sv(11): extended using \"x\" or \"z\"" {  } { { "immbuilder.sv" "" { Text "D:/e5rv32/immbuilder.sv" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1719458982652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immbuilder.sv 1 1 " "Found 1 design units, including 1 entities, in source file immbuilder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 immbuilder " "Found entity 1: immbuilder" {  } { { "immbuilder.sv" "" { Text "D:/e5rv32/immbuilder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458982652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458982652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_d.sv 1 1 " "Found 1 design units, including 1 entities, in source file ff_d.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ff_d " "Found entity 1: ff_d" {  } { { "ff_d.sv" "" { Text "D:/e5rv32/ff_d.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458982653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458982653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_op.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco_op.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco_op " "Found entity 1: deco_op" {  } { { "deco_op.sv" "" { Text "D:/e5rv32/deco_op.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458982654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458982654 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BRANCH branch deco_jmp.sv(4) " "Verilog HDL Declaration information at deco_jmp.sv(4): object \"BRANCH\" differs only in case from object \"branch\" in the same scope" {  } { { "deco_jmp.sv" "" { Text "D:/e5rv32/deco_jmp.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719458982655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_jmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco_jmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco_jmp " "Found entity 1: deco_jmp" {  } { { "deco_jmp.sv" "" { Text "D:/e5rv32/deco_jmp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458982655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458982655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_mw.sv 1 1 " "Found 1 design units, including 1 entities, in source file ctrl_mw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_MW " "Found entity 1: ctrl_MW" {  } { { "ctrl_MW.sv" "" { Text "D:/e5rv32/ctrl_MW.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458982656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458982656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_em.sv 1 1 " "Found 1 design units, including 1 entities, in source file ctrl_em.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_EM " "Found entity 1: ctrl_EM" {  } { { "ctrl_EM.sv" "" { Text "D:/e5rv32/ctrl_EM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458982656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458982656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_de.sv 1 1 " "Found 1 design units, including 1 entities, in source file ctrl_de.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_DE " "Found entity 1: ctrl_DE" {  } { { "ctrl_DE.sv" "" { Text "D:/e5rv32/ctrl_DE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458982657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458982657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cons.sv 1 1 " "Found 1 design units, including 1 entities, in source file cons.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cons " "Found entity 1: cons" {  } { { "cons.sv" "" { Text "D:/e5rv32/cons.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458982658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458982658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.sv 1 1 " "Found 1 design units, including 1 entities, in source file add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "add.sv" "" { Text "D:/e5rv32/add.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458982659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458982659 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(55) " "Verilog HDL warning at alu.sv(55): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "D:/e5rv32/alu.sv" 55 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1719458982660 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(69) " "Verilog HDL warning at alu.sv(69): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "D:/e5rv32/alu.sv" 69 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1719458982660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "D:/e5rv32/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458982660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458982660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2p.v 1 1 " "Found 1 design units, including 1 entities, in source file ram2p.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram2p " "Found entity 1: ram2p" {  } { { "ram2p.v" "" { Text "D:/e5rv32/ram2p.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458982661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458982661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpu_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_ff " "Found entity 1: fpu_ff" {  } { { "fpu_ff.sv" "" { Text "D:/e5rv32/fpu_ff.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458982662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458982662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_exc.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpu_exc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_exc " "Found entity 1: fpu_exc" {  } { { "fpu_exc.sv" "" { Text "D:/e5rv32/fpu_exc.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458982663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458982663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.sv" "" { Text "D:/e5rv32/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458982664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458982664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_div.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpu_div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_div " "Found entity 1: fpu_div" {  } { { "fpu_div.sv" "" { Text "D:/e5rv32/fpu_div.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458982665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458982665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_preprocess.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpu_preprocess.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_preprocess " "Found entity 1: fpu_preprocess" {  } { { "fpu_preprocess.sv" "" { Text "D:/e5rv32/fpu_preprocess.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458982666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458982666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nrbd_nrsc_tp.sv 1 1 " "Found 1 design units, including 1 entities, in source file nrbd_nrsc_tp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nrbd_nrsc_tp " "Found entity 1: nrbd_nrsc_tp" {  } { { "nrbd_nrsc_tp.sv" "" { Text "D:/e5rv32/nrbd_nrsc_tp.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458982667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458982667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iteration_div_sqrt.sv 1 1 " "Found 1 design units, including 1 entities, in source file iteration_div_sqrt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 iteration_div_sqrt " "Found entity 1: iteration_div_sqrt" {  } { { "iteration_div_sqrt.sv" "" { Text "D:/e5rv32/iteration_div_sqrt.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458982668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458982668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iteration_div_sqrt_first.sv 1 1 " "Found 1 design units, including 1 entities, in source file iteration_div_sqrt_first.sv" { { "Info" "ISGN_ENTITY_NAME" "1 iteration_div_sqrt_first " "Found entity 1: iteration_div_sqrt_first" {  } { { "iteration_div_sqrt_first.sv" "" { Text "D:/e5rv32/iteration_div_sqrt_first.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458982669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458982669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_control_tp.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpu_control_tp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_control_tp " "Found entity 1: fpu_control_tp" {  } { { "fpu_control_tp.sv" "" { Text "D:/e5rv32/fpu_control_tp.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458982672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458982672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_norm_div_sqrt.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpu_norm_div_sqrt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_norm_div_sqrt " "Found entity 1: fpu_norm_div_sqrt" {  } { { "fpu_norm_div_sqrt.sv" "" { Text "D:/e5rv32/fpu_norm_div_sqrt.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458982673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458982673 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Mant_res_DO fpu_div.sv(158) " "Verilog HDL Implicit Net warning at fpu_div.sv(158): created implicit net for \"Mant_res_DO\"" {  } { { "fpu_div.sv" "" { Text "D:/e5rv32/fpu_div.sv" 158 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458982674 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Exp_res_DO fpu_div.sv(159) " "Verilog HDL Implicit Net warning at fpu_div.sv(159): created implicit net for \"Exp_res_DO\"" {  } { { "fpu_div.sv" "" { Text "D:/e5rv32/fpu_div.sv" 159 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458982674 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Sign_res_DO fpu_div.sv(160) " "Verilog HDL Implicit Net warning at fpu_div.sv(160): created implicit net for \"Sign_res_DO\"" {  } { { "fpu_div.sv" "" { Text "D:/e5rv32/fpu_div.sv" 160 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458982674 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Exp_OF_SO fpu_div.sv(161) " "Verilog HDL Implicit Net warning at fpu_div.sv(161): created implicit net for \"Exp_OF_SO\"" {  } { { "fpu_div.sv" "" { Text "D:/e5rv32/fpu_div.sv" 161 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458982674 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Exp_UF_SO fpu_div.sv(162) " "Verilog HDL Implicit Net warning at fpu_div.sv(162): created implicit net for \"Exp_UF_SO\"" {  } { { "fpu_div.sv" "" { Text "D:/e5rv32/fpu_div.sv" 162 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458982674 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Div_zero_SO fpu_div.sv(163) " "Verilog HDL Implicit Net warning at fpu_div.sv(163): created implicit net for \"Div_zero_SO\"" {  } { { "fpu_div.sv" "" { Text "D:/e5rv32/fpu_div.sv" 163 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458982674 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1719458982749 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "r32x32 inst26 " "Block or symbol \"r32x32\" of instance \"inst26\" overlaps another block or symbol" {  } { { "top.bdf" "" { Schematic "D:/e5rv32/top.bdf" { { -688 -200 -24 -544 "inst26" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1719458982752 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "deco_jmp inst8 " "Block or symbol \"deco_jmp\" of instance \"inst8\" overlaps another block or symbol" {  } { { "top.bdf" "" { Schematic "D:/e5rv32/top.bdf" { { 144 1144 1328 288 "inst8" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1719458982752 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "zero " "Pin \"zero\" is missing source" {  } { { "top.bdf" "" { Schematic "D:/e5rv32/top.bdf" { { 296 1080 1256 312 "zero" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1719458982752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipehazard pipehazard:inst13 " "Elaborating entity \"pipehazard\" for hierarchy \"pipehazard:inst13\"" {  } { { "top.bdf" "inst13" { Schematic "D:/e5rv32/top.bdf" { { -120 2144 2384 216 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458982754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_EM ctrl_EM:inst5 " "Elaborating entity \"ctrl_EM\" for hierarchy \"ctrl_EM:inst5\"" {  } { { "top.bdf" "inst5" { Schematic "D:/e5rv32/top.bdf" { { 24 1448 1656 168 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458982755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_DE ctrl_DE:inst4 " "Elaborating entity \"ctrl_DE\" for hierarchy \"ctrl_DE:inst4\"" {  } { { "top.bdf" "inst4" { Schematic "D:/e5rv32/top.bdf" { { -24 696 952 280 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458982756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco_op deco_op:inst9 " "Elaborating entity \"deco_op\" for hierarchy \"deco_op:inst9\"" {  } { { "top.bdf" "inst9" { Schematic "D:/e5rv32/top.bdf" { { 40 312 536 280 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458982757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipereg_FD pipereg_FD:inst16 " "Elaborating entity \"pipereg_FD\" for hierarchy \"pipereg_FD:inst16\"" {  } { { "top.bdf" "inst16" { Schematic "D:/e5rv32/top.bdf" { { -296 -120 112 -152 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458982759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram2p ram2p:inst2 " "Elaborating entity \"ram2p\" for hierarchy \"ram2p:inst2\"" {  } { { "top.bdf" "inst2" { Schematic "D:/e5rv32/top.bdf" { { -328 1864 2120 -144 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458982765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram2p:inst2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram2p:inst2\|altsyncram:altsyncram_component\"" {  } { { "ram2p.v" "altsyncram_component" { Text "D:/e5rv32/ram2p.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458982889 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram2p:inst2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram2p:inst2\|altsyncram:altsyncram_component\"" {  } { { "ram2p.v" "" { Text "D:/e5rv32/ram2p.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458982891 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram2p:inst2\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram2p:inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458982891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458982891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458982891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458982891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458982891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458982891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./pruebas/fputest.mif " "Parameter \"init_file\" = \"./pruebas/fputest.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458982891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458982891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458982891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458982891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458982891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458982891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458982891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458982891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458982891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458982891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458982891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458982891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458982891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458982891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458982891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458982891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458982891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458982891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458982891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458982891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458982891 ""}  } { { "ram2p.v" "" { Text "D:/e5rv32/ram2p.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719458982891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1vj2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1vj2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1vj2 " "Found entity 1: altsyncram_1vj2" {  } { { "db/altsyncram_1vj2.tdf" "" { Text "D:/e5rv32/db/altsyncram_1vj2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458982938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458982938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1vj2 ram2p:inst2\|altsyncram:altsyncram_component\|altsyncram_1vj2:auto_generated " "Elaborating entity \"altsyncram_1vj2\" for hierarchy \"ram2p:inst2\|altsyncram:altsyncram_component\|altsyncram_1vj2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458982938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_d0b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_d0b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_d0b " "Found entity 1: decode_d0b" {  } { { "db/decode_d0b.tdf" "" { Text "D:/e5rv32/db/decode_d0b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458982976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458982976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_d0b ram2p:inst2\|altsyncram:altsyncram_component\|altsyncram_1vj2:auto_generated\|decode_d0b:decode2 " "Elaborating entity \"decode_d0b\" for hierarchy \"ram2p:inst2\|altsyncram:altsyncram_component\|altsyncram_1vj2:auto_generated\|decode_d0b:decode2\"" {  } { { "db/altsyncram_1vj2.tdf" "decode2" { Text "D:/e5rv32/db/altsyncram_1vj2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458982977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_6ca.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_6ca.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_6ca " "Found entity 1: decode_6ca" {  } { { "db/decode_6ca.tdf" "" { Text "D:/e5rv32/db/decode_6ca.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458983010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458983010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6ca ram2p:inst2\|altsyncram:altsyncram_component\|altsyncram_1vj2:auto_generated\|decode_6ca:rden_decode_a " "Elaborating entity \"decode_6ca\" for hierarchy \"ram2p:inst2\|altsyncram:altsyncram_component\|altsyncram_1vj2:auto_generated\|decode_6ca:rden_decode_a\"" {  } { { "db/altsyncram_1vj2.tdf" "rden_decode_a" { Text "D:/e5rv32/db/altsyncram_1vj2.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458983011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_asb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_asb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_asb " "Found entity 1: mux_asb" {  } { { "db/mux_asb.tdf" "" { Text "D:/e5rv32/db/mux_asb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458983046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458983046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_asb ram2p:inst2\|altsyncram:altsyncram_component\|altsyncram_1vj2:auto_generated\|mux_asb:mux4 " "Elaborating entity \"mux_asb\" for hierarchy \"ram2p:inst2\|altsyncram:altsyncram_component\|altsyncram_1vj2:auto_generated\|mux_asb:mux4\"" {  } { { "db/altsyncram_1vj2.tdf" "mux4" { Text "D:/e5rv32/db/altsyncram_1vj2.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458983047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cons cons:inst " "Elaborating entity \"cons\" for hierarchy \"cons:inst\"" {  } { { "top.bdf" "inst" { Schematic "D:/e5rv32/top.bdf" { { -360 -464 -280 -248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458983052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff_d ff_d:inst1 " "Elaborating entity \"ff_d\" for hierarchy \"ff_d:inst1\"" {  } { { "top.bdf" "inst1" { Schematic "D:/e5rv32/top.bdf" { { -216 -416 -256 -104 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458983053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:inst11 " "Elaborating entity \"mux2\" for hierarchy \"mux2:inst11\"" {  } { { "top.bdf" "inst11" { Schematic "D:/e5rv32/top.bdf" { { -40 32 200 72 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458983054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco_jmp deco_jmp:inst8 " "Elaborating entity \"deco_jmp\" for hierarchy \"deco_jmp:inst8\"" {  } { { "top.bdf" "inst8" { Schematic "D:/e5rv32/top.bdf" { { 144 1144 1328 288 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458983055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst3 " "Elaborating entity \"alu\" for hierarchy \"alu:inst3\"" {  } { { "top.bdf" "inst3" { Schematic "D:/e5rv32/top.bdf" { { -544 1208 1376 -400 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458983056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 mux3:inst12 " "Elaborating entity \"mux3\" for hierarchy \"mux3:inst12\"" {  } { { "top.bdf" "inst12" { Schematic "D:/e5rv32/top.bdf" { { -504 672 840 -392 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458983058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipereg_DE pipereg_DE:inst14 " "Elaborating entity \"pipereg_DE\" for hierarchy \"pipereg_DE:inst14\"" {  } { { "top.bdf" "inst14" { Schematic "D:/e5rv32/top.bdf" { { -424 328 560 -216 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458983059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immbuilder immbuilder:inst10 " "Elaborating entity \"immbuilder\" for hierarchy \"immbuilder:inst10\"" {  } { { "top.bdf" "inst10" { Schematic "D:/e5rv32/top.bdf" { { -400 -64 144 -320 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458983075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r32x32 r32x32:inst20 " "Elaborating entity \"r32x32\" for hierarchy \"r32x32:inst20\"" {  } { { "top.bdf" "inst20" { Schematic "D:/e5rv32/top.bdf" { { -544 -200 -24 -400 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458983116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_MW ctrl_MW:inst6 " "Elaborating entity \"ctrl_MW\" for hierarchy \"ctrl_MW:inst6\"" {  } { { "top.bdf" "inst6" { Schematic "D:/e5rv32/top.bdf" { { -8 1760 1976 136 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458983126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipereg_MW pipereg_MW:inst17 " "Elaborating entity \"pipereg_MW\" for hierarchy \"pipereg_MW:inst17\"" {  } { { "top.bdf" "inst17" { Schematic "D:/e5rv32/top.bdf" { { -488 1840 2088 -344 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458983130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipereg_EM pipereg_EM:inst15 " "Elaborating entity \"pipereg_EM\" for hierarchy \"pipereg_EM:inst15\"" {  } { { "top.bdf" "inst15" { Schematic "D:/e5rv32/top.bdf" { { -456 1488 1768 -312 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458983139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add add:inst23 " "Elaborating entity \"add\" for hierarchy \"add:inst23\"" {  } { { "top.bdf" "inst23" { Schematic "D:/e5rv32/top.bdf" { { -136 680 840 -56 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458983147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu fpu:inst7 " "Elaborating entity \"fpu\" for hierarchy \"fpu:inst7\"" {  } { { "top.bdf" "inst7" { Schematic "D:/e5rv32/top.bdf" { { -200 1264 1520 -24 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458983177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_add fpu:inst7\|fpu_add:adder " "Elaborating entity \"fpu_add\" for hierarchy \"fpu:inst7\|fpu_add:adder\"" {  } { { "fpu.sv" "adder" { Text "D:/e5rv32/fpu.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458983253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_mult fpu:inst7\|fpu_mult:multiplier " "Elaborating entity \"fpu_mult\" for hierarchy \"fpu:inst7\|fpu_mult:multiplier\"" {  } { { "fpu.sv" "multiplier" { Text "D:/e5rv32/fpu.sv" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458983363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_div fpu:inst7\|fpu_div:divider " "Elaborating entity \"fpu_div\" for hierarchy \"fpu:inst7\|fpu_div:divider\"" {  } { { "fpu.sv" "divider" { Text "D:/e5rv32/fpu.sv" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458983406 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Result_DO fpu_div.sv(52) " "Output port \"Result_DO\" at fpu_div.sv(52) has no driver" {  } { { "fpu_div.sv" "" { Text "D:/e5rv32/fpu_div.sv" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1719458983418 "|top|fpu:inst7|fpu_div:divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_preprocess fpu:inst7\|fpu_div:divider\|fpu_preprocess:precess_U0 " "Elaborating entity \"fpu_preprocess\" for hierarchy \"fpu:inst7\|fpu_div:divider\|fpu_preprocess:precess_U0\"" {  } { { "fpu_div.sv" "precess_U0" { Text "D:/e5rv32/fpu_div.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458983419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_ff fpu:inst7\|fpu_div:divider\|fpu_preprocess:precess_U0\|fpu_ff:LOD_Ua " "Elaborating entity \"fpu_ff\" for hierarchy \"fpu:inst7\|fpu_div:divider\|fpu_preprocess:precess_U0\|fpu_ff:LOD_Ua\"" {  } { { "fpu_preprocess.sv" "LOD_Ua" { Text "D:/e5rv32/fpu_preprocess.sv" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458983430 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fpu_ff.sv(58) " "Verilog HDL assignment warning at fpu_ff.sv(58): truncated value with size 32 to match size of target (5)" {  } { { "fpu_ff.sv" "" { Text "D:/e5rv32/fpu_ff.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719458983441 "|top|fpu:inst7|fpu_div:divider|fpu_preprocess:precess_U0|fpu_ff:LOD_Ua"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nrbd_nrsc_tp fpu:inst7\|fpu_div:divider\|nrbd_nrsc_tp:nrbd_nrsc_U0 " "Elaborating entity \"nrbd_nrsc_tp\" for hierarchy \"fpu:inst7\|fpu_div:divider\|nrbd_nrsc_tp:nrbd_nrsc_U0\"" {  } { { "fpu_div.sv" "nrbd_nrsc_U0" { Text "D:/e5rv32/fpu_div.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458983442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_control_tp fpu:inst7\|fpu_div:divider\|nrbd_nrsc_tp:nrbd_nrsc_U0\|fpu_control_tp:control_U0 " "Elaborating entity \"fpu_control_tp\" for hierarchy \"fpu:inst7\|fpu_div:divider\|nrbd_nrsc_tp:nrbd_nrsc_U0\|fpu_control_tp:control_U0\"" {  } { { "nrbd_nrsc_tp.sv" "control_U0" { Text "D:/e5rv32/nrbd_nrsc_tp.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458983478 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Sum_msc_D fpu_control_tp.sv(670) " "Verilog HDL or VHDL warning at fpu_control_tp.sv(670): object \"Sum_msc_D\" assigned a value but never read" {  } { { "fpu_control_tp.sv" "" { Text "D:/e5rv32/fpu_control_tp.sv" 670 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719458983503 "|top|fpu:inst7|fpu_div:divider|nrbd_nrsc_tp:nrbd_nrsc_U0|fpu_control_tp:control_U0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 25 fpu_control_tp.sv(589) " "Verilog HDL assignment warning at fpu_control_tp.sv(589): truncated value with size 26 to match size of target (25)" {  } { { "fpu_control_tp.sv" "" { Text "D:/e5rv32/fpu_control_tp.sv" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719458983503 "|top|fpu:inst7|fpu_div:divider|nrbd_nrsc_tp:nrbd_nrsc_U0|fpu_control_tp:control_U0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 25 fpu_control_tp.sv(591) " "Verilog HDL assignment warning at fpu_control_tp.sv(591): truncated value with size 26 to match size of target (25)" {  } { { "fpu_control_tp.sv" "" { Text "D:/e5rv32/fpu_control_tp.sv" 591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719458983503 "|top|fpu:inst7|fpu_div:divider|nrbd_nrsc_tp:nrbd_nrsc_U0|fpu_control_tp:control_U0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 25 fpu_control_tp.sv(600) " "Verilog HDL assignment warning at fpu_control_tp.sv(600): truncated value with size 27 to match size of target (25)" {  } { { "fpu_control_tp.sv" "" { Text "D:/e5rv32/fpu_control_tp.sv" 600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719458983503 "|top|fpu:inst7|fpu_div:divider|nrbd_nrsc_tp:nrbd_nrsc_U0|fpu_control_tp:control_U0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 25 fpu_control_tp.sv(602) " "Verilog HDL assignment warning at fpu_control_tp.sv(602): truncated value with size 27 to match size of target (25)" {  } { { "fpu_control_tp.sv" "" { Text "D:/e5rv32/fpu_control_tp.sv" 602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719458983503 "|top|fpu:inst7|fpu_div:divider|nrbd_nrsc_tp:nrbd_nrsc_U0|fpu_control_tp:control_U0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 25 fpu_control_tp.sv(612) " "Verilog HDL assignment warning at fpu_control_tp.sv(612): truncated value with size 28 to match size of target (25)" {  } { { "fpu_control_tp.sv" "" { Text "D:/e5rv32/fpu_control_tp.sv" 612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719458983503 "|top|fpu:inst7|fpu_div:divider|nrbd_nrsc_tp:nrbd_nrsc_U0|fpu_control_tp:control_U0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 25 fpu_control_tp.sv(614) " "Verilog HDL assignment warning at fpu_control_tp.sv(614): truncated value with size 28 to match size of target (25)" {  } { { "fpu_control_tp.sv" "" { Text "D:/e5rv32/fpu_control_tp.sv" 614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719458983503 "|top|fpu:inst7|fpu_div:divider|nrbd_nrsc_tp:nrbd_nrsc_U0|fpu_control_tp:control_U0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "29 25 fpu_control_tp.sv(623) " "Verilog HDL assignment warning at fpu_control_tp.sv(623): truncated value with size 29 to match size of target (25)" {  } { { "fpu_control_tp.sv" "" { Text "D:/e5rv32/fpu_control_tp.sv" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719458983503 "|top|fpu:inst7|fpu_div:divider|nrbd_nrsc_tp:nrbd_nrsc_U0|fpu_control_tp:control_U0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "29 25 fpu_control_tp.sv(625) " "Verilog HDL assignment warning at fpu_control_tp.sv(625): truncated value with size 29 to match size of target (25)" {  } { { "fpu_control_tp.sv" "" { Text "D:/e5rv32/fpu_control_tp.sv" 625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719458983503 "|top|fpu:inst7|fpu_div:divider|nrbd_nrsc_tp:nrbd_nrsc_U0|fpu_control_tp:control_U0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 fpu_control_tp.sv(800) " "Verilog HDL assignment warning at fpu_control_tp.sv(800): truncated value with size 11 to match size of target (10)" {  } { { "fpu_control_tp.sv" "" { Text "D:/e5rv32/fpu_control_tp.sv" 800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719458983503 "|top|fpu:inst7|fpu_div:divider|nrbd_nrsc_tp:nrbd_nrsc_U0|fpu_control_tp:control_U0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 fpu_control_tp.sv(801) " "Verilog HDL assignment warning at fpu_control_tp.sv(801): truncated value with size 11 to match size of target (10)" {  } { { "fpu_control_tp.sv" "" { Text "D:/e5rv32/fpu_control_tp.sv" 801 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719458983504 "|top|fpu:inst7|fpu_div:divider|nrbd_nrsc_tp:nrbd_nrsc_U0|fpu_control_tp:control_U0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 10 fpu_control_tp.sv(802) " "Verilog HDL assignment warning at fpu_control_tp.sv(802): truncated value with size 34 to match size of target (10)" {  } { { "fpu_control_tp.sv" "" { Text "D:/e5rv32/fpu_control_tp.sv" 802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719458983504 "|top|fpu:inst7|fpu_div:divider|nrbd_nrsc_tp:nrbd_nrsc_U0|fpu_control_tp:control_U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iteration_div_sqrt_first fpu:inst7\|fpu_div:divider\|nrbd_nrsc_tp:nrbd_nrsc_U0\|iteration_div_sqrt_first:iteration_unit_U0 " "Elaborating entity \"iteration_div_sqrt_first\" for hierarchy \"fpu:inst7\|fpu_div:divider\|nrbd_nrsc_tp:nrbd_nrsc_U0\|iteration_div_sqrt_first:iteration_unit_U0\"" {  } { { "nrbd_nrsc_tp.sv" "iteration_unit_U0" { Text "D:/e5rv32/nrbd_nrsc_tp.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458983505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iteration_div_sqrt fpu:inst7\|fpu_div:divider\|nrbd_nrsc_tp:nrbd_nrsc_U0\|iteration_div_sqrt:iteration_unit_U1 " "Elaborating entity \"iteration_div_sqrt\" for hierarchy \"fpu:inst7\|fpu_div:divider\|nrbd_nrsc_tp:nrbd_nrsc_U0\|iteration_div_sqrt:iteration_unit_U1\"" {  } { { "nrbd_nrsc_tp.sv" "iteration_unit_U1" { Text "D:/e5rv32/nrbd_nrsc_tp.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458983519 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 iteration_div_sqrt.sv(56) " "Verilog HDL assignment warning at iteration_div_sqrt.sv(56): truncated value with size 32 to match size of target (1)" {  } { { "iteration_div_sqrt.sv" "" { Text "D:/e5rv32/iteration_div_sqrt.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719458983534 "|top|fpu:inst7|fpu_div:divider|nrbd_nrsc_tp:nrbd_nrsc_U0|iteration_div_sqrt:iteration_unit_U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iteration_div_sqrt fpu:inst7\|fpu_div:divider\|nrbd_nrsc_tp:nrbd_nrsc_U0\|iteration_div_sqrt:iteration_unit_U2 " "Elaborating entity \"iteration_div_sqrt\" for hierarchy \"fpu:inst7\|fpu_div:divider\|nrbd_nrsc_tp:nrbd_nrsc_U0\|iteration_div_sqrt:iteration_unit_U2\"" {  } { { "nrbd_nrsc_tp.sv" "iteration_unit_U2" { Text "D:/e5rv32/nrbd_nrsc_tp.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458983535 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 iteration_div_sqrt.sv(56) " "Verilog HDL assignment warning at iteration_div_sqrt.sv(56): truncated value with size 32 to match size of target (1)" {  } { { "iteration_div_sqrt.sv" "" { Text "D:/e5rv32/iteration_div_sqrt.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719458983551 "|top|fpu:inst7|fpu_div:divider|nrbd_nrsc_tp:nrbd_nrsc_U0|iteration_div_sqrt:iteration_unit_U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iteration_div_sqrt fpu:inst7\|fpu_div:divider\|nrbd_nrsc_tp:nrbd_nrsc_U0\|iteration_div_sqrt:iteration_unit_U3 " "Elaborating entity \"iteration_div_sqrt\" for hierarchy \"fpu:inst7\|fpu_div:divider\|nrbd_nrsc_tp:nrbd_nrsc_U0\|iteration_div_sqrt:iteration_unit_U3\"" {  } { { "nrbd_nrsc_tp.sv" "iteration_unit_U3" { Text "D:/e5rv32/nrbd_nrsc_tp.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458983552 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 iteration_div_sqrt.sv(56) " "Verilog HDL assignment warning at iteration_div_sqrt.sv(56): truncated value with size 32 to match size of target (1)" {  } { { "iteration_div_sqrt.sv" "" { Text "D:/e5rv32/iteration_div_sqrt.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719458983562 "|top|fpu:inst7|fpu_div:divider|nrbd_nrsc_tp:nrbd_nrsc_U0|iteration_div_sqrt:iteration_unit_U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_norm_div_sqrt fpu:inst7\|fpu_div:divider\|fpu_norm_div_sqrt:fpu_norm_U0 " "Elaborating entity \"fpu_norm_div_sqrt\" for hierarchy \"fpu:inst7\|fpu_div:divider\|fpu_norm_div_sqrt:fpu_norm_U0\"" {  } { { "fpu_div.sv" "fpu_norm_U0" { Text "D:/e5rv32/fpu_div.sv" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458983562 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_norm_div_sqrt.sv(79) " "Verilog HDL assignment warning at fpu_norm_div_sqrt.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "fpu_norm_div_sqrt.sv" "" { Text "D:/e5rv32/fpu_norm_div_sqrt.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719458983574 "|top|fpu:inst7|fpu_div:divider|fpu_norm_div_sqrt:fpu_norm_U0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_norm_div_sqrt.sv(81) " "Verilog HDL assignment warning at fpu_norm_div_sqrt.sv(81): truncated value with size 32 to match size of target (10)" {  } { { "fpu_norm_div_sqrt.sv" "" { Text "D:/e5rv32/fpu_norm_div_sqrt.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719458983574 "|top|fpu:inst7|fpu_div:divider|fpu_norm_div_sqrt:fpu_norm_U0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 24 fpu_norm_div_sqrt.sv(214) " "Verilog HDL assignment warning at fpu_norm_div_sqrt.sv(214): truncated value with size 25 to match size of target (24)" {  } { { "fpu_norm_div_sqrt.sv" "" { Text "D:/e5rv32/fpu_norm_div_sqrt.sv" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719458983574 "|top|fpu:inst7|fpu_div:divider|fpu_norm_div_sqrt:fpu_norm_U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_itof fpu:inst7\|fpu_itof:int2fp " "Elaborating entity \"fpu_itof\" for hierarchy \"fpu:inst7\|fpu_itof:int2fp\"" {  } { { "fpu.sv" "int2fp" { Text "D:/e5rv32/fpu.sv" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458983575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_ftoi fpu:inst7\|fpu_ftoi:fp2int " "Elaborating entity \"fpu_ftoi\" for hierarchy \"fpu:inst7\|fpu_ftoi:fp2int\"" {  } { { "fpu.sv" "fp2int" { Text "D:/e5rv32/fpu.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458983587 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "fpu_ftoi.sv(90) " "Verilog HDL warning at fpu_ftoi.sv(90): converting signed shift amount to unsigned" {  } { { "fpu_ftoi.sv" "" { Text "D:/e5rv32/fpu_ftoi.sv" 90 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1719458983612 "|top|fpu:inst7|fpu_ftoi:fp2int"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_norm fpu:inst7\|fpu_norm:normalizer " "Elaborating entity \"fpu_norm\" for hierarchy \"fpu:inst7\|fpu_norm:normalizer\"" {  } { { "fpu.sv" "normalizer" { Text "D:/e5rv32/fpu.sv" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458983613 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 fpu_norm.sv(120) " "Verilog HDL assignment warning at fpu_norm.sv(120): truncated value with size 32 to match size of target (11)" {  } { { "fpu_norm.sv" "" { Text "D:/e5rv32/fpu_norm.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719458983636 "|top|fpu:inst7|fpu_norm:normalizer"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "fpu_norm.sv(126) " "Verilog HDL warning at fpu_norm.sv(126): converting signed shift amount to unsigned" {  } { { "fpu_norm.sv" "" { Text "D:/e5rv32/fpu_norm.sv" 126 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1719458983636 "|top|fpu:inst7|fpu_norm:normalizer"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "fpu_norm.sv(136) " "Verilog HDL warning at fpu_norm.sv(136): converting signed shift amount to unsigned" {  } { { "fpu_norm.sv" "" { Text "D:/e5rv32/fpu_norm.sv" 136 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1719458983637 "|top|fpu:inst7|fpu_norm:normalizer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_norm.sv(140) " "Verilog HDL assignment warning at fpu_norm.sv(140): truncated value with size 32 to match size of target (10)" {  } { { "fpu_norm.sv" "" { Text "D:/e5rv32/fpu_norm.sv" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719458983637 "|top|fpu:inst7|fpu_norm:normalizer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 24 fpu_norm.sv(205) " "Verilog HDL assignment warning at fpu_norm.sv(205): truncated value with size 25 to match size of target (24)" {  } { { "fpu_norm.sv" "" { Text "D:/e5rv32/fpu_norm.sv" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719458983637 "|top|fpu:inst7|fpu_norm:normalizer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_ff fpu:inst7\|fpu_norm:normalizer\|fpu_ff:LOD " "Elaborating entity \"fpu_ff\" for hierarchy \"fpu:inst7\|fpu_norm:normalizer\|fpu_ff:LOD\"" {  } { { "fpu_norm.sv" "LOD" { Text "D:/e5rv32/fpu_norm.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458983637 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 fpu_ff.sv(58) " "Verilog HDL assignment warning at fpu_ff.sv(58): truncated value with size 32 to match size of target (6)" {  } { { "fpu_ff.sv" "" { Text "D:/e5rv32/fpu_ff.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719458983649 "|top|fpu:inst7|fpu_norm:normalizer|fpu_ff:LOD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_exc fpu:inst7\|fpu_exc:except " "Elaborating entity \"fpu_exc\" for hierarchy \"fpu:inst7\|fpu_exc:except\"" {  } { { "fpu.sv" "except" { Text "D:/e5rv32/fpu.sv" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458983650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux4:inst28 " "Elaborating entity \"mux4\" for hierarchy \"mux4:inst28\"" {  } { { "top.bdf" "inst28" { Schematic "D:/e5rv32/top.bdf" { { -288 952 1120 -144 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458983660 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "r32x32:inst20\|rf " "RAM logic \"r32x32:inst20\|rf\" is uninferred due to asynchronous read logic" {  } { { "r32x32.sv" "rf" { Text "D:/e5rv32/r32x32.sv" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1719458986172 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "r32x32:inst26\|rf " "RAM logic \"r32x32:inst26\|rf\" is uninferred due to asynchronous read logic" {  } { { "r32x32.sv" "rf" { Text "D:/e5rv32/r32x32.sv" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1719458986172 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1719458986172 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "alu:inst3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"alu:inst3\|Mult0\"" {  } { { "alu.sv" "Mult0" { Text "D:/e5rv32/alu.sv" 38 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1719458990521 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "alu:inst3\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"alu:inst3\|Mult2\"" {  } { { "alu.sv" "Mult2" { Text "D:/e5rv32/alu.sv" 40 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1719458990521 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "alu:inst3\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"alu:inst3\|Mult1\"" {  } { { "alu.sv" "Mult1" { Text "D:/e5rv32/alu.sv" 39 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1719458990521 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu:inst3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu:inst3\|Mod0\"" {  } { { "alu.sv" "Mod0" { Text "D:/e5rv32/alu.sv" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1719458990521 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu:inst3\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu:inst3\|Div1\"" {  } { { "alu.sv" "Div1" { Text "D:/e5rv32/alu.sv" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1719458990521 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu:inst3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu:inst3\|Div0\"" {  } { { "alu.sv" "Div0" { Text "D:/e5rv32/alu.sv" 51 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1719458990521 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu:inst3\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu:inst3\|Mod1\"" {  } { { "alu.sv" "Mod1" { Text "D:/e5rv32/alu.sv" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1719458990521 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpu:inst7\|fpu_mult:multiplier\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpu:inst7\|fpu_mult:multiplier\|Mult0\"" {  } { { "fpu_mult.sv" "Mult0" { Text "D:/e5rv32/fpu_mult.sv" 90 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1719458990521 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1719458990521 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"alu:inst3\|lpm_mult:Mult0\"" {  } { { "alu.sv" "" { Text "D:/e5rv32/alu.sv" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458990584 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:inst3\|lpm_mult:Mult0 " "Instantiated megafunction \"alu:inst3\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458990584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458990584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458990584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458990584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458990584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458990584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458990584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458990584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458990584 ""}  } { { "alu.sv" "" { Text "D:/e5rv32/alu.sv" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719458990584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_u9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_u9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_u9t " "Found entity 1: mult_u9t" {  } { { "db/mult_u9t.tdf" "" { Text "D:/e5rv32/db/mult_u9t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458990640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458990640 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst3\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"alu:inst3\|lpm_mult:Mult2\"" {  } { { "alu.sv" "" { Text "D:/e5rv32/alu.sv" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458990727 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:inst3\|lpm_mult:Mult2 " "Instantiated megafunction \"alu:inst3\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 64 " "Parameter \"LPM_WIDTHA\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458990728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458990728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 96 " "Parameter \"LPM_WIDTHP\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458990728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 96 " "Parameter \"LPM_WIDTHR\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458990728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458990728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458990728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458990728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458990728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458990728 ""}  } { { "alu.sv" "" { Text "D:/e5rv32/alu.sv" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719458990728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bht.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bht.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bht " "Found entity 1: mult_bht" {  } { { "db/mult_bht.tdf" "" { Text "D:/e5rv32/db/mult_bht.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458990774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458990774 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst3\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"alu:inst3\|lpm_mult:Mult1\"" {  } { { "alu.sv" "" { Text "D:/e5rv32/alu.sv" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458990808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:inst3\|lpm_mult:Mult1 " "Instantiated megafunction \"alu:inst3\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458990808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458990808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458990808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458990808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458990808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458990808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458990808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458990808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458990808 ""}  } { { "alu.sv" "" { Text "D:/e5rv32/alu.sv" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719458990808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1ht.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1ht.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1ht " "Found entity 1: mult_1ht" {  } { { "db/mult_1ht.tdf" "" { Text "D:/e5rv32/db/mult_1ht.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458990862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458990862 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst3\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"alu:inst3\|lpm_divide:Mod0\"" {  } { { "alu.sv" "" { Text "D:/e5rv32/alu.sv" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458990984 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:inst3\|lpm_divide:Mod0 " "Instantiated megafunction \"alu:inst3\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458990984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458990984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458990984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458990984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458990984 ""}  } { { "alu.sv" "" { Text "D:/e5rv32/alu.sv" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719458990984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6uo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6uo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6uo " "Found entity 1: lpm_divide_6uo" {  } { { "db/lpm_divide_6uo.tdf" "" { Text "D:/e5rv32/db/lpm_divide_6uo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458991049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458991049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "D:/e5rv32/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458991088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458991088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0ef.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0ef.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0ef " "Found entity 1: alt_u_div_0ef" {  } { { "db/alt_u_div_0ef.tdf" "" { Text "D:/e5rv32/db/alt_u_div_0ef.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458991202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458991202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1tc " "Found entity 1: add_sub_1tc" {  } { { "db/add_sub_1tc.tdf" "" { Text "D:/e5rv32/db/add_sub_1tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458991316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458991316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2tc " "Found entity 1: add_sub_2tc" {  } { { "db/add_sub_2tc.tdf" "" { Text "D:/e5rv32/db/add_sub_2tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458991381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458991381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_c4a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_c4a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_c4a " "Found entity 1: lpm_abs_c4a" {  } { { "db/lpm_abs_c4a.tdf" "" { Text "D:/e5rv32/db/lpm_abs_c4a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458991467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458991467 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst3\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"alu:inst3\|lpm_divide:Div1\"" {  } { { "alu.sv" "" { Text "D:/e5rv32/alu.sv" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458991525 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:inst3\|lpm_divide:Div1 " "Instantiated megafunction \"alu:inst3\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458991525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458991525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458991525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458991525 ""}  } { { "alu.sv" "" { Text "D:/e5rv32/alu.sv" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719458991525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bom.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bom.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bom " "Found entity 1: lpm_divide_bom" {  } { { "db/lpm_divide_bom.tdf" "" { Text "D:/e5rv32/db/lpm_divide_bom.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458991572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458991572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/e5rv32/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458991597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458991597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst3\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"alu:inst3\|lpm_divide:Div0\"" {  } { { "alu.sv" "" { Text "D:/e5rv32/alu.sv" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458991642 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:inst3\|lpm_divide:Div0 " "Instantiated megafunction \"alu:inst3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458991642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458991642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458991642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458991642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458991642 ""}  } { { "alu.sv" "" { Text "D:/e5rv32/alu.sv" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719458991642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_36p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_36p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_36p " "Found entity 1: lpm_divide_36p" {  } { { "db/lpm_divide_36p.tdf" "" { Text "D:/e5rv32/db/lpm_divide_36p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458991688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458991688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst3\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"alu:inst3\|lpm_divide:Mod1\"" {  } { { "alu.sv" "" { Text "D:/e5rv32/alu.sv" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458991753 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:inst3\|lpm_divide:Mod1 " "Instantiated megafunction \"alu:inst3\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458991753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458991753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458991753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458991753 ""}  } { { "alu.sv" "" { Text "D:/e5rv32/alu.sv" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719458991753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_egm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_egm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_egm " "Found entity 1: lpm_divide_egm" {  } { { "db/lpm_divide_egm.tdf" "" { Text "D:/e5rv32/db/lpm_divide_egm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458991798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458991798 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpu:inst7\|fpu_mult:multiplier\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fpu:inst7\|fpu_mult:multiplier\|lpm_mult:Mult0\"" {  } { { "fpu_mult.sv" "" { Text "D:/e5rv32/fpu_mult.sv" 90 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719458991839 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpu:inst7\|fpu_mult:multiplier\|lpm_mult:Mult0 " "Instantiated megafunction \"fpu:inst7\|fpu_mult:multiplier\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458991839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458991839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458991839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458991839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458991839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458991839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458991839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458991839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719458991839 ""}  } { { "fpu_mult.sv" "" { Text "D:/e5rv32/fpu_mult.sv" 90 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719458991839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_5ht.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_5ht.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_5ht " "Found entity 1: mult_5ht" {  } { { "db/mult_5ht.tdf" "" { Text "D:/e5rv32/db/mult_5ht.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719458991886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719458991886 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:inst3\|lpm_mult:Mult2\|mult_bht:auto_generated\|mac_mult15 " "Synthesized away node \"alu:inst3\|lpm_mult:Mult2\|mult_bht:auto_generated\|mac_mult15\"" {  } { { "db/mult_bht.tdf" "" { Text "D:/e5rv32/db/mult_bht.tdf" 68 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu.sv" "" { Text "D:/e5rv32/alu.sv" 40 -1 0 } } { "top.bdf" "" { Schematic "D:/e5rv32/top.bdf" { { -544 1208 1376 -400 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1719458992409 "|top|alu:inst3|lpm_mult:Mult2|mult_bht:auto_generated|mac_mult15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:inst3\|lpm_mult:Mult2\|mult_bht:auto_generated\|mac_out16 " "Synthesized away node \"alu:inst3\|lpm_mult:Mult2\|mult_bht:auto_generated\|mac_out16\"" {  } { { "db/mult_bht.tdf" "" { Text "D:/e5rv32/db/mult_bht.tdf" 128 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu.sv" "" { Text "D:/e5rv32/alu.sv" 40 -1 0 } } { "top.bdf" "" { Schematic "D:/e5rv32/top.bdf" { { -544 1208 1376 -400 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1719458992409 "|top|alu:inst3|lpm_mult:Mult2|mult_bht:auto_generated|mac_out16"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1719458992409 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1719458992409 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1719458993564 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1080 " "Ignored 1080 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "124 " "Ignored 124 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1719458993663 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "956 " "Ignored 956 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1719458993663 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1719458993663 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "pipereg_FD.sv" "" { Text "D:/e5rv32/pipereg_FD.sv" 5 -1 0 } } { "pipereg_DE.sv" "" { Text "D:/e5rv32/pipereg_DE.sv" 9 -1 0 } } { "ctrl_EM.sv" "" { Text "D:/e5rv32/ctrl_EM.sv" 7 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1719458993786 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1719458993787 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "zero GND " "Pin \"zero\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "D:/e5rv32/top.bdf" { { 296 1080 1256 312 "zero" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719459004909 "|top|zero"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1719459004909 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1719459005520 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/e5rv32/output_files/top.map.smsg " "Generated suppressed messages file D:/e5rv32/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719459017212 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1719459017914 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719459017914 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13911 " "Implemented 13911 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1719459018579 ""} { "Info" "ICUT_CUT_TM_OPINS" "314 " "Implemented 314 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1719459018579 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13494 " "Implemented 13494 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1719459018579 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1719459018579 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "37 " "Implemented 37 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1719459018579 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1719459018579 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4958 " "Peak virtual memory: 4958 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719459018627 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 27 00:30:18 2024 " "Processing ended: Thu Jun 27 00:30:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719459018627 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719459018627 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719459018627 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1719459018627 ""}
