

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_s'
================================================================
* Date:           Wed Mar  6 03:03:22 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.415 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        3|        3|  9.999 ns|  9.999 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 5 [1/1] (1.21ns)   --->   "%p_read_11 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read4" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17]   --->   Operation 5 'read' 'p_read_11' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 6 [1/1] (1.21ns)   --->   "%p_read_12 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read3" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17]   --->   Operation 6 'read' 'p_read_12' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 7 [1/1] (1.21ns)   --->   "%p_read_13 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read2" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17]   --->   Operation 7 'read' 'p_read_13' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 8 [1/1] (1.21ns)   --->   "%p_read_14 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read1" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17]   --->   Operation 8 'read' 'p_read_14' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 9 [1/1] (1.21ns)   --->   "%p_read27 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17]   --->   Operation 9 'read' 'p_read27' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 2 <SV = 1> <Delay = 2.41>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i6 %p_read27"   --->   Operation 10 'zext' 'zext_ln1273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln1273_1 = zext i6 %p_read27"   --->   Operation 11 'zext' 'zext_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.86ns)   --->   "%r_V = mul i17 %zext_ln1273_1, i17 130459"   --->   Operation 12 'mul' 'r_V' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V, i32 6, i32 16"   --->   Operation 13 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.70ns)   --->   "%r_V_2 = mul i16 %zext_ln1273, i16 65065"   --->   Operation 14 'mul' 'r_V_2' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln818_5 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_2, i32 6, i32 15"   --->   Operation 15 'partselect' 'trunc_ln818_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.86ns)   --->   "%r_V_3 = mul i17 %zext_ln1273_1, i17 130265"   --->   Operation 16 'mul' 'r_V_3' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln818_6 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_3, i32 6, i32 16"   --->   Operation 17 'partselect' 'trunc_ln818_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.86ns)   --->   "%r_V_4 = mul i17 %zext_ln1273_1, i17 130519"   --->   Operation 18 'mul' 'r_V_4' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln818_7 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_4, i32 6, i32 16"   --->   Operation 19 'partselect' 'trunc_ln818_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.86ns)   --->   "%r_V_5 = mul i17 %zext_ln1273_1, i17 130425"   --->   Operation 20 'mul' 'r_V_5' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln818_8 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_5, i32 6, i32 16"   --->   Operation 21 'partselect' 'trunc_ln818_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln1273_2 = zext i6 %p_read_14"   --->   Operation 22 'zext' 'zext_ln1273_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln1273_3 = zext i6 %p_read_14"   --->   Operation 23 'zext' 'zext_ln1273_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln1273_4 = zext i6 %p_read_14"   --->   Operation 24 'zext' 'zext_ln1273_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.55ns)   --->   "%r_V_6 = mul i14 %zext_ln1273_4, i14 16282"   --->   Operation 25 'mul' 'r_V_6' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln818_9 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_6, i32 6, i32 13"   --->   Operation 26 'partselect' 'trunc_ln818_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.46ns)   --->   "%r_V_7 = mul i15 %zext_ln1273_3, i15 32532"   --->   Operation 27 'mul' 'r_V_7' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln818_s = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_7, i32 6, i32 14"   --->   Operation 28 'partselect' 'trunc_ln818_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.86ns)   --->   "%mul_ln818 = mul i16 %zext_ln1273_2, i16 885"   --->   Operation 29 'mul' 'mul_ln818' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818, i32 6, i32 15"   --->   Operation 30 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.46ns)   --->   "%r_V_8 = mul i15 %zext_ln1273_3, i15 32567"   --->   Operation 31 'mul' 'r_V_8' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln818_1 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_8, i32 6, i32 14"   --->   Operation 32 'partselect' 'trunc_ln818_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.70ns)   --->   "%r_V_9 = mul i16 %zext_ln1273_2, i16 65227"   --->   Operation 33 'mul' 'r_V_9' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln818_2 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_9, i32 6, i32 15"   --->   Operation 34 'partselect' 'trunc_ln818_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln1273_5 = zext i6 %p_read_13"   --->   Operation 35 'zext' 'zext_ln1273_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.86ns)   --->   "%r_V_10 = mul i17 %zext_ln1273_5, i17 130529"   --->   Operation 36 'mul' 'r_V_10' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln818_3 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_10, i32 6, i32 16"   --->   Operation 37 'partselect' 'trunc_ln818_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln818 = zext i6 %p_read_13"   --->   Operation 38 'zext' 'zext_ln818' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln818_1 = zext i6 %p_read_13"   --->   Operation 39 'zext' 'zext_ln818_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln818_2 = zext i6 %p_read_13"   --->   Operation 40 'zext' 'zext_ln818_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.86ns)   --->   "%mul_ln818_1 = mul i16 %zext_ln818, i16 699"   --->   Operation 41 'mul' 'mul_ln818_1' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln818_4 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_1, i32 6, i32 15"   --->   Operation 42 'partselect' 'trunc_ln818_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.27ns)   --->   "%mul_ln818_2 = mul i12 %zext_ln818_2, i12 55"   --->   Operation 43 'mul' 'mul_ln818_2' <Predicate = true> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln818_10 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %mul_ln818_2, i32 6, i32 11"   --->   Operation 44 'partselect' 'trunc_ln818_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln818_5 = zext i6 %trunc_ln818_10"   --->   Operation 45 'zext' 'zext_ln818_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.86ns)   --->   "%mul_ln818_3 = mul i16 %zext_ln818, i16 628"   --->   Operation 46 'mul' 'mul_ln818_3' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln818_11 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %mul_ln818_3, i32 6, i32 15"   --->   Operation 47 'partselect' 'trunc_ln818_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.70ns)   --->   "%mul_ln818_4 = mul i15 %zext_ln818_1, i15 421"   --->   Operation 48 'mul' 'mul_ln818_4' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_4, i32 6, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 49 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln1273_6 = zext i6 %p_read_12"   --->   Operation 50 'zext' 'zext_ln1273_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln1273_7 = zext i6 %p_read_12"   --->   Operation 51 'zext' 'zext_ln1273_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.86ns)   --->   "%r_V_11 = mul i17 %zext_ln1273_7, i17 130492"   --->   Operation 52 'mul' 'r_V_11' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln818_12 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_11, i32 6, i32 16"   --->   Operation 53 'partselect' 'trunc_ln818_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.86ns)   --->   "%r_V_12 = mul i17 %zext_ln1273_7, i17 130365"   --->   Operation 54 'mul' 'r_V_12' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln818_13 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_12, i32 6, i32 16"   --->   Operation 55 'partselect' 'trunc_ln818_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.70ns)   --->   "%r_V_13 = mul i16 %zext_ln1273_6, i16 65094"   --->   Operation 56 'mul' 'r_V_13' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln818_14 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_13, i32 6, i32 15"   --->   Operation 57 'partselect' 'trunc_ln818_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.86ns)   --->   "%r_V_14 = mul i17 %zext_ln1273_7, i17 130425"   --->   Operation 58 'mul' 'r_V_14' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln818_15 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_14, i32 6, i32 16"   --->   Operation 59 'partselect' 'trunc_ln818_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.86ns)   --->   "%r_V_15 = mul i17 %zext_ln1273_7, i17 130479"   --->   Operation 60 'mul' 'r_V_15' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln818_16 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_15, i32 6, i32 16"   --->   Operation 61 'partselect' 'trunc_ln818_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln1273_8 = zext i6 %p_read_11"   --->   Operation 62 'zext' 'zext_ln1273_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln1273_9 = zext i6 %p_read_11"   --->   Operation 63 'zext' 'zext_ln1273_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.70ns)   --->   "%r_V_16 = mul i16 %zext_ln1273_9, i16 65097"   --->   Operation 64 'mul' 'r_V_16' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln818_17 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_16, i32 6, i32 15"   --->   Operation 65 'partselect' 'trunc_ln818_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln818_4 = zext i6 %p_read_11"   --->   Operation 66 'zext' 'zext_ln818_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.70ns)   --->   "%mul_ln818_5 = mul i15 %zext_ln818_4, i15 391"   --->   Operation 67 'mul' 'mul_ln818_5' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln818_18 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_5, i32 6, i32 14"   --->   Operation 68 'partselect' 'trunc_ln818_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.70ns)   --->   "%mul_ln818_6 = mul i15 %zext_ln818_4, i15 429"   --->   Operation 69 'mul' 'mul_ln818_6' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln818_19 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_6, i32 6, i32 14"   --->   Operation 70 'partselect' 'trunc_ln818_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.70ns)   --->   "%mul_ln818_7 = mul i15 %zext_ln818_4, i15 300"   --->   Operation 71 'mul' 'mul_ln818_7' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln1273_1 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %mul_ln818_7, i32 6, i32 14"   --->   Operation 72 'partselect' 'trunc_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.86ns)   --->   "%r_V_17 = mul i17 %zext_ln1273_8, i17 130073"   --->   Operation 73 'mul' 'r_V_17' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln818_20 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %r_V_17, i32 6, i32 16"   --->   Operation 74 'partselect' 'trunc_ln818_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.71ns)   --->   "%add_ln813_10 = add i9 %trunc_ln818_19, i9 %zext_ln818_5"   --->   Operation 75 'add' 'add_ln813_10' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.20>
ST_3 : Operation 76 [1/1] (1.21ns)   --->   "%i_read = read i13 @_ssdm_op_Read.ap_fifo.i13P0A, i13 %i" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17]   --->   Operation 76 'read' 'i_read' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 7> <FIFO>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i11 %trunc_ln"   --->   Operation 77 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln1273_1 = sext i10 %trunc_ln818_5"   --->   Operation 78 'sext' 'sext_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln1273_2 = sext i11 %trunc_ln818_6"   --->   Operation 79 'sext' 'sext_ln1273_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1273_3 = sext i11 %trunc_ln818_7"   --->   Operation 80 'sext' 'sext_ln1273_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i11 %trunc_ln818_8" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 81 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln1273_4 = sext i8 %trunc_ln818_9"   --->   Operation 82 'sext' 'sext_ln1273_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln818 = sext i9 %trunc_ln818_s"   --->   Operation 83 'sext' 'sext_ln818' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln1273_10 = zext i10 %trunc_ln1"   --->   Operation 84 'zext' 'zext_ln1273_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln1273_5 = sext i9 %trunc_ln818_1"   --->   Operation 85 'sext' 'sext_ln1273_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln70_1 = sext i10 %trunc_ln818_2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 86 'sext' 'sext_ln70_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln818_1 = sext i11 %trunc_ln818_3"   --->   Operation 87 'sext' 'sext_ln818_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln818_3 = zext i10 %trunc_ln818_4"   --->   Operation 88 'zext' 'zext_ln818_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln818_6 = zext i10 %trunc_ln818_11"   --->   Operation 89 'zext' 'zext_ln818_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i9 %trunc_ln2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 90 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln1273_6 = sext i11 %trunc_ln818_12"   --->   Operation 91 'sext' 'sext_ln1273_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln1273_7 = sext i11 %trunc_ln818_13"   --->   Operation 92 'sext' 'sext_ln1273_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1273_8 = sext i10 %trunc_ln818_14"   --->   Operation 93 'sext' 'sext_ln1273_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln1273_9 = sext i11 %trunc_ln818_15"   --->   Operation 94 'sext' 'sext_ln1273_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln70_2 = sext i11 %trunc_ln818_16" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 95 'sext' 'sext_ln70_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln818_2 = sext i10 %trunc_ln818_17"   --->   Operation 96 'sext' 'sext_ln818_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln818_7 = zext i9 %trunc_ln818_18"   --->   Operation 97 'zext' 'zext_ln818_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln1273_11 = zext i9 %trunc_ln1273_1"   --->   Operation 98 'zext' 'zext_ln1273_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i11 %trunc_ln818_20"   --->   Operation 99 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.73ns)   --->   "%add_ln813 = add i12 %sext_ln818_1, i12 %sext_ln1273_6"   --->   Operation 100 'add' 'add_ln813' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln813_1 = sext i12 %add_ln813"   --->   Operation 101 'sext' 'sext_ln813_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1 = add i13 %sext_ln813_1, i13 %sext_ln1273"   --->   Operation 102 'add' 'add_ln813_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 103 [1/1] (0.70ns)   --->   "%add_ln813_2 = add i9 %sext_ln1273_4, i9 492"   --->   Operation 103 'add' 'add_ln813_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln813_2 = sext i9 %add_ln813_2"   --->   Operation 104 'sext' 'sext_ln813_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.72ns)   --->   "%add_ln813_3 = add i11 %sext_ln813_2, i11 %sext_ln818_2"   --->   Operation 105 'add' 'add_ln813_3' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln813_3 = sext i11 %add_ln813_3"   --->   Operation 106 'sext' 'sext_ln813_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_4 = add i13 %sext_ln813_3, i13 %add_ln813_1"   --->   Operation 107 'add' 'add_ln813_4' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 108 [1/1] (0.73ns)   --->   "%add_ln813_5 = add i12 %zext_ln818_7, i12 %sext_ln1273_7"   --->   Operation 108 'add' 'add_ln813_5' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln813_4 = sext i12 %add_ln813_5"   --->   Operation 109 'sext' 'sext_ln813_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6 = add i13 %sext_ln813_4, i13 %zext_ln818_3"   --->   Operation 110 'add' 'add_ln813_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 111 [1/1] (0.71ns)   --->   "%add_ln813_7 = add i10 %sext_ln818, i10 996"   --->   Operation 111 'add' 'add_ln813_7' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln813_5 = sext i10 %add_ln813_7"   --->   Operation 112 'sext' 'sext_ln813_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.72ns)   --->   "%add_ln813_8 = add i11 %sext_ln813_5, i11 %sext_ln1273_1"   --->   Operation 113 'add' 'add_ln813_8' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln813_6 = sext i11 %add_ln813_8"   --->   Operation 114 'sext' 'sext_ln813_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_9 = add i13 %sext_ln813_6, i13 %add_ln813_6"   --->   Operation 115 'add' 'add_ln813_9' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i9 %add_ln813_10"   --->   Operation 116 'zext' 'zext_ln813' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.72ns)   --->   "%add_ln813_11 = add i11 %zext_ln813, i11 %zext_ln1273_10"   --->   Operation 117 'add' 'add_ln813_11' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln813_1 = zext i11 %add_ln813_11"   --->   Operation 118 'zext' 'zext_ln813_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.72ns)   --->   "%add_ln813_12 = add i11 %sext_ln1273_8, i11 2030"   --->   Operation 119 'add' 'add_ln813_12' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln813_7 = sext i11 %add_ln813_12"   --->   Operation 120 'sext' 'sext_ln813_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.73ns)   --->   "%add_ln813_13 = add i12 %sext_ln813_7, i12 %sext_ln1273_2"   --->   Operation 121 'add' 'add_ln813_13' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln813_8 = sext i12 %add_ln813_13"   --->   Operation 122 'sext' 'sext_ln813_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.74ns)   --->   "%add_ln813_14 = add i13 %sext_ln813_8, i13 %zext_ln813_1"   --->   Operation 123 'add' 'add_ln813_14' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_15 = add i12 %zext_ln1273_11, i12 %sext_ln1273_3"   --->   Operation 124 'add' 'add_ln813_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 125 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_16 = add i12 %add_ln813_15, i12 %zext_ln818_6"   --->   Operation 125 'add' 'add_ln813_16' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln813_9 = sext i12 %add_ln813_16"   --->   Operation 126 'sext' 'sext_ln813_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.71ns)   --->   "%add_ln813_17 = add i10 %sext_ln1273_5, i10 1000"   --->   Operation 127 'add' 'add_ln813_17' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln813_10 = sext i10 %add_ln813_17"   --->   Operation 128 'sext' 'sext_ln813_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.73ns)   --->   "%add_ln813_18 = add i12 %sext_ln813_10, i12 %sext_ln1273_9"   --->   Operation 129 'add' 'add_ln813_18' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln813_11 = sext i12 %add_ln813_18"   --->   Operation 130 'sext' 'sext_ln813_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.74ns)   --->   "%add_ln813_19 = add i13 %sext_ln813_11, i13 %sext_ln813_9"   --->   Operation 131 'add' 'add_ln813_19' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.73ns)   --->   "%add_ln813_20 = add i12 %sext_ln70, i12 %sext_ln70_2"   --->   Operation 132 'add' 'add_ln813_20' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln813_12 = sext i12 %add_ln813_20"   --->   Operation 133 'sext' 'sext_ln813_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_21 = add i13 %sext_ln813_12, i13 %zext_ln70"   --->   Operation 134 'add' 'add_ln813_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 135 [1/1] (0.72ns)   --->   "%add_ln813_22 = add i11 %sext_ln70_1, i11 2032"   --->   Operation 135 'add' 'add_ln813_22' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln813_13 = sext i11 %add_ln813_22"   --->   Operation 136 'sext' 'sext_ln813_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.73ns)   --->   "%add_ln813_23 = add i12 %sext_ln813_13, i12 %sext_ln813"   --->   Operation 137 'add' 'add_ln813_23' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln813_14 = sext i12 %add_ln813_23"   --->   Operation 138 'sext' 'sext_ln813_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_24 = add i13 %sext_ln813_14, i13 %add_ln813_21"   --->   Operation 139 'add' 'add_ln813_24' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.24>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 140 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i13 %i_read" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:66->/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:41]   --->   Operation 141 'zext' 'zext_ln66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%out_buf_4_addr = getelementptr i13 %out_buf_4, i64 0, i64 %zext_ln66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:66->/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:41]   --->   Operation 142 'getelementptr' 'out_buf_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%out_buf_3_addr = getelementptr i13 %out_buf_3, i64 0, i64 %zext_ln66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:66->/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:41]   --->   Operation 143 'getelementptr' 'out_buf_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%out_buf_2_addr = getelementptr i13 %out_buf_2, i64 0, i64 %zext_ln66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:66->/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:41]   --->   Operation 144 'getelementptr' 'out_buf_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%out_buf_1_addr = getelementptr i13 %out_buf_1, i64 0, i64 %zext_ln66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:66->/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:41]   --->   Operation 145 'getelementptr' 'out_buf_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%out_buf_0_addr = getelementptr i13 %out_buf_0, i64 0, i64 %zext_ln66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:66->/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:41]   --->   Operation 146 'getelementptr' 'out_buf_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:33->/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:41]   --->   Operation 147 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 25, void @empty_5, void @empty_3, void @empty_3, void @empty_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:33->/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:41]   --->   Operation 148 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (1.24ns)   --->   "%store_ln66 = store i13 %add_ln813_4, i13 %out_buf_0_addr" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:66->/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:41]   --->   Operation 149 'store' 'store_ln66' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 8192> <RAM>
ST_4 : Operation 150 [1/1] (1.24ns)   --->   "%store_ln66 = store i13 %add_ln813_9, i13 %out_buf_1_addr" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:66->/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:41]   --->   Operation 150 'store' 'store_ln66' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 8192> <RAM>
ST_4 : Operation 151 [1/1] (1.24ns)   --->   "%store_ln66 = store i13 %add_ln813_14, i13 %out_buf_2_addr" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:66->/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:41]   --->   Operation 151 'store' 'store_ln66' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 8192> <RAM>
ST_4 : Operation 152 [1/1] (1.24ns)   --->   "%store_ln66 = store i13 %add_ln813_19, i13 %out_buf_3_addr" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:66->/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:41]   --->   Operation 152 'store' 'store_ln66' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 8192> <RAM>
ST_4 : Operation 153 [1/1] (1.24ns)   --->   "%store_ln66 = store i13 %add_ln813_24, i13 %out_buf_4_addr" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:66->/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:41]   --->   Operation 153 'store' 'store_ln66' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 8192> <RAM>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%ret_ln41 = ret" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:41]   --->   Operation 154 'ret' 'ret_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.22ns
The critical path consists of the following:
	wire read operation ('p_read_11', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17) on port 'p_read4' (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17) [13]  (1.22 ns)

 <State 2>: 2.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln818_6') [107]  (1.7 ns)
	'add' operation ('add_ln813_10') [131]  (0.715 ns)

 <State 3>: 2.21ns
The critical path consists of the following:
	'add' operation ('add_ln813_12') [135]  (0.725 ns)
	'add' operation ('add_ln813_13') [137]  (0.735 ns)
	'add' operation ('add_ln813_14') [139]  (0.745 ns)

 <State 4>: 1.25ns
The critical path consists of the following:
	'getelementptr' operation ('out_buf_0_addr', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:66->/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:41) [24]  (0 ns)
	'store' operation ('store_ln66', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:66->/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:41) of variable 'add_ln813_4' on array 'out_buf_0' [156]  (1.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
