
UFControl.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ba00  080001f0  080001f0  000101f0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004bc  0800bbf0  0800bbf0  0001bbf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c0ac  0800c0ac  000200ec  2**0
                  CONTENTS
  4 .ARM          00000000  0800c0ac  0800c0ac  000200ec  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800c0ac  0800c0ac  000200ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c0ac  0800c0ac  0001c0ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c0b0  0800c0b0  0001c0b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000ec  20000000  0800c0b4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003270  200000ec  0800c1a0  000200ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000335c  0800c1a0  0002335c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200ec  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020115  2**0
                  CONTENTS, READONLY
 13 .debug_info   00027a33  00000000  00000000  00020158  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00006628  00000000  00000000  00047b8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002238  00000000  00000000  0004e1b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001a5b  00000000  00000000  000503f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022f02  00000000  00000000  00051e4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002fa31  00000000  00000000  00074d4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b4cbd  00000000  00000000  000a477e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00008dc4  00000000  00000000  0015943c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  00162200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f0 <__do_global_dtors_aux>:
 80001f0:	b510      	push	{r4, lr}
 80001f2:	4c05      	ldr	r4, [pc, #20]	; (8000208 <__do_global_dtors_aux+0x18>)
 80001f4:	7823      	ldrb	r3, [r4, #0]
 80001f6:	b933      	cbnz	r3, 8000206 <__do_global_dtors_aux+0x16>
 80001f8:	4b04      	ldr	r3, [pc, #16]	; (800020c <__do_global_dtors_aux+0x1c>)
 80001fa:	b113      	cbz	r3, 8000202 <__do_global_dtors_aux+0x12>
 80001fc:	4804      	ldr	r0, [pc, #16]	; (8000210 <__do_global_dtors_aux+0x20>)
 80001fe:	f3af 8000 	nop.w
 8000202:	2301      	movs	r3, #1
 8000204:	7023      	strb	r3, [r4, #0]
 8000206:	bd10      	pop	{r4, pc}
 8000208:	200000ec 	.word	0x200000ec
 800020c:	00000000 	.word	0x00000000
 8000210:	0800bbd8 	.word	0x0800bbd8

08000214 <frame_dummy>:
 8000214:	b508      	push	{r3, lr}
 8000216:	4b03      	ldr	r3, [pc, #12]	; (8000224 <frame_dummy+0x10>)
 8000218:	b11b      	cbz	r3, 8000222 <frame_dummy+0xe>
 800021a:	4903      	ldr	r1, [pc, #12]	; (8000228 <frame_dummy+0x14>)
 800021c:	4803      	ldr	r0, [pc, #12]	; (800022c <frame_dummy+0x18>)
 800021e:	f3af 8000 	nop.w
 8000222:	bd08      	pop	{r3, pc}
 8000224:	00000000 	.word	0x00000000
 8000228:	200000f0 	.word	0x200000f0
 800022c:	0800bbd8 	.word	0x0800bbd8

08000230 <PL_SET>:


static   EventGroupHandle_t pREGEvent;
static   StaticEventGroup_t xREGCreatedEventGroup;
void PL_SET()
{
 8000230:	b480      	push	{r7}
 8000232:	af00      	add	r7, sp, #0

}
 8000234:	bf00      	nop
 8000236:	46bd      	mov	sp, r7
 8000238:	bc80      	pop	{r7}
 800023a:	4770      	bx	lr

0800023c <RegisterDATALoad>:
{
	 pREGEvent = xEventGroupCreateStatic(&xREGCreatedEventGroup );
}

static uint8_t RegisterDATALoad()
{
 800023c:	b590      	push	{r4, r7, lr}
 800023e:	b083      	sub	sp, #12
 8000240:	af00      	add	r7, sp, #0
	uint8_t res = 0;
 8000242:	2300      	movs	r3, #0
 8000244:	71fb      	strb	r3, [r7, #7]
	uint8_t i,j;
	switch (PL_STATE)
 8000246:	4b55      	ldr	r3, [pc, #340]	; (800039c <RegisterDATALoad+0x160>)
 8000248:	781b      	ldrb	r3, [r3, #0]
 800024a:	2b03      	cmp	r3, #3
 800024c:	f200 80a1 	bhi.w	8000392 <RegisterDATALoad+0x156>
 8000250:	a201      	add	r2, pc, #4	; (adr r2, 8000258 <RegisterDATALoad+0x1c>)
 8000252:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000256:	bf00      	nop
 8000258:	08000269 	.word	0x08000269
 800025c:	08000301 	.word	0x08000301
 8000260:	0800030d 	.word	0x0800030d
 8000264:	0800031f 	.word	0x0800031f
	{
		case 0:
			//PL_RESET();
			PL_STATE = 1;
 8000268:	4b4c      	ldr	r3, [pc, #304]	; (800039c <RegisterDATALoad+0x160>)
 800026a:	2201      	movs	r2, #1
 800026c:	701a      	strb	r2, [r3, #0]
			if (data_check_counter >= DATA_VALID_TIMES)
 800026e:	4b4c      	ldr	r3, [pc, #304]	; (80003a0 <RegisterDATALoad+0x164>)
 8000270:	781b      	ldrb	r3, [r3, #0]
 8000272:	2b02      	cmp	r3, #2
 8000274:	f240 808c 	bls.w	8000390 <RegisterDATALoad+0x154>
			{
				data_check_counter = 0;
 8000278:	4b49      	ldr	r3, [pc, #292]	; (80003a0 <RegisterDATALoad+0x164>)
 800027a:	2200      	movs	r2, #0
 800027c:	701a      	strb	r2, [r3, #0]
				for (i=0;i<6;i++)
 800027e:	2300      	movs	r3, #0
 8000280:	71bb      	strb	r3, [r7, #6]
 8000282:	e023      	b.n	80002cc <RegisterDATALoad+0x90>
				{
					    dc_mask[0 ] = mask[i][0];
 8000284:	79ba      	ldrb	r2, [r7, #6]
 8000286:	4947      	ldr	r1, [pc, #284]	; (80003a4 <RegisterDATALoad+0x168>)
 8000288:	4613      	mov	r3, r2
 800028a:	005b      	lsls	r3, r3, #1
 800028c:	4413      	add	r3, r2
 800028e:	440b      	add	r3, r1
 8000290:	781a      	ldrb	r2, [r3, #0]
 8000292:	4b45      	ldr	r3, [pc, #276]	; (80003a8 <RegisterDATALoad+0x16c>)
 8000294:	701a      	strb	r2, [r3, #0]
						for (j=1 ;j<DATA_VALID_TIMES;j++)
 8000296:	2301      	movs	r3, #1
 8000298:	717b      	strb	r3, [r7, #5]
 800029a:	e011      	b.n	80002c0 <RegisterDATALoad+0x84>
						{
							dc_mask[0 ] &= mask[i][j];
 800029c:	4b42      	ldr	r3, [pc, #264]	; (80003a8 <RegisterDATALoad+0x16c>)
 800029e:	7819      	ldrb	r1, [r3, #0]
 80002a0:	79ba      	ldrb	r2, [r7, #6]
 80002a2:	7978      	ldrb	r0, [r7, #5]
 80002a4:	4c3f      	ldr	r4, [pc, #252]	; (80003a4 <RegisterDATALoad+0x168>)
 80002a6:	4613      	mov	r3, r2
 80002a8:	005b      	lsls	r3, r3, #1
 80002aa:	4413      	add	r3, r2
 80002ac:	4423      	add	r3, r4
 80002ae:	4403      	add	r3, r0
 80002b0:	781b      	ldrb	r3, [r3, #0]
 80002b2:	400b      	ands	r3, r1
 80002b4:	b2da      	uxtb	r2, r3
 80002b6:	4b3c      	ldr	r3, [pc, #240]	; (80003a8 <RegisterDATALoad+0x16c>)
 80002b8:	701a      	strb	r2, [r3, #0]
						for (j=1 ;j<DATA_VALID_TIMES;j++)
 80002ba:	797b      	ldrb	r3, [r7, #5]
 80002bc:	3301      	adds	r3, #1
 80002be:	717b      	strb	r3, [r7, #5]
 80002c0:	797b      	ldrb	r3, [r7, #5]
 80002c2:	2b02      	cmp	r3, #2
 80002c4:	d9ea      	bls.n	800029c <RegisterDATALoad+0x60>
				for (i=0;i<6;i++)
 80002c6:	79bb      	ldrb	r3, [r7, #6]
 80002c8:	3301      	adds	r3, #1
 80002ca:	71bb      	strb	r3, [r7, #6]
 80002cc:	79bb      	ldrb	r3, [r7, #6]
 80002ce:	2b05      	cmp	r3, #5
 80002d0:	d9d8      	bls.n	8000284 <RegisterDATALoad+0x48>
						}
				}
				for (i=0;i<6;i++)
 80002d2:	2300      	movs	r3, #0
 80002d4:	71bb      	strb	r3, [r7, #6]
 80002d6:	e00d      	b.n	80002f4 <RegisterDATALoad+0xb8>
				{
					data[i] ^=  dc_mask[i];
 80002d8:	79bb      	ldrb	r3, [r7, #6]
 80002da:	4a34      	ldr	r2, [pc, #208]	; (80003ac <RegisterDATALoad+0x170>)
 80002dc:	5cd1      	ldrb	r1, [r2, r3]
 80002de:	79bb      	ldrb	r3, [r7, #6]
 80002e0:	4a31      	ldr	r2, [pc, #196]	; (80003a8 <RegisterDATALoad+0x16c>)
 80002e2:	5cd2      	ldrb	r2, [r2, r3]
 80002e4:	79bb      	ldrb	r3, [r7, #6]
 80002e6:	404a      	eors	r2, r1
 80002e8:	b2d1      	uxtb	r1, r2
 80002ea:	4a30      	ldr	r2, [pc, #192]	; (80003ac <RegisterDATALoad+0x170>)
 80002ec:	54d1      	strb	r1, [r2, r3]
				for (i=0;i<6;i++)
 80002ee:	79bb      	ldrb	r3, [r7, #6]
 80002f0:	3301      	adds	r3, #1
 80002f2:	71bb      	strb	r3, [r7, #6]
 80002f4:	79bb      	ldrb	r3, [r7, #6]
 80002f6:	2b05      	cmp	r3, #5
 80002f8:	d9ee      	bls.n	80002d8 <RegisterDATALoad+0x9c>
				}
				res = 1;
 80002fa:	2301      	movs	r3, #1
 80002fc:	71fb      	strb	r3, [r7, #7]
			}
		break;
 80002fe:	e047      	b.n	8000390 <RegisterDATALoad+0x154>
		case 1:
			PL_SET();
 8000300:	f7ff ff96 	bl	8000230 <PL_SET>
			PL_STATE =2;
 8000304:	4b25      	ldr	r3, [pc, #148]	; (800039c <RegisterDATALoad+0x160>)
 8000306:	2202      	movs	r2, #2
 8000308:	701a      	strb	r2, [r3, #0]

			break;
 800030a:	e042      	b.n	8000392 <RegisterDATALoad+0x156>
		case 2:
			HAL_SPI_Receive_DMA(&hspi2,&pDATA,6U);
 800030c:	2206      	movs	r2, #6
 800030e:	4928      	ldr	r1, [pc, #160]	; (80003b0 <RegisterDATALoad+0x174>)
 8000310:	4828      	ldr	r0, [pc, #160]	; (80003b4 <RegisterDATALoad+0x178>)
 8000312:	f005 fd77 	bl	8005e04 <HAL_SPI_Receive_DMA>
			PL_STATE = 3;
 8000316:	4b21      	ldr	r3, [pc, #132]	; (800039c <RegisterDATALoad+0x160>)
 8000318:	2203      	movs	r2, #3
 800031a:	701a      	strb	r2, [r3, #0]
			break;
 800031c:	e039      	b.n	8000392 <RegisterDATALoad+0x156>
		case 3:
			EventBits_t bits =  xEventGroupGetBits( pREGEvent );
 800031e:	4b26      	ldr	r3, [pc, #152]	; (80003b8 <RegisterDATALoad+0x17c>)
 8000320:	681b      	ldr	r3, [r3, #0]
 8000322:	2100      	movs	r1, #0
 8000324:	4618      	mov	r0, r3
 8000326:	f008 fdfd 	bl	8008f24 <xEventGroupClearBits>
 800032a:	6038      	str	r0, [r7, #0]
			if (bits & DATA_LOAD_READY)
 800032c:	683b      	ldr	r3, [r7, #0]
 800032e:	f003 0301 	and.w	r3, r3, #1
 8000332:	2b00      	cmp	r3, #0
 8000334:	d008      	beq.n	8000348 <RegisterDATALoad+0x10c>
			{
				xEventGroupClearBits(pREGEvent,DATA_LOAD_READY);
 8000336:	4b20      	ldr	r3, [pc, #128]	; (80003b8 <RegisterDATALoad+0x17c>)
 8000338:	681b      	ldr	r3, [r3, #0]
 800033a:	2101      	movs	r1, #1
 800033c:	4618      	mov	r0, r3
 800033e:	f008 fdf1 	bl	8008f24 <xEventGroupClearBits>
				PL_STATE = 0;
 8000342:	4b16      	ldr	r3, [pc, #88]	; (800039c <RegisterDATALoad+0x160>)
 8000344:	2200      	movs	r2, #0
 8000346:	701a      	strb	r2, [r3, #0]
			}
			for (i=0;i <6 ;i++)
 8000348:	2300      	movs	r3, #0
 800034a:	71bb      	strb	r3, [r7, #6]
 800034c:	e016      	b.n	800037c <RegisterDATALoad+0x140>
			{
				mask[i][data_check_counter] = data[i] ^ pDATA[i];
 800034e:	79bb      	ldrb	r3, [r7, #6]
 8000350:	4a16      	ldr	r2, [pc, #88]	; (80003ac <RegisterDATALoad+0x170>)
 8000352:	5cd1      	ldrb	r1, [r2, r3]
 8000354:	79bb      	ldrb	r3, [r7, #6]
 8000356:	4a16      	ldr	r2, [pc, #88]	; (80003b0 <RegisterDATALoad+0x174>)
 8000358:	5cd3      	ldrb	r3, [r2, r3]
 800035a:	79ba      	ldrb	r2, [r7, #6]
 800035c:	4810      	ldr	r0, [pc, #64]	; (80003a0 <RegisterDATALoad+0x164>)
 800035e:	7800      	ldrb	r0, [r0, #0]
 8000360:	4604      	mov	r4, r0
 8000362:	404b      	eors	r3, r1
 8000364:	b2d8      	uxtb	r0, r3
 8000366:	490f      	ldr	r1, [pc, #60]	; (80003a4 <RegisterDATALoad+0x168>)
 8000368:	4613      	mov	r3, r2
 800036a:	005b      	lsls	r3, r3, #1
 800036c:	4413      	add	r3, r2
 800036e:	440b      	add	r3, r1
 8000370:	4423      	add	r3, r4
 8000372:	4602      	mov	r2, r0
 8000374:	701a      	strb	r2, [r3, #0]
			for (i=0;i <6 ;i++)
 8000376:	79bb      	ldrb	r3, [r7, #6]
 8000378:	3301      	adds	r3, #1
 800037a:	71bb      	strb	r3, [r7, #6]
 800037c:	79bb      	ldrb	r3, [r7, #6]
 800037e:	2b05      	cmp	r3, #5
 8000380:	d9e5      	bls.n	800034e <RegisterDATALoad+0x112>

			}
			data_check_counter++;
 8000382:	4b07      	ldr	r3, [pc, #28]	; (80003a0 <RegisterDATALoad+0x164>)
 8000384:	781b      	ldrb	r3, [r3, #0]
 8000386:	3301      	adds	r3, #1
 8000388:	b2da      	uxtb	r2, r3
 800038a:	4b05      	ldr	r3, [pc, #20]	; (80003a0 <RegisterDATALoad+0x164>)
 800038c:	701a      	strb	r2, [r3, #0]

			break;
 800038e:	e000      	b.n	8000392 <RegisterDATALoad+0x156>
		break;
 8000390:	bf00      	nop


	}
	return (res);
 8000392:	79fb      	ldrb	r3, [r7, #7]
}
 8000394:	4618      	mov	r0, r3
 8000396:	370c      	adds	r7, #12
 8000398:	46bd      	mov	sp, r7
 800039a:	bd90      	pop	{r4, r7, pc}
 800039c:	2000010c 	.word	0x2000010c
 80003a0:	20000116 	.word	0x20000116
 80003a4:	20000120 	.word	0x20000120
 80003a8:	20000134 	.word	0x20000134
 80003ac:	20000118 	.word	0x20000118
 80003b0:	20000110 	.word	0x20000110
 80003b4:	20000338 	.word	0x20000338
 80003b8:	20000108 	.word	0x20000108

080003bc <HAL_SPI_RxCpltCallback>:

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80003bc:	b580      	push	{r7, lr}
 80003be:	b082      	sub	sp, #8
 80003c0:	af00      	add	r7, sp, #0
 80003c2:	6078      	str	r0, [r7, #4]
	 static portBASE_TYPE xHigherPriorityTaskWoken;
	 xHigherPriorityTaskWoken = pdFALSE;
 80003c4:	4b0d      	ldr	r3, [pc, #52]	; (80003fc <HAL_SPI_RxCpltCallback+0x40>)
 80003c6:	2200      	movs	r2, #0
 80003c8:	601a      	str	r2, [r3, #0]
	 xEventGroupSetBitsFromISR( pREGEvent, DATA_LOAD_READY, &xHigherPriorityTaskWoken );
 80003ca:	4b0d      	ldr	r3, [pc, #52]	; (8000400 <HAL_SPI_RxCpltCallback+0x44>)
 80003cc:	681b      	ldr	r3, [r3, #0]
 80003ce:	4a0b      	ldr	r2, [pc, #44]	; (80003fc <HAL_SPI_RxCpltCallback+0x40>)
 80003d0:	2101      	movs	r1, #1
 80003d2:	4618      	mov	r0, r3
 80003d4:	f008 fe98 	bl	8009108 <xEventGroupSetBitsFromISR>
	 portEND_SWITCHING_ISR( xHigherPriorityTaskWoken );
 80003d8:	4b08      	ldr	r3, [pc, #32]	; (80003fc <HAL_SPI_RxCpltCallback+0x40>)
 80003da:	681b      	ldr	r3, [r3, #0]
 80003dc:	2b00      	cmp	r3, #0
 80003de:	d008      	beq.n	80003f2 <HAL_SPI_RxCpltCallback+0x36>
 80003e0:	4b08      	ldr	r3, [pc, #32]	; (8000404 <HAL_SPI_RxCpltCallback+0x48>)
 80003e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80003e6:	601a      	str	r2, [r3, #0]
 80003e8:	f3bf 8f4f 	dsb	sy
 80003ec:	f3bf 8f6f 	isb	sy
	 return;
 80003f0:	bf00      	nop
 80003f2:	bf00      	nop

}
 80003f4:	3708      	adds	r7, #8
 80003f6:	46bd      	mov	sp, r7
 80003f8:	bd80      	pop	{r7, pc}
 80003fa:	bf00      	nop
 80003fc:	200001a4 	.word	0x200001a4
 8000400:	20000108 	.word	0x20000108
 8000404:	e000ed04 	.word	0xe000ed04

08000408 <eDinConfig>:


static DinConfig_t xDinConfig[ DIN_COUNT];

DIN_FUNCTION_ERROR_t eDinConfig( uint8_t ucCh, DIN_INPUT_TYPE inType, uint32_t ulHFront, uint32_t ulLFront)
{
 8000408:	b580      	push	{r7, lr}
 800040a:	b08a      	sub	sp, #40	; 0x28
 800040c:	af00      	add	r7, sp, #0
 800040e:	60ba      	str	r2, [r7, #8]
 8000410:	607b      	str	r3, [r7, #4]
 8000412:	4603      	mov	r3, r0
 8000414:	73fb      	strb	r3, [r7, #15]
 8000416:	460b      	mov	r3, r1
 8000418:	73bb      	strb	r3, [r7, #14]
	DIN_FUNCTION_ERROR_t eRes = DIN_WRONG_CHANNEL_NUMBER ;
 800041a:	2301      	movs	r3, #1
 800041c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000420:	f107 0314 	add.w	r3, r7, #20
 8000424:	2200      	movs	r2, #0
 8000426:	601a      	str	r2, [r3, #0]
 8000428:	605a      	str	r2, [r3, #4]
 800042a:	609a      	str	r2, [r3, #8]
 800042c:	60da      	str	r2, [r3, #12]
	if ( ucCh <DIN_COUNT)
 800042e:	7bfb      	ldrb	r3, [r7, #15]
 8000430:	2b04      	cmp	r3, #4
 8000432:	d854      	bhi.n	80004de <eDinConfig+0xd6>
	{
		xDinConfig[ucCh].eInputType = inType;
 8000434:	7bfb      	ldrb	r3, [r7, #15]
 8000436:	4a2d      	ldr	r2, [pc, #180]	; (80004ec <eDinConfig+0xe4>)
 8000438:	011b      	lsls	r3, r3, #4
 800043a:	4413      	add	r3, r2
 800043c:	330e      	adds	r3, #14
 800043e:	7bba      	ldrb	r2, [r7, #14]
 8000440:	701a      	strb	r2, [r3, #0]
		xDinConfig[ucCh].ucValue 	= (xDinConfig[ucCh].eInputType == DIN_CONFIG_POSITIVE ) ? 0U : 1U;
 8000442:	7bfb      	ldrb	r3, [r7, #15]
 8000444:	4a29      	ldr	r2, [pc, #164]	; (80004ec <eDinConfig+0xe4>)
 8000446:	011b      	lsls	r3, r3, #4
 8000448:	4413      	add	r3, r2
 800044a:	330e      	adds	r3, #14
 800044c:	781b      	ldrb	r3, [r3, #0]
 800044e:	2b01      	cmp	r3, #1
 8000450:	bf14      	ite	ne
 8000452:	2301      	movne	r3, #1
 8000454:	2300      	moveq	r3, #0
 8000456:	b2da      	uxtb	r2, r3
 8000458:	7bfb      	ldrb	r3, [r7, #15]
 800045a:	4611      	mov	r1, r2
 800045c:	4a23      	ldr	r2, [pc, #140]	; (80004ec <eDinConfig+0xe4>)
 800045e:	011b      	lsls	r3, r3, #4
 8000460:	4413      	add	r3, r2
 8000462:	330c      	adds	r3, #12
 8000464:	460a      	mov	r2, r1
 8000466:	701a      	strb	r2, [r3, #0]
		GPIO_InitStruct.Pin 		= xDinPortConfig[ucCh].Pin;
 8000468:	7bfb      	ldrb	r3, [r7, #15]
 800046a:	4a21      	ldr	r2, [pc, #132]	; (80004f0 <eDinConfig+0xe8>)
 800046c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000470:	617b      	str	r3, [r7, #20]

		if ( xDinConfig[ucCh].eInputType == RPM_CONFIG )
 8000472:	7bfb      	ldrb	r3, [r7, #15]
 8000474:	4a1d      	ldr	r2, [pc, #116]	; (80004ec <eDinConfig+0xe4>)
 8000476:	011b      	lsls	r3, r3, #4
 8000478:	4413      	add	r3, r2
 800047a:	330e      	adds	r3, #14
 800047c:	781b      	ldrb	r3, [r3, #0]
 800047e:	2b02      	cmp	r3, #2
 8000480:	d106      	bne.n	8000490 <eDinConfig+0x88>
		{
			xDinConfig[ucCh].eInputType = DIN_CONFIG_POSITIVE;
 8000482:	7bfb      	ldrb	r3, [r7, #15]
 8000484:	4a19      	ldr	r2, [pc, #100]	; (80004ec <eDinConfig+0xe4>)
 8000486:	011b      	lsls	r3, r3, #4
 8000488:	4413      	add	r3, r2
 800048a:	330e      	adds	r3, #14
 800048c:	2201      	movs	r2, #1
 800048e:	701a      	strb	r2, [r3, #0]
		}
		GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000490:	2300      	movs	r3, #0
 8000492:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000494:	2301      	movs	r3, #1
 8000496:	61fb      	str	r3, [r7, #28]
		HAL_GPIO_Init(xDinPortConfig[ucCh].GPIOx,&GPIO_InitStruct);
 8000498:	7bfb      	ldrb	r3, [r7, #15]
 800049a:	4a15      	ldr	r2, [pc, #84]	; (80004f0 <eDinConfig+0xe8>)
 800049c:	00db      	lsls	r3, r3, #3
 800049e:	4413      	add	r3, r2
 80004a0:	685b      	ldr	r3, [r3, #4]
 80004a2:	f107 0214 	add.w	r2, r7, #20
 80004a6:	4611      	mov	r1, r2
 80004a8:	4618      	mov	r0, r3
 80004aa:	f003 f887 	bl	80035bc <HAL_GPIO_Init>
		xDinConfig[ucCh].ulHighCounter = ulHFront;
 80004ae:	7bfb      	ldrb	r3, [r7, #15]
 80004b0:	4a0e      	ldr	r2, [pc, #56]	; (80004ec <eDinConfig+0xe4>)
 80004b2:	011b      	lsls	r3, r3, #4
 80004b4:	4413      	add	r3, r2
 80004b6:	3308      	adds	r3, #8
 80004b8:	68ba      	ldr	r2, [r7, #8]
 80004ba:	601a      	str	r2, [r3, #0]
		xDinConfig[ucCh].ulLowCounter = ulLFront;
 80004bc:	7bfb      	ldrb	r3, [r7, #15]
 80004be:	4a0b      	ldr	r2, [pc, #44]	; (80004ec <eDinConfig+0xe4>)
 80004c0:	011b      	lsls	r3, r3, #4
 80004c2:	4413      	add	r3, r2
 80004c4:	3304      	adds	r3, #4
 80004c6:	687a      	ldr	r2, [r7, #4]
 80004c8:	601a      	str	r2, [r3, #0]
		xDinConfig[ucCh].ucTempValue = 0U;
 80004ca:	7bfb      	ldrb	r3, [r7, #15]
 80004cc:	4a07      	ldr	r2, [pc, #28]	; (80004ec <eDinConfig+0xe4>)
 80004ce:	011b      	lsls	r3, r3, #4
 80004d0:	4413      	add	r3, r2
 80004d2:	330d      	adds	r3, #13
 80004d4:	2200      	movs	r2, #0
 80004d6:	701a      	strb	r2, [r3, #0]
		eRes = DIN_CONFIG_OK;
 80004d8:	2300      	movs	r3, #0
 80004da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}
	return ( eRes );
 80004de:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80004e2:	4618      	mov	r0, r3
 80004e4:	3728      	adds	r7, #40	; 0x28
 80004e6:	46bd      	mov	sp, r7
 80004e8:	bd80      	pop	{r7, pc}
 80004ea:	bf00      	nop
 80004ec:	2000013c 	.word	0x2000013c
 80004f0:	0800bca0 	.word	0x0800bca0

080004f4 <vDINInit>:

static void vDINInit()
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	af00      	add	r7, sp, #0
	eDinConfig( INPUT_1, DIN_CONFIG_NEGATIVE , DEF_H_FRONT, DEF_L_FRONT );
 80004f8:	230a      	movs	r3, #10
 80004fa:	220a      	movs	r2, #10
 80004fc:	2100      	movs	r1, #0
 80004fe:	2000      	movs	r0, #0
 8000500:	f7ff ff82 	bl	8000408 <eDinConfig>
	eDinConfig( INPUT_2, DIN_CONFIG_NEGATIVE , DEF_H_FRONT, DEF_L_FRONT );
 8000504:	230a      	movs	r3, #10
 8000506:	220a      	movs	r2, #10
 8000508:	2100      	movs	r1, #0
 800050a:	2001      	movs	r0, #1
 800050c:	f7ff ff7c 	bl	8000408 <eDinConfig>
	eDinConfig( INPUT_3, DIN_CONFIG_NEGATIVE , DEF_H_FRONT, DEF_L_FRONT );
 8000510:	230a      	movs	r3, #10
 8000512:	220a      	movs	r2, #10
 8000514:	2100      	movs	r1, #0
 8000516:	2002      	movs	r0, #2
 8000518:	f7ff ff76 	bl	8000408 <eDinConfig>
	eDinConfig( INPUT_4, DIN_CONFIG_NEGATIVE , DEF_H_FRONT, DEF_L_FRONT );
 800051c:	230a      	movs	r3, #10
 800051e:	220a      	movs	r2, #10
 8000520:	2100      	movs	r1, #0
 8000522:	2003      	movs	r0, #3
 8000524:	f7ff ff70 	bl	8000408 <eDinConfig>
	eDinConfig( INPUT_5, DIN_CONFIG_NEGATIVE , DEF_H_FRONT, DEF_L_FRONT );
 8000528:	230a      	movs	r3, #10
 800052a:	220a      	movs	r2, #10
 800052c:	2100      	movs	r1, #0
 800052e:	2004      	movs	r0, #4
 8000530:	f7ff ff6a 	bl	8000408 <eDinConfig>
	PL_SET();
 8000534:	f7ff fe7c 	bl	8000230 <PL_SET>
}
 8000538:	bf00      	nop
 800053a:	bd80      	pop	{r7, pc}

0800053c <vSetOut>:

static void vSetOut( uint8_t out, uint8_t state)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b082      	sub	sp, #8
 8000540:	af00      	add	r7, sp, #0
 8000542:	4603      	mov	r3, r0
 8000544:	460a      	mov	r2, r1
 8000546:	71fb      	strb	r3, [r7, #7]
 8000548:	4613      	mov	r3, r2
 800054a:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin(xDoutPortConfig[out].GPIOx,xDoutPortConfig[out].Pin, state!=0 ? GPIO_PIN_SET:GPIO_PIN_RESET);
 800054c:	79fb      	ldrb	r3, [r7, #7]
 800054e:	4a0b      	ldr	r2, [pc, #44]	; (800057c <vSetOut+0x40>)
 8000550:	00db      	lsls	r3, r3, #3
 8000552:	4413      	add	r3, r2
 8000554:	6858      	ldr	r0, [r3, #4]
 8000556:	79fb      	ldrb	r3, [r7, #7]
 8000558:	4a08      	ldr	r2, [pc, #32]	; (800057c <vSetOut+0x40>)
 800055a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800055e:	b299      	uxth	r1, r3
 8000560:	79bb      	ldrb	r3, [r7, #6]
 8000562:	2b00      	cmp	r3, #0
 8000564:	bf14      	ite	ne
 8000566:	2301      	movne	r3, #1
 8000568:	2300      	moveq	r3, #0
 800056a:	b2db      	uxtb	r3, r3
 800056c:	461a      	mov	r2, r3
 800056e:	f003 f9d0 	bl	8003912 <HAL_GPIO_WritePin>
	return;
 8000572:	bf00      	nop
}
 8000574:	3708      	adds	r7, #8
 8000576:	46bd      	mov	sp, r7
 8000578:	bd80      	pop	{r7, pc}
 800057a:	bf00      	nop
 800057c:	0800bce8 	.word	0x0800bce8

08000580 <StartDIN_DOUT>:

void StartDIN_DOUT(void *argument)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b088      	sub	sp, #32
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
	EventGroupHandle_t system_event = NULL;
 8000588:	2300      	movs	r3, #0
 800058a:	61bb      	str	r3, [r7, #24]
	uint8_t init_state = 0;
 800058c:	2300      	movs	r3, #0
 800058e:	77fb      	strb	r3, [r7, #31]
	vDINInit();
 8000590:	f7ff ffb0 	bl	80004f4 <vDINInit>
	while(1)
	{
		vTaskDelay(10);
 8000594:	200a      	movs	r0, #10
 8000596:	f009 fd0f 	bl	8009fb8 <vTaskDelay>
		for (uint8_t i = 0; i <DIN_COUNT; i++)
 800059a:	2300      	movs	r3, #0
 800059c:	77bb      	strb	r3, [r7, #30]
 800059e:	e071      	b.n	8000684 <StartDIN_DOUT+0x104>
		{
				if ( xDinConfig[i].eInputType != RPM_CONFIG )
 80005a0:	7fbb      	ldrb	r3, [r7, #30]
 80005a2:	4a8a      	ldr	r2, [pc, #552]	; (80007cc <StartDIN_DOUT+0x24c>)
 80005a4:	011b      	lsls	r3, r3, #4
 80005a6:	4413      	add	r3, r2
 80005a8:	330e      	adds	r3, #14
 80005aa:	781b      	ldrb	r3, [r3, #0]
 80005ac:	2b02      	cmp	r3, #2
 80005ae:	d066      	beq.n	800067e <StartDIN_DOUT+0xfe>
				{
					uint8_t uсDinState = HAL_GPIO_ReadPin( xDinPortConfig[i].GPIOx, xDinPortConfig[i].Pin);
 80005b0:	7fbb      	ldrb	r3, [r7, #30]
 80005b2:	4a87      	ldr	r2, [pc, #540]	; (80007d0 <StartDIN_DOUT+0x250>)
 80005b4:	00db      	lsls	r3, r3, #3
 80005b6:	4413      	add	r3, r2
 80005b8:	685a      	ldr	r2, [r3, #4]
 80005ba:	7fbb      	ldrb	r3, [r7, #30]
 80005bc:	4984      	ldr	r1, [pc, #528]	; (80007d0 <StartDIN_DOUT+0x250>)
 80005be:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
 80005c2:	b29b      	uxth	r3, r3
 80005c4:	4619      	mov	r1, r3
 80005c6:	4610      	mov	r0, r2
 80005c8:	f003 f98c 	bl	80038e4 <HAL_GPIO_ReadPin>
 80005cc:	4603      	mov	r3, r0
 80005ce:	73fb      	strb	r3, [r7, #15]
					if (uсDinState != xDinConfig[i].ucTempValue )
 80005d0:	7fbb      	ldrb	r3, [r7, #30]
 80005d2:	4a7e      	ldr	r2, [pc, #504]	; (80007cc <StartDIN_DOUT+0x24c>)
 80005d4:	011b      	lsls	r3, r3, #4
 80005d6:	4413      	add	r3, r2
 80005d8:	330d      	adds	r3, #13
 80005da:	781b      	ldrb	r3, [r3, #0]
 80005dc:	7bfa      	ldrb	r2, [r7, #15]
 80005de:	429a      	cmp	r2, r3
 80005e0:	d047      	beq.n	8000672 <StartDIN_DOUT+0xf2>
					{
							xDinConfig[i].ulCounter ++ ;
 80005e2:	7fbb      	ldrb	r3, [r7, #30]
 80005e4:	4979      	ldr	r1, [pc, #484]	; (80007cc <StartDIN_DOUT+0x24c>)
 80005e6:	011a      	lsls	r2, r3, #4
 80005e8:	440a      	add	r2, r1
 80005ea:	6812      	ldr	r2, [r2, #0]
 80005ec:	3201      	adds	r2, #1
 80005ee:	4977      	ldr	r1, [pc, #476]	; (80007cc <StartDIN_DOUT+0x24c>)
 80005f0:	011b      	lsls	r3, r3, #4
 80005f2:	440b      	add	r3, r1
 80005f4:	601a      	str	r2, [r3, #0]
							if (xDinConfig[i].ulCounter > ( (xDinConfig[i].ucTempValue == GPIO_PIN_RESET) ? xDinConfig[i].ulHighCounter : xDinConfig[i].ulLowCounter ) )
 80005f6:	7fbb      	ldrb	r3, [r7, #30]
 80005f8:	4a74      	ldr	r2, [pc, #464]	; (80007cc <StartDIN_DOUT+0x24c>)
 80005fa:	011b      	lsls	r3, r3, #4
 80005fc:	4413      	add	r3, r2
 80005fe:	681a      	ldr	r2, [r3, #0]
 8000600:	7fbb      	ldrb	r3, [r7, #30]
 8000602:	4972      	ldr	r1, [pc, #456]	; (80007cc <StartDIN_DOUT+0x24c>)
 8000604:	011b      	lsls	r3, r3, #4
 8000606:	440b      	add	r3, r1
 8000608:	330d      	adds	r3, #13
 800060a:	781b      	ldrb	r3, [r3, #0]
 800060c:	2b00      	cmp	r3, #0
 800060e:	d106      	bne.n	800061e <StartDIN_DOUT+0x9e>
 8000610:	7fbb      	ldrb	r3, [r7, #30]
 8000612:	496e      	ldr	r1, [pc, #440]	; (80007cc <StartDIN_DOUT+0x24c>)
 8000614:	011b      	lsls	r3, r3, #4
 8000616:	440b      	add	r3, r1
 8000618:	3308      	adds	r3, #8
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	e005      	b.n	800062a <StartDIN_DOUT+0xaa>
 800061e:	7fbb      	ldrb	r3, [r7, #30]
 8000620:	496a      	ldr	r1, [pc, #424]	; (80007cc <StartDIN_DOUT+0x24c>)
 8000622:	011b      	lsls	r3, r3, #4
 8000624:	440b      	add	r3, r1
 8000626:	3304      	adds	r3, #4
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	4293      	cmp	r3, r2
 800062c:	d227      	bcs.n	800067e <StartDIN_DOUT+0xfe>
							{
									xDinConfig[i].ucValue = uсDinState  ^ ( (~xDinConfig[i].eInputType) & 0x1);
 800062e:	7fbb      	ldrb	r3, [r7, #30]
 8000630:	4a66      	ldr	r2, [pc, #408]	; (80007cc <StartDIN_DOUT+0x24c>)
 8000632:	011b      	lsls	r3, r3, #4
 8000634:	4413      	add	r3, r2
 8000636:	330e      	adds	r3, #14
 8000638:	781b      	ldrb	r3, [r3, #0]
 800063a:	f003 0301 	and.w	r3, r3, #1
 800063e:	2b00      	cmp	r3, #0
 8000640:	bf0c      	ite	eq
 8000642:	2301      	moveq	r3, #1
 8000644:	2300      	movne	r3, #0
 8000646:	b2db      	uxtb	r3, r3
 8000648:	b25a      	sxtb	r2, r3
 800064a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800064e:	4053      	eors	r3, r2
 8000650:	b25a      	sxtb	r2, r3
 8000652:	7fbb      	ldrb	r3, [r7, #30]
 8000654:	b2d1      	uxtb	r1, r2
 8000656:	4a5d      	ldr	r2, [pc, #372]	; (80007cc <StartDIN_DOUT+0x24c>)
 8000658:	011b      	lsls	r3, r3, #4
 800065a:	4413      	add	r3, r2
 800065c:	330c      	adds	r3, #12
 800065e:	460a      	mov	r2, r1
 8000660:	701a      	strb	r2, [r3, #0]
								    xDinConfig[i].ucTempValue = uсDinState ;
 8000662:	7fbb      	ldrb	r3, [r7, #30]
 8000664:	4a59      	ldr	r2, [pc, #356]	; (80007cc <StartDIN_DOUT+0x24c>)
 8000666:	011b      	lsls	r3, r3, #4
 8000668:	4413      	add	r3, r2
 800066a:	330d      	adds	r3, #13
 800066c:	7bfa      	ldrb	r2, [r7, #15]
 800066e:	701a      	strb	r2, [r3, #0]
 8000670:	e005      	b.n	800067e <StartDIN_DOUT+0xfe>
							}
					}
					else
					{
						xDinConfig[i].ulCounter = 0U;
 8000672:	7fbb      	ldrb	r3, [r7, #30]
 8000674:	4a55      	ldr	r2, [pc, #340]	; (80007cc <StartDIN_DOUT+0x24c>)
 8000676:	011b      	lsls	r3, r3, #4
 8000678:	4413      	add	r3, r2
 800067a:	2200      	movs	r2, #0
 800067c:	601a      	str	r2, [r3, #0]
		for (uint8_t i = 0; i <DIN_COUNT; i++)
 800067e:	7fbb      	ldrb	r3, [r7, #30]
 8000680:	3301      	adds	r3, #1
 8000682:	77bb      	strb	r3, [r7, #30]
 8000684:	7fbb      	ldrb	r3, [r7, #30]
 8000686:	2b04      	cmp	r3, #4
 8000688:	d98a      	bls.n	80005a0 <StartDIN_DOUT+0x20>
					}
			  }
		}
		if   (RegisterDATALoad() == 1)
 800068a:	f7ff fdd7 	bl	800023c <RegisterDATALoad>
 800068e:	4603      	mov	r3, r0
 8000690:	2b01      	cmp	r3, #1
 8000692:	d128      	bne.n	80006e6 <StartDIN_DOUT+0x166>
		{
			uint32_t bdata = data[0] | data[1]<<8 | (data[2] & 0x3F)<<16;
 8000694:	4b4f      	ldr	r3, [pc, #316]	; (80007d4 <StartDIN_DOUT+0x254>)
 8000696:	781b      	ldrb	r3, [r3, #0]
 8000698:	461a      	mov	r2, r3
 800069a:	4b4e      	ldr	r3, [pc, #312]	; (80007d4 <StartDIN_DOUT+0x254>)
 800069c:	785b      	ldrb	r3, [r3, #1]
 800069e:	021b      	lsls	r3, r3, #8
 80006a0:	431a      	orrs	r2, r3
 80006a2:	4b4c      	ldr	r3, [pc, #304]	; (80007d4 <StartDIN_DOUT+0x254>)
 80006a4:	789b      	ldrb	r3, [r3, #2]
 80006a6:	041b      	lsls	r3, r3, #16
 80006a8:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 80006ac:	4313      	orrs	r3, r2
 80006ae:	617b      	str	r3, [r7, #20]
			vSetRegister(LAM_ERROR_REG_LSB, bdata);
 80006b0:	6979      	ldr	r1, [r7, #20]
 80006b2:	202d      	movs	r0, #45	; 0x2d
 80006b4:	f001 fca4 	bl	8002000 <vSetRegister>
		    bdata = data[2]>>6 | data[3]<<10 | (data[4] & 0x3F)<<18 | data[5];
 80006b8:	4b46      	ldr	r3, [pc, #280]	; (80007d4 <StartDIN_DOUT+0x254>)
 80006ba:	789b      	ldrb	r3, [r3, #2]
 80006bc:	099b      	lsrs	r3, r3, #6
 80006be:	b2db      	uxtb	r3, r3
 80006c0:	461a      	mov	r2, r3
 80006c2:	4b44      	ldr	r3, [pc, #272]	; (80007d4 <StartDIN_DOUT+0x254>)
 80006c4:	78db      	ldrb	r3, [r3, #3]
 80006c6:	029b      	lsls	r3, r3, #10
 80006c8:	431a      	orrs	r2, r3
 80006ca:	4b42      	ldr	r3, [pc, #264]	; (80007d4 <StartDIN_DOUT+0x254>)
 80006cc:	791b      	ldrb	r3, [r3, #4]
 80006ce:	049b      	lsls	r3, r3, #18
 80006d0:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
 80006d4:	4313      	orrs	r3, r2
 80006d6:	4a3f      	ldr	r2, [pc, #252]	; (80007d4 <StartDIN_DOUT+0x254>)
 80006d8:	7952      	ldrb	r2, [r2, #5]
 80006da:	4313      	orrs	r3, r2
 80006dc:	617b      	str	r3, [r7, #20]
			vSetRegister(LAM_ERROR_REG_MSB, bdata);
 80006de:	6979      	ldr	r1, [r7, #20]
 80006e0:	202e      	movs	r0, #46	; 0x2e
 80006e2:	f001 fc8d 	bl	8002000 <vSetRegister>
		}
		vSetRegisterBit(DEVICE_ALARM_REG, DOOR_ALARM ,  (uint16_t)xDinConfig[DOOR].ucValue );
 80006e6:	4b39      	ldr	r3, [pc, #228]	; (80007cc <StartDIN_DOUT+0x24c>)
 80006e8:	7b1b      	ldrb	r3, [r3, #12]
 80006ea:	461a      	mov	r2, r3
 80006ec:	2101      	movs	r1, #1
 80006ee:	202f      	movs	r0, #47	; 0x2f
 80006f0:	f001 fc9c 	bl	800202c <vSetRegisterBit>
		vSetRegisterBit(DEVICE_ALARM_REG,FIRE_FLAG, (uint16_t)xDinConfig[FIRE].ucValue);
 80006f4:	4b35      	ldr	r3, [pc, #212]	; (80007cc <StartDIN_DOUT+0x24c>)
 80006f6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80006fa:	461a      	mov	r2, r3
 80006fc:	2102      	movs	r1, #2
 80006fe:	202f      	movs	r0, #47	; 0x2f
 8000700:	f001 fc94 	bl	800202c <vSetRegisterBit>
		vSetRegisterBit(DEVICE_STATUS_REG,REMOTE_FLAG,(uint16_t)xDinConfig[REMOTE].ucValue);
 8000704:	4b31      	ldr	r3, [pc, #196]	; (80007cc <StartDIN_DOUT+0x24c>)
 8000706:	7f1b      	ldrb	r3, [r3, #28]
 8000708:	461a      	mov	r2, r3
 800070a:	2101      	movs	r1, #1
 800070c:	2030      	movs	r0, #48	; 0x30
 800070e:	f001 fc8d 	bl	800202c <vSetRegisterBit>
		vSetRegisterBit(DEVICE_STATUS_REG,LOCAL_FLAG, (uint16_t) xDinConfig[LOCAL_C].ucValue);
 8000712:	4b2e      	ldr	r3, [pc, #184]	; (80007cc <StartDIN_DOUT+0x24c>)
 8000714:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000718:	461a      	mov	r2, r3
 800071a:	2102      	movs	r1, #2
 800071c:	2030      	movs	r0, #48	; 0x30
 800071e:	f001 fc85 	bl	800202c <vSetRegisterBit>
		vSetRegisterBit(DEVICE_STATUS_REG, REMOTE_ACT_FLAG, (uint16_t)xDinConfig[REMOTE_ACT].ucValue);
 8000722:	4b2a      	ldr	r3, [pc, #168]	; (80007cc <StartDIN_DOUT+0x24c>)
 8000724:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8000728:	461a      	mov	r2, r3
 800072a:	2103      	movs	r1, #3
 800072c:	2030      	movs	r0, #48	; 0x30
 800072e:	f001 fc7d 	bl	800202c <vSetRegisterBit>
		if ( init_state == 0 )
 8000732:	7ffb      	ldrb	r3, [r7, #31]
 8000734:	2b00      	cmp	r3, #0
 8000736:	d105      	bne.n	8000744 <StartDIN_DOUT+0x1c4>
		{
			init_state = 1;
 8000738:	2301      	movs	r3, #1
 800073a:	77fb      	strb	r3, [r7, #31]
			xEventGroupSetBits(system_event,   DIN_SYSTEM_READY);
 800073c:	2104      	movs	r1, #4
 800073e:	69b8      	ldr	r0, [r7, #24]
 8000740:	f008 fc28 	bl	8008f94 <xEventGroupSetBits>
		}
		uint32_t status = uGetRegister(DEVICE_STATUS_REG);
 8000744:	2030      	movs	r0, #48	; 0x30
 8000746:	f001 fca5 	bl	8002094 <uGetRegister>
 800074a:	6138      	str	r0, [r7, #16]
		vSetOut(ALARM_OUT, status & (0x01<<ALARM_OUT_FLAG) );
 800074c:	693b      	ldr	r3, [r7, #16]
 800074e:	b2db      	uxtb	r3, r3
 8000750:	f003 0310 	and.w	r3, r3, #16
 8000754:	b2db      	uxtb	r3, r3
 8000756:	4619      	mov	r1, r3
 8000758:	2003      	movs	r0, #3
 800075a:	f7ff feef 	bl	800053c <vSetOut>
		vSetOut(ALARM_LAMP, status & (0x01<<ALARM_OUT_FLAG) );
 800075e:	693b      	ldr	r3, [r7, #16]
 8000760:	b2db      	uxtb	r3, r3
 8000762:	f003 0310 	and.w	r3, r3, #16
 8000766:	b2db      	uxtb	r3, r3
 8000768:	4619      	mov	r1, r3
 800076a:	2004      	movs	r0, #4
 800076c:	f7ff fee6 	bl	800053c <vSetOut>
		vSetOut(POW1, status & (0x01<<WORK_OUT_FLAG ) );
 8000770:	693b      	ldr	r3, [r7, #16]
 8000772:	b2db      	uxtb	r3, r3
 8000774:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000778:	b2db      	uxtb	r3, r3
 800077a:	4619      	mov	r1, r3
 800077c:	2000      	movs	r0, #0
 800077e:	f7ff fedd 	bl	800053c <vSetOut>
		vSetOut(POW2, status & (0x01<<WORK_OUT_FLAG ) );
 8000782:	693b      	ldr	r3, [r7, #16]
 8000784:	b2db      	uxtb	r3, r3
 8000786:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800078a:	b2db      	uxtb	r3, r3
 800078c:	4619      	mov	r1, r3
 800078e:	2001      	movs	r0, #1
 8000790:	f7ff fed4 	bl	800053c <vSetOut>
		vSetOut(POW_OUT, status & (0x01<<WORK_OUT_FLAG ) );
 8000794:	693b      	ldr	r3, [r7, #16]
 8000796:	b2db      	uxtb	r3, r3
 8000798:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800079c:	b2db      	uxtb	r3, r3
 800079e:	4619      	mov	r1, r3
 80007a0:	2002      	movs	r0, #2
 80007a2:	f7ff fecb 	bl	800053c <vSetOut>
		vSetOut(POW_ON, status & (0x01<<WORK_OUT_FLAG ) );
 80007a6:	693b      	ldr	r3, [r7, #16]
 80007a8:	b2db      	uxtb	r3, r3
 80007aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80007ae:	b2db      	uxtb	r3, r3
 80007b0:	4619      	mov	r1, r3
 80007b2:	2006      	movs	r0, #6
 80007b4:	f7ff fec2 	bl	800053c <vSetOut>
		vSetOut(LOCAL_LAMP, status & (0x01<<LOCAL_OUT_FLAG) );
 80007b8:	693b      	ldr	r3, [r7, #16]
 80007ba:	b2db      	uxtb	r3, r3
 80007bc:	f003 0320 	and.w	r3, r3, #32
 80007c0:	b2db      	uxtb	r3, r3
 80007c2:	4619      	mov	r1, r3
 80007c4:	2005      	movs	r0, #5
 80007c6:	f7ff feb9 	bl	800053c <vSetOut>
	{
 80007ca:	e6e3      	b.n	8000594 <StartDIN_DOUT+0x14>
 80007cc:	2000013c 	.word	0x2000013c
 80007d0:	0800bca0 	.word	0x0800bca0
 80007d4:	20000118 	.word	0x20000118

080007d8 <vKeyboardTask>:
  return pKeyboardQueue;
}


void vKeyboardTask( void * argument )
{
 80007d8:	b590      	push	{r4, r7, lr}
 80007da:	b087      	sub	sp, #28
 80007dc:	af00      	add	r7, sp, #0
 80007de:	6078      	str	r0, [r7, #4]
  KeyEvent      TEvent;
  GPIO_PinState TK[KEYBOARD_COUNT];
  for(;;)
  {
    vTaskDelay(KEY_PEREOD);
 80007e0:	200a      	movs	r0, #10
 80007e2:	f009 fbe9 	bl	8009fb8 <vTaskDelay>
    for ( uint8_t i=0U; i<KEYBOARD_COUNT; i++ )                                          /* Считываем текущее состояние портов клавиатуры */
 80007e6:	2300      	movs	r3, #0
 80007e8:	75fb      	strb	r3, [r7, #23]
 80007ea:	e0bf      	b.n	800096c <vKeyboardTask+0x194>
    {
      TK[i]=  HAL_GPIO_ReadPin( xDinPortConfig[i+DIN_COUNT].GPIOx, xDinPortConfig[i+DIN_COUNT].Pin );
 80007ec:	7dfb      	ldrb	r3, [r7, #23]
 80007ee:	3305      	adds	r3, #5
 80007f0:	4a61      	ldr	r2, [pc, #388]	; (8000978 <vKeyboardTask+0x1a0>)
 80007f2:	00db      	lsls	r3, r3, #3
 80007f4:	4413      	add	r3, r2
 80007f6:	685a      	ldr	r2, [r3, #4]
 80007f8:	7dfb      	ldrb	r3, [r7, #23]
 80007fa:	3305      	adds	r3, #5
 80007fc:	495e      	ldr	r1, [pc, #376]	; (8000978 <vKeyboardTask+0x1a0>)
 80007fe:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
 8000802:	b29b      	uxth	r3, r3
 8000804:	7dfc      	ldrb	r4, [r7, #23]
 8000806:	4619      	mov	r1, r3
 8000808:	4610      	mov	r0, r2
 800080a:	f003 f86b 	bl	80038e4 <HAL_GPIO_ReadPin>
 800080e:	4603      	mov	r3, r0
 8000810:	461a      	mov	r2, r3
 8000812:	f104 0318 	add.w	r3, r4, #24
 8000816:	443b      	add	r3, r7
 8000818:	f803 2c0c 	strb.w	r2, [r3, #-12]
      TEvent.KeyCode = CODES[i];
 800081c:	7dfb      	ldrb	r3, [r7, #23]
 800081e:	4a57      	ldr	r2, [pc, #348]	; (800097c <vKeyboardTask+0x1a4>)
 8000820:	5cd3      	ldrb	r3, [r2, r3]
 8000822:	613b      	str	r3, [r7, #16]
	  /*Фиксируем отжатие клавищи (BRAKECODE)*/
      if ( STATUS[i] && ( TK[i] == KEY_OFF_STATE ) )
 8000824:	7dfb      	ldrb	r3, [r7, #23]
 8000826:	4a56      	ldr	r2, [pc, #344]	; (8000980 <vKeyboardTask+0x1a8>)
 8000828:	5cd3      	ldrb	r3, [r2, r3]
 800082a:	2b00      	cmp	r3, #0
 800082c:	d01b      	beq.n	8000866 <vKeyboardTask+0x8e>
 800082e:	7dfb      	ldrb	r3, [r7, #23]
 8000830:	3318      	adds	r3, #24
 8000832:	443b      	add	r3, r7
 8000834:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8000838:	2b01      	cmp	r3, #1
 800083a:	d114      	bne.n	8000866 <vKeyboardTask+0x8e>
      {
        STATUS[i]      = KEY_OFF; /*Состоянии клавиши ВЫКЛ*/
 800083c:	7dfb      	ldrb	r3, [r7, #23]
 800083e:	4a50      	ldr	r2, [pc, #320]	; (8000980 <vKeyboardTask+0x1a8>)
 8000840:	2100      	movs	r1, #0
 8000842:	54d1      	strb	r1, [r2, r3]
        COUNTERS[i]    = 0U;      /*Сбрасываем счетчик*/
 8000844:	7dfb      	ldrb	r3, [r7, #23]
 8000846:	4a4f      	ldr	r2, [pc, #316]	; (8000984 <vKeyboardTask+0x1ac>)
 8000848:	2100      	movs	r1, #0
 800084a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

        TEvent.Status  = BRAKECODE;
 800084e:	2340      	movs	r3, #64	; 0x40
 8000850:	753b      	strb	r3, [r7, #20]
        //xQueueReset( pKeyboardQueue );
        xQueueSend( pKeyboardQueue, &TEvent, portMAX_DELAY );
 8000852:	4b4d      	ldr	r3, [pc, #308]	; (8000988 <vKeyboardTask+0x1b0>)
 8000854:	6818      	ldr	r0, [r3, #0]
 8000856:	f107 0110 	add.w	r1, r7, #16
 800085a:	2300      	movs	r3, #0
 800085c:	f04f 32ff 	mov.w	r2, #4294967295
 8000860:	f008 fe18 	bl	8009494 <xQueueGenericSend>
 8000864:	e07f      	b.n	8000966 <vKeyboardTask+0x18e>
      }
      else
      {
        /*Если текущие состояние потрта ВКЛ, а предидущие было ВЫКЛ
        //то запускаме счеткик нажатий*/
        if ( !STATUS[i] && ( TK[i] == KEY_ON_STATE ) )
 8000866:	7dfb      	ldrb	r3, [r7, #23]
 8000868:	4a45      	ldr	r2, [pc, #276]	; (8000980 <vKeyboardTask+0x1a8>)
 800086a:	5cd3      	ldrb	r3, [r2, r3]
 800086c:	2b00      	cmp	r3, #0
 800086e:	d129      	bne.n	80008c4 <vKeyboardTask+0xec>
 8000870:	7dfb      	ldrb	r3, [r7, #23]
 8000872:	3318      	adds	r3, #24
 8000874:	443b      	add	r3, r7
 8000876:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800087a:	2b00      	cmp	r3, #0
 800087c:	d122      	bne.n	80008c4 <vKeyboardTask+0xec>
        {
          COUNTERS[i]++;
 800087e:	7dfb      	ldrb	r3, [r7, #23]
 8000880:	4a40      	ldr	r2, [pc, #256]	; (8000984 <vKeyboardTask+0x1ac>)
 8000882:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000886:	3201      	adds	r2, #1
 8000888:	493e      	ldr	r1, [pc, #248]	; (8000984 <vKeyboardTask+0x1ac>)
 800088a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
          /*если счетчик превысил значение SWITCHONDELAY то фиксируем нажатие*/
          if ( COUNTERS[i] >=  SWITCHONDELAY  )
 800088e:	7dfb      	ldrb	r3, [r7, #23]
 8000890:	4a3c      	ldr	r2, [pc, #240]	; (8000984 <vKeyboardTask+0x1ac>)
 8000892:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000896:	2b01      	cmp	r3, #1
 8000898:	d965      	bls.n	8000966 <vKeyboardTask+0x18e>
          {
            COUNTERS[i]    = 0U;
 800089a:	7dfb      	ldrb	r3, [r7, #23]
 800089c:	4a39      	ldr	r2, [pc, #228]	; (8000984 <vKeyboardTask+0x1ac>)
 800089e:	2100      	movs	r1, #0
 80008a0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            STATUS[i]      = KEY_ON;
 80008a4:	7dfb      	ldrb	r3, [r7, #23]
 80008a6:	4a36      	ldr	r2, [pc, #216]	; (8000980 <vKeyboardTask+0x1a8>)
 80008a8:	2101      	movs	r1, #1
 80008aa:	54d1      	strb	r1, [r2, r3]
            TEvent.Status  = MAKECODE;
 80008ac:	2380      	movs	r3, #128	; 0x80
 80008ae:	753b      	strb	r3, [r7, #20]
            xQueueSend( pKeyboardQueue, &TEvent, portMAX_DELAY );
 80008b0:	4b35      	ldr	r3, [pc, #212]	; (8000988 <vKeyboardTask+0x1b0>)
 80008b2:	6818      	ldr	r0, [r3, #0]
 80008b4:	f107 0110 	add.w	r1, r7, #16
 80008b8:	2300      	movs	r3, #0
 80008ba:	f04f 32ff 	mov.w	r2, #4294967295
 80008be:	f008 fde9 	bl	8009494 <xQueueGenericSend>
          if ( COUNTERS[i] >=  SWITCHONDELAY  )
 80008c2:	e050      	b.n	8000966 <vKeyboardTask+0x18e>

          }
        }
        else if ( (STATUS[i] != KEY_OFF)  && ( TK[i] == KEY_ON_STATE ) )
 80008c4:	7dfb      	ldrb	r3, [r7, #23]
 80008c6:	4a2e      	ldr	r2, [pc, #184]	; (8000980 <vKeyboardTask+0x1a8>)
 80008c8:	5cd3      	ldrb	r3, [r2, r3]
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d04b      	beq.n	8000966 <vKeyboardTask+0x18e>
 80008ce:	7dfb      	ldrb	r3, [r7, #23]
 80008d0:	3318      	adds	r3, #24
 80008d2:	443b      	add	r3, r7
 80008d4:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d144      	bne.n	8000966 <vKeyboardTask+0x18e>
        {
          COUNTERS[i]++;
 80008dc:	7dfb      	ldrb	r3, [r7, #23]
 80008de:	4a29      	ldr	r2, [pc, #164]	; (8000984 <vKeyboardTask+0x1ac>)
 80008e0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80008e4:	3201      	adds	r2, #1
 80008e6:	4927      	ldr	r1, [pc, #156]	; (8000984 <vKeyboardTask+0x1ac>)
 80008e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
          switch ( STATUS[i] )
 80008ec:	7dfb      	ldrb	r3, [r7, #23]
 80008ee:	4a24      	ldr	r2, [pc, #144]	; (8000980 <vKeyboardTask+0x1a8>)
 80008f0:	5cd3      	ldrb	r3, [r2, r3]
 80008f2:	2b01      	cmp	r3, #1
 80008f4:	d002      	beq.n	80008fc <vKeyboardTask+0x124>
 80008f6:	2b02      	cmp	r3, #2
 80008f8:	d01b      	beq.n	8000932 <vKeyboardTask+0x15a>
                xQueueSend( pKeyboardQueue, &TEvent, portMAX_DELAY );

              }
              break;
            default:
    	      break;
 80008fa:	e034      	b.n	8000966 <vKeyboardTask+0x18e>
              if ( COUNTERS[i] >=  DefaultDelay  )
 80008fc:	7dfb      	ldrb	r3, [r7, #23]
 80008fe:	4a21      	ldr	r2, [pc, #132]	; (8000984 <vKeyboardTask+0x1ac>)
 8000900:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000904:	2b09      	cmp	r3, #9
 8000906:	d92b      	bls.n	8000960 <vKeyboardTask+0x188>
                STATUS[i]      = KEY_ON_REPEAT;
 8000908:	7dfb      	ldrb	r3, [r7, #23]
 800090a:	4a1d      	ldr	r2, [pc, #116]	; (8000980 <vKeyboardTask+0x1a8>)
 800090c:	2102      	movs	r1, #2
 800090e:	54d1      	strb	r1, [r2, r3]
                COUNTERS[i]    = 0U;
 8000910:	7dfb      	ldrb	r3, [r7, #23]
 8000912:	4a1c      	ldr	r2, [pc, #112]	; (8000984 <vKeyboardTask+0x1ac>)
 8000914:	2100      	movs	r1, #0
 8000916:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                TEvent.Status  = MAKECODE;
 800091a:	2380      	movs	r3, #128	; 0x80
 800091c:	753b      	strb	r3, [r7, #20]
                xQueueSend( pKeyboardQueue, &TEvent, portMAX_DELAY );
 800091e:	4b1a      	ldr	r3, [pc, #104]	; (8000988 <vKeyboardTask+0x1b0>)
 8000920:	6818      	ldr	r0, [r3, #0]
 8000922:	f107 0110 	add.w	r1, r7, #16
 8000926:	2300      	movs	r3, #0
 8000928:	f04f 32ff 	mov.w	r2, #4294967295
 800092c:	f008 fdb2 	bl	8009494 <xQueueGenericSend>
              break;
 8000930:	e016      	b.n	8000960 <vKeyboardTask+0x188>
              if ( COUNTERS[i] >= DefaultRepeatRate )
 8000932:	7dfb      	ldrb	r3, [r7, #23]
 8000934:	4a13      	ldr	r2, [pc, #76]	; (8000984 <vKeyboardTask+0x1ac>)
 8000936:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800093a:	2b27      	cmp	r3, #39	; 0x27
 800093c:	d912      	bls.n	8000964 <vKeyboardTask+0x18c>
                COUNTERS[i]    = 0U;
 800093e:	7dfb      	ldrb	r3, [r7, #23]
 8000940:	4a10      	ldr	r2, [pc, #64]	; (8000984 <vKeyboardTask+0x1ac>)
 8000942:	2100      	movs	r1, #0
 8000944:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                TEvent.Status  = MAKECODE;
 8000948:	2380      	movs	r3, #128	; 0x80
 800094a:	753b      	strb	r3, [r7, #20]
                xQueueSend( pKeyboardQueue, &TEvent, portMAX_DELAY );
 800094c:	4b0e      	ldr	r3, [pc, #56]	; (8000988 <vKeyboardTask+0x1b0>)
 800094e:	6818      	ldr	r0, [r3, #0]
 8000950:	f107 0110 	add.w	r1, r7, #16
 8000954:	2300      	movs	r3, #0
 8000956:	f04f 32ff 	mov.w	r2, #4294967295
 800095a:	f008 fd9b 	bl	8009494 <xQueueGenericSend>
              break;
 800095e:	e001      	b.n	8000964 <vKeyboardTask+0x18c>
              break;
 8000960:	bf00      	nop
 8000962:	e000      	b.n	8000966 <vKeyboardTask+0x18e>
              break;
 8000964:	bf00      	nop
    for ( uint8_t i=0U; i<KEYBOARD_COUNT; i++ )                                          /* Считываем текущее состояние портов клавиатуры */
 8000966:	7dfb      	ldrb	r3, [r7, #23]
 8000968:	3301      	adds	r3, #1
 800096a:	75fb      	strb	r3, [r7, #23]
 800096c:	7dfb      	ldrb	r3, [r7, #23]
 800096e:	2b03      	cmp	r3, #3
 8000970:	f67f af3c 	bls.w	80007ec <vKeyboardTask+0x14>
    vTaskDelay(KEY_PEREOD);
 8000974:	e734      	b.n	80007e0 <vKeyboardTask+0x8>
 8000976:	bf00      	nop
 8000978:	0800bca0 	.word	0x0800bca0
 800097c:	20000000 	.word	0x20000000
 8000980:	2000018c 	.word	0x2000018c
 8000984:	20000190 	.word	0x20000190
 8000988:	200001a0 	.word	0x200001a0

0800098c <eEEPROMWr>:
	I2C = hi2c2;
}


 EERPOM_ERROR_CODE_t eEEPROMWr(  EEPROM_ADRESS_TYPE addr, uint8_t * data, EEPROM_ADRESS_TYPE len )
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b088      	sub	sp, #32
 8000990:	af02      	add	r7, sp, #8
 8000992:	4603      	mov	r3, r0
 8000994:	6039      	str	r1, [r7, #0]
 8000996:	80fb      	strh	r3, [r7, #6]
 8000998:	4613      	mov	r3, r2
 800099a:	80bb      	strh	r3, [r7, #4]
	EERPOM_ERROR_CODE_t res = EEPROM_NOT_VALIDE_ADRESS;
 800099c:	2302      	movs	r3, #2
 800099e:	75fb      	strb	r3, [r7, #23]
	if ((  addr+ len  <= EEPROM_SIZE ) && (len!=0))
 80009a0:	88fa      	ldrh	r2, [r7, #6]
 80009a2:	88bb      	ldrh	r3, [r7, #4]
 80009a4:	4413      	add	r3, r2
 80009a6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80009aa:	f200 8092 	bhi.w	8000ad2 <eEEPROMWr+0x146>
 80009ae:	88bb      	ldrh	r3, [r7, #4]
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	f000 808e 	beq.w	8000ad2 <eEEPROMWr+0x146>
	{


	  if (len == sizeof(uint8_t))
 80009b6:	88bb      	ldrh	r3, [r7, #4]
 80009b8:	2b01      	cmp	r3, #1
 80009ba:	d12f      	bne.n	8000a1c <eEEPROMWr+0x90>
	  {
		  for (uint8_t i = 0; i< ADDRESS_DATA; i++ )
 80009bc:	2300      	movs	r3, #0
 80009be:	75bb      	strb	r3, [r7, #22]
 80009c0:	e00a      	b.n	80009d8 <eEEPROMWr+0x4c>
		  {
		 		  sector_buffer[i] = (( addr >> BYTE_SHIFT*i ) & ADDRES_MASK ) ;
 80009c2:	88fa      	ldrh	r2, [r7, #6]
 80009c4:	7dbb      	ldrb	r3, [r7, #22]
 80009c6:	00db      	lsls	r3, r3, #3
 80009c8:	411a      	asrs	r2, r3
 80009ca:	7dbb      	ldrb	r3, [r7, #22]
 80009cc:	b2d1      	uxtb	r1, r2
 80009ce:	4a43      	ldr	r2, [pc, #268]	; (8000adc <eEEPROMWr+0x150>)
 80009d0:	54d1      	strb	r1, [r2, r3]
		  for (uint8_t i = 0; i< ADDRESS_DATA; i++ )
 80009d2:	7dbb      	ldrb	r3, [r7, #22]
 80009d4:	3301      	adds	r3, #1
 80009d6:	75bb      	strb	r3, [r7, #22]
 80009d8:	7dbb      	ldrb	r3, [r7, #22]
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d0f1      	beq.n	80009c2 <eEEPROMWr+0x36>
		  }
		  sector_buffer[ADDRESS_DATA] = *data;
 80009de:	683b      	ldr	r3, [r7, #0]
 80009e0:	781a      	ldrb	r2, [r3, #0]
 80009e2:	4b3e      	ldr	r3, [pc, #248]	; (8000adc <eEEPROMWr+0x150>)
 80009e4:	705a      	strb	r2, [r3, #1]
		  res =  (HAL_I2C_Master_Transmit(I2C, Device_ADD | GET_ADDR_MSB( addr) , (uint8_t *) sector_buffer, ADDRESS_DATA + sizeof(uint8_t) , EEPROM_TIME_OUT ) == HAL_OK ) ? EEPROM_OK : EEPROM_WRITE_ERROR ;
 80009e6:	4b3e      	ldr	r3, [pc, #248]	; (8000ae0 <eEEPROMWr+0x154>)
 80009e8:	6818      	ldr	r0, [r3, #0]
 80009ea:	88fb      	ldrh	r3, [r7, #6]
 80009ec:	09db      	lsrs	r3, r3, #7
 80009ee:	b29b      	uxth	r3, r3
 80009f0:	b21b      	sxth	r3, r3
 80009f2:	f003 030e 	and.w	r3, r3, #14
 80009f6:	b21b      	sxth	r3, r3
 80009f8:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 80009fc:	b21b      	sxth	r3, r3
 80009fe:	b299      	uxth	r1, r3
 8000a00:	2364      	movs	r3, #100	; 0x64
 8000a02:	9300      	str	r3, [sp, #0]
 8000a04:	2302      	movs	r3, #2
 8000a06:	4a35      	ldr	r2, [pc, #212]	; (8000adc <eEEPROMWr+0x150>)
 8000a08:	f003 f8e0 	bl	8003bcc <HAL_I2C_Master_Transmit>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d101      	bne.n	8000a16 <eEEPROMWr+0x8a>
 8000a12:	2300      	movs	r3, #0
 8000a14:	e000      	b.n	8000a18 <eEEPROMWr+0x8c>
 8000a16:	2304      	movs	r3, #4
 8000a18:	75fb      	strb	r3, [r7, #23]
 8000a1a:	e05a      	b.n	8000ad2 <eEEPROMWr+0x146>
	  }
	  else
	  {
		  res = EEPROM_OK;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	75fb      	strb	r3, [r7, #23]
		  EEPROM_ADRESS_TYPE cur_len;
		  EEPROM_ADRESS_TYPE byte_to_send = len;
 8000a20:	88bb      	ldrh	r3, [r7, #4]
 8000a22:	827b      	strh	r3, [r7, #18]
		  EEPROM_ADRESS_TYPE offset = 0;
 8000a24:	2300      	movs	r3, #0
 8000a26:	823b      	strh	r3, [r7, #16]
		  EEPROM_ADRESS_TYPE cur_addr = addr;
 8000a28:	88fb      	ldrh	r3, [r7, #6]
 8000a2a:	81fb      	strh	r3, [r7, #14]
		  while  (byte_to_send > 0)
 8000a2c:	e04e      	b.n	8000acc <eEEPROMWr+0x140>
		  {
			  cur_len = SECTOR_SIZE - ( cur_addr % SECTOR_SIZE );
 8000a2e:	89fb      	ldrh	r3, [r7, #14]
 8000a30:	f003 030f 	and.w	r3, r3, #15
 8000a34:	b29b      	uxth	r3, r3
 8000a36:	f1c3 0310 	rsb	r3, r3, #16
 8000a3a:	82bb      	strh	r3, [r7, #20]
			  if ( cur_len > byte_to_send )  cur_len = byte_to_send;
 8000a3c:	8aba      	ldrh	r2, [r7, #20]
 8000a3e:	8a7b      	ldrh	r3, [r7, #18]
 8000a40:	429a      	cmp	r2, r3
 8000a42:	d901      	bls.n	8000a48 <eEEPROMWr+0xbc>
 8000a44:	8a7b      	ldrh	r3, [r7, #18]
 8000a46:	82bb      	strh	r3, [r7, #20]
			  ( void )memcpy( &sector_buffer[ADDRESS_DATA], &data[offset], cur_len );
 8000a48:	8a3b      	ldrh	r3, [r7, #16]
 8000a4a:	683a      	ldr	r2, [r7, #0]
 8000a4c:	4413      	add	r3, r2
 8000a4e:	8aba      	ldrh	r2, [r7, #20]
 8000a50:	4619      	mov	r1, r3
 8000a52:	4824      	ldr	r0, [pc, #144]	; (8000ae4 <eEEPROMWr+0x158>)
 8000a54:	f00b f85e 	bl	800bb14 <memcpy>
			  for (uint8_t i = 0; i< ADDRESS_DATA; i++ )
 8000a58:	2300      	movs	r3, #0
 8000a5a:	737b      	strb	r3, [r7, #13]
 8000a5c:	e00a      	b.n	8000a74 <eEEPROMWr+0xe8>
			  {
			 		  sector_buffer[i] = (( cur_addr >> BYTE_SHIFT*i ) & ADDRES_MASK ) ;
 8000a5e:	89fa      	ldrh	r2, [r7, #14]
 8000a60:	7b7b      	ldrb	r3, [r7, #13]
 8000a62:	00db      	lsls	r3, r3, #3
 8000a64:	411a      	asrs	r2, r3
 8000a66:	7b7b      	ldrb	r3, [r7, #13]
 8000a68:	b2d1      	uxtb	r1, r2
 8000a6a:	4a1c      	ldr	r2, [pc, #112]	; (8000adc <eEEPROMWr+0x150>)
 8000a6c:	54d1      	strb	r1, [r2, r3]
			  for (uint8_t i = 0; i< ADDRESS_DATA; i++ )
 8000a6e:	7b7b      	ldrb	r3, [r7, #13]
 8000a70:	3301      	adds	r3, #1
 8000a72:	737b      	strb	r3, [r7, #13]
 8000a74:	7b7b      	ldrb	r3, [r7, #13]
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d0f1      	beq.n	8000a5e <eEEPROMWr+0xd2>
			 // res =  EEPROM_WRITE_ERROR;
			 // for (int i =0; i<5;i++)
			//  {


				  if  (HAL_I2C_Master_Transmit(I2C, Device_ADD | GET_ADDR_MSB( cur_addr) ,(uint8_t *) sector_buffer,  cur_len + ADDRESS_DATA , EEPROM_TIME_OUT ) != HAL_OK )
 8000a7a:	4b19      	ldr	r3, [pc, #100]	; (8000ae0 <eEEPROMWr+0x154>)
 8000a7c:	6818      	ldr	r0, [r3, #0]
 8000a7e:	89fb      	ldrh	r3, [r7, #14]
 8000a80:	09db      	lsrs	r3, r3, #7
 8000a82:	b29b      	uxth	r3, r3
 8000a84:	b21b      	sxth	r3, r3
 8000a86:	f003 030e 	and.w	r3, r3, #14
 8000a8a:	b21b      	sxth	r3, r3
 8000a8c:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8000a90:	b21b      	sxth	r3, r3
 8000a92:	b299      	uxth	r1, r3
 8000a94:	8abb      	ldrh	r3, [r7, #20]
 8000a96:	3301      	adds	r3, #1
 8000a98:	b29b      	uxth	r3, r3
 8000a9a:	2264      	movs	r2, #100	; 0x64
 8000a9c:	9200      	str	r2, [sp, #0]
 8000a9e:	4a0f      	ldr	r2, [pc, #60]	; (8000adc <eEEPROMWr+0x150>)
 8000aa0:	f003 f894 	bl	8003bcc <HAL_I2C_Master_Transmit>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d001      	beq.n	8000aae <eEEPROMWr+0x122>
				  {
					//  vTaskDelay(1);
					  res =  EEPROM_WRITE_ERROR;
 8000aaa:	2304      	movs	r3, #4
 8000aac:	75fb      	strb	r3, [r7, #23]
				//  else
				//  {
				//	  res =  EEPROM_OK;
				//  }
			//  }
			  vTaskDelay(5);
 8000aae:	2005      	movs	r0, #5
 8000ab0:	f009 fa82 	bl	8009fb8 <vTaskDelay>
			 // HAL_I2C_IsDeviceReady(I2C, Device_ADD,20,1);
			  offset = offset  + cur_len;
 8000ab4:	8a3a      	ldrh	r2, [r7, #16]
 8000ab6:	8abb      	ldrh	r3, [r7, #20]
 8000ab8:	4413      	add	r3, r2
 8000aba:	823b      	strh	r3, [r7, #16]
			  byte_to_send = byte_to_send - cur_len;
 8000abc:	8a7a      	ldrh	r2, [r7, #18]
 8000abe:	8abb      	ldrh	r3, [r7, #20]
 8000ac0:	1ad3      	subs	r3, r2, r3
 8000ac2:	827b      	strh	r3, [r7, #18]
			  cur_addr = cur_addr  + cur_len;
 8000ac4:	89fa      	ldrh	r2, [r7, #14]
 8000ac6:	8abb      	ldrh	r3, [r7, #20]
 8000ac8:	4413      	add	r3, r2
 8000aca:	81fb      	strh	r3, [r7, #14]
		  while  (byte_to_send > 0)
 8000acc:	8a7b      	ldrh	r3, [r7, #18]
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d1ad      	bne.n	8000a2e <eEEPROMWr+0xa2>
		  }
		}
	}
	return ( res );
 8000ad2:	7dfb      	ldrb	r3, [r7, #23]
}
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	3718      	adds	r7, #24
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bd80      	pop	{r7, pc}
 8000adc:	200001a8 	.word	0x200001a8
 8000ae0:	200001bc 	.word	0x200001bc
 8000ae4:	200001a9 	.word	0x200001a9

08000ae8 <eEEPROMRd>:

 /*
 * Функция чтения блока данных из EEPROM
 */
 EERPOM_ERROR_CODE_t eEEPROMRd(  EEPROM_ADRESS_TYPE addr, uint8_t * data,   EEPROM_ADRESS_TYPE len )
 {
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b086      	sub	sp, #24
 8000aec:	af02      	add	r7, sp, #8
 8000aee:	4603      	mov	r3, r0
 8000af0:	6039      	str	r1, [r7, #0]
 8000af2:	80fb      	strh	r3, [r7, #6]
 8000af4:	4613      	mov	r3, r2
 8000af6:	80bb      	strh	r3, [r7, #4]
 	if ( (addr +len)  <= EEPROM_SIZE)
 8000af8:	88fa      	ldrh	r2, [r7, #6]
 8000afa:	88bb      	ldrh	r3, [r7, #4]
 8000afc:	4413      	add	r3, r2
 8000afe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000b02:	d83b      	bhi.n	8000b7c <eEEPROMRd+0x94>
 	{
 		uint8_t ucTemp[ADDRESS_DATA];
 		for (uint8_t i = 0; i< ADDRESS_DATA; i++ )
 8000b04:	2300      	movs	r3, #0
 8000b06:	73fb      	strb	r3, [r7, #15]
 8000b08:	e00c      	b.n	8000b24 <eEEPROMRd+0x3c>
 		{
 			ucTemp[i] = (( addr >> BYTE_SHIFT*i ) & ADDRES_MASK ) ;
 8000b0a:	88fa      	ldrh	r2, [r7, #6]
 8000b0c:	7bfb      	ldrb	r3, [r7, #15]
 8000b0e:	00db      	lsls	r3, r3, #3
 8000b10:	411a      	asrs	r2, r3
 8000b12:	7bfb      	ldrb	r3, [r7, #15]
 8000b14:	b2d2      	uxtb	r2, r2
 8000b16:	3310      	adds	r3, #16
 8000b18:	443b      	add	r3, r7
 8000b1a:	f803 2c04 	strb.w	r2, [r3, #-4]
 		for (uint8_t i = 0; i< ADDRESS_DATA; i++ )
 8000b1e:	7bfb      	ldrb	r3, [r7, #15]
 8000b20:	3301      	adds	r3, #1
 8000b22:	73fb      	strb	r3, [r7, #15]
 8000b24:	7bfb      	ldrb	r3, [r7, #15]
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d0ef      	beq.n	8000b0a <eEEPROMRd+0x22>
 	    }

 		if ( HAL_I2C_Master_Transmit(I2C, Device_ADD | GET_ADDR_MSB( addr ),(uint8_t *) &ucTemp, ADDRESS_DATA ,EEPROM_TIME_OUT ) != HAL_OK )
 8000b2a:	4b17      	ldr	r3, [pc, #92]	; (8000b88 <eEEPROMRd+0xa0>)
 8000b2c:	6818      	ldr	r0, [r3, #0]
 8000b2e:	88fb      	ldrh	r3, [r7, #6]
 8000b30:	09db      	lsrs	r3, r3, #7
 8000b32:	b29b      	uxth	r3, r3
 8000b34:	b21b      	sxth	r3, r3
 8000b36:	f003 030e 	and.w	r3, r3, #14
 8000b3a:	b21b      	sxth	r3, r3
 8000b3c:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8000b40:	b21b      	sxth	r3, r3
 8000b42:	b299      	uxth	r1, r3
 8000b44:	f107 020c 	add.w	r2, r7, #12
 8000b48:	2364      	movs	r3, #100	; 0x64
 8000b4a:	9300      	str	r3, [sp, #0]
 8000b4c:	2301      	movs	r3, #1
 8000b4e:	f003 f83d 	bl	8003bcc <HAL_I2C_Master_Transmit>
 8000b52:	4603      	mov	r3, r0
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d001      	beq.n	8000b5c <eEEPROMRd+0x74>
 		{
 			return ( EEPROM_READ_ERROR );
 8000b58:	2303      	movs	r3, #3
 8000b5a:	e010      	b.n	8000b7e <eEEPROMRd+0x96>
 		}
 		else
 		{
 			return ( ( HAL_I2C_Master_Receive( I2C, Device_ADD, data, len ,EEPROM_TIME_OUT) != HAL_OK) ? EEPROM_READ_ERROR : EEPROM_OK );
 8000b5c:	4b0a      	ldr	r3, [pc, #40]	; (8000b88 <eEEPROMRd+0xa0>)
 8000b5e:	6818      	ldr	r0, [r3, #0]
 8000b60:	88bb      	ldrh	r3, [r7, #4]
 8000b62:	2264      	movs	r2, #100	; 0x64
 8000b64:	9200      	str	r2, [sp, #0]
 8000b66:	683a      	ldr	r2, [r7, #0]
 8000b68:	21a0      	movs	r1, #160	; 0xa0
 8000b6a:	f003 f92d 	bl	8003dc8 <HAL_I2C_Master_Receive>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d001      	beq.n	8000b78 <eEEPROMRd+0x90>
 8000b74:	2303      	movs	r3, #3
 8000b76:	e002      	b.n	8000b7e <eEEPROMRd+0x96>
 8000b78:	2300      	movs	r3, #0
 8000b7a:	e000      	b.n	8000b7e <eEEPROMRd+0x96>
 	    }
 	}
 	return ( EEPROM_NOT_VALIDE_ADRESS );
 8000b7c:	2302      	movs	r3, #2
 }
 8000b7e:	4618      	mov	r0, r3
 8000b80:	3710      	adds	r7, #16
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bd80      	pop	{r7, pc}
 8000b86:	bf00      	nop
 8000b88:	200001bc 	.word	0x200001bc

08000b8c <WriteByte>:
{

}

static void WriteByte( uint8_t data)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	b085      	sub	sp, #20
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	4603      	mov	r3, r0
 8000b94:	71fb      	strb	r3, [r7, #7]
	uint16_t buf_port =(uint16_t) LCD_0_GPIO_Port->ODR;
 8000b96:	4b0a      	ldr	r3, [pc, #40]	; (8000bc0 <WriteByte+0x34>)
 8000b98:	68db      	ldr	r3, [r3, #12]
 8000b9a:	81fb      	strh	r3, [r7, #14]
	buf_port = buf_port & 0xF0;
 8000b9c:	89fb      	ldrh	r3, [r7, #14]
 8000b9e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000ba2:	81fb      	strh	r3, [r7, #14]
	buf_port = buf_port | data;
 8000ba4:	79fb      	ldrb	r3, [r7, #7]
 8000ba6:	b29a      	uxth	r2, r3
 8000ba8:	89fb      	ldrh	r3, [r7, #14]
 8000baa:	4313      	orrs	r3, r2
 8000bac:	81fb      	strh	r3, [r7, #14]
	LCD_0_GPIO_Port->ODR = buf_port;
 8000bae:	4a04      	ldr	r2, [pc, #16]	; (8000bc0 <WriteByte+0x34>)
 8000bb0:	89fb      	ldrh	r3, [r7, #14]
 8000bb2:	60d3      	str	r3, [r2, #12]
}
 8000bb4:	bf00      	nop
 8000bb6:	3714      	adds	r7, #20
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bc80      	pop	{r7}
 8000bbc:	4770      	bx	lr
 8000bbe:	bf00      	nop
 8000bc0:	40010c00 	.word	0x40010c00

08000bc4 <DelayUS>:
{
	*pData = (uint16_t) LCD_0_GPIO_Port->ODR & 0x0F;
}

static void DelayUS( uint16_t value)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	b083      	sub	sp, #12
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	4603      	mov	r3, r0
 8000bcc:	80fb      	strh	r3, [r7, #6]
	TIM6->ARR = value;
 8000bce:	4a0f      	ldr	r2, [pc, #60]	; (8000c0c <DelayUS+0x48>)
 8000bd0:	88fb      	ldrh	r3, [r7, #6]
 8000bd2:	62d3      	str	r3, [r2, #44]	; 0x2c
	TIM6->CNT = 0;//Обнуляем счётный регист
 8000bd4:	4b0d      	ldr	r3, [pc, #52]	; (8000c0c <DelayUS+0x48>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	625a      	str	r2, [r3, #36]	; 0x24
	TIM6->CR1 |= TIM_CR1_CEN;//Запускаем таймер, разрешаем его работу.
 8000bda:	4b0c      	ldr	r3, [pc, #48]	; (8000c0c <DelayUS+0x48>)
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	4a0b      	ldr	r2, [pc, #44]	; (8000c0c <DelayUS+0x48>)
 8000be0:	f043 0301 	orr.w	r3, r3, #1
 8000be4:	6013      	str	r3, [r2, #0]
	while((TIM6->SR & TIM_SR_UIF)==0){} //Ждём установки флага UIF = счёт закончен
 8000be6:	bf00      	nop
 8000be8:	4b08      	ldr	r3, [pc, #32]	; (8000c0c <DelayUS+0x48>)
 8000bea:	691b      	ldr	r3, [r3, #16]
 8000bec:	f003 0301 	and.w	r3, r3, #1
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d0f9      	beq.n	8000be8 <DelayUS+0x24>
	TIM6->SR &=~ TIM_SR_UIF;//Сброс флага.
 8000bf4:	4b05      	ldr	r3, [pc, #20]	; (8000c0c <DelayUS+0x48>)
 8000bf6:	691b      	ldr	r3, [r3, #16]
 8000bf8:	4a04      	ldr	r2, [pc, #16]	; (8000c0c <DelayUS+0x48>)
 8000bfa:	f023 0301 	bic.w	r3, r3, #1
 8000bfe:	6113      	str	r3, [r2, #16]
}
 8000c00:	bf00      	nop
 8000c02:	370c      	adds	r7, #12
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bc80      	pop	{r7}
 8000c08:	4770      	bx	lr
 8000c0a:	bf00      	nop
 8000c0c:	40001000 	.word	0x40001000

08000c10 <Strob>:

static void Strob()
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	af00      	add	r7, sp, #0
	SET_E;
 8000c14:	2201      	movs	r2, #1
 8000c16:	2110      	movs	r1, #16
 8000c18:	4806      	ldr	r0, [pc, #24]	; (8000c34 <Strob+0x24>)
 8000c1a:	f002 fe7a 	bl	8003912 <HAL_GPIO_WritePin>
	DelayUS(1);
 8000c1e:	2001      	movs	r0, #1
 8000c20:	f7ff ffd0 	bl	8000bc4 <DelayUS>
	RESET_E;
 8000c24:	2200      	movs	r2, #0
 8000c26:	2110      	movs	r1, #16
 8000c28:	4802      	ldr	r0, [pc, #8]	; (8000c34 <Strob+0x24>)
 8000c2a:	f002 fe72 	bl	8003912 <HAL_GPIO_WritePin>
}
 8000c2e:	bf00      	nop
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	40011000 	.word	0x40011000

08000c38 <LCD_SendCommand>:

static void LCD_SendCommand(uint8_t command)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b082      	sub	sp, #8
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	4603      	mov	r3, r0
 8000c40:	71fb      	strb	r3, [r7, #7]
	RESET_RS;
 8000c42:	2200      	movs	r2, #0
 8000c44:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c48:	480c      	ldr	r0, [pc, #48]	; (8000c7c <LCD_SendCommand+0x44>)
 8000c4a:	f002 fe62 	bl	8003912 <HAL_GPIO_WritePin>
	RESET_RW;
 8000c4e:	2200      	movs	r2, #0
 8000c50:	2120      	movs	r1, #32
 8000c52:	480b      	ldr	r0, [pc, #44]	; (8000c80 <LCD_SendCommand+0x48>)
 8000c54:	f002 fe5d 	bl	8003912 <HAL_GPIO_WritePin>
	RESET_E;
 8000c58:	2200      	movs	r2, #0
 8000c5a:	2110      	movs	r1, #16
 8000c5c:	4808      	ldr	r0, [pc, #32]	; (8000c80 <LCD_SendCommand+0x48>)
 8000c5e:	f002 fe58 	bl	8003912 <HAL_GPIO_WritePin>
	WriteByte( command);
 8000c62:	79fb      	ldrb	r3, [r7, #7]
 8000c64:	4618      	mov	r0, r3
 8000c66:	f7ff ff91 	bl	8000b8c <WriteByte>
	Strob();
 8000c6a:	f7ff ffd1 	bl	8000c10 <Strob>
	DelayUS(40);
 8000c6e:	2028      	movs	r0, #40	; 0x28
 8000c70:	f7ff ffa8 	bl	8000bc4 <DelayUS>
}
 8000c74:	bf00      	nop
 8000c76:	3708      	adds	r7, #8
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	bd80      	pop	{r7, pc}
 8000c7c:	40010c00 	.word	0x40010c00
 8000c80:	40011000 	.word	0x40011000

08000c84 <LCD_SendData>:

static void LCD_SendData(uint8_t data)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b082      	sub	sp, #8
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	71fb      	strb	r3, [r7, #7]
	SET_RS;
 8000c8e:	2201      	movs	r2, #1
 8000c90:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c94:	480c      	ldr	r0, [pc, #48]	; (8000cc8 <LCD_SendData+0x44>)
 8000c96:	f002 fe3c 	bl	8003912 <HAL_GPIO_WritePin>
	RESET_RW;
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	2120      	movs	r1, #32
 8000c9e:	480b      	ldr	r0, [pc, #44]	; (8000ccc <LCD_SendData+0x48>)
 8000ca0:	f002 fe37 	bl	8003912 <HAL_GPIO_WritePin>
	RESET_E;
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	2110      	movs	r1, #16
 8000ca8:	4808      	ldr	r0, [pc, #32]	; (8000ccc <LCD_SendData+0x48>)
 8000caa:	f002 fe32 	bl	8003912 <HAL_GPIO_WritePin>
	WriteByte( data);
 8000cae:	79fb      	ldrb	r3, [r7, #7]
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	f7ff ff6b 	bl	8000b8c <WriteByte>
	Strob();
 8000cb6:	f7ff ffab 	bl	8000c10 <Strob>
	DelayUS(40);
 8000cba:	2028      	movs	r0, #40	; 0x28
 8000cbc:	f7ff ff82 	bl	8000bc4 <DelayUS>
}
 8000cc0:	bf00      	nop
 8000cc2:	3708      	adds	r7, #8
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bd80      	pop	{r7, pc}
 8000cc8:	40010c00 	.word	0x40010c00
 8000ccc:	40011000 	.word	0x40011000

08000cd0 <Init16X2LCD>:

void Init16X2LCD()
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	af00      	add	r7, sp, #0
	osDelay(40);
 8000cd4:	2028      	movs	r0, #40	; 0x28
 8000cd6:	f007 ff53 	bl	8008b80 <osDelay>
	LCD_SendCommand(LCD_FUNSTION_SET  | DB_4);
 8000cda:	2030      	movs	r0, #48	; 0x30
 8000cdc:	f7ff ffac 	bl	8000c38 <LCD_SendCommand>
}
 8000ce0:	bf00      	nop
 8000ce2:	bd80      	pop	{r7, pc}

08000ce4 <vRedrawLCD>:



void vRedrawLCD()
{
 8000ce4:	b5b0      	push	{r4, r5, r7, lr}
 8000ce6:	b084      	sub	sp, #16
 8000ce8:	af02      	add	r7, sp, #8
	EventBits_t redraw_flags;
	redraw_flags = xEventGroupWaitBits(lcdFlags, UP_STRING | DOWN_STRING ,pdTRUE,pdFALSE,0);
 8000cea:	4b26      	ldr	r3, [pc, #152]	; (8000d84 <vRedrawLCD+0xa0>)
 8000cec:	6818      	ldr	r0, [r3, #0]
 8000cee:	2300      	movs	r3, #0
 8000cf0:	9300      	str	r3, [sp, #0]
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	2201      	movs	r2, #1
 8000cf6:	2103      	movs	r1, #3
 8000cf8:	f008 f846 	bl	8008d88 <xEventGroupWaitBits>
 8000cfc:	6038      	str	r0, [r7, #0]
	if (redraw_flags & UP_STRING )
 8000cfe:	683b      	ldr	r3, [r7, #0]
 8000d00:	f003 0301 	and.w	r3, r3, #1
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d019      	beq.n	8000d3c <vRedrawLCD+0x58>
	{
		memcpy(LCD_OUT_BUFFER,LCD_BUFFER,LED_STRING_LEN);
 8000d08:	4a1f      	ldr	r2, [pc, #124]	; (8000d88 <vRedrawLCD+0xa4>)
 8000d0a:	4b20      	ldr	r3, [pc, #128]	; (8000d8c <vRedrawLCD+0xa8>)
 8000d0c:	4614      	mov	r4, r2
 8000d0e:	461d      	mov	r5, r3
 8000d10:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d12:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d14:	682b      	ldr	r3, [r5, #0]
 8000d16:	6023      	str	r3, [r4, #0]
		LCD_SendCommand(0x80);  //Устаналвиаем адрес в начало верхней строки
 8000d18:	2080      	movs	r0, #128	; 0x80
 8000d1a:	f7ff ff8d 	bl	8000c38 <LCD_SendCommand>
		for (uint8_t i = 0;i< LED_STRING_LEN;i++)
 8000d1e:	2300      	movs	r3, #0
 8000d20:	71fb      	strb	r3, [r7, #7]
 8000d22:	e008      	b.n	8000d36 <vRedrawLCD+0x52>
		{
			LCD_SendData(LCD_OUT_BUFFER[i]);
 8000d24:	79fb      	ldrb	r3, [r7, #7]
 8000d26:	4a18      	ldr	r2, [pc, #96]	; (8000d88 <vRedrawLCD+0xa4>)
 8000d28:	5cd3      	ldrb	r3, [r2, r3]
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	f7ff ffaa 	bl	8000c84 <LCD_SendData>
		for (uint8_t i = 0;i< LED_STRING_LEN;i++)
 8000d30:	79fb      	ldrb	r3, [r7, #7]
 8000d32:	3301      	adds	r3, #1
 8000d34:	71fb      	strb	r3, [r7, #7]
 8000d36:	79fb      	ldrb	r3, [r7, #7]
 8000d38:	2b13      	cmp	r3, #19
 8000d3a:	d9f3      	bls.n	8000d24 <vRedrawLCD+0x40>
		}
	}
	if (redraw_flags & DOWN_STRING )
 8000d3c:	683b      	ldr	r3, [r7, #0]
 8000d3e:	f003 0302 	and.w	r3, r3, #2
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d01a      	beq.n	8000d7c <vRedrawLCD+0x98>
	{
		memcpy(LCD_OUT_BUFFER,&LCD_BUFFER[LED_STRING_LEN ],LED_STRING_LEN);
 8000d46:	4a10      	ldr	r2, [pc, #64]	; (8000d88 <vRedrawLCD+0xa4>)
 8000d48:	4b10      	ldr	r3, [pc, #64]	; (8000d8c <vRedrawLCD+0xa8>)
 8000d4a:	4615      	mov	r5, r2
 8000d4c:	f103 0414 	add.w	r4, r3, #20
 8000d50:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d52:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d54:	6823      	ldr	r3, [r4, #0]
 8000d56:	602b      	str	r3, [r5, #0]
		LCD_SendCommand(0x80 | 0x40);  //Устаналвиаем адрес в начало нижней строки
 8000d58:	20c0      	movs	r0, #192	; 0xc0
 8000d5a:	f7ff ff6d 	bl	8000c38 <LCD_SendCommand>
		for (uint8_t i = 0;i< LED_STRING_LEN;i++)
 8000d5e:	2300      	movs	r3, #0
 8000d60:	71bb      	strb	r3, [r7, #6]
 8000d62:	e008      	b.n	8000d76 <vRedrawLCD+0x92>
		{
			LCD_SendData(LCD_OUT_BUFFER[i]);
 8000d64:	79bb      	ldrb	r3, [r7, #6]
 8000d66:	4a08      	ldr	r2, [pc, #32]	; (8000d88 <vRedrawLCD+0xa4>)
 8000d68:	5cd3      	ldrb	r3, [r2, r3]
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f7ff ff8a 	bl	8000c84 <LCD_SendData>
		for (uint8_t i = 0;i< LED_STRING_LEN;i++)
 8000d70:	79bb      	ldrb	r3, [r7, #6]
 8000d72:	3301      	adds	r3, #1
 8000d74:	71bb      	strb	r3, [r7, #6]
 8000d76:	79bb      	ldrb	r3, [r7, #6]
 8000d78:	2b13      	cmp	r3, #19
 8000d7a:	d9f3      	bls.n	8000d64 <vRedrawLCD+0x80>
		}
	}
}
 8000d7c:	bf00      	nop
 8000d7e:	3708      	adds	r7, #8
 8000d80:	46bd      	mov	sp, r7
 8000d82:	bdb0      	pop	{r4, r5, r7, pc}
 8000d84:	200001fc 	.word	0x200001fc
 8000d88:	200001e8 	.word	0x200001e8
 8000d8c:	200001c0 	.word	0x200001c0

08000d90 <LCD_Task>:
/*
 * Таск перерисовывет данные на LCD
 */
void LCD_Task(void *argument)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b082      	sub	sp, #8
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
	Init16X2LCD();
 8000d98:	f7ff ff9a 	bl	8000cd0 <Init16X2LCD>
	while(1)
	{
		vTaskDelay(DISPALY_REDRAW_TIME);
 8000d9c:	2032      	movs	r0, #50	; 0x32
 8000d9e:	f009 f90b 	bl	8009fb8 <vTaskDelay>
		vRedrawLCD();
 8000da2:	f7ff ff9f 	bl	8000ce4 <vRedrawLCD>
		vTaskDelay(DISPALY_REDRAW_TIME);
 8000da6:	e7f9      	b.n	8000d9c <LCD_Task+0xc>

08000da8 <StartControlTask>:
#include "control.h"



void StartControlTask(void *argument)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b086      	sub	sp, #24
 8000dac:	af02      	add	r7, sp, #8
 8000dae:	6078      	str	r0, [r7, #4]
	CONTROLLER_STATE_t state = CONTROLLER_INIT;
 8000db0:	2300      	movs	r3, #0
 8000db2:	73fb      	strb	r3, [r7, #15]
	EventGroupHandle_t system_event = NULL;
 8000db4:	2300      	movs	r3, #0
 8000db6:	60bb      	str	r3, [r7, #8]
	while(1)
	{
		vTaskDelay(1);
 8000db8:	2001      	movs	r0, #1
 8000dba:	f009 f8fd 	bl	8009fb8 <vTaskDelay>
		switch (state)
 8000dbe:	7bfb      	ldrb	r3, [r7, #15]
 8000dc0:	2b04      	cmp	r3, #4
 8000dc2:	d8f9      	bhi.n	8000db8 <StartControlTask+0x10>
 8000dc4:	a201      	add	r2, pc, #4	; (adr r2, 8000dcc <StartControlTask+0x24>)
 8000dc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000dca:	bf00      	nop
 8000dcc:	08000de1 	.word	0x08000de1
 8000dd0:	08000e11 	.word	0x08000e11
 8000dd4:	08000db9 	.word	0x08000db9
 8000dd8:	08000e23 	.word	0x08000e23
 8000ddc:	08000e43 	.word	0x08000e43
		{
			case CONTROLLER_INIT:
				system_event = xGetSystemUpdateEvent();
 8000de0:	f000 fc2c 	bl	800163c <xGetSystemUpdateEvent>
 8000de4:	60b8      	str	r0, [r7, #8]
				if (system_event !=NULL)
 8000de6:	68bb      	ldr	r3, [r7, #8]
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d02f      	beq.n	8000e4c <StartControlTask+0xa4>
				{
					vInitRegister();
 8000dec:	f001 f8ce 	bl	8001f8c <vInitRegister>
					xEventGroupWaitBits(system_event,   REGISTER_SYSTEM_READY | DIN_SYSTEM_READY,  pdTRUE, pdTRUE, portMAX_DELAY );
 8000df0:	f04f 33ff 	mov.w	r3, #4294967295
 8000df4:	9300      	str	r3, [sp, #0]
 8000df6:	2301      	movs	r3, #1
 8000df8:	2201      	movs	r2, #1
 8000dfa:	2105      	movs	r1, #5
 8000dfc:	68b8      	ldr	r0, [r7, #8]
 8000dfe:	f007 ffc3 	bl	8008d88 <xEventGroupWaitBits>
					xEventGroupSetBits(system_event, WORK_READY);
 8000e02:	2108      	movs	r1, #8
 8000e04:	68b8      	ldr	r0, [r7, #8]
 8000e06:	f008 f8c5 	bl	8008f94 <xEventGroupSetBits>
					state = CONTROLLER_WORK;
 8000e0a:	2301      	movs	r3, #1
 8000e0c:	73fb      	strb	r3, [r7, #15]
				}
				break;
 8000e0e:	e01d      	b.n	8000e4c <StartControlTask+0xa4>
			case CONTROLLER_WORK:
				if (uGetRegister(DEVICE_ALARM_REG)  )
 8000e10:	202f      	movs	r0, #47	; 0x2f
 8000e12:	f001 f93f 	bl	8002094 <uGetRegister>
 8000e16:	4603      	mov	r3, r0
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d019      	beq.n	8000e50 <StartControlTask+0xa8>
				{
					state = CONTROLLER_ALARM;
 8000e1c:	2303      	movs	r3, #3
 8000e1e:	73fb      	strb	r3, [r7, #15]
				}
				break;
 8000e20:	e016      	b.n	8000e50 <StartControlTask+0xa8>
			case CONTROLLER_ALARM:
				vSetRegisterBit(DEVICE_STATUS_REG, WORK_OUT_FLAG,  0);
 8000e22:	2200      	movs	r2, #0
 8000e24:	2106      	movs	r1, #6
 8000e26:	2030      	movs	r0, #48	; 0x30
 8000e28:	f001 f900 	bl	800202c <vSetRegisterBit>
				vSetRegisterBit(DEVICE_STATUS_REG, ALARM_OUT_FLAG, 1);
 8000e2c:	2201      	movs	r2, #1
 8000e2e:	2104      	movs	r1, #4
 8000e30:	2030      	movs	r0, #48	; 0x30
 8000e32:	f001 f8fb 	bl	800202c <vSetRegisterBit>
				vSetRegisterBit(DEVICE_STATUS_REG, LOCAL_OUT_FLAG, 0);
 8000e36:	2200      	movs	r2, #0
 8000e38:	2105      	movs	r1, #5
 8000e3a:	2030      	movs	r0, #48	; 0x30
 8000e3c:	f001 f8f6 	bl	800202c <vSetRegisterBit>
				break;
 8000e40:	e008      	b.n	8000e54 <StartControlTask+0xac>
			case CONTROLLER_REINIT:
				break;
			case CONTROLLER_SHOTDOWN:
				xEventGroupClearBits(system_event, WORK_READY);
 8000e42:	2108      	movs	r1, #8
 8000e44:	68b8      	ldr	r0, [r7, #8]
 8000e46:	f008 f86d 	bl	8008f24 <xEventGroupClearBits>
				break;
 8000e4a:	e003      	b.n	8000e54 <StartControlTask+0xac>
				break;
 8000e4c:	bf00      	nop
 8000e4e:	e7b3      	b.n	8000db8 <StartControlTask+0x10>
				break;
 8000e50:	bf00      	nop
 8000e52:	e7b1      	b.n	8000db8 <StartControlTask+0x10>
		vTaskDelay(1);
 8000e54:	e7b0      	b.n	8000db8 <StartControlTask+0x10>
 8000e56:	bf00      	nop

08000e58 <eIntiDataStorage>:

/*
 * Функция инициализации хранилища данных
 */
EERPOM_ERROR_CODE_t eIntiDataStorage()
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b082      	sub	sp, #8
 8000e5c:	af00      	add	r7, sp, #0
	EERPOM_ERROR_CODE_t res = EEPROM_OK;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	71fb      	strb	r3, [r7, #7]
	( void )memset(datacash,0U,REGISTER_OFFSET );
 8000e62:	220e      	movs	r2, #14
 8000e64:	2100      	movs	r1, #0
 8000e66:	480d      	ldr	r0, [pc, #52]	; (8000e9c <eIntiDataStorage+0x44>)
 8000e68:	f00a fdd0 	bl	800ba0c <memset>
	res =  eEEPROMRd(VALIDE_CODE_ADDR, datacash, REGISTER_OFFSET  );
 8000e6c:	220e      	movs	r2, #14
 8000e6e:	490b      	ldr	r1, [pc, #44]	; (8000e9c <eIntiDataStorage+0x44>)
 8000e70:	2000      	movs	r0, #0
 8000e72:	f7ff fe39 	bl	8000ae8 <eEEPROMRd>
 8000e76:	4603      	mov	r3, r0
 8000e78:	71fb      	strb	r3, [r7, #7]
	if ( res== EEPROM_OK )
 8000e7a:	79fb      	ldrb	r3, [r7, #7]
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d107      	bne.n	8000e90 <eIntiDataStorage+0x38>
	{
		if (datacash[VALIDE_CODE_ADDR ] != VALID_CODE)
 8000e80:	4b06      	ldr	r3, [pc, #24]	; (8000e9c <eIntiDataStorage+0x44>)
 8000e82:	781b      	ldrb	r3, [r3, #0]
 8000e84:	2b66      	cmp	r3, #102	; 0x66
 8000e86:	d001      	beq.n	8000e8c <eIntiDataStorage+0x34>
		{
			eResetDataStorage();
 8000e88:	f000 f9c0 	bl	800120c <eResetDataStorage>
		}
		vInitDescriptor();
 8000e8c:	f000 f9ea 	bl	8001264 <vInitDescriptor>
	}
	return ( res );
 8000e90:	79fb      	ldrb	r3, [r7, #7]
}
 8000e92:	4618      	mov	r0, r3
 8000e94:	3708      	adds	r7, #8
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	20000200 	.word	0x20000200

08000ea0 <eCreateDataStorage>:

STORAGE_ERROR eCreateDataStorage(EEPROM_ADRESS_TYPE reg_count, uint8_t * record_format_data, uint8_t record_count)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b08c      	sub	sp, #48	; 0x30
 8000ea4:	af02      	add	r7, sp, #8
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	6039      	str	r1, [r7, #0]
 8000eaa:	80fb      	strh	r3, [r7, #6]
 8000eac:	4613      	mov	r3, r2
 8000eae:	717b      	strb	r3, [r7, #5]
	volatile EEPROM_DISCRIPTOR tempDataStorageDiscriptor;
	if ( ((reg_count * REGISTER_SIZE + REGISTER_OFFSET) < EEPROM_SIZE) && ( record_count <= MAX_RECORD_SIZE ) )
 8000eb0:	88fa      	ldrh	r2, [r7, #6]
 8000eb2:	4613      	mov	r3, r2
 8000eb4:	009b      	lsls	r3, r3, #2
 8000eb6:	4413      	add	r3, r2
 8000eb8:	330e      	adds	r3, #14
 8000eba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000ebe:	d252      	bcs.n	8000f66 <eCreateDataStorage+0xc6>
 8000ec0:	797b      	ldrb	r3, [r7, #5]
 8000ec2:	2b10      	cmp	r3, #16
 8000ec4:	d84f      	bhi.n	8000f66 <eCreateDataStorage+0xc6>
	{
		tempDataStorageDiscriptor.register_count  = reg_count;
 8000ec6:	88fb      	ldrh	r3, [r7, #6]
 8000ec8:	833b      	strh	r3, [r7, #24]
		tempDataStorageDiscriptor.record_fields_count = record_count;
 8000eca:	797b      	ldrb	r3, [r7, #5]
 8000ecc:	733b      	strb	r3, [r7, #12]
		tempDataStorageDiscriptor.record_mask = 0;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	61fb      	str	r3, [r7, #28]
		tempDataStorageDiscriptor.record_byte_size = 0;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	f887 3020 	strb.w	r3, [r7, #32]
		for (int i=record_count-1; i >=0 ;i--)
 8000ed8:	797b      	ldrb	r3, [r7, #5]
 8000eda:	3b01      	subs	r3, #1
 8000edc:	627b      	str	r3, [r7, #36]	; 0x24
 8000ede:	e03b      	b.n	8000f58 <eCreateDataStorage+0xb8>
		{
			tempDataStorageDiscriptor.record_mask  = tempDataStorageDiscriptor.record_mask  <<2;
 8000ee0:	69fb      	ldr	r3, [r7, #28]
 8000ee2:	009b      	lsls	r3, r3, #2
 8000ee4:	61fb      	str	r3, [r7, #28]
			tempDataStorageDiscriptor.record_mask  |= (record_format_data[i] & RECORD_TYPE_MASK);
 8000ee6:	69fa      	ldr	r2, [r7, #28]
 8000ee8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000eea:	6839      	ldr	r1, [r7, #0]
 8000eec:	440b      	add	r3, r1
 8000eee:	781b      	ldrb	r3, [r3, #0]
 8000ef0:	f003 0303 	and.w	r3, r3, #3
 8000ef4:	4313      	orrs	r3, r2
 8000ef6:	61fb      	str	r3, [r7, #28]
			switch (record_format_data[i] & RECORD_TYPE_MASK)
 8000ef8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000efa:	683a      	ldr	r2, [r7, #0]
 8000efc:	4413      	add	r3, r2
 8000efe:	781b      	ldrb	r3, [r3, #0]
 8000f00:	f003 0303 	and.w	r3, r3, #3
 8000f04:	2b03      	cmp	r3, #3
 8000f06:	d823      	bhi.n	8000f50 <eCreateDataStorage+0xb0>
 8000f08:	a201      	add	r2, pc, #4	; (adr r2, 8000f10 <eCreateDataStorage+0x70>)
 8000f0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f0e:	bf00      	nop
 8000f10:	08000f21 	.word	0x08000f21
 8000f14:	08000f31 	.word	0x08000f31
 8000f18:	08000f41 	.word	0x08000f41
 8000f1c:	08000f21 	.word	0x08000f21
			{
					case RECORD_TIME_STAMP:
					case RECORD_LUA:
									tempDataStorageDiscriptor.record_byte_size +=REGISTER_SIZE;
 8000f20:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000f24:	b2db      	uxtb	r3, r3
 8000f26:	3305      	adds	r3, #5
 8000f28:	b2db      	uxtb	r3, r3
 8000f2a:	f887 3020 	strb.w	r3, [r7, #32]
								   	break;
 8000f2e:	e010      	b.n	8000f52 <eCreateDataStorage+0xb2>
					case RECORD_BYTE:
									tempDataStorageDiscriptor.record_byte_size +=1;
 8000f30:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000f34:	b2db      	uxtb	r3, r3
 8000f36:	3301      	adds	r3, #1
 8000f38:	b2db      	uxtb	r3, r3
 8000f3a:	f887 3020 	strb.w	r3, [r7, #32]
								   	break;
 8000f3e:	e008      	b.n	8000f52 <eCreateDataStorage+0xb2>
					case RECORD_SHORT:
									tempDataStorageDiscriptor.record_byte_size +=2;
 8000f40:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000f44:	b2db      	uxtb	r3, r3
 8000f46:	3302      	adds	r3, #2
 8000f48:	b2db      	uxtb	r3, r3
 8000f4a:	f887 3020 	strb.w	r3, [r7, #32]
								   	break;
 8000f4e:	e000      	b.n	8000f52 <eCreateDataStorage+0xb2>
						default:
							 		break;
 8000f50:	bf00      	nop
		for (int i=record_count-1; i >=0 ;i--)
 8000f52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f54:	3b01      	subs	r3, #1
 8000f56:	627b      	str	r3, [r7, #36]	; 0x24
 8000f58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	dac0      	bge.n	8000ee0 <eCreateDataStorage+0x40>
			}
		}
		tempDataStorageDiscriptor.record_count = 0;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	82fb      	strh	r3, [r7, #22]
		tempDataStorageDiscriptor.record_pointer = 0;
 8000f62:	2300      	movs	r3, #0
 8000f64:	837b      	strh	r3, [r7, #26]
	}
	eIntiDataStorage();
 8000f66:	f7ff ff77 	bl	8000e58 <eIntiDataStorage>
	if ( (tempDataStorageDiscriptor.register_count != DataStorageDiscriptor.register_count ) ||
 8000f6a:	8b3b      	ldrh	r3, [r7, #24]
 8000f6c:	b29a      	uxth	r2, r3
 8000f6e:	4b11      	ldr	r3, [pc, #68]	; (8000fb4 <eCreateDataStorage+0x114>)
 8000f70:	899b      	ldrh	r3, [r3, #12]
 8000f72:	429a      	cmp	r2, r3
 8000f74:	d104      	bne.n	8000f80 <eCreateDataStorage+0xe0>
			( tempDataStorageDiscriptor.record_mask  != DataStorageDiscriptor.record_mask ))
 8000f76:	69fa      	ldr	r2, [r7, #28]
 8000f78:	4b0e      	ldr	r3, [pc, #56]	; (8000fb4 <eCreateDataStorage+0x114>)
 8000f7a:	691b      	ldr	r3, [r3, #16]
	if ( (tempDataStorageDiscriptor.register_count != DataStorageDiscriptor.register_count ) ||
 8000f7c:	429a      	cmp	r2, r3
 8000f7e:	d014      	beq.n	8000faa <eCreateDataStorage+0x10a>
		{
			eResetDataStorage();
 8000f80:	f000 f944 	bl	800120c <eResetDataStorage>
			tempDataStorageDiscriptor.token = DataStorageDiscriptor.token;
 8000f84:	4b0b      	ldr	r3, [pc, #44]	; (8000fb4 <eCreateDataStorage+0x114>)
 8000f86:	885b      	ldrh	r3, [r3, #2]
 8000f88:	81fb      	strh	r3, [r7, #14]
			eWriteNewDescriptor( tempDataStorageDiscriptor);
 8000f8a:	466a      	mov	r2, sp
 8000f8c:	f107 031c 	add.w	r3, r7, #28
 8000f90:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000f94:	e882 0003 	stmia.w	r2, {r0, r1}
 8000f98:	f107 030c 	add.w	r3, r7, #12
 8000f9c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000f9e:	f000 f80b 	bl	8000fb8 <eWriteNewDescriptor>
			eIntiDataStorage();
 8000fa2:	f7ff ff59 	bl	8000e58 <eIntiDataStorage>
			return (STORAGE_NEW);
 8000fa6:	2302      	movs	r3, #2
 8000fa8:	e000      	b.n	8000fac <eCreateDataStorage+0x10c>
		}
	else
		return  ( STORAGE_OK );
 8000faa:	2300      	movs	r3, #0
}
 8000fac:	4618      	mov	r0, r3
 8000fae:	3728      	adds	r7, #40	; 0x28
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	20000210 	.word	0x20000210

08000fb8 <eWriteNewDescriptor>:

STORAGE_ERROR eWriteNewDescriptor( EEPROM_DISCRIPTOR desc)
{
 8000fb8:	b084      	sub	sp, #16
 8000fba:	b580      	push	{r7, lr}
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	f107 0c08 	add.w	ip, r7, #8
 8000fc2:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	( void )memset(datacash,0U,REGISTER_OFFSET );
 8000fc6:	220e      	movs	r2, #14
 8000fc8:	2100      	movs	r1, #0
 8000fca:	4823      	ldr	r0, [pc, #140]	; (8001058 <eWriteNewDescriptor+0xa0>)
 8000fcc:	f00a fd1e 	bl	800ba0c <memset>
	datacash[VALIDE_CODE_ADDR] = VALID_CODE;
 8000fd0:	4b21      	ldr	r3, [pc, #132]	; (8001058 <eWriteNewDescriptor+0xa0>)
 8000fd2:	2266      	movs	r2, #102	; 0x66
 8000fd4:	701a      	strb	r2, [r3, #0]
	SET_SHORT( ACCESS_TOKEN_ADDR,  desc.token );
 8000fd6:	897b      	ldrh	r3, [r7, #10]
 8000fd8:	4619      	mov	r1, r3
 8000fda:	2001      	movs	r0, #1
 8000fdc:	f000 fa1c 	bl	8001418 <SET_SHORT>
	vWriteDescriptorReg(REGISTER_COUNT_ADDR ,  desc.register_count );
 8000fe0:	8abb      	ldrh	r3, [r7, #20]
 8000fe2:	4619      	mov	r1, r3
 8000fe4:	2003      	movs	r0, #3
 8000fe6:	f000 fa03 	bl	80013f0 <vWriteDescriptorReg>
	vWriteDescriptorReg(RECORD_COUNT_ADDR ,    desc.record_count );
 8000fea:	8a7b      	ldrh	r3, [r7, #18]
 8000fec:	4619      	mov	r1, r3
 8000fee:	2005      	movs	r0, #5
 8000ff0:	f000 f9fe 	bl	80013f0 <vWriteDescriptorReg>
	vWriteDescriptorReg(RECORD_POINTER_ADDR  , desc.record_pointer );
 8000ff4:	8afb      	ldrh	r3, [r7, #22]
 8000ff6:	4619      	mov	r1, r3
 8000ff8:	2007      	movs	r0, #7
 8000ffa:	f000 f9f9 	bl	80013f0 <vWriteDescriptorReg>
	datacash[RECORD_SIZE_ADDR] 				=  desc.record_byte_size;
 8000ffe:	7f3a      	ldrb	r2, [r7, #28]
 8001000:	4b15      	ldr	r3, [pc, #84]	; (8001058 <eWriteNewDescriptor+0xa0>)
 8001002:	725a      	strb	r2, [r3, #9]
	datacash[RECORD_FORMAT_ADDR] = desc.record_mask & BYTE_MASK;
 8001004:	69bb      	ldr	r3, [r7, #24]
 8001006:	b2da      	uxtb	r2, r3
 8001008:	4b13      	ldr	r3, [pc, #76]	; (8001058 <eWriteNewDescriptor+0xa0>)
 800100a:	729a      	strb	r2, [r3, #10]
	datacash[RECORD_FORMAT_ADDR + SECOND_BYTE_ADDR ] = ( desc.record_mask >> SECOND_BYTE_OFS ) & BYTE_MASK;
 800100c:	69bb      	ldr	r3, [r7, #24]
 800100e:	0a1b      	lsrs	r3, r3, #8
 8001010:	b2da      	uxtb	r2, r3
 8001012:	4b11      	ldr	r3, [pc, #68]	; (8001058 <eWriteNewDescriptor+0xa0>)
 8001014:	72da      	strb	r2, [r3, #11]
	datacash[RECORD_FORMAT_ADDR + THRID_BYTE_ADDR ] = ( desc.record_mask >> THRID_BYTE_OFS) & BYTE_MASK;
 8001016:	69bb      	ldr	r3, [r7, #24]
 8001018:	0c1b      	lsrs	r3, r3, #16
 800101a:	b2da      	uxtb	r2, r3
 800101c:	4b0e      	ldr	r3, [pc, #56]	; (8001058 <eWriteNewDescriptor+0xa0>)
 800101e:	731a      	strb	r2, [r3, #12]
	datacash[RECORD_FORMAT_ADDR + FOURTH_BYTE_ADDR ] = ( desc.record_mask >> FOURTH_BYTE_OFS) & BYTE_MASK;
 8001020:	69bb      	ldr	r3, [r7, #24]
 8001022:	0e1b      	lsrs	r3, r3, #24
 8001024:	b2da      	uxtb	r2, r3
 8001026:	4b0c      	ldr	r3, [pc, #48]	; (8001058 <eWriteNewDescriptor+0xa0>)
 8001028:	735a      	strb	r2, [r3, #13]
	eEEPROMWr(VALIDE_CODE_ADDR, datacash,REGISTER_OFFSET);
 800102a:	220e      	movs	r2, #14
 800102c:	490a      	ldr	r1, [pc, #40]	; (8001058 <eWriteNewDescriptor+0xa0>)
 800102e:	2000      	movs	r0, #0
 8001030:	f7ff fcac 	bl	800098c <eEEPROMWr>
	( void )memset(datacash,0U,REGISTER_OFFSET );
 8001034:	220e      	movs	r2, #14
 8001036:	2100      	movs	r1, #0
 8001038:	4807      	ldr	r0, [pc, #28]	; (8001058 <eWriteNewDescriptor+0xa0>)
 800103a:	f00a fce7 	bl	800ba0c <memset>
	 eEEPROMRd(VALIDE_CODE_ADDR, datacash, REGISTER_OFFSET  );
 800103e:	220e      	movs	r2, #14
 8001040:	4905      	ldr	r1, [pc, #20]	; (8001058 <eWriteNewDescriptor+0xa0>)
 8001042:	2000      	movs	r0, #0
 8001044:	f7ff fd50 	bl	8000ae8 <eEEPROMRd>
	return  ( STORAGE_OK );
 8001048:	2300      	movs	r3, #0
}
 800104a:	4618      	mov	r0, r3
 800104c:	46bd      	mov	sp, r7
 800104e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001052:	b004      	add	sp, #16
 8001054:	4770      	bx	lr
 8001056:	bf00      	nop
 8001058:	20000200 	.word	0x20000200

0800105c <vSetRegData>:
/*
 *  Функции работы с регистрами
 *
 */
void vSetRegData(uint8_t * buf, uint8_t * data, uint8_t data_type)
{
 800105c:	b480      	push	{r7}
 800105e:	b085      	sub	sp, #20
 8001060:	af00      	add	r7, sp, #0
 8001062:	60f8      	str	r0, [r7, #12]
 8001064:	60b9      	str	r1, [r7, #8]
 8001066:	4613      	mov	r3, r2
 8001068:	71fb      	strb	r3, [r7, #7]
	buf[0] = data_type;
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	79fa      	ldrb	r2, [r7, #7]
 800106e:	701a      	strb	r2, [r3, #0]
	(void) memcpy(&buf[1],data,REGISTER_SIZE - 1);
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	3301      	adds	r3, #1
 8001074:	68ba      	ldr	r2, [r7, #8]
 8001076:	6812      	ldr	r2, [r2, #0]
 8001078:	601a      	str	r2, [r3, #0]
	return;
 800107a:	bf00      	nop
}
 800107c:	3714      	adds	r7, #20
 800107e:	46bd      	mov	sp, r7
 8001080:	bc80      	pop	{r7}
 8001082:	4770      	bx	lr

08001084 <eEEPROMRegTypeWrite>:

/*
 *  Запись регистра с указанием типа данных
 */
EERPOM_ERROR_CODE_t eEEPROMRegTypeWrite( EEPROM_ADRESS_TYPE addr, void * data, REGISTE_DATA_TYPE_t datatype )
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b084      	sub	sp, #16
 8001088:	af00      	add	r7, sp, #0
 800108a:	4603      	mov	r3, r0
 800108c:	6039      	str	r1, [r7, #0]
 800108e:	80fb      	strh	r3, [r7, #6]
 8001090:	4613      	mov	r3, r2
 8001092:	717b      	strb	r3, [r7, #5]
	uint8_t Data[REGISTER_SIZE];
	if  (datatype ==TIME_STAMP )
 8001094:	797b      	ldrb	r3, [r7, #5]
 8001096:	2b80      	cmp	r3, #128	; 0x80
 8001098:	d106      	bne.n	80010a8 <eEEPROMRegTypeWrite+0x24>
	{
		vSetTimeToReg(Data,  data);
 800109a:	f107 0308 	add.w	r3, r7, #8
 800109e:	6839      	ldr	r1, [r7, #0]
 80010a0:	4618      	mov	r0, r3
 80010a2:	f000 f9d5 	bl	8001450 <vSetTimeToReg>
 80010a6:	e006      	b.n	80010b6 <eEEPROMRegTypeWrite+0x32>
	}
	else
	{
		vSetRegData(Data,(uint8_t *) data, datatype);
 80010a8:	797a      	ldrb	r2, [r7, #5]
 80010aa:	f107 0308 	add.w	r3, r7, #8
 80010ae:	6839      	ldr	r1, [r7, #0]
 80010b0:	4618      	mov	r0, r3
 80010b2:	f7ff ffd3 	bl	800105c <vSetRegData>
	}
	return  ( eEEPROMRegWrite(addr, Data) );
 80010b6:	f107 0208 	add.w	r2, r7, #8
 80010ba:	88fb      	ldrh	r3, [r7, #6]
 80010bc:	4611      	mov	r1, r2
 80010be:	4618      	mov	r0, r3
 80010c0:	f000 f806 	bl	80010d0 <eEEPROMRegWrite>
 80010c4:	4603      	mov	r3, r0
}
 80010c6:	4618      	mov	r0, r3
 80010c8:	3710      	adds	r7, #16
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
	...

080010d0 <eEEPROMRegWrite>:
/*
 *  Запись абстрактных 5 байт данных в регистр
 */
EERPOM_ERROR_CODE_t eEEPROMRegWrite( EEPROM_ADRESS_TYPE addr, uint8_t * data )
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b084      	sub	sp, #16
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	4603      	mov	r3, r0
 80010d8:	6039      	str	r1, [r7, #0]
 80010da:	80fb      	strh	r3, [r7, #6]
	EEPROM_ADRESS_TYPE usAddres = addr * REGISTER_SIZE + REGISTER_OFFSET ;
 80010dc:	88fb      	ldrh	r3, [r7, #6]
 80010de:	461a      	mov	r2, r3
 80010e0:	0092      	lsls	r2, r2, #2
 80010e2:	4413      	add	r3, r2
 80010e4:	b29b      	uxth	r3, r3
 80010e6:	330e      	adds	r3, #14
 80010e8:	81fb      	strh	r3, [r7, #14]
	if (( addr  <  DataStorageDiscriptor.register_count  ) && (USB_access==0))
 80010ea:	4b0f      	ldr	r3, [pc, #60]	; (8001128 <eEEPROMRegWrite+0x58>)
 80010ec:	899b      	ldrh	r3, [r3, #12]
 80010ee:	88fa      	ldrh	r2, [r7, #6]
 80010f0:	429a      	cmp	r2, r3
 80010f2:	d213      	bcs.n	800111c <eEEPROMRegWrite+0x4c>
 80010f4:	4b0d      	ldr	r3, [pc, #52]	; (800112c <eEEPROMRegWrite+0x5c>)
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d10f      	bne.n	800111c <eEEPROMRegWrite+0x4c>
	{
		uint8_t Data[REGISTER_SIZE];
		( void )memcpy(Data,data,REGISTER_SIZE);
 80010fc:	683a      	ldr	r2, [r7, #0]
 80010fe:	f107 0308 	add.w	r3, r7, #8
 8001102:	6810      	ldr	r0, [r2, #0]
 8001104:	6018      	str	r0, [r3, #0]
 8001106:	7912      	ldrb	r2, [r2, #4]
 8001108:	711a      	strb	r2, [r3, #4]
		return ( eEEPROMWr(usAddres,&Data[0],REGISTER_SIZE));
 800110a:	f107 0108 	add.w	r1, r7, #8
 800110e:	89fb      	ldrh	r3, [r7, #14]
 8001110:	2205      	movs	r2, #5
 8001112:	4618      	mov	r0, r3
 8001114:	f7ff fc3a 	bl	800098c <eEEPROMWr>
 8001118:	4603      	mov	r3, r0
 800111a:	e000      	b.n	800111e <eEEPROMRegWrite+0x4e>

	}
	return ( EEPROM_NOT_VALIDE_ADRESS );
 800111c:	2302      	movs	r3, #2
}
 800111e:	4618      	mov	r0, r3
 8001120:	3710      	adds	r7, #16
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	20000210 	.word	0x20000210
 800112c:	2000020e 	.word	0x2000020e

08001130 <eEEPROMReadRegister>:
/*
 * Чтение данных из регистра
 */
REGISTE_DATA_TYPE_t eEEPROMReadRegister( EEPROM_ADRESS_TYPE addr, void * pData )
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b084      	sub	sp, #16
 8001134:	af00      	add	r7, sp, #0
 8001136:	4603      	mov	r3, r0
 8001138:	6039      	str	r1, [r7, #0]
 800113a:	80fb      	strh	r3, [r7, #6]
	EEPROM_ADRESS_TYPE usAddres = addr * REGISTER_SIZE  + REGISTER_OFFSET ;
 800113c:	88fb      	ldrh	r3, [r7, #6]
 800113e:	461a      	mov	r2, r3
 8001140:	0092      	lsls	r2, r2, #2
 8001142:	4413      	add	r3, r2
 8001144:	b29b      	uxth	r3, r3
 8001146:	330e      	adds	r3, #14
 8001148:	81fb      	strh	r3, [r7, #14]
	uint8_t Data[REGISTER_SIZE];
	eEEPROMRd(usAddres , Data, REGISTER_SIZE);
 800114a:	f107 0108 	add.w	r1, r7, #8
 800114e:	89fb      	ldrh	r3, [r7, #14]
 8001150:	2205      	movs	r2, #5
 8001152:	4618      	mov	r0, r3
 8001154:	f7ff fcc8 	bl	8000ae8 <eEEPROMRd>
	REGISTE_DATA_TYPE_t register_type = (Data[0] & REGISTER_TYPE_MASK);
 8001158:	7a3b      	ldrb	r3, [r7, #8]
 800115a:	f023 030f 	bic.w	r3, r3, #15
 800115e:	737b      	strb	r3, [r7, #13]
	switch ( register_type )
 8001160:	7b7b      	ldrb	r3, [r7, #13]
 8001162:	2b80      	cmp	r3, #128	; 0x80
 8001164:	d00f      	beq.n	8001186 <eEEPROMReadRegister+0x56>
 8001166:	2b80      	cmp	r3, #128	; 0x80
 8001168:	dc1d      	bgt.n	80011a6 <eEEPROMReadRegister+0x76>
 800116a:	2b40      	cmp	r3, #64	; 0x40
 800116c:	d005      	beq.n	800117a <eEEPROMReadRegister+0x4a>
 800116e:	2b40      	cmp	r3, #64	; 0x40
 8001170:	dc19      	bgt.n	80011a6 <eEEPROMReadRegister+0x76>
 8001172:	2b10      	cmp	r3, #16
 8001174:	d001      	beq.n	800117a <eEEPROMReadRegister+0x4a>
 8001176:	2b20      	cmp	r3, #32
 8001178:	d115      	bne.n	80011a6 <eEEPROMReadRegister+0x76>
 800117a:	f8d7 3009 	ldr.w	r3, [r7, #9]
 800117e:	461a      	mov	r2, r3
	{
				case INTEGER_DATA:
				case BOOLEAN_DATA:
				case NUMBER_DATA:
				   ( void )memcpy(pData,&Data[1U],EEPROM_DATA_FRAME-1U);
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	601a      	str	r2, [r3, #0]
					break;
 8001184:	e010      	b.n	80011a8 <eEEPROMReadRegister+0x78>
				case TIME_STAMP:
					( void )memcpy(pData,Data,EEPROM_DATA_FRAME);
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	461a      	mov	r2, r3
 800118a:	f107 0308 	add.w	r3, r7, #8
 800118e:	6818      	ldr	r0, [r3, #0]
 8001190:	6010      	str	r0, [r2, #0]
 8001192:	791b      	ldrb	r3, [r3, #4]
 8001194:	7113      	strb	r3, [r2, #4]
					((uint8_t *)pData)[0] &=  ~REGISTER_TYPE_MASK ;
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	781b      	ldrb	r3, [r3, #0]
 800119a:	f003 030f 	and.w	r3, r3, #15
 800119e:	b2da      	uxtb	r2, r3
 80011a0:	683b      	ldr	r3, [r7, #0]
 80011a2:	701a      	strb	r2, [r3, #0]
					break;
 80011a4:	e000      	b.n	80011a8 <eEEPROMReadRegister+0x78>
				default:
					break;
 80011a6:	bf00      	nop
	}
	return ( register_type );
 80011a8:	7b7b      	ldrb	r3, [r7, #13]
}
 80011aa:	4618      	mov	r0, r3
 80011ac:	3710      	adds	r7, #16
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
	...

080011b4 <eEEPROMWriteExternData>:
}
/*
 * Запись данных из внешнего источника в хранилище
 */
EERPOM_ERROR_CODE_t eEEPROMWriteExternData ( uint32_t adr, const uint8_t* data, uint32_t length )
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b084      	sub	sp, #16
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	60f8      	str	r0, [r7, #12]
 80011bc:	60b9      	str	r1, [r7, #8]
 80011be:	607a      	str	r2, [r7, #4]
	if ( DataStorageDiscriptor.access == ACCESS_ALLOWED)
 80011c0:	4b10      	ldr	r3, [pc, #64]	; (8001204 <eEEPROMWriteExternData+0x50>)
 80011c2:	7d5b      	ldrb	r3, [r3, #21]
 80011c4:	2b01      	cmp	r3, #1
 80011c6:	d117      	bne.n	80011f8 <eEEPROMWriteExternData+0x44>
	{
		if ( length + adr  <= EEPROM_MAX_ADRRES )
 80011c8:	687a      	ldr	r2, [r7, #4]
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	4413      	add	r3, r2
 80011ce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80011d2:	d20f      	bcs.n	80011f4 <eEEPROMWriteExternData+0x40>
		{
			USB_access = 1;
 80011d4:	4b0c      	ldr	r3, [pc, #48]	; (8001208 <eEEPROMWriteExternData+0x54>)
 80011d6:	2201      	movs	r2, #1
 80011d8:	701a      	strb	r2, [r3, #0]
			eEEPROMWr( adr,(uint8_t*)data,  length );
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	b29b      	uxth	r3, r3
 80011de:	687a      	ldr	r2, [r7, #4]
 80011e0:	b292      	uxth	r2, r2
 80011e2:	68b9      	ldr	r1, [r7, #8]
 80011e4:	4618      	mov	r0, r3
 80011e6:	f7ff fbd1 	bl	800098c <eEEPROMWr>
			USB_access = 0;
 80011ea:	4b07      	ldr	r3, [pc, #28]	; (8001208 <eEEPROMWriteExternData+0x54>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	701a      	strb	r2, [r3, #0]
			return (EEPROM_OK);
 80011f0:	2300      	movs	r3, #0
 80011f2:	e002      	b.n	80011fa <eEEPROMWriteExternData+0x46>
        }
		else
		{
			return (EEPROM_NOT_VALIDE_ADRESS) ;
 80011f4:	2302      	movs	r3, #2
 80011f6:	e000      	b.n	80011fa <eEEPROMWriteExternData+0x46>
		}
	}
	return ( EEPROM_ACCESS_ERROR );
 80011f8:	2305      	movs	r3, #5
}
 80011fa:	4618      	mov	r0, r3
 80011fc:	3710      	adds	r7, #16
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	20000210 	.word	0x20000210
 8001208:	2000020e 	.word	0x2000020e

0800120c <eResetDataStorage>:
/*******************************************************PRIVATE********************************************************************/
/*
 *   функция сборса хранилища
 */
static void eResetDataStorage()
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b086      	sub	sp, #24
 8001210:	af00      	add	r7, sp, #0
	 uint8_t data_buffer[SECTOR_SIZE];
	 ( void )memset(data_buffer,0U,SECTOR_SIZE);
 8001212:	1d3b      	adds	r3, r7, #4
 8001214:	2210      	movs	r2, #16
 8001216:	2100      	movs	r1, #0
 8001218:	4618      	mov	r0, r3
 800121a:	f00a fbf7 	bl	800ba0c <memset>
	 DataStorageDiscriptor.access = ACCESS_ALLOWED;
 800121e:	4b0f      	ldr	r3, [pc, #60]	; (800125c <eResetDataStorage+0x50>)
 8001220:	2201      	movs	r2, #1
 8001222:	755a      	strb	r2, [r3, #21]
	 for (uint16_t i=0;i<EEPROM_SIZE;i=i+SECTOR_SIZE)
 8001224:	2300      	movs	r3, #0
 8001226:	82fb      	strh	r3, [r7, #22]
 8001228:	e008      	b.n	800123c <eResetDataStorage+0x30>
	 {
		 eEEPROMWriteExternData(i, data_buffer,SECTOR_SIZE);
 800122a:	8afb      	ldrh	r3, [r7, #22]
 800122c:	1d39      	adds	r1, r7, #4
 800122e:	2210      	movs	r2, #16
 8001230:	4618      	mov	r0, r3
 8001232:	f7ff ffbf 	bl	80011b4 <eEEPROMWriteExternData>
	 for (uint16_t i=0;i<EEPROM_SIZE;i=i+SECTOR_SIZE)
 8001236:	8afb      	ldrh	r3, [r7, #22]
 8001238:	3310      	adds	r3, #16
 800123a:	82fb      	strh	r3, [r7, #22]
 800123c:	8afb      	ldrh	r3, [r7, #22]
 800123e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001242:	d3f2      	bcc.n	800122a <eResetDataStorage+0x1e>
	 }
	 datacash[VALIDE_CODE_ADDR ] = VALID_CODE;
 8001244:	4b06      	ldr	r3, [pc, #24]	; (8001260 <eResetDataStorage+0x54>)
 8001246:	2266      	movs	r2, #102	; 0x66
 8001248:	701a      	strb	r2, [r3, #0]
	 eEEPROMWr( VALIDE_CODE_ADDR , datacash, 1 );
 800124a:	2201      	movs	r2, #1
 800124c:	4904      	ldr	r1, [pc, #16]	; (8001260 <eResetDataStorage+0x54>)
 800124e:	2000      	movs	r0, #0
 8001250:	f7ff fb9c 	bl	800098c <eEEPROMWr>
	 return;
 8001254:	bf00      	nop
}
 8001256:	3718      	adds	r7, #24
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}
 800125c:	20000210 	.word	0x20000210
 8001260:	20000200 	.word	0x20000200

08001264 <vInitDescriptor>:

static void vInitDescriptor()
{
 8001264:	b480      	push	{r7}
 8001266:	b085      	sub	sp, #20
 8001268:	af00      	add	r7, sp, #0
	uint8_t offset = 0U;
 800126a:	2300      	movs	r3, #0
 800126c:	73fb      	strb	r3, [r7, #15]
	DataStorageDiscriptor.record_fields_count = 0U;
 800126e:	4b5e      	ldr	r3, [pc, #376]	; (80013e8 <vInitDescriptor+0x184>)
 8001270:	2200      	movs	r2, #0
 8001272:	701a      	strb	r2, [r3, #0]
	DataStorageDiscriptor.register_count     = GET_REG(REGISTER_COUNT_ADDR);
 8001274:	4b5d      	ldr	r3, [pc, #372]	; (80013ec <vInitDescriptor+0x188>)
 8001276:	78db      	ldrb	r3, [r3, #3]
 8001278:	021b      	lsls	r3, r3, #8
 800127a:	b21a      	sxth	r2, r3
 800127c:	4b5b      	ldr	r3, [pc, #364]	; (80013ec <vInitDescriptor+0x188>)
 800127e:	791b      	ldrb	r3, [r3, #4]
 8001280:	b21b      	sxth	r3, r3
 8001282:	4313      	orrs	r3, r2
 8001284:	b21b      	sxth	r3, r3
 8001286:	b29a      	uxth	r2, r3
 8001288:	4b57      	ldr	r3, [pc, #348]	; (80013e8 <vInitDescriptor+0x184>)
 800128a:	819a      	strh	r2, [r3, #12]
	DataStorageDiscriptor.token              = GET_SHORT(ACCESS_TOKEN_ADDR);
 800128c:	4b57      	ldr	r3, [pc, #348]	; (80013ec <vInitDescriptor+0x188>)
 800128e:	785b      	ldrb	r3, [r3, #1]
 8001290:	021b      	lsls	r3, r3, #8
 8001292:	b21a      	sxth	r2, r3
 8001294:	4b55      	ldr	r3, [pc, #340]	; (80013ec <vInitDescriptor+0x188>)
 8001296:	789b      	ldrb	r3, [r3, #2]
 8001298:	b21b      	sxth	r3, r3
 800129a:	4313      	orrs	r3, r2
 800129c:	b21b      	sxth	r3, r3
 800129e:	b29a      	uxth	r2, r3
 80012a0:	4b51      	ldr	r3, [pc, #324]	; (80013e8 <vInitDescriptor+0x184>)
 80012a2:	805a      	strh	r2, [r3, #2]
	if ( datacash[RECORD_SIZE_ADDR ] !=0U )
 80012a4:	4b51      	ldr	r3, [pc, #324]	; (80013ec <vInitDescriptor+0x188>)
 80012a6:	7a5b      	ldrb	r3, [r3, #9]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	f000 8082 	beq.w	80013b2 <vInitDescriptor+0x14e>
	{

		DataStorageDiscriptor.record_pointer     = GET_REG(RECORD_POINTER_ADDR);
 80012ae:	4b4f      	ldr	r3, [pc, #316]	; (80013ec <vInitDescriptor+0x188>)
 80012b0:	79db      	ldrb	r3, [r3, #7]
 80012b2:	021b      	lsls	r3, r3, #8
 80012b4:	b21a      	sxth	r2, r3
 80012b6:	4b4d      	ldr	r3, [pc, #308]	; (80013ec <vInitDescriptor+0x188>)
 80012b8:	7a1b      	ldrb	r3, [r3, #8]
 80012ba:	b21b      	sxth	r3, r3
 80012bc:	4313      	orrs	r3, r2
 80012be:	b21b      	sxth	r3, r3
 80012c0:	b29a      	uxth	r2, r3
 80012c2:	4b49      	ldr	r3, [pc, #292]	; (80013e8 <vInitDescriptor+0x184>)
 80012c4:	81da      	strh	r2, [r3, #14]
		DataStorageDiscriptor.record_count       = GET_REG(RECORD_COUNT_ADDR);
 80012c6:	4b49      	ldr	r3, [pc, #292]	; (80013ec <vInitDescriptor+0x188>)
 80012c8:	795b      	ldrb	r3, [r3, #5]
 80012ca:	021b      	lsls	r3, r3, #8
 80012cc:	b21a      	sxth	r2, r3
 80012ce:	4b47      	ldr	r3, [pc, #284]	; (80013ec <vInitDescriptor+0x188>)
 80012d0:	799b      	ldrb	r3, [r3, #6]
 80012d2:	b21b      	sxth	r3, r3
 80012d4:	4313      	orrs	r3, r2
 80012d6:	b21b      	sxth	r3, r3
 80012d8:	b29a      	uxth	r2, r3
 80012da:	4b43      	ldr	r3, [pc, #268]	; (80013e8 <vInitDescriptor+0x184>)
 80012dc:	815a      	strh	r2, [r3, #10]
		DataStorageDiscriptor.recod_start_offset = GET_REG(REGISTER_COUNT_ADDR)*REGISTER_SIZE + REGISTER_OFFSET;
 80012de:	4b43      	ldr	r3, [pc, #268]	; (80013ec <vInitDescriptor+0x188>)
 80012e0:	78db      	ldrb	r3, [r3, #3]
 80012e2:	021b      	lsls	r3, r3, #8
 80012e4:	4a41      	ldr	r2, [pc, #260]	; (80013ec <vInitDescriptor+0x188>)
 80012e6:	7912      	ldrb	r2, [r2, #4]
 80012e8:	4313      	orrs	r3, r2
 80012ea:	b29b      	uxth	r3, r3
 80012ec:	461a      	mov	r2, r3
 80012ee:	0092      	lsls	r2, r2, #2
 80012f0:	4413      	add	r3, r2
 80012f2:	b29b      	uxth	r3, r3
 80012f4:	330e      	adds	r3, #14
 80012f6:	b29a      	uxth	r2, r3
 80012f8:	4b3b      	ldr	r3, [pc, #236]	; (80013e8 <vInitDescriptor+0x184>)
 80012fa:	809a      	strh	r2, [r3, #4]
		DataStorageDiscriptor.record_byte_size = datacash[RECORD_SIZE_ADDR ];
 80012fc:	4b3b      	ldr	r3, [pc, #236]	; (80013ec <vInitDescriptor+0x188>)
 80012fe:	7a5a      	ldrb	r2, [r3, #9]
 8001300:	4b39      	ldr	r3, [pc, #228]	; (80013e8 <vInitDescriptor+0x184>)
 8001302:	751a      	strb	r2, [r3, #20]
		DataStorageDiscriptor.max_record_count   = (EEPROM_MAX_ADRRES - DataStorageDiscriptor.recod_start_offset)/DataStorageDiscriptor.record_byte_size;
 8001304:	4b38      	ldr	r3, [pc, #224]	; (80013e8 <vInitDescriptor+0x184>)
 8001306:	889b      	ldrh	r3, [r3, #4]
 8001308:	f5c3 63ff 	rsb	r3, r3, #2040	; 0x7f8
 800130c:	3307      	adds	r3, #7
 800130e:	4a36      	ldr	r2, [pc, #216]	; (80013e8 <vInitDescriptor+0x184>)
 8001310:	7d12      	ldrb	r2, [r2, #20]
 8001312:	fb93 f3f2 	sdiv	r3, r3, r2
 8001316:	b29a      	uxth	r2, r3
 8001318:	4b33      	ldr	r3, [pc, #204]	; (80013e8 <vInitDescriptor+0x184>)
 800131a:	80da      	strh	r2, [r3, #6]

		DataStorageDiscriptor.record_mask = datacash[RECORD_FORMAT_ADDR]
 800131c:	4b33      	ldr	r3, [pc, #204]	; (80013ec <vInitDescriptor+0x188>)
 800131e:	7a9b      	ldrb	r3, [r3, #10]
 8001320:	461a      	mov	r2, r3
										|   datacash[RECORD_FORMAT_ADDR+SECOND_BYTE_ADDR]<<SECOND_BYTE_OFS
 8001322:	4b32      	ldr	r3, [pc, #200]	; (80013ec <vInitDescriptor+0x188>)
 8001324:	7adb      	ldrb	r3, [r3, #11]
 8001326:	021b      	lsls	r3, r3, #8
 8001328:	431a      	orrs	r2, r3
										|   datacash[RECORD_FORMAT_ADDR+2]<<THRID_BYTE_OFS
 800132a:	4b30      	ldr	r3, [pc, #192]	; (80013ec <vInitDescriptor+0x188>)
 800132c:	7b1b      	ldrb	r3, [r3, #12]
 800132e:	041b      	lsls	r3, r3, #16
 8001330:	431a      	orrs	r2, r3
										|   datacash[RECORD_FORMAT_ADDR+FOURTH_BYTE_ADDR]<<FOURTH_BYTE_OFS;;
 8001332:	4b2e      	ldr	r3, [pc, #184]	; (80013ec <vInitDescriptor+0x188>)
 8001334:	7b5b      	ldrb	r3, [r3, #13]
 8001336:	061b      	lsls	r3, r3, #24
 8001338:	4313      	orrs	r3, r2
 800133a:	461a      	mov	r2, r3
		DataStorageDiscriptor.record_mask = datacash[RECORD_FORMAT_ADDR]
 800133c:	4b2a      	ldr	r3, [pc, #168]	; (80013e8 <vInitDescriptor+0x184>)
 800133e:	611a      	str	r2, [r3, #16]
		uint32_t temp_data_format = DataStorageDiscriptor.record_mask;
 8001340:	4b29      	ldr	r3, [pc, #164]	; (80013e8 <vInitDescriptor+0x184>)
 8001342:	691b      	ldr	r3, [r3, #16]
 8001344:	60bb      	str	r3, [r7, #8]
		if ((DataStorageDiscriptor.record_mask & DATA_TYPE_MASK) == 0 )
 8001346:	4b28      	ldr	r3, [pc, #160]	; (80013e8 <vInitDescriptor+0x184>)
 8001348:	691b      	ldr	r3, [r3, #16]
 800134a:	f003 0303 	and.w	r3, r3, #3
 800134e:	2b00      	cmp	r3, #0
 8001350:	d107      	bne.n	8001362 <vInitDescriptor+0xfe>
		{
			offset = 1;
 8001352:	2301      	movs	r3, #1
 8001354:	73fb      	strb	r3, [r7, #15]
			DataStorageDiscriptor.record_fields_count = 1;
 8001356:	4b24      	ldr	r3, [pc, #144]	; (80013e8 <vInitDescriptor+0x184>)
 8001358:	2201      	movs	r2, #1
 800135a:	701a      	strb	r2, [r3, #0]
			temp_data_format>>=2;
 800135c:	68bb      	ldr	r3, [r7, #8]
 800135e:	089b      	lsrs	r3, r3, #2
 8001360:	60bb      	str	r3, [r7, #8]
		}
		for ( int i = offset; i < MAX_RECORD_SIZE ; i++)
 8001362:	7bfb      	ldrb	r3, [r7, #15]
 8001364:	607b      	str	r3, [r7, #4]
 8001366:	e010      	b.n	800138a <vInitDescriptor+0x126>
		{
			if ((temp_data_format & DATA_TYPE_MASK )!=0)
 8001368:	68bb      	ldr	r3, [r7, #8]
 800136a:	f003 0303 	and.w	r3, r3, #3
 800136e:	2b00      	cmp	r3, #0
 8001370:	d00f      	beq.n	8001392 <vInitDescriptor+0x12e>
			{
				DataStorageDiscriptor.record_fields_count++;
 8001372:	4b1d      	ldr	r3, [pc, #116]	; (80013e8 <vInitDescriptor+0x184>)
 8001374:	781b      	ldrb	r3, [r3, #0]
 8001376:	3301      	adds	r3, #1
 8001378:	b2da      	uxtb	r2, r3
 800137a:	4b1b      	ldr	r3, [pc, #108]	; (80013e8 <vInitDescriptor+0x184>)
 800137c:	701a      	strb	r2, [r3, #0]
				temp_data_format>>=2;
 800137e:	68bb      	ldr	r3, [r7, #8]
 8001380:	089b      	lsrs	r3, r3, #2
 8001382:	60bb      	str	r3, [r7, #8]
		for ( int i = offset; i < MAX_RECORD_SIZE ; i++)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	3301      	adds	r3, #1
 8001388:	607b      	str	r3, [r7, #4]
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	2b0f      	cmp	r3, #15
 800138e:	ddeb      	ble.n	8001368 <vInitDescriptor+0x104>
 8001390:	e000      	b.n	8001394 <vInitDescriptor+0x130>
			}
			else
				break;
 8001392:	bf00      	nop
		}
		DataStorageDiscriptor.current_reccord_offset = DataStorageDiscriptor.recod_start_offset + DataStorageDiscriptor.record_byte_size * DataStorageDiscriptor.record_pointer;
 8001394:	4b14      	ldr	r3, [pc, #80]	; (80013e8 <vInitDescriptor+0x184>)
 8001396:	889a      	ldrh	r2, [r3, #4]
 8001398:	4b13      	ldr	r3, [pc, #76]	; (80013e8 <vInitDescriptor+0x184>)
 800139a:	7d1b      	ldrb	r3, [r3, #20]
 800139c:	b29b      	uxth	r3, r3
 800139e:	4912      	ldr	r1, [pc, #72]	; (80013e8 <vInitDescriptor+0x184>)
 80013a0:	89c9      	ldrh	r1, [r1, #14]
 80013a2:	fb01 f303 	mul.w	r3, r1, r3
 80013a6:	b29b      	uxth	r3, r3
 80013a8:	4413      	add	r3, r2
 80013aa:	b29a      	uxth	r2, r3
 80013ac:	4b0e      	ldr	r3, [pc, #56]	; (80013e8 <vInitDescriptor+0x184>)
 80013ae:	811a      	strh	r2, [r3, #8]
		DataStorageDiscriptor.record_count = 0;
		DataStorageDiscriptor.record_pointer = 0;
		DataStorageDiscriptor.record_mask = 0;
		//eWriteNewDescriptor(DataStorageDiscriptor);
	}
}
 80013b0:	e014      	b.n	80013dc <vInitDescriptor+0x178>
		DataStorageDiscriptor.current_reccord_offset = REGISTER_OFFSET;
 80013b2:	4b0d      	ldr	r3, [pc, #52]	; (80013e8 <vInitDescriptor+0x184>)
 80013b4:	220e      	movs	r2, #14
 80013b6:	811a      	strh	r2, [r3, #8]
		DataStorageDiscriptor.recod_start_offset = 0;
 80013b8:	4b0b      	ldr	r3, [pc, #44]	; (80013e8 <vInitDescriptor+0x184>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	809a      	strh	r2, [r3, #4]
		DataStorageDiscriptor.max_record_count   = 0;
 80013be:	4b0a      	ldr	r3, [pc, #40]	; (80013e8 <vInitDescriptor+0x184>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	80da      	strh	r2, [r3, #6]
		DataStorageDiscriptor.record_fields_count = 0;
 80013c4:	4b08      	ldr	r3, [pc, #32]	; (80013e8 <vInitDescriptor+0x184>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	701a      	strb	r2, [r3, #0]
		DataStorageDiscriptor.record_count = 0;
 80013ca:	4b07      	ldr	r3, [pc, #28]	; (80013e8 <vInitDescriptor+0x184>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	815a      	strh	r2, [r3, #10]
		DataStorageDiscriptor.record_pointer = 0;
 80013d0:	4b05      	ldr	r3, [pc, #20]	; (80013e8 <vInitDescriptor+0x184>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	81da      	strh	r2, [r3, #14]
		DataStorageDiscriptor.record_mask = 0;
 80013d6:	4b04      	ldr	r3, [pc, #16]	; (80013e8 <vInitDescriptor+0x184>)
 80013d8:	2200      	movs	r2, #0
 80013da:	611a      	str	r2, [r3, #16]
}
 80013dc:	bf00      	nop
 80013de:	3714      	adds	r7, #20
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bc80      	pop	{r7}
 80013e4:	4770      	bx	lr
 80013e6:	bf00      	nop
 80013e8:	20000210 	.word	0x20000210
 80013ec:	20000200 	.word	0x20000200

080013f0 <vWriteDescriptorReg>:
	SET_LONG(RECORD_POINTER_ADDR, DataStorageDiscriptor.record_pointer);
#endif
}

static void vWriteDescriptorReg( uint8_t addr, EEPROM_ADRESS_TYPE data)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	4603      	mov	r3, r0
 80013f8:	460a      	mov	r2, r1
 80013fa:	71fb      	strb	r3, [r7, #7]
 80013fc:	4613      	mov	r3, r2
 80013fe:	80bb      	strh	r3, [r7, #4]
#if  ADDRESS_SIZE_BYTES == 2
	SET_SHORT( addr,  data);
 8001400:	79fb      	ldrb	r3, [r7, #7]
 8001402:	b29b      	uxth	r3, r3
 8001404:	88ba      	ldrh	r2, [r7, #4]
 8001406:	4611      	mov	r1, r2
 8001408:	4618      	mov	r0, r3
 800140a:	f000 f805 	bl	8001418 <SET_SHORT>
#else
	SET_LONG( addr,  data);

#endif
}
 800140e:	bf00      	nop
 8001410:	3708      	adds	r7, #8
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}
	...

08001418 <SET_SHORT>:

static void SET_SHORT( EEPROM_ADRESS_TYPE addr, uint16_t data)
{
 8001418:	b480      	push	{r7}
 800141a:	b083      	sub	sp, #12
 800141c:	af00      	add	r7, sp, #0
 800141e:	4603      	mov	r3, r0
 8001420:	460a      	mov	r2, r1
 8001422:	80fb      	strh	r3, [r7, #6]
 8001424:	4613      	mov	r3, r2
 8001426:	80bb      	strh	r3, [r7, #4]
	datacash[addr] =  data >> SECOND_BYTE_OFS;
 8001428:	88bb      	ldrh	r3, [r7, #4]
 800142a:	0a1b      	lsrs	r3, r3, #8
 800142c:	b29a      	uxth	r2, r3
 800142e:	88fb      	ldrh	r3, [r7, #6]
 8001430:	b2d1      	uxtb	r1, r2
 8001432:	4a06      	ldr	r2, [pc, #24]	; (800144c <SET_SHORT+0x34>)
 8001434:	54d1      	strb	r1, [r2, r3]
	datacash[addr+1] = data & BYTE_MASK;
 8001436:	88fb      	ldrh	r3, [r7, #6]
 8001438:	3301      	adds	r3, #1
 800143a:	88ba      	ldrh	r2, [r7, #4]
 800143c:	b2d1      	uxtb	r1, r2
 800143e:	4a03      	ldr	r2, [pc, #12]	; (800144c <SET_SHORT+0x34>)
 8001440:	54d1      	strb	r1, [r2, r3]
}
 8001442:	bf00      	nop
 8001444:	370c      	adds	r7, #12
 8001446:	46bd      	mov	sp, r7
 8001448:	bc80      	pop	{r7}
 800144a:	4770      	bx	lr
 800144c:	20000200 	.word	0x20000200

08001450 <vSetTimeToReg>:

/*
 * Функци записи данных даты и времени в нужны регистр
 */
static void vSetTimeToReg( uint8_t * Data, void * data)
{
 8001450:	b480      	push	{r7}
 8001452:	b085      	sub	sp, #20
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
 8001458:	6039      	str	r1, [r7, #0]
	uint32_t date_time;
	date_time = (uint32_t)( ( (PDM_DATA_TIME*) data )->Second & SECOND_MASK);
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	781b      	ldrb	r3, [r3, #0]
 800145e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001462:	60fb      	str	r3, [r7, #12]
	date_time |= (uint32_t)( ( (PDM_DATA_TIME*) data)->Minute &  MINUTE_MASK ) << MINUTE_OFS ;
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	785b      	ldrb	r3, [r3, #1]
 8001468:	019b      	lsls	r3, r3, #6
 800146a:	f403 637c 	and.w	r3, r3, #4032	; 0xfc0
 800146e:	68fa      	ldr	r2, [r7, #12]
 8001470:	4313      	orrs	r3, r2
 8001472:	60fb      	str	r3, [r7, #12]
	date_time |= (uint32_t)( ( (PDM_DATA_TIME*)data)->Hour & HOUR_MASK ) << HOUR_OFS ;
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	789b      	ldrb	r3, [r3, #2]
 8001478:	031b      	lsls	r3, r3, #12
 800147a:	f403 33f8 	and.w	r3, r3, #126976	; 0x1f000
 800147e:	68fa      	ldr	r2, [r7, #12]
 8001480:	4313      	orrs	r3, r2
 8001482:	60fb      	str	r3, [r7, #12]
	date_time |= (uint32_t)( ( (PDM_DATA_TIME*)data)->Year & YEAR_MASK ) << YEAR_OFS ;
 8001484:	683b      	ldr	r3, [r7, #0]
 8001486:	795b      	ldrb	r3, [r3, #5]
 8001488:	045b      	lsls	r3, r3, #17
 800148a:	f403 037e 	and.w	r3, r3, #16646144	; 0xfe0000
 800148e:	68fa      	ldr	r2, [r7, #12]
 8001490:	4313      	orrs	r3, r2
 8001492:	60fb      	str	r3, [r7, #12]
	date_time |= (uint32_t)( ( (PDM_DATA_TIME*)data)->Month & MONTH_MASK  ) << MONTH_OFS ;
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	791b      	ldrb	r3, [r3, #4]
 8001498:	061b      	lsls	r3, r3, #24
 800149a:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 800149e:	68fa      	ldr	r2, [r7, #12]
 80014a0:	4313      	orrs	r3, r2
 80014a2:	60fb      	str	r3, [r7, #12]
	date_time |= (uint32_t)( ( (PDM_DATA_TIME*)data)->Day & DAY_MASK_LSB) << DAY_OFS_LSB;
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	78db      	ldrb	r3, [r3, #3]
 80014a8:	071b      	lsls	r3, r3, #28
 80014aa:	68fa      	ldr	r2, [r7, #12]
 80014ac:	4313      	orrs	r3, r2
 80014ae:	60fb      	str	r3, [r7, #12]
	Data[0U] = (TIME_STAMP  | ((( (PDM_DATA_TIME*)data)->Day & DAY_MASK_MSB) >> DAY_OFS_MSB ));
 80014b0:	683b      	ldr	r3, [r7, #0]
 80014b2:	78db      	ldrb	r3, [r3, #3]
 80014b4:	111b      	asrs	r3, r3, #4
 80014b6:	b25b      	sxtb	r3, r3
 80014b8:	f003 0301 	and.w	r3, r3, #1
 80014bc:	b25b      	sxtb	r3, r3
 80014be:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80014c2:	b25b      	sxtb	r3, r3
 80014c4:	b2da      	uxtb	r2, r3
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	701a      	strb	r2, [r3, #0]
	Data[1U] = (uint8_t)((date_time >> FOURTH_BYTE_OFS ) & BYTE_MASK );
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	0e1a      	lsrs	r2, r3, #24
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	3301      	adds	r3, #1
 80014d2:	b2d2      	uxtb	r2, r2
 80014d4:	701a      	strb	r2, [r3, #0]
	Data[2U] = (uint8_t)((date_time >> THRID_BYTE_OFS) & BYTE_MASK );
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	0c1a      	lsrs	r2, r3, #16
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	3302      	adds	r3, #2
 80014de:	b2d2      	uxtb	r2, r2
 80014e0:	701a      	strb	r2, [r3, #0]
	Data[THRID_BYTE_ADDR + 1U ] = (uint8_t)((date_time >> SECOND_BYTE_OFS) & BYTE_MASK );
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	0a1a      	lsrs	r2, r3, #8
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	3303      	adds	r3, #3
 80014ea:	b2d2      	uxtb	r2, r2
 80014ec:	701a      	strb	r2, [r3, #0]
	Data[FOURTH_BYTE_ADDR + 1U ] = (uint8_t)(date_time & BYTE_MASK );
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	3304      	adds	r3, #4
 80014f2:	68fa      	ldr	r2, [r7, #12]
 80014f4:	b2d2      	uxtb	r2, r2
 80014f6:	701a      	strb	r2, [r3, #0]
 return;
 80014f8:	bf00      	nop
}
 80014fa:	3714      	adds	r7, #20
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bc80      	pop	{r7}
 8001500:	4770      	bx	lr
	...

08001504 <LAMPstart>:


static 	LAMP_FSM_SATE lamp_fsm = WAIT_FOR_INIT;

void LAMPstart(void *argument)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b088      	sub	sp, #32
 8001508:	af02      	add	r7, sp, #8
 800150a:	6078      	str	r0, [r7, #4]
	EventGroupHandle_t system_event = NULL;
 800150c:	2300      	movs	r3, #0
 800150e:	617b      	str	r3, [r7, #20]
	uint8_t lamp_count = 0;
 8001510:	2300      	movs	r3, #0
 8001512:	74fb      	strb	r3, [r7, #19]

	for(;;)
	{
		switch (lamp_fsm)
 8001514:	4b43      	ldr	r3, [pc, #268]	; (8001624 <LAMPstart+0x120>)
 8001516:	781b      	ldrb	r3, [r3, #0]
 8001518:	2b02      	cmp	r3, #2
 800151a:	d022      	beq.n	8001562 <LAMPstart+0x5e>
 800151c:	2b02      	cmp	r3, #2
 800151e:	dc7c      	bgt.n	800161a <LAMPstart+0x116>
 8001520:	2b00      	cmp	r3, #0
 8001522:	d002      	beq.n	800152a <LAMPstart+0x26>
 8001524:	2b01      	cmp	r3, #1
 8001526:	d013      	beq.n	8001550 <LAMPstart+0x4c>
 8001528:	e077      	b.n	800161a <LAMPstart+0x116>
		{
			case WAIT_FOR_INIT:
				system_event = xGetSystemUpdateEvent();
 800152a:	f000 f887 	bl	800163c <xGetSystemUpdateEvent>
 800152e:	6178      	str	r0, [r7, #20]
				if (system_event !=NULL)
 8001530:	697b      	ldr	r3, [r7, #20]
 8001532:	2b00      	cmp	r3, #0
 8001534:	d06e      	beq.n	8001614 <LAMPstart+0x110>
				{
					xEventGroupWaitBits(system_event,   WORK_READY,  pdFALSE, pdTRUE, portMAX_DELAY );
 8001536:	f04f 33ff 	mov.w	r3, #4294967295
 800153a:	9300      	str	r3, [sp, #0]
 800153c:	2301      	movs	r3, #1
 800153e:	2200      	movs	r2, #0
 8001540:	2108      	movs	r1, #8
 8001542:	6978      	ldr	r0, [r7, #20]
 8001544:	f007 fc20 	bl	8008d88 <xEventGroupWaitBits>
					lamp_fsm  = INIT;
 8001548:	4b36      	ldr	r3, [pc, #216]	; (8001624 <LAMPstart+0x120>)
 800154a:	2201      	movs	r2, #1
 800154c:	701a      	strb	r2, [r3, #0]
				}
				break;
 800154e:	e061      	b.n	8001614 <LAMPstart+0x110>
			case INIT:
				lamp_count = uGetRegister(LAMP_REG);
 8001550:	202c      	movs	r0, #44	; 0x2c
 8001552:	f000 fd9f 	bl	8002094 <uGetRegister>
 8001556:	4603      	mov	r3, r0
 8001558:	74fb      	strb	r3, [r7, #19]
				lamp_fsm   = WORK;
 800155a:	4b32      	ldr	r3, [pc, #200]	; (8001624 <LAMPstart+0x120>)
 800155c:	2202      	movs	r2, #2
 800155e:	701a      	strb	r2, [r3, #0]
				break;
 8001560:	e05b      	b.n	800161a <LAMPstart+0x116>
			case WORK:
				if (xEventGroupWaitBits(system_event, WORK_READY |  LAMP_REINIT, pdFALSE, pdTRUE, portMAX_DELAY ) & LAMP_REINIT )
 8001562:	f04f 33ff 	mov.w	r3, #4294967295
 8001566:	9300      	str	r3, [sp, #0]
 8001568:	2301      	movs	r3, #1
 800156a:	2200      	movs	r2, #0
 800156c:	210a      	movs	r1, #10
 800156e:	6978      	ldr	r0, [r7, #20]
 8001570:	f007 fc0a 	bl	8008d88 <xEventGroupWaitBits>
 8001574:	4603      	mov	r3, r0
 8001576:	f003 0302 	and.w	r3, r3, #2
 800157a:	2b00      	cmp	r3, #0
 800157c:	d003      	beq.n	8001586 <LAMPstart+0x82>
				{
					lamp_fsm = INIT;
 800157e:	4b29      	ldr	r3, [pc, #164]	; (8001624 <LAMPstart+0x120>)
 8001580:	2201      	movs	r2, #1
 8001582:	701a      	strb	r2, [r3, #0]
					if (error_count >=2 )
					{
						vSetRegisterBit(DEVICE_ALARM_REG, TWO_LAMP_ERROR, 1);
					}
				}
			break;
 8001584:	e048      	b.n	8001618 <LAMPstart+0x114>
					uint32_t error_lsb = uGetRegister(LAM_ERROR_REG_LSB);
 8001586:	202d      	movs	r0, #45	; 0x2d
 8001588:	f000 fd84 	bl	8002094 <uGetRegister>
 800158c:	60f8      	str	r0, [r7, #12]
					uint32_t error_msb = uGetRegister(LAM_ERROR_REG_MSB);
 800158e:	202e      	movs	r0, #46	; 0x2e
 8001590:	f000 fd80 	bl	8002094 <uGetRegister>
 8001594:	60b8      	str	r0, [r7, #8]
					uint8_t error_flag = 0;
 8001596:	2300      	movs	r3, #0
 8001598:	74bb      	strb	r3, [r7, #18]
					uint8_t error_count = 0;
 800159a:	2300      	movs	r3, #0
 800159c:	747b      	strb	r3, [r7, #17]
					for (uint8_t i = 0; i <  lamp_count; i++ )
 800159e:	2300      	movs	r3, #0
 80015a0:	743b      	strb	r3, [r7, #16]
 80015a2:	e022      	b.n	80015ea <LAMPstart+0xe6>
							if (i < MAX_LAMP_COUNT/2 )
 80015a4:	7c3b      	ldrb	r3, [r7, #16]
 80015a6:	2b15      	cmp	r3, #21
 80015a8:	d808      	bhi.n	80015bc <LAMPstart+0xb8>
								error_flag = (error_lsb >> i) & 0x01;
 80015aa:	7c3b      	ldrb	r3, [r7, #16]
 80015ac:	68fa      	ldr	r2, [r7, #12]
 80015ae:	fa22 f303 	lsr.w	r3, r2, r3
 80015b2:	b2db      	uxtb	r3, r3
 80015b4:	f003 0301 	and.w	r3, r3, #1
 80015b8:	74bb      	strb	r3, [r7, #18]
 80015ba:	e007      	b.n	80015cc <LAMPstart+0xc8>
								error_flag = (error_msb >> i) & 0x01;
 80015bc:	7c3b      	ldrb	r3, [r7, #16]
 80015be:	68ba      	ldr	r2, [r7, #8]
 80015c0:	fa22 f303 	lsr.w	r3, r2, r3
 80015c4:	b2db      	uxtb	r3, r3
 80015c6:	f003 0301 	and.w	r3, r3, #1
 80015ca:	74bb      	strb	r3, [r7, #18]
							if (!error_flag)
 80015cc:	7cbb      	ldrb	r3, [r7, #18]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d105      	bne.n	80015de <LAMPstart+0xda>
								 vIncRegister(LAMP1_REG + i,1);
 80015d2:	7c3b      	ldrb	r3, [r7, #16]
 80015d4:	2101      	movs	r1, #1
 80015d6:	4618      	mov	r0, r3
 80015d8:	f000 fd72 	bl	80020c0 <vIncRegister>
 80015dc:	e002      	b.n	80015e4 <LAMPstart+0xe0>
								error_count++;
 80015de:	7c7b      	ldrb	r3, [r7, #17]
 80015e0:	3301      	adds	r3, #1
 80015e2:	747b      	strb	r3, [r7, #17]
					for (uint8_t i = 0; i <  lamp_count; i++ )
 80015e4:	7c3b      	ldrb	r3, [r7, #16]
 80015e6:	3301      	adds	r3, #1
 80015e8:	743b      	strb	r3, [r7, #16]
 80015ea:	7c3a      	ldrb	r2, [r7, #16]
 80015ec:	7cfb      	ldrb	r3, [r7, #19]
 80015ee:	429a      	cmp	r2, r3
 80015f0:	d3d8      	bcc.n	80015a4 <LAMPstart+0xa0>
					if (error_count ==1 )
 80015f2:	7c7b      	ldrb	r3, [r7, #17]
 80015f4:	2b01      	cmp	r3, #1
 80015f6:	d104      	bne.n	8001602 <LAMPstart+0xfe>
						vSetRegisterBit(DEVICE_ALARM_REG, ONE_LAMP_ERROR, 1);
 80015f8:	2201      	movs	r2, #1
 80015fa:	2101      	movs	r1, #1
 80015fc:	202f      	movs	r0, #47	; 0x2f
 80015fe:	f000 fd15 	bl	800202c <vSetRegisterBit>
					if (error_count >=2 )
 8001602:	7c7b      	ldrb	r3, [r7, #17]
 8001604:	2b01      	cmp	r3, #1
 8001606:	d907      	bls.n	8001618 <LAMPstart+0x114>
						vSetRegisterBit(DEVICE_ALARM_REG, TWO_LAMP_ERROR, 1);
 8001608:	2201      	movs	r2, #1
 800160a:	2102      	movs	r1, #2
 800160c:	202f      	movs	r0, #47	; 0x2f
 800160e:	f000 fd0d 	bl	800202c <vSetRegisterBit>
			break;
 8001612:	e001      	b.n	8001618 <LAMPstart+0x114>
				break;
 8001614:	bf00      	nop
 8001616:	e000      	b.n	800161a <LAMPstart+0x116>
			break;
 8001618:	bf00      	nop

		}
		vTaskDelay(1000);
 800161a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800161e:	f008 fccb 	bl	8009fb8 <vTaskDelay>
		switch (lamp_fsm)
 8001622:	e777      	b.n	8001514 <LAMPstart+0x10>
 8001624:	20000228 	.word	0x20000228

08001628 <xGetOSEvent>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
EventGroupHandle_t xGetOSEvent()
{
 8001628:	b480      	push	{r7}
 800162a:	af00      	add	r7, sp, #0
	return (xOSEventHandle);
 800162c:	4b02      	ldr	r3, [pc, #8]	; (8001638 <xGetOSEvent+0x10>)
 800162e:	681b      	ldr	r3, [r3, #0]
}
 8001630:	4618      	mov	r0, r3
 8001632:	46bd      	mov	sp, r7
 8001634:	bc80      	pop	{r7}
 8001636:	4770      	bx	lr
 8001638:	20001504 	.word	0x20001504

0800163c <xGetSystemUpdateEvent>:
 EventGroupHandle_t xGetUARTEvent()
 {
	 return (xUARTEvnetHandle);
 }
 EventGroupHandle_t xGetSystemUpdateEvent()
 {
 800163c:	b480      	push	{r7}
 800163e:	af00      	add	r7, sp, #0
	 return (SystemUpdateEventHandle);
 8001640:	4b02      	ldr	r3, [pc, #8]	; (800164c <xGetSystemUpdateEvent+0x10>)
 8001642:	681b      	ldr	r3, [r3, #0]
 }
 8001644:	4618      	mov	r0, r3
 8001646:	46bd      	mov	sp, r7
 8001648:	bc80      	pop	{r7}
 800164a:	4770      	bx	lr
 800164c:	2000154c 	.word	0x2000154c

08001650 <vTimerInit>:
 {
 return (mbSemHandle);
 }*/

 void vTimerInit(uint16_t timeout)
 {
 8001650:	b580      	push	{r7, lr}
 8001652:	b082      	sub	sp, #8
 8001654:	af00      	add	r7, sp, #0
 8001656:	4603      	mov	r3, r0
 8001658:	80fb      	strh	r3, [r7, #6]
 	htim2.Init.Period = timeout;
 800165a:	88fb      	ldrh	r3, [r7, #6]
 800165c:	4a06      	ldr	r2, [pc, #24]	; (8001678 <vTimerInit+0x28>)
 800165e:	60d3      	str	r3, [r2, #12]
     if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001660:	4805      	ldr	r0, [pc, #20]	; (8001678 <vTimerInit+0x28>)
 8001662:	f004 ff7f 	bl	8006564 <HAL_TIM_Base_Init>
 8001666:	4603      	mov	r3, r0
 8001668:	2b00      	cmp	r3, #0
 800166a:	d001      	beq.n	8001670 <vTimerInit+0x20>
 	{
 	  Error_Handler();
 800166c:	f000 fc2d 	bl	8001eca <Error_Handler>
 	}

 }
 8001670:	bf00      	nop
 8001672:	3708      	adds	r7, #8
 8001674:	46bd      	mov	sp, r7
 8001676:	bd80      	pop	{r7, pc}
 8001678:	20000390 	.word	0x20000390

0800167c <vStartTimer>:
 void vStartTimer()
 {
 800167c:	b580      	push	{r7, lr}
 800167e:	af00      	add	r7, sp, #0
 	HAL_TIM_Base_Stop_IT(&htim2);
 8001680:	4805      	ldr	r0, [pc, #20]	; (8001698 <vStartTimer+0x1c>)
 8001682:	f005 f81f 	bl	80066c4 <HAL_TIM_Base_Stop_IT>
 	htim2.Instance->CNT=0;
 8001686:	4b04      	ldr	r3, [pc, #16]	; (8001698 <vStartTimer+0x1c>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	2200      	movs	r2, #0
 800168c:	625a      	str	r2, [r3, #36]	; 0x24
 	HAL_TIM_Base_Start_IT(&htim2);
 800168e:	4802      	ldr	r0, [pc, #8]	; (8001698 <vStartTimer+0x1c>)
 8001690:	f004 ffb8 	bl	8006604 <HAL_TIM_Base_Start_IT>
 }
 8001694:	bf00      	nop
 8001696:	bd80      	pop	{r7, pc}
 8001698:	20000390 	.word	0x20000390

0800169c <vStopTimer>:
 void vStopTimer()
 {
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0
 	HAL_TIM_Base_Stop_IT(&htim2);
 80016a0:	4802      	ldr	r0, [pc, #8]	; (80016ac <vStopTimer+0x10>)
 80016a2:	f005 f80f 	bl	80066c4 <HAL_TIM_Base_Stop_IT>
 }
 80016a6:	bf00      	nop
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	20000390 	.word	0x20000390

080016b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016b4:	f001 f816 	bl	80026e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016b8:	f000 f8b0 	bl	800181c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016bc:	f000 fb48 	bl	8001d50 <MX_GPIO_Init>
  MX_DMA_Init();
 80016c0:	f000 fb28 	bl	8001d14 <MX_DMA_Init>
  MX_TIM7_Init();
 80016c4:	f000 fac8 	bl	8001c58 <MX_TIM7_Init>
  MX_RTC_Init();
 80016c8:	f000 f9c4 	bl	8001a54 <MX_RTC_Init>
  MX_ADC1_Init();
 80016cc:	f000 f908 	bl	80018e0 <MX_ADC1_Init>
  MX_I2C1_Init();
 80016d0:	f000 f992 	bl	80019f8 <MX_I2C1_Init>
  MX_SPI2_Init();
 80016d4:	f000 fa08 	bl	8001ae8 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 80016d8:	f000 faf2 	bl	8001cc0 <MX_USART1_UART_Init>
  MX_ADC3_Init();
 80016dc:	f000 f94e 	bl	800197c <MX_ADC3_Init>
  MX_TIM6_Init();
 80016e0:	f000 fa86 	bl	8001bf0 <MX_TIM6_Init>
  MX_TIM2_Init();
 80016e4:	f000 fa38 	bl	8001b58 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80016e8:	f007 f93a 	bl	8008960 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80016ec:	4a2c      	ldr	r2, [pc, #176]	; (80017a0 <main+0xf0>)
 80016ee:	2100      	movs	r1, #0
 80016f0:	482c      	ldr	r0, [pc, #176]	; (80017a4 <main+0xf4>)
 80016f2:	f007 f99b 	bl	8008a2c <osThreadNew>
 80016f6:	4603      	mov	r3, r0
 80016f8:	4a2b      	ldr	r2, [pc, #172]	; (80017a8 <main+0xf8>)
 80016fa:	6013      	str	r3, [r2, #0]

  /* creation of LCD */
  LCDHandle = osThreadNew(LCD_Task, NULL, &LCD_attributes);
 80016fc:	4a2b      	ldr	r2, [pc, #172]	; (80017ac <main+0xfc>)
 80016fe:	2100      	movs	r1, #0
 8001700:	482b      	ldr	r0, [pc, #172]	; (80017b0 <main+0x100>)
 8001702:	f007 f993 	bl	8008a2c <osThreadNew>
 8001706:	4603      	mov	r3, r0
 8001708:	4a2a      	ldr	r2, [pc, #168]	; (80017b4 <main+0x104>)
 800170a:	6013      	str	r3, [r2, #0]

  /* creation of DIN_DOUT_Task */
  DIN_DOUT_TaskHandle = osThreadNew(StartDIN_DOUT, NULL, &DIN_DOUT_Task_attributes);
 800170c:	4a2a      	ldr	r2, [pc, #168]	; (80017b8 <main+0x108>)
 800170e:	2100      	movs	r1, #0
 8001710:	482a      	ldr	r0, [pc, #168]	; (80017bc <main+0x10c>)
 8001712:	f007 f98b 	bl	8008a2c <osThreadNew>
 8001716:	4603      	mov	r3, r0
 8001718:	4a29      	ldr	r2, [pc, #164]	; (80017c0 <main+0x110>)
 800171a:	6013      	str	r3, [r2, #0]

  /* creation of KeyboardTask */
  KeyboardTaskHandle = osThreadNew(vKeyboardTask, NULL, &KeyboardTask_attributes);
 800171c:	4a29      	ldr	r2, [pc, #164]	; (80017c4 <main+0x114>)
 800171e:	2100      	movs	r1, #0
 8001720:	4829      	ldr	r0, [pc, #164]	; (80017c8 <main+0x118>)
 8001722:	f007 f983 	bl	8008a2c <osThreadNew>
 8001726:	4603      	mov	r3, r0
 8001728:	4a28      	ldr	r2, [pc, #160]	; (80017cc <main+0x11c>)
 800172a:	6013      	str	r3, [r2, #0]

  /* creation of LAP_task */
  LAP_taskHandle = osThreadNew(LAMPstart, NULL, &LAP_task_attributes);
 800172c:	4a28      	ldr	r2, [pc, #160]	; (80017d0 <main+0x120>)
 800172e:	2100      	movs	r1, #0
 8001730:	4828      	ldr	r0, [pc, #160]	; (80017d4 <main+0x124>)
 8001732:	f007 f97b 	bl	8008a2c <osThreadNew>
 8001736:	4603      	mov	r3, r0
 8001738:	4a27      	ldr	r2, [pc, #156]	; (80017d8 <main+0x128>)
 800173a:	6013      	str	r3, [r2, #0]

  /* creation of mbTask */
  mbTaskHandle = osThreadNew(StartMb, NULL, &mbTask_attributes);
 800173c:	4a27      	ldr	r2, [pc, #156]	; (80017dc <main+0x12c>)
 800173e:	2100      	movs	r1, #0
 8001740:	4827      	ldr	r0, [pc, #156]	; (80017e0 <main+0x130>)
 8001742:	f007 f973 	bl	8008a2c <osThreadNew>
 8001746:	4603      	mov	r3, r0
 8001748:	4a26      	ldr	r2, [pc, #152]	; (80017e4 <main+0x134>)
 800174a:	6013      	str	r3, [r2, #0]

  /* creation of ControlTask */
  ControlTaskHandle = osThreadNew(StartControlTask, NULL, &ControlTask_attributes);
 800174c:	4a26      	ldr	r2, [pc, #152]	; (80017e8 <main+0x138>)
 800174e:	2100      	movs	r1, #0
 8001750:	4826      	ldr	r0, [pc, #152]	; (80017ec <main+0x13c>)
 8001752:	f007 f96b 	bl	8008a2c <osThreadNew>
 8001756:	4603      	mov	r3, r0
 8001758:	4a25      	ldr	r2, [pc, #148]	; (80017f0 <main+0x140>)
 800175a:	6013      	str	r3, [r2, #0]
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Create the event(s) */
  /* creation of TimersEvent */
  TimersEventHandle = osEventFlagsNew(&TimersEvent_attributes);
 800175c:	4825      	ldr	r0, [pc, #148]	; (80017f4 <main+0x144>)
 800175e:	f007 fa3d 	bl	8008bdc <osEventFlagsNew>
 8001762:	4603      	mov	r3, r0
 8001764:	4a24      	ldr	r2, [pc, #144]	; (80017f8 <main+0x148>)
 8001766:	6013      	str	r3, [r2, #0]

  /* creation of DIN_DOUT_EVENT */
  DIN_DOUT_EVENTHandle = osEventFlagsNew(&DIN_DOUT_EVENT_attributes);
 8001768:	4824      	ldr	r0, [pc, #144]	; (80017fc <main+0x14c>)
 800176a:	f007 fa37 	bl	8008bdc <osEventFlagsNew>
 800176e:	4603      	mov	r3, r0
 8001770:	4a23      	ldr	r2, [pc, #140]	; (8001800 <main+0x150>)
 8001772:	6013      	str	r3, [r2, #0]

  /* creation of xOSEvent */
  xOSEventHandle = osEventFlagsNew(&xOSEvent_attributes);
 8001774:	4823      	ldr	r0, [pc, #140]	; (8001804 <main+0x154>)
 8001776:	f007 fa31 	bl	8008bdc <osEventFlagsNew>
 800177a:	4603      	mov	r3, r0
 800177c:	4a22      	ldr	r2, [pc, #136]	; (8001808 <main+0x158>)
 800177e:	6013      	str	r3, [r2, #0]

  /* creation of xUARTEvnet */
  xUARTEvnetHandle = osEventFlagsNew(&xUARTEvnet_attributes);
 8001780:	4822      	ldr	r0, [pc, #136]	; (800180c <main+0x15c>)
 8001782:	f007 fa2b 	bl	8008bdc <osEventFlagsNew>
 8001786:	4603      	mov	r3, r0
 8001788:	4a21      	ldr	r2, [pc, #132]	; (8001810 <main+0x160>)
 800178a:	6013      	str	r3, [r2, #0]

  /* creation of SystemUpdateEvent */
  SystemUpdateEventHandle = osEventFlagsNew(&SystemUpdateEvent_attributes);
 800178c:	4821      	ldr	r0, [pc, #132]	; (8001814 <main+0x164>)
 800178e:	f007 fa25 	bl	8008bdc <osEventFlagsNew>
 8001792:	4603      	mov	r3, r0
 8001794:	4a20      	ldr	r2, [pc, #128]	; (8001818 <main+0x168>)
 8001796:	6013      	str	r3, [r2, #0]
 // vSetTimersEnvet( TimersEventHandle);
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001798:	f007 f914 	bl	80089c4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800179c:	e7fe      	b.n	800179c <main+0xec>
 800179e:	bf00      	nop
 80017a0:	0800bd20 	.word	0x0800bd20
 80017a4:	08001ebb 	.word	0x08001ebb
 80017a8:	200004b0 	.word	0x200004b0
 80017ac:	0800bd44 	.word	0x0800bd44
 80017b0:	08000d91 	.word	0x08000d91
 80017b4:	200004b4 	.word	0x200004b4
 80017b8:	0800bd68 	.word	0x0800bd68
 80017bc:	08000581 	.word	0x08000581
 80017c0:	20000760 	.word	0x20000760
 80017c4:	0800bd8c 	.word	0x0800bd8c
 80017c8:	080007d9 	.word	0x080007d9
 80017cc:	20000a0c 	.word	0x20000a0c
 80017d0:	0800bdb0 	.word	0x0800bdb0
 80017d4:	08001505 	.word	0x08001505
 80017d8:	20000cb8 	.word	0x20000cb8
 80017dc:	0800bdd4 	.word	0x0800bdd4
 80017e0:	08001f5d 	.word	0x08001f5d
 80017e4:	20000f64 	.word	0x20000f64
 80017e8:	0800bdf8 	.word	0x0800bdf8
 80017ec:	08000da9 	.word	0x08000da9
 80017f0:	20001210 	.word	0x20001210
 80017f4:	0800be1c 	.word	0x0800be1c
 80017f8:	200014bc 	.word	0x200014bc
 80017fc:	0800be2c 	.word	0x0800be2c
 8001800:	200014e0 	.word	0x200014e0
 8001804:	0800be3c 	.word	0x0800be3c
 8001808:	20001504 	.word	0x20001504
 800180c:	0800be4c 	.word	0x0800be4c
 8001810:	20001528 	.word	0x20001528
 8001814:	0800be5c 	.word	0x0800be5c
 8001818:	2000154c 	.word	0x2000154c

0800181c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b096      	sub	sp, #88	; 0x58
 8001820:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001822:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001826:	2228      	movs	r2, #40	; 0x28
 8001828:	2100      	movs	r1, #0
 800182a:	4618      	mov	r0, r3
 800182c:	f00a f8ee 	bl	800ba0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001830:	f107 031c 	add.w	r3, r7, #28
 8001834:	2200      	movs	r2, #0
 8001836:	601a      	str	r2, [r3, #0]
 8001838:	605a      	str	r2, [r3, #4]
 800183a:	609a      	str	r2, [r3, #8]
 800183c:	60da      	str	r2, [r3, #12]
 800183e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001840:	1d3b      	adds	r3, r7, #4
 8001842:	2200      	movs	r2, #0
 8001844:	601a      	str	r2, [r3, #0]
 8001846:	605a      	str	r2, [r3, #4]
 8001848:	609a      	str	r2, [r3, #8]
 800184a:	60da      	str	r2, [r3, #12]
 800184c:	611a      	str	r2, [r3, #16]
 800184e:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8001850:	2305      	movs	r3, #5
 8001852:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001854:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001858:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800185a:	2300      	movs	r3, #0
 800185c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800185e:	2301      	movs	r3, #1
 8001860:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001862:	2301      	movs	r3, #1
 8001864:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001866:	2302      	movs	r3, #2
 8001868:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800186a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800186e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001870:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001874:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001876:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800187a:	4618      	mov	r0, r3
 800187c:	f003 f8a2 	bl	80049c4 <HAL_RCC_OscConfig>
 8001880:	4603      	mov	r3, r0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d001      	beq.n	800188a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001886:	f000 fb20 	bl	8001eca <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800188a:	230f      	movs	r3, #15
 800188c:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800188e:	2302      	movs	r3, #2
 8001890:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001892:	2300      	movs	r3, #0
 8001894:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001896:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800189a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800189c:	2300      	movs	r3, #0
 800189e:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80018a0:	f107 031c 	add.w	r3, r7, #28
 80018a4:	2102      	movs	r1, #2
 80018a6:	4618      	mov	r0, r3
 80018a8:	f003 fb0e 	bl	8004ec8 <HAL_RCC_ClockConfig>
 80018ac:	4603      	mov	r3, r0
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d001      	beq.n	80018b6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80018b2:	f000 fb0a 	bl	8001eca <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC;
 80018b6:	2303      	movs	r3, #3
 80018b8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80018ba:	f44f 7380 	mov.w	r3, #256	; 0x100
 80018be:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80018c0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80018c4:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018c6:	1d3b      	adds	r3, r7, #4
 80018c8:	4618      	mov	r0, r3
 80018ca:	f003 fcbb 	bl	8005244 <HAL_RCCEx_PeriphCLKConfig>
 80018ce:	4603      	mov	r3, r0
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d001      	beq.n	80018d8 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 80018d4:	f000 faf9 	bl	8001eca <Error_Handler>
  }
}
 80018d8:	bf00      	nop
 80018da:	3758      	adds	r7, #88	; 0x58
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}

080018e0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b084      	sub	sp, #16
 80018e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80018e6:	1d3b      	adds	r3, r7, #4
 80018e8:	2200      	movs	r2, #0
 80018ea:	601a      	str	r2, [r3, #0]
 80018ec:	605a      	str	r2, [r3, #4]
 80018ee:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80018f0:	4b20      	ldr	r3, [pc, #128]	; (8001974 <MX_ADC1_Init+0x94>)
 80018f2:	4a21      	ldr	r2, [pc, #132]	; (8001978 <MX_ADC1_Init+0x98>)
 80018f4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80018f6:	4b1f      	ldr	r3, [pc, #124]	; (8001974 <MX_ADC1_Init+0x94>)
 80018f8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80018fc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80018fe:	4b1d      	ldr	r3, [pc, #116]	; (8001974 <MX_ADC1_Init+0x94>)
 8001900:	2200      	movs	r2, #0
 8001902:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001904:	4b1b      	ldr	r3, [pc, #108]	; (8001974 <MX_ADC1_Init+0x94>)
 8001906:	2200      	movs	r2, #0
 8001908:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800190a:	4b1a      	ldr	r3, [pc, #104]	; (8001974 <MX_ADC1_Init+0x94>)
 800190c:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001910:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001912:	4b18      	ldr	r3, [pc, #96]	; (8001974 <MX_ADC1_Init+0x94>)
 8001914:	2200      	movs	r2, #0
 8001916:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 8001918:	4b16      	ldr	r3, [pc, #88]	; (8001974 <MX_ADC1_Init+0x94>)
 800191a:	2202      	movs	r2, #2
 800191c:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800191e:	4815      	ldr	r0, [pc, #84]	; (8001974 <MX_ADC1_Init+0x94>)
 8001920:	f000 ff00 	bl	8002724 <HAL_ADC_Init>
 8001924:	4603      	mov	r3, r0
 8001926:	2b00      	cmp	r3, #0
 8001928:	d001      	beq.n	800192e <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 800192a:	f000 face 	bl	8001eca <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800192e:	2300      	movs	r3, #0
 8001930:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001932:	2301      	movs	r3, #1
 8001934:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001936:	2300      	movs	r3, #0
 8001938:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800193a:	1d3b      	adds	r3, r7, #4
 800193c:	4619      	mov	r1, r3
 800193e:	480d      	ldr	r0, [pc, #52]	; (8001974 <MX_ADC1_Init+0x94>)
 8001940:	f000 ffda 	bl	80028f8 <HAL_ADC_ConfigChannel>
 8001944:	4603      	mov	r3, r0
 8001946:	2b00      	cmp	r3, #0
 8001948:	d001      	beq.n	800194e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800194a:	f000 fabe 	bl	8001eca <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800194e:	2301      	movs	r3, #1
 8001950:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001952:	2302      	movs	r3, #2
 8001954:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001956:	1d3b      	adds	r3, r7, #4
 8001958:	4619      	mov	r1, r3
 800195a:	4806      	ldr	r0, [pc, #24]	; (8001974 <MX_ADC1_Init+0x94>)
 800195c:	f000 ffcc 	bl	80028f8 <HAL_ADC_ConfigChannel>
 8001960:	4603      	mov	r3, r0
 8001962:	2b00      	cmp	r3, #0
 8001964:	d001      	beq.n	800196a <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8001966:	f000 fab0 	bl	8001eca <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800196a:	bf00      	nop
 800196c:	3710      	adds	r7, #16
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}
 8001972:	bf00      	nop
 8001974:	2000022c 	.word	0x2000022c
 8001978:	40012400 	.word	0x40012400

0800197c <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b084      	sub	sp, #16
 8001980:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001982:	1d3b      	adds	r3, r7, #4
 8001984:	2200      	movs	r2, #0
 8001986:	601a      	str	r2, [r3, #0]
 8001988:	605a      	str	r2, [r3, #4]
 800198a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 800198c:	4b18      	ldr	r3, [pc, #96]	; (80019f0 <MX_ADC3_Init+0x74>)
 800198e:	4a19      	ldr	r2, [pc, #100]	; (80019f4 <MX_ADC3_Init+0x78>)
 8001990:	601a      	str	r2, [r3, #0]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001992:	4b17      	ldr	r3, [pc, #92]	; (80019f0 <MX_ADC3_Init+0x74>)
 8001994:	2200      	movs	r2, #0
 8001996:	609a      	str	r2, [r3, #8]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8001998:	4b15      	ldr	r3, [pc, #84]	; (80019f0 <MX_ADC3_Init+0x74>)
 800199a:	2200      	movs	r2, #0
 800199c:	731a      	strb	r2, [r3, #12]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800199e:	4b14      	ldr	r3, [pc, #80]	; (80019f0 <MX_ADC3_Init+0x74>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	751a      	strb	r2, [r3, #20]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80019a4:	4b12      	ldr	r3, [pc, #72]	; (80019f0 <MX_ADC3_Init+0x74>)
 80019a6:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80019aa:	61da      	str	r2, [r3, #28]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80019ac:	4b10      	ldr	r3, [pc, #64]	; (80019f0 <MX_ADC3_Init+0x74>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	605a      	str	r2, [r3, #4]
  hadc3.Init.NbrOfConversion = 1;
 80019b2:	4b0f      	ldr	r3, [pc, #60]	; (80019f0 <MX_ADC3_Init+0x74>)
 80019b4:	2201      	movs	r2, #1
 80019b6:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80019b8:	480d      	ldr	r0, [pc, #52]	; (80019f0 <MX_ADC3_Init+0x74>)
 80019ba:	f000 feb3 	bl	8002724 <HAL_ADC_Init>
 80019be:	4603      	mov	r3, r0
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d001      	beq.n	80019c8 <MX_ADC3_Init+0x4c>
  {
    Error_Handler();
 80019c4:	f000 fa81 	bl	8001eca <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80019c8:	2303      	movs	r3, #3
 80019ca:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80019cc:	2301      	movs	r3, #1
 80019ce:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80019d0:	2300      	movs	r3, #0
 80019d2:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80019d4:	1d3b      	adds	r3, r7, #4
 80019d6:	4619      	mov	r1, r3
 80019d8:	4805      	ldr	r0, [pc, #20]	; (80019f0 <MX_ADC3_Init+0x74>)
 80019da:	f000 ff8d 	bl	80028f8 <HAL_ADC_ConfigChannel>
 80019de:	4603      	mov	r3, r0
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d001      	beq.n	80019e8 <MX_ADC3_Init+0x6c>
  {
    Error_Handler();
 80019e4:	f000 fa71 	bl	8001eca <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80019e8:	bf00      	nop
 80019ea:	3710      	adds	r7, #16
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	2000025c 	.word	0x2000025c
 80019f4:	40013c00 	.word	0x40013c00

080019f8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80019fc:	4b12      	ldr	r3, [pc, #72]	; (8001a48 <MX_I2C1_Init+0x50>)
 80019fe:	4a13      	ldr	r2, [pc, #76]	; (8001a4c <MX_I2C1_Init+0x54>)
 8001a00:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001a02:	4b11      	ldr	r3, [pc, #68]	; (8001a48 <MX_I2C1_Init+0x50>)
 8001a04:	4a12      	ldr	r2, [pc, #72]	; (8001a50 <MX_I2C1_Init+0x58>)
 8001a06:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001a08:	4b0f      	ldr	r3, [pc, #60]	; (8001a48 <MX_I2C1_Init+0x50>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001a0e:	4b0e      	ldr	r3, [pc, #56]	; (8001a48 <MX_I2C1_Init+0x50>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a14:	4b0c      	ldr	r3, [pc, #48]	; (8001a48 <MX_I2C1_Init+0x50>)
 8001a16:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001a1a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a1c:	4b0a      	ldr	r3, [pc, #40]	; (8001a48 <MX_I2C1_Init+0x50>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001a22:	4b09      	ldr	r3, [pc, #36]	; (8001a48 <MX_I2C1_Init+0x50>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a28:	4b07      	ldr	r3, [pc, #28]	; (8001a48 <MX_I2C1_Init+0x50>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a2e:	4b06      	ldr	r3, [pc, #24]	; (8001a48 <MX_I2C1_Init+0x50>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001a34:	4804      	ldr	r0, [pc, #16]	; (8001a48 <MX_I2C1_Init+0x50>)
 8001a36:	f001 ff85 	bl	8003944 <HAL_I2C_Init>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d001      	beq.n	8001a44 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001a40:	f000 fa43 	bl	8001eca <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001a44:	bf00      	nop
 8001a46:	bd80      	pop	{r7, pc}
 8001a48:	200002d0 	.word	0x200002d0
 8001a4c:	40005400 	.word	0x40005400
 8001a50:	00061a80 	.word	0x00061a80

08001a54 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b082      	sub	sp, #8
 8001a58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001a5a:	1d3b      	adds	r3, r7, #4
 8001a5c:	2100      	movs	r1, #0
 8001a5e:	460a      	mov	r2, r1
 8001a60:	801a      	strh	r2, [r3, #0]
 8001a62:	460a      	mov	r2, r1
 8001a64:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 8001a66:	2300      	movs	r3, #0
 8001a68:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001a6a:	4b1d      	ldr	r3, [pc, #116]	; (8001ae0 <MX_RTC_Init+0x8c>)
 8001a6c:	4a1d      	ldr	r2, [pc, #116]	; (8001ae4 <MX_RTC_Init+0x90>)
 8001a6e:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8001a70:	4b1b      	ldr	r3, [pc, #108]	; (8001ae0 <MX_RTC_Init+0x8c>)
 8001a72:	f04f 32ff 	mov.w	r2, #4294967295
 8001a76:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 8001a78:	4b19      	ldr	r3, [pc, #100]	; (8001ae0 <MX_RTC_Init+0x8c>)
 8001a7a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001a7e:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001a80:	4817      	ldr	r0, [pc, #92]	; (8001ae0 <MX_RTC_Init+0x8c>)
 8001a82:	f003 fd6d 	bl	8005560 <HAL_RTC_Init>
 8001a86:	4603      	mov	r3, r0
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d001      	beq.n	8001a90 <MX_RTC_Init+0x3c>
  {
    Error_Handler();
 8001a8c:	f000 fa1d 	bl	8001eca <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8001a90:	2300      	movs	r3, #0
 8001a92:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8001a94:	2300      	movs	r3, #0
 8001a96:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001a9c:	1d3b      	adds	r3, r7, #4
 8001a9e:	2201      	movs	r2, #1
 8001aa0:	4619      	mov	r1, r3
 8001aa2:	480f      	ldr	r0, [pc, #60]	; (8001ae0 <MX_RTC_Init+0x8c>)
 8001aa4:	f003 fde8 	bl	8005678 <HAL_RTC_SetTime>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d001      	beq.n	8001ab2 <MX_RTC_Init+0x5e>
  {
    Error_Handler();
 8001aae:	f000 fa0c 	bl	8001eca <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 0x1;
 8001aba:	2301      	movs	r3, #1
 8001abc:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 0x0;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 8001ac2:	463b      	mov	r3, r7
 8001ac4:	2201      	movs	r2, #1
 8001ac6:	4619      	mov	r1, r3
 8001ac8:	4805      	ldr	r0, [pc, #20]	; (8001ae0 <MX_RTC_Init+0x8c>)
 8001aca:	f003 fe6d 	bl	80057a8 <HAL_RTC_SetDate>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d001      	beq.n	8001ad8 <MX_RTC_Init+0x84>
  {
    Error_Handler();
 8001ad4:	f000 f9f9 	bl	8001eca <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001ad8:	bf00      	nop
 8001ada:	3708      	adds	r7, #8
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}
 8001ae0:	20000324 	.word	0x20000324
 8001ae4:	40002800 	.word	0x40002800

08001ae8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001aec:	4b18      	ldr	r3, [pc, #96]	; (8001b50 <MX_SPI2_Init+0x68>)
 8001aee:	4a19      	ldr	r2, [pc, #100]	; (8001b54 <MX_SPI2_Init+0x6c>)
 8001af0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001af2:	4b17      	ldr	r3, [pc, #92]	; (8001b50 <MX_SPI2_Init+0x68>)
 8001af4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001af8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8001afa:	4b15      	ldr	r3, [pc, #84]	; (8001b50 <MX_SPI2_Init+0x68>)
 8001afc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001b00:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001b02:	4b13      	ldr	r3, [pc, #76]	; (8001b50 <MX_SPI2_Init+0x68>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001b08:	4b11      	ldr	r3, [pc, #68]	; (8001b50 <MX_SPI2_Init+0x68>)
 8001b0a:	2202      	movs	r2, #2
 8001b0c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001b0e:	4b10      	ldr	r3, [pc, #64]	; (8001b50 <MX_SPI2_Init+0x68>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001b14:	4b0e      	ldr	r3, [pc, #56]	; (8001b50 <MX_SPI2_Init+0x68>)
 8001b16:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001b1a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001b1c:	4b0c      	ldr	r3, [pc, #48]	; (8001b50 <MX_SPI2_Init+0x68>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001b22:	4b0b      	ldr	r3, [pc, #44]	; (8001b50 <MX_SPI2_Init+0x68>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001b28:	4b09      	ldr	r3, [pc, #36]	; (8001b50 <MX_SPI2_Init+0x68>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b2e:	4b08      	ldr	r3, [pc, #32]	; (8001b50 <MX_SPI2_Init+0x68>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001b34:	4b06      	ldr	r3, [pc, #24]	; (8001b50 <MX_SPI2_Init+0x68>)
 8001b36:	220a      	movs	r2, #10
 8001b38:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001b3a:	4805      	ldr	r0, [pc, #20]	; (8001b50 <MX_SPI2_Init+0x68>)
 8001b3c:	f004 f8dd 	bl	8005cfa <HAL_SPI_Init>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d001      	beq.n	8001b4a <MX_SPI2_Init+0x62>
  {
    Error_Handler();
 8001b46:	f000 f9c0 	bl	8001eca <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001b4a:	bf00      	nop
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	20000338 	.word	0x20000338
 8001b54:	40003800 	.word	0x40003800

08001b58 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b086      	sub	sp, #24
 8001b5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b5e:	f107 0308 	add.w	r3, r7, #8
 8001b62:	2200      	movs	r2, #0
 8001b64:	601a      	str	r2, [r3, #0]
 8001b66:	605a      	str	r2, [r3, #4]
 8001b68:	609a      	str	r2, [r3, #8]
 8001b6a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b6c:	463b      	mov	r3, r7
 8001b6e:	2200      	movs	r2, #0
 8001b70:	601a      	str	r2, [r3, #0]
 8001b72:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001b74:	4b1d      	ldr	r3, [pc, #116]	; (8001bec <MX_TIM2_Init+0x94>)
 8001b76:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001b7a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001b7c:	4b1b      	ldr	r3, [pc, #108]	; (8001bec <MX_TIM2_Init+0x94>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b82:	4b1a      	ldr	r3, [pc, #104]	; (8001bec <MX_TIM2_Init+0x94>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001b88:	4b18      	ldr	r3, [pc, #96]	; (8001bec <MX_TIM2_Init+0x94>)
 8001b8a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b8e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b90:	4b16      	ldr	r3, [pc, #88]	; (8001bec <MX_TIM2_Init+0x94>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b96:	4b15      	ldr	r3, [pc, #84]	; (8001bec <MX_TIM2_Init+0x94>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001b9c:	4813      	ldr	r0, [pc, #76]	; (8001bec <MX_TIM2_Init+0x94>)
 8001b9e:	f004 fce1 	bl	8006564 <HAL_TIM_Base_Init>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d001      	beq.n	8001bac <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001ba8:	f000 f98f 	bl	8001eca <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001bac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bb0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001bb2:	f107 0308 	add.w	r3, r7, #8
 8001bb6:	4619      	mov	r1, r3
 8001bb8:	480c      	ldr	r0, [pc, #48]	; (8001bec <MX_TIM2_Init+0x94>)
 8001bba:	f004 feb9 	bl	8006930 <HAL_TIM_ConfigClockSource>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d001      	beq.n	8001bc8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001bc4:	f000 f981 	bl	8001eca <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001bd0:	463b      	mov	r3, r7
 8001bd2:	4619      	mov	r1, r3
 8001bd4:	4805      	ldr	r0, [pc, #20]	; (8001bec <MX_TIM2_Init+0x94>)
 8001bd6:	f005 f8a7 	bl	8006d28 <HAL_TIMEx_MasterConfigSynchronization>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d001      	beq.n	8001be4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001be0:	f000 f973 	bl	8001eca <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001be4:	bf00      	nop
 8001be6:	3718      	adds	r7, #24
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}
 8001bec:	20000390 	.word	0x20000390

08001bf0 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b082      	sub	sp, #8
 8001bf4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bf6:	463b      	mov	r3, r7
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	601a      	str	r2, [r3, #0]
 8001bfc:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001bfe:	4b14      	ldr	r3, [pc, #80]	; (8001c50 <MX_TIM6_Init+0x60>)
 8001c00:	4a14      	ldr	r2, [pc, #80]	; (8001c54 <MX_TIM6_Init+0x64>)
 8001c02:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 72;
 8001c04:	4b12      	ldr	r3, [pc, #72]	; (8001c50 <MX_TIM6_Init+0x60>)
 8001c06:	2248      	movs	r2, #72	; 0x48
 8001c08:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c0a:	4b11      	ldr	r3, [pc, #68]	; (8001c50 <MX_TIM6_Init+0x60>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 100;
 8001c10:	4b0f      	ldr	r3, [pc, #60]	; (8001c50 <MX_TIM6_Init+0x60>)
 8001c12:	2264      	movs	r2, #100	; 0x64
 8001c14:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c16:	4b0e      	ldr	r3, [pc, #56]	; (8001c50 <MX_TIM6_Init+0x60>)
 8001c18:	2200      	movs	r2, #0
 8001c1a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001c1c:	480c      	ldr	r0, [pc, #48]	; (8001c50 <MX_TIM6_Init+0x60>)
 8001c1e:	f004 fca1 	bl	8006564 <HAL_TIM_Base_Init>
 8001c22:	4603      	mov	r3, r0
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d001      	beq.n	8001c2c <MX_TIM6_Init+0x3c>
  {
    Error_Handler();
 8001c28:	f000 f94f 	bl	8001eca <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c30:	2300      	movs	r3, #0
 8001c32:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001c34:	463b      	mov	r3, r7
 8001c36:	4619      	mov	r1, r3
 8001c38:	4805      	ldr	r0, [pc, #20]	; (8001c50 <MX_TIM6_Init+0x60>)
 8001c3a:	f005 f875 	bl	8006d28 <HAL_TIMEx_MasterConfigSynchronization>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d001      	beq.n	8001c48 <MX_TIM6_Init+0x58>
  {
    Error_Handler();
 8001c44:	f000 f941 	bl	8001eca <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001c48:	bf00      	nop
 8001c4a:	3708      	adds	r7, #8
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bd80      	pop	{r7, pc}
 8001c50:	200003d8 	.word	0x200003d8
 8001c54:	40001000 	.word	0x40001000

08001c58 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b082      	sub	sp, #8
 8001c5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c5e:	463b      	mov	r3, r7
 8001c60:	2200      	movs	r2, #0
 8001c62:	601a      	str	r2, [r3, #0]
 8001c64:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001c66:	4b14      	ldr	r3, [pc, #80]	; (8001cb8 <MX_TIM7_Init+0x60>)
 8001c68:	4a14      	ldr	r2, [pc, #80]	; (8001cbc <MX_TIM7_Init+0x64>)
 8001c6a:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 72;
 8001c6c:	4b12      	ldr	r3, [pc, #72]	; (8001cb8 <MX_TIM7_Init+0x60>)
 8001c6e:	2248      	movs	r2, #72	; 0x48
 8001c70:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c72:	4b11      	ldr	r3, [pc, #68]	; (8001cb8 <MX_TIM7_Init+0x60>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 40;
 8001c78:	4b0f      	ldr	r3, [pc, #60]	; (8001cb8 <MX_TIM7_Init+0x60>)
 8001c7a:	2228      	movs	r2, #40	; 0x28
 8001c7c:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c7e:	4b0e      	ldr	r3, [pc, #56]	; (8001cb8 <MX_TIM7_Init+0x60>)
 8001c80:	2200      	movs	r2, #0
 8001c82:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001c84:	480c      	ldr	r0, [pc, #48]	; (8001cb8 <MX_TIM7_Init+0x60>)
 8001c86:	f004 fc6d 	bl	8006564 <HAL_TIM_Base_Init>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d001      	beq.n	8001c94 <MX_TIM7_Init+0x3c>
  {
    Error_Handler();
 8001c90:	f000 f91b 	bl	8001eca <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c94:	2300      	movs	r3, #0
 8001c96:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001c9c:	463b      	mov	r3, r7
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	4805      	ldr	r0, [pc, #20]	; (8001cb8 <MX_TIM7_Init+0x60>)
 8001ca2:	f005 f841 	bl	8006d28 <HAL_TIMEx_MasterConfigSynchronization>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d001      	beq.n	8001cb0 <MX_TIM7_Init+0x58>
  {
    Error_Handler();
 8001cac:	f000 f90d 	bl	8001eca <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001cb0:	bf00      	nop
 8001cb2:	3708      	adds	r7, #8
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}
 8001cb8:	20000420 	.word	0x20000420
 8001cbc:	40001400 	.word	0x40001400

08001cc0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001cc4:	4b11      	ldr	r3, [pc, #68]	; (8001d0c <MX_USART1_UART_Init+0x4c>)
 8001cc6:	4a12      	ldr	r2, [pc, #72]	; (8001d10 <MX_USART1_UART_Init+0x50>)
 8001cc8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001cca:	4b10      	ldr	r3, [pc, #64]	; (8001d0c <MX_USART1_UART_Init+0x4c>)
 8001ccc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001cd0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001cd2:	4b0e      	ldr	r3, [pc, #56]	; (8001d0c <MX_USART1_UART_Init+0x4c>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001cd8:	4b0c      	ldr	r3, [pc, #48]	; (8001d0c <MX_USART1_UART_Init+0x4c>)
 8001cda:	2200      	movs	r2, #0
 8001cdc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001cde:	4b0b      	ldr	r3, [pc, #44]	; (8001d0c <MX_USART1_UART_Init+0x4c>)
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001ce4:	4b09      	ldr	r3, [pc, #36]	; (8001d0c <MX_USART1_UART_Init+0x4c>)
 8001ce6:	220c      	movs	r2, #12
 8001ce8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cea:	4b08      	ldr	r3, [pc, #32]	; (8001d0c <MX_USART1_UART_Init+0x4c>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001cf0:	4b06      	ldr	r3, [pc, #24]	; (8001d0c <MX_USART1_UART_Init+0x4c>)
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001cf6:	4805      	ldr	r0, [pc, #20]	; (8001d0c <MX_USART1_UART_Init+0x4c>)
 8001cf8:	f005 f894 	bl	8006e24 <HAL_UART_Init>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d001      	beq.n	8001d06 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001d02:	f000 f8e2 	bl	8001eca <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001d06:	bf00      	nop
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	20000468 	.word	0x20000468
 8001d10:	40013800 	.word	0x40013800

08001d14 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b082      	sub	sp, #8
 8001d18:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001d1a:	4b0c      	ldr	r3, [pc, #48]	; (8001d4c <MX_DMA_Init+0x38>)
 8001d1c:	695b      	ldr	r3, [r3, #20]
 8001d1e:	4a0b      	ldr	r2, [pc, #44]	; (8001d4c <MX_DMA_Init+0x38>)
 8001d20:	f043 0302 	orr.w	r3, r3, #2
 8001d24:	6153      	str	r3, [r2, #20]
 8001d26:	4b09      	ldr	r3, [pc, #36]	; (8001d4c <MX_DMA_Init+0x38>)
 8001d28:	695b      	ldr	r3, [r3, #20]
 8001d2a:	f003 0302 	and.w	r3, r3, #2
 8001d2e:	607b      	str	r3, [r7, #4]
 8001d30:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel4_5_IRQn, 5, 0);
 8001d32:	2200      	movs	r2, #0
 8001d34:	2105      	movs	r1, #5
 8001d36:	203b      	movs	r0, #59	; 0x3b
 8001d38:	f000 ffcd 	bl	8002cd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel4_5_IRQn);
 8001d3c:	203b      	movs	r0, #59	; 0x3b
 8001d3e:	f000 ffe6 	bl	8002d0e <HAL_NVIC_EnableIRQ>

}
 8001d42:	bf00      	nop
 8001d44:	3708      	adds	r7, #8
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	40021000 	.word	0x40021000

08001d50 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b088      	sub	sp, #32
 8001d54:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d56:	f107 0310 	add.w	r3, r7, #16
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	601a      	str	r2, [r3, #0]
 8001d5e:	605a      	str	r2, [r3, #4]
 8001d60:	609a      	str	r2, [r3, #8]
 8001d62:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d64:	4b4c      	ldr	r3, [pc, #304]	; (8001e98 <MX_GPIO_Init+0x148>)
 8001d66:	699b      	ldr	r3, [r3, #24]
 8001d68:	4a4b      	ldr	r2, [pc, #300]	; (8001e98 <MX_GPIO_Init+0x148>)
 8001d6a:	f043 0310 	orr.w	r3, r3, #16
 8001d6e:	6193      	str	r3, [r2, #24]
 8001d70:	4b49      	ldr	r3, [pc, #292]	; (8001e98 <MX_GPIO_Init+0x148>)
 8001d72:	699b      	ldr	r3, [r3, #24]
 8001d74:	f003 0310 	and.w	r3, r3, #16
 8001d78:	60fb      	str	r3, [r7, #12]
 8001d7a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d7c:	4b46      	ldr	r3, [pc, #280]	; (8001e98 <MX_GPIO_Init+0x148>)
 8001d7e:	699b      	ldr	r3, [r3, #24]
 8001d80:	4a45      	ldr	r2, [pc, #276]	; (8001e98 <MX_GPIO_Init+0x148>)
 8001d82:	f043 0320 	orr.w	r3, r3, #32
 8001d86:	6193      	str	r3, [r2, #24]
 8001d88:	4b43      	ldr	r3, [pc, #268]	; (8001e98 <MX_GPIO_Init+0x148>)
 8001d8a:	699b      	ldr	r3, [r3, #24]
 8001d8c:	f003 0320 	and.w	r3, r3, #32
 8001d90:	60bb      	str	r3, [r7, #8]
 8001d92:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d94:	4b40      	ldr	r3, [pc, #256]	; (8001e98 <MX_GPIO_Init+0x148>)
 8001d96:	699b      	ldr	r3, [r3, #24]
 8001d98:	4a3f      	ldr	r2, [pc, #252]	; (8001e98 <MX_GPIO_Init+0x148>)
 8001d9a:	f043 0304 	orr.w	r3, r3, #4
 8001d9e:	6193      	str	r3, [r2, #24]
 8001da0:	4b3d      	ldr	r3, [pc, #244]	; (8001e98 <MX_GPIO_Init+0x148>)
 8001da2:	699b      	ldr	r3, [r3, #24]
 8001da4:	f003 0304 	and.w	r3, r3, #4
 8001da8:	607b      	str	r3, [r7, #4]
 8001daa:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dac:	4b3a      	ldr	r3, [pc, #232]	; (8001e98 <MX_GPIO_Init+0x148>)
 8001dae:	699b      	ldr	r3, [r3, #24]
 8001db0:	4a39      	ldr	r2, [pc, #228]	; (8001e98 <MX_GPIO_Init+0x148>)
 8001db2:	f043 0308 	orr.w	r3, r3, #8
 8001db6:	6193      	str	r3, [r2, #24]
 8001db8:	4b37      	ldr	r3, [pc, #220]	; (8001e98 <MX_GPIO_Init+0x148>)
 8001dba:	699b      	ldr	r3, [r3, #24]
 8001dbc:	f003 0308 	and.w	r3, r3, #8
 8001dc0:	603b      	str	r3, [r7, #0]
 8001dc2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Fire_alarm_Pin|local_Pin|remote_Pin|IND_E_Pin
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	f641 71fe 	movw	r1, #8190	; 0x1ffe
 8001dca:	4834      	ldr	r0, [pc, #208]	; (8001e9c <MX_GPIO_Init+0x14c>)
 8001dcc:	f001 fda1 	bl	8003912 <HAL_GPIO_WritePin>
                          |Ind_R_nW_Pin|POW_OUT1_Pin|POW_OUT2_Pin|Relay_Work_Pin
                          |Relay_Crash_Pin|LedR_FBO_accident_Pin|LedY_Local_Control_Pin|LedG_FBO_ON_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_0_Pin|LCD_1_Pin|LCD_2_Pin|LampNPL_Pin
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	f241 01ff 	movw	r1, #4351	; 0x10ff
 8001dd6:	4832      	ldr	r0, [pc, #200]	; (8001ea0 <MX_GPIO_Init+0x150>)
 8001dd8:	f001 fd9b 	bl	8003912 <HAL_GPIO_WritePin>
                          |LCD_3_Pin|LCD_4_Pin|LCD_5_Pin|LCD_6_Pin
                          |LCD_7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EN485_GPIO_Port, EN485_Pin, GPIO_PIN_RESET);
 8001ddc:	2200      	movs	r2, #0
 8001dde:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001de2:	4830      	ldr	r0, [pc, #192]	; (8001ea4 <MX_GPIO_Init+0x154>)
 8001de4:	f001 fd95 	bl	8003912 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : nDOOR_sens_Pin nRemote_activatio_Pin */
  GPIO_InitStruct.Pin = nDOOR_sens_Pin|nRemote_activatio_Pin;
 8001de8:	f242 0301 	movw	r3, #8193	; 0x2001
 8001dec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dee:	2300      	movs	r3, #0
 8001df0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df2:	2300      	movs	r3, #0
 8001df4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001df6:	f107 0310 	add.w	r3, r7, #16
 8001dfa:	4619      	mov	r1, r3
 8001dfc:	4827      	ldr	r0, [pc, #156]	; (8001e9c <MX_GPIO_Init+0x14c>)
 8001dfe:	f001 fbdd 	bl	80035bc <HAL_GPIO_Init>

  /*Configure GPIO pins : Fire_alarm_Pin local_Pin remote_Pin IND_E_Pin
                           Ind_R_nW_Pin POW_OUT1_Pin POW_OUT2_Pin Relay_Work_Pin
                           Relay_Crash_Pin LedR_FBO_accident_Pin LedY_Local_Control_Pin LedG_FBO_ON_Pin */
  GPIO_InitStruct.Pin = Fire_alarm_Pin|local_Pin|remote_Pin|IND_E_Pin
 8001e02:	f641 73fe 	movw	r3, #8190	; 0x1ffe
 8001e06:	613b      	str	r3, [r7, #16]
                          |Ind_R_nW_Pin|POW_OUT1_Pin|POW_OUT2_Pin|Relay_Work_Pin
                          |Relay_Crash_Pin|LedR_FBO_accident_Pin|LedY_Local_Control_Pin|LedG_FBO_ON_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e08:	2301      	movs	r3, #1
 8001e0a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e10:	2302      	movs	r3, #2
 8001e12:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e14:	f107 0310 	add.w	r3, r7, #16
 8001e18:	4619      	mov	r1, r3
 8001e1a:	4820      	ldr	r0, [pc, #128]	; (8001e9c <MX_GPIO_Init+0x14c>)
 8001e1c:	f001 fbce 	bl	80035bc <HAL_GPIO_Init>

  /*Configure GPIO pins : KL1_Pin KL2_Pin KL3_Pin KL4_Pin */
  GPIO_InitStruct.Pin = KL1_Pin|KL2_Pin|KL3_Pin|KL4_Pin;
 8001e20:	23f0      	movs	r3, #240	; 0xf0
 8001e22:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e24:	2300      	movs	r3, #0
 8001e26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e2c:	f107 0310 	add.w	r3, r7, #16
 8001e30:	4619      	mov	r1, r3
 8001e32:	481c      	ldr	r0, [pc, #112]	; (8001ea4 <MX_GPIO_Init+0x154>)
 8001e34:	f001 fbc2 	bl	80035bc <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_0_Pin LCD_1_Pin LCD_2_Pin LampNPL_Pin
                           LCD_3_Pin LCD_4_Pin LCD_5_Pin LCD_6_Pin
                           LCD_7_Pin */
  GPIO_InitStruct.Pin = LCD_0_Pin|LCD_1_Pin|LCD_2_Pin|LampNPL_Pin
 8001e38:	f241 03ff 	movw	r3, #4351	; 0x10ff
 8001e3c:	613b      	str	r3, [r7, #16]
                          |LCD_3_Pin|LCD_4_Pin|LCD_5_Pin|LCD_6_Pin
                          |LCD_7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e3e:	2301      	movs	r3, #1
 8001e40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e42:	2300      	movs	r3, #0
 8001e44:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e46:	2302      	movs	r3, #2
 8001e48:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e4a:	f107 0310 	add.w	r3, r7, #16
 8001e4e:	4619      	mov	r1, r3
 8001e50:	4813      	ldr	r0, [pc, #76]	; (8001ea0 <MX_GPIO_Init+0x150>)
 8001e52:	f001 fbb3 	bl	80035bc <HAL_GPIO_Init>

  /*Configure GPIO pins : Ind_RS_Pin Ind_LED_Pin */
  GPIO_InitStruct.Pin = Ind_RS_Pin|Ind_LED_Pin;
 8001e56:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001e5a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e60:	2300      	movs	r3, #0
 8001e62:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e64:	f107 0310 	add.w	r3, r7, #16
 8001e68:	4619      	mov	r1, r3
 8001e6a:	480d      	ldr	r0, [pc, #52]	; (8001ea0 <MX_GPIO_Init+0x150>)
 8001e6c:	f001 fba6 	bl	80035bc <HAL_GPIO_Init>

  /*Configure GPIO pin : EN485_Pin */
  GPIO_InitStruct.Pin = EN485_Pin;
 8001e70:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e74:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e76:	2301      	movs	r3, #1
 8001e78:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e7e:	2302      	movs	r3, #2
 8001e80:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(EN485_GPIO_Port, &GPIO_InitStruct);
 8001e82:	f107 0310 	add.w	r3, r7, #16
 8001e86:	4619      	mov	r1, r3
 8001e88:	4806      	ldr	r0, [pc, #24]	; (8001ea4 <MX_GPIO_Init+0x154>)
 8001e8a:	f001 fb97 	bl	80035bc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001e8e:	bf00      	nop
 8001e90:	3720      	adds	r7, #32
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	40021000 	.word	0x40021000
 8001e9c:	40011000 	.word	0x40011000
 8001ea0:	40010c00 	.word	0x40010c00
 8001ea4:	40010800 	.word	0x40010800

08001ea8 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b083      	sub	sp, #12
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
 if (htim->Instance == TIM7)
 {
	// vTimeExpire();
 }
}
 8001eb0:	bf00      	nop
 8001eb2:	370c      	adds	r7, #12
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	bc80      	pop	{r7}
 8001eb8:	4770      	bx	lr

08001eba <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001eba:	b580      	push	{r7, lr}
 8001ebc:	b082      	sub	sp, #8
 8001ebe:	af00      	add	r7, sp, #0
 8001ec0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001ec2:	2001      	movs	r0, #1
 8001ec4:	f006 fe5c 	bl	8008b80 <osDelay>
 8001ec8:	e7fb      	b.n	8001ec2 <StartDefaultTask+0x8>

08001eca <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001eca:	b480      	push	{r7}
 8001ecc:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ece:	b672      	cpsid	i
}
 8001ed0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ed2:	e7fe      	b.n	8001ed2 <Error_Handler+0x8>

08001ed4 <usGetRegInput>:
#include "mb.h"

uint16_t input_regs[REG_COUNT];
uint16_t system_regs[REG_COUNT ];
uint16_t usGetRegInput( REGS_t reg_addr)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b085      	sub	sp, #20
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	4603      	mov	r3, r0
 8001edc:	71fb      	strb	r3, [r7, #7]
	uint16_t usRes;
    usRes = input_regs[reg_addr];
 8001ede:	79fb      	ldrb	r3, [r7, #7]
 8001ee0:	4a04      	ldr	r2, [pc, #16]	; (8001ef4 <usGetRegInput+0x20>)
 8001ee2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001ee6:	81fb      	strh	r3, [r7, #14]
	return  (usRes);
 8001ee8:	89fb      	ldrh	r3, [r7, #14]
}
 8001eea:	4618      	mov	r0, r3
 8001eec:	3714      	adds	r7, #20
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bc80      	pop	{r7}
 8001ef2:	4770      	bx	lr
 8001ef4:	20001570 	.word	0x20001570

08001ef8 <vUPDATECoils>:
void vUPDATECoils( uint8_t rw)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	b083      	sub	sp, #12
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	4603      	mov	r3, r0
 8001f00:	71fb      	strb	r3, [r7, #7]

}
 8001f02:	bf00      	nop
 8001f04:	370c      	adds	r7, #12
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bc80      	pop	{r7}
 8001f0a:	4770      	bx	lr

08001f0c <vSetReg>:
void vSetReg(REGS_t reg_addr, uint16_t data)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b083      	sub	sp, #12
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	4603      	mov	r3, r0
 8001f14:	460a      	mov	r2, r1
 8001f16:	71fb      	strb	r3, [r7, #7]
 8001f18:	4613      	mov	r3, r2
 8001f1a:	80bb      	strh	r3, [r7, #4]
			  if (reg_addr == MODE)
 8001f1c:	79fb      	ldrb	r3, [r7, #7]
 8001f1e:	2b00      	cmp	r3, #0
				  if (system_regs[reg_addr] != data)
				  {
					//  mode_restart = 1;
				  }
			  }
			  system_regs[reg_addr] = data;
 8001f20:	79fb      	ldrb	r3, [r7, #7]
 8001f22:	4904      	ldr	r1, [pc, #16]	; (8001f34 <vSetReg+0x28>)
 8001f24:	88ba      	ldrh	r2, [r7, #4]
 8001f26:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 8001f2a:	bf00      	nop
 8001f2c:	370c      	adds	r7, #12
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bc80      	pop	{r7}
 8001f32:	4770      	bx	lr
 8001f34:	20001584 	.word	0x20001584

08001f38 <usGetReg>:

uint16_t usGetReg( REGS_t reg_addr)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b085      	sub	sp, #20
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	4603      	mov	r3, r0
 8001f40:	71fb      	strb	r3, [r7, #7]

     if (reg_addr == MODE)
	 {
			//connection = 1;
		}
		usRes = system_regs[reg_addr];
 8001f42:	79fb      	ldrb	r3, [r7, #7]
 8001f44:	4a04      	ldr	r2, [pc, #16]	; (8001f58 <usGetReg+0x20>)
 8001f46:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001f4a:	81fb      	strh	r3, [r7, #14]

	return  (usRes);
 8001f4c:	89fb      	ldrh	r3, [r7, #14]
}
 8001f4e:	4618      	mov	r0, r3
 8001f50:	3714      	adds	r7, #20
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bc80      	pop	{r7}
 8001f56:	4770      	bx	lr
 8001f58:	20001584 	.word	0x20001584

08001f5c <StartMb>:


void StartMb(void *argument)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b086      	sub	sp, #24
 8001f60:	af02      	add	r7, sp, #8
 8001f62:	6078      	str	r0, [r7, #4]


	 uint16_t addres = 0;
 8001f64:	2300      	movs	r3, #0
 8001f66:	81fb      	strh	r3, [r7, #14]
	// addres = (uiGetDinMask() & DEVICE_ADDR_MASK)>>DEVICE_ADDR_OFFSET;
	 eMBInit(MB_RTU,addres,0,19200,MB_PAR_ODD );
 8001f68:	89fb      	ldrh	r3, [r7, #14]
 8001f6a:	b2d9      	uxtb	r1, r3
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	9300      	str	r3, [sp, #0]
 8001f70:	f44f 4396 	mov.w	r3, #19200	; 0x4b00
 8001f74:	2200      	movs	r2, #0
 8001f76:	2000      	movs	r0, #0
 8001f78:	f005 f998 	bl	80072ac <eMBInit>
	 eMBEnable(  );
 8001f7c:	f005 fa14 	bl	80073a8 <eMBEnable>
     while (1)
     {
		 eMBPoll();
 8001f80:	f005 fa2e 	bl	80073e0 <eMBPoll>

		 vTaskDelay(10);
 8001f84:	200a      	movs	r0, #10
 8001f86:	f008 f817 	bl	8009fb8 <vTaskDelay>
		 eMBPoll();
 8001f8a:	e7f9      	b.n	8001f80 <StartMb+0x24>

08001f8c <vInitRegister>:
#include "datastorage.h"

static uint32_t REGISTER[REGISTER_COUNT];

void vInitRegister()
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b082      	sub	sp, #8
 8001f90:	af00      	add	r7, sp, #0
	REGISTE_DATA_TYPE_t data_type;
	//Во первых инициализируем блок данных
	 uint8_t record_format[2]={RECORD_TIME_STAMP,RECORD_BYTE};
 8001f92:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001f96:	80bb      	strh	r3, [r7, #4]
	 eCreateDataStorage(FLASH_REGISTER_COUNT,record_format,2);
 8001f98:	1d3b      	adds	r3, r7, #4
 8001f9a:	2202      	movs	r2, #2
 8001f9c:	4619      	mov	r1, r3
 8001f9e:	202c      	movs	r0, #44	; 0x2c
 8001fa0:	f7fe ff7e 	bl	8000ea0 <eCreateDataStorage>
	 for (uint8_t i= 0; i< FLASH_REGISTER_COUNT;i++ )
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	71fb      	strb	r3, [r7, #7]
 8001fa8:	e020      	b.n	8001fec <vInitRegister+0x60>
	 {
		data_type = eEEPROMReadRegister(FIRST_EEPROM_REG_ADDR + i, &REGISTER[FIRST_REGISTER_ADDR + i]);
 8001faa:	79fb      	ldrb	r3, [r7, #7]
 8001fac:	b29a      	uxth	r2, r3
 8001fae:	79fb      	ldrb	r3, [r7, #7]
 8001fb0:	009b      	lsls	r3, r3, #2
 8001fb2:	4912      	ldr	r1, [pc, #72]	; (8001ffc <vInitRegister+0x70>)
 8001fb4:	440b      	add	r3, r1
 8001fb6:	4619      	mov	r1, r3
 8001fb8:	4610      	mov	r0, r2
 8001fba:	f7ff f8b9 	bl	8001130 <eEEPROMReadRegister>
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	71bb      	strb	r3, [r7, #6]
		if (data_type!= INTEGER_DATA)
 8001fc2:	79bb      	ldrb	r3, [r7, #6]
 8001fc4:	2b40      	cmp	r3, #64	; 0x40
 8001fc6:	d00e      	beq.n	8001fe6 <vInitRegister+0x5a>
		{
			 REGISTER[FIRST_REGISTER_ADDR + i] = 0;
 8001fc8:	79fb      	ldrb	r3, [r7, #7]
 8001fca:	4a0c      	ldr	r2, [pc, #48]	; (8001ffc <vInitRegister+0x70>)
 8001fcc:	2100      	movs	r1, #0
 8001fce:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			 eEEPROMRegTypeWrite(FIRST_EEPROM_REG_ADDR + i,&REGISTER[FIRST_REGISTER_ADDR + i], INTEGER_DATA);
 8001fd2:	79fb      	ldrb	r3, [r7, #7]
 8001fd4:	b298      	uxth	r0, r3
 8001fd6:	79fb      	ldrb	r3, [r7, #7]
 8001fd8:	009b      	lsls	r3, r3, #2
 8001fda:	4a08      	ldr	r2, [pc, #32]	; (8001ffc <vInitRegister+0x70>)
 8001fdc:	4413      	add	r3, r2
 8001fde:	2240      	movs	r2, #64	; 0x40
 8001fe0:	4619      	mov	r1, r3
 8001fe2:	f7ff f84f 	bl	8001084 <eEEPROMRegTypeWrite>
	 for (uint8_t i= 0; i< FLASH_REGISTER_COUNT;i++ )
 8001fe6:	79fb      	ldrb	r3, [r7, #7]
 8001fe8:	3301      	adds	r3, #1
 8001fea:	71fb      	strb	r3, [r7, #7]
 8001fec:	79fb      	ldrb	r3, [r7, #7]
 8001fee:	2b2b      	cmp	r3, #43	; 0x2b
 8001ff0:	d9db      	bls.n	8001faa <vInitRegister+0x1e>
		}
	 }
}
 8001ff2:	bf00      	nop
 8001ff4:	bf00      	nop
 8001ff6:	3708      	adds	r7, #8
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bd80      	pop	{r7, pc}
 8001ffc:	20001598 	.word	0x20001598

08002000 <vSetRegister>:

void vSetRegister(uint8_t addres, uint32_t data)
{
 8002000:	b480      	push	{r7}
 8002002:	b083      	sub	sp, #12
 8002004:	af00      	add	r7, sp, #0
 8002006:	4603      	mov	r3, r0
 8002008:	6039      	str	r1, [r7, #0]
 800200a:	71fb      	strb	r3, [r7, #7]
	if ( addres < REGISTER_COUNT )
 800200c:	79fb      	ldrb	r3, [r7, #7]
 800200e:	2b30      	cmp	r3, #48	; 0x30
 8002010:	d804      	bhi.n	800201c <vSetRegister+0x1c>
	{
		REGISTER[addres] = data;
 8002012:	79fb      	ldrb	r3, [r7, #7]
 8002014:	4904      	ldr	r1, [pc, #16]	; (8002028 <vSetRegister+0x28>)
 8002016:	683a      	ldr	r2, [r7, #0]
 8002018:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	}
}
 800201c:	bf00      	nop
 800201e:	370c      	adds	r7, #12
 8002020:	46bd      	mov	sp, r7
 8002022:	bc80      	pop	{r7}
 8002024:	4770      	bx	lr
 8002026:	bf00      	nop
 8002028:	20001598 	.word	0x20001598

0800202c <vSetRegisterBit>:
void vSetRegisterBit(uint8_t addres, uint8_t bits, uint8_t data)
{
 800202c:	b480      	push	{r7}
 800202e:	b083      	sub	sp, #12
 8002030:	af00      	add	r7, sp, #0
 8002032:	4603      	mov	r3, r0
 8002034:	71fb      	strb	r3, [r7, #7]
 8002036:	460b      	mov	r3, r1
 8002038:	71bb      	strb	r3, [r7, #6]
 800203a:	4613      	mov	r3, r2
 800203c:	717b      	strb	r3, [r7, #5]
	if ( addres < REGISTER_COUNT )
 800203e:	79fb      	ldrb	r3, [r7, #7]
 8002040:	2b30      	cmp	r3, #48	; 0x30
 8002042:	d820      	bhi.n	8002086 <vSetRegisterBit+0x5a>
	{
		if (data != 0)
 8002044:	797b      	ldrb	r3, [r7, #5]
 8002046:	2b00      	cmp	r3, #0
 8002048:	d00e      	beq.n	8002068 <vSetRegisterBit+0x3c>
			REGISTER[addres] |= 0x1 << bits;
 800204a:	79fb      	ldrb	r3, [r7, #7]
 800204c:	4a10      	ldr	r2, [pc, #64]	; (8002090 <vSetRegisterBit+0x64>)
 800204e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002052:	79bb      	ldrb	r3, [r7, #6]
 8002054:	2101      	movs	r1, #1
 8002056:	fa01 f303 	lsl.w	r3, r1, r3
 800205a:	4619      	mov	r1, r3
 800205c:	79fb      	ldrb	r3, [r7, #7]
 800205e:	430a      	orrs	r2, r1
 8002060:	490b      	ldr	r1, [pc, #44]	; (8002090 <vSetRegisterBit+0x64>)
 8002062:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		else
			REGISTER[addres] &= ~(0x1 << bits);
	}
}
 8002066:	e00e      	b.n	8002086 <vSetRegisterBit+0x5a>
			REGISTER[addres] &= ~(0x1 << bits);
 8002068:	79fb      	ldrb	r3, [r7, #7]
 800206a:	4a09      	ldr	r2, [pc, #36]	; (8002090 <vSetRegisterBit+0x64>)
 800206c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002070:	79bb      	ldrb	r3, [r7, #6]
 8002072:	2101      	movs	r1, #1
 8002074:	fa01 f303 	lsl.w	r3, r1, r3
 8002078:	43db      	mvns	r3, r3
 800207a:	4619      	mov	r1, r3
 800207c:	79fb      	ldrb	r3, [r7, #7]
 800207e:	400a      	ands	r2, r1
 8002080:	4903      	ldr	r1, [pc, #12]	; (8002090 <vSetRegisterBit+0x64>)
 8002082:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002086:	bf00      	nop
 8002088:	370c      	adds	r7, #12
 800208a:	46bd      	mov	sp, r7
 800208c:	bc80      	pop	{r7}
 800208e:	4770      	bx	lr
 8002090:	20001598 	.word	0x20001598

08002094 <uGetRegister>:

uint32_t uGetRegister(uint8_t addres)
{
 8002094:	b480      	push	{r7}
 8002096:	b083      	sub	sp, #12
 8002098:	af00      	add	r7, sp, #0
 800209a:	4603      	mov	r3, r0
 800209c:	71fb      	strb	r3, [r7, #7]
	return  (( addres < REGISTER_COUNT ) ? REGISTER[addres] : 0);
 800209e:	79fb      	ldrb	r3, [r7, #7]
 80020a0:	2b30      	cmp	r3, #48	; 0x30
 80020a2:	d804      	bhi.n	80020ae <uGetRegister+0x1a>
 80020a4:	79fb      	ldrb	r3, [r7, #7]
 80020a6:	4a05      	ldr	r2, [pc, #20]	; (80020bc <uGetRegister+0x28>)
 80020a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020ac:	e000      	b.n	80020b0 <uGetRegister+0x1c>
 80020ae:	2300      	movs	r3, #0

}
 80020b0:	4618      	mov	r0, r3
 80020b2:	370c      	adds	r7, #12
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bc80      	pop	{r7}
 80020b8:	4770      	bx	lr
 80020ba:	bf00      	nop
 80020bc:	20001598 	.word	0x20001598

080020c0 <vIncRegister>:
void vDecRegister(uint8_t addres, uint32_t step)
{

}
void vIncRegister(uint8_t addres, uint32_t step)
{
 80020c0:	b480      	push	{r7}
 80020c2:	b083      	sub	sp, #12
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	4603      	mov	r3, r0
 80020c8:	6039      	str	r1, [r7, #0]
 80020ca:	71fb      	strb	r3, [r7, #7]

}
 80020cc:	bf00      	nop
 80020ce:	370c      	adds	r7, #12
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bc80      	pop	{r7}
 80020d4:	4770      	bx	lr
	...

080020d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b084      	sub	sp, #16
 80020dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80020de:	4b18      	ldr	r3, [pc, #96]	; (8002140 <HAL_MspInit+0x68>)
 80020e0:	699b      	ldr	r3, [r3, #24]
 80020e2:	4a17      	ldr	r2, [pc, #92]	; (8002140 <HAL_MspInit+0x68>)
 80020e4:	f043 0301 	orr.w	r3, r3, #1
 80020e8:	6193      	str	r3, [r2, #24]
 80020ea:	4b15      	ldr	r3, [pc, #84]	; (8002140 <HAL_MspInit+0x68>)
 80020ec:	699b      	ldr	r3, [r3, #24]
 80020ee:	f003 0301 	and.w	r3, r3, #1
 80020f2:	60bb      	str	r3, [r7, #8]
 80020f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020f6:	4b12      	ldr	r3, [pc, #72]	; (8002140 <HAL_MspInit+0x68>)
 80020f8:	69db      	ldr	r3, [r3, #28]
 80020fa:	4a11      	ldr	r2, [pc, #68]	; (8002140 <HAL_MspInit+0x68>)
 80020fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002100:	61d3      	str	r3, [r2, #28]
 8002102:	4b0f      	ldr	r3, [pc, #60]	; (8002140 <HAL_MspInit+0x68>)
 8002104:	69db      	ldr	r3, [r3, #28]
 8002106:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800210a:	607b      	str	r3, [r7, #4]
 800210c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800210e:	2200      	movs	r2, #0
 8002110:	210f      	movs	r1, #15
 8002112:	f06f 0001 	mvn.w	r0, #1
 8002116:	f000 fdde 	bl	8002cd6 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800211a:	4b0a      	ldr	r3, [pc, #40]	; (8002144 <HAL_MspInit+0x6c>)
 800211c:	685b      	ldr	r3, [r3, #4]
 800211e:	60fb      	str	r3, [r7, #12]
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002126:	60fb      	str	r3, [r7, #12]
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800212e:	60fb      	str	r3, [r7, #12]
 8002130:	4a04      	ldr	r2, [pc, #16]	; (8002144 <HAL_MspInit+0x6c>)
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002136:	bf00      	nop
 8002138:	3710      	adds	r7, #16
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}
 800213e:	bf00      	nop
 8002140:	40021000 	.word	0x40021000
 8002144:	40010000 	.word	0x40010000

08002148 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b08a      	sub	sp, #40	; 0x28
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002150:	f107 0318 	add.w	r3, r7, #24
 8002154:	2200      	movs	r2, #0
 8002156:	601a      	str	r2, [r3, #0]
 8002158:	605a      	str	r2, [r3, #4]
 800215a:	609a      	str	r2, [r3, #8]
 800215c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4a3c      	ldr	r2, [pc, #240]	; (8002254 <HAL_ADC_MspInit+0x10c>)
 8002164:	4293      	cmp	r3, r2
 8002166:	d122      	bne.n	80021ae <HAL_ADC_MspInit+0x66>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002168:	4b3b      	ldr	r3, [pc, #236]	; (8002258 <HAL_ADC_MspInit+0x110>)
 800216a:	699b      	ldr	r3, [r3, #24]
 800216c:	4a3a      	ldr	r2, [pc, #232]	; (8002258 <HAL_ADC_MspInit+0x110>)
 800216e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002172:	6193      	str	r3, [r2, #24]
 8002174:	4b38      	ldr	r3, [pc, #224]	; (8002258 <HAL_ADC_MspInit+0x110>)
 8002176:	699b      	ldr	r3, [r3, #24]
 8002178:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800217c:	617b      	str	r3, [r7, #20]
 800217e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002180:	4b35      	ldr	r3, [pc, #212]	; (8002258 <HAL_ADC_MspInit+0x110>)
 8002182:	699b      	ldr	r3, [r3, #24]
 8002184:	4a34      	ldr	r2, [pc, #208]	; (8002258 <HAL_ADC_MspInit+0x110>)
 8002186:	f043 0304 	orr.w	r3, r3, #4
 800218a:	6193      	str	r3, [r2, #24]
 800218c:	4b32      	ldr	r3, [pc, #200]	; (8002258 <HAL_ADC_MspInit+0x110>)
 800218e:	699b      	ldr	r3, [r3, #24]
 8002190:	f003 0304 	and.w	r3, r3, #4
 8002194:	613b      	str	r3, [r7, #16]
 8002196:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8002198:	2307      	movs	r3, #7
 800219a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800219c:	2303      	movs	r3, #3
 800219e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021a0:	f107 0318 	add.w	r3, r7, #24
 80021a4:	4619      	mov	r1, r3
 80021a6:	482d      	ldr	r0, [pc, #180]	; (800225c <HAL_ADC_MspInit+0x114>)
 80021a8:	f001 fa08 	bl	80035bc <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 80021ac:	e04e      	b.n	800224c <HAL_ADC_MspInit+0x104>
  else if(hadc->Instance==ADC3)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	4a2b      	ldr	r2, [pc, #172]	; (8002260 <HAL_ADC_MspInit+0x118>)
 80021b4:	4293      	cmp	r3, r2
 80021b6:	d149      	bne.n	800224c <HAL_ADC_MspInit+0x104>
    __HAL_RCC_ADC3_CLK_ENABLE();
 80021b8:	4b27      	ldr	r3, [pc, #156]	; (8002258 <HAL_ADC_MspInit+0x110>)
 80021ba:	699b      	ldr	r3, [r3, #24]
 80021bc:	4a26      	ldr	r2, [pc, #152]	; (8002258 <HAL_ADC_MspInit+0x110>)
 80021be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80021c2:	6193      	str	r3, [r2, #24]
 80021c4:	4b24      	ldr	r3, [pc, #144]	; (8002258 <HAL_ADC_MspInit+0x110>)
 80021c6:	699b      	ldr	r3, [r3, #24]
 80021c8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80021cc:	60fb      	str	r3, [r7, #12]
 80021ce:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021d0:	4b21      	ldr	r3, [pc, #132]	; (8002258 <HAL_ADC_MspInit+0x110>)
 80021d2:	699b      	ldr	r3, [r3, #24]
 80021d4:	4a20      	ldr	r2, [pc, #128]	; (8002258 <HAL_ADC_MspInit+0x110>)
 80021d6:	f043 0304 	orr.w	r3, r3, #4
 80021da:	6193      	str	r3, [r2, #24]
 80021dc:	4b1e      	ldr	r3, [pc, #120]	; (8002258 <HAL_ADC_MspInit+0x110>)
 80021de:	699b      	ldr	r3, [r3, #24]
 80021e0:	f003 0304 	and.w	r3, r3, #4
 80021e4:	60bb      	str	r3, [r7, #8]
 80021e6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80021e8:	2308      	movs	r3, #8
 80021ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80021ec:	2303      	movs	r3, #3
 80021ee:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021f0:	f107 0318 	add.w	r3, r7, #24
 80021f4:	4619      	mov	r1, r3
 80021f6:	4819      	ldr	r0, [pc, #100]	; (800225c <HAL_ADC_MspInit+0x114>)
 80021f8:	f001 f9e0 	bl	80035bc <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA2_Channel5;
 80021fc:	4b19      	ldr	r3, [pc, #100]	; (8002264 <HAL_ADC_MspInit+0x11c>)
 80021fe:	4a1a      	ldr	r2, [pc, #104]	; (8002268 <HAL_ADC_MspInit+0x120>)
 8002200:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002202:	4b18      	ldr	r3, [pc, #96]	; (8002264 <HAL_ADC_MspInit+0x11c>)
 8002204:	2200      	movs	r2, #0
 8002206:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8002208:	4b16      	ldr	r3, [pc, #88]	; (8002264 <HAL_ADC_MspInit+0x11c>)
 800220a:	2200      	movs	r2, #0
 800220c:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 800220e:	4b15      	ldr	r3, [pc, #84]	; (8002264 <HAL_ADC_MspInit+0x11c>)
 8002210:	2280      	movs	r2, #128	; 0x80
 8002212:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002214:	4b13      	ldr	r3, [pc, #76]	; (8002264 <HAL_ADC_MspInit+0x11c>)
 8002216:	f44f 7280 	mov.w	r2, #256	; 0x100
 800221a:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800221c:	4b11      	ldr	r3, [pc, #68]	; (8002264 <HAL_ADC_MspInit+0x11c>)
 800221e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002222:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.Mode = DMA_NORMAL;
 8002224:	4b0f      	ldr	r3, [pc, #60]	; (8002264 <HAL_ADC_MspInit+0x11c>)
 8002226:	2200      	movs	r2, #0
 8002228:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 800222a:	4b0e      	ldr	r3, [pc, #56]	; (8002264 <HAL_ADC_MspInit+0x11c>)
 800222c:	2200      	movs	r2, #0
 800222e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8002230:	480c      	ldr	r0, [pc, #48]	; (8002264 <HAL_ADC_MspInit+0x11c>)
 8002232:	f000 fd7b 	bl	8002d2c <HAL_DMA_Init>
 8002236:	4603      	mov	r3, r0
 8002238:	2b00      	cmp	r3, #0
 800223a:	d001      	beq.n	8002240 <HAL_ADC_MspInit+0xf8>
      Error_Handler();
 800223c:	f7ff fe45 	bl	8001eca <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	4a08      	ldr	r2, [pc, #32]	; (8002264 <HAL_ADC_MspInit+0x11c>)
 8002244:	621a      	str	r2, [r3, #32]
 8002246:	4a07      	ldr	r2, [pc, #28]	; (8002264 <HAL_ADC_MspInit+0x11c>)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6253      	str	r3, [r2, #36]	; 0x24
}
 800224c:	bf00      	nop
 800224e:	3728      	adds	r7, #40	; 0x28
 8002250:	46bd      	mov	sp, r7
 8002252:	bd80      	pop	{r7, pc}
 8002254:	40012400 	.word	0x40012400
 8002258:	40021000 	.word	0x40021000
 800225c:	40010800 	.word	0x40010800
 8002260:	40013c00 	.word	0x40013c00
 8002264:	2000028c 	.word	0x2000028c
 8002268:	40020458 	.word	0x40020458

0800226c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b08a      	sub	sp, #40	; 0x28
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002274:	f107 0314 	add.w	r3, r7, #20
 8002278:	2200      	movs	r2, #0
 800227a:	601a      	str	r2, [r3, #0]
 800227c:	605a      	str	r2, [r3, #4]
 800227e:	609a      	str	r2, [r3, #8]
 8002280:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4a1d      	ldr	r2, [pc, #116]	; (80022fc <HAL_I2C_MspInit+0x90>)
 8002288:	4293      	cmp	r3, r2
 800228a:	d132      	bne.n	80022f2 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800228c:	4b1c      	ldr	r3, [pc, #112]	; (8002300 <HAL_I2C_MspInit+0x94>)
 800228e:	699b      	ldr	r3, [r3, #24]
 8002290:	4a1b      	ldr	r2, [pc, #108]	; (8002300 <HAL_I2C_MspInit+0x94>)
 8002292:	f043 0308 	orr.w	r3, r3, #8
 8002296:	6193      	str	r3, [r2, #24]
 8002298:	4b19      	ldr	r3, [pc, #100]	; (8002300 <HAL_I2C_MspInit+0x94>)
 800229a:	699b      	ldr	r3, [r3, #24]
 800229c:	f003 0308 	and.w	r3, r3, #8
 80022a0:	613b      	str	r3, [r7, #16]
 80022a2:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80022a4:	f44f 7340 	mov.w	r3, #768	; 0x300
 80022a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80022aa:	2312      	movs	r3, #18
 80022ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80022ae:	2303      	movs	r3, #3
 80022b0:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022b2:	f107 0314 	add.w	r3, r7, #20
 80022b6:	4619      	mov	r1, r3
 80022b8:	4812      	ldr	r0, [pc, #72]	; (8002304 <HAL_I2C_MspInit+0x98>)
 80022ba:	f001 f97f 	bl	80035bc <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 80022be:	4b12      	ldr	r3, [pc, #72]	; (8002308 <HAL_I2C_MspInit+0x9c>)
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	627b      	str	r3, [r7, #36]	; 0x24
 80022c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022c6:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80022ca:	627b      	str	r3, [r7, #36]	; 0x24
 80022cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022ce:	f043 0302 	orr.w	r3, r3, #2
 80022d2:	627b      	str	r3, [r7, #36]	; 0x24
 80022d4:	4a0c      	ldr	r2, [pc, #48]	; (8002308 <HAL_I2C_MspInit+0x9c>)
 80022d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022d8:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80022da:	4b09      	ldr	r3, [pc, #36]	; (8002300 <HAL_I2C_MspInit+0x94>)
 80022dc:	69db      	ldr	r3, [r3, #28]
 80022de:	4a08      	ldr	r2, [pc, #32]	; (8002300 <HAL_I2C_MspInit+0x94>)
 80022e0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80022e4:	61d3      	str	r3, [r2, #28]
 80022e6:	4b06      	ldr	r3, [pc, #24]	; (8002300 <HAL_I2C_MspInit+0x94>)
 80022e8:	69db      	ldr	r3, [r3, #28]
 80022ea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022ee:	60fb      	str	r3, [r7, #12]
 80022f0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80022f2:	bf00      	nop
 80022f4:	3728      	adds	r7, #40	; 0x28
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bd80      	pop	{r7, pc}
 80022fa:	bf00      	nop
 80022fc:	40005400 	.word	0x40005400
 8002300:	40021000 	.word	0x40021000
 8002304:	40010c00 	.word	0x40010c00
 8002308:	40010000 	.word	0x40010000

0800230c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b084      	sub	sp, #16
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a0f      	ldr	r2, [pc, #60]	; (8002358 <HAL_RTC_MspInit+0x4c>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d118      	bne.n	8002350 <HAL_RTC_MspInit+0x44>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 800231e:	f002 fb45 	bl	80049ac <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8002322:	4b0e      	ldr	r3, [pc, #56]	; (800235c <HAL_RTC_MspInit+0x50>)
 8002324:	69db      	ldr	r3, [r3, #28]
 8002326:	4a0d      	ldr	r2, [pc, #52]	; (800235c <HAL_RTC_MspInit+0x50>)
 8002328:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800232c:	61d3      	str	r3, [r2, #28]
 800232e:	4b0b      	ldr	r3, [pc, #44]	; (800235c <HAL_RTC_MspInit+0x50>)
 8002330:	69db      	ldr	r3, [r3, #28]
 8002332:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002336:	60fb      	str	r3, [r7, #12]
 8002338:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800233a:	4b09      	ldr	r3, [pc, #36]	; (8002360 <HAL_RTC_MspInit+0x54>)
 800233c:	2201      	movs	r2, #1
 800233e:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 5, 0);
 8002340:	2200      	movs	r2, #0
 8002342:	2105      	movs	r1, #5
 8002344:	2003      	movs	r0, #3
 8002346:	f000 fcc6 	bl	8002cd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 800234a:	2003      	movs	r0, #3
 800234c:	f000 fcdf 	bl	8002d0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002350:	bf00      	nop
 8002352:	3710      	adds	r7, #16
 8002354:	46bd      	mov	sp, r7
 8002356:	bd80      	pop	{r7, pc}
 8002358:	40002800 	.word	0x40002800
 800235c:	40021000 	.word	0x40021000
 8002360:	4242043c 	.word	0x4242043c

08002364 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b088      	sub	sp, #32
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800236c:	f107 0310 	add.w	r3, r7, #16
 8002370:	2200      	movs	r2, #0
 8002372:	601a      	str	r2, [r3, #0]
 8002374:	605a      	str	r2, [r3, #4]
 8002376:	609a      	str	r2, [r3, #8]
 8002378:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	4a1c      	ldr	r2, [pc, #112]	; (80023f0 <HAL_SPI_MspInit+0x8c>)
 8002380:	4293      	cmp	r3, r2
 8002382:	d131      	bne.n	80023e8 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002384:	4b1b      	ldr	r3, [pc, #108]	; (80023f4 <HAL_SPI_MspInit+0x90>)
 8002386:	69db      	ldr	r3, [r3, #28]
 8002388:	4a1a      	ldr	r2, [pc, #104]	; (80023f4 <HAL_SPI_MspInit+0x90>)
 800238a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800238e:	61d3      	str	r3, [r2, #28]
 8002390:	4b18      	ldr	r3, [pc, #96]	; (80023f4 <HAL_SPI_MspInit+0x90>)
 8002392:	69db      	ldr	r3, [r3, #28]
 8002394:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002398:	60fb      	str	r3, [r7, #12]
 800239a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800239c:	4b15      	ldr	r3, [pc, #84]	; (80023f4 <HAL_SPI_MspInit+0x90>)
 800239e:	699b      	ldr	r3, [r3, #24]
 80023a0:	4a14      	ldr	r2, [pc, #80]	; (80023f4 <HAL_SPI_MspInit+0x90>)
 80023a2:	f043 0308 	orr.w	r3, r3, #8
 80023a6:	6193      	str	r3, [r2, #24]
 80023a8:	4b12      	ldr	r3, [pc, #72]	; (80023f4 <HAL_SPI_MspInit+0x90>)
 80023aa:	699b      	ldr	r3, [r3, #24]
 80023ac:	f003 0308 	and.w	r3, r3, #8
 80023b0:	60bb      	str	r3, [r7, #8]
 80023b2:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80023b4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80023b8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023ba:	2302      	movs	r3, #2
 80023bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80023be:	2303      	movs	r3, #3
 80023c0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023c2:	f107 0310 	add.w	r3, r7, #16
 80023c6:	4619      	mov	r1, r3
 80023c8:	480b      	ldr	r0, [pc, #44]	; (80023f8 <HAL_SPI_MspInit+0x94>)
 80023ca:	f001 f8f7 	bl	80035bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80023ce:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80023d2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023d4:	2300      	movs	r3, #0
 80023d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023d8:	2300      	movs	r3, #0
 80023da:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023dc:	f107 0310 	add.w	r3, r7, #16
 80023e0:	4619      	mov	r1, r3
 80023e2:	4805      	ldr	r0, [pc, #20]	; (80023f8 <HAL_SPI_MspInit+0x94>)
 80023e4:	f001 f8ea 	bl	80035bc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80023e8:	bf00      	nop
 80023ea:	3720      	adds	r7, #32
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bd80      	pop	{r7, pc}
 80023f0:	40003800 	.word	0x40003800
 80023f4:	40021000 	.word	0x40021000
 80023f8:	40010c00 	.word	0x40010c00

080023fc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b086      	sub	sp, #24
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800240c:	d10c      	bne.n	8002428 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800240e:	4b1e      	ldr	r3, [pc, #120]	; (8002488 <HAL_TIM_Base_MspInit+0x8c>)
 8002410:	69db      	ldr	r3, [r3, #28]
 8002412:	4a1d      	ldr	r2, [pc, #116]	; (8002488 <HAL_TIM_Base_MspInit+0x8c>)
 8002414:	f043 0301 	orr.w	r3, r3, #1
 8002418:	61d3      	str	r3, [r2, #28]
 800241a:	4b1b      	ldr	r3, [pc, #108]	; (8002488 <HAL_TIM_Base_MspInit+0x8c>)
 800241c:	69db      	ldr	r3, [r3, #28]
 800241e:	f003 0301 	and.w	r3, r3, #1
 8002422:	617b      	str	r3, [r7, #20]
 8002424:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8002426:	e02a      	b.n	800247e <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM6)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4a17      	ldr	r2, [pc, #92]	; (800248c <HAL_TIM_Base_MspInit+0x90>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d10c      	bne.n	800244c <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002432:	4b15      	ldr	r3, [pc, #84]	; (8002488 <HAL_TIM_Base_MspInit+0x8c>)
 8002434:	69db      	ldr	r3, [r3, #28]
 8002436:	4a14      	ldr	r2, [pc, #80]	; (8002488 <HAL_TIM_Base_MspInit+0x8c>)
 8002438:	f043 0310 	orr.w	r3, r3, #16
 800243c:	61d3      	str	r3, [r2, #28]
 800243e:	4b12      	ldr	r3, [pc, #72]	; (8002488 <HAL_TIM_Base_MspInit+0x8c>)
 8002440:	69db      	ldr	r3, [r3, #28]
 8002442:	f003 0310 	and.w	r3, r3, #16
 8002446:	613b      	str	r3, [r7, #16]
 8002448:	693b      	ldr	r3, [r7, #16]
}
 800244a:	e018      	b.n	800247e <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM7)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a0f      	ldr	r2, [pc, #60]	; (8002490 <HAL_TIM_Base_MspInit+0x94>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d113      	bne.n	800247e <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002456:	4b0c      	ldr	r3, [pc, #48]	; (8002488 <HAL_TIM_Base_MspInit+0x8c>)
 8002458:	69db      	ldr	r3, [r3, #28]
 800245a:	4a0b      	ldr	r2, [pc, #44]	; (8002488 <HAL_TIM_Base_MspInit+0x8c>)
 800245c:	f043 0320 	orr.w	r3, r3, #32
 8002460:	61d3      	str	r3, [r2, #28]
 8002462:	4b09      	ldr	r3, [pc, #36]	; (8002488 <HAL_TIM_Base_MspInit+0x8c>)
 8002464:	69db      	ldr	r3, [r3, #28]
 8002466:	f003 0320 	and.w	r3, r3, #32
 800246a:	60fb      	str	r3, [r7, #12]
 800246c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 800246e:	2200      	movs	r2, #0
 8002470:	2105      	movs	r1, #5
 8002472:	2037      	movs	r0, #55	; 0x37
 8002474:	f000 fc2f 	bl	8002cd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002478:	2037      	movs	r0, #55	; 0x37
 800247a:	f000 fc48 	bl	8002d0e <HAL_NVIC_EnableIRQ>
}
 800247e:	bf00      	nop
 8002480:	3718      	adds	r7, #24
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	40021000 	.word	0x40021000
 800248c:	40001000 	.word	0x40001000
 8002490:	40001400 	.word	0x40001400

08002494 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b088      	sub	sp, #32
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800249c:	f107 0310 	add.w	r3, r7, #16
 80024a0:	2200      	movs	r2, #0
 80024a2:	601a      	str	r2, [r3, #0]
 80024a4:	605a      	str	r2, [r3, #4]
 80024a6:	609a      	str	r2, [r3, #8]
 80024a8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4a1c      	ldr	r2, [pc, #112]	; (8002520 <HAL_UART_MspInit+0x8c>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d131      	bne.n	8002518 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80024b4:	4b1b      	ldr	r3, [pc, #108]	; (8002524 <HAL_UART_MspInit+0x90>)
 80024b6:	699b      	ldr	r3, [r3, #24]
 80024b8:	4a1a      	ldr	r2, [pc, #104]	; (8002524 <HAL_UART_MspInit+0x90>)
 80024ba:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80024be:	6193      	str	r3, [r2, #24]
 80024c0:	4b18      	ldr	r3, [pc, #96]	; (8002524 <HAL_UART_MspInit+0x90>)
 80024c2:	699b      	ldr	r3, [r3, #24]
 80024c4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80024c8:	60fb      	str	r3, [r7, #12]
 80024ca:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024cc:	4b15      	ldr	r3, [pc, #84]	; (8002524 <HAL_UART_MspInit+0x90>)
 80024ce:	699b      	ldr	r3, [r3, #24]
 80024d0:	4a14      	ldr	r2, [pc, #80]	; (8002524 <HAL_UART_MspInit+0x90>)
 80024d2:	f043 0304 	orr.w	r3, r3, #4
 80024d6:	6193      	str	r3, [r2, #24]
 80024d8:	4b12      	ldr	r3, [pc, #72]	; (8002524 <HAL_UART_MspInit+0x90>)
 80024da:	699b      	ldr	r3, [r3, #24]
 80024dc:	f003 0304 	and.w	r3, r3, #4
 80024e0:	60bb      	str	r3, [r7, #8]
 80024e2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80024e4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80024e8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024ea:	2302      	movs	r3, #2
 80024ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80024ee:	2303      	movs	r3, #3
 80024f0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024f2:	f107 0310 	add.w	r3, r7, #16
 80024f6:	4619      	mov	r1, r3
 80024f8:	480b      	ldr	r0, [pc, #44]	; (8002528 <HAL_UART_MspInit+0x94>)
 80024fa:	f001 f85f 	bl	80035bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80024fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002502:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002504:	2300      	movs	r3, #0
 8002506:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002508:	2300      	movs	r3, #0
 800250a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800250c:	f107 0310 	add.w	r3, r7, #16
 8002510:	4619      	mov	r1, r3
 8002512:	4805      	ldr	r0, [pc, #20]	; (8002528 <HAL_UART_MspInit+0x94>)
 8002514:	f001 f852 	bl	80035bc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002518:	bf00      	nop
 800251a:	3720      	adds	r7, #32
 800251c:	46bd      	mov	sp, r7
 800251e:	bd80      	pop	{r7, pc}
 8002520:	40013800 	.word	0x40013800
 8002524:	40021000 	.word	0x40021000
 8002528:	40010800 	.word	0x40010800

0800252c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b08c      	sub	sp, #48	; 0x30
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8002534:	2300      	movs	r3, #0
 8002536:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8002538:	2300      	movs	r3, #0
 800253a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 800253c:	2300      	movs	r3, #0
 800253e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002542:	4b2e      	ldr	r3, [pc, #184]	; (80025fc <HAL_InitTick+0xd0>)
 8002544:	699b      	ldr	r3, [r3, #24]
 8002546:	4a2d      	ldr	r2, [pc, #180]	; (80025fc <HAL_InitTick+0xd0>)
 8002548:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800254c:	6193      	str	r3, [r2, #24]
 800254e:	4b2b      	ldr	r3, [pc, #172]	; (80025fc <HAL_InitTick+0xd0>)
 8002550:	699b      	ldr	r3, [r3, #24]
 8002552:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002556:	60bb      	str	r3, [r7, #8]
 8002558:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800255a:	f107 020c 	add.w	r2, r7, #12
 800255e:	f107 0310 	add.w	r3, r7, #16
 8002562:	4611      	mov	r1, r2
 8002564:	4618      	mov	r0, r3
 8002566:	f002 fe1f 	bl	80051a8 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 800256a:	f002 fe09 	bl	8005180 <HAL_RCC_GetPCLK2Freq>
 800256e:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002570:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002572:	4a23      	ldr	r2, [pc, #140]	; (8002600 <HAL_InitTick+0xd4>)
 8002574:	fba2 2303 	umull	r2, r3, r2, r3
 8002578:	0c9b      	lsrs	r3, r3, #18
 800257a:	3b01      	subs	r3, #1
 800257c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800257e:	4b21      	ldr	r3, [pc, #132]	; (8002604 <HAL_InitTick+0xd8>)
 8002580:	4a21      	ldr	r2, [pc, #132]	; (8002608 <HAL_InitTick+0xdc>)
 8002582:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002584:	4b1f      	ldr	r3, [pc, #124]	; (8002604 <HAL_InitTick+0xd8>)
 8002586:	f240 32e7 	movw	r2, #999	; 0x3e7
 800258a:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800258c:	4a1d      	ldr	r2, [pc, #116]	; (8002604 <HAL_InitTick+0xd8>)
 800258e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002590:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002592:	4b1c      	ldr	r3, [pc, #112]	; (8002604 <HAL_InitTick+0xd8>)
 8002594:	2200      	movs	r2, #0
 8002596:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002598:	4b1a      	ldr	r3, [pc, #104]	; (8002604 <HAL_InitTick+0xd8>)
 800259a:	2200      	movs	r2, #0
 800259c:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800259e:	4b19      	ldr	r3, [pc, #100]	; (8002604 <HAL_InitTick+0xd8>)
 80025a0:	2200      	movs	r2, #0
 80025a2:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80025a4:	4817      	ldr	r0, [pc, #92]	; (8002604 <HAL_InitTick+0xd8>)
 80025a6:	f003 ffdd 	bl	8006564 <HAL_TIM_Base_Init>
 80025aa:	4603      	mov	r3, r0
 80025ac:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 80025b0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d11b      	bne.n	80025f0 <HAL_InitTick+0xc4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80025b8:	4812      	ldr	r0, [pc, #72]	; (8002604 <HAL_InitTick+0xd8>)
 80025ba:	f004 f823 	bl	8006604 <HAL_TIM_Base_Start_IT>
 80025be:	4603      	mov	r3, r0
 80025c0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 80025c4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d111      	bne.n	80025f0 <HAL_InitTick+0xc4>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80025cc:	2019      	movs	r0, #25
 80025ce:	f000 fb9e 	bl	8002d0e <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2b0f      	cmp	r3, #15
 80025d6:	d808      	bhi.n	80025ea <HAL_InitTick+0xbe>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 80025d8:	2200      	movs	r2, #0
 80025da:	6879      	ldr	r1, [r7, #4]
 80025dc:	2019      	movs	r0, #25
 80025de:	f000 fb7a 	bl	8002cd6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80025e2:	4a0a      	ldr	r2, [pc, #40]	; (800260c <HAL_InitTick+0xe0>)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6013      	str	r3, [r2, #0]
 80025e8:	e002      	b.n	80025f0 <HAL_InitTick+0xc4>
      }
      else
      {
        status = HAL_ERROR;
 80025ea:	2301      	movs	r3, #1
 80025ec:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80025f0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80025f4:	4618      	mov	r0, r3
 80025f6:	3730      	adds	r7, #48	; 0x30
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}
 80025fc:	40021000 	.word	0x40021000
 8002600:	431bde83 	.word	0x431bde83
 8002604:	2000165c 	.word	0x2000165c
 8002608:	40012c00 	.word	0x40012c00
 800260c:	20000008 	.word	0x20000008

08002610 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002610:	b480      	push	{r7}
 8002612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002614:	e7fe      	b.n	8002614 <NMI_Handler+0x4>

08002616 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002616:	b480      	push	{r7}
 8002618:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800261a:	e7fe      	b.n	800261a <HardFault_Handler+0x4>

0800261c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800261c:	b480      	push	{r7}
 800261e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002620:	e7fe      	b.n	8002620 <MemManage_Handler+0x4>

08002622 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002622:	b480      	push	{r7}
 8002624:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002626:	e7fe      	b.n	8002626 <BusFault_Handler+0x4>

08002628 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002628:	b480      	push	{r7}
 800262a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800262c:	e7fe      	b.n	800262c <UsageFault_Handler+0x4>

0800262e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800262e:	b480      	push	{r7}
 8002630:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002632:	bf00      	nop
 8002634:	46bd      	mov	sp, r7
 8002636:	bc80      	pop	{r7}
 8002638:	4770      	bx	lr
	...

0800263c <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt.
  */
void RTC_IRQHandler(void)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTCEx_RTCIRQHandler(&hrtc);
 8002640:	4802      	ldr	r0, [pc, #8]	; (800264c <RTC_IRQHandler+0x10>)
 8002642:	f003 fb11 	bl	8005c68 <HAL_RTCEx_RTCIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8002646:	bf00      	nop
 8002648:	bd80      	pop	{r7, pc}
 800264a:	bf00      	nop
 800264c:	20000324 	.word	0x20000324

08002650 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002654:	4802      	ldr	r0, [pc, #8]	; (8002660 <TIM1_UP_IRQHandler+0x10>)
 8002656:	f004 f863 	bl	8006720 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800265a:	bf00      	nop
 800265c:	bd80      	pop	{r7, pc}
 800265e:	bf00      	nop
 8002660:	2000165c 	.word	0x2000165c

08002664 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002668:	4802      	ldr	r0, [pc, #8]	; (8002674 <TIM7_IRQHandler+0x10>)
 800266a:	f004 f859 	bl	8006720 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800266e:	bf00      	nop
 8002670:	bd80      	pop	{r7, pc}
 8002672:	bf00      	nop
 8002674:	20000420 	.word	0x20000420

08002678 <DMA2_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA2 channel4 and channel5 global interrupts.
  */
void DMA2_Channel4_5_IRQHandler(void)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel4_5_IRQn 0 */

  /* USER CODE END DMA2_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 800267c:	4802      	ldr	r0, [pc, #8]	; (8002688 <DMA2_Channel4_5_IRQHandler+0x10>)
 800267e:	f000 fd33 	bl	80030e8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel4_5_IRQn 1 */

  /* USER CODE END DMA2_Channel4_5_IRQn 1 */
}
 8002682:	bf00      	nop
 8002684:	bd80      	pop	{r7, pc}
 8002686:	bf00      	nop
 8002688:	2000028c 	.word	0x2000028c

0800268c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800268c:	b480      	push	{r7}
 800268e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002690:	bf00      	nop
 8002692:	46bd      	mov	sp, r7
 8002694:	bc80      	pop	{r7}
 8002696:	4770      	bx	lr

08002698 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002698:	f7ff fff8 	bl	800268c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800269c:	480b      	ldr	r0, [pc, #44]	; (80026cc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800269e:	490c      	ldr	r1, [pc, #48]	; (80026d0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80026a0:	4a0c      	ldr	r2, [pc, #48]	; (80026d4 <LoopFillZerobss+0x16>)
  movs r3, #0
 80026a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80026a4:	e002      	b.n	80026ac <LoopCopyDataInit>

080026a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80026a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80026a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80026aa:	3304      	adds	r3, #4

080026ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80026ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80026ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80026b0:	d3f9      	bcc.n	80026a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80026b2:	4a09      	ldr	r2, [pc, #36]	; (80026d8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80026b4:	4c09      	ldr	r4, [pc, #36]	; (80026dc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80026b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80026b8:	e001      	b.n	80026be <LoopFillZerobss>

080026ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80026ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026bc:	3204      	adds	r2, #4

080026be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026c0:	d3fb      	bcc.n	80026ba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80026c2:	f009 fa01 	bl	800bac8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80026c6:	f7fe fff3 	bl	80016b0 <main>
  bx lr
 80026ca:	4770      	bx	lr
  ldr r0, =_sdata
 80026cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80026d0:	200000ec 	.word	0x200000ec
  ldr r2, =_sidata
 80026d4:	0800c0b4 	.word	0x0800c0b4
  ldr r2, =_sbss
 80026d8:	200000ec 	.word	0x200000ec
  ldr r4, =_ebss
 80026dc:	2000335c 	.word	0x2000335c

080026e0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80026e0:	e7fe      	b.n	80026e0 <ADC1_2_IRQHandler>
	...

080026e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80026e8:	4b08      	ldr	r3, [pc, #32]	; (800270c <HAL_Init+0x28>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4a07      	ldr	r2, [pc, #28]	; (800270c <HAL_Init+0x28>)
 80026ee:	f043 0310 	orr.w	r3, r3, #16
 80026f2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026f4:	2003      	movs	r0, #3
 80026f6:	f000 fae3 	bl	8002cc0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80026fa:	200f      	movs	r0, #15
 80026fc:	f7ff ff16 	bl	800252c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002700:	f7ff fcea 	bl	80020d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002704:	2300      	movs	r3, #0
}
 8002706:	4618      	mov	r0, r3
 8002708:	bd80      	pop	{r7, pc}
 800270a:	bf00      	nop
 800270c:	40022000 	.word	0x40022000

08002710 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002710:	b480      	push	{r7}
 8002712:	af00      	add	r7, sp, #0
  return uwTick;
 8002714:	4b02      	ldr	r3, [pc, #8]	; (8002720 <HAL_GetTick+0x10>)
 8002716:	681b      	ldr	r3, [r3, #0]
}
 8002718:	4618      	mov	r0, r3
 800271a:	46bd      	mov	sp, r7
 800271c:	bc80      	pop	{r7}
 800271e:	4770      	bx	lr
 8002720:	200016a4 	.word	0x200016a4

08002724 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b086      	sub	sp, #24
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800272c:	2300      	movs	r3, #0
 800272e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002730:	2300      	movs	r3, #0
 8002732:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002734:	2300      	movs	r3, #0
 8002736:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002738:	2300      	movs	r3, #0
 800273a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2b00      	cmp	r3, #0
 8002740:	d101      	bne.n	8002746 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002742:	2301      	movs	r3, #1
 8002744:	e0ce      	b.n	80028e4 <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	689b      	ldr	r3, [r3, #8]
 800274a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002750:	2b00      	cmp	r3, #0
 8002752:	d109      	bne.n	8002768 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2200      	movs	r2, #0
 8002758:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2200      	movs	r2, #0
 800275e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002762:	6878      	ldr	r0, [r7, #4]
 8002764:	f7ff fcf0 	bl	8002148 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002768:	6878      	ldr	r0, [r7, #4]
 800276a:	f000 f9bd 	bl	8002ae8 <ADC_ConversionStop_Disable>
 800276e:	4603      	mov	r3, r0
 8002770:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002776:	f003 0310 	and.w	r3, r3, #16
 800277a:	2b00      	cmp	r3, #0
 800277c:	f040 80a9 	bne.w	80028d2 <HAL_ADC_Init+0x1ae>
 8002780:	7dfb      	ldrb	r3, [r7, #23]
 8002782:	2b00      	cmp	r3, #0
 8002784:	f040 80a5 	bne.w	80028d2 <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800278c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002790:	f023 0302 	bic.w	r3, r3, #2
 8002794:	f043 0202 	orr.w	r2, r3, #2
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4951      	ldr	r1, [pc, #324]	; (80028ec <HAL_ADC_Init+0x1c8>)
 80027a6:	428b      	cmp	r3, r1
 80027a8:	d10a      	bne.n	80027c0 <HAL_ADC_Init+0x9c>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	69db      	ldr	r3, [r3, #28]
 80027ae:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80027b2:	d002      	beq.n	80027ba <HAL_ADC_Init+0x96>
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	69db      	ldr	r3, [r3, #28]
 80027b8:	e004      	b.n	80027c4 <HAL_ADC_Init+0xa0>
 80027ba:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80027be:	e001      	b.n	80027c4 <HAL_ADC_Init+0xa0>
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80027c4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	7b1b      	ldrb	r3, [r3, #12]
 80027ca:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80027cc:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80027ce:	68ba      	ldr	r2, [r7, #8]
 80027d0:	4313      	orrs	r3, r2
 80027d2:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	689b      	ldr	r3, [r3, #8]
 80027d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80027dc:	d003      	beq.n	80027e6 <HAL_ADC_Init+0xc2>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	689b      	ldr	r3, [r3, #8]
 80027e2:	2b01      	cmp	r3, #1
 80027e4:	d102      	bne.n	80027ec <HAL_ADC_Init+0xc8>
 80027e6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80027ea:	e000      	b.n	80027ee <HAL_ADC_Init+0xca>
 80027ec:	2300      	movs	r3, #0
 80027ee:	693a      	ldr	r2, [r7, #16]
 80027f0:	4313      	orrs	r3, r2
 80027f2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	7d1b      	ldrb	r3, [r3, #20]
 80027f8:	2b01      	cmp	r3, #1
 80027fa:	d119      	bne.n	8002830 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	7b1b      	ldrb	r3, [r3, #12]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d109      	bne.n	8002818 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	699b      	ldr	r3, [r3, #24]
 8002808:	3b01      	subs	r3, #1
 800280a:	035a      	lsls	r2, r3, #13
 800280c:	693b      	ldr	r3, [r7, #16]
 800280e:	4313      	orrs	r3, r2
 8002810:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002814:	613b      	str	r3, [r7, #16]
 8002816:	e00b      	b.n	8002830 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800281c:	f043 0220 	orr.w	r2, r3, #32
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002828:	f043 0201 	orr.w	r2, r3, #1
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	685b      	ldr	r3, [r3, #4]
 8002836:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	693a      	ldr	r2, [r7, #16]
 8002840:	430a      	orrs	r2, r1
 8002842:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	689a      	ldr	r2, [r3, #8]
 800284a:	4b29      	ldr	r3, [pc, #164]	; (80028f0 <HAL_ADC_Init+0x1cc>)
 800284c:	4013      	ands	r3, r2
 800284e:	687a      	ldr	r2, [r7, #4]
 8002850:	6812      	ldr	r2, [r2, #0]
 8002852:	68b9      	ldr	r1, [r7, #8]
 8002854:	430b      	orrs	r3, r1
 8002856:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	689b      	ldr	r3, [r3, #8]
 800285c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002860:	d003      	beq.n	800286a <HAL_ADC_Init+0x146>
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	689b      	ldr	r3, [r3, #8]
 8002866:	2b01      	cmp	r3, #1
 8002868:	d104      	bne.n	8002874 <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	691b      	ldr	r3, [r3, #16]
 800286e:	3b01      	subs	r3, #1
 8002870:	051b      	lsls	r3, r3, #20
 8002872:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800287a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	68fa      	ldr	r2, [r7, #12]
 8002884:	430a      	orrs	r2, r1
 8002886:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	689a      	ldr	r2, [r3, #8]
 800288e:	4b19      	ldr	r3, [pc, #100]	; (80028f4 <HAL_ADC_Init+0x1d0>)
 8002890:	4013      	ands	r3, r2
 8002892:	68ba      	ldr	r2, [r7, #8]
 8002894:	429a      	cmp	r2, r3
 8002896:	d10b      	bne.n	80028b0 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2200      	movs	r2, #0
 800289c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028a2:	f023 0303 	bic.w	r3, r3, #3
 80028a6:	f043 0201 	orr.w	r2, r3, #1
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80028ae:	e018      	b.n	80028e2 <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028b4:	f023 0312 	bic.w	r3, r3, #18
 80028b8:	f043 0210 	orr.w	r2, r3, #16
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028c4:	f043 0201 	orr.w	r2, r3, #1
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80028cc:	2301      	movs	r3, #1
 80028ce:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80028d0:	e007      	b.n	80028e2 <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028d6:	f043 0210 	orr.w	r2, r3, #16
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80028de:	2301      	movs	r3, #1
 80028e0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80028e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80028e4:	4618      	mov	r0, r3
 80028e6:	3718      	adds	r7, #24
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bd80      	pop	{r7, pc}
 80028ec:	40013c00 	.word	0x40013c00
 80028f0:	ffe1f7fd 	.word	0xffe1f7fd
 80028f4:	ff1f0efe 	.word	0xff1f0efe

080028f8 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80028f8:	b480      	push	{r7}
 80028fa:	b085      	sub	sp, #20
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
 8002900:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002902:	2300      	movs	r3, #0
 8002904:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002906:	2300      	movs	r3, #0
 8002908:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002910:	2b01      	cmp	r3, #1
 8002912:	d101      	bne.n	8002918 <HAL_ADC_ConfigChannel+0x20>
 8002914:	2302      	movs	r3, #2
 8002916:	e0dc      	b.n	8002ad2 <HAL_ADC_ConfigChannel+0x1da>
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2201      	movs	r2, #1
 800291c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	2b06      	cmp	r3, #6
 8002926:	d81c      	bhi.n	8002962 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	685a      	ldr	r2, [r3, #4]
 8002932:	4613      	mov	r3, r2
 8002934:	009b      	lsls	r3, r3, #2
 8002936:	4413      	add	r3, r2
 8002938:	3b05      	subs	r3, #5
 800293a:	221f      	movs	r2, #31
 800293c:	fa02 f303 	lsl.w	r3, r2, r3
 8002940:	43db      	mvns	r3, r3
 8002942:	4019      	ands	r1, r3
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	6818      	ldr	r0, [r3, #0]
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	685a      	ldr	r2, [r3, #4]
 800294c:	4613      	mov	r3, r2
 800294e:	009b      	lsls	r3, r3, #2
 8002950:	4413      	add	r3, r2
 8002952:	3b05      	subs	r3, #5
 8002954:	fa00 f203 	lsl.w	r2, r0, r3
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	430a      	orrs	r2, r1
 800295e:	635a      	str	r2, [r3, #52]	; 0x34
 8002960:	e03c      	b.n	80029dc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	685b      	ldr	r3, [r3, #4]
 8002966:	2b0c      	cmp	r3, #12
 8002968:	d81c      	bhi.n	80029a4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	685a      	ldr	r2, [r3, #4]
 8002974:	4613      	mov	r3, r2
 8002976:	009b      	lsls	r3, r3, #2
 8002978:	4413      	add	r3, r2
 800297a:	3b23      	subs	r3, #35	; 0x23
 800297c:	221f      	movs	r2, #31
 800297e:	fa02 f303 	lsl.w	r3, r2, r3
 8002982:	43db      	mvns	r3, r3
 8002984:	4019      	ands	r1, r3
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	6818      	ldr	r0, [r3, #0]
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	685a      	ldr	r2, [r3, #4]
 800298e:	4613      	mov	r3, r2
 8002990:	009b      	lsls	r3, r3, #2
 8002992:	4413      	add	r3, r2
 8002994:	3b23      	subs	r3, #35	; 0x23
 8002996:	fa00 f203 	lsl.w	r2, r0, r3
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	430a      	orrs	r2, r1
 80029a0:	631a      	str	r2, [r3, #48]	; 0x30
 80029a2:	e01b      	b.n	80029dc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	685a      	ldr	r2, [r3, #4]
 80029ae:	4613      	mov	r3, r2
 80029b0:	009b      	lsls	r3, r3, #2
 80029b2:	4413      	add	r3, r2
 80029b4:	3b41      	subs	r3, #65	; 0x41
 80029b6:	221f      	movs	r2, #31
 80029b8:	fa02 f303 	lsl.w	r3, r2, r3
 80029bc:	43db      	mvns	r3, r3
 80029be:	4019      	ands	r1, r3
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	6818      	ldr	r0, [r3, #0]
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	685a      	ldr	r2, [r3, #4]
 80029c8:	4613      	mov	r3, r2
 80029ca:	009b      	lsls	r3, r3, #2
 80029cc:	4413      	add	r3, r2
 80029ce:	3b41      	subs	r3, #65	; 0x41
 80029d0:	fa00 f203 	lsl.w	r2, r0, r3
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	430a      	orrs	r2, r1
 80029da:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	2b09      	cmp	r3, #9
 80029e2:	d91c      	bls.n	8002a1e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	68d9      	ldr	r1, [r3, #12]
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	681a      	ldr	r2, [r3, #0]
 80029ee:	4613      	mov	r3, r2
 80029f0:	005b      	lsls	r3, r3, #1
 80029f2:	4413      	add	r3, r2
 80029f4:	3b1e      	subs	r3, #30
 80029f6:	2207      	movs	r2, #7
 80029f8:	fa02 f303 	lsl.w	r3, r2, r3
 80029fc:	43db      	mvns	r3, r3
 80029fe:	4019      	ands	r1, r3
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	6898      	ldr	r0, [r3, #8]
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	681a      	ldr	r2, [r3, #0]
 8002a08:	4613      	mov	r3, r2
 8002a0a:	005b      	lsls	r3, r3, #1
 8002a0c:	4413      	add	r3, r2
 8002a0e:	3b1e      	subs	r3, #30
 8002a10:	fa00 f203 	lsl.w	r2, r0, r3
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	430a      	orrs	r2, r1
 8002a1a:	60da      	str	r2, [r3, #12]
 8002a1c:	e019      	b.n	8002a52 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	6919      	ldr	r1, [r3, #16]
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	681a      	ldr	r2, [r3, #0]
 8002a28:	4613      	mov	r3, r2
 8002a2a:	005b      	lsls	r3, r3, #1
 8002a2c:	4413      	add	r3, r2
 8002a2e:	2207      	movs	r2, #7
 8002a30:	fa02 f303 	lsl.w	r3, r2, r3
 8002a34:	43db      	mvns	r3, r3
 8002a36:	4019      	ands	r1, r3
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	6898      	ldr	r0, [r3, #8]
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	681a      	ldr	r2, [r3, #0]
 8002a40:	4613      	mov	r3, r2
 8002a42:	005b      	lsls	r3, r3, #1
 8002a44:	4413      	add	r3, r2
 8002a46:	fa00 f203 	lsl.w	r2, r0, r3
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	430a      	orrs	r2, r1
 8002a50:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	2b10      	cmp	r3, #16
 8002a58:	d003      	beq.n	8002a62 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002a5e:	2b11      	cmp	r3, #17
 8002a60:	d132      	bne.n	8002ac8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4a1d      	ldr	r2, [pc, #116]	; (8002adc <HAL_ADC_ConfigChannel+0x1e4>)
 8002a68:	4293      	cmp	r3, r2
 8002a6a:	d125      	bne.n	8002ab8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	689b      	ldr	r3, [r3, #8]
 8002a72:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d126      	bne.n	8002ac8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	689a      	ldr	r2, [r3, #8]
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002a88:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	2b10      	cmp	r3, #16
 8002a90:	d11a      	bne.n	8002ac8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002a92:	4b13      	ldr	r3, [pc, #76]	; (8002ae0 <HAL_ADC_ConfigChannel+0x1e8>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	4a13      	ldr	r2, [pc, #76]	; (8002ae4 <HAL_ADC_ConfigChannel+0x1ec>)
 8002a98:	fba2 2303 	umull	r2, r3, r2, r3
 8002a9c:	0c9a      	lsrs	r2, r3, #18
 8002a9e:	4613      	mov	r3, r2
 8002aa0:	009b      	lsls	r3, r3, #2
 8002aa2:	4413      	add	r3, r2
 8002aa4:	005b      	lsls	r3, r3, #1
 8002aa6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002aa8:	e002      	b.n	8002ab0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002aaa:	68bb      	ldr	r3, [r7, #8]
 8002aac:	3b01      	subs	r3, #1
 8002aae:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002ab0:	68bb      	ldr	r3, [r7, #8]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d1f9      	bne.n	8002aaa <HAL_ADC_ConfigChannel+0x1b2>
 8002ab6:	e007      	b.n	8002ac8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002abc:	f043 0220 	orr.w	r2, r3, #32
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2200      	movs	r2, #0
 8002acc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002ad0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	3714      	adds	r7, #20
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bc80      	pop	{r7}
 8002ada:	4770      	bx	lr
 8002adc:	40012400 	.word	0x40012400
 8002ae0:	20000004 	.word	0x20000004
 8002ae4:	431bde83 	.word	0x431bde83

08002ae8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b084      	sub	sp, #16
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002af0:	2300      	movs	r3, #0
 8002af2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	689b      	ldr	r3, [r3, #8]
 8002afa:	f003 0301 	and.w	r3, r3, #1
 8002afe:	2b01      	cmp	r3, #1
 8002b00:	d12e      	bne.n	8002b60 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	689a      	ldr	r2, [r3, #8]
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f022 0201 	bic.w	r2, r2, #1
 8002b10:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002b12:	f7ff fdfd 	bl	8002710 <HAL_GetTick>
 8002b16:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002b18:	e01b      	b.n	8002b52 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002b1a:	f7ff fdf9 	bl	8002710 <HAL_GetTick>
 8002b1e:	4602      	mov	r2, r0
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	1ad3      	subs	r3, r2, r3
 8002b24:	2b02      	cmp	r3, #2
 8002b26:	d914      	bls.n	8002b52 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	689b      	ldr	r3, [r3, #8]
 8002b2e:	f003 0301 	and.w	r3, r3, #1
 8002b32:	2b01      	cmp	r3, #1
 8002b34:	d10d      	bne.n	8002b52 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b3a:	f043 0210 	orr.w	r2, r3, #16
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b46:	f043 0201 	orr.w	r2, r3, #1
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	e007      	b.n	8002b62 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	689b      	ldr	r3, [r3, #8]
 8002b58:	f003 0301 	and.w	r3, r3, #1
 8002b5c:	2b01      	cmp	r3, #1
 8002b5e:	d0dc      	beq.n	8002b1a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002b60:	2300      	movs	r3, #0
}
 8002b62:	4618      	mov	r0, r3
 8002b64:	3710      	adds	r7, #16
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bd80      	pop	{r7, pc}
	...

08002b6c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	b085      	sub	sp, #20
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	f003 0307 	and.w	r3, r3, #7
 8002b7a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b7c:	4b0c      	ldr	r3, [pc, #48]	; (8002bb0 <__NVIC_SetPriorityGrouping+0x44>)
 8002b7e:	68db      	ldr	r3, [r3, #12]
 8002b80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b82:	68ba      	ldr	r2, [r7, #8]
 8002b84:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002b88:	4013      	ands	r3, r2
 8002b8a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b90:	68bb      	ldr	r3, [r7, #8]
 8002b92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b94:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002b98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b9e:	4a04      	ldr	r2, [pc, #16]	; (8002bb0 <__NVIC_SetPriorityGrouping+0x44>)
 8002ba0:	68bb      	ldr	r3, [r7, #8]
 8002ba2:	60d3      	str	r3, [r2, #12]
}
 8002ba4:	bf00      	nop
 8002ba6:	3714      	adds	r7, #20
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bc80      	pop	{r7}
 8002bac:	4770      	bx	lr
 8002bae:	bf00      	nop
 8002bb0:	e000ed00 	.word	0xe000ed00

08002bb4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002bb8:	4b04      	ldr	r3, [pc, #16]	; (8002bcc <__NVIC_GetPriorityGrouping+0x18>)
 8002bba:	68db      	ldr	r3, [r3, #12]
 8002bbc:	0a1b      	lsrs	r3, r3, #8
 8002bbe:	f003 0307 	and.w	r3, r3, #7
}
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bc80      	pop	{r7}
 8002bc8:	4770      	bx	lr
 8002bca:	bf00      	nop
 8002bcc:	e000ed00 	.word	0xe000ed00

08002bd0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	b083      	sub	sp, #12
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	db0b      	blt.n	8002bfa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002be2:	79fb      	ldrb	r3, [r7, #7]
 8002be4:	f003 021f 	and.w	r2, r3, #31
 8002be8:	4906      	ldr	r1, [pc, #24]	; (8002c04 <__NVIC_EnableIRQ+0x34>)
 8002bea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bee:	095b      	lsrs	r3, r3, #5
 8002bf0:	2001      	movs	r0, #1
 8002bf2:	fa00 f202 	lsl.w	r2, r0, r2
 8002bf6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002bfa:	bf00      	nop
 8002bfc:	370c      	adds	r7, #12
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bc80      	pop	{r7}
 8002c02:	4770      	bx	lr
 8002c04:	e000e100 	.word	0xe000e100

08002c08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b083      	sub	sp, #12
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	4603      	mov	r3, r0
 8002c10:	6039      	str	r1, [r7, #0]
 8002c12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	db0a      	blt.n	8002c32 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	b2da      	uxtb	r2, r3
 8002c20:	490c      	ldr	r1, [pc, #48]	; (8002c54 <__NVIC_SetPriority+0x4c>)
 8002c22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c26:	0112      	lsls	r2, r2, #4
 8002c28:	b2d2      	uxtb	r2, r2
 8002c2a:	440b      	add	r3, r1
 8002c2c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c30:	e00a      	b.n	8002c48 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	b2da      	uxtb	r2, r3
 8002c36:	4908      	ldr	r1, [pc, #32]	; (8002c58 <__NVIC_SetPriority+0x50>)
 8002c38:	79fb      	ldrb	r3, [r7, #7]
 8002c3a:	f003 030f 	and.w	r3, r3, #15
 8002c3e:	3b04      	subs	r3, #4
 8002c40:	0112      	lsls	r2, r2, #4
 8002c42:	b2d2      	uxtb	r2, r2
 8002c44:	440b      	add	r3, r1
 8002c46:	761a      	strb	r2, [r3, #24]
}
 8002c48:	bf00      	nop
 8002c4a:	370c      	adds	r7, #12
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	bc80      	pop	{r7}
 8002c50:	4770      	bx	lr
 8002c52:	bf00      	nop
 8002c54:	e000e100 	.word	0xe000e100
 8002c58:	e000ed00 	.word	0xe000ed00

08002c5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	b089      	sub	sp, #36	; 0x24
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	60f8      	str	r0, [r7, #12]
 8002c64:	60b9      	str	r1, [r7, #8]
 8002c66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	f003 0307 	and.w	r3, r3, #7
 8002c6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c70:	69fb      	ldr	r3, [r7, #28]
 8002c72:	f1c3 0307 	rsb	r3, r3, #7
 8002c76:	2b04      	cmp	r3, #4
 8002c78:	bf28      	it	cs
 8002c7a:	2304      	movcs	r3, #4
 8002c7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c7e:	69fb      	ldr	r3, [r7, #28]
 8002c80:	3304      	adds	r3, #4
 8002c82:	2b06      	cmp	r3, #6
 8002c84:	d902      	bls.n	8002c8c <NVIC_EncodePriority+0x30>
 8002c86:	69fb      	ldr	r3, [r7, #28]
 8002c88:	3b03      	subs	r3, #3
 8002c8a:	e000      	b.n	8002c8e <NVIC_EncodePriority+0x32>
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c90:	f04f 32ff 	mov.w	r2, #4294967295
 8002c94:	69bb      	ldr	r3, [r7, #24]
 8002c96:	fa02 f303 	lsl.w	r3, r2, r3
 8002c9a:	43da      	mvns	r2, r3
 8002c9c:	68bb      	ldr	r3, [r7, #8]
 8002c9e:	401a      	ands	r2, r3
 8002ca0:	697b      	ldr	r3, [r7, #20]
 8002ca2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ca4:	f04f 31ff 	mov.w	r1, #4294967295
 8002ca8:	697b      	ldr	r3, [r7, #20]
 8002caa:	fa01 f303 	lsl.w	r3, r1, r3
 8002cae:	43d9      	mvns	r1, r3
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cb4:	4313      	orrs	r3, r2
         );
}
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	3724      	adds	r7, #36	; 0x24
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bc80      	pop	{r7}
 8002cbe:	4770      	bx	lr

08002cc0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b082      	sub	sp, #8
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002cc8:	6878      	ldr	r0, [r7, #4]
 8002cca:	f7ff ff4f 	bl	8002b6c <__NVIC_SetPriorityGrouping>
}
 8002cce:	bf00      	nop
 8002cd0:	3708      	adds	r7, #8
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bd80      	pop	{r7, pc}

08002cd6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002cd6:	b580      	push	{r7, lr}
 8002cd8:	b086      	sub	sp, #24
 8002cda:	af00      	add	r7, sp, #0
 8002cdc:	4603      	mov	r3, r0
 8002cde:	60b9      	str	r1, [r7, #8]
 8002ce0:	607a      	str	r2, [r7, #4]
 8002ce2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ce8:	f7ff ff64 	bl	8002bb4 <__NVIC_GetPriorityGrouping>
 8002cec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002cee:	687a      	ldr	r2, [r7, #4]
 8002cf0:	68b9      	ldr	r1, [r7, #8]
 8002cf2:	6978      	ldr	r0, [r7, #20]
 8002cf4:	f7ff ffb2 	bl	8002c5c <NVIC_EncodePriority>
 8002cf8:	4602      	mov	r2, r0
 8002cfa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cfe:	4611      	mov	r1, r2
 8002d00:	4618      	mov	r0, r3
 8002d02:	f7ff ff81 	bl	8002c08 <__NVIC_SetPriority>
}
 8002d06:	bf00      	nop
 8002d08:	3718      	adds	r7, #24
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bd80      	pop	{r7, pc}

08002d0e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d0e:	b580      	push	{r7, lr}
 8002d10:	b082      	sub	sp, #8
 8002d12:	af00      	add	r7, sp, #0
 8002d14:	4603      	mov	r3, r0
 8002d16:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	f7ff ff57 	bl	8002bd0 <__NVIC_EnableIRQ>
}
 8002d22:	bf00      	nop
 8002d24:	3708      	adds	r7, #8
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}
	...

08002d2c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	b085      	sub	sp, #20
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002d34:	2300      	movs	r3, #0
 8002d36:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d101      	bne.n	8002d42 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002d3e:	2301      	movs	r3, #1
 8002d40:	e059      	b.n	8002df6 <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	461a      	mov	r2, r3
 8002d48:	4b2d      	ldr	r3, [pc, #180]	; (8002e00 <HAL_DMA_Init+0xd4>)
 8002d4a:	429a      	cmp	r2, r3
 8002d4c:	d80f      	bhi.n	8002d6e <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	461a      	mov	r2, r3
 8002d54:	4b2b      	ldr	r3, [pc, #172]	; (8002e04 <HAL_DMA_Init+0xd8>)
 8002d56:	4413      	add	r3, r2
 8002d58:	4a2b      	ldr	r2, [pc, #172]	; (8002e08 <HAL_DMA_Init+0xdc>)
 8002d5a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d5e:	091b      	lsrs	r3, r3, #4
 8002d60:	009a      	lsls	r2, r3, #2
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	4a28      	ldr	r2, [pc, #160]	; (8002e0c <HAL_DMA_Init+0xe0>)
 8002d6a:	63da      	str	r2, [r3, #60]	; 0x3c
 8002d6c:	e00e      	b.n	8002d8c <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	461a      	mov	r2, r3
 8002d74:	4b26      	ldr	r3, [pc, #152]	; (8002e10 <HAL_DMA_Init+0xe4>)
 8002d76:	4413      	add	r3, r2
 8002d78:	4a23      	ldr	r2, [pc, #140]	; (8002e08 <HAL_DMA_Init+0xdc>)
 8002d7a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d7e:	091b      	lsrs	r3, r3, #4
 8002d80:	009a      	lsls	r2, r3, #2
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	4a22      	ldr	r2, [pc, #136]	; (8002e14 <HAL_DMA_Init+0xe8>)
 8002d8a:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2202      	movs	r2, #2
 8002d90:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002da2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002da6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002db0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	68db      	ldr	r3, [r3, #12]
 8002db6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002dbc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	695b      	ldr	r3, [r3, #20]
 8002dc2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002dc8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	69db      	ldr	r3, [r3, #28]
 8002dce:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002dd0:	68fa      	ldr	r2, [r7, #12]
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	68fa      	ldr	r2, [r7, #12]
 8002ddc:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2200      	movs	r2, #0
 8002de2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2201      	movs	r2, #1
 8002de8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2200      	movs	r2, #0
 8002df0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002df4:	2300      	movs	r3, #0
}
 8002df6:	4618      	mov	r0, r3
 8002df8:	3714      	adds	r7, #20
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bc80      	pop	{r7}
 8002dfe:	4770      	bx	lr
 8002e00:	40020407 	.word	0x40020407
 8002e04:	bffdfff8 	.word	0xbffdfff8
 8002e08:	cccccccd 	.word	0xcccccccd
 8002e0c:	40020000 	.word	0x40020000
 8002e10:	bffdfbf8 	.word	0xbffdfbf8
 8002e14:	40020400 	.word	0x40020400

08002e18 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b086      	sub	sp, #24
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	60f8      	str	r0, [r7, #12]
 8002e20:	60b9      	str	r1, [r7, #8]
 8002e22:	607a      	str	r2, [r7, #4]
 8002e24:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002e26:	2300      	movs	r3, #0
 8002e28:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002e30:	2b01      	cmp	r3, #1
 8002e32:	d101      	bne.n	8002e38 <HAL_DMA_Start_IT+0x20>
 8002e34:	2302      	movs	r3, #2
 8002e36:	e04b      	b.n	8002ed0 <HAL_DMA_Start_IT+0xb8>
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	2201      	movs	r2, #1
 8002e3c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002e46:	b2db      	uxtb	r3, r3
 8002e48:	2b01      	cmp	r3, #1
 8002e4a:	d13a      	bne.n	8002ec2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	2202      	movs	r2, #2
 8002e50:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	2200      	movs	r2, #0
 8002e58:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	681a      	ldr	r2, [r3, #0]
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f022 0201 	bic.w	r2, r2, #1
 8002e68:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	687a      	ldr	r2, [r7, #4]
 8002e6e:	68b9      	ldr	r1, [r7, #8]
 8002e70:	68f8      	ldr	r0, [r7, #12]
 8002e72:	f000 fb75 	bl	8003560 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d008      	beq.n	8002e90 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	681a      	ldr	r2, [r3, #0]
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f042 020e 	orr.w	r2, r2, #14
 8002e8c:	601a      	str	r2, [r3, #0]
 8002e8e:	e00f      	b.n	8002eb0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	681a      	ldr	r2, [r3, #0]
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f022 0204 	bic.w	r2, r2, #4
 8002e9e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	681a      	ldr	r2, [r3, #0]
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f042 020a 	orr.w	r2, r2, #10
 8002eae:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	681a      	ldr	r2, [r3, #0]
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f042 0201 	orr.w	r2, r2, #1
 8002ebe:	601a      	str	r2, [r3, #0]
 8002ec0:	e005      	b.n	8002ece <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002eca:	2302      	movs	r3, #2
 8002ecc:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002ece:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	3718      	adds	r7, #24
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}

08002ed8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b084      	sub	sp, #16
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002eea:	b2db      	uxtb	r3, r3
 8002eec:	2b02      	cmp	r3, #2
 8002eee:	d005      	beq.n	8002efc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2204      	movs	r2, #4
 8002ef4:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	73fb      	strb	r3, [r7, #15]
 8002efa:	e0d6      	b.n	80030aa <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	681a      	ldr	r2, [r3, #0]
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f022 020e 	bic.w	r2, r2, #14
 8002f0a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	681a      	ldr	r2, [r3, #0]
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f022 0201 	bic.w	r2, r2, #1
 8002f1a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	461a      	mov	r2, r3
 8002f22:	4b64      	ldr	r3, [pc, #400]	; (80030b4 <HAL_DMA_Abort_IT+0x1dc>)
 8002f24:	429a      	cmp	r2, r3
 8002f26:	d958      	bls.n	8002fda <HAL_DMA_Abort_IT+0x102>
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4a62      	ldr	r2, [pc, #392]	; (80030b8 <HAL_DMA_Abort_IT+0x1e0>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d04f      	beq.n	8002fd2 <HAL_DMA_Abort_IT+0xfa>
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	4a61      	ldr	r2, [pc, #388]	; (80030bc <HAL_DMA_Abort_IT+0x1e4>)
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	d048      	beq.n	8002fce <HAL_DMA_Abort_IT+0xf6>
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a5f      	ldr	r2, [pc, #380]	; (80030c0 <HAL_DMA_Abort_IT+0x1e8>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d040      	beq.n	8002fc8 <HAL_DMA_Abort_IT+0xf0>
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4a5e      	ldr	r2, [pc, #376]	; (80030c4 <HAL_DMA_Abort_IT+0x1ec>)
 8002f4c:	4293      	cmp	r3, r2
 8002f4e:	d038      	beq.n	8002fc2 <HAL_DMA_Abort_IT+0xea>
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4a5c      	ldr	r2, [pc, #368]	; (80030c8 <HAL_DMA_Abort_IT+0x1f0>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d030      	beq.n	8002fbc <HAL_DMA_Abort_IT+0xe4>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	4a5b      	ldr	r2, [pc, #364]	; (80030cc <HAL_DMA_Abort_IT+0x1f4>)
 8002f60:	4293      	cmp	r3, r2
 8002f62:	d028      	beq.n	8002fb6 <HAL_DMA_Abort_IT+0xde>
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4a52      	ldr	r2, [pc, #328]	; (80030b4 <HAL_DMA_Abort_IT+0x1dc>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d020      	beq.n	8002fb0 <HAL_DMA_Abort_IT+0xd8>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4a57      	ldr	r2, [pc, #348]	; (80030d0 <HAL_DMA_Abort_IT+0x1f8>)
 8002f74:	4293      	cmp	r3, r2
 8002f76:	d019      	beq.n	8002fac <HAL_DMA_Abort_IT+0xd4>
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4a55      	ldr	r2, [pc, #340]	; (80030d4 <HAL_DMA_Abort_IT+0x1fc>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d012      	beq.n	8002fa8 <HAL_DMA_Abort_IT+0xd0>
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4a54      	ldr	r2, [pc, #336]	; (80030d8 <HAL_DMA_Abort_IT+0x200>)
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d00a      	beq.n	8002fa2 <HAL_DMA_Abort_IT+0xca>
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a52      	ldr	r2, [pc, #328]	; (80030dc <HAL_DMA_Abort_IT+0x204>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d102      	bne.n	8002f9c <HAL_DMA_Abort_IT+0xc4>
 8002f96:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f9a:	e01b      	b.n	8002fd4 <HAL_DMA_Abort_IT+0xfc>
 8002f9c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002fa0:	e018      	b.n	8002fd4 <HAL_DMA_Abort_IT+0xfc>
 8002fa2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002fa6:	e015      	b.n	8002fd4 <HAL_DMA_Abort_IT+0xfc>
 8002fa8:	2310      	movs	r3, #16
 8002faa:	e013      	b.n	8002fd4 <HAL_DMA_Abort_IT+0xfc>
 8002fac:	2301      	movs	r3, #1
 8002fae:	e011      	b.n	8002fd4 <HAL_DMA_Abort_IT+0xfc>
 8002fb0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002fb4:	e00e      	b.n	8002fd4 <HAL_DMA_Abort_IT+0xfc>
 8002fb6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002fba:	e00b      	b.n	8002fd4 <HAL_DMA_Abort_IT+0xfc>
 8002fbc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002fc0:	e008      	b.n	8002fd4 <HAL_DMA_Abort_IT+0xfc>
 8002fc2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002fc6:	e005      	b.n	8002fd4 <HAL_DMA_Abort_IT+0xfc>
 8002fc8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002fcc:	e002      	b.n	8002fd4 <HAL_DMA_Abort_IT+0xfc>
 8002fce:	2310      	movs	r3, #16
 8002fd0:	e000      	b.n	8002fd4 <HAL_DMA_Abort_IT+0xfc>
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	4a42      	ldr	r2, [pc, #264]	; (80030e0 <HAL_DMA_Abort_IT+0x208>)
 8002fd6:	6053      	str	r3, [r2, #4]
 8002fd8:	e057      	b.n	800308a <HAL_DMA_Abort_IT+0x1b2>
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4a36      	ldr	r2, [pc, #216]	; (80030b8 <HAL_DMA_Abort_IT+0x1e0>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d04f      	beq.n	8003084 <HAL_DMA_Abort_IT+0x1ac>
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4a34      	ldr	r2, [pc, #208]	; (80030bc <HAL_DMA_Abort_IT+0x1e4>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d048      	beq.n	8003080 <HAL_DMA_Abort_IT+0x1a8>
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	4a33      	ldr	r2, [pc, #204]	; (80030c0 <HAL_DMA_Abort_IT+0x1e8>)
 8002ff4:	4293      	cmp	r3, r2
 8002ff6:	d040      	beq.n	800307a <HAL_DMA_Abort_IT+0x1a2>
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a31      	ldr	r2, [pc, #196]	; (80030c4 <HAL_DMA_Abort_IT+0x1ec>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d038      	beq.n	8003074 <HAL_DMA_Abort_IT+0x19c>
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	4a30      	ldr	r2, [pc, #192]	; (80030c8 <HAL_DMA_Abort_IT+0x1f0>)
 8003008:	4293      	cmp	r3, r2
 800300a:	d030      	beq.n	800306e <HAL_DMA_Abort_IT+0x196>
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4a2e      	ldr	r2, [pc, #184]	; (80030cc <HAL_DMA_Abort_IT+0x1f4>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d028      	beq.n	8003068 <HAL_DMA_Abort_IT+0x190>
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	4a26      	ldr	r2, [pc, #152]	; (80030b4 <HAL_DMA_Abort_IT+0x1dc>)
 800301c:	4293      	cmp	r3, r2
 800301e:	d020      	beq.n	8003062 <HAL_DMA_Abort_IT+0x18a>
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4a2a      	ldr	r2, [pc, #168]	; (80030d0 <HAL_DMA_Abort_IT+0x1f8>)
 8003026:	4293      	cmp	r3, r2
 8003028:	d019      	beq.n	800305e <HAL_DMA_Abort_IT+0x186>
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	4a29      	ldr	r2, [pc, #164]	; (80030d4 <HAL_DMA_Abort_IT+0x1fc>)
 8003030:	4293      	cmp	r3, r2
 8003032:	d012      	beq.n	800305a <HAL_DMA_Abort_IT+0x182>
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	4a27      	ldr	r2, [pc, #156]	; (80030d8 <HAL_DMA_Abort_IT+0x200>)
 800303a:	4293      	cmp	r3, r2
 800303c:	d00a      	beq.n	8003054 <HAL_DMA_Abort_IT+0x17c>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	4a26      	ldr	r2, [pc, #152]	; (80030dc <HAL_DMA_Abort_IT+0x204>)
 8003044:	4293      	cmp	r3, r2
 8003046:	d102      	bne.n	800304e <HAL_DMA_Abort_IT+0x176>
 8003048:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800304c:	e01b      	b.n	8003086 <HAL_DMA_Abort_IT+0x1ae>
 800304e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003052:	e018      	b.n	8003086 <HAL_DMA_Abort_IT+0x1ae>
 8003054:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003058:	e015      	b.n	8003086 <HAL_DMA_Abort_IT+0x1ae>
 800305a:	2310      	movs	r3, #16
 800305c:	e013      	b.n	8003086 <HAL_DMA_Abort_IT+0x1ae>
 800305e:	2301      	movs	r3, #1
 8003060:	e011      	b.n	8003086 <HAL_DMA_Abort_IT+0x1ae>
 8003062:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003066:	e00e      	b.n	8003086 <HAL_DMA_Abort_IT+0x1ae>
 8003068:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800306c:	e00b      	b.n	8003086 <HAL_DMA_Abort_IT+0x1ae>
 800306e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003072:	e008      	b.n	8003086 <HAL_DMA_Abort_IT+0x1ae>
 8003074:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003078:	e005      	b.n	8003086 <HAL_DMA_Abort_IT+0x1ae>
 800307a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800307e:	e002      	b.n	8003086 <HAL_DMA_Abort_IT+0x1ae>
 8003080:	2310      	movs	r3, #16
 8003082:	e000      	b.n	8003086 <HAL_DMA_Abort_IT+0x1ae>
 8003084:	2301      	movs	r3, #1
 8003086:	4a17      	ldr	r2, [pc, #92]	; (80030e4 <HAL_DMA_Abort_IT+0x20c>)
 8003088:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2201      	movs	r2, #1
 800308e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	2200      	movs	r2, #0
 8003096:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d003      	beq.n	80030aa <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030a6:	6878      	ldr	r0, [r7, #4]
 80030a8:	4798      	blx	r3
    } 
  }
  return status;
 80030aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80030ac:	4618      	mov	r0, r3
 80030ae:	3710      	adds	r7, #16
 80030b0:	46bd      	mov	sp, r7
 80030b2:	bd80      	pop	{r7, pc}
 80030b4:	40020080 	.word	0x40020080
 80030b8:	40020008 	.word	0x40020008
 80030bc:	4002001c 	.word	0x4002001c
 80030c0:	40020030 	.word	0x40020030
 80030c4:	40020044 	.word	0x40020044
 80030c8:	40020058 	.word	0x40020058
 80030cc:	4002006c 	.word	0x4002006c
 80030d0:	40020408 	.word	0x40020408
 80030d4:	4002041c 	.word	0x4002041c
 80030d8:	40020430 	.word	0x40020430
 80030dc:	40020444 	.word	0x40020444
 80030e0:	40020400 	.word	0x40020400
 80030e4:	40020000 	.word	0x40020000

080030e8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b084      	sub	sp, #16
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003104:	2204      	movs	r2, #4
 8003106:	409a      	lsls	r2, r3
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	4013      	ands	r3, r2
 800310c:	2b00      	cmp	r3, #0
 800310e:	f000 80f1 	beq.w	80032f4 <HAL_DMA_IRQHandler+0x20c>
 8003112:	68bb      	ldr	r3, [r7, #8]
 8003114:	f003 0304 	and.w	r3, r3, #4
 8003118:	2b00      	cmp	r3, #0
 800311a:	f000 80eb 	beq.w	80032f4 <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f003 0320 	and.w	r3, r3, #32
 8003128:	2b00      	cmp	r3, #0
 800312a:	d107      	bne.n	800313c <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	681a      	ldr	r2, [r3, #0]
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f022 0204 	bic.w	r2, r2, #4
 800313a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	461a      	mov	r2, r3
 8003142:	4b5f      	ldr	r3, [pc, #380]	; (80032c0 <HAL_DMA_IRQHandler+0x1d8>)
 8003144:	429a      	cmp	r2, r3
 8003146:	d958      	bls.n	80031fa <HAL_DMA_IRQHandler+0x112>
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	4a5d      	ldr	r2, [pc, #372]	; (80032c4 <HAL_DMA_IRQHandler+0x1dc>)
 800314e:	4293      	cmp	r3, r2
 8003150:	d04f      	beq.n	80031f2 <HAL_DMA_IRQHandler+0x10a>
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	4a5c      	ldr	r2, [pc, #368]	; (80032c8 <HAL_DMA_IRQHandler+0x1e0>)
 8003158:	4293      	cmp	r3, r2
 800315a:	d048      	beq.n	80031ee <HAL_DMA_IRQHandler+0x106>
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4a5a      	ldr	r2, [pc, #360]	; (80032cc <HAL_DMA_IRQHandler+0x1e4>)
 8003162:	4293      	cmp	r3, r2
 8003164:	d040      	beq.n	80031e8 <HAL_DMA_IRQHandler+0x100>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	4a59      	ldr	r2, [pc, #356]	; (80032d0 <HAL_DMA_IRQHandler+0x1e8>)
 800316c:	4293      	cmp	r3, r2
 800316e:	d038      	beq.n	80031e2 <HAL_DMA_IRQHandler+0xfa>
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	4a57      	ldr	r2, [pc, #348]	; (80032d4 <HAL_DMA_IRQHandler+0x1ec>)
 8003176:	4293      	cmp	r3, r2
 8003178:	d030      	beq.n	80031dc <HAL_DMA_IRQHandler+0xf4>
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4a56      	ldr	r2, [pc, #344]	; (80032d8 <HAL_DMA_IRQHandler+0x1f0>)
 8003180:	4293      	cmp	r3, r2
 8003182:	d028      	beq.n	80031d6 <HAL_DMA_IRQHandler+0xee>
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a4d      	ldr	r2, [pc, #308]	; (80032c0 <HAL_DMA_IRQHandler+0x1d8>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d020      	beq.n	80031d0 <HAL_DMA_IRQHandler+0xe8>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4a52      	ldr	r2, [pc, #328]	; (80032dc <HAL_DMA_IRQHandler+0x1f4>)
 8003194:	4293      	cmp	r3, r2
 8003196:	d019      	beq.n	80031cc <HAL_DMA_IRQHandler+0xe4>
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	4a50      	ldr	r2, [pc, #320]	; (80032e0 <HAL_DMA_IRQHandler+0x1f8>)
 800319e:	4293      	cmp	r3, r2
 80031a0:	d012      	beq.n	80031c8 <HAL_DMA_IRQHandler+0xe0>
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	4a4f      	ldr	r2, [pc, #316]	; (80032e4 <HAL_DMA_IRQHandler+0x1fc>)
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d00a      	beq.n	80031c2 <HAL_DMA_IRQHandler+0xda>
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4a4d      	ldr	r2, [pc, #308]	; (80032e8 <HAL_DMA_IRQHandler+0x200>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d102      	bne.n	80031bc <HAL_DMA_IRQHandler+0xd4>
 80031b6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80031ba:	e01b      	b.n	80031f4 <HAL_DMA_IRQHandler+0x10c>
 80031bc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80031c0:	e018      	b.n	80031f4 <HAL_DMA_IRQHandler+0x10c>
 80031c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80031c6:	e015      	b.n	80031f4 <HAL_DMA_IRQHandler+0x10c>
 80031c8:	2340      	movs	r3, #64	; 0x40
 80031ca:	e013      	b.n	80031f4 <HAL_DMA_IRQHandler+0x10c>
 80031cc:	2304      	movs	r3, #4
 80031ce:	e011      	b.n	80031f4 <HAL_DMA_IRQHandler+0x10c>
 80031d0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80031d4:	e00e      	b.n	80031f4 <HAL_DMA_IRQHandler+0x10c>
 80031d6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80031da:	e00b      	b.n	80031f4 <HAL_DMA_IRQHandler+0x10c>
 80031dc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80031e0:	e008      	b.n	80031f4 <HAL_DMA_IRQHandler+0x10c>
 80031e2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80031e6:	e005      	b.n	80031f4 <HAL_DMA_IRQHandler+0x10c>
 80031e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80031ec:	e002      	b.n	80031f4 <HAL_DMA_IRQHandler+0x10c>
 80031ee:	2340      	movs	r3, #64	; 0x40
 80031f0:	e000      	b.n	80031f4 <HAL_DMA_IRQHandler+0x10c>
 80031f2:	2304      	movs	r3, #4
 80031f4:	4a3d      	ldr	r2, [pc, #244]	; (80032ec <HAL_DMA_IRQHandler+0x204>)
 80031f6:	6053      	str	r3, [r2, #4]
 80031f8:	e057      	b.n	80032aa <HAL_DMA_IRQHandler+0x1c2>
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	4a31      	ldr	r2, [pc, #196]	; (80032c4 <HAL_DMA_IRQHandler+0x1dc>)
 8003200:	4293      	cmp	r3, r2
 8003202:	d04f      	beq.n	80032a4 <HAL_DMA_IRQHandler+0x1bc>
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4a2f      	ldr	r2, [pc, #188]	; (80032c8 <HAL_DMA_IRQHandler+0x1e0>)
 800320a:	4293      	cmp	r3, r2
 800320c:	d048      	beq.n	80032a0 <HAL_DMA_IRQHandler+0x1b8>
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	4a2e      	ldr	r2, [pc, #184]	; (80032cc <HAL_DMA_IRQHandler+0x1e4>)
 8003214:	4293      	cmp	r3, r2
 8003216:	d040      	beq.n	800329a <HAL_DMA_IRQHandler+0x1b2>
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	4a2c      	ldr	r2, [pc, #176]	; (80032d0 <HAL_DMA_IRQHandler+0x1e8>)
 800321e:	4293      	cmp	r3, r2
 8003220:	d038      	beq.n	8003294 <HAL_DMA_IRQHandler+0x1ac>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	4a2b      	ldr	r2, [pc, #172]	; (80032d4 <HAL_DMA_IRQHandler+0x1ec>)
 8003228:	4293      	cmp	r3, r2
 800322a:	d030      	beq.n	800328e <HAL_DMA_IRQHandler+0x1a6>
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4a29      	ldr	r2, [pc, #164]	; (80032d8 <HAL_DMA_IRQHandler+0x1f0>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d028      	beq.n	8003288 <HAL_DMA_IRQHandler+0x1a0>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4a21      	ldr	r2, [pc, #132]	; (80032c0 <HAL_DMA_IRQHandler+0x1d8>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d020      	beq.n	8003282 <HAL_DMA_IRQHandler+0x19a>
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4a25      	ldr	r2, [pc, #148]	; (80032dc <HAL_DMA_IRQHandler+0x1f4>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d019      	beq.n	800327e <HAL_DMA_IRQHandler+0x196>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4a24      	ldr	r2, [pc, #144]	; (80032e0 <HAL_DMA_IRQHandler+0x1f8>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d012      	beq.n	800327a <HAL_DMA_IRQHandler+0x192>
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a22      	ldr	r2, [pc, #136]	; (80032e4 <HAL_DMA_IRQHandler+0x1fc>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d00a      	beq.n	8003274 <HAL_DMA_IRQHandler+0x18c>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4a21      	ldr	r2, [pc, #132]	; (80032e8 <HAL_DMA_IRQHandler+0x200>)
 8003264:	4293      	cmp	r3, r2
 8003266:	d102      	bne.n	800326e <HAL_DMA_IRQHandler+0x186>
 8003268:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800326c:	e01b      	b.n	80032a6 <HAL_DMA_IRQHandler+0x1be>
 800326e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003272:	e018      	b.n	80032a6 <HAL_DMA_IRQHandler+0x1be>
 8003274:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003278:	e015      	b.n	80032a6 <HAL_DMA_IRQHandler+0x1be>
 800327a:	2340      	movs	r3, #64	; 0x40
 800327c:	e013      	b.n	80032a6 <HAL_DMA_IRQHandler+0x1be>
 800327e:	2304      	movs	r3, #4
 8003280:	e011      	b.n	80032a6 <HAL_DMA_IRQHandler+0x1be>
 8003282:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003286:	e00e      	b.n	80032a6 <HAL_DMA_IRQHandler+0x1be>
 8003288:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800328c:	e00b      	b.n	80032a6 <HAL_DMA_IRQHandler+0x1be>
 800328e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003292:	e008      	b.n	80032a6 <HAL_DMA_IRQHandler+0x1be>
 8003294:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003298:	e005      	b.n	80032a6 <HAL_DMA_IRQHandler+0x1be>
 800329a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800329e:	e002      	b.n	80032a6 <HAL_DMA_IRQHandler+0x1be>
 80032a0:	2340      	movs	r3, #64	; 0x40
 80032a2:	e000      	b.n	80032a6 <HAL_DMA_IRQHandler+0x1be>
 80032a4:	2304      	movs	r3, #4
 80032a6:	4a12      	ldr	r2, [pc, #72]	; (80032f0 <HAL_DMA_IRQHandler+0x208>)
 80032a8:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	f000 8136 	beq.w	8003520 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032b8:	6878      	ldr	r0, [r7, #4]
 80032ba:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80032bc:	e130      	b.n	8003520 <HAL_DMA_IRQHandler+0x438>
 80032be:	bf00      	nop
 80032c0:	40020080 	.word	0x40020080
 80032c4:	40020008 	.word	0x40020008
 80032c8:	4002001c 	.word	0x4002001c
 80032cc:	40020030 	.word	0x40020030
 80032d0:	40020044 	.word	0x40020044
 80032d4:	40020058 	.word	0x40020058
 80032d8:	4002006c 	.word	0x4002006c
 80032dc:	40020408 	.word	0x40020408
 80032e0:	4002041c 	.word	0x4002041c
 80032e4:	40020430 	.word	0x40020430
 80032e8:	40020444 	.word	0x40020444
 80032ec:	40020400 	.word	0x40020400
 80032f0:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032f8:	2202      	movs	r2, #2
 80032fa:	409a      	lsls	r2, r3
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	4013      	ands	r3, r2
 8003300:	2b00      	cmp	r3, #0
 8003302:	f000 80dd 	beq.w	80034c0 <HAL_DMA_IRQHandler+0x3d8>
 8003306:	68bb      	ldr	r3, [r7, #8]
 8003308:	f003 0302 	and.w	r3, r3, #2
 800330c:	2b00      	cmp	r3, #0
 800330e:	f000 80d7 	beq.w	80034c0 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f003 0320 	and.w	r3, r3, #32
 800331c:	2b00      	cmp	r3, #0
 800331e:	d10b      	bne.n	8003338 <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	681a      	ldr	r2, [r3, #0]
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f022 020a 	bic.w	r2, r2, #10
 800332e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2201      	movs	r2, #1
 8003334:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	461a      	mov	r2, r3
 800333e:	4b7b      	ldr	r3, [pc, #492]	; (800352c <HAL_DMA_IRQHandler+0x444>)
 8003340:	429a      	cmp	r2, r3
 8003342:	d958      	bls.n	80033f6 <HAL_DMA_IRQHandler+0x30e>
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	4a79      	ldr	r2, [pc, #484]	; (8003530 <HAL_DMA_IRQHandler+0x448>)
 800334a:	4293      	cmp	r3, r2
 800334c:	d04f      	beq.n	80033ee <HAL_DMA_IRQHandler+0x306>
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	4a78      	ldr	r2, [pc, #480]	; (8003534 <HAL_DMA_IRQHandler+0x44c>)
 8003354:	4293      	cmp	r3, r2
 8003356:	d048      	beq.n	80033ea <HAL_DMA_IRQHandler+0x302>
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	4a76      	ldr	r2, [pc, #472]	; (8003538 <HAL_DMA_IRQHandler+0x450>)
 800335e:	4293      	cmp	r3, r2
 8003360:	d040      	beq.n	80033e4 <HAL_DMA_IRQHandler+0x2fc>
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4a75      	ldr	r2, [pc, #468]	; (800353c <HAL_DMA_IRQHandler+0x454>)
 8003368:	4293      	cmp	r3, r2
 800336a:	d038      	beq.n	80033de <HAL_DMA_IRQHandler+0x2f6>
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	4a73      	ldr	r2, [pc, #460]	; (8003540 <HAL_DMA_IRQHandler+0x458>)
 8003372:	4293      	cmp	r3, r2
 8003374:	d030      	beq.n	80033d8 <HAL_DMA_IRQHandler+0x2f0>
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	4a72      	ldr	r2, [pc, #456]	; (8003544 <HAL_DMA_IRQHandler+0x45c>)
 800337c:	4293      	cmp	r3, r2
 800337e:	d028      	beq.n	80033d2 <HAL_DMA_IRQHandler+0x2ea>
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	4a69      	ldr	r2, [pc, #420]	; (800352c <HAL_DMA_IRQHandler+0x444>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d020      	beq.n	80033cc <HAL_DMA_IRQHandler+0x2e4>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	4a6e      	ldr	r2, [pc, #440]	; (8003548 <HAL_DMA_IRQHandler+0x460>)
 8003390:	4293      	cmp	r3, r2
 8003392:	d019      	beq.n	80033c8 <HAL_DMA_IRQHandler+0x2e0>
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4a6c      	ldr	r2, [pc, #432]	; (800354c <HAL_DMA_IRQHandler+0x464>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d012      	beq.n	80033c4 <HAL_DMA_IRQHandler+0x2dc>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	4a6b      	ldr	r2, [pc, #428]	; (8003550 <HAL_DMA_IRQHandler+0x468>)
 80033a4:	4293      	cmp	r3, r2
 80033a6:	d00a      	beq.n	80033be <HAL_DMA_IRQHandler+0x2d6>
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4a69      	ldr	r2, [pc, #420]	; (8003554 <HAL_DMA_IRQHandler+0x46c>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d102      	bne.n	80033b8 <HAL_DMA_IRQHandler+0x2d0>
 80033b2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80033b6:	e01b      	b.n	80033f0 <HAL_DMA_IRQHandler+0x308>
 80033b8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80033bc:	e018      	b.n	80033f0 <HAL_DMA_IRQHandler+0x308>
 80033be:	f44f 7300 	mov.w	r3, #512	; 0x200
 80033c2:	e015      	b.n	80033f0 <HAL_DMA_IRQHandler+0x308>
 80033c4:	2320      	movs	r3, #32
 80033c6:	e013      	b.n	80033f0 <HAL_DMA_IRQHandler+0x308>
 80033c8:	2302      	movs	r3, #2
 80033ca:	e011      	b.n	80033f0 <HAL_DMA_IRQHandler+0x308>
 80033cc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80033d0:	e00e      	b.n	80033f0 <HAL_DMA_IRQHandler+0x308>
 80033d2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80033d6:	e00b      	b.n	80033f0 <HAL_DMA_IRQHandler+0x308>
 80033d8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80033dc:	e008      	b.n	80033f0 <HAL_DMA_IRQHandler+0x308>
 80033de:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80033e2:	e005      	b.n	80033f0 <HAL_DMA_IRQHandler+0x308>
 80033e4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80033e8:	e002      	b.n	80033f0 <HAL_DMA_IRQHandler+0x308>
 80033ea:	2320      	movs	r3, #32
 80033ec:	e000      	b.n	80033f0 <HAL_DMA_IRQHandler+0x308>
 80033ee:	2302      	movs	r3, #2
 80033f0:	4a59      	ldr	r2, [pc, #356]	; (8003558 <HAL_DMA_IRQHandler+0x470>)
 80033f2:	6053      	str	r3, [r2, #4]
 80033f4:	e057      	b.n	80034a6 <HAL_DMA_IRQHandler+0x3be>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4a4d      	ldr	r2, [pc, #308]	; (8003530 <HAL_DMA_IRQHandler+0x448>)
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d04f      	beq.n	80034a0 <HAL_DMA_IRQHandler+0x3b8>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a4b      	ldr	r2, [pc, #300]	; (8003534 <HAL_DMA_IRQHandler+0x44c>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d048      	beq.n	800349c <HAL_DMA_IRQHandler+0x3b4>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4a4a      	ldr	r2, [pc, #296]	; (8003538 <HAL_DMA_IRQHandler+0x450>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d040      	beq.n	8003496 <HAL_DMA_IRQHandler+0x3ae>
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a48      	ldr	r2, [pc, #288]	; (800353c <HAL_DMA_IRQHandler+0x454>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d038      	beq.n	8003490 <HAL_DMA_IRQHandler+0x3a8>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4a47      	ldr	r2, [pc, #284]	; (8003540 <HAL_DMA_IRQHandler+0x458>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d030      	beq.n	800348a <HAL_DMA_IRQHandler+0x3a2>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a45      	ldr	r2, [pc, #276]	; (8003544 <HAL_DMA_IRQHandler+0x45c>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d028      	beq.n	8003484 <HAL_DMA_IRQHandler+0x39c>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	4a3d      	ldr	r2, [pc, #244]	; (800352c <HAL_DMA_IRQHandler+0x444>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d020      	beq.n	800347e <HAL_DMA_IRQHandler+0x396>
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4a41      	ldr	r2, [pc, #260]	; (8003548 <HAL_DMA_IRQHandler+0x460>)
 8003442:	4293      	cmp	r3, r2
 8003444:	d019      	beq.n	800347a <HAL_DMA_IRQHandler+0x392>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a40      	ldr	r2, [pc, #256]	; (800354c <HAL_DMA_IRQHandler+0x464>)
 800344c:	4293      	cmp	r3, r2
 800344e:	d012      	beq.n	8003476 <HAL_DMA_IRQHandler+0x38e>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a3e      	ldr	r2, [pc, #248]	; (8003550 <HAL_DMA_IRQHandler+0x468>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d00a      	beq.n	8003470 <HAL_DMA_IRQHandler+0x388>
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	4a3d      	ldr	r2, [pc, #244]	; (8003554 <HAL_DMA_IRQHandler+0x46c>)
 8003460:	4293      	cmp	r3, r2
 8003462:	d102      	bne.n	800346a <HAL_DMA_IRQHandler+0x382>
 8003464:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003468:	e01b      	b.n	80034a2 <HAL_DMA_IRQHandler+0x3ba>
 800346a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800346e:	e018      	b.n	80034a2 <HAL_DMA_IRQHandler+0x3ba>
 8003470:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003474:	e015      	b.n	80034a2 <HAL_DMA_IRQHandler+0x3ba>
 8003476:	2320      	movs	r3, #32
 8003478:	e013      	b.n	80034a2 <HAL_DMA_IRQHandler+0x3ba>
 800347a:	2302      	movs	r3, #2
 800347c:	e011      	b.n	80034a2 <HAL_DMA_IRQHandler+0x3ba>
 800347e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003482:	e00e      	b.n	80034a2 <HAL_DMA_IRQHandler+0x3ba>
 8003484:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003488:	e00b      	b.n	80034a2 <HAL_DMA_IRQHandler+0x3ba>
 800348a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800348e:	e008      	b.n	80034a2 <HAL_DMA_IRQHandler+0x3ba>
 8003490:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003494:	e005      	b.n	80034a2 <HAL_DMA_IRQHandler+0x3ba>
 8003496:	f44f 7300 	mov.w	r3, #512	; 0x200
 800349a:	e002      	b.n	80034a2 <HAL_DMA_IRQHandler+0x3ba>
 800349c:	2320      	movs	r3, #32
 800349e:	e000      	b.n	80034a2 <HAL_DMA_IRQHandler+0x3ba>
 80034a0:	2302      	movs	r3, #2
 80034a2:	4a2e      	ldr	r2, [pc, #184]	; (800355c <HAL_DMA_IRQHandler+0x474>)
 80034a4:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2200      	movs	r2, #0
 80034aa:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d034      	beq.n	8003520 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034ba:	6878      	ldr	r0, [r7, #4]
 80034bc:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80034be:	e02f      	b.n	8003520 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034c4:	2208      	movs	r2, #8
 80034c6:	409a      	lsls	r2, r3
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	4013      	ands	r3, r2
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d028      	beq.n	8003522 <HAL_DMA_IRQHandler+0x43a>
 80034d0:	68bb      	ldr	r3, [r7, #8]
 80034d2:	f003 0308 	and.w	r3, r3, #8
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d023      	beq.n	8003522 <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	681a      	ldr	r2, [r3, #0]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f022 020e 	bic.w	r2, r2, #14
 80034e8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034f2:	2101      	movs	r1, #1
 80034f4:	fa01 f202 	lsl.w	r2, r1, r2
 80034f8:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	2201      	movs	r2, #1
 80034fe:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2201      	movs	r2, #1
 8003504:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2200      	movs	r2, #0
 800350c:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003514:	2b00      	cmp	r3, #0
 8003516:	d004      	beq.n	8003522 <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800351c:	6878      	ldr	r0, [r7, #4]
 800351e:	4798      	blx	r3
    }
  }
  return;
 8003520:	bf00      	nop
 8003522:	bf00      	nop
}
 8003524:	3710      	adds	r7, #16
 8003526:	46bd      	mov	sp, r7
 8003528:	bd80      	pop	{r7, pc}
 800352a:	bf00      	nop
 800352c:	40020080 	.word	0x40020080
 8003530:	40020008 	.word	0x40020008
 8003534:	4002001c 	.word	0x4002001c
 8003538:	40020030 	.word	0x40020030
 800353c:	40020044 	.word	0x40020044
 8003540:	40020058 	.word	0x40020058
 8003544:	4002006c 	.word	0x4002006c
 8003548:	40020408 	.word	0x40020408
 800354c:	4002041c 	.word	0x4002041c
 8003550:	40020430 	.word	0x40020430
 8003554:	40020444 	.word	0x40020444
 8003558:	40020400 	.word	0x40020400
 800355c:	40020000 	.word	0x40020000

08003560 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003560:	b480      	push	{r7}
 8003562:	b085      	sub	sp, #20
 8003564:	af00      	add	r7, sp, #0
 8003566:	60f8      	str	r0, [r7, #12]
 8003568:	60b9      	str	r1, [r7, #8]
 800356a:	607a      	str	r2, [r7, #4]
 800356c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003576:	2101      	movs	r1, #1
 8003578:	fa01 f202 	lsl.w	r2, r1, r2
 800357c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	683a      	ldr	r2, [r7, #0]
 8003584:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	685b      	ldr	r3, [r3, #4]
 800358a:	2b10      	cmp	r3, #16
 800358c:	d108      	bne.n	80035a0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	687a      	ldr	r2, [r7, #4]
 8003594:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	68ba      	ldr	r2, [r7, #8]
 800359c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800359e:	e007      	b.n	80035b0 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	68ba      	ldr	r2, [r7, #8]
 80035a6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	687a      	ldr	r2, [r7, #4]
 80035ae:	60da      	str	r2, [r3, #12]
}
 80035b0:	bf00      	nop
 80035b2:	3714      	adds	r7, #20
 80035b4:	46bd      	mov	sp, r7
 80035b6:	bc80      	pop	{r7}
 80035b8:	4770      	bx	lr
	...

080035bc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80035bc:	b480      	push	{r7}
 80035be:	b08b      	sub	sp, #44	; 0x2c
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
 80035c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80035c6:	2300      	movs	r3, #0
 80035c8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80035ca:	2300      	movs	r3, #0
 80035cc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80035ce:	e179      	b.n	80038c4 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80035d0:	2201      	movs	r2, #1
 80035d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035d4:	fa02 f303 	lsl.w	r3, r2, r3
 80035d8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	69fa      	ldr	r2, [r7, #28]
 80035e0:	4013      	ands	r3, r2
 80035e2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80035e4:	69ba      	ldr	r2, [r7, #24]
 80035e6:	69fb      	ldr	r3, [r7, #28]
 80035e8:	429a      	cmp	r2, r3
 80035ea:	f040 8168 	bne.w	80038be <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	685b      	ldr	r3, [r3, #4]
 80035f2:	4a96      	ldr	r2, [pc, #600]	; (800384c <HAL_GPIO_Init+0x290>)
 80035f4:	4293      	cmp	r3, r2
 80035f6:	d05e      	beq.n	80036b6 <HAL_GPIO_Init+0xfa>
 80035f8:	4a94      	ldr	r2, [pc, #592]	; (800384c <HAL_GPIO_Init+0x290>)
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d875      	bhi.n	80036ea <HAL_GPIO_Init+0x12e>
 80035fe:	4a94      	ldr	r2, [pc, #592]	; (8003850 <HAL_GPIO_Init+0x294>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d058      	beq.n	80036b6 <HAL_GPIO_Init+0xfa>
 8003604:	4a92      	ldr	r2, [pc, #584]	; (8003850 <HAL_GPIO_Init+0x294>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d86f      	bhi.n	80036ea <HAL_GPIO_Init+0x12e>
 800360a:	4a92      	ldr	r2, [pc, #584]	; (8003854 <HAL_GPIO_Init+0x298>)
 800360c:	4293      	cmp	r3, r2
 800360e:	d052      	beq.n	80036b6 <HAL_GPIO_Init+0xfa>
 8003610:	4a90      	ldr	r2, [pc, #576]	; (8003854 <HAL_GPIO_Init+0x298>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d869      	bhi.n	80036ea <HAL_GPIO_Init+0x12e>
 8003616:	4a90      	ldr	r2, [pc, #576]	; (8003858 <HAL_GPIO_Init+0x29c>)
 8003618:	4293      	cmp	r3, r2
 800361a:	d04c      	beq.n	80036b6 <HAL_GPIO_Init+0xfa>
 800361c:	4a8e      	ldr	r2, [pc, #568]	; (8003858 <HAL_GPIO_Init+0x29c>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d863      	bhi.n	80036ea <HAL_GPIO_Init+0x12e>
 8003622:	4a8e      	ldr	r2, [pc, #568]	; (800385c <HAL_GPIO_Init+0x2a0>)
 8003624:	4293      	cmp	r3, r2
 8003626:	d046      	beq.n	80036b6 <HAL_GPIO_Init+0xfa>
 8003628:	4a8c      	ldr	r2, [pc, #560]	; (800385c <HAL_GPIO_Init+0x2a0>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d85d      	bhi.n	80036ea <HAL_GPIO_Init+0x12e>
 800362e:	2b12      	cmp	r3, #18
 8003630:	d82a      	bhi.n	8003688 <HAL_GPIO_Init+0xcc>
 8003632:	2b12      	cmp	r3, #18
 8003634:	d859      	bhi.n	80036ea <HAL_GPIO_Init+0x12e>
 8003636:	a201      	add	r2, pc, #4	; (adr r2, 800363c <HAL_GPIO_Init+0x80>)
 8003638:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800363c:	080036b7 	.word	0x080036b7
 8003640:	08003691 	.word	0x08003691
 8003644:	080036a3 	.word	0x080036a3
 8003648:	080036e5 	.word	0x080036e5
 800364c:	080036eb 	.word	0x080036eb
 8003650:	080036eb 	.word	0x080036eb
 8003654:	080036eb 	.word	0x080036eb
 8003658:	080036eb 	.word	0x080036eb
 800365c:	080036eb 	.word	0x080036eb
 8003660:	080036eb 	.word	0x080036eb
 8003664:	080036eb 	.word	0x080036eb
 8003668:	080036eb 	.word	0x080036eb
 800366c:	080036eb 	.word	0x080036eb
 8003670:	080036eb 	.word	0x080036eb
 8003674:	080036eb 	.word	0x080036eb
 8003678:	080036eb 	.word	0x080036eb
 800367c:	080036eb 	.word	0x080036eb
 8003680:	08003699 	.word	0x08003699
 8003684:	080036ad 	.word	0x080036ad
 8003688:	4a75      	ldr	r2, [pc, #468]	; (8003860 <HAL_GPIO_Init+0x2a4>)
 800368a:	4293      	cmp	r3, r2
 800368c:	d013      	beq.n	80036b6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800368e:	e02c      	b.n	80036ea <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	68db      	ldr	r3, [r3, #12]
 8003694:	623b      	str	r3, [r7, #32]
          break;
 8003696:	e029      	b.n	80036ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003698:	683b      	ldr	r3, [r7, #0]
 800369a:	68db      	ldr	r3, [r3, #12]
 800369c:	3304      	adds	r3, #4
 800369e:	623b      	str	r3, [r7, #32]
          break;
 80036a0:	e024      	b.n	80036ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	68db      	ldr	r3, [r3, #12]
 80036a6:	3308      	adds	r3, #8
 80036a8:	623b      	str	r3, [r7, #32]
          break;
 80036aa:	e01f      	b.n	80036ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	68db      	ldr	r3, [r3, #12]
 80036b0:	330c      	adds	r3, #12
 80036b2:	623b      	str	r3, [r7, #32]
          break;
 80036b4:	e01a      	b.n	80036ec <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	689b      	ldr	r3, [r3, #8]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d102      	bne.n	80036c4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80036be:	2304      	movs	r3, #4
 80036c0:	623b      	str	r3, [r7, #32]
          break;
 80036c2:	e013      	b.n	80036ec <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	689b      	ldr	r3, [r3, #8]
 80036c8:	2b01      	cmp	r3, #1
 80036ca:	d105      	bne.n	80036d8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80036cc:	2308      	movs	r3, #8
 80036ce:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	69fa      	ldr	r2, [r7, #28]
 80036d4:	611a      	str	r2, [r3, #16]
          break;
 80036d6:	e009      	b.n	80036ec <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80036d8:	2308      	movs	r3, #8
 80036da:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	69fa      	ldr	r2, [r7, #28]
 80036e0:	615a      	str	r2, [r3, #20]
          break;
 80036e2:	e003      	b.n	80036ec <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80036e4:	2300      	movs	r3, #0
 80036e6:	623b      	str	r3, [r7, #32]
          break;
 80036e8:	e000      	b.n	80036ec <HAL_GPIO_Init+0x130>
          break;
 80036ea:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80036ec:	69bb      	ldr	r3, [r7, #24]
 80036ee:	2bff      	cmp	r3, #255	; 0xff
 80036f0:	d801      	bhi.n	80036f6 <HAL_GPIO_Init+0x13a>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	e001      	b.n	80036fa <HAL_GPIO_Init+0x13e>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	3304      	adds	r3, #4
 80036fa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80036fc:	69bb      	ldr	r3, [r7, #24]
 80036fe:	2bff      	cmp	r3, #255	; 0xff
 8003700:	d802      	bhi.n	8003708 <HAL_GPIO_Init+0x14c>
 8003702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003704:	009b      	lsls	r3, r3, #2
 8003706:	e002      	b.n	800370e <HAL_GPIO_Init+0x152>
 8003708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800370a:	3b08      	subs	r3, #8
 800370c:	009b      	lsls	r3, r3, #2
 800370e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003710:	697b      	ldr	r3, [r7, #20]
 8003712:	681a      	ldr	r2, [r3, #0]
 8003714:	210f      	movs	r1, #15
 8003716:	693b      	ldr	r3, [r7, #16]
 8003718:	fa01 f303 	lsl.w	r3, r1, r3
 800371c:	43db      	mvns	r3, r3
 800371e:	401a      	ands	r2, r3
 8003720:	6a39      	ldr	r1, [r7, #32]
 8003722:	693b      	ldr	r3, [r7, #16]
 8003724:	fa01 f303 	lsl.w	r3, r1, r3
 8003728:	431a      	orrs	r2, r3
 800372a:	697b      	ldr	r3, [r7, #20]
 800372c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	685b      	ldr	r3, [r3, #4]
 8003732:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003736:	2b00      	cmp	r3, #0
 8003738:	f000 80c1 	beq.w	80038be <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800373c:	4b49      	ldr	r3, [pc, #292]	; (8003864 <HAL_GPIO_Init+0x2a8>)
 800373e:	699b      	ldr	r3, [r3, #24]
 8003740:	4a48      	ldr	r2, [pc, #288]	; (8003864 <HAL_GPIO_Init+0x2a8>)
 8003742:	f043 0301 	orr.w	r3, r3, #1
 8003746:	6193      	str	r3, [r2, #24]
 8003748:	4b46      	ldr	r3, [pc, #280]	; (8003864 <HAL_GPIO_Init+0x2a8>)
 800374a:	699b      	ldr	r3, [r3, #24]
 800374c:	f003 0301 	and.w	r3, r3, #1
 8003750:	60bb      	str	r3, [r7, #8]
 8003752:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003754:	4a44      	ldr	r2, [pc, #272]	; (8003868 <HAL_GPIO_Init+0x2ac>)
 8003756:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003758:	089b      	lsrs	r3, r3, #2
 800375a:	3302      	adds	r3, #2
 800375c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003760:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003764:	f003 0303 	and.w	r3, r3, #3
 8003768:	009b      	lsls	r3, r3, #2
 800376a:	220f      	movs	r2, #15
 800376c:	fa02 f303 	lsl.w	r3, r2, r3
 8003770:	43db      	mvns	r3, r3
 8003772:	68fa      	ldr	r2, [r7, #12]
 8003774:	4013      	ands	r3, r2
 8003776:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	4a3c      	ldr	r2, [pc, #240]	; (800386c <HAL_GPIO_Init+0x2b0>)
 800377c:	4293      	cmp	r3, r2
 800377e:	d01f      	beq.n	80037c0 <HAL_GPIO_Init+0x204>
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	4a3b      	ldr	r2, [pc, #236]	; (8003870 <HAL_GPIO_Init+0x2b4>)
 8003784:	4293      	cmp	r3, r2
 8003786:	d019      	beq.n	80037bc <HAL_GPIO_Init+0x200>
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	4a3a      	ldr	r2, [pc, #232]	; (8003874 <HAL_GPIO_Init+0x2b8>)
 800378c:	4293      	cmp	r3, r2
 800378e:	d013      	beq.n	80037b8 <HAL_GPIO_Init+0x1fc>
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	4a39      	ldr	r2, [pc, #228]	; (8003878 <HAL_GPIO_Init+0x2bc>)
 8003794:	4293      	cmp	r3, r2
 8003796:	d00d      	beq.n	80037b4 <HAL_GPIO_Init+0x1f8>
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	4a38      	ldr	r2, [pc, #224]	; (800387c <HAL_GPIO_Init+0x2c0>)
 800379c:	4293      	cmp	r3, r2
 800379e:	d007      	beq.n	80037b0 <HAL_GPIO_Init+0x1f4>
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	4a37      	ldr	r2, [pc, #220]	; (8003880 <HAL_GPIO_Init+0x2c4>)
 80037a4:	4293      	cmp	r3, r2
 80037a6:	d101      	bne.n	80037ac <HAL_GPIO_Init+0x1f0>
 80037a8:	2305      	movs	r3, #5
 80037aa:	e00a      	b.n	80037c2 <HAL_GPIO_Init+0x206>
 80037ac:	2306      	movs	r3, #6
 80037ae:	e008      	b.n	80037c2 <HAL_GPIO_Init+0x206>
 80037b0:	2304      	movs	r3, #4
 80037b2:	e006      	b.n	80037c2 <HAL_GPIO_Init+0x206>
 80037b4:	2303      	movs	r3, #3
 80037b6:	e004      	b.n	80037c2 <HAL_GPIO_Init+0x206>
 80037b8:	2302      	movs	r3, #2
 80037ba:	e002      	b.n	80037c2 <HAL_GPIO_Init+0x206>
 80037bc:	2301      	movs	r3, #1
 80037be:	e000      	b.n	80037c2 <HAL_GPIO_Init+0x206>
 80037c0:	2300      	movs	r3, #0
 80037c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037c4:	f002 0203 	and.w	r2, r2, #3
 80037c8:	0092      	lsls	r2, r2, #2
 80037ca:	4093      	lsls	r3, r2
 80037cc:	68fa      	ldr	r2, [r7, #12]
 80037ce:	4313      	orrs	r3, r2
 80037d0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80037d2:	4925      	ldr	r1, [pc, #148]	; (8003868 <HAL_GPIO_Init+0x2ac>)
 80037d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037d6:	089b      	lsrs	r3, r3, #2
 80037d8:	3302      	adds	r3, #2
 80037da:	68fa      	ldr	r2, [r7, #12]
 80037dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	685b      	ldr	r3, [r3, #4]
 80037e4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d006      	beq.n	80037fa <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80037ec:	4b25      	ldr	r3, [pc, #148]	; (8003884 <HAL_GPIO_Init+0x2c8>)
 80037ee:	689a      	ldr	r2, [r3, #8]
 80037f0:	4924      	ldr	r1, [pc, #144]	; (8003884 <HAL_GPIO_Init+0x2c8>)
 80037f2:	69bb      	ldr	r3, [r7, #24]
 80037f4:	4313      	orrs	r3, r2
 80037f6:	608b      	str	r3, [r1, #8]
 80037f8:	e006      	b.n	8003808 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80037fa:	4b22      	ldr	r3, [pc, #136]	; (8003884 <HAL_GPIO_Init+0x2c8>)
 80037fc:	689a      	ldr	r2, [r3, #8]
 80037fe:	69bb      	ldr	r3, [r7, #24]
 8003800:	43db      	mvns	r3, r3
 8003802:	4920      	ldr	r1, [pc, #128]	; (8003884 <HAL_GPIO_Init+0x2c8>)
 8003804:	4013      	ands	r3, r2
 8003806:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003808:	683b      	ldr	r3, [r7, #0]
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003810:	2b00      	cmp	r3, #0
 8003812:	d006      	beq.n	8003822 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003814:	4b1b      	ldr	r3, [pc, #108]	; (8003884 <HAL_GPIO_Init+0x2c8>)
 8003816:	68da      	ldr	r2, [r3, #12]
 8003818:	491a      	ldr	r1, [pc, #104]	; (8003884 <HAL_GPIO_Init+0x2c8>)
 800381a:	69bb      	ldr	r3, [r7, #24]
 800381c:	4313      	orrs	r3, r2
 800381e:	60cb      	str	r3, [r1, #12]
 8003820:	e006      	b.n	8003830 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003822:	4b18      	ldr	r3, [pc, #96]	; (8003884 <HAL_GPIO_Init+0x2c8>)
 8003824:	68da      	ldr	r2, [r3, #12]
 8003826:	69bb      	ldr	r3, [r7, #24]
 8003828:	43db      	mvns	r3, r3
 800382a:	4916      	ldr	r1, [pc, #88]	; (8003884 <HAL_GPIO_Init+0x2c8>)
 800382c:	4013      	ands	r3, r2
 800382e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	685b      	ldr	r3, [r3, #4]
 8003834:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003838:	2b00      	cmp	r3, #0
 800383a:	d025      	beq.n	8003888 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800383c:	4b11      	ldr	r3, [pc, #68]	; (8003884 <HAL_GPIO_Init+0x2c8>)
 800383e:	685a      	ldr	r2, [r3, #4]
 8003840:	4910      	ldr	r1, [pc, #64]	; (8003884 <HAL_GPIO_Init+0x2c8>)
 8003842:	69bb      	ldr	r3, [r7, #24]
 8003844:	4313      	orrs	r3, r2
 8003846:	604b      	str	r3, [r1, #4]
 8003848:	e025      	b.n	8003896 <HAL_GPIO_Init+0x2da>
 800384a:	bf00      	nop
 800384c:	10320000 	.word	0x10320000
 8003850:	10310000 	.word	0x10310000
 8003854:	10220000 	.word	0x10220000
 8003858:	10210000 	.word	0x10210000
 800385c:	10120000 	.word	0x10120000
 8003860:	10110000 	.word	0x10110000
 8003864:	40021000 	.word	0x40021000
 8003868:	40010000 	.word	0x40010000
 800386c:	40010800 	.word	0x40010800
 8003870:	40010c00 	.word	0x40010c00
 8003874:	40011000 	.word	0x40011000
 8003878:	40011400 	.word	0x40011400
 800387c:	40011800 	.word	0x40011800
 8003880:	40011c00 	.word	0x40011c00
 8003884:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003888:	4b15      	ldr	r3, [pc, #84]	; (80038e0 <HAL_GPIO_Init+0x324>)
 800388a:	685a      	ldr	r2, [r3, #4]
 800388c:	69bb      	ldr	r3, [r7, #24]
 800388e:	43db      	mvns	r3, r3
 8003890:	4913      	ldr	r1, [pc, #76]	; (80038e0 <HAL_GPIO_Init+0x324>)
 8003892:	4013      	ands	r3, r2
 8003894:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d006      	beq.n	80038b0 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80038a2:	4b0f      	ldr	r3, [pc, #60]	; (80038e0 <HAL_GPIO_Init+0x324>)
 80038a4:	681a      	ldr	r2, [r3, #0]
 80038a6:	490e      	ldr	r1, [pc, #56]	; (80038e0 <HAL_GPIO_Init+0x324>)
 80038a8:	69bb      	ldr	r3, [r7, #24]
 80038aa:	4313      	orrs	r3, r2
 80038ac:	600b      	str	r3, [r1, #0]
 80038ae:	e006      	b.n	80038be <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80038b0:	4b0b      	ldr	r3, [pc, #44]	; (80038e0 <HAL_GPIO_Init+0x324>)
 80038b2:	681a      	ldr	r2, [r3, #0]
 80038b4:	69bb      	ldr	r3, [r7, #24]
 80038b6:	43db      	mvns	r3, r3
 80038b8:	4909      	ldr	r1, [pc, #36]	; (80038e0 <HAL_GPIO_Init+0x324>)
 80038ba:	4013      	ands	r3, r2
 80038bc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80038be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038c0:	3301      	adds	r3, #1
 80038c2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	681a      	ldr	r2, [r3, #0]
 80038c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038ca:	fa22 f303 	lsr.w	r3, r2, r3
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	f47f ae7e 	bne.w	80035d0 <HAL_GPIO_Init+0x14>
  }
}
 80038d4:	bf00      	nop
 80038d6:	bf00      	nop
 80038d8:	372c      	adds	r7, #44	; 0x2c
 80038da:	46bd      	mov	sp, r7
 80038dc:	bc80      	pop	{r7}
 80038de:	4770      	bx	lr
 80038e0:	40010400 	.word	0x40010400

080038e4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80038e4:	b480      	push	{r7}
 80038e6:	b085      	sub	sp, #20
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
 80038ec:	460b      	mov	r3, r1
 80038ee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	689a      	ldr	r2, [r3, #8]
 80038f4:	887b      	ldrh	r3, [r7, #2]
 80038f6:	4013      	ands	r3, r2
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d002      	beq.n	8003902 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80038fc:	2301      	movs	r3, #1
 80038fe:	73fb      	strb	r3, [r7, #15]
 8003900:	e001      	b.n	8003906 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003902:	2300      	movs	r3, #0
 8003904:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003906:	7bfb      	ldrb	r3, [r7, #15]
}
 8003908:	4618      	mov	r0, r3
 800390a:	3714      	adds	r7, #20
 800390c:	46bd      	mov	sp, r7
 800390e:	bc80      	pop	{r7}
 8003910:	4770      	bx	lr

08003912 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003912:	b480      	push	{r7}
 8003914:	b083      	sub	sp, #12
 8003916:	af00      	add	r7, sp, #0
 8003918:	6078      	str	r0, [r7, #4]
 800391a:	460b      	mov	r3, r1
 800391c:	807b      	strh	r3, [r7, #2]
 800391e:	4613      	mov	r3, r2
 8003920:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003922:	787b      	ldrb	r3, [r7, #1]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d003      	beq.n	8003930 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003928:	887a      	ldrh	r2, [r7, #2]
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800392e:	e003      	b.n	8003938 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003930:	887b      	ldrh	r3, [r7, #2]
 8003932:	041a      	lsls	r2, r3, #16
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	611a      	str	r2, [r3, #16]
}
 8003938:	bf00      	nop
 800393a:	370c      	adds	r7, #12
 800393c:	46bd      	mov	sp, r7
 800393e:	bc80      	pop	{r7}
 8003940:	4770      	bx	lr
	...

08003944 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b084      	sub	sp, #16
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d101      	bne.n	8003956 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003952:	2301      	movs	r3, #1
 8003954:	e12b      	b.n	8003bae <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800395c:	b2db      	uxtb	r3, r3
 800395e:	2b00      	cmp	r3, #0
 8003960:	d106      	bne.n	8003970 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2200      	movs	r2, #0
 8003966:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800396a:	6878      	ldr	r0, [r7, #4]
 800396c:	f7fe fc7e 	bl	800226c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2224      	movs	r2, #36	; 0x24
 8003974:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	681a      	ldr	r2, [r3, #0]
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f022 0201 	bic.w	r2, r2, #1
 8003986:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	681a      	ldr	r2, [r3, #0]
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003996:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	681a      	ldr	r2, [r3, #0]
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80039a6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80039a8:	f001 fbd6 	bl	8005158 <HAL_RCC_GetPCLK1Freq>
 80039ac:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	685b      	ldr	r3, [r3, #4]
 80039b2:	4a81      	ldr	r2, [pc, #516]	; (8003bb8 <HAL_I2C_Init+0x274>)
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d807      	bhi.n	80039c8 <HAL_I2C_Init+0x84>
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	4a80      	ldr	r2, [pc, #512]	; (8003bbc <HAL_I2C_Init+0x278>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	bf94      	ite	ls
 80039c0:	2301      	movls	r3, #1
 80039c2:	2300      	movhi	r3, #0
 80039c4:	b2db      	uxtb	r3, r3
 80039c6:	e006      	b.n	80039d6 <HAL_I2C_Init+0x92>
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	4a7d      	ldr	r2, [pc, #500]	; (8003bc0 <HAL_I2C_Init+0x27c>)
 80039cc:	4293      	cmp	r3, r2
 80039ce:	bf94      	ite	ls
 80039d0:	2301      	movls	r3, #1
 80039d2:	2300      	movhi	r3, #0
 80039d4:	b2db      	uxtb	r3, r3
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d001      	beq.n	80039de <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80039da:	2301      	movs	r3, #1
 80039dc:	e0e7      	b.n	8003bae <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	4a78      	ldr	r2, [pc, #480]	; (8003bc4 <HAL_I2C_Init+0x280>)
 80039e2:	fba2 2303 	umull	r2, r3, r2, r3
 80039e6:	0c9b      	lsrs	r3, r3, #18
 80039e8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	68ba      	ldr	r2, [r7, #8]
 80039fa:	430a      	orrs	r2, r1
 80039fc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	6a1b      	ldr	r3, [r3, #32]
 8003a04:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	685b      	ldr	r3, [r3, #4]
 8003a0c:	4a6a      	ldr	r2, [pc, #424]	; (8003bb8 <HAL_I2C_Init+0x274>)
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d802      	bhi.n	8003a18 <HAL_I2C_Init+0xd4>
 8003a12:	68bb      	ldr	r3, [r7, #8]
 8003a14:	3301      	adds	r3, #1
 8003a16:	e009      	b.n	8003a2c <HAL_I2C_Init+0xe8>
 8003a18:	68bb      	ldr	r3, [r7, #8]
 8003a1a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003a1e:	fb02 f303 	mul.w	r3, r2, r3
 8003a22:	4a69      	ldr	r2, [pc, #420]	; (8003bc8 <HAL_I2C_Init+0x284>)
 8003a24:	fba2 2303 	umull	r2, r3, r2, r3
 8003a28:	099b      	lsrs	r3, r3, #6
 8003a2a:	3301      	adds	r3, #1
 8003a2c:	687a      	ldr	r2, [r7, #4]
 8003a2e:	6812      	ldr	r2, [r2, #0]
 8003a30:	430b      	orrs	r3, r1
 8003a32:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	69db      	ldr	r3, [r3, #28]
 8003a3a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003a3e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	685b      	ldr	r3, [r3, #4]
 8003a46:	495c      	ldr	r1, [pc, #368]	; (8003bb8 <HAL_I2C_Init+0x274>)
 8003a48:	428b      	cmp	r3, r1
 8003a4a:	d819      	bhi.n	8003a80 <HAL_I2C_Init+0x13c>
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	1e59      	subs	r1, r3, #1
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	005b      	lsls	r3, r3, #1
 8003a56:	fbb1 f3f3 	udiv	r3, r1, r3
 8003a5a:	1c59      	adds	r1, r3, #1
 8003a5c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003a60:	400b      	ands	r3, r1
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d00a      	beq.n	8003a7c <HAL_I2C_Init+0x138>
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	1e59      	subs	r1, r3, #1
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	005b      	lsls	r3, r3, #1
 8003a70:	fbb1 f3f3 	udiv	r3, r1, r3
 8003a74:	3301      	adds	r3, #1
 8003a76:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a7a:	e051      	b.n	8003b20 <HAL_I2C_Init+0x1dc>
 8003a7c:	2304      	movs	r3, #4
 8003a7e:	e04f      	b.n	8003b20 <HAL_I2C_Init+0x1dc>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	689b      	ldr	r3, [r3, #8]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d111      	bne.n	8003aac <HAL_I2C_Init+0x168>
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	1e58      	subs	r0, r3, #1
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6859      	ldr	r1, [r3, #4]
 8003a90:	460b      	mov	r3, r1
 8003a92:	005b      	lsls	r3, r3, #1
 8003a94:	440b      	add	r3, r1
 8003a96:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a9a:	3301      	adds	r3, #1
 8003a9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	bf0c      	ite	eq
 8003aa4:	2301      	moveq	r3, #1
 8003aa6:	2300      	movne	r3, #0
 8003aa8:	b2db      	uxtb	r3, r3
 8003aaa:	e012      	b.n	8003ad2 <HAL_I2C_Init+0x18e>
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	1e58      	subs	r0, r3, #1
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6859      	ldr	r1, [r3, #4]
 8003ab4:	460b      	mov	r3, r1
 8003ab6:	009b      	lsls	r3, r3, #2
 8003ab8:	440b      	add	r3, r1
 8003aba:	0099      	lsls	r1, r3, #2
 8003abc:	440b      	add	r3, r1
 8003abe:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ac2:	3301      	adds	r3, #1
 8003ac4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	bf0c      	ite	eq
 8003acc:	2301      	moveq	r3, #1
 8003ace:	2300      	movne	r3, #0
 8003ad0:	b2db      	uxtb	r3, r3
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d001      	beq.n	8003ada <HAL_I2C_Init+0x196>
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	e022      	b.n	8003b20 <HAL_I2C_Init+0x1dc>
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	689b      	ldr	r3, [r3, #8]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d10e      	bne.n	8003b00 <HAL_I2C_Init+0x1bc>
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	1e58      	subs	r0, r3, #1
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6859      	ldr	r1, [r3, #4]
 8003aea:	460b      	mov	r3, r1
 8003aec:	005b      	lsls	r3, r3, #1
 8003aee:	440b      	add	r3, r1
 8003af0:	fbb0 f3f3 	udiv	r3, r0, r3
 8003af4:	3301      	adds	r3, #1
 8003af6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003afa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003afe:	e00f      	b.n	8003b20 <HAL_I2C_Init+0x1dc>
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	1e58      	subs	r0, r3, #1
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6859      	ldr	r1, [r3, #4]
 8003b08:	460b      	mov	r3, r1
 8003b0a:	009b      	lsls	r3, r3, #2
 8003b0c:	440b      	add	r3, r1
 8003b0e:	0099      	lsls	r1, r3, #2
 8003b10:	440b      	add	r3, r1
 8003b12:	fbb0 f3f3 	udiv	r3, r0, r3
 8003b16:	3301      	adds	r3, #1
 8003b18:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b1c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003b20:	6879      	ldr	r1, [r7, #4]
 8003b22:	6809      	ldr	r1, [r1, #0]
 8003b24:	4313      	orrs	r3, r2
 8003b26:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	69da      	ldr	r2, [r3, #28]
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6a1b      	ldr	r3, [r3, #32]
 8003b3a:	431a      	orrs	r2, r3
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	430a      	orrs	r2, r1
 8003b42:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	689b      	ldr	r3, [r3, #8]
 8003b4a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003b4e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003b52:	687a      	ldr	r2, [r7, #4]
 8003b54:	6911      	ldr	r1, [r2, #16]
 8003b56:	687a      	ldr	r2, [r7, #4]
 8003b58:	68d2      	ldr	r2, [r2, #12]
 8003b5a:	4311      	orrs	r1, r2
 8003b5c:	687a      	ldr	r2, [r7, #4]
 8003b5e:	6812      	ldr	r2, [r2, #0]
 8003b60:	430b      	orrs	r3, r1
 8003b62:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	68db      	ldr	r3, [r3, #12]
 8003b6a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	695a      	ldr	r2, [r3, #20]
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	699b      	ldr	r3, [r3, #24]
 8003b76:	431a      	orrs	r2, r3
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	430a      	orrs	r2, r1
 8003b7e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	681a      	ldr	r2, [r3, #0]
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f042 0201 	orr.w	r2, r2, #1
 8003b8e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2200      	movs	r2, #0
 8003b94:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	2220      	movs	r2, #32
 8003b9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003bac:	2300      	movs	r3, #0
}
 8003bae:	4618      	mov	r0, r3
 8003bb0:	3710      	adds	r7, #16
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	bd80      	pop	{r7, pc}
 8003bb6:	bf00      	nop
 8003bb8:	000186a0 	.word	0x000186a0
 8003bbc:	001e847f 	.word	0x001e847f
 8003bc0:	003d08ff 	.word	0x003d08ff
 8003bc4:	431bde83 	.word	0x431bde83
 8003bc8:	10624dd3 	.word	0x10624dd3

08003bcc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b088      	sub	sp, #32
 8003bd0:	af02      	add	r7, sp, #8
 8003bd2:	60f8      	str	r0, [r7, #12]
 8003bd4:	607a      	str	r2, [r7, #4]
 8003bd6:	461a      	mov	r2, r3
 8003bd8:	460b      	mov	r3, r1
 8003bda:	817b      	strh	r3, [r7, #10]
 8003bdc:	4613      	mov	r3, r2
 8003bde:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003be0:	f7fe fd96 	bl	8002710 <HAL_GetTick>
 8003be4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003bec:	b2db      	uxtb	r3, r3
 8003bee:	2b20      	cmp	r3, #32
 8003bf0:	f040 80e0 	bne.w	8003db4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003bf4:	697b      	ldr	r3, [r7, #20]
 8003bf6:	9300      	str	r3, [sp, #0]
 8003bf8:	2319      	movs	r3, #25
 8003bfa:	2201      	movs	r2, #1
 8003bfc:	4970      	ldr	r1, [pc, #448]	; (8003dc0 <HAL_I2C_Master_Transmit+0x1f4>)
 8003bfe:	68f8      	ldr	r0, [r7, #12]
 8003c00:	f000 fc9e 	bl	8004540 <I2C_WaitOnFlagUntilTimeout>
 8003c04:	4603      	mov	r3, r0
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d001      	beq.n	8003c0e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003c0a:	2302      	movs	r3, #2
 8003c0c:	e0d3      	b.n	8003db6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c14:	2b01      	cmp	r3, #1
 8003c16:	d101      	bne.n	8003c1c <HAL_I2C_Master_Transmit+0x50>
 8003c18:	2302      	movs	r3, #2
 8003c1a:	e0cc      	b.n	8003db6 <HAL_I2C_Master_Transmit+0x1ea>
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	2201      	movs	r2, #1
 8003c20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f003 0301 	and.w	r3, r3, #1
 8003c2e:	2b01      	cmp	r3, #1
 8003c30:	d007      	beq.n	8003c42 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	681a      	ldr	r2, [r3, #0]
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f042 0201 	orr.w	r2, r2, #1
 8003c40:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	681a      	ldr	r2, [r3, #0]
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003c50:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	2221      	movs	r2, #33	; 0x21
 8003c56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	2210      	movs	r2, #16
 8003c5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	2200      	movs	r2, #0
 8003c66:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	687a      	ldr	r2, [r7, #4]
 8003c6c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	893a      	ldrh	r2, [r7, #8]
 8003c72:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c78:	b29a      	uxth	r2, r3
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	4a50      	ldr	r2, [pc, #320]	; (8003dc4 <HAL_I2C_Master_Transmit+0x1f8>)
 8003c82:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003c84:	8979      	ldrh	r1, [r7, #10]
 8003c86:	697b      	ldr	r3, [r7, #20]
 8003c88:	6a3a      	ldr	r2, [r7, #32]
 8003c8a:	68f8      	ldr	r0, [r7, #12]
 8003c8c:	f000 fb08 	bl	80042a0 <I2C_MasterRequestWrite>
 8003c90:	4603      	mov	r3, r0
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d001      	beq.n	8003c9a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003c96:	2301      	movs	r3, #1
 8003c98:	e08d      	b.n	8003db6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	613b      	str	r3, [r7, #16]
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	695b      	ldr	r3, [r3, #20]
 8003ca4:	613b      	str	r3, [r7, #16]
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	699b      	ldr	r3, [r3, #24]
 8003cac:	613b      	str	r3, [r7, #16]
 8003cae:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003cb0:	e066      	b.n	8003d80 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003cb2:	697a      	ldr	r2, [r7, #20]
 8003cb4:	6a39      	ldr	r1, [r7, #32]
 8003cb6:	68f8      	ldr	r0, [r7, #12]
 8003cb8:	f000 fd5c 	bl	8004774 <I2C_WaitOnTXEFlagUntilTimeout>
 8003cbc:	4603      	mov	r3, r0
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d00d      	beq.n	8003cde <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cc6:	2b04      	cmp	r3, #4
 8003cc8:	d107      	bne.n	8003cda <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	681a      	ldr	r2, [r3, #0]
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003cd8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003cda:	2301      	movs	r3, #1
 8003cdc:	e06b      	b.n	8003db6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ce2:	781a      	ldrb	r2, [r3, #0]
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cee:	1c5a      	adds	r2, r3, #1
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cf8:	b29b      	uxth	r3, r3
 8003cfa:	3b01      	subs	r3, #1
 8003cfc:	b29a      	uxth	r2, r3
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d06:	3b01      	subs	r3, #1
 8003d08:	b29a      	uxth	r2, r3
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	695b      	ldr	r3, [r3, #20]
 8003d14:	f003 0304 	and.w	r3, r3, #4
 8003d18:	2b04      	cmp	r3, #4
 8003d1a:	d11b      	bne.n	8003d54 <HAL_I2C_Master_Transmit+0x188>
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d017      	beq.n	8003d54 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d28:	781a      	ldrb	r2, [r3, #0]
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d34:	1c5a      	adds	r2, r3, #1
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d3e:	b29b      	uxth	r3, r3
 8003d40:	3b01      	subs	r3, #1
 8003d42:	b29a      	uxth	r2, r3
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d4c:	3b01      	subs	r3, #1
 8003d4e:	b29a      	uxth	r2, r3
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d54:	697a      	ldr	r2, [r7, #20]
 8003d56:	6a39      	ldr	r1, [r7, #32]
 8003d58:	68f8      	ldr	r0, [r7, #12]
 8003d5a:	f000 fd53 	bl	8004804 <I2C_WaitOnBTFFlagUntilTimeout>
 8003d5e:	4603      	mov	r3, r0
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d00d      	beq.n	8003d80 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d68:	2b04      	cmp	r3, #4
 8003d6a:	d107      	bne.n	8003d7c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	681a      	ldr	r2, [r3, #0]
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d7a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003d7c:	2301      	movs	r3, #1
 8003d7e:	e01a      	b.n	8003db6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d194      	bne.n	8003cb2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	681a      	ldr	r2, [r3, #0]
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d96:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	2220      	movs	r2, #32
 8003d9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	2200      	movs	r2, #0
 8003da4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	2200      	movs	r2, #0
 8003dac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003db0:	2300      	movs	r3, #0
 8003db2:	e000      	b.n	8003db6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003db4:	2302      	movs	r3, #2
  }
}
 8003db6:	4618      	mov	r0, r3
 8003db8:	3718      	adds	r7, #24
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	bd80      	pop	{r7, pc}
 8003dbe:	bf00      	nop
 8003dc0:	00100002 	.word	0x00100002
 8003dc4:	ffff0000 	.word	0xffff0000

08003dc8 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b08c      	sub	sp, #48	; 0x30
 8003dcc:	af02      	add	r7, sp, #8
 8003dce:	60f8      	str	r0, [r7, #12]
 8003dd0:	607a      	str	r2, [r7, #4]
 8003dd2:	461a      	mov	r2, r3
 8003dd4:	460b      	mov	r3, r1
 8003dd6:	817b      	strh	r3, [r7, #10]
 8003dd8:	4613      	mov	r3, r2
 8003dda:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8003ddc:	2300      	movs	r3, #0
 8003dde:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003de0:	f7fe fc96 	bl	8002710 <HAL_GetTick>
 8003de4:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003dec:	b2db      	uxtb	r3, r3
 8003dee:	2b20      	cmp	r3, #32
 8003df0:	f040 824b 	bne.w	800428a <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003df6:	9300      	str	r3, [sp, #0]
 8003df8:	2319      	movs	r3, #25
 8003dfa:	2201      	movs	r2, #1
 8003dfc:	497f      	ldr	r1, [pc, #508]	; (8003ffc <HAL_I2C_Master_Receive+0x234>)
 8003dfe:	68f8      	ldr	r0, [r7, #12]
 8003e00:	f000 fb9e 	bl	8004540 <I2C_WaitOnFlagUntilTimeout>
 8003e04:	4603      	mov	r3, r0
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d001      	beq.n	8003e0e <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8003e0a:	2302      	movs	r3, #2
 8003e0c:	e23e      	b.n	800428c <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e14:	2b01      	cmp	r3, #1
 8003e16:	d101      	bne.n	8003e1c <HAL_I2C_Master_Receive+0x54>
 8003e18:	2302      	movs	r3, #2
 8003e1a:	e237      	b.n	800428c <HAL_I2C_Master_Receive+0x4c4>
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	2201      	movs	r2, #1
 8003e20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f003 0301 	and.w	r3, r3, #1
 8003e2e:	2b01      	cmp	r3, #1
 8003e30:	d007      	beq.n	8003e42 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	681a      	ldr	r2, [r3, #0]
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f042 0201 	orr.w	r2, r2, #1
 8003e40:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	681a      	ldr	r2, [r3, #0]
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003e50:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	2222      	movs	r2, #34	; 0x22
 8003e56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	2210      	movs	r2, #16
 8003e5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	2200      	movs	r2, #0
 8003e66:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	687a      	ldr	r2, [r7, #4]
 8003e6c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	893a      	ldrh	r2, [r7, #8]
 8003e72:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e78:	b29a      	uxth	r2, r3
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	4a5f      	ldr	r2, [pc, #380]	; (8004000 <HAL_I2C_Master_Receive+0x238>)
 8003e82:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003e84:	8979      	ldrh	r1, [r7, #10]
 8003e86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e88:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003e8a:	68f8      	ldr	r0, [r7, #12]
 8003e8c:	f000 fa8a 	bl	80043a4 <I2C_MasterRequestRead>
 8003e90:	4603      	mov	r3, r0
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d001      	beq.n	8003e9a <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8003e96:	2301      	movs	r3, #1
 8003e98:	e1f8      	b.n	800428c <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d113      	bne.n	8003eca <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	61fb      	str	r3, [r7, #28]
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	695b      	ldr	r3, [r3, #20]
 8003eac:	61fb      	str	r3, [r7, #28]
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	699b      	ldr	r3, [r3, #24]
 8003eb4:	61fb      	str	r3, [r7, #28]
 8003eb6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	681a      	ldr	r2, [r3, #0]
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ec6:	601a      	str	r2, [r3, #0]
 8003ec8:	e1cc      	b.n	8004264 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ece:	2b01      	cmp	r3, #1
 8003ed0:	d11e      	bne.n	8003f10 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	681a      	ldr	r2, [r3, #0]
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ee0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003ee2:	b672      	cpsid	i
}
 8003ee4:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	61bb      	str	r3, [r7, #24]
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	695b      	ldr	r3, [r3, #20]
 8003ef0:	61bb      	str	r3, [r7, #24]
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	699b      	ldr	r3, [r3, #24]
 8003ef8:	61bb      	str	r3, [r7, #24]
 8003efa:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	681a      	ldr	r2, [r3, #0]
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f0a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003f0c:	b662      	cpsie	i
}
 8003f0e:	e035      	b.n	8003f7c <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f14:	2b02      	cmp	r3, #2
 8003f16:	d11e      	bne.n	8003f56 <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	681a      	ldr	r2, [r3, #0]
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003f26:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003f28:	b672      	cpsid	i
}
 8003f2a:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	617b      	str	r3, [r7, #20]
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	695b      	ldr	r3, [r3, #20]
 8003f36:	617b      	str	r3, [r7, #20]
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	699b      	ldr	r3, [r3, #24]
 8003f3e:	617b      	str	r3, [r7, #20]
 8003f40:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	681a      	ldr	r2, [r3, #0]
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f50:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003f52:	b662      	cpsie	i
}
 8003f54:	e012      	b.n	8003f7c <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	681a      	ldr	r2, [r3, #0]
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003f64:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f66:	2300      	movs	r3, #0
 8003f68:	613b      	str	r3, [r7, #16]
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	695b      	ldr	r3, [r3, #20]
 8003f70:	613b      	str	r3, [r7, #16]
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	699b      	ldr	r3, [r3, #24]
 8003f78:	613b      	str	r3, [r7, #16]
 8003f7a:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003f7c:	e172      	b.n	8004264 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f82:	2b03      	cmp	r3, #3
 8003f84:	f200 811f 	bhi.w	80041c6 <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f8c:	2b01      	cmp	r3, #1
 8003f8e:	d123      	bne.n	8003fd8 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f92:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003f94:	68f8      	ldr	r0, [r7, #12]
 8003f96:	f000 fc7d 	bl	8004894 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003f9a:	4603      	mov	r3, r0
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d001      	beq.n	8003fa4 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	e173      	b.n	800428c <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	691a      	ldr	r2, [r3, #16]
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fae:	b2d2      	uxtb	r2, r2
 8003fb0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fb6:	1c5a      	adds	r2, r3, #1
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fc0:	3b01      	subs	r3, #1
 8003fc2:	b29a      	uxth	r2, r3
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fcc:	b29b      	uxth	r3, r3
 8003fce:	3b01      	subs	r3, #1
 8003fd0:	b29a      	uxth	r2, r3
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003fd6:	e145      	b.n	8004264 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fdc:	2b02      	cmp	r3, #2
 8003fde:	d152      	bne.n	8004086 <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fe2:	9300      	str	r3, [sp, #0]
 8003fe4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	4906      	ldr	r1, [pc, #24]	; (8004004 <HAL_I2C_Master_Receive+0x23c>)
 8003fea:	68f8      	ldr	r0, [r7, #12]
 8003fec:	f000 faa8 	bl	8004540 <I2C_WaitOnFlagUntilTimeout>
 8003ff0:	4603      	mov	r3, r0
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d008      	beq.n	8004008 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	e148      	b.n	800428c <HAL_I2C_Master_Receive+0x4c4>
 8003ffa:	bf00      	nop
 8003ffc:	00100002 	.word	0x00100002
 8004000:	ffff0000 	.word	0xffff0000
 8004004:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8004008:	b672      	cpsid	i
}
 800400a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	681a      	ldr	r2, [r3, #0]
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800401a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	691a      	ldr	r2, [r3, #16]
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004026:	b2d2      	uxtb	r2, r2
 8004028:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800402e:	1c5a      	adds	r2, r3, #1
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004038:	3b01      	subs	r3, #1
 800403a:	b29a      	uxth	r2, r3
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004044:	b29b      	uxth	r3, r3
 8004046:	3b01      	subs	r3, #1
 8004048:	b29a      	uxth	r2, r3
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800404e:	b662      	cpsie	i
}
 8004050:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	691a      	ldr	r2, [r3, #16]
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800405c:	b2d2      	uxtb	r2, r2
 800405e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004064:	1c5a      	adds	r2, r3, #1
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800406e:	3b01      	subs	r3, #1
 8004070:	b29a      	uxth	r2, r3
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800407a:	b29b      	uxth	r3, r3
 800407c:	3b01      	subs	r3, #1
 800407e:	b29a      	uxth	r2, r3
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004084:	e0ee      	b.n	8004264 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004088:	9300      	str	r3, [sp, #0]
 800408a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800408c:	2200      	movs	r2, #0
 800408e:	4981      	ldr	r1, [pc, #516]	; (8004294 <HAL_I2C_Master_Receive+0x4cc>)
 8004090:	68f8      	ldr	r0, [r7, #12]
 8004092:	f000 fa55 	bl	8004540 <I2C_WaitOnFlagUntilTimeout>
 8004096:	4603      	mov	r3, r0
 8004098:	2b00      	cmp	r3, #0
 800409a:	d001      	beq.n	80040a0 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 800409c:	2301      	movs	r3, #1
 800409e:	e0f5      	b.n	800428c <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	681a      	ldr	r2, [r3, #0]
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80040ae:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80040b0:	b672      	cpsid	i
}
 80040b2:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	691a      	ldr	r2, [r3, #16]
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040be:	b2d2      	uxtb	r2, r2
 80040c0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040c6:	1c5a      	adds	r2, r3, #1
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040d0:	3b01      	subs	r3, #1
 80040d2:	b29a      	uxth	r2, r3
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040dc:	b29b      	uxth	r3, r3
 80040de:	3b01      	subs	r3, #1
 80040e0:	b29a      	uxth	r2, r3
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80040e6:	4b6c      	ldr	r3, [pc, #432]	; (8004298 <HAL_I2C_Master_Receive+0x4d0>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	08db      	lsrs	r3, r3, #3
 80040ec:	4a6b      	ldr	r2, [pc, #428]	; (800429c <HAL_I2C_Master_Receive+0x4d4>)
 80040ee:	fba2 2303 	umull	r2, r3, r2, r3
 80040f2:	0a1a      	lsrs	r2, r3, #8
 80040f4:	4613      	mov	r3, r2
 80040f6:	009b      	lsls	r3, r3, #2
 80040f8:	4413      	add	r3, r2
 80040fa:	00da      	lsls	r2, r3, #3
 80040fc:	1ad3      	subs	r3, r2, r3
 80040fe:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8004100:	6a3b      	ldr	r3, [r7, #32]
 8004102:	3b01      	subs	r3, #1
 8004104:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8004106:	6a3b      	ldr	r3, [r7, #32]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d118      	bne.n	800413e <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	2200      	movs	r2, #0
 8004110:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	2220      	movs	r2, #32
 8004116:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	2200      	movs	r2, #0
 800411e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004126:	f043 0220 	orr.w	r2, r3, #32
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800412e:	b662      	cpsie	i
}
 8004130:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	2200      	movs	r2, #0
 8004136:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 800413a:	2301      	movs	r3, #1
 800413c:	e0a6      	b.n	800428c <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	695b      	ldr	r3, [r3, #20]
 8004144:	f003 0304 	and.w	r3, r3, #4
 8004148:	2b04      	cmp	r3, #4
 800414a:	d1d9      	bne.n	8004100 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	681a      	ldr	r2, [r3, #0]
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800415a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	691a      	ldr	r2, [r3, #16]
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004166:	b2d2      	uxtb	r2, r2
 8004168:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800416e:	1c5a      	adds	r2, r3, #1
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004178:	3b01      	subs	r3, #1
 800417a:	b29a      	uxth	r2, r3
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004184:	b29b      	uxth	r3, r3
 8004186:	3b01      	subs	r3, #1
 8004188:	b29a      	uxth	r2, r3
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800418e:	b662      	cpsie	i
}
 8004190:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	691a      	ldr	r2, [r3, #16]
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800419c:	b2d2      	uxtb	r2, r2
 800419e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041a4:	1c5a      	adds	r2, r3, #1
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041ae:	3b01      	subs	r3, #1
 80041b0:	b29a      	uxth	r2, r3
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041ba:	b29b      	uxth	r3, r3
 80041bc:	3b01      	subs	r3, #1
 80041be:	b29a      	uxth	r2, r3
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80041c4:	e04e      	b.n	8004264 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80041c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041c8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80041ca:	68f8      	ldr	r0, [r7, #12]
 80041cc:	f000 fb62 	bl	8004894 <I2C_WaitOnRXNEFlagUntilTimeout>
 80041d0:	4603      	mov	r3, r0
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d001      	beq.n	80041da <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 80041d6:	2301      	movs	r3, #1
 80041d8:	e058      	b.n	800428c <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	691a      	ldr	r2, [r3, #16]
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041e4:	b2d2      	uxtb	r2, r2
 80041e6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041ec:	1c5a      	adds	r2, r3, #1
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041f6:	3b01      	subs	r3, #1
 80041f8:	b29a      	uxth	r2, r3
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004202:	b29b      	uxth	r3, r3
 8004204:	3b01      	subs	r3, #1
 8004206:	b29a      	uxth	r2, r3
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	695b      	ldr	r3, [r3, #20]
 8004212:	f003 0304 	and.w	r3, r3, #4
 8004216:	2b04      	cmp	r3, #4
 8004218:	d124      	bne.n	8004264 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800421e:	2b03      	cmp	r3, #3
 8004220:	d107      	bne.n	8004232 <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	681a      	ldr	r2, [r3, #0]
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004230:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	691a      	ldr	r2, [r3, #16]
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800423c:	b2d2      	uxtb	r2, r2
 800423e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004244:	1c5a      	adds	r2, r3, #1
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800424e:	3b01      	subs	r3, #1
 8004250:	b29a      	uxth	r2, r3
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800425a:	b29b      	uxth	r3, r3
 800425c:	3b01      	subs	r3, #1
 800425e:	b29a      	uxth	r2, r3
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004268:	2b00      	cmp	r3, #0
 800426a:	f47f ae88 	bne.w	8003f7e <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	2220      	movs	r2, #32
 8004272:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	2200      	movs	r2, #0
 800427a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	2200      	movs	r2, #0
 8004282:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004286:	2300      	movs	r3, #0
 8004288:	e000      	b.n	800428c <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 800428a:	2302      	movs	r3, #2
  }
}
 800428c:	4618      	mov	r0, r3
 800428e:	3728      	adds	r7, #40	; 0x28
 8004290:	46bd      	mov	sp, r7
 8004292:	bd80      	pop	{r7, pc}
 8004294:	00010004 	.word	0x00010004
 8004298:	20000004 	.word	0x20000004
 800429c:	14f8b589 	.word	0x14f8b589

080042a0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b088      	sub	sp, #32
 80042a4:	af02      	add	r7, sp, #8
 80042a6:	60f8      	str	r0, [r7, #12]
 80042a8:	607a      	str	r2, [r7, #4]
 80042aa:	603b      	str	r3, [r7, #0]
 80042ac:	460b      	mov	r3, r1
 80042ae:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042b4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80042b6:	697b      	ldr	r3, [r7, #20]
 80042b8:	2b08      	cmp	r3, #8
 80042ba:	d006      	beq.n	80042ca <I2C_MasterRequestWrite+0x2a>
 80042bc:	697b      	ldr	r3, [r7, #20]
 80042be:	2b01      	cmp	r3, #1
 80042c0:	d003      	beq.n	80042ca <I2C_MasterRequestWrite+0x2a>
 80042c2:	697b      	ldr	r3, [r7, #20]
 80042c4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80042c8:	d108      	bne.n	80042dc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	681a      	ldr	r2, [r3, #0]
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80042d8:	601a      	str	r2, [r3, #0]
 80042da:	e00b      	b.n	80042f4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042e0:	2b12      	cmp	r3, #18
 80042e2:	d107      	bne.n	80042f4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	681a      	ldr	r2, [r3, #0]
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80042f2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	9300      	str	r3, [sp, #0]
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2200      	movs	r2, #0
 80042fc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004300:	68f8      	ldr	r0, [r7, #12]
 8004302:	f000 f91d 	bl	8004540 <I2C_WaitOnFlagUntilTimeout>
 8004306:	4603      	mov	r3, r0
 8004308:	2b00      	cmp	r3, #0
 800430a:	d00d      	beq.n	8004328 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004316:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800431a:	d103      	bne.n	8004324 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004322:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004324:	2303      	movs	r3, #3
 8004326:	e035      	b.n	8004394 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	691b      	ldr	r3, [r3, #16]
 800432c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004330:	d108      	bne.n	8004344 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004332:	897b      	ldrh	r3, [r7, #10]
 8004334:	b2db      	uxtb	r3, r3
 8004336:	461a      	mov	r2, r3
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004340:	611a      	str	r2, [r3, #16]
 8004342:	e01b      	b.n	800437c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004344:	897b      	ldrh	r3, [r7, #10]
 8004346:	11db      	asrs	r3, r3, #7
 8004348:	b2db      	uxtb	r3, r3
 800434a:	f003 0306 	and.w	r3, r3, #6
 800434e:	b2db      	uxtb	r3, r3
 8004350:	f063 030f 	orn	r3, r3, #15
 8004354:	b2da      	uxtb	r2, r3
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	687a      	ldr	r2, [r7, #4]
 8004360:	490e      	ldr	r1, [pc, #56]	; (800439c <I2C_MasterRequestWrite+0xfc>)
 8004362:	68f8      	ldr	r0, [r7, #12]
 8004364:	f000 f966 	bl	8004634 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004368:	4603      	mov	r3, r0
 800436a:	2b00      	cmp	r3, #0
 800436c:	d001      	beq.n	8004372 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800436e:	2301      	movs	r3, #1
 8004370:	e010      	b.n	8004394 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004372:	897b      	ldrh	r3, [r7, #10]
 8004374:	b2da      	uxtb	r2, r3
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	687a      	ldr	r2, [r7, #4]
 8004380:	4907      	ldr	r1, [pc, #28]	; (80043a0 <I2C_MasterRequestWrite+0x100>)
 8004382:	68f8      	ldr	r0, [r7, #12]
 8004384:	f000 f956 	bl	8004634 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004388:	4603      	mov	r3, r0
 800438a:	2b00      	cmp	r3, #0
 800438c:	d001      	beq.n	8004392 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800438e:	2301      	movs	r3, #1
 8004390:	e000      	b.n	8004394 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004392:	2300      	movs	r3, #0
}
 8004394:	4618      	mov	r0, r3
 8004396:	3718      	adds	r7, #24
 8004398:	46bd      	mov	sp, r7
 800439a:	bd80      	pop	{r7, pc}
 800439c:	00010008 	.word	0x00010008
 80043a0:	00010002 	.word	0x00010002

080043a4 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80043a4:	b580      	push	{r7, lr}
 80043a6:	b088      	sub	sp, #32
 80043a8:	af02      	add	r7, sp, #8
 80043aa:	60f8      	str	r0, [r7, #12]
 80043ac:	607a      	str	r2, [r7, #4]
 80043ae:	603b      	str	r3, [r7, #0]
 80043b0:	460b      	mov	r3, r1
 80043b2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043b8:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	681a      	ldr	r2, [r3, #0]
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80043c8:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80043ca:	697b      	ldr	r3, [r7, #20]
 80043cc:	2b08      	cmp	r3, #8
 80043ce:	d006      	beq.n	80043de <I2C_MasterRequestRead+0x3a>
 80043d0:	697b      	ldr	r3, [r7, #20]
 80043d2:	2b01      	cmp	r3, #1
 80043d4:	d003      	beq.n	80043de <I2C_MasterRequestRead+0x3a>
 80043d6:	697b      	ldr	r3, [r7, #20]
 80043d8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80043dc:	d108      	bne.n	80043f0 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	681a      	ldr	r2, [r3, #0]
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80043ec:	601a      	str	r2, [r3, #0]
 80043ee:	e00b      	b.n	8004408 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043f4:	2b11      	cmp	r3, #17
 80043f6:	d107      	bne.n	8004408 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	681a      	ldr	r2, [r3, #0]
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004406:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	9300      	str	r3, [sp, #0]
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2200      	movs	r2, #0
 8004410:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004414:	68f8      	ldr	r0, [r7, #12]
 8004416:	f000 f893 	bl	8004540 <I2C_WaitOnFlagUntilTimeout>
 800441a:	4603      	mov	r3, r0
 800441c:	2b00      	cmp	r3, #0
 800441e:	d00d      	beq.n	800443c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800442a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800442e:	d103      	bne.n	8004438 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004436:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004438:	2303      	movs	r3, #3
 800443a:	e079      	b.n	8004530 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	691b      	ldr	r3, [r3, #16]
 8004440:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004444:	d108      	bne.n	8004458 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004446:	897b      	ldrh	r3, [r7, #10]
 8004448:	b2db      	uxtb	r3, r3
 800444a:	f043 0301 	orr.w	r3, r3, #1
 800444e:	b2da      	uxtb	r2, r3
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	611a      	str	r2, [r3, #16]
 8004456:	e05f      	b.n	8004518 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004458:	897b      	ldrh	r3, [r7, #10]
 800445a:	11db      	asrs	r3, r3, #7
 800445c:	b2db      	uxtb	r3, r3
 800445e:	f003 0306 	and.w	r3, r3, #6
 8004462:	b2db      	uxtb	r3, r3
 8004464:	f063 030f 	orn	r3, r3, #15
 8004468:	b2da      	uxtb	r2, r3
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	687a      	ldr	r2, [r7, #4]
 8004474:	4930      	ldr	r1, [pc, #192]	; (8004538 <I2C_MasterRequestRead+0x194>)
 8004476:	68f8      	ldr	r0, [r7, #12]
 8004478:	f000 f8dc 	bl	8004634 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800447c:	4603      	mov	r3, r0
 800447e:	2b00      	cmp	r3, #0
 8004480:	d001      	beq.n	8004486 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8004482:	2301      	movs	r3, #1
 8004484:	e054      	b.n	8004530 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004486:	897b      	ldrh	r3, [r7, #10]
 8004488:	b2da      	uxtb	r2, r3
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	687a      	ldr	r2, [r7, #4]
 8004494:	4929      	ldr	r1, [pc, #164]	; (800453c <I2C_MasterRequestRead+0x198>)
 8004496:	68f8      	ldr	r0, [r7, #12]
 8004498:	f000 f8cc 	bl	8004634 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800449c:	4603      	mov	r3, r0
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d001      	beq.n	80044a6 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80044a2:	2301      	movs	r3, #1
 80044a4:	e044      	b.n	8004530 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044a6:	2300      	movs	r3, #0
 80044a8:	613b      	str	r3, [r7, #16]
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	695b      	ldr	r3, [r3, #20]
 80044b0:	613b      	str	r3, [r7, #16]
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	699b      	ldr	r3, [r3, #24]
 80044b8:	613b      	str	r3, [r7, #16]
 80044ba:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	681a      	ldr	r2, [r3, #0]
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80044ca:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	9300      	str	r3, [sp, #0]
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2200      	movs	r2, #0
 80044d4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80044d8:	68f8      	ldr	r0, [r7, #12]
 80044da:	f000 f831 	bl	8004540 <I2C_WaitOnFlagUntilTimeout>
 80044de:	4603      	mov	r3, r0
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d00d      	beq.n	8004500 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80044f2:	d103      	bne.n	80044fc <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80044fa:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80044fc:	2303      	movs	r3, #3
 80044fe:	e017      	b.n	8004530 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8004500:	897b      	ldrh	r3, [r7, #10]
 8004502:	11db      	asrs	r3, r3, #7
 8004504:	b2db      	uxtb	r3, r3
 8004506:	f003 0306 	and.w	r3, r3, #6
 800450a:	b2db      	uxtb	r3, r3
 800450c:	f063 030e 	orn	r3, r3, #14
 8004510:	b2da      	uxtb	r2, r3
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	687a      	ldr	r2, [r7, #4]
 800451c:	4907      	ldr	r1, [pc, #28]	; (800453c <I2C_MasterRequestRead+0x198>)
 800451e:	68f8      	ldr	r0, [r7, #12]
 8004520:	f000 f888 	bl	8004634 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004524:	4603      	mov	r3, r0
 8004526:	2b00      	cmp	r3, #0
 8004528:	d001      	beq.n	800452e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800452a:	2301      	movs	r3, #1
 800452c:	e000      	b.n	8004530 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800452e:	2300      	movs	r3, #0
}
 8004530:	4618      	mov	r0, r3
 8004532:	3718      	adds	r7, #24
 8004534:	46bd      	mov	sp, r7
 8004536:	bd80      	pop	{r7, pc}
 8004538:	00010008 	.word	0x00010008
 800453c:	00010002 	.word	0x00010002

08004540 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004540:	b580      	push	{r7, lr}
 8004542:	b084      	sub	sp, #16
 8004544:	af00      	add	r7, sp, #0
 8004546:	60f8      	str	r0, [r7, #12]
 8004548:	60b9      	str	r1, [r7, #8]
 800454a:	603b      	str	r3, [r7, #0]
 800454c:	4613      	mov	r3, r2
 800454e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004550:	e048      	b.n	80045e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004558:	d044      	beq.n	80045e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800455a:	f7fe f8d9 	bl	8002710 <HAL_GetTick>
 800455e:	4602      	mov	r2, r0
 8004560:	69bb      	ldr	r3, [r7, #24]
 8004562:	1ad3      	subs	r3, r2, r3
 8004564:	683a      	ldr	r2, [r7, #0]
 8004566:	429a      	cmp	r2, r3
 8004568:	d302      	bcc.n	8004570 <I2C_WaitOnFlagUntilTimeout+0x30>
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d139      	bne.n	80045e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004570:	68bb      	ldr	r3, [r7, #8]
 8004572:	0c1b      	lsrs	r3, r3, #16
 8004574:	b2db      	uxtb	r3, r3
 8004576:	2b01      	cmp	r3, #1
 8004578:	d10d      	bne.n	8004596 <I2C_WaitOnFlagUntilTimeout+0x56>
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	695b      	ldr	r3, [r3, #20]
 8004580:	43da      	mvns	r2, r3
 8004582:	68bb      	ldr	r3, [r7, #8]
 8004584:	4013      	ands	r3, r2
 8004586:	b29b      	uxth	r3, r3
 8004588:	2b00      	cmp	r3, #0
 800458a:	bf0c      	ite	eq
 800458c:	2301      	moveq	r3, #1
 800458e:	2300      	movne	r3, #0
 8004590:	b2db      	uxtb	r3, r3
 8004592:	461a      	mov	r2, r3
 8004594:	e00c      	b.n	80045b0 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	699b      	ldr	r3, [r3, #24]
 800459c:	43da      	mvns	r2, r3
 800459e:	68bb      	ldr	r3, [r7, #8]
 80045a0:	4013      	ands	r3, r2
 80045a2:	b29b      	uxth	r3, r3
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	bf0c      	ite	eq
 80045a8:	2301      	moveq	r3, #1
 80045aa:	2300      	movne	r3, #0
 80045ac:	b2db      	uxtb	r3, r3
 80045ae:	461a      	mov	r2, r3
 80045b0:	79fb      	ldrb	r3, [r7, #7]
 80045b2:	429a      	cmp	r2, r3
 80045b4:	d116      	bne.n	80045e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	2200      	movs	r2, #0
 80045ba:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	2220      	movs	r2, #32
 80045c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	2200      	movs	r2, #0
 80045c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045d0:	f043 0220 	orr.w	r2, r3, #32
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	2200      	movs	r2, #0
 80045dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80045e0:	2301      	movs	r3, #1
 80045e2:	e023      	b.n	800462c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80045e4:	68bb      	ldr	r3, [r7, #8]
 80045e6:	0c1b      	lsrs	r3, r3, #16
 80045e8:	b2db      	uxtb	r3, r3
 80045ea:	2b01      	cmp	r3, #1
 80045ec:	d10d      	bne.n	800460a <I2C_WaitOnFlagUntilTimeout+0xca>
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	695b      	ldr	r3, [r3, #20]
 80045f4:	43da      	mvns	r2, r3
 80045f6:	68bb      	ldr	r3, [r7, #8]
 80045f8:	4013      	ands	r3, r2
 80045fa:	b29b      	uxth	r3, r3
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	bf0c      	ite	eq
 8004600:	2301      	moveq	r3, #1
 8004602:	2300      	movne	r3, #0
 8004604:	b2db      	uxtb	r3, r3
 8004606:	461a      	mov	r2, r3
 8004608:	e00c      	b.n	8004624 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	699b      	ldr	r3, [r3, #24]
 8004610:	43da      	mvns	r2, r3
 8004612:	68bb      	ldr	r3, [r7, #8]
 8004614:	4013      	ands	r3, r2
 8004616:	b29b      	uxth	r3, r3
 8004618:	2b00      	cmp	r3, #0
 800461a:	bf0c      	ite	eq
 800461c:	2301      	moveq	r3, #1
 800461e:	2300      	movne	r3, #0
 8004620:	b2db      	uxtb	r3, r3
 8004622:	461a      	mov	r2, r3
 8004624:	79fb      	ldrb	r3, [r7, #7]
 8004626:	429a      	cmp	r2, r3
 8004628:	d093      	beq.n	8004552 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800462a:	2300      	movs	r3, #0
}
 800462c:	4618      	mov	r0, r3
 800462e:	3710      	adds	r7, #16
 8004630:	46bd      	mov	sp, r7
 8004632:	bd80      	pop	{r7, pc}

08004634 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b084      	sub	sp, #16
 8004638:	af00      	add	r7, sp, #0
 800463a:	60f8      	str	r0, [r7, #12]
 800463c:	60b9      	str	r1, [r7, #8]
 800463e:	607a      	str	r2, [r7, #4]
 8004640:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004642:	e071      	b.n	8004728 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	695b      	ldr	r3, [r3, #20]
 800464a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800464e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004652:	d123      	bne.n	800469c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	681a      	ldr	r2, [r3, #0]
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004662:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800466c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	2200      	movs	r2, #0
 8004672:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	2220      	movs	r2, #32
 8004678:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	2200      	movs	r2, #0
 8004680:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004688:	f043 0204 	orr.w	r2, r3, #4
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	2200      	movs	r2, #0
 8004694:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004698:	2301      	movs	r3, #1
 800469a:	e067      	b.n	800476c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046a2:	d041      	beq.n	8004728 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046a4:	f7fe f834 	bl	8002710 <HAL_GetTick>
 80046a8:	4602      	mov	r2, r0
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	1ad3      	subs	r3, r2, r3
 80046ae:	687a      	ldr	r2, [r7, #4]
 80046b0:	429a      	cmp	r2, r3
 80046b2:	d302      	bcc.n	80046ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d136      	bne.n	8004728 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80046ba:	68bb      	ldr	r3, [r7, #8]
 80046bc:	0c1b      	lsrs	r3, r3, #16
 80046be:	b2db      	uxtb	r3, r3
 80046c0:	2b01      	cmp	r3, #1
 80046c2:	d10c      	bne.n	80046de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	695b      	ldr	r3, [r3, #20]
 80046ca:	43da      	mvns	r2, r3
 80046cc:	68bb      	ldr	r3, [r7, #8]
 80046ce:	4013      	ands	r3, r2
 80046d0:	b29b      	uxth	r3, r3
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	bf14      	ite	ne
 80046d6:	2301      	movne	r3, #1
 80046d8:	2300      	moveq	r3, #0
 80046da:	b2db      	uxtb	r3, r3
 80046dc:	e00b      	b.n	80046f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	699b      	ldr	r3, [r3, #24]
 80046e4:	43da      	mvns	r2, r3
 80046e6:	68bb      	ldr	r3, [r7, #8]
 80046e8:	4013      	ands	r3, r2
 80046ea:	b29b      	uxth	r3, r3
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	bf14      	ite	ne
 80046f0:	2301      	movne	r3, #1
 80046f2:	2300      	moveq	r3, #0
 80046f4:	b2db      	uxtb	r3, r3
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d016      	beq.n	8004728 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	2200      	movs	r2, #0
 80046fe:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	2220      	movs	r2, #32
 8004704:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	2200      	movs	r2, #0
 800470c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004714:	f043 0220 	orr.w	r2, r3, #32
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	2200      	movs	r2, #0
 8004720:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004724:	2301      	movs	r3, #1
 8004726:	e021      	b.n	800476c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004728:	68bb      	ldr	r3, [r7, #8]
 800472a:	0c1b      	lsrs	r3, r3, #16
 800472c:	b2db      	uxtb	r3, r3
 800472e:	2b01      	cmp	r3, #1
 8004730:	d10c      	bne.n	800474c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	695b      	ldr	r3, [r3, #20]
 8004738:	43da      	mvns	r2, r3
 800473a:	68bb      	ldr	r3, [r7, #8]
 800473c:	4013      	ands	r3, r2
 800473e:	b29b      	uxth	r3, r3
 8004740:	2b00      	cmp	r3, #0
 8004742:	bf14      	ite	ne
 8004744:	2301      	movne	r3, #1
 8004746:	2300      	moveq	r3, #0
 8004748:	b2db      	uxtb	r3, r3
 800474a:	e00b      	b.n	8004764 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	699b      	ldr	r3, [r3, #24]
 8004752:	43da      	mvns	r2, r3
 8004754:	68bb      	ldr	r3, [r7, #8]
 8004756:	4013      	ands	r3, r2
 8004758:	b29b      	uxth	r3, r3
 800475a:	2b00      	cmp	r3, #0
 800475c:	bf14      	ite	ne
 800475e:	2301      	movne	r3, #1
 8004760:	2300      	moveq	r3, #0
 8004762:	b2db      	uxtb	r3, r3
 8004764:	2b00      	cmp	r3, #0
 8004766:	f47f af6d 	bne.w	8004644 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800476a:	2300      	movs	r3, #0
}
 800476c:	4618      	mov	r0, r3
 800476e:	3710      	adds	r7, #16
 8004770:	46bd      	mov	sp, r7
 8004772:	bd80      	pop	{r7, pc}

08004774 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004774:	b580      	push	{r7, lr}
 8004776:	b084      	sub	sp, #16
 8004778:	af00      	add	r7, sp, #0
 800477a:	60f8      	str	r0, [r7, #12]
 800477c:	60b9      	str	r1, [r7, #8]
 800477e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004780:	e034      	b.n	80047ec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004782:	68f8      	ldr	r0, [r7, #12]
 8004784:	f000 f8e3 	bl	800494e <I2C_IsAcknowledgeFailed>
 8004788:	4603      	mov	r3, r0
 800478a:	2b00      	cmp	r3, #0
 800478c:	d001      	beq.n	8004792 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800478e:	2301      	movs	r3, #1
 8004790:	e034      	b.n	80047fc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004792:	68bb      	ldr	r3, [r7, #8]
 8004794:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004798:	d028      	beq.n	80047ec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800479a:	f7fd ffb9 	bl	8002710 <HAL_GetTick>
 800479e:	4602      	mov	r2, r0
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	1ad3      	subs	r3, r2, r3
 80047a4:	68ba      	ldr	r2, [r7, #8]
 80047a6:	429a      	cmp	r2, r3
 80047a8:	d302      	bcc.n	80047b0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80047aa:	68bb      	ldr	r3, [r7, #8]
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d11d      	bne.n	80047ec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	695b      	ldr	r3, [r3, #20]
 80047b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047ba:	2b80      	cmp	r3, #128	; 0x80
 80047bc:	d016      	beq.n	80047ec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	2200      	movs	r2, #0
 80047c2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	2220      	movs	r2, #32
 80047c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	2200      	movs	r2, #0
 80047d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047d8:	f043 0220 	orr.w	r2, r3, #32
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	2200      	movs	r2, #0
 80047e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80047e8:	2301      	movs	r3, #1
 80047ea:	e007      	b.n	80047fc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	695b      	ldr	r3, [r3, #20]
 80047f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047f6:	2b80      	cmp	r3, #128	; 0x80
 80047f8:	d1c3      	bne.n	8004782 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80047fa:	2300      	movs	r3, #0
}
 80047fc:	4618      	mov	r0, r3
 80047fe:	3710      	adds	r7, #16
 8004800:	46bd      	mov	sp, r7
 8004802:	bd80      	pop	{r7, pc}

08004804 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b084      	sub	sp, #16
 8004808:	af00      	add	r7, sp, #0
 800480a:	60f8      	str	r0, [r7, #12]
 800480c:	60b9      	str	r1, [r7, #8]
 800480e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004810:	e034      	b.n	800487c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004812:	68f8      	ldr	r0, [r7, #12]
 8004814:	f000 f89b 	bl	800494e <I2C_IsAcknowledgeFailed>
 8004818:	4603      	mov	r3, r0
 800481a:	2b00      	cmp	r3, #0
 800481c:	d001      	beq.n	8004822 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800481e:	2301      	movs	r3, #1
 8004820:	e034      	b.n	800488c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004822:	68bb      	ldr	r3, [r7, #8]
 8004824:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004828:	d028      	beq.n	800487c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800482a:	f7fd ff71 	bl	8002710 <HAL_GetTick>
 800482e:	4602      	mov	r2, r0
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	1ad3      	subs	r3, r2, r3
 8004834:	68ba      	ldr	r2, [r7, #8]
 8004836:	429a      	cmp	r2, r3
 8004838:	d302      	bcc.n	8004840 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800483a:	68bb      	ldr	r3, [r7, #8]
 800483c:	2b00      	cmp	r3, #0
 800483e:	d11d      	bne.n	800487c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	695b      	ldr	r3, [r3, #20]
 8004846:	f003 0304 	and.w	r3, r3, #4
 800484a:	2b04      	cmp	r3, #4
 800484c:	d016      	beq.n	800487c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	2200      	movs	r2, #0
 8004852:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	2220      	movs	r2, #32
 8004858:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	2200      	movs	r2, #0
 8004860:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004868:	f043 0220 	orr.w	r2, r3, #32
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	2200      	movs	r2, #0
 8004874:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004878:	2301      	movs	r3, #1
 800487a:	e007      	b.n	800488c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	695b      	ldr	r3, [r3, #20]
 8004882:	f003 0304 	and.w	r3, r3, #4
 8004886:	2b04      	cmp	r3, #4
 8004888:	d1c3      	bne.n	8004812 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800488a:	2300      	movs	r3, #0
}
 800488c:	4618      	mov	r0, r3
 800488e:	3710      	adds	r7, #16
 8004890:	46bd      	mov	sp, r7
 8004892:	bd80      	pop	{r7, pc}

08004894 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b084      	sub	sp, #16
 8004898:	af00      	add	r7, sp, #0
 800489a:	60f8      	str	r0, [r7, #12]
 800489c:	60b9      	str	r1, [r7, #8]
 800489e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80048a0:	e049      	b.n	8004936 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	695b      	ldr	r3, [r3, #20]
 80048a8:	f003 0310 	and.w	r3, r3, #16
 80048ac:	2b10      	cmp	r3, #16
 80048ae:	d119      	bne.n	80048e4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f06f 0210 	mvn.w	r2, #16
 80048b8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	2200      	movs	r2, #0
 80048be:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	2220      	movs	r2, #32
 80048c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	2200      	movs	r2, #0
 80048cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	2200      	movs	r2, #0
 80048dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80048e0:	2301      	movs	r3, #1
 80048e2:	e030      	b.n	8004946 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048e4:	f7fd ff14 	bl	8002710 <HAL_GetTick>
 80048e8:	4602      	mov	r2, r0
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	1ad3      	subs	r3, r2, r3
 80048ee:	68ba      	ldr	r2, [r7, #8]
 80048f0:	429a      	cmp	r2, r3
 80048f2:	d302      	bcc.n	80048fa <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80048f4:	68bb      	ldr	r3, [r7, #8]
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d11d      	bne.n	8004936 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	695b      	ldr	r3, [r3, #20]
 8004900:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004904:	2b40      	cmp	r3, #64	; 0x40
 8004906:	d016      	beq.n	8004936 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	2200      	movs	r2, #0
 800490c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	2220      	movs	r2, #32
 8004912:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	2200      	movs	r2, #0
 800491a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004922:	f043 0220 	orr.w	r2, r3, #32
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	2200      	movs	r2, #0
 800492e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004932:	2301      	movs	r3, #1
 8004934:	e007      	b.n	8004946 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	695b      	ldr	r3, [r3, #20]
 800493c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004940:	2b40      	cmp	r3, #64	; 0x40
 8004942:	d1ae      	bne.n	80048a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004944:	2300      	movs	r3, #0
}
 8004946:	4618      	mov	r0, r3
 8004948:	3710      	adds	r7, #16
 800494a:	46bd      	mov	sp, r7
 800494c:	bd80      	pop	{r7, pc}

0800494e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800494e:	b480      	push	{r7}
 8004950:	b083      	sub	sp, #12
 8004952:	af00      	add	r7, sp, #0
 8004954:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	695b      	ldr	r3, [r3, #20]
 800495c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004960:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004964:	d11b      	bne.n	800499e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800496e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2200      	movs	r2, #0
 8004974:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	2220      	movs	r2, #32
 800497a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2200      	movs	r2, #0
 8004982:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800498a:	f043 0204 	orr.w	r2, r3, #4
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	2200      	movs	r2, #0
 8004996:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800499a:	2301      	movs	r3, #1
 800499c:	e000      	b.n	80049a0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800499e:	2300      	movs	r3, #0
}
 80049a0:	4618      	mov	r0, r3
 80049a2:	370c      	adds	r7, #12
 80049a4:	46bd      	mov	sp, r7
 80049a6:	bc80      	pop	{r7}
 80049a8:	4770      	bx	lr
	...

080049ac <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80049ac:	b480      	push	{r7}
 80049ae:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 80049b0:	4b03      	ldr	r3, [pc, #12]	; (80049c0 <HAL_PWR_EnableBkUpAccess+0x14>)
 80049b2:	2201      	movs	r2, #1
 80049b4:	601a      	str	r2, [r3, #0]
}
 80049b6:	bf00      	nop
 80049b8:	46bd      	mov	sp, r7
 80049ba:	bc80      	pop	{r7}
 80049bc:	4770      	bx	lr
 80049be:	bf00      	nop
 80049c0:	420e0020 	.word	0x420e0020

080049c4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b086      	sub	sp, #24
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d101      	bne.n	80049d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80049d2:	2301      	movs	r3, #1
 80049d4:	e272      	b.n	8004ebc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f003 0301 	and.w	r3, r3, #1
 80049de:	2b00      	cmp	r3, #0
 80049e0:	f000 8087 	beq.w	8004af2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80049e4:	4b92      	ldr	r3, [pc, #584]	; (8004c30 <HAL_RCC_OscConfig+0x26c>)
 80049e6:	685b      	ldr	r3, [r3, #4]
 80049e8:	f003 030c 	and.w	r3, r3, #12
 80049ec:	2b04      	cmp	r3, #4
 80049ee:	d00c      	beq.n	8004a0a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80049f0:	4b8f      	ldr	r3, [pc, #572]	; (8004c30 <HAL_RCC_OscConfig+0x26c>)
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	f003 030c 	and.w	r3, r3, #12
 80049f8:	2b08      	cmp	r3, #8
 80049fa:	d112      	bne.n	8004a22 <HAL_RCC_OscConfig+0x5e>
 80049fc:	4b8c      	ldr	r3, [pc, #560]	; (8004c30 <HAL_RCC_OscConfig+0x26c>)
 80049fe:	685b      	ldr	r3, [r3, #4]
 8004a00:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a08:	d10b      	bne.n	8004a22 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a0a:	4b89      	ldr	r3, [pc, #548]	; (8004c30 <HAL_RCC_OscConfig+0x26c>)
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d06c      	beq.n	8004af0 <HAL_RCC_OscConfig+0x12c>
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	685b      	ldr	r3, [r3, #4]
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d168      	bne.n	8004af0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004a1e:	2301      	movs	r3, #1
 8004a20:	e24c      	b.n	8004ebc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	685b      	ldr	r3, [r3, #4]
 8004a26:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a2a:	d106      	bne.n	8004a3a <HAL_RCC_OscConfig+0x76>
 8004a2c:	4b80      	ldr	r3, [pc, #512]	; (8004c30 <HAL_RCC_OscConfig+0x26c>)
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	4a7f      	ldr	r2, [pc, #508]	; (8004c30 <HAL_RCC_OscConfig+0x26c>)
 8004a32:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a36:	6013      	str	r3, [r2, #0]
 8004a38:	e02e      	b.n	8004a98 <HAL_RCC_OscConfig+0xd4>
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	685b      	ldr	r3, [r3, #4]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d10c      	bne.n	8004a5c <HAL_RCC_OscConfig+0x98>
 8004a42:	4b7b      	ldr	r3, [pc, #492]	; (8004c30 <HAL_RCC_OscConfig+0x26c>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4a7a      	ldr	r2, [pc, #488]	; (8004c30 <HAL_RCC_OscConfig+0x26c>)
 8004a48:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a4c:	6013      	str	r3, [r2, #0]
 8004a4e:	4b78      	ldr	r3, [pc, #480]	; (8004c30 <HAL_RCC_OscConfig+0x26c>)
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	4a77      	ldr	r2, [pc, #476]	; (8004c30 <HAL_RCC_OscConfig+0x26c>)
 8004a54:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a58:	6013      	str	r3, [r2, #0]
 8004a5a:	e01d      	b.n	8004a98 <HAL_RCC_OscConfig+0xd4>
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	685b      	ldr	r3, [r3, #4]
 8004a60:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004a64:	d10c      	bne.n	8004a80 <HAL_RCC_OscConfig+0xbc>
 8004a66:	4b72      	ldr	r3, [pc, #456]	; (8004c30 <HAL_RCC_OscConfig+0x26c>)
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	4a71      	ldr	r2, [pc, #452]	; (8004c30 <HAL_RCC_OscConfig+0x26c>)
 8004a6c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004a70:	6013      	str	r3, [r2, #0]
 8004a72:	4b6f      	ldr	r3, [pc, #444]	; (8004c30 <HAL_RCC_OscConfig+0x26c>)
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	4a6e      	ldr	r2, [pc, #440]	; (8004c30 <HAL_RCC_OscConfig+0x26c>)
 8004a78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a7c:	6013      	str	r3, [r2, #0]
 8004a7e:	e00b      	b.n	8004a98 <HAL_RCC_OscConfig+0xd4>
 8004a80:	4b6b      	ldr	r3, [pc, #428]	; (8004c30 <HAL_RCC_OscConfig+0x26c>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	4a6a      	ldr	r2, [pc, #424]	; (8004c30 <HAL_RCC_OscConfig+0x26c>)
 8004a86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a8a:	6013      	str	r3, [r2, #0]
 8004a8c:	4b68      	ldr	r3, [pc, #416]	; (8004c30 <HAL_RCC_OscConfig+0x26c>)
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	4a67      	ldr	r2, [pc, #412]	; (8004c30 <HAL_RCC_OscConfig+0x26c>)
 8004a92:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a96:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	685b      	ldr	r3, [r3, #4]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d013      	beq.n	8004ac8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004aa0:	f7fd fe36 	bl	8002710 <HAL_GetTick>
 8004aa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004aa6:	e008      	b.n	8004aba <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004aa8:	f7fd fe32 	bl	8002710 <HAL_GetTick>
 8004aac:	4602      	mov	r2, r0
 8004aae:	693b      	ldr	r3, [r7, #16]
 8004ab0:	1ad3      	subs	r3, r2, r3
 8004ab2:	2b64      	cmp	r3, #100	; 0x64
 8004ab4:	d901      	bls.n	8004aba <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004ab6:	2303      	movs	r3, #3
 8004ab8:	e200      	b.n	8004ebc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004aba:	4b5d      	ldr	r3, [pc, #372]	; (8004c30 <HAL_RCC_OscConfig+0x26c>)
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d0f0      	beq.n	8004aa8 <HAL_RCC_OscConfig+0xe4>
 8004ac6:	e014      	b.n	8004af2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ac8:	f7fd fe22 	bl	8002710 <HAL_GetTick>
 8004acc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ace:	e008      	b.n	8004ae2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ad0:	f7fd fe1e 	bl	8002710 <HAL_GetTick>
 8004ad4:	4602      	mov	r2, r0
 8004ad6:	693b      	ldr	r3, [r7, #16]
 8004ad8:	1ad3      	subs	r3, r2, r3
 8004ada:	2b64      	cmp	r3, #100	; 0x64
 8004adc:	d901      	bls.n	8004ae2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004ade:	2303      	movs	r3, #3
 8004ae0:	e1ec      	b.n	8004ebc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ae2:	4b53      	ldr	r3, [pc, #332]	; (8004c30 <HAL_RCC_OscConfig+0x26c>)
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d1f0      	bne.n	8004ad0 <HAL_RCC_OscConfig+0x10c>
 8004aee:	e000      	b.n	8004af2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004af0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f003 0302 	and.w	r3, r3, #2
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d063      	beq.n	8004bc6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004afe:	4b4c      	ldr	r3, [pc, #304]	; (8004c30 <HAL_RCC_OscConfig+0x26c>)
 8004b00:	685b      	ldr	r3, [r3, #4]
 8004b02:	f003 030c 	and.w	r3, r3, #12
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d00b      	beq.n	8004b22 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004b0a:	4b49      	ldr	r3, [pc, #292]	; (8004c30 <HAL_RCC_OscConfig+0x26c>)
 8004b0c:	685b      	ldr	r3, [r3, #4]
 8004b0e:	f003 030c 	and.w	r3, r3, #12
 8004b12:	2b08      	cmp	r3, #8
 8004b14:	d11c      	bne.n	8004b50 <HAL_RCC_OscConfig+0x18c>
 8004b16:	4b46      	ldr	r3, [pc, #280]	; (8004c30 <HAL_RCC_OscConfig+0x26c>)
 8004b18:	685b      	ldr	r3, [r3, #4]
 8004b1a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d116      	bne.n	8004b50 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b22:	4b43      	ldr	r3, [pc, #268]	; (8004c30 <HAL_RCC_OscConfig+0x26c>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f003 0302 	and.w	r3, r3, #2
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d005      	beq.n	8004b3a <HAL_RCC_OscConfig+0x176>
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	691b      	ldr	r3, [r3, #16]
 8004b32:	2b01      	cmp	r3, #1
 8004b34:	d001      	beq.n	8004b3a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004b36:	2301      	movs	r3, #1
 8004b38:	e1c0      	b.n	8004ebc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b3a:	4b3d      	ldr	r3, [pc, #244]	; (8004c30 <HAL_RCC_OscConfig+0x26c>)
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	695b      	ldr	r3, [r3, #20]
 8004b46:	00db      	lsls	r3, r3, #3
 8004b48:	4939      	ldr	r1, [pc, #228]	; (8004c30 <HAL_RCC_OscConfig+0x26c>)
 8004b4a:	4313      	orrs	r3, r2
 8004b4c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b4e:	e03a      	b.n	8004bc6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	691b      	ldr	r3, [r3, #16]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d020      	beq.n	8004b9a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b58:	4b36      	ldr	r3, [pc, #216]	; (8004c34 <HAL_RCC_OscConfig+0x270>)
 8004b5a:	2201      	movs	r2, #1
 8004b5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b5e:	f7fd fdd7 	bl	8002710 <HAL_GetTick>
 8004b62:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b64:	e008      	b.n	8004b78 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b66:	f7fd fdd3 	bl	8002710 <HAL_GetTick>
 8004b6a:	4602      	mov	r2, r0
 8004b6c:	693b      	ldr	r3, [r7, #16]
 8004b6e:	1ad3      	subs	r3, r2, r3
 8004b70:	2b02      	cmp	r3, #2
 8004b72:	d901      	bls.n	8004b78 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004b74:	2303      	movs	r3, #3
 8004b76:	e1a1      	b.n	8004ebc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b78:	4b2d      	ldr	r3, [pc, #180]	; (8004c30 <HAL_RCC_OscConfig+0x26c>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f003 0302 	and.w	r3, r3, #2
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d0f0      	beq.n	8004b66 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b84:	4b2a      	ldr	r3, [pc, #168]	; (8004c30 <HAL_RCC_OscConfig+0x26c>)
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	695b      	ldr	r3, [r3, #20]
 8004b90:	00db      	lsls	r3, r3, #3
 8004b92:	4927      	ldr	r1, [pc, #156]	; (8004c30 <HAL_RCC_OscConfig+0x26c>)
 8004b94:	4313      	orrs	r3, r2
 8004b96:	600b      	str	r3, [r1, #0]
 8004b98:	e015      	b.n	8004bc6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b9a:	4b26      	ldr	r3, [pc, #152]	; (8004c34 <HAL_RCC_OscConfig+0x270>)
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ba0:	f7fd fdb6 	bl	8002710 <HAL_GetTick>
 8004ba4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004ba6:	e008      	b.n	8004bba <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ba8:	f7fd fdb2 	bl	8002710 <HAL_GetTick>
 8004bac:	4602      	mov	r2, r0
 8004bae:	693b      	ldr	r3, [r7, #16]
 8004bb0:	1ad3      	subs	r3, r2, r3
 8004bb2:	2b02      	cmp	r3, #2
 8004bb4:	d901      	bls.n	8004bba <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004bb6:	2303      	movs	r3, #3
 8004bb8:	e180      	b.n	8004ebc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004bba:	4b1d      	ldr	r3, [pc, #116]	; (8004c30 <HAL_RCC_OscConfig+0x26c>)
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f003 0302 	and.w	r3, r3, #2
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d1f0      	bne.n	8004ba8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f003 0308 	and.w	r3, r3, #8
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d03a      	beq.n	8004c48 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	699b      	ldr	r3, [r3, #24]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d019      	beq.n	8004c0e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004bda:	4b17      	ldr	r3, [pc, #92]	; (8004c38 <HAL_RCC_OscConfig+0x274>)
 8004bdc:	2201      	movs	r2, #1
 8004bde:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004be0:	f7fd fd96 	bl	8002710 <HAL_GetTick>
 8004be4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004be6:	e008      	b.n	8004bfa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004be8:	f7fd fd92 	bl	8002710 <HAL_GetTick>
 8004bec:	4602      	mov	r2, r0
 8004bee:	693b      	ldr	r3, [r7, #16]
 8004bf0:	1ad3      	subs	r3, r2, r3
 8004bf2:	2b02      	cmp	r3, #2
 8004bf4:	d901      	bls.n	8004bfa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004bf6:	2303      	movs	r3, #3
 8004bf8:	e160      	b.n	8004ebc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004bfa:	4b0d      	ldr	r3, [pc, #52]	; (8004c30 <HAL_RCC_OscConfig+0x26c>)
 8004bfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bfe:	f003 0302 	and.w	r3, r3, #2
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d0f0      	beq.n	8004be8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004c06:	2001      	movs	r0, #1
 8004c08:	f000 fafe 	bl	8005208 <RCC_Delay>
 8004c0c:	e01c      	b.n	8004c48 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004c0e:	4b0a      	ldr	r3, [pc, #40]	; (8004c38 <HAL_RCC_OscConfig+0x274>)
 8004c10:	2200      	movs	r2, #0
 8004c12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c14:	f7fd fd7c 	bl	8002710 <HAL_GetTick>
 8004c18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c1a:	e00f      	b.n	8004c3c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c1c:	f7fd fd78 	bl	8002710 <HAL_GetTick>
 8004c20:	4602      	mov	r2, r0
 8004c22:	693b      	ldr	r3, [r7, #16]
 8004c24:	1ad3      	subs	r3, r2, r3
 8004c26:	2b02      	cmp	r3, #2
 8004c28:	d908      	bls.n	8004c3c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004c2a:	2303      	movs	r3, #3
 8004c2c:	e146      	b.n	8004ebc <HAL_RCC_OscConfig+0x4f8>
 8004c2e:	bf00      	nop
 8004c30:	40021000 	.word	0x40021000
 8004c34:	42420000 	.word	0x42420000
 8004c38:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c3c:	4b92      	ldr	r3, [pc, #584]	; (8004e88 <HAL_RCC_OscConfig+0x4c4>)
 8004c3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c40:	f003 0302 	and.w	r3, r3, #2
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d1e9      	bne.n	8004c1c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f003 0304 	and.w	r3, r3, #4
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	f000 80a6 	beq.w	8004da2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c56:	2300      	movs	r3, #0
 8004c58:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c5a:	4b8b      	ldr	r3, [pc, #556]	; (8004e88 <HAL_RCC_OscConfig+0x4c4>)
 8004c5c:	69db      	ldr	r3, [r3, #28]
 8004c5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d10d      	bne.n	8004c82 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c66:	4b88      	ldr	r3, [pc, #544]	; (8004e88 <HAL_RCC_OscConfig+0x4c4>)
 8004c68:	69db      	ldr	r3, [r3, #28]
 8004c6a:	4a87      	ldr	r2, [pc, #540]	; (8004e88 <HAL_RCC_OscConfig+0x4c4>)
 8004c6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c70:	61d3      	str	r3, [r2, #28]
 8004c72:	4b85      	ldr	r3, [pc, #532]	; (8004e88 <HAL_RCC_OscConfig+0x4c4>)
 8004c74:	69db      	ldr	r3, [r3, #28]
 8004c76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c7a:	60bb      	str	r3, [r7, #8]
 8004c7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c7e:	2301      	movs	r3, #1
 8004c80:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c82:	4b82      	ldr	r3, [pc, #520]	; (8004e8c <HAL_RCC_OscConfig+0x4c8>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d118      	bne.n	8004cc0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c8e:	4b7f      	ldr	r3, [pc, #508]	; (8004e8c <HAL_RCC_OscConfig+0x4c8>)
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	4a7e      	ldr	r2, [pc, #504]	; (8004e8c <HAL_RCC_OscConfig+0x4c8>)
 8004c94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c9a:	f7fd fd39 	bl	8002710 <HAL_GetTick>
 8004c9e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ca0:	e008      	b.n	8004cb4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ca2:	f7fd fd35 	bl	8002710 <HAL_GetTick>
 8004ca6:	4602      	mov	r2, r0
 8004ca8:	693b      	ldr	r3, [r7, #16]
 8004caa:	1ad3      	subs	r3, r2, r3
 8004cac:	2b64      	cmp	r3, #100	; 0x64
 8004cae:	d901      	bls.n	8004cb4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004cb0:	2303      	movs	r3, #3
 8004cb2:	e103      	b.n	8004ebc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cb4:	4b75      	ldr	r3, [pc, #468]	; (8004e8c <HAL_RCC_OscConfig+0x4c8>)
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d0f0      	beq.n	8004ca2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	68db      	ldr	r3, [r3, #12]
 8004cc4:	2b01      	cmp	r3, #1
 8004cc6:	d106      	bne.n	8004cd6 <HAL_RCC_OscConfig+0x312>
 8004cc8:	4b6f      	ldr	r3, [pc, #444]	; (8004e88 <HAL_RCC_OscConfig+0x4c4>)
 8004cca:	6a1b      	ldr	r3, [r3, #32]
 8004ccc:	4a6e      	ldr	r2, [pc, #440]	; (8004e88 <HAL_RCC_OscConfig+0x4c4>)
 8004cce:	f043 0301 	orr.w	r3, r3, #1
 8004cd2:	6213      	str	r3, [r2, #32]
 8004cd4:	e02d      	b.n	8004d32 <HAL_RCC_OscConfig+0x36e>
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	68db      	ldr	r3, [r3, #12]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d10c      	bne.n	8004cf8 <HAL_RCC_OscConfig+0x334>
 8004cde:	4b6a      	ldr	r3, [pc, #424]	; (8004e88 <HAL_RCC_OscConfig+0x4c4>)
 8004ce0:	6a1b      	ldr	r3, [r3, #32]
 8004ce2:	4a69      	ldr	r2, [pc, #420]	; (8004e88 <HAL_RCC_OscConfig+0x4c4>)
 8004ce4:	f023 0301 	bic.w	r3, r3, #1
 8004ce8:	6213      	str	r3, [r2, #32]
 8004cea:	4b67      	ldr	r3, [pc, #412]	; (8004e88 <HAL_RCC_OscConfig+0x4c4>)
 8004cec:	6a1b      	ldr	r3, [r3, #32]
 8004cee:	4a66      	ldr	r2, [pc, #408]	; (8004e88 <HAL_RCC_OscConfig+0x4c4>)
 8004cf0:	f023 0304 	bic.w	r3, r3, #4
 8004cf4:	6213      	str	r3, [r2, #32]
 8004cf6:	e01c      	b.n	8004d32 <HAL_RCC_OscConfig+0x36e>
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	68db      	ldr	r3, [r3, #12]
 8004cfc:	2b05      	cmp	r3, #5
 8004cfe:	d10c      	bne.n	8004d1a <HAL_RCC_OscConfig+0x356>
 8004d00:	4b61      	ldr	r3, [pc, #388]	; (8004e88 <HAL_RCC_OscConfig+0x4c4>)
 8004d02:	6a1b      	ldr	r3, [r3, #32]
 8004d04:	4a60      	ldr	r2, [pc, #384]	; (8004e88 <HAL_RCC_OscConfig+0x4c4>)
 8004d06:	f043 0304 	orr.w	r3, r3, #4
 8004d0a:	6213      	str	r3, [r2, #32]
 8004d0c:	4b5e      	ldr	r3, [pc, #376]	; (8004e88 <HAL_RCC_OscConfig+0x4c4>)
 8004d0e:	6a1b      	ldr	r3, [r3, #32]
 8004d10:	4a5d      	ldr	r2, [pc, #372]	; (8004e88 <HAL_RCC_OscConfig+0x4c4>)
 8004d12:	f043 0301 	orr.w	r3, r3, #1
 8004d16:	6213      	str	r3, [r2, #32]
 8004d18:	e00b      	b.n	8004d32 <HAL_RCC_OscConfig+0x36e>
 8004d1a:	4b5b      	ldr	r3, [pc, #364]	; (8004e88 <HAL_RCC_OscConfig+0x4c4>)
 8004d1c:	6a1b      	ldr	r3, [r3, #32]
 8004d1e:	4a5a      	ldr	r2, [pc, #360]	; (8004e88 <HAL_RCC_OscConfig+0x4c4>)
 8004d20:	f023 0301 	bic.w	r3, r3, #1
 8004d24:	6213      	str	r3, [r2, #32]
 8004d26:	4b58      	ldr	r3, [pc, #352]	; (8004e88 <HAL_RCC_OscConfig+0x4c4>)
 8004d28:	6a1b      	ldr	r3, [r3, #32]
 8004d2a:	4a57      	ldr	r2, [pc, #348]	; (8004e88 <HAL_RCC_OscConfig+0x4c4>)
 8004d2c:	f023 0304 	bic.w	r3, r3, #4
 8004d30:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	68db      	ldr	r3, [r3, #12]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d015      	beq.n	8004d66 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d3a:	f7fd fce9 	bl	8002710 <HAL_GetTick>
 8004d3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d40:	e00a      	b.n	8004d58 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d42:	f7fd fce5 	bl	8002710 <HAL_GetTick>
 8004d46:	4602      	mov	r2, r0
 8004d48:	693b      	ldr	r3, [r7, #16]
 8004d4a:	1ad3      	subs	r3, r2, r3
 8004d4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d50:	4293      	cmp	r3, r2
 8004d52:	d901      	bls.n	8004d58 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004d54:	2303      	movs	r3, #3
 8004d56:	e0b1      	b.n	8004ebc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d58:	4b4b      	ldr	r3, [pc, #300]	; (8004e88 <HAL_RCC_OscConfig+0x4c4>)
 8004d5a:	6a1b      	ldr	r3, [r3, #32]
 8004d5c:	f003 0302 	and.w	r3, r3, #2
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d0ee      	beq.n	8004d42 <HAL_RCC_OscConfig+0x37e>
 8004d64:	e014      	b.n	8004d90 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d66:	f7fd fcd3 	bl	8002710 <HAL_GetTick>
 8004d6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d6c:	e00a      	b.n	8004d84 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d6e:	f7fd fccf 	bl	8002710 <HAL_GetTick>
 8004d72:	4602      	mov	r2, r0
 8004d74:	693b      	ldr	r3, [r7, #16]
 8004d76:	1ad3      	subs	r3, r2, r3
 8004d78:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d7c:	4293      	cmp	r3, r2
 8004d7e:	d901      	bls.n	8004d84 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004d80:	2303      	movs	r3, #3
 8004d82:	e09b      	b.n	8004ebc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d84:	4b40      	ldr	r3, [pc, #256]	; (8004e88 <HAL_RCC_OscConfig+0x4c4>)
 8004d86:	6a1b      	ldr	r3, [r3, #32]
 8004d88:	f003 0302 	and.w	r3, r3, #2
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d1ee      	bne.n	8004d6e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004d90:	7dfb      	ldrb	r3, [r7, #23]
 8004d92:	2b01      	cmp	r3, #1
 8004d94:	d105      	bne.n	8004da2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d96:	4b3c      	ldr	r3, [pc, #240]	; (8004e88 <HAL_RCC_OscConfig+0x4c4>)
 8004d98:	69db      	ldr	r3, [r3, #28]
 8004d9a:	4a3b      	ldr	r2, [pc, #236]	; (8004e88 <HAL_RCC_OscConfig+0x4c4>)
 8004d9c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004da0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	69db      	ldr	r3, [r3, #28]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	f000 8087 	beq.w	8004eba <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004dac:	4b36      	ldr	r3, [pc, #216]	; (8004e88 <HAL_RCC_OscConfig+0x4c4>)
 8004dae:	685b      	ldr	r3, [r3, #4]
 8004db0:	f003 030c 	and.w	r3, r3, #12
 8004db4:	2b08      	cmp	r3, #8
 8004db6:	d061      	beq.n	8004e7c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	69db      	ldr	r3, [r3, #28]
 8004dbc:	2b02      	cmp	r3, #2
 8004dbe:	d146      	bne.n	8004e4e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004dc0:	4b33      	ldr	r3, [pc, #204]	; (8004e90 <HAL_RCC_OscConfig+0x4cc>)
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dc6:	f7fd fca3 	bl	8002710 <HAL_GetTick>
 8004dca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004dcc:	e008      	b.n	8004de0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004dce:	f7fd fc9f 	bl	8002710 <HAL_GetTick>
 8004dd2:	4602      	mov	r2, r0
 8004dd4:	693b      	ldr	r3, [r7, #16]
 8004dd6:	1ad3      	subs	r3, r2, r3
 8004dd8:	2b02      	cmp	r3, #2
 8004dda:	d901      	bls.n	8004de0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004ddc:	2303      	movs	r3, #3
 8004dde:	e06d      	b.n	8004ebc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004de0:	4b29      	ldr	r3, [pc, #164]	; (8004e88 <HAL_RCC_OscConfig+0x4c4>)
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d1f0      	bne.n	8004dce <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6a1b      	ldr	r3, [r3, #32]
 8004df0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004df4:	d108      	bne.n	8004e08 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004df6:	4b24      	ldr	r3, [pc, #144]	; (8004e88 <HAL_RCC_OscConfig+0x4c4>)
 8004df8:	685b      	ldr	r3, [r3, #4]
 8004dfa:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	689b      	ldr	r3, [r3, #8]
 8004e02:	4921      	ldr	r1, [pc, #132]	; (8004e88 <HAL_RCC_OscConfig+0x4c4>)
 8004e04:	4313      	orrs	r3, r2
 8004e06:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004e08:	4b1f      	ldr	r3, [pc, #124]	; (8004e88 <HAL_RCC_OscConfig+0x4c4>)
 8004e0a:	685b      	ldr	r3, [r3, #4]
 8004e0c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	6a19      	ldr	r1, [r3, #32]
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e18:	430b      	orrs	r3, r1
 8004e1a:	491b      	ldr	r1, [pc, #108]	; (8004e88 <HAL_RCC_OscConfig+0x4c4>)
 8004e1c:	4313      	orrs	r3, r2
 8004e1e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e20:	4b1b      	ldr	r3, [pc, #108]	; (8004e90 <HAL_RCC_OscConfig+0x4cc>)
 8004e22:	2201      	movs	r2, #1
 8004e24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e26:	f7fd fc73 	bl	8002710 <HAL_GetTick>
 8004e2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004e2c:	e008      	b.n	8004e40 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e2e:	f7fd fc6f 	bl	8002710 <HAL_GetTick>
 8004e32:	4602      	mov	r2, r0
 8004e34:	693b      	ldr	r3, [r7, #16]
 8004e36:	1ad3      	subs	r3, r2, r3
 8004e38:	2b02      	cmp	r3, #2
 8004e3a:	d901      	bls.n	8004e40 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004e3c:	2303      	movs	r3, #3
 8004e3e:	e03d      	b.n	8004ebc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004e40:	4b11      	ldr	r3, [pc, #68]	; (8004e88 <HAL_RCC_OscConfig+0x4c4>)
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d0f0      	beq.n	8004e2e <HAL_RCC_OscConfig+0x46a>
 8004e4c:	e035      	b.n	8004eba <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e4e:	4b10      	ldr	r3, [pc, #64]	; (8004e90 <HAL_RCC_OscConfig+0x4cc>)
 8004e50:	2200      	movs	r2, #0
 8004e52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e54:	f7fd fc5c 	bl	8002710 <HAL_GetTick>
 8004e58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004e5a:	e008      	b.n	8004e6e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e5c:	f7fd fc58 	bl	8002710 <HAL_GetTick>
 8004e60:	4602      	mov	r2, r0
 8004e62:	693b      	ldr	r3, [r7, #16]
 8004e64:	1ad3      	subs	r3, r2, r3
 8004e66:	2b02      	cmp	r3, #2
 8004e68:	d901      	bls.n	8004e6e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004e6a:	2303      	movs	r3, #3
 8004e6c:	e026      	b.n	8004ebc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004e6e:	4b06      	ldr	r3, [pc, #24]	; (8004e88 <HAL_RCC_OscConfig+0x4c4>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d1f0      	bne.n	8004e5c <HAL_RCC_OscConfig+0x498>
 8004e7a:	e01e      	b.n	8004eba <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	69db      	ldr	r3, [r3, #28]
 8004e80:	2b01      	cmp	r3, #1
 8004e82:	d107      	bne.n	8004e94 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004e84:	2301      	movs	r3, #1
 8004e86:	e019      	b.n	8004ebc <HAL_RCC_OscConfig+0x4f8>
 8004e88:	40021000 	.word	0x40021000
 8004e8c:	40007000 	.word	0x40007000
 8004e90:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004e94:	4b0b      	ldr	r3, [pc, #44]	; (8004ec4 <HAL_RCC_OscConfig+0x500>)
 8004e96:	685b      	ldr	r3, [r3, #4]
 8004e98:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	6a1b      	ldr	r3, [r3, #32]
 8004ea4:	429a      	cmp	r2, r3
 8004ea6:	d106      	bne.n	8004eb6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004eb2:	429a      	cmp	r2, r3
 8004eb4:	d001      	beq.n	8004eba <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	e000      	b.n	8004ebc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004eba:	2300      	movs	r3, #0
}
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	3718      	adds	r7, #24
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	bd80      	pop	{r7, pc}
 8004ec4:	40021000 	.word	0x40021000

08004ec8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b084      	sub	sp, #16
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
 8004ed0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d101      	bne.n	8004edc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ed8:	2301      	movs	r3, #1
 8004eda:	e0d0      	b.n	800507e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004edc:	4b6a      	ldr	r3, [pc, #424]	; (8005088 <HAL_RCC_ClockConfig+0x1c0>)
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f003 0307 	and.w	r3, r3, #7
 8004ee4:	683a      	ldr	r2, [r7, #0]
 8004ee6:	429a      	cmp	r2, r3
 8004ee8:	d910      	bls.n	8004f0c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004eea:	4b67      	ldr	r3, [pc, #412]	; (8005088 <HAL_RCC_ClockConfig+0x1c0>)
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f023 0207 	bic.w	r2, r3, #7
 8004ef2:	4965      	ldr	r1, [pc, #404]	; (8005088 <HAL_RCC_ClockConfig+0x1c0>)
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	4313      	orrs	r3, r2
 8004ef8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004efa:	4b63      	ldr	r3, [pc, #396]	; (8005088 <HAL_RCC_ClockConfig+0x1c0>)
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f003 0307 	and.w	r3, r3, #7
 8004f02:	683a      	ldr	r2, [r7, #0]
 8004f04:	429a      	cmp	r2, r3
 8004f06:	d001      	beq.n	8004f0c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004f08:	2301      	movs	r3, #1
 8004f0a:	e0b8      	b.n	800507e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f003 0302 	and.w	r3, r3, #2
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d020      	beq.n	8004f5a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f003 0304 	and.w	r3, r3, #4
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d005      	beq.n	8004f30 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004f24:	4b59      	ldr	r3, [pc, #356]	; (800508c <HAL_RCC_ClockConfig+0x1c4>)
 8004f26:	685b      	ldr	r3, [r3, #4]
 8004f28:	4a58      	ldr	r2, [pc, #352]	; (800508c <HAL_RCC_ClockConfig+0x1c4>)
 8004f2a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004f2e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f003 0308 	and.w	r3, r3, #8
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d005      	beq.n	8004f48 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004f3c:	4b53      	ldr	r3, [pc, #332]	; (800508c <HAL_RCC_ClockConfig+0x1c4>)
 8004f3e:	685b      	ldr	r3, [r3, #4]
 8004f40:	4a52      	ldr	r2, [pc, #328]	; (800508c <HAL_RCC_ClockConfig+0x1c4>)
 8004f42:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004f46:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f48:	4b50      	ldr	r3, [pc, #320]	; (800508c <HAL_RCC_ClockConfig+0x1c4>)
 8004f4a:	685b      	ldr	r3, [r3, #4]
 8004f4c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	689b      	ldr	r3, [r3, #8]
 8004f54:	494d      	ldr	r1, [pc, #308]	; (800508c <HAL_RCC_ClockConfig+0x1c4>)
 8004f56:	4313      	orrs	r3, r2
 8004f58:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f003 0301 	and.w	r3, r3, #1
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d040      	beq.n	8004fe8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	685b      	ldr	r3, [r3, #4]
 8004f6a:	2b01      	cmp	r3, #1
 8004f6c:	d107      	bne.n	8004f7e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f6e:	4b47      	ldr	r3, [pc, #284]	; (800508c <HAL_RCC_ClockConfig+0x1c4>)
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d115      	bne.n	8004fa6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f7a:	2301      	movs	r3, #1
 8004f7c:	e07f      	b.n	800507e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	685b      	ldr	r3, [r3, #4]
 8004f82:	2b02      	cmp	r3, #2
 8004f84:	d107      	bne.n	8004f96 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f86:	4b41      	ldr	r3, [pc, #260]	; (800508c <HAL_RCC_ClockConfig+0x1c4>)
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d109      	bne.n	8004fa6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f92:	2301      	movs	r3, #1
 8004f94:	e073      	b.n	800507e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f96:	4b3d      	ldr	r3, [pc, #244]	; (800508c <HAL_RCC_ClockConfig+0x1c4>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f003 0302 	and.w	r3, r3, #2
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d101      	bne.n	8004fa6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	e06b      	b.n	800507e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004fa6:	4b39      	ldr	r3, [pc, #228]	; (800508c <HAL_RCC_ClockConfig+0x1c4>)
 8004fa8:	685b      	ldr	r3, [r3, #4]
 8004faa:	f023 0203 	bic.w	r2, r3, #3
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	685b      	ldr	r3, [r3, #4]
 8004fb2:	4936      	ldr	r1, [pc, #216]	; (800508c <HAL_RCC_ClockConfig+0x1c4>)
 8004fb4:	4313      	orrs	r3, r2
 8004fb6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004fb8:	f7fd fbaa 	bl	8002710 <HAL_GetTick>
 8004fbc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fbe:	e00a      	b.n	8004fd6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004fc0:	f7fd fba6 	bl	8002710 <HAL_GetTick>
 8004fc4:	4602      	mov	r2, r0
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	1ad3      	subs	r3, r2, r3
 8004fca:	f241 3288 	movw	r2, #5000	; 0x1388
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d901      	bls.n	8004fd6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004fd2:	2303      	movs	r3, #3
 8004fd4:	e053      	b.n	800507e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fd6:	4b2d      	ldr	r3, [pc, #180]	; (800508c <HAL_RCC_ClockConfig+0x1c4>)
 8004fd8:	685b      	ldr	r3, [r3, #4]
 8004fda:	f003 020c 	and.w	r2, r3, #12
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	685b      	ldr	r3, [r3, #4]
 8004fe2:	009b      	lsls	r3, r3, #2
 8004fe4:	429a      	cmp	r2, r3
 8004fe6:	d1eb      	bne.n	8004fc0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004fe8:	4b27      	ldr	r3, [pc, #156]	; (8005088 <HAL_RCC_ClockConfig+0x1c0>)
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f003 0307 	and.w	r3, r3, #7
 8004ff0:	683a      	ldr	r2, [r7, #0]
 8004ff2:	429a      	cmp	r2, r3
 8004ff4:	d210      	bcs.n	8005018 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ff6:	4b24      	ldr	r3, [pc, #144]	; (8005088 <HAL_RCC_ClockConfig+0x1c0>)
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f023 0207 	bic.w	r2, r3, #7
 8004ffe:	4922      	ldr	r1, [pc, #136]	; (8005088 <HAL_RCC_ClockConfig+0x1c0>)
 8005000:	683b      	ldr	r3, [r7, #0]
 8005002:	4313      	orrs	r3, r2
 8005004:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005006:	4b20      	ldr	r3, [pc, #128]	; (8005088 <HAL_RCC_ClockConfig+0x1c0>)
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f003 0307 	and.w	r3, r3, #7
 800500e:	683a      	ldr	r2, [r7, #0]
 8005010:	429a      	cmp	r2, r3
 8005012:	d001      	beq.n	8005018 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005014:	2301      	movs	r3, #1
 8005016:	e032      	b.n	800507e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f003 0304 	and.w	r3, r3, #4
 8005020:	2b00      	cmp	r3, #0
 8005022:	d008      	beq.n	8005036 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005024:	4b19      	ldr	r3, [pc, #100]	; (800508c <HAL_RCC_ClockConfig+0x1c4>)
 8005026:	685b      	ldr	r3, [r3, #4]
 8005028:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	68db      	ldr	r3, [r3, #12]
 8005030:	4916      	ldr	r1, [pc, #88]	; (800508c <HAL_RCC_ClockConfig+0x1c4>)
 8005032:	4313      	orrs	r3, r2
 8005034:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f003 0308 	and.w	r3, r3, #8
 800503e:	2b00      	cmp	r3, #0
 8005040:	d009      	beq.n	8005056 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005042:	4b12      	ldr	r3, [pc, #72]	; (800508c <HAL_RCC_ClockConfig+0x1c4>)
 8005044:	685b      	ldr	r3, [r3, #4]
 8005046:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	691b      	ldr	r3, [r3, #16]
 800504e:	00db      	lsls	r3, r3, #3
 8005050:	490e      	ldr	r1, [pc, #56]	; (800508c <HAL_RCC_ClockConfig+0x1c4>)
 8005052:	4313      	orrs	r3, r2
 8005054:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005056:	f000 f821 	bl	800509c <HAL_RCC_GetSysClockFreq>
 800505a:	4602      	mov	r2, r0
 800505c:	4b0b      	ldr	r3, [pc, #44]	; (800508c <HAL_RCC_ClockConfig+0x1c4>)
 800505e:	685b      	ldr	r3, [r3, #4]
 8005060:	091b      	lsrs	r3, r3, #4
 8005062:	f003 030f 	and.w	r3, r3, #15
 8005066:	490a      	ldr	r1, [pc, #40]	; (8005090 <HAL_RCC_ClockConfig+0x1c8>)
 8005068:	5ccb      	ldrb	r3, [r1, r3]
 800506a:	fa22 f303 	lsr.w	r3, r2, r3
 800506e:	4a09      	ldr	r2, [pc, #36]	; (8005094 <HAL_RCC_ClockConfig+0x1cc>)
 8005070:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005072:	4b09      	ldr	r3, [pc, #36]	; (8005098 <HAL_RCC_ClockConfig+0x1d0>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	4618      	mov	r0, r3
 8005078:	f7fd fa58 	bl	800252c <HAL_InitTick>

  return HAL_OK;
 800507c:	2300      	movs	r3, #0
}
 800507e:	4618      	mov	r0, r3
 8005080:	3710      	adds	r7, #16
 8005082:	46bd      	mov	sp, r7
 8005084:	bd80      	pop	{r7, pc}
 8005086:	bf00      	nop
 8005088:	40022000 	.word	0x40022000
 800508c:	40021000 	.word	0x40021000
 8005090:	0800be6c 	.word	0x0800be6c
 8005094:	20000004 	.word	0x20000004
 8005098:	20000008 	.word	0x20000008

0800509c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800509c:	b480      	push	{r7}
 800509e:	b087      	sub	sp, #28
 80050a0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80050a2:	2300      	movs	r3, #0
 80050a4:	60fb      	str	r3, [r7, #12]
 80050a6:	2300      	movs	r3, #0
 80050a8:	60bb      	str	r3, [r7, #8]
 80050aa:	2300      	movs	r3, #0
 80050ac:	617b      	str	r3, [r7, #20]
 80050ae:	2300      	movs	r3, #0
 80050b0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80050b2:	2300      	movs	r3, #0
 80050b4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80050b6:	4b1e      	ldr	r3, [pc, #120]	; (8005130 <HAL_RCC_GetSysClockFreq+0x94>)
 80050b8:	685b      	ldr	r3, [r3, #4]
 80050ba:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	f003 030c 	and.w	r3, r3, #12
 80050c2:	2b04      	cmp	r3, #4
 80050c4:	d002      	beq.n	80050cc <HAL_RCC_GetSysClockFreq+0x30>
 80050c6:	2b08      	cmp	r3, #8
 80050c8:	d003      	beq.n	80050d2 <HAL_RCC_GetSysClockFreq+0x36>
 80050ca:	e027      	b.n	800511c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80050cc:	4b19      	ldr	r3, [pc, #100]	; (8005134 <HAL_RCC_GetSysClockFreq+0x98>)
 80050ce:	613b      	str	r3, [r7, #16]
      break;
 80050d0:	e027      	b.n	8005122 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	0c9b      	lsrs	r3, r3, #18
 80050d6:	f003 030f 	and.w	r3, r3, #15
 80050da:	4a17      	ldr	r2, [pc, #92]	; (8005138 <HAL_RCC_GetSysClockFreq+0x9c>)
 80050dc:	5cd3      	ldrb	r3, [r2, r3]
 80050de:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d010      	beq.n	800510c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80050ea:	4b11      	ldr	r3, [pc, #68]	; (8005130 <HAL_RCC_GetSysClockFreq+0x94>)
 80050ec:	685b      	ldr	r3, [r3, #4]
 80050ee:	0c5b      	lsrs	r3, r3, #17
 80050f0:	f003 0301 	and.w	r3, r3, #1
 80050f4:	4a11      	ldr	r2, [pc, #68]	; (800513c <HAL_RCC_GetSysClockFreq+0xa0>)
 80050f6:	5cd3      	ldrb	r3, [r2, r3]
 80050f8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	4a0d      	ldr	r2, [pc, #52]	; (8005134 <HAL_RCC_GetSysClockFreq+0x98>)
 80050fe:	fb03 f202 	mul.w	r2, r3, r2
 8005102:	68bb      	ldr	r3, [r7, #8]
 8005104:	fbb2 f3f3 	udiv	r3, r2, r3
 8005108:	617b      	str	r3, [r7, #20]
 800510a:	e004      	b.n	8005116 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	4a0c      	ldr	r2, [pc, #48]	; (8005140 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005110:	fb02 f303 	mul.w	r3, r2, r3
 8005114:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8005116:	697b      	ldr	r3, [r7, #20]
 8005118:	613b      	str	r3, [r7, #16]
      break;
 800511a:	e002      	b.n	8005122 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800511c:	4b05      	ldr	r3, [pc, #20]	; (8005134 <HAL_RCC_GetSysClockFreq+0x98>)
 800511e:	613b      	str	r3, [r7, #16]
      break;
 8005120:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005122:	693b      	ldr	r3, [r7, #16]
}
 8005124:	4618      	mov	r0, r3
 8005126:	371c      	adds	r7, #28
 8005128:	46bd      	mov	sp, r7
 800512a:	bc80      	pop	{r7}
 800512c:	4770      	bx	lr
 800512e:	bf00      	nop
 8005130:	40021000 	.word	0x40021000
 8005134:	007a1200 	.word	0x007a1200
 8005138:	0800be84 	.word	0x0800be84
 800513c:	0800be94 	.word	0x0800be94
 8005140:	003d0900 	.word	0x003d0900

08005144 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005144:	b480      	push	{r7}
 8005146:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005148:	4b02      	ldr	r3, [pc, #8]	; (8005154 <HAL_RCC_GetHCLKFreq+0x10>)
 800514a:	681b      	ldr	r3, [r3, #0]
}
 800514c:	4618      	mov	r0, r3
 800514e:	46bd      	mov	sp, r7
 8005150:	bc80      	pop	{r7}
 8005152:	4770      	bx	lr
 8005154:	20000004 	.word	0x20000004

08005158 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800515c:	f7ff fff2 	bl	8005144 <HAL_RCC_GetHCLKFreq>
 8005160:	4602      	mov	r2, r0
 8005162:	4b05      	ldr	r3, [pc, #20]	; (8005178 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005164:	685b      	ldr	r3, [r3, #4]
 8005166:	0a1b      	lsrs	r3, r3, #8
 8005168:	f003 0307 	and.w	r3, r3, #7
 800516c:	4903      	ldr	r1, [pc, #12]	; (800517c <HAL_RCC_GetPCLK1Freq+0x24>)
 800516e:	5ccb      	ldrb	r3, [r1, r3]
 8005170:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005174:	4618      	mov	r0, r3
 8005176:	bd80      	pop	{r7, pc}
 8005178:	40021000 	.word	0x40021000
 800517c:	0800be7c 	.word	0x0800be7c

08005180 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005180:	b580      	push	{r7, lr}
 8005182:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005184:	f7ff ffde 	bl	8005144 <HAL_RCC_GetHCLKFreq>
 8005188:	4602      	mov	r2, r0
 800518a:	4b05      	ldr	r3, [pc, #20]	; (80051a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800518c:	685b      	ldr	r3, [r3, #4]
 800518e:	0adb      	lsrs	r3, r3, #11
 8005190:	f003 0307 	and.w	r3, r3, #7
 8005194:	4903      	ldr	r1, [pc, #12]	; (80051a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005196:	5ccb      	ldrb	r3, [r1, r3]
 8005198:	fa22 f303 	lsr.w	r3, r2, r3
}
 800519c:	4618      	mov	r0, r3
 800519e:	bd80      	pop	{r7, pc}
 80051a0:	40021000 	.word	0x40021000
 80051a4:	0800be7c 	.word	0x0800be7c

080051a8 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80051a8:	b480      	push	{r7}
 80051aa:	b083      	sub	sp, #12
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
 80051b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	220f      	movs	r2, #15
 80051b6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80051b8:	4b11      	ldr	r3, [pc, #68]	; (8005200 <HAL_RCC_GetClockConfig+0x58>)
 80051ba:	685b      	ldr	r3, [r3, #4]
 80051bc:	f003 0203 	and.w	r2, r3, #3
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80051c4:	4b0e      	ldr	r3, [pc, #56]	; (8005200 <HAL_RCC_GetClockConfig+0x58>)
 80051c6:	685b      	ldr	r3, [r3, #4]
 80051c8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80051d0:	4b0b      	ldr	r3, [pc, #44]	; (8005200 <HAL_RCC_GetClockConfig+0x58>)
 80051d2:	685b      	ldr	r3, [r3, #4]
 80051d4:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80051dc:	4b08      	ldr	r3, [pc, #32]	; (8005200 <HAL_RCC_GetClockConfig+0x58>)
 80051de:	685b      	ldr	r3, [r3, #4]
 80051e0:	08db      	lsrs	r3, r3, #3
 80051e2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80051ea:	4b06      	ldr	r3, [pc, #24]	; (8005204 <HAL_RCC_GetClockConfig+0x5c>)
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f003 0207 	and.w	r2, r3, #7
 80051f2:	683b      	ldr	r3, [r7, #0]
 80051f4:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80051f6:	bf00      	nop
 80051f8:	370c      	adds	r7, #12
 80051fa:	46bd      	mov	sp, r7
 80051fc:	bc80      	pop	{r7}
 80051fe:	4770      	bx	lr
 8005200:	40021000 	.word	0x40021000
 8005204:	40022000 	.word	0x40022000

08005208 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005208:	b480      	push	{r7}
 800520a:	b085      	sub	sp, #20
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005210:	4b0a      	ldr	r3, [pc, #40]	; (800523c <RCC_Delay+0x34>)
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	4a0a      	ldr	r2, [pc, #40]	; (8005240 <RCC_Delay+0x38>)
 8005216:	fba2 2303 	umull	r2, r3, r2, r3
 800521a:	0a5b      	lsrs	r3, r3, #9
 800521c:	687a      	ldr	r2, [r7, #4]
 800521e:	fb02 f303 	mul.w	r3, r2, r3
 8005222:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005224:	bf00      	nop
  }
  while (Delay --);
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	1e5a      	subs	r2, r3, #1
 800522a:	60fa      	str	r2, [r7, #12]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d1f9      	bne.n	8005224 <RCC_Delay+0x1c>
}
 8005230:	bf00      	nop
 8005232:	bf00      	nop
 8005234:	3714      	adds	r7, #20
 8005236:	46bd      	mov	sp, r7
 8005238:	bc80      	pop	{r7}
 800523a:	4770      	bx	lr
 800523c:	20000004 	.word	0x20000004
 8005240:	10624dd3 	.word	0x10624dd3

08005244 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005244:	b580      	push	{r7, lr}
 8005246:	b086      	sub	sp, #24
 8005248:	af00      	add	r7, sp, #0
 800524a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800524c:	2300      	movs	r3, #0
 800524e:	613b      	str	r3, [r7, #16]
 8005250:	2300      	movs	r3, #0
 8005252:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f003 0301 	and.w	r3, r3, #1
 800525c:	2b00      	cmp	r3, #0
 800525e:	d07d      	beq.n	800535c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8005260:	2300      	movs	r3, #0
 8005262:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005264:	4b4f      	ldr	r3, [pc, #316]	; (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005266:	69db      	ldr	r3, [r3, #28]
 8005268:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800526c:	2b00      	cmp	r3, #0
 800526e:	d10d      	bne.n	800528c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005270:	4b4c      	ldr	r3, [pc, #304]	; (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005272:	69db      	ldr	r3, [r3, #28]
 8005274:	4a4b      	ldr	r2, [pc, #300]	; (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005276:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800527a:	61d3      	str	r3, [r2, #28]
 800527c:	4b49      	ldr	r3, [pc, #292]	; (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800527e:	69db      	ldr	r3, [r3, #28]
 8005280:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005284:	60bb      	str	r3, [r7, #8]
 8005286:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005288:	2301      	movs	r3, #1
 800528a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800528c:	4b46      	ldr	r3, [pc, #280]	; (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005294:	2b00      	cmp	r3, #0
 8005296:	d118      	bne.n	80052ca <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005298:	4b43      	ldr	r3, [pc, #268]	; (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	4a42      	ldr	r2, [pc, #264]	; (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800529e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80052a2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80052a4:	f7fd fa34 	bl	8002710 <HAL_GetTick>
 80052a8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052aa:	e008      	b.n	80052be <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052ac:	f7fd fa30 	bl	8002710 <HAL_GetTick>
 80052b0:	4602      	mov	r2, r0
 80052b2:	693b      	ldr	r3, [r7, #16]
 80052b4:	1ad3      	subs	r3, r2, r3
 80052b6:	2b64      	cmp	r3, #100	; 0x64
 80052b8:	d901      	bls.n	80052be <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80052ba:	2303      	movs	r3, #3
 80052bc:	e06d      	b.n	800539a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052be:	4b3a      	ldr	r3, [pc, #232]	; (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d0f0      	beq.n	80052ac <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80052ca:	4b36      	ldr	r3, [pc, #216]	; (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80052cc:	6a1b      	ldr	r3, [r3, #32]
 80052ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80052d2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d02e      	beq.n	8005338 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	685b      	ldr	r3, [r3, #4]
 80052de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80052e2:	68fa      	ldr	r2, [r7, #12]
 80052e4:	429a      	cmp	r2, r3
 80052e6:	d027      	beq.n	8005338 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80052e8:	4b2e      	ldr	r3, [pc, #184]	; (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80052ea:	6a1b      	ldr	r3, [r3, #32]
 80052ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80052f0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80052f2:	4b2e      	ldr	r3, [pc, #184]	; (80053ac <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80052f4:	2201      	movs	r2, #1
 80052f6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80052f8:	4b2c      	ldr	r3, [pc, #176]	; (80053ac <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80052fa:	2200      	movs	r2, #0
 80052fc:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80052fe:	4a29      	ldr	r2, [pc, #164]	; (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	f003 0301 	and.w	r3, r3, #1
 800530a:	2b00      	cmp	r3, #0
 800530c:	d014      	beq.n	8005338 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800530e:	f7fd f9ff 	bl	8002710 <HAL_GetTick>
 8005312:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005314:	e00a      	b.n	800532c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005316:	f7fd f9fb 	bl	8002710 <HAL_GetTick>
 800531a:	4602      	mov	r2, r0
 800531c:	693b      	ldr	r3, [r7, #16]
 800531e:	1ad3      	subs	r3, r2, r3
 8005320:	f241 3288 	movw	r2, #5000	; 0x1388
 8005324:	4293      	cmp	r3, r2
 8005326:	d901      	bls.n	800532c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005328:	2303      	movs	r3, #3
 800532a:	e036      	b.n	800539a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800532c:	4b1d      	ldr	r3, [pc, #116]	; (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800532e:	6a1b      	ldr	r3, [r3, #32]
 8005330:	f003 0302 	and.w	r3, r3, #2
 8005334:	2b00      	cmp	r3, #0
 8005336:	d0ee      	beq.n	8005316 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005338:	4b1a      	ldr	r3, [pc, #104]	; (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800533a:	6a1b      	ldr	r3, [r3, #32]
 800533c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	685b      	ldr	r3, [r3, #4]
 8005344:	4917      	ldr	r1, [pc, #92]	; (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005346:	4313      	orrs	r3, r2
 8005348:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800534a:	7dfb      	ldrb	r3, [r7, #23]
 800534c:	2b01      	cmp	r3, #1
 800534e:	d105      	bne.n	800535c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005350:	4b14      	ldr	r3, [pc, #80]	; (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005352:	69db      	ldr	r3, [r3, #28]
 8005354:	4a13      	ldr	r2, [pc, #76]	; (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005356:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800535a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	f003 0302 	and.w	r3, r3, #2
 8005364:	2b00      	cmp	r3, #0
 8005366:	d008      	beq.n	800537a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005368:	4b0e      	ldr	r3, [pc, #56]	; (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800536a:	685b      	ldr	r3, [r3, #4]
 800536c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	689b      	ldr	r3, [r3, #8]
 8005374:	490b      	ldr	r1, [pc, #44]	; (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005376:	4313      	orrs	r3, r2
 8005378:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f003 0310 	and.w	r3, r3, #16
 8005382:	2b00      	cmp	r3, #0
 8005384:	d008      	beq.n	8005398 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005386:	4b07      	ldr	r3, [pc, #28]	; (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005388:	685b      	ldr	r3, [r3, #4]
 800538a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	695b      	ldr	r3, [r3, #20]
 8005392:	4904      	ldr	r1, [pc, #16]	; (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005394:	4313      	orrs	r3, r2
 8005396:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005398:	2300      	movs	r3, #0
}
 800539a:	4618      	mov	r0, r3
 800539c:	3718      	adds	r7, #24
 800539e:	46bd      	mov	sp, r7
 80053a0:	bd80      	pop	{r7, pc}
 80053a2:	bf00      	nop
 80053a4:	40021000 	.word	0x40021000
 80053a8:	40007000 	.word	0x40007000
 80053ac:	42420440 	.word	0x42420440

080053b0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	b088      	sub	sp, #32
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80053b8:	2300      	movs	r3, #0
 80053ba:	617b      	str	r3, [r7, #20]
 80053bc:	2300      	movs	r3, #0
 80053be:	61fb      	str	r3, [r7, #28]
 80053c0:	2300      	movs	r3, #0
 80053c2:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80053c4:	2300      	movs	r3, #0
 80053c6:	60fb      	str	r3, [r7, #12]
 80053c8:	2300      	movs	r3, #0
 80053ca:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	3b01      	subs	r3, #1
 80053d0:	2b0f      	cmp	r3, #15
 80053d2:	f200 80af 	bhi.w	8005534 <HAL_RCCEx_GetPeriphCLKFreq+0x184>
 80053d6:	a201      	add	r2, pc, #4	; (adr r2, 80053dc <HAL_RCCEx_GetPeriphCLKFreq+0x2c>)
 80053d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053dc:	080054b3 	.word	0x080054b3
 80053e0:	08005519 	.word	0x08005519
 80053e4:	08005535 	.word	0x08005535
 80053e8:	080054a3 	.word	0x080054a3
 80053ec:	08005535 	.word	0x08005535
 80053f0:	08005535 	.word	0x08005535
 80053f4:	08005535 	.word	0x08005535
 80053f8:	080054ab 	.word	0x080054ab
 80053fc:	08005535 	.word	0x08005535
 8005400:	08005535 	.word	0x08005535
 8005404:	08005535 	.word	0x08005535
 8005408:	08005535 	.word	0x08005535
 800540c:	08005535 	.word	0x08005535
 8005410:	08005535 	.word	0x08005535
 8005414:	08005535 	.word	0x08005535
 8005418:	0800541d 	.word	0x0800541d
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 800541c:	4b4a      	ldr	r3, [pc, #296]	; (8005548 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 800541e:	685b      	ldr	r3, [r3, #4]
 8005420:	60fb      	str	r3, [r7, #12]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8005422:	4b49      	ldr	r3, [pc, #292]	; (8005548 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800542a:	2b00      	cmp	r3, #0
 800542c:	f000 8084 	beq.w	8005538 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	0c9b      	lsrs	r3, r3, #18
 8005434:	f003 030f 	and.w	r3, r3, #15
 8005438:	4a44      	ldr	r2, [pc, #272]	; (800554c <HAL_RCCEx_GetPeriphCLKFreq+0x19c>)
 800543a:	5cd3      	ldrb	r3, [r2, r3]
 800543c:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005444:	2b00      	cmp	r3, #0
 8005446:	d015      	beq.n	8005474 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005448:	4b3f      	ldr	r3, [pc, #252]	; (8005548 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 800544a:	685b      	ldr	r3, [r3, #4]
 800544c:	0c5b      	lsrs	r3, r3, #17
 800544e:	f003 0301 	and.w	r3, r3, #1
 8005452:	4a3f      	ldr	r2, [pc, #252]	; (8005550 <HAL_RCCEx_GetPeriphCLKFreq+0x1a0>)
 8005454:	5cd3      	ldrb	r3, [r2, r3]
 8005456:	617b      	str	r3, [r7, #20]
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
          {
            pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800545e:	2b00      	cmp	r3, #0
 8005460:	d00d      	beq.n	800547e <HAL_RCCEx_GetPeriphCLKFreq+0xce>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8005462:	4a3c      	ldr	r2, [pc, #240]	; (8005554 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>)
 8005464:	697b      	ldr	r3, [r7, #20]
 8005466:	fbb2 f2f3 	udiv	r2, r2, r3
 800546a:	693b      	ldr	r3, [r7, #16]
 800546c:	fb02 f303 	mul.w	r3, r2, r3
 8005470:	61fb      	str	r3, [r7, #28]
 8005472:	e004      	b.n	800547e <HAL_RCCEx_GetPeriphCLKFreq+0xce>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005474:	693b      	ldr	r3, [r7, #16]
 8005476:	4a38      	ldr	r2, [pc, #224]	; (8005558 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>)
 8005478:	fb02 f303 	mul.w	r3, r2, r3
 800547c:	61fb      	str	r3, [r7, #28]
          /* Prescaler of 3 selected for USB */
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800547e:	4b32      	ldr	r3, [pc, #200]	; (8005548 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8005480:	685b      	ldr	r3, [r3, #4]
 8005482:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005486:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800548a:	d102      	bne.n	8005492 <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 800548c:	69fb      	ldr	r3, [r7, #28]
 800548e:	61bb      	str	r3, [r7, #24]
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 8005490:	e052      	b.n	8005538 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
          frequency = (pllclk * 2) / 3;
 8005492:	69fb      	ldr	r3, [r7, #28]
 8005494:	005b      	lsls	r3, r3, #1
 8005496:	4a31      	ldr	r2, [pc, #196]	; (800555c <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>)
 8005498:	fba2 2303 	umull	r2, r3, r2, r3
 800549c:	085b      	lsrs	r3, r3, #1
 800549e:	61bb      	str	r3, [r7, #24]
      break;
 80054a0:	e04a      	b.n	8005538 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_I2S2:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 80054a2:	f7ff fdfb 	bl	800509c <HAL_RCC_GetSysClockFreq>
 80054a6:	61b8      	str	r0, [r7, #24]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 80054a8:	e049      	b.n	800553e <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
    case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 80054aa:	f7ff fdf7 	bl	800509c <HAL_RCC_GetSysClockFreq>
 80054ae:	61b8      	str	r0, [r7, #24]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 80054b0:	e045      	b.n	800553e <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 80054b2:	4b25      	ldr	r3, [pc, #148]	; (8005548 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 80054b4:	6a1b      	ldr	r3, [r3, #32]
 80054b6:	60fb      	str	r3, [r7, #12]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80054be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80054c2:	d108      	bne.n	80054d6 <HAL_RCCEx_GetPeriphCLKFreq+0x126>
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	f003 0302 	and.w	r3, r3, #2
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d003      	beq.n	80054d6 <HAL_RCCEx_GetPeriphCLKFreq+0x126>
      {
        frequency = LSE_VALUE;
 80054ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80054d2:	61bb      	str	r3, [r7, #24]
 80054d4:	e01f      	b.n	8005516 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80054dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80054e0:	d109      	bne.n	80054f6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80054e2:	4b19      	ldr	r3, [pc, #100]	; (8005548 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 80054e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054e6:	f003 0302 	and.w	r3, r3, #2
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d003      	beq.n	80054f6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      {
        frequency = LSI_VALUE;
 80054ee:	f649 4340 	movw	r3, #40000	; 0x9c40
 80054f2:	61bb      	str	r3, [r7, #24]
 80054f4:	e00f      	b.n	8005516 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80054fc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005500:	d11c      	bne.n	800553c <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 8005502:	4b11      	ldr	r3, [pc, #68]	; (8005548 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800550a:	2b00      	cmp	r3, #0
 800550c:	d016      	beq.n	800553c <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
      {
        frequency = HSE_VALUE / 128U;
 800550e:	f24f 4324 	movw	r3, #62500	; 0xf424
 8005512:	61bb      	str	r3, [r7, #24]
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 8005514:	e012      	b.n	800553c <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 8005516:	e011      	b.n	800553c <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8005518:	f7ff fe32 	bl	8005180 <HAL_RCC_GetPCLK2Freq>
 800551c:	4602      	mov	r2, r0
 800551e:	4b0a      	ldr	r3, [pc, #40]	; (8005548 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8005520:	685b      	ldr	r3, [r3, #4]
 8005522:	0b9b      	lsrs	r3, r3, #14
 8005524:	f003 0303 	and.w	r3, r3, #3
 8005528:	3301      	adds	r3, #1
 800552a:	005b      	lsls	r3, r3, #1
 800552c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005530:	61bb      	str	r3, [r7, #24]
      break;
 8005532:	e004      	b.n	800553e <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
    default:
    {
      break;
 8005534:	bf00      	nop
 8005536:	e002      	b.n	800553e <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
      break;
 8005538:	bf00      	nop
 800553a:	e000      	b.n	800553e <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
      break;
 800553c:	bf00      	nop
    }
  }
  return (frequency);
 800553e:	69bb      	ldr	r3, [r7, #24]
}
 8005540:	4618      	mov	r0, r3
 8005542:	3720      	adds	r7, #32
 8005544:	46bd      	mov	sp, r7
 8005546:	bd80      	pop	{r7, pc}
 8005548:	40021000 	.word	0x40021000
 800554c:	0800be98 	.word	0x0800be98
 8005550:	0800bea8 	.word	0x0800bea8
 8005554:	007a1200 	.word	0x007a1200
 8005558:	003d0900 	.word	0x003d0900
 800555c:	aaaaaaab 	.word	0xaaaaaaab

08005560 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005560:	b580      	push	{r7, lr}
 8005562:	b084      	sub	sp, #16
 8005564:	af00      	add	r7, sp, #0
 8005566:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8005568:	2300      	movs	r3, #0
 800556a:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d101      	bne.n	8005576 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8005572:	2301      	movs	r3, #1
 8005574:	e07a      	b.n	800566c <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	7c5b      	ldrb	r3, [r3, #17]
 800557a:	b2db      	uxtb	r3, r3
 800557c:	2b00      	cmp	r3, #0
 800557e:	d105      	bne.n	800558c <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2200      	movs	r2, #0
 8005584:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005586:	6878      	ldr	r0, [r7, #4]
 8005588:	f7fc fec0 	bl	800230c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2202      	movs	r2, #2
 8005590:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005592:	6878      	ldr	r0, [r7, #4]
 8005594:	f000 f9be 	bl	8005914 <HAL_RTC_WaitForSynchro>
 8005598:	4603      	mov	r3, r0
 800559a:	2b00      	cmp	r3, #0
 800559c:	d004      	beq.n	80055a8 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	2204      	movs	r2, #4
 80055a2:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 80055a4:	2301      	movs	r3, #1
 80055a6:	e061      	b.n	800566c <HAL_RTC_Init+0x10c>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80055a8:	6878      	ldr	r0, [r7, #4]
 80055aa:	f000 fa77 	bl	8005a9c <RTC_EnterInitMode>
 80055ae:	4603      	mov	r3, r0
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d004      	beq.n	80055be <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2204      	movs	r2, #4
 80055b8:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 80055ba:	2301      	movs	r3, #1
 80055bc:	e056      	b.n	800566c <HAL_RTC_Init+0x10c>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	685a      	ldr	r2, [r3, #4]
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f022 0207 	bic.w	r2, r2, #7
 80055cc:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	689b      	ldr	r3, [r3, #8]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d005      	beq.n	80055e2 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 80055d6:	4b27      	ldr	r3, [pc, #156]	; (8005674 <HAL_RTC_Init+0x114>)
 80055d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055da:	4a26      	ldr	r2, [pc, #152]	; (8005674 <HAL_RTC_Init+0x114>)
 80055dc:	f023 0301 	bic.w	r3, r3, #1
 80055e0:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 80055e2:	4b24      	ldr	r3, [pc, #144]	; (8005674 <HAL_RTC_Init+0x114>)
 80055e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055e6:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	689b      	ldr	r3, [r3, #8]
 80055ee:	4921      	ldr	r1, [pc, #132]	; (8005674 <HAL_RTC_Init+0x114>)
 80055f0:	4313      	orrs	r3, r2
 80055f2:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	685b      	ldr	r3, [r3, #4]
 80055f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055fc:	d003      	beq.n	8005606 <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	685b      	ldr	r3, [r3, #4]
 8005602:	60fb      	str	r3, [r7, #12]
 8005604:	e00e      	b.n	8005624 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8005606:	2001      	movs	r0, #1
 8005608:	f7ff fed2 	bl	80053b0 <HAL_RCCEx_GetPeriphCLKFreq>
 800560c:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	2b00      	cmp	r3, #0
 8005612:	d104      	bne.n	800561e <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2204      	movs	r2, #4
 8005618:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 800561a:	2301      	movs	r3, #1
 800561c:	e026      	b.n	800566c <HAL_RTC_Init+0x10c>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	3b01      	subs	r3, #1
 8005622:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    WRITE_REG(hrtc->Instance->PRLH, ((prescaler >> 16U) & RTC_PRLH_PRL));
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	0c1a      	lsrs	r2, r3, #16
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f002 020f 	and.w	r2, r2, #15
 8005630:	609a      	str	r2, [r3, #8]
    WRITE_REG(hrtc->Instance->PRLL, (prescaler & RTC_PRLL_PRL));
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	68fa      	ldr	r2, [r7, #12]
 8005638:	b292      	uxth	r2, r2
 800563a:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800563c:	6878      	ldr	r0, [r7, #4]
 800563e:	f000 fa55 	bl	8005aec <RTC_ExitInitMode>
 8005642:	4603      	mov	r3, r0
 8005644:	2b00      	cmp	r3, #0
 8005646:	d004      	beq.n	8005652 <HAL_RTC_Init+0xf2>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2204      	movs	r2, #4
 800564c:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 800564e:	2301      	movs	r3, #1
 8005650:	e00c      	b.n	800566c <HAL_RTC_Init+0x10c>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	2200      	movs	r2, #0
 8005656:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2201      	movs	r2, #1
 800565c:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	2201      	movs	r2, #1
 8005662:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2201      	movs	r2, #1
 8005668:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 800566a:	2300      	movs	r3, #0
  }
}
 800566c:	4618      	mov	r0, r3
 800566e:	3710      	adds	r7, #16
 8005670:	46bd      	mov	sp, r7
 8005672:	bd80      	pop	{r7, pc}
 8005674:	40006c00 	.word	0x40006c00

08005678 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005678:	b590      	push	{r4, r7, lr}
 800567a:	b087      	sub	sp, #28
 800567c:	af00      	add	r7, sp, #0
 800567e:	60f8      	str	r0, [r7, #12]
 8005680:	60b9      	str	r1, [r7, #8]
 8005682:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8005684:	2300      	movs	r3, #0
 8005686:	617b      	str	r3, [r7, #20]
 8005688:	2300      	movs	r3, #0
 800568a:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	2b00      	cmp	r3, #0
 8005690:	d002      	beq.n	8005698 <HAL_RTC_SetTime+0x20>
 8005692:	68bb      	ldr	r3, [r7, #8]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d101      	bne.n	800569c <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8005698:	2301      	movs	r3, #1
 800569a:	e080      	b.n	800579e <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	7c1b      	ldrb	r3, [r3, #16]
 80056a0:	2b01      	cmp	r3, #1
 80056a2:	d101      	bne.n	80056a8 <HAL_RTC_SetTime+0x30>
 80056a4:	2302      	movs	r3, #2
 80056a6:	e07a      	b.n	800579e <HAL_RTC_SetTime+0x126>
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	2201      	movs	r2, #1
 80056ac:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	2202      	movs	r2, #2
 80056b2:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d113      	bne.n	80056e2 <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 80056ba:	68bb      	ldr	r3, [r7, #8]
 80056bc:	781b      	ldrb	r3, [r3, #0]
 80056be:	461a      	mov	r2, r3
 80056c0:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 80056c4:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 80056c8:	68bb      	ldr	r3, [r7, #8]
 80056ca:	785b      	ldrb	r3, [r3, #1]
 80056cc:	4619      	mov	r1, r3
 80056ce:	460b      	mov	r3, r1
 80056d0:	011b      	lsls	r3, r3, #4
 80056d2:	1a5b      	subs	r3, r3, r1
 80056d4:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 80056d6:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 80056d8:	68ba      	ldr	r2, [r7, #8]
 80056da:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 80056dc:	4413      	add	r3, r2
 80056de:	617b      	str	r3, [r7, #20]
 80056e0:	e01e      	b.n	8005720 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80056e2:	68bb      	ldr	r3, [r7, #8]
 80056e4:	781b      	ldrb	r3, [r3, #0]
 80056e6:	4618      	mov	r0, r3
 80056e8:	f000 fa28 	bl	8005b3c <RTC_Bcd2ToByte>
 80056ec:	4603      	mov	r3, r0
 80056ee:	461a      	mov	r2, r3
 80056f0:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 80056f4:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 80056f8:	68bb      	ldr	r3, [r7, #8]
 80056fa:	785b      	ldrb	r3, [r3, #1]
 80056fc:	4618      	mov	r0, r3
 80056fe:	f000 fa1d 	bl	8005b3c <RTC_Bcd2ToByte>
 8005702:	4603      	mov	r3, r0
 8005704:	461a      	mov	r2, r3
 8005706:	4613      	mov	r3, r2
 8005708:	011b      	lsls	r3, r3, #4
 800570a:	1a9b      	subs	r3, r3, r2
 800570c:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 800570e:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 8005710:	68bb      	ldr	r3, [r7, #8]
 8005712:	789b      	ldrb	r3, [r3, #2]
 8005714:	4618      	mov	r0, r3
 8005716:	f000 fa11 	bl	8005b3c <RTC_Bcd2ToByte>
 800571a:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 800571c:	4423      	add	r3, r4
 800571e:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8005720:	6979      	ldr	r1, [r7, #20]
 8005722:	68f8      	ldr	r0, [r7, #12]
 8005724:	f000 f953 	bl	80059ce <RTC_WriteTimeCounter>
 8005728:	4603      	mov	r3, r0
 800572a:	2b00      	cmp	r3, #0
 800572c:	d007      	beq.n	800573e <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	2204      	movs	r2, #4
 8005732:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	2200      	movs	r2, #0
 8005738:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 800573a:	2301      	movs	r3, #1
 800573c:	e02f      	b.n	800579e <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	685a      	ldr	r2, [r3, #4]
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	f022 0205 	bic.w	r2, r2, #5
 800574c:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 800574e:	68f8      	ldr	r0, [r7, #12]
 8005750:	f000 f964 	bl	8005a1c <RTC_ReadAlarmCounter>
 8005754:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8005756:	693b      	ldr	r3, [r7, #16]
 8005758:	f1b3 3fff 	cmp.w	r3, #4294967295
 800575c:	d018      	beq.n	8005790 <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 800575e:	693a      	ldr	r2, [r7, #16]
 8005760:	697b      	ldr	r3, [r7, #20]
 8005762:	429a      	cmp	r2, r3
 8005764:	d214      	bcs.n	8005790 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8005766:	693b      	ldr	r3, [r7, #16]
 8005768:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 800576c:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8005770:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8005772:	6939      	ldr	r1, [r7, #16]
 8005774:	68f8      	ldr	r0, [r7, #12]
 8005776:	f000 f96a 	bl	8005a4e <RTC_WriteAlarmCounter>
 800577a:	4603      	mov	r3, r0
 800577c:	2b00      	cmp	r3, #0
 800577e:	d007      	beq.n	8005790 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	2204      	movs	r2, #4
 8005784:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	2200      	movs	r2, #0
 800578a:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 800578c:	2301      	movs	r3, #1
 800578e:	e006      	b.n	800579e <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	2201      	movs	r2, #1
 8005794:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	2200      	movs	r2, #0
 800579a:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 800579c:	2300      	movs	r3, #0
  }
}
 800579e:	4618      	mov	r0, r3
 80057a0:	371c      	adds	r7, #28
 80057a2:	46bd      	mov	sp, r7
 80057a4:	bd90      	pop	{r4, r7, pc}
	...

080057a8 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80057a8:	b580      	push	{r7, lr}
 80057aa:	b088      	sub	sp, #32
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	60f8      	str	r0, [r7, #12]
 80057b0:	60b9      	str	r1, [r7, #8]
 80057b2:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 80057b4:	2300      	movs	r3, #0
 80057b6:	61fb      	str	r3, [r7, #28]
 80057b8:	2300      	movs	r3, #0
 80057ba:	61bb      	str	r3, [r7, #24]
 80057bc:	2300      	movs	r3, #0
 80057be:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d002      	beq.n	80057cc <HAL_RTC_SetDate+0x24>
 80057c6:	68bb      	ldr	r3, [r7, #8]
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d101      	bne.n	80057d0 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 80057cc:	2301      	movs	r3, #1
 80057ce:	e097      	b.n	8005900 <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	7c1b      	ldrb	r3, [r3, #16]
 80057d4:	2b01      	cmp	r3, #1
 80057d6:	d101      	bne.n	80057dc <HAL_RTC_SetDate+0x34>
 80057d8:	2302      	movs	r3, #2
 80057da:	e091      	b.n	8005900 <HAL_RTC_SetDate+0x158>
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	2201      	movs	r2, #1
 80057e0:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	2202      	movs	r2, #2
 80057e6:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d10c      	bne.n	8005808 <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 80057ee:	68bb      	ldr	r3, [r7, #8]
 80057f0:	78da      	ldrb	r2, [r3, #3]
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 80057f6:	68bb      	ldr	r3, [r7, #8]
 80057f8:	785a      	ldrb	r2, [r3, #1]
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 80057fe:	68bb      	ldr	r3, [r7, #8]
 8005800:	789a      	ldrb	r2, [r3, #2]
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	739a      	strb	r2, [r3, #14]
 8005806:	e01a      	b.n	800583e <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8005808:	68bb      	ldr	r3, [r7, #8]
 800580a:	78db      	ldrb	r3, [r3, #3]
 800580c:	4618      	mov	r0, r3
 800580e:	f000 f995 	bl	8005b3c <RTC_Bcd2ToByte>
 8005812:	4603      	mov	r3, r0
 8005814:	461a      	mov	r2, r3
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 800581a:	68bb      	ldr	r3, [r7, #8]
 800581c:	785b      	ldrb	r3, [r3, #1]
 800581e:	4618      	mov	r0, r3
 8005820:	f000 f98c 	bl	8005b3c <RTC_Bcd2ToByte>
 8005824:	4603      	mov	r3, r0
 8005826:	461a      	mov	r2, r3
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 800582c:	68bb      	ldr	r3, [r7, #8]
 800582e:	789b      	ldrb	r3, [r3, #2]
 8005830:	4618      	mov	r0, r3
 8005832:	f000 f983 	bl	8005b3c <RTC_Bcd2ToByte>
 8005836:	4603      	mov	r3, r0
 8005838:	461a      	mov	r2, r3
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	7bdb      	ldrb	r3, [r3, #15]
 8005842:	4618      	mov	r0, r3
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	7b59      	ldrb	r1, [r3, #13]
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	7b9b      	ldrb	r3, [r3, #14]
 800584c:	461a      	mov	r2, r3
 800584e:	f000 f993 	bl	8005b78 <RTC_WeekDayNum>
 8005852:	4603      	mov	r3, r0
 8005854:	461a      	mov	r2, r3
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	7b1a      	ldrb	r2, [r3, #12]
 800585e:	68bb      	ldr	r3, [r7, #8]
 8005860:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8005862:	68f8      	ldr	r0, [r7, #12]
 8005864:	f000 f883 	bl	800596e <RTC_ReadTimeCounter>
 8005868:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 800586a:	69fb      	ldr	r3, [r7, #28]
 800586c:	4a26      	ldr	r2, [pc, #152]	; (8005908 <HAL_RTC_SetDate+0x160>)
 800586e:	fba2 2303 	umull	r2, r3, r2, r3
 8005872:	0adb      	lsrs	r3, r3, #11
 8005874:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8005876:	697b      	ldr	r3, [r7, #20]
 8005878:	2b18      	cmp	r3, #24
 800587a:	d93a      	bls.n	80058f2 <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 800587c:	697b      	ldr	r3, [r7, #20]
 800587e:	4a23      	ldr	r2, [pc, #140]	; (800590c <HAL_RTC_SetDate+0x164>)
 8005880:	fba2 2303 	umull	r2, r3, r2, r3
 8005884:	091b      	lsrs	r3, r3, #4
 8005886:	4a22      	ldr	r2, [pc, #136]	; (8005910 <HAL_RTC_SetDate+0x168>)
 8005888:	fb02 f303 	mul.w	r3, r2, r3
 800588c:	69fa      	ldr	r2, [r7, #28]
 800588e:	1ad3      	subs	r3, r2, r3
 8005890:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8005892:	69f9      	ldr	r1, [r7, #28]
 8005894:	68f8      	ldr	r0, [r7, #12]
 8005896:	f000 f89a 	bl	80059ce <RTC_WriteTimeCounter>
 800589a:	4603      	mov	r3, r0
 800589c:	2b00      	cmp	r3, #0
 800589e:	d007      	beq.n	80058b0 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	2204      	movs	r2, #4
 80058a4:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	2200      	movs	r2, #0
 80058aa:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 80058ac:	2301      	movs	r3, #1
 80058ae:	e027      	b.n	8005900 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 80058b0:	68f8      	ldr	r0, [r7, #12]
 80058b2:	f000 f8b3 	bl	8005a1c <RTC_ReadAlarmCounter>
 80058b6:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 80058b8:	69bb      	ldr	r3, [r7, #24]
 80058ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058be:	d018      	beq.n	80058f2 <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 80058c0:	69ba      	ldr	r2, [r7, #24]
 80058c2:	69fb      	ldr	r3, [r7, #28]
 80058c4:	429a      	cmp	r2, r3
 80058c6:	d214      	bcs.n	80058f2 <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 80058c8:	69bb      	ldr	r3, [r7, #24]
 80058ca:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 80058ce:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80058d2:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80058d4:	69b9      	ldr	r1, [r7, #24]
 80058d6:	68f8      	ldr	r0, [r7, #12]
 80058d8:	f000 f8b9 	bl	8005a4e <RTC_WriteAlarmCounter>
 80058dc:	4603      	mov	r3, r0
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d007      	beq.n	80058f2 <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	2204      	movs	r2, #4
 80058e6:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	2200      	movs	r2, #0
 80058ec:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 80058ee:	2301      	movs	r3, #1
 80058f0:	e006      	b.n	8005900 <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	2201      	movs	r2, #1
 80058f6:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	2200      	movs	r2, #0
 80058fc:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 80058fe:	2300      	movs	r3, #0
}
 8005900:	4618      	mov	r0, r3
 8005902:	3720      	adds	r7, #32
 8005904:	46bd      	mov	sp, r7
 8005906:	bd80      	pop	{r7, pc}
 8005908:	91a2b3c5 	.word	0x91a2b3c5
 800590c:	aaaaaaab 	.word	0xaaaaaaab
 8005910:	00015180 	.word	0x00015180

08005914 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005914:	b580      	push	{r7, lr}
 8005916:	b084      	sub	sp, #16
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800591c:	2300      	movs	r3, #0
 800591e:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2b00      	cmp	r3, #0
 8005924:	d101      	bne.n	800592a <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8005926:	2301      	movs	r3, #1
 8005928:	e01d      	b.n	8005966 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	685a      	ldr	r2, [r3, #4]
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f022 0208 	bic.w	r2, r2, #8
 8005938:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 800593a:	f7fc fee9 	bl	8002710 <HAL_GetTick>
 800593e:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8005940:	e009      	b.n	8005956 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8005942:	f7fc fee5 	bl	8002710 <HAL_GetTick>
 8005946:	4602      	mov	r2, r0
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	1ad3      	subs	r3, r2, r3
 800594c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005950:	d901      	bls.n	8005956 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 8005952:	2303      	movs	r3, #3
 8005954:	e007      	b.n	8005966 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	685b      	ldr	r3, [r3, #4]
 800595c:	f003 0308 	and.w	r3, r3, #8
 8005960:	2b00      	cmp	r3, #0
 8005962:	d0ee      	beq.n	8005942 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8005964:	2300      	movs	r3, #0
}
 8005966:	4618      	mov	r0, r3
 8005968:	3710      	adds	r7, #16
 800596a:	46bd      	mov	sp, r7
 800596c:	bd80      	pop	{r7, pc}

0800596e <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 800596e:	b480      	push	{r7}
 8005970:	b087      	sub	sp, #28
 8005972:	af00      	add	r7, sp, #0
 8005974:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8005976:	2300      	movs	r3, #0
 8005978:	827b      	strh	r3, [r7, #18]
 800597a:	2300      	movs	r3, #0
 800597c:	823b      	strh	r3, [r7, #16]
 800597e:	2300      	movs	r3, #0
 8005980:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8005982:	2300      	movs	r3, #0
 8005984:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	699b      	ldr	r3, [r3, #24]
 800598c:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	69db      	ldr	r3, [r3, #28]
 8005994:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	699b      	ldr	r3, [r3, #24]
 800599c:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 800599e:	8a7a      	ldrh	r2, [r7, #18]
 80059a0:	8a3b      	ldrh	r3, [r7, #16]
 80059a2:	429a      	cmp	r2, r3
 80059a4:	d008      	beq.n	80059b8 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 80059a6:	8a3b      	ldrh	r3, [r7, #16]
 80059a8:	041a      	lsls	r2, r3, #16
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	69db      	ldr	r3, [r3, #28]
 80059b0:	b29b      	uxth	r3, r3
 80059b2:	4313      	orrs	r3, r2
 80059b4:	617b      	str	r3, [r7, #20]
 80059b6:	e004      	b.n	80059c2 <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 80059b8:	8a7b      	ldrh	r3, [r7, #18]
 80059ba:	041a      	lsls	r2, r3, #16
 80059bc:	89fb      	ldrh	r3, [r7, #14]
 80059be:	4313      	orrs	r3, r2
 80059c0:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 80059c2:	697b      	ldr	r3, [r7, #20]
}
 80059c4:	4618      	mov	r0, r3
 80059c6:	371c      	adds	r7, #28
 80059c8:	46bd      	mov	sp, r7
 80059ca:	bc80      	pop	{r7}
 80059cc:	4770      	bx	lr

080059ce <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 80059ce:	b580      	push	{r7, lr}
 80059d0:	b084      	sub	sp, #16
 80059d2:	af00      	add	r7, sp, #0
 80059d4:	6078      	str	r0, [r7, #4]
 80059d6:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80059d8:	2300      	movs	r3, #0
 80059da:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80059dc:	6878      	ldr	r0, [r7, #4]
 80059de:	f000 f85d 	bl	8005a9c <RTC_EnterInitMode>
 80059e2:	4603      	mov	r3, r0
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d002      	beq.n	80059ee <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 80059e8:	2301      	movs	r3, #1
 80059ea:	73fb      	strb	r3, [r7, #15]
 80059ec:	e011      	b.n	8005a12 <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	683a      	ldr	r2, [r7, #0]
 80059f4:	0c12      	lsrs	r2, r2, #16
 80059f6:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	683a      	ldr	r2, [r7, #0]
 80059fe:	b292      	uxth	r2, r2
 8005a00:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8005a02:	6878      	ldr	r0, [r7, #4]
 8005a04:	f000 f872 	bl	8005aec <RTC_ExitInitMode>
 8005a08:	4603      	mov	r3, r0
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d001      	beq.n	8005a12 <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 8005a0e:	2301      	movs	r3, #1
 8005a10:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8005a12:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a14:	4618      	mov	r0, r3
 8005a16:	3710      	adds	r7, #16
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	bd80      	pop	{r7, pc}

08005a1c <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 8005a1c:	b480      	push	{r7}
 8005a1e:	b085      	sub	sp, #20
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 8005a24:	2300      	movs	r3, #0
 8005a26:	81fb      	strh	r3, [r7, #14]
 8005a28:	2300      	movs	r3, #0
 8005a2a:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	6a1b      	ldr	r3, [r3, #32]
 8005a32:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a3a:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 8005a3c:	89fb      	ldrh	r3, [r7, #14]
 8005a3e:	041a      	lsls	r2, r3, #16
 8005a40:	89bb      	ldrh	r3, [r7, #12]
 8005a42:	4313      	orrs	r3, r2
}
 8005a44:	4618      	mov	r0, r3
 8005a46:	3714      	adds	r7, #20
 8005a48:	46bd      	mov	sp, r7
 8005a4a:	bc80      	pop	{r7}
 8005a4c:	4770      	bx	lr

08005a4e <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 8005a4e:	b580      	push	{r7, lr}
 8005a50:	b084      	sub	sp, #16
 8005a52:	af00      	add	r7, sp, #0
 8005a54:	6078      	str	r0, [r7, #4]
 8005a56:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005a58:	2300      	movs	r3, #0
 8005a5a:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8005a5c:	6878      	ldr	r0, [r7, #4]
 8005a5e:	f000 f81d 	bl	8005a9c <RTC_EnterInitMode>
 8005a62:	4603      	mov	r3, r0
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d002      	beq.n	8005a6e <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 8005a68:	2301      	movs	r3, #1
 8005a6a:	73fb      	strb	r3, [r7, #15]
 8005a6c:	e011      	b.n	8005a92 <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	683a      	ldr	r2, [r7, #0]
 8005a74:	0c12      	lsrs	r2, r2, #16
 8005a76:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	683a      	ldr	r2, [r7, #0]
 8005a7e:	b292      	uxth	r2, r2
 8005a80:	625a      	str	r2, [r3, #36]	; 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8005a82:	6878      	ldr	r0, [r7, #4]
 8005a84:	f000 f832 	bl	8005aec <RTC_ExitInitMode>
 8005a88:	4603      	mov	r3, r0
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d001      	beq.n	8005a92 <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 8005a8e:	2301      	movs	r3, #1
 8005a90:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8005a92:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a94:	4618      	mov	r0, r3
 8005a96:	3710      	adds	r7, #16
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	bd80      	pop	{r7, pc}

08005a9c <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005a9c:	b580      	push	{r7, lr}
 8005a9e:	b084      	sub	sp, #16
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8005aa8:	f7fc fe32 	bl	8002710 <HAL_GetTick>
 8005aac:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8005aae:	e009      	b.n	8005ac4 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8005ab0:	f7fc fe2e 	bl	8002710 <HAL_GetTick>
 8005ab4:	4602      	mov	r2, r0
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	1ad3      	subs	r3, r2, r3
 8005aba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005abe:	d901      	bls.n	8005ac4 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8005ac0:	2303      	movs	r3, #3
 8005ac2:	e00f      	b.n	8005ae4 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	685b      	ldr	r3, [r3, #4]
 8005aca:	f003 0320 	and.w	r3, r3, #32
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d0ee      	beq.n	8005ab0 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	685a      	ldr	r2, [r3, #4]
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f042 0210 	orr.w	r2, r2, #16
 8005ae0:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8005ae2:	2300      	movs	r3, #0
}
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	3710      	adds	r7, #16
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	bd80      	pop	{r7, pc}

08005aec <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005aec:	b580      	push	{r7, lr}
 8005aee:	b084      	sub	sp, #16
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005af4:	2300      	movs	r3, #0
 8005af6:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	685a      	ldr	r2, [r3, #4]
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f022 0210 	bic.w	r2, r2, #16
 8005b06:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8005b08:	f7fc fe02 	bl	8002710 <HAL_GetTick>
 8005b0c:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8005b0e:	e009      	b.n	8005b24 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8005b10:	f7fc fdfe 	bl	8002710 <HAL_GetTick>
 8005b14:	4602      	mov	r2, r0
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	1ad3      	subs	r3, r2, r3
 8005b1a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005b1e:	d901      	bls.n	8005b24 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 8005b20:	2303      	movs	r3, #3
 8005b22:	e007      	b.n	8005b34 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	685b      	ldr	r3, [r3, #4]
 8005b2a:	f003 0320 	and.w	r3, r3, #32
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d0ee      	beq.n	8005b10 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 8005b32:	2300      	movs	r3, #0
}
 8005b34:	4618      	mov	r0, r3
 8005b36:	3710      	adds	r7, #16
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	bd80      	pop	{r7, pc}

08005b3c <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8005b3c:	b480      	push	{r7}
 8005b3e:	b085      	sub	sp, #20
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	4603      	mov	r3, r0
 8005b44:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8005b46:	2300      	movs	r3, #0
 8005b48:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8005b4a:	79fb      	ldrb	r3, [r7, #7]
 8005b4c:	091b      	lsrs	r3, r3, #4
 8005b4e:	b2db      	uxtb	r3, r3
 8005b50:	461a      	mov	r2, r3
 8005b52:	4613      	mov	r3, r2
 8005b54:	009b      	lsls	r3, r3, #2
 8005b56:	4413      	add	r3, r2
 8005b58:	005b      	lsls	r3, r3, #1
 8005b5a:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8005b5c:	79fb      	ldrb	r3, [r7, #7]
 8005b5e:	f003 030f 	and.w	r3, r3, #15
 8005b62:	b2da      	uxtb	r2, r3
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	b2db      	uxtb	r3, r3
 8005b68:	4413      	add	r3, r2
 8005b6a:	b2db      	uxtb	r3, r3
}
 8005b6c:	4618      	mov	r0, r3
 8005b6e:	3714      	adds	r7, #20
 8005b70:	46bd      	mov	sp, r7
 8005b72:	bc80      	pop	{r7}
 8005b74:	4770      	bx	lr
	...

08005b78 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 8005b78:	b480      	push	{r7}
 8005b7a:	b085      	sub	sp, #20
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
 8005b80:	460b      	mov	r3, r1
 8005b82:	70fb      	strb	r3, [r7, #3]
 8005b84:	4613      	mov	r3, r2
 8005b86:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 8005b88:	2300      	movs	r3, #0
 8005b8a:	60bb      	str	r3, [r7, #8]
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8005b96:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 8005b98:	78fb      	ldrb	r3, [r7, #3]
 8005b9a:	2b02      	cmp	r3, #2
 8005b9c:	d82d      	bhi.n	8005bfa <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 8005b9e:	78fa      	ldrb	r2, [r7, #3]
 8005ba0:	4613      	mov	r3, r2
 8005ba2:	005b      	lsls	r3, r3, #1
 8005ba4:	4413      	add	r3, r2
 8005ba6:	00db      	lsls	r3, r3, #3
 8005ba8:	1a9b      	subs	r3, r3, r2
 8005baa:	4a2c      	ldr	r2, [pc, #176]	; (8005c5c <RTC_WeekDayNum+0xe4>)
 8005bac:	fba2 2303 	umull	r2, r3, r2, r3
 8005bb0:	085a      	lsrs	r2, r3, #1
 8005bb2:	78bb      	ldrb	r3, [r7, #2]
 8005bb4:	441a      	add	r2, r3
 8005bb6:	68bb      	ldr	r3, [r7, #8]
 8005bb8:	441a      	add	r2, r3
 8005bba:	68bb      	ldr	r3, [r7, #8]
 8005bbc:	3b01      	subs	r3, #1
 8005bbe:	089b      	lsrs	r3, r3, #2
 8005bc0:	441a      	add	r2, r3
 8005bc2:	68bb      	ldr	r3, [r7, #8]
 8005bc4:	3b01      	subs	r3, #1
 8005bc6:	4926      	ldr	r1, [pc, #152]	; (8005c60 <RTC_WeekDayNum+0xe8>)
 8005bc8:	fba1 1303 	umull	r1, r3, r1, r3
 8005bcc:	095b      	lsrs	r3, r3, #5
 8005bce:	1ad2      	subs	r2, r2, r3
 8005bd0:	68bb      	ldr	r3, [r7, #8]
 8005bd2:	3b01      	subs	r3, #1
 8005bd4:	4922      	ldr	r1, [pc, #136]	; (8005c60 <RTC_WeekDayNum+0xe8>)
 8005bd6:	fba1 1303 	umull	r1, r3, r1, r3
 8005bda:	09db      	lsrs	r3, r3, #7
 8005bdc:	4413      	add	r3, r2
 8005bde:	1d1a      	adds	r2, r3, #4
 8005be0:	4b20      	ldr	r3, [pc, #128]	; (8005c64 <RTC_WeekDayNum+0xec>)
 8005be2:	fba3 1302 	umull	r1, r3, r3, r2
 8005be6:	1ad1      	subs	r1, r2, r3
 8005be8:	0849      	lsrs	r1, r1, #1
 8005bea:	440b      	add	r3, r1
 8005bec:	0899      	lsrs	r1, r3, #2
 8005bee:	460b      	mov	r3, r1
 8005bf0:	00db      	lsls	r3, r3, #3
 8005bf2:	1a5b      	subs	r3, r3, r1
 8005bf4:	1ad3      	subs	r3, r2, r3
 8005bf6:	60fb      	str	r3, [r7, #12]
 8005bf8:	e029      	b.n	8005c4e <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 8005bfa:	78fa      	ldrb	r2, [r7, #3]
 8005bfc:	4613      	mov	r3, r2
 8005bfe:	005b      	lsls	r3, r3, #1
 8005c00:	4413      	add	r3, r2
 8005c02:	00db      	lsls	r3, r3, #3
 8005c04:	1a9b      	subs	r3, r3, r2
 8005c06:	4a15      	ldr	r2, [pc, #84]	; (8005c5c <RTC_WeekDayNum+0xe4>)
 8005c08:	fba2 2303 	umull	r2, r3, r2, r3
 8005c0c:	085a      	lsrs	r2, r3, #1
 8005c0e:	78bb      	ldrb	r3, [r7, #2]
 8005c10:	441a      	add	r2, r3
 8005c12:	68bb      	ldr	r3, [r7, #8]
 8005c14:	441a      	add	r2, r3
 8005c16:	68bb      	ldr	r3, [r7, #8]
 8005c18:	089b      	lsrs	r3, r3, #2
 8005c1a:	441a      	add	r2, r3
 8005c1c:	68bb      	ldr	r3, [r7, #8]
 8005c1e:	4910      	ldr	r1, [pc, #64]	; (8005c60 <RTC_WeekDayNum+0xe8>)
 8005c20:	fba1 1303 	umull	r1, r3, r1, r3
 8005c24:	095b      	lsrs	r3, r3, #5
 8005c26:	1ad2      	subs	r2, r2, r3
 8005c28:	68bb      	ldr	r3, [r7, #8]
 8005c2a:	490d      	ldr	r1, [pc, #52]	; (8005c60 <RTC_WeekDayNum+0xe8>)
 8005c2c:	fba1 1303 	umull	r1, r3, r1, r3
 8005c30:	09db      	lsrs	r3, r3, #7
 8005c32:	4413      	add	r3, r2
 8005c34:	1c9a      	adds	r2, r3, #2
 8005c36:	4b0b      	ldr	r3, [pc, #44]	; (8005c64 <RTC_WeekDayNum+0xec>)
 8005c38:	fba3 1302 	umull	r1, r3, r3, r2
 8005c3c:	1ad1      	subs	r1, r2, r3
 8005c3e:	0849      	lsrs	r1, r1, #1
 8005c40:	440b      	add	r3, r1
 8005c42:	0899      	lsrs	r1, r3, #2
 8005c44:	460b      	mov	r3, r1
 8005c46:	00db      	lsls	r3, r3, #3
 8005c48:	1a5b      	subs	r3, r3, r1
 8005c4a:	1ad3      	subs	r3, r2, r3
 8005c4c:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	b2db      	uxtb	r3, r3
}
 8005c52:	4618      	mov	r0, r3
 8005c54:	3714      	adds	r7, #20
 8005c56:	46bd      	mov	sp, r7
 8005c58:	bc80      	pop	{r7}
 8005c5a:	4770      	bx	lr
 8005c5c:	38e38e39 	.word	0x38e38e39
 8005c60:	51eb851f 	.word	0x51eb851f
 8005c64:	24924925 	.word	0x24924925

08005c68 <HAL_RTCEx_RTCIRQHandler>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_RTCIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8005c68:	b580      	push	{r7, lr}
 8005c6a:	b082      	sub	sp, #8
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_SECOND_GET_IT_SOURCE(hrtc, RTC_IT_SEC))
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f003 0301 	and.w	r3, r3, #1
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d027      	beq.n	8005cce <HAL_RTCEx_RTCIRQHandler+0x66>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_SEC))
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	685b      	ldr	r3, [r3, #4]
 8005c84:	f003 0301 	and.w	r3, r3, #1
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d020      	beq.n	8005cce <HAL_RTCEx_RTCIRQHandler+0x66>
    {
      /* Check if Overrun occurred */
      if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_OW))
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	685b      	ldr	r3, [r3, #4]
 8005c92:	f003 0304 	and.w	r3, r3, #4
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d00b      	beq.n	8005cb2 <HAL_RTCEx_RTCIRQHandler+0x4a>
      {
        /* Second error callback */
        HAL_RTCEx_RTCEventErrorCallback(hrtc);
 8005c9a:	6878      	ldr	r0, [r7, #4]
 8005c9c:	f000 f824 	bl	8005ce8 <HAL_RTCEx_RTCEventErrorCallback>

        /* Clear flag Second */
        __HAL_RTC_OVERFLOW_CLEAR_FLAG(hrtc, RTC_FLAG_OW);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f06f 0204 	mvn.w	r2, #4
 8005ca8:	605a      	str	r2, [r3, #4]

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	2204      	movs	r2, #4
 8005cae:	745a      	strb	r2, [r3, #17]
 8005cb0:	e005      	b.n	8005cbe <HAL_RTCEx_RTCIRQHandler+0x56>
      }
      else
      {
        /* Second callback */
        HAL_RTCEx_RTCEventCallback(hrtc);
 8005cb2:	6878      	ldr	r0, [r7, #4]
 8005cb4:	f000 f80f 	bl	8005cd6 <HAL_RTCEx_RTCEventCallback>

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_READY;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2201      	movs	r2, #1
 8005cbc:	745a      	strb	r2, [r3, #17]
      }

      /* Clear flag Second */
      __HAL_RTC_SECOND_CLEAR_FLAG(hrtc, RTC_FLAG_SEC);
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	685a      	ldr	r2, [r3, #4]
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f022 0201 	bic.w	r2, r2, #1
 8005ccc:	605a      	str	r2, [r3, #4]
    }
  }
}
 8005cce:	bf00      	nop
 8005cd0:	3708      	adds	r7, #8
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	bd80      	pop	{r7, pc}

08005cd6 <HAL_RTCEx_RTCEventCallback>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_RTCEventCallback(RTC_HandleTypeDef *hrtc)
{
 8005cd6:	b480      	push	{r7}
 8005cd8:	b083      	sub	sp, #12
 8005cda:	af00      	add	r7, sp, #0
 8005cdc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTCEx_RTCEventCallback could be implemented in the user file
   */
}
 8005cde:	bf00      	nop
 8005ce0:	370c      	adds	r7, #12
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	bc80      	pop	{r7}
 8005ce6:	4770      	bx	lr

08005ce8 <HAL_RTCEx_RTCEventErrorCallback>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_RTCEventErrorCallback(RTC_HandleTypeDef *hrtc)
{
 8005ce8:	b480      	push	{r7}
 8005cea:	b083      	sub	sp, #12
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTCEx_RTCEventErrorCallback could be implemented in the user file
   */
}
 8005cf0:	bf00      	nop
 8005cf2:	370c      	adds	r7, #12
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	bc80      	pop	{r7}
 8005cf8:	4770      	bx	lr

08005cfa <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005cfa:	b580      	push	{r7, lr}
 8005cfc:	b082      	sub	sp, #8
 8005cfe:	af00      	add	r7, sp, #0
 8005d00:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d101      	bne.n	8005d0c <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005d08:	2301      	movs	r3, #1
 8005d0a:	e076      	b.n	8005dfa <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d108      	bne.n	8005d26 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	685b      	ldr	r3, [r3, #4]
 8005d18:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005d1c:	d009      	beq.n	8005d32 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2200      	movs	r2, #0
 8005d22:	61da      	str	r2, [r3, #28]
 8005d24:	e005      	b.n	8005d32 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	2200      	movs	r2, #0
 8005d2a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2200      	movs	r2, #0
 8005d30:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2200      	movs	r2, #0
 8005d36:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005d3e:	b2db      	uxtb	r3, r3
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d106      	bne.n	8005d52 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2200      	movs	r2, #0
 8005d48:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005d4c:	6878      	ldr	r0, [r7, #4]
 8005d4e:	f7fc fb09 	bl	8002364 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	2202      	movs	r2, #2
 8005d56:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	681a      	ldr	r2, [r3, #0]
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d68:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	685b      	ldr	r3, [r3, #4]
 8005d6e:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	689b      	ldr	r3, [r3, #8]
 8005d76:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005d7a:	431a      	orrs	r2, r3
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	68db      	ldr	r3, [r3, #12]
 8005d80:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005d84:	431a      	orrs	r2, r3
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	691b      	ldr	r3, [r3, #16]
 8005d8a:	f003 0302 	and.w	r3, r3, #2
 8005d8e:	431a      	orrs	r2, r3
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	695b      	ldr	r3, [r3, #20]
 8005d94:	f003 0301 	and.w	r3, r3, #1
 8005d98:	431a      	orrs	r2, r3
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	699b      	ldr	r3, [r3, #24]
 8005d9e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005da2:	431a      	orrs	r2, r3
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	69db      	ldr	r3, [r3, #28]
 8005da8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005dac:	431a      	orrs	r2, r3
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	6a1b      	ldr	r3, [r3, #32]
 8005db2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005db6:	ea42 0103 	orr.w	r1, r2, r3
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dbe:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	430a      	orrs	r2, r1
 8005dc8:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	699b      	ldr	r3, [r3, #24]
 8005dce:	0c1a      	lsrs	r2, r3, #16
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f002 0204 	and.w	r2, r2, #4
 8005dd8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	69da      	ldr	r2, [r3, #28]
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005de8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	2200      	movs	r2, #0
 8005dee:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2201      	movs	r2, #1
 8005df4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005df8:	2300      	movs	r3, #0
}
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	3708      	adds	r7, #8
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	bd80      	pop	{r7, pc}
	...

08005e04 <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8005e04:	b580      	push	{r7, lr}
 8005e06:	b086      	sub	sp, #24
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	60f8      	str	r0, [r7, #12]
 8005e0c:	60b9      	str	r1, [r7, #8]
 8005e0e:	4613      	mov	r3, r2
 8005e10:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005e12:	2300      	movs	r3, #0
 8005e14:	75fb      	strb	r3, [r7, #23]

  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));
  
  if (hspi->State != HAL_SPI_STATE_READY)
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005e1c:	b2db      	uxtb	r3, r3
 8005e1e:	2b01      	cmp	r3, #1
 8005e20:	d002      	beq.n	8005e28 <HAL_SPI_Receive_DMA+0x24>
  {
    errorcode = HAL_BUSY;
 8005e22:	2302      	movs	r3, #2
 8005e24:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005e26:	e0a2      	b.n	8005f6e <HAL_SPI_Receive_DMA+0x16a>
  }
  
  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	689b      	ldr	r3, [r3, #8]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d110      	bne.n	8005e52 <HAL_SPI_Receive_DMA+0x4e>
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	685b      	ldr	r3, [r3, #4]
 8005e34:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005e38:	d10b      	bne.n	8005e52 <HAL_SPI_Receive_DMA+0x4e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	2204      	movs	r2, #4
 8005e3e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 8005e42:	88fb      	ldrh	r3, [r7, #6]
 8005e44:	68ba      	ldr	r2, [r7, #8]
 8005e46:	68b9      	ldr	r1, [r7, #8]
 8005e48:	68f8      	ldr	r0, [r7, #12]
 8005e4a:	f000 f89f 	bl	8005f8c <HAL_SPI_TransmitReceive_DMA>
 8005e4e:	4603      	mov	r3, r0
 8005e50:	e092      	b.n	8005f78 <HAL_SPI_Receive_DMA+0x174>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005e58:	2b01      	cmp	r3, #1
 8005e5a:	d101      	bne.n	8005e60 <HAL_SPI_Receive_DMA+0x5c>
 8005e5c:	2302      	movs	r3, #2
 8005e5e:	e08b      	b.n	8005f78 <HAL_SPI_Receive_DMA+0x174>
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	2201      	movs	r2, #1
 8005e64:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if ((pData == NULL) || (Size == 0U))
 8005e68:	68bb      	ldr	r3, [r7, #8]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d002      	beq.n	8005e74 <HAL_SPI_Receive_DMA+0x70>
 8005e6e:	88fb      	ldrh	r3, [r7, #6]
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d102      	bne.n	8005e7a <HAL_SPI_Receive_DMA+0x76>
  {
    errorcode = HAL_ERROR;
 8005e74:	2301      	movs	r3, #1
 8005e76:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005e78:	e079      	b.n	8005f6e <HAL_SPI_Receive_DMA+0x16a>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	2204      	movs	r2, #4
 8005e7e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	2200      	movs	r2, #0
 8005e86:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	68ba      	ldr	r2, [r7, #8]
 8005e8c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	88fa      	ldrh	r2, [r7, #6]
 8005e92:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	88fa      	ldrh	r2, [r7, #6]
 8005e98:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	2200      	movs	r2, #0
 8005ea4:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->TxXferSize  = 0U;
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	2200      	movs	r2, #0
 8005eb0:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	689b      	ldr	r3, [r3, #8]
 8005eb6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005eba:	d10f      	bne.n	8005edc <HAL_SPI_Receive_DMA+0xd8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	681a      	ldr	r2, [r3, #0]
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005eca:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	681a      	ldr	r2, [r3, #0]
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005eda:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ee0:	4a27      	ldr	r2, [pc, #156]	; (8005f80 <HAL_SPI_Receive_DMA+0x17c>)
 8005ee2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ee8:	4a26      	ldr	r2, [pc, #152]	; (8005f84 <HAL_SPI_Receive_DMA+0x180>)
 8005eea:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ef0:	4a25      	ldr	r2, [pc, #148]	; (8005f88 <HAL_SPI_Receive_DMA+0x184>)
 8005ef2:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ef8:	2200      	movs	r2, #0
 8005efa:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	330c      	adds	r3, #12
 8005f06:	4619      	mov	r1, r3
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f0c:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f12:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8005f14:	f7fc ff80 	bl	8002e18 <HAL_DMA_Start_IT>
 8005f18:	4603      	mov	r3, r0
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d008      	beq.n	8005f30 <HAL_SPI_Receive_DMA+0x12c>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f22:	f043 0210 	orr.w	r2, r3, #16
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8005f2a:	2301      	movs	r3, #1
 8005f2c:	75fb      	strb	r3, [r7, #23]

    goto error;
 8005f2e:	e01e      	b.n	8005f6e <HAL_SPI_Receive_DMA+0x16a>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f3a:	2b40      	cmp	r3, #64	; 0x40
 8005f3c:	d007      	beq.n	8005f4e <HAL_SPI_Receive_DMA+0x14a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	681a      	ldr	r2, [r3, #0]
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005f4c:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	685a      	ldr	r2, [r3, #4]
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f042 0220 	orr.w	r2, r2, #32
 8005f5c:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	685a      	ldr	r2, [r3, #4]
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	f042 0201 	orr.w	r2, r2, #1
 8005f6c:	605a      	str	r2, [r3, #4]

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	2200      	movs	r2, #0
 8005f72:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005f76:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f78:	4618      	mov	r0, r3
 8005f7a:	3718      	adds	r7, #24
 8005f7c:	46bd      	mov	sp, r7
 8005f7e:	bd80      	pop	{r7, pc}
 8005f80:	080062fd 	.word	0x080062fd
 8005f84:	080061c9 	.word	0x080061c9
 8005f88:	08006335 	.word	0x08006335

08005f8c <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	b086      	sub	sp, #24
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	60f8      	str	r0, [r7, #12]
 8005f94:	60b9      	str	r1, [r7, #8]
 8005f96:	607a      	str	r2, [r7, #4]
 8005f98:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005f9a:	2300      	movs	r3, #0
 8005f9c:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005fa4:	2b01      	cmp	r3, #1
 8005fa6:	d101      	bne.n	8005fac <HAL_SPI_TransmitReceive_DMA+0x20>
 8005fa8:	2302      	movs	r3, #2
 8005faa:	e0db      	b.n	8006164 <HAL_SPI_TransmitReceive_DMA+0x1d8>
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	2201      	movs	r2, #1
 8005fb0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005fba:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	685b      	ldr	r3, [r3, #4]
 8005fc0:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8005fc2:	7dbb      	ldrb	r3, [r7, #22]
 8005fc4:	2b01      	cmp	r3, #1
 8005fc6:	d00d      	beq.n	8005fe4 <HAL_SPI_TransmitReceive_DMA+0x58>
 8005fc8:	693b      	ldr	r3, [r7, #16]
 8005fca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005fce:	d106      	bne.n	8005fde <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	689b      	ldr	r3, [r3, #8]
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d102      	bne.n	8005fde <HAL_SPI_TransmitReceive_DMA+0x52>
 8005fd8:	7dbb      	ldrb	r3, [r7, #22]
 8005fda:	2b04      	cmp	r3, #4
 8005fdc:	d002      	beq.n	8005fe4 <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 8005fde:	2302      	movs	r3, #2
 8005fe0:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005fe2:	e0ba      	b.n	800615a <HAL_SPI_TransmitReceive_DMA+0x1ce>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005fe4:	68bb      	ldr	r3, [r7, #8]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d005      	beq.n	8005ff6 <HAL_SPI_TransmitReceive_DMA+0x6a>
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d002      	beq.n	8005ff6 <HAL_SPI_TransmitReceive_DMA+0x6a>
 8005ff0:	887b      	ldrh	r3, [r7, #2]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d102      	bne.n	8005ffc <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 8005ff6:	2301      	movs	r3, #1
 8005ff8:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005ffa:	e0ae      	b.n	800615a <HAL_SPI_TransmitReceive_DMA+0x1ce>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006002:	b2db      	uxtb	r3, r3
 8006004:	2b04      	cmp	r3, #4
 8006006:	d003      	beq.n	8006010 <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	2205      	movs	r2, #5
 800600c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	2200      	movs	r2, #0
 8006014:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	68ba      	ldr	r2, [r7, #8]
 800601a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	887a      	ldrh	r2, [r7, #2]
 8006020:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	887a      	ldrh	r2, [r7, #2]
 8006026:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	687a      	ldr	r2, [r7, #4]
 800602c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	887a      	ldrh	r2, [r7, #2]
 8006032:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	887a      	ldrh	r2, [r7, #2]
 8006038:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	2200      	movs	r2, #0
 800603e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	2200      	movs	r2, #0
 8006044:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800604c:	b2db      	uxtb	r3, r3
 800604e:	2b04      	cmp	r3, #4
 8006050:	d108      	bne.n	8006064 <HAL_SPI_TransmitReceive_DMA+0xd8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006056:	4a45      	ldr	r2, [pc, #276]	; (800616c <HAL_SPI_TransmitReceive_DMA+0x1e0>)
 8006058:	62da      	str	r2, [r3, #44]	; 0x2c
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800605e:	4a44      	ldr	r2, [pc, #272]	; (8006170 <HAL_SPI_TransmitReceive_DMA+0x1e4>)
 8006060:	629a      	str	r2, [r3, #40]	; 0x28
 8006062:	e007      	b.n	8006074 <HAL_SPI_TransmitReceive_DMA+0xe8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006068:	4a42      	ldr	r2, [pc, #264]	; (8006174 <HAL_SPI_TransmitReceive_DMA+0x1e8>)
 800606a:	62da      	str	r2, [r3, #44]	; 0x2c
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006070:	4a41      	ldr	r2, [pc, #260]	; (8006178 <HAL_SPI_TransmitReceive_DMA+0x1ec>)
 8006072:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006078:	4a40      	ldr	r2, [pc, #256]	; (800617c <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 800607a:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006080:	2200      	movs	r2, #0
 8006082:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	330c      	adds	r3, #12
 800608e:	4619      	mov	r1, r3
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006094:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800609a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800609c:	f7fc febc 	bl	8002e18 <HAL_DMA_Start_IT>
 80060a0:	4603      	mov	r3, r0
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d008      	beq.n	80060b8 <HAL_SPI_TransmitReceive_DMA+0x12c>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060aa:	f043 0210 	orr.w	r2, r3, #16
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 80060b2:	2301      	movs	r3, #1
 80060b4:	75fb      	strb	r3, [r7, #23]

    goto error;
 80060b6:	e050      	b.n	800615a <HAL_SPI_TransmitReceive_DMA+0x1ce>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	685a      	ldr	r2, [r3, #4]
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	f042 0201 	orr.w	r2, r2, #1
 80060c6:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80060cc:	2200      	movs	r2, #0
 80060ce:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->hdmatx->XferCpltCallback     = NULL;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80060d4:	2200      	movs	r2, #0
 80060d6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi->hdmatx->XferErrorCallback    = NULL;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80060dc:	2200      	movs	r2, #0
 80060de:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->hdmatx->XferAbortCallback    = NULL;
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80060e4:	2200      	movs	r2, #0
 80060e6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	6c98      	ldr	r0, [r3, #72]	; 0x48
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060f0:	4619      	mov	r1, r3
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	330c      	adds	r3, #12
 80060f8:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80060fe:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006100:	f7fc fe8a 	bl	8002e18 <HAL_DMA_Start_IT>
 8006104:	4603      	mov	r3, r0
 8006106:	2b00      	cmp	r3, #0
 8006108:	d008      	beq.n	800611c <HAL_SPI_TransmitReceive_DMA+0x190>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800610e:	f043 0210 	orr.w	r2, r3, #16
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8006116:	2301      	movs	r3, #1
 8006118:	75fb      	strb	r3, [r7, #23]

    goto error;
 800611a:	e01e      	b.n	800615a <HAL_SPI_TransmitReceive_DMA+0x1ce>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006126:	2b40      	cmp	r3, #64	; 0x40
 8006128:	d007      	beq.n	800613a <HAL_SPI_TransmitReceive_DMA+0x1ae>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	681a      	ldr	r2, [r3, #0]
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006138:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	685a      	ldr	r2, [r3, #4]
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f042 0220 	orr.w	r2, r2, #32
 8006148:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	685a      	ldr	r2, [r3, #4]
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f042 0202 	orr.w	r2, r2, #2
 8006158:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	2200      	movs	r2, #0
 800615e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006162:	7dfb      	ldrb	r3, [r7, #23]
}
 8006164:	4618      	mov	r0, r3
 8006166:	3718      	adds	r7, #24
 8006168:	46bd      	mov	sp, r7
 800616a:	bd80      	pop	{r7, pc}
 800616c:	080062fd 	.word	0x080062fd
 8006170:	080061c9 	.word	0x080061c9
 8006174:	08006319 	.word	0x08006319
 8006178:	0800626f 	.word	0x0800626f
 800617c:	08006335 	.word	0x08006335

08006180 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006180:	b480      	push	{r7}
 8006182:	b083      	sub	sp, #12
 8006184:	af00      	add	r7, sp, #0
 8006186:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8006188:	bf00      	nop
 800618a:	370c      	adds	r7, #12
 800618c:	46bd      	mov	sp, r7
 800618e:	bc80      	pop	{r7}
 8006190:	4770      	bx	lr

08006192 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006192:	b480      	push	{r7}
 8006194:	b083      	sub	sp, #12
 8006196:	af00      	add	r7, sp, #0
 8006198:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 800619a:	bf00      	nop
 800619c:	370c      	adds	r7, #12
 800619e:	46bd      	mov	sp, r7
 80061a0:	bc80      	pop	{r7}
 80061a2:	4770      	bx	lr

080061a4 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80061a4:	b480      	push	{r7}
 80061a6:	b083      	sub	sp, #12
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 80061ac:	bf00      	nop
 80061ae:	370c      	adds	r7, #12
 80061b0:	46bd      	mov	sp, r7
 80061b2:	bc80      	pop	{r7}
 80061b4:	4770      	bx	lr

080061b6 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80061b6:	b480      	push	{r7}
 80061b8:	b083      	sub	sp, #12
 80061ba:	af00      	add	r7, sp, #0
 80061bc:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80061be:	bf00      	nop
 80061c0:	370c      	adds	r7, #12
 80061c2:	46bd      	mov	sp, r7
 80061c4:	bc80      	pop	{r7}
 80061c6:	4770      	bx	lr

080061c8 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80061c8:	b580      	push	{r7, lr}
 80061ca:	b084      	sub	sp, #16
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061d4:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80061d6:	f7fc fa9b 	bl	8002710 <HAL_GetTick>
 80061da:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f003 0320 	and.w	r3, r3, #32
 80061e6:	2b20      	cmp	r3, #32
 80061e8:	d03b      	beq.n	8006262 <SPI_DMAReceiveCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	685a      	ldr	r2, [r3, #4]
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f022 0220 	bic.w	r2, r2, #32
 80061f8:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	689b      	ldr	r3, [r3, #8]
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d10d      	bne.n	800621e <SPI_DMAReceiveCplt+0x56>
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	685b      	ldr	r3, [r3, #4]
 8006206:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800620a:	d108      	bne.n	800621e <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	685a      	ldr	r2, [r3, #4]
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f022 0203 	bic.w	r2, r2, #3
 800621a:	605a      	str	r2, [r3, #4]
 800621c:	e007      	b.n	800622e <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	685a      	ldr	r2, [r3, #4]
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f022 0201 	bic.w	r2, r2, #1
 800622c:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800622e:	68ba      	ldr	r2, [r7, #8]
 8006230:	2164      	movs	r1, #100	; 0x64
 8006232:	68f8      	ldr	r0, [r7, #12]
 8006234:	f000 f926 	bl	8006484 <SPI_EndRxTransaction>
 8006238:	4603      	mov	r3, r0
 800623a:	2b00      	cmp	r3, #0
 800623c:	d002      	beq.n	8006244 <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	2220      	movs	r2, #32
 8006242:	655a      	str	r2, [r3, #84]	; 0x54
    }

    hspi->RxXferCount = 0U;
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	2200      	movs	r2, #0
 8006248:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	2201      	movs	r2, #1
 800624e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
      }
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006256:	2b00      	cmp	r3, #0
 8006258:	d003      	beq.n	8006262 <SPI_DMAReceiveCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800625a:	68f8      	ldr	r0, [r7, #12]
 800625c:	f7ff ffab 	bl	80061b6 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8006260:	e002      	b.n	8006268 <SPI_DMAReceiveCplt+0xa0>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8006262:	68f8      	ldr	r0, [r7, #12]
 8006264:	f7fa f8aa 	bl	80003bc <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006268:	3710      	adds	r7, #16
 800626a:	46bd      	mov	sp, r7
 800626c:	bd80      	pop	{r7, pc}

0800626e <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800626e:	b580      	push	{r7, lr}
 8006270:	b084      	sub	sp, #16
 8006272:	af00      	add	r7, sp, #0
 8006274:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800627a:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800627c:	f7fc fa48 	bl	8002710 <HAL_GetTick>
 8006280:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	f003 0320 	and.w	r3, r3, #32
 800628c:	2b20      	cmp	r3, #32
 800628e:	d02f      	beq.n	80062f0 <SPI_DMATransmitReceiveCplt+0x82>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	685a      	ldr	r2, [r3, #4]
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	f022 0220 	bic.w	r2, r2, #32
 800629e:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80062a0:	68ba      	ldr	r2, [r7, #8]
 80062a2:	2164      	movs	r1, #100	; 0x64
 80062a4:	68f8      	ldr	r0, [r7, #12]
 80062a6:	f000 f93f 	bl	8006528 <SPI_EndRxTxTransaction>
 80062aa:	4603      	mov	r3, r0
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d005      	beq.n	80062bc <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062b4:	f043 0220 	orr.w	r2, r3, #32
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	685a      	ldr	r2, [r3, #4]
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f022 0203 	bic.w	r2, r2, #3
 80062ca:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	2200      	movs	r2, #0
 80062d0:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->RxXferCount = 0U;
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	2200      	movs	r2, #0
 80062d6:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	2201      	movs	r2, #1
 80062dc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
      }
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d003      	beq.n	80062f0 <SPI_DMATransmitReceiveCplt+0x82>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80062e8:	68f8      	ldr	r0, [r7, #12]
 80062ea:	f7ff ff64 	bl	80061b6 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80062ee:	e002      	b.n	80062f6 <SPI_DMATransmitReceiveCplt+0x88>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 80062f0:	68f8      	ldr	r0, [r7, #12]
 80062f2:	f7ff ff45 	bl	8006180 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80062f6:	3710      	adds	r7, #16
 80062f8:	46bd      	mov	sp, r7
 80062fa:	bd80      	pop	{r7, pc}

080062fc <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80062fc:	b580      	push	{r7, lr}
 80062fe:	b084      	sub	sp, #16
 8006300:	af00      	add	r7, sp, #0
 8006302:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006308:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800630a:	68f8      	ldr	r0, [r7, #12]
 800630c:	f7ff ff41 	bl	8006192 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006310:	bf00      	nop
 8006312:	3710      	adds	r7, #16
 8006314:	46bd      	mov	sp, r7
 8006316:	bd80      	pop	{r7, pc}

08006318 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006318:	b580      	push	{r7, lr}
 800631a:	b084      	sub	sp, #16
 800631c:	af00      	add	r7, sp, #0
 800631e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006324:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8006326:	68f8      	ldr	r0, [r7, #12]
 8006328:	f7ff ff3c 	bl	80061a4 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800632c:	bf00      	nop
 800632e:	3710      	adds	r7, #16
 8006330:	46bd      	mov	sp, r7
 8006332:	bd80      	pop	{r7, pc}

08006334 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8006334:	b580      	push	{r7, lr}
 8006336:	b084      	sub	sp, #16
 8006338:	af00      	add	r7, sp, #0
 800633a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006340:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	685a      	ldr	r2, [r3, #4]
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f022 0203 	bic.w	r2, r2, #3
 8006350:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006356:	f043 0210 	orr.w	r2, r3, #16
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	2201      	movs	r2, #1
 8006362:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006366:	68f8      	ldr	r0, [r7, #12]
 8006368:	f7ff ff25 	bl	80061b6 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800636c:	bf00      	nop
 800636e:	3710      	adds	r7, #16
 8006370:	46bd      	mov	sp, r7
 8006372:	bd80      	pop	{r7, pc}

08006374 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006374:	b580      	push	{r7, lr}
 8006376:	b088      	sub	sp, #32
 8006378:	af00      	add	r7, sp, #0
 800637a:	60f8      	str	r0, [r7, #12]
 800637c:	60b9      	str	r1, [r7, #8]
 800637e:	603b      	str	r3, [r7, #0]
 8006380:	4613      	mov	r3, r2
 8006382:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006384:	f7fc f9c4 	bl	8002710 <HAL_GetTick>
 8006388:	4602      	mov	r2, r0
 800638a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800638c:	1a9b      	subs	r3, r3, r2
 800638e:	683a      	ldr	r2, [r7, #0]
 8006390:	4413      	add	r3, r2
 8006392:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006394:	f7fc f9bc 	bl	8002710 <HAL_GetTick>
 8006398:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800639a:	4b39      	ldr	r3, [pc, #228]	; (8006480 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	015b      	lsls	r3, r3, #5
 80063a0:	0d1b      	lsrs	r3, r3, #20
 80063a2:	69fa      	ldr	r2, [r7, #28]
 80063a4:	fb02 f303 	mul.w	r3, r2, r3
 80063a8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80063aa:	e054      	b.n	8006456 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80063ac:	683b      	ldr	r3, [r7, #0]
 80063ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063b2:	d050      	beq.n	8006456 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80063b4:	f7fc f9ac 	bl	8002710 <HAL_GetTick>
 80063b8:	4602      	mov	r2, r0
 80063ba:	69bb      	ldr	r3, [r7, #24]
 80063bc:	1ad3      	subs	r3, r2, r3
 80063be:	69fa      	ldr	r2, [r7, #28]
 80063c0:	429a      	cmp	r2, r3
 80063c2:	d902      	bls.n	80063ca <SPI_WaitFlagStateUntilTimeout+0x56>
 80063c4:	69fb      	ldr	r3, [r7, #28]
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d13d      	bne.n	8006446 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	685a      	ldr	r2, [r3, #4]
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80063d8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	685b      	ldr	r3, [r3, #4]
 80063de:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80063e2:	d111      	bne.n	8006408 <SPI_WaitFlagStateUntilTimeout+0x94>
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	689b      	ldr	r3, [r3, #8]
 80063e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80063ec:	d004      	beq.n	80063f8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	689b      	ldr	r3, [r3, #8]
 80063f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80063f6:	d107      	bne.n	8006408 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	681a      	ldr	r2, [r3, #0]
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006406:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800640c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006410:	d10f      	bne.n	8006432 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	681a      	ldr	r2, [r3, #0]
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006420:	601a      	str	r2, [r3, #0]
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	681a      	ldr	r2, [r3, #0]
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006430:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	2201      	movs	r2, #1
 8006436:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	2200      	movs	r2, #0
 800643e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006442:	2303      	movs	r3, #3
 8006444:	e017      	b.n	8006476 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006446:	697b      	ldr	r3, [r7, #20]
 8006448:	2b00      	cmp	r3, #0
 800644a:	d101      	bne.n	8006450 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800644c:	2300      	movs	r3, #0
 800644e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006450:	697b      	ldr	r3, [r7, #20]
 8006452:	3b01      	subs	r3, #1
 8006454:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	689a      	ldr	r2, [r3, #8]
 800645c:	68bb      	ldr	r3, [r7, #8]
 800645e:	4013      	ands	r3, r2
 8006460:	68ba      	ldr	r2, [r7, #8]
 8006462:	429a      	cmp	r2, r3
 8006464:	bf0c      	ite	eq
 8006466:	2301      	moveq	r3, #1
 8006468:	2300      	movne	r3, #0
 800646a:	b2db      	uxtb	r3, r3
 800646c:	461a      	mov	r2, r3
 800646e:	79fb      	ldrb	r3, [r7, #7]
 8006470:	429a      	cmp	r2, r3
 8006472:	d19b      	bne.n	80063ac <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006474:	2300      	movs	r3, #0
}
 8006476:	4618      	mov	r0, r3
 8006478:	3720      	adds	r7, #32
 800647a:	46bd      	mov	sp, r7
 800647c:	bd80      	pop	{r7, pc}
 800647e:	bf00      	nop
 8006480:	20000004 	.word	0x20000004

08006484 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006484:	b580      	push	{r7, lr}
 8006486:	b086      	sub	sp, #24
 8006488:	af02      	add	r7, sp, #8
 800648a:	60f8      	str	r0, [r7, #12]
 800648c:	60b9      	str	r1, [r7, #8]
 800648e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	685b      	ldr	r3, [r3, #4]
 8006494:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006498:	d111      	bne.n	80064be <SPI_EndRxTransaction+0x3a>
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	689b      	ldr	r3, [r3, #8]
 800649e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80064a2:	d004      	beq.n	80064ae <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	689b      	ldr	r3, [r3, #8]
 80064a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80064ac:	d107      	bne.n	80064be <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	681a      	ldr	r2, [r3, #0]
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80064bc:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	685b      	ldr	r3, [r3, #4]
 80064c2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80064c6:	d117      	bne.n	80064f8 <SPI_EndRxTransaction+0x74>
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	689b      	ldr	r3, [r3, #8]
 80064cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80064d0:	d112      	bne.n	80064f8 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	9300      	str	r3, [sp, #0]
 80064d6:	68bb      	ldr	r3, [r7, #8]
 80064d8:	2200      	movs	r2, #0
 80064da:	2101      	movs	r1, #1
 80064dc:	68f8      	ldr	r0, [r7, #12]
 80064de:	f7ff ff49 	bl	8006374 <SPI_WaitFlagStateUntilTimeout>
 80064e2:	4603      	mov	r3, r0
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d01a      	beq.n	800651e <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064ec:	f043 0220 	orr.w	r2, r3, #32
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80064f4:	2303      	movs	r3, #3
 80064f6:	e013      	b.n	8006520 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	9300      	str	r3, [sp, #0]
 80064fc:	68bb      	ldr	r3, [r7, #8]
 80064fe:	2200      	movs	r2, #0
 8006500:	2180      	movs	r1, #128	; 0x80
 8006502:	68f8      	ldr	r0, [r7, #12]
 8006504:	f7ff ff36 	bl	8006374 <SPI_WaitFlagStateUntilTimeout>
 8006508:	4603      	mov	r3, r0
 800650a:	2b00      	cmp	r3, #0
 800650c:	d007      	beq.n	800651e <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006512:	f043 0220 	orr.w	r2, r3, #32
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800651a:	2303      	movs	r3, #3
 800651c:	e000      	b.n	8006520 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 800651e:	2300      	movs	r3, #0
}
 8006520:	4618      	mov	r0, r3
 8006522:	3710      	adds	r7, #16
 8006524:	46bd      	mov	sp, r7
 8006526:	bd80      	pop	{r7, pc}

08006528 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006528:	b580      	push	{r7, lr}
 800652a:	b086      	sub	sp, #24
 800652c:	af02      	add	r7, sp, #8
 800652e:	60f8      	str	r0, [r7, #12]
 8006530:	60b9      	str	r1, [r7, #8]
 8006532:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	9300      	str	r3, [sp, #0]
 8006538:	68bb      	ldr	r3, [r7, #8]
 800653a:	2200      	movs	r2, #0
 800653c:	2180      	movs	r1, #128	; 0x80
 800653e:	68f8      	ldr	r0, [r7, #12]
 8006540:	f7ff ff18 	bl	8006374 <SPI_WaitFlagStateUntilTimeout>
 8006544:	4603      	mov	r3, r0
 8006546:	2b00      	cmp	r3, #0
 8006548:	d007      	beq.n	800655a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800654e:	f043 0220 	orr.w	r2, r3, #32
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8006556:	2303      	movs	r3, #3
 8006558:	e000      	b.n	800655c <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 800655a:	2300      	movs	r3, #0
}
 800655c:	4618      	mov	r0, r3
 800655e:	3710      	adds	r7, #16
 8006560:	46bd      	mov	sp, r7
 8006562:	bd80      	pop	{r7, pc}

08006564 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006564:	b580      	push	{r7, lr}
 8006566:	b082      	sub	sp, #8
 8006568:	af00      	add	r7, sp, #0
 800656a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	2b00      	cmp	r3, #0
 8006570:	d101      	bne.n	8006576 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006572:	2301      	movs	r3, #1
 8006574:	e041      	b.n	80065fa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800657c:	b2db      	uxtb	r3, r3
 800657e:	2b00      	cmp	r3, #0
 8006580:	d106      	bne.n	8006590 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	2200      	movs	r2, #0
 8006586:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800658a:	6878      	ldr	r0, [r7, #4]
 800658c:	f7fb ff36 	bl	80023fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2202      	movs	r2, #2
 8006594:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681a      	ldr	r2, [r3, #0]
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	3304      	adds	r3, #4
 80065a0:	4619      	mov	r1, r3
 80065a2:	4610      	mov	r0, r2
 80065a4:	f000 fab0 	bl	8006b08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2201      	movs	r2, #1
 80065ac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2201      	movs	r2, #1
 80065b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2201      	movs	r2, #1
 80065bc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	2201      	movs	r2, #1
 80065c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2201      	movs	r2, #1
 80065cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2201      	movs	r2, #1
 80065d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2201      	movs	r2, #1
 80065dc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	2201      	movs	r2, #1
 80065e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	2201      	movs	r2, #1
 80065ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	2201      	movs	r2, #1
 80065f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80065f8:	2300      	movs	r3, #0
}
 80065fa:	4618      	mov	r0, r3
 80065fc:	3708      	adds	r7, #8
 80065fe:	46bd      	mov	sp, r7
 8006600:	bd80      	pop	{r7, pc}
	...

08006604 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006604:	b480      	push	{r7}
 8006606:	b085      	sub	sp, #20
 8006608:	af00      	add	r7, sp, #0
 800660a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006612:	b2db      	uxtb	r3, r3
 8006614:	2b01      	cmp	r3, #1
 8006616:	d001      	beq.n	800661c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006618:	2301      	movs	r3, #1
 800661a:	e044      	b.n	80066a6 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2202      	movs	r2, #2
 8006620:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	68da      	ldr	r2, [r3, #12]
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f042 0201 	orr.w	r2, r2, #1
 8006632:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	4a1d      	ldr	r2, [pc, #116]	; (80066b0 <HAL_TIM_Base_Start_IT+0xac>)
 800663a:	4293      	cmp	r3, r2
 800663c:	d018      	beq.n	8006670 <HAL_TIM_Base_Start_IT+0x6c>
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	4a1c      	ldr	r2, [pc, #112]	; (80066b4 <HAL_TIM_Base_Start_IT+0xb0>)
 8006644:	4293      	cmp	r3, r2
 8006646:	d013      	beq.n	8006670 <HAL_TIM_Base_Start_IT+0x6c>
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006650:	d00e      	beq.n	8006670 <HAL_TIM_Base_Start_IT+0x6c>
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	4a18      	ldr	r2, [pc, #96]	; (80066b8 <HAL_TIM_Base_Start_IT+0xb4>)
 8006658:	4293      	cmp	r3, r2
 800665a:	d009      	beq.n	8006670 <HAL_TIM_Base_Start_IT+0x6c>
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	4a16      	ldr	r2, [pc, #88]	; (80066bc <HAL_TIM_Base_Start_IT+0xb8>)
 8006662:	4293      	cmp	r3, r2
 8006664:	d004      	beq.n	8006670 <HAL_TIM_Base_Start_IT+0x6c>
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	4a15      	ldr	r2, [pc, #84]	; (80066c0 <HAL_TIM_Base_Start_IT+0xbc>)
 800666c:	4293      	cmp	r3, r2
 800666e:	d111      	bne.n	8006694 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	689b      	ldr	r3, [r3, #8]
 8006676:	f003 0307 	and.w	r3, r3, #7
 800667a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	2b06      	cmp	r3, #6
 8006680:	d010      	beq.n	80066a4 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	681a      	ldr	r2, [r3, #0]
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	f042 0201 	orr.w	r2, r2, #1
 8006690:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006692:	e007      	b.n	80066a4 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	681a      	ldr	r2, [r3, #0]
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f042 0201 	orr.w	r2, r2, #1
 80066a2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80066a4:	2300      	movs	r3, #0
}
 80066a6:	4618      	mov	r0, r3
 80066a8:	3714      	adds	r7, #20
 80066aa:	46bd      	mov	sp, r7
 80066ac:	bc80      	pop	{r7}
 80066ae:	4770      	bx	lr
 80066b0:	40012c00 	.word	0x40012c00
 80066b4:	40013400 	.word	0x40013400
 80066b8:	40000400 	.word	0x40000400
 80066bc:	40000800 	.word	0x40000800
 80066c0:	40000c00 	.word	0x40000c00

080066c4 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80066c4:	b480      	push	{r7}
 80066c6:	b083      	sub	sp, #12
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	68da      	ldr	r2, [r3, #12]
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f022 0201 	bic.w	r2, r2, #1
 80066da:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	6a1a      	ldr	r2, [r3, #32]
 80066e2:	f241 1311 	movw	r3, #4369	; 0x1111
 80066e6:	4013      	ands	r3, r2
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d10f      	bne.n	800670c <HAL_TIM_Base_Stop_IT+0x48>
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	6a1a      	ldr	r2, [r3, #32]
 80066f2:	f240 4344 	movw	r3, #1092	; 0x444
 80066f6:	4013      	ands	r3, r2
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d107      	bne.n	800670c <HAL_TIM_Base_Stop_IT+0x48>
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	681a      	ldr	r2, [r3, #0]
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	f022 0201 	bic.w	r2, r2, #1
 800670a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2201      	movs	r2, #1
 8006710:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8006714:	2300      	movs	r3, #0
}
 8006716:	4618      	mov	r0, r3
 8006718:	370c      	adds	r7, #12
 800671a:	46bd      	mov	sp, r7
 800671c:	bc80      	pop	{r7}
 800671e:	4770      	bx	lr

08006720 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b082      	sub	sp, #8
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	691b      	ldr	r3, [r3, #16]
 800672e:	f003 0302 	and.w	r3, r3, #2
 8006732:	2b02      	cmp	r3, #2
 8006734:	d122      	bne.n	800677c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	68db      	ldr	r3, [r3, #12]
 800673c:	f003 0302 	and.w	r3, r3, #2
 8006740:	2b02      	cmp	r3, #2
 8006742:	d11b      	bne.n	800677c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	f06f 0202 	mvn.w	r2, #2
 800674c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	2201      	movs	r2, #1
 8006752:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	699b      	ldr	r3, [r3, #24]
 800675a:	f003 0303 	and.w	r3, r3, #3
 800675e:	2b00      	cmp	r3, #0
 8006760:	d003      	beq.n	800676a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006762:	6878      	ldr	r0, [r7, #4]
 8006764:	f000 f9b4 	bl	8006ad0 <HAL_TIM_IC_CaptureCallback>
 8006768:	e005      	b.n	8006776 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800676a:	6878      	ldr	r0, [r7, #4]
 800676c:	f000 f9a7 	bl	8006abe <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006770:	6878      	ldr	r0, [r7, #4]
 8006772:	f000 f9b6 	bl	8006ae2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2200      	movs	r2, #0
 800677a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	691b      	ldr	r3, [r3, #16]
 8006782:	f003 0304 	and.w	r3, r3, #4
 8006786:	2b04      	cmp	r3, #4
 8006788:	d122      	bne.n	80067d0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	68db      	ldr	r3, [r3, #12]
 8006790:	f003 0304 	and.w	r3, r3, #4
 8006794:	2b04      	cmp	r3, #4
 8006796:	d11b      	bne.n	80067d0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f06f 0204 	mvn.w	r2, #4
 80067a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	2202      	movs	r2, #2
 80067a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	699b      	ldr	r3, [r3, #24]
 80067ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d003      	beq.n	80067be <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80067b6:	6878      	ldr	r0, [r7, #4]
 80067b8:	f000 f98a 	bl	8006ad0 <HAL_TIM_IC_CaptureCallback>
 80067bc:	e005      	b.n	80067ca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80067be:	6878      	ldr	r0, [r7, #4]
 80067c0:	f000 f97d 	bl	8006abe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80067c4:	6878      	ldr	r0, [r7, #4]
 80067c6:	f000 f98c 	bl	8006ae2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	2200      	movs	r2, #0
 80067ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	691b      	ldr	r3, [r3, #16]
 80067d6:	f003 0308 	and.w	r3, r3, #8
 80067da:	2b08      	cmp	r3, #8
 80067dc:	d122      	bne.n	8006824 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	68db      	ldr	r3, [r3, #12]
 80067e4:	f003 0308 	and.w	r3, r3, #8
 80067e8:	2b08      	cmp	r3, #8
 80067ea:	d11b      	bne.n	8006824 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	f06f 0208 	mvn.w	r2, #8
 80067f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	2204      	movs	r2, #4
 80067fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	69db      	ldr	r3, [r3, #28]
 8006802:	f003 0303 	and.w	r3, r3, #3
 8006806:	2b00      	cmp	r3, #0
 8006808:	d003      	beq.n	8006812 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800680a:	6878      	ldr	r0, [r7, #4]
 800680c:	f000 f960 	bl	8006ad0 <HAL_TIM_IC_CaptureCallback>
 8006810:	e005      	b.n	800681e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006812:	6878      	ldr	r0, [r7, #4]
 8006814:	f000 f953 	bl	8006abe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006818:	6878      	ldr	r0, [r7, #4]
 800681a:	f000 f962 	bl	8006ae2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	2200      	movs	r2, #0
 8006822:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	691b      	ldr	r3, [r3, #16]
 800682a:	f003 0310 	and.w	r3, r3, #16
 800682e:	2b10      	cmp	r3, #16
 8006830:	d122      	bne.n	8006878 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	68db      	ldr	r3, [r3, #12]
 8006838:	f003 0310 	and.w	r3, r3, #16
 800683c:	2b10      	cmp	r3, #16
 800683e:	d11b      	bne.n	8006878 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f06f 0210 	mvn.w	r2, #16
 8006848:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	2208      	movs	r2, #8
 800684e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	69db      	ldr	r3, [r3, #28]
 8006856:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800685a:	2b00      	cmp	r3, #0
 800685c:	d003      	beq.n	8006866 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800685e:	6878      	ldr	r0, [r7, #4]
 8006860:	f000 f936 	bl	8006ad0 <HAL_TIM_IC_CaptureCallback>
 8006864:	e005      	b.n	8006872 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006866:	6878      	ldr	r0, [r7, #4]
 8006868:	f000 f929 	bl	8006abe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800686c:	6878      	ldr	r0, [r7, #4]
 800686e:	f000 f938 	bl	8006ae2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	2200      	movs	r2, #0
 8006876:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	691b      	ldr	r3, [r3, #16]
 800687e:	f003 0301 	and.w	r3, r3, #1
 8006882:	2b01      	cmp	r3, #1
 8006884:	d10e      	bne.n	80068a4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	68db      	ldr	r3, [r3, #12]
 800688c:	f003 0301 	and.w	r3, r3, #1
 8006890:	2b01      	cmp	r3, #1
 8006892:	d107      	bne.n	80068a4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f06f 0201 	mvn.w	r2, #1
 800689c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800689e:	6878      	ldr	r0, [r7, #4]
 80068a0:	f7fb fb02 	bl	8001ea8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	691b      	ldr	r3, [r3, #16]
 80068aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80068ae:	2b80      	cmp	r3, #128	; 0x80
 80068b0:	d10e      	bne.n	80068d0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	68db      	ldr	r3, [r3, #12]
 80068b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80068bc:	2b80      	cmp	r3, #128	; 0x80
 80068be:	d107      	bne.n	80068d0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80068c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80068ca:	6878      	ldr	r0, [r7, #4]
 80068cc:	f000 faa1 	bl	8006e12 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	691b      	ldr	r3, [r3, #16]
 80068d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068da:	2b40      	cmp	r3, #64	; 0x40
 80068dc:	d10e      	bne.n	80068fc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	68db      	ldr	r3, [r3, #12]
 80068e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068e8:	2b40      	cmp	r3, #64	; 0x40
 80068ea:	d107      	bne.n	80068fc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80068f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80068f6:	6878      	ldr	r0, [r7, #4]
 80068f8:	f000 f8fc 	bl	8006af4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	691b      	ldr	r3, [r3, #16]
 8006902:	f003 0320 	and.w	r3, r3, #32
 8006906:	2b20      	cmp	r3, #32
 8006908:	d10e      	bne.n	8006928 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	68db      	ldr	r3, [r3, #12]
 8006910:	f003 0320 	and.w	r3, r3, #32
 8006914:	2b20      	cmp	r3, #32
 8006916:	d107      	bne.n	8006928 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f06f 0220 	mvn.w	r2, #32
 8006920:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006922:	6878      	ldr	r0, [r7, #4]
 8006924:	f000 fa6c 	bl	8006e00 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006928:	bf00      	nop
 800692a:	3708      	adds	r7, #8
 800692c:	46bd      	mov	sp, r7
 800692e:	bd80      	pop	{r7, pc}

08006930 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006930:	b580      	push	{r7, lr}
 8006932:	b084      	sub	sp, #16
 8006934:	af00      	add	r7, sp, #0
 8006936:	6078      	str	r0, [r7, #4]
 8006938:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800693a:	2300      	movs	r3, #0
 800693c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006944:	2b01      	cmp	r3, #1
 8006946:	d101      	bne.n	800694c <HAL_TIM_ConfigClockSource+0x1c>
 8006948:	2302      	movs	r3, #2
 800694a:	e0b4      	b.n	8006ab6 <HAL_TIM_ConfigClockSource+0x186>
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2201      	movs	r2, #1
 8006950:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2202      	movs	r2, #2
 8006958:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	689b      	ldr	r3, [r3, #8]
 8006962:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006964:	68bb      	ldr	r3, [r7, #8]
 8006966:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800696a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800696c:	68bb      	ldr	r3, [r7, #8]
 800696e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006972:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	68ba      	ldr	r2, [r7, #8]
 800697a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800697c:	683b      	ldr	r3, [r7, #0]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006984:	d03e      	beq.n	8006a04 <HAL_TIM_ConfigClockSource+0xd4>
 8006986:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800698a:	f200 8087 	bhi.w	8006a9c <HAL_TIM_ConfigClockSource+0x16c>
 800698e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006992:	f000 8086 	beq.w	8006aa2 <HAL_TIM_ConfigClockSource+0x172>
 8006996:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800699a:	d87f      	bhi.n	8006a9c <HAL_TIM_ConfigClockSource+0x16c>
 800699c:	2b70      	cmp	r3, #112	; 0x70
 800699e:	d01a      	beq.n	80069d6 <HAL_TIM_ConfigClockSource+0xa6>
 80069a0:	2b70      	cmp	r3, #112	; 0x70
 80069a2:	d87b      	bhi.n	8006a9c <HAL_TIM_ConfigClockSource+0x16c>
 80069a4:	2b60      	cmp	r3, #96	; 0x60
 80069a6:	d050      	beq.n	8006a4a <HAL_TIM_ConfigClockSource+0x11a>
 80069a8:	2b60      	cmp	r3, #96	; 0x60
 80069aa:	d877      	bhi.n	8006a9c <HAL_TIM_ConfigClockSource+0x16c>
 80069ac:	2b50      	cmp	r3, #80	; 0x50
 80069ae:	d03c      	beq.n	8006a2a <HAL_TIM_ConfigClockSource+0xfa>
 80069b0:	2b50      	cmp	r3, #80	; 0x50
 80069b2:	d873      	bhi.n	8006a9c <HAL_TIM_ConfigClockSource+0x16c>
 80069b4:	2b40      	cmp	r3, #64	; 0x40
 80069b6:	d058      	beq.n	8006a6a <HAL_TIM_ConfigClockSource+0x13a>
 80069b8:	2b40      	cmp	r3, #64	; 0x40
 80069ba:	d86f      	bhi.n	8006a9c <HAL_TIM_ConfigClockSource+0x16c>
 80069bc:	2b30      	cmp	r3, #48	; 0x30
 80069be:	d064      	beq.n	8006a8a <HAL_TIM_ConfigClockSource+0x15a>
 80069c0:	2b30      	cmp	r3, #48	; 0x30
 80069c2:	d86b      	bhi.n	8006a9c <HAL_TIM_ConfigClockSource+0x16c>
 80069c4:	2b20      	cmp	r3, #32
 80069c6:	d060      	beq.n	8006a8a <HAL_TIM_ConfigClockSource+0x15a>
 80069c8:	2b20      	cmp	r3, #32
 80069ca:	d867      	bhi.n	8006a9c <HAL_TIM_ConfigClockSource+0x16c>
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d05c      	beq.n	8006a8a <HAL_TIM_ConfigClockSource+0x15a>
 80069d0:	2b10      	cmp	r3, #16
 80069d2:	d05a      	beq.n	8006a8a <HAL_TIM_ConfigClockSource+0x15a>
 80069d4:	e062      	b.n	8006a9c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80069da:	683b      	ldr	r3, [r7, #0]
 80069dc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80069de:	683b      	ldr	r3, [r7, #0]
 80069e0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80069e2:	683b      	ldr	r3, [r7, #0]
 80069e4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80069e6:	f000 f980 	bl	8006cea <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	689b      	ldr	r3, [r3, #8]
 80069f0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80069f2:	68bb      	ldr	r3, [r7, #8]
 80069f4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80069f8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	68ba      	ldr	r2, [r7, #8]
 8006a00:	609a      	str	r2, [r3, #8]
      break;
 8006a02:	e04f      	b.n	8006aa4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006a10:	683b      	ldr	r3, [r7, #0]
 8006a12:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006a14:	f000 f969 	bl	8006cea <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	689a      	ldr	r2, [r3, #8]
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006a26:	609a      	str	r2, [r3, #8]
      break;
 8006a28:	e03c      	b.n	8006aa4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006a2e:	683b      	ldr	r3, [r7, #0]
 8006a30:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006a32:	683b      	ldr	r3, [r7, #0]
 8006a34:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a36:	461a      	mov	r2, r3
 8006a38:	f000 f8e0 	bl	8006bfc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	2150      	movs	r1, #80	; 0x50
 8006a42:	4618      	mov	r0, r3
 8006a44:	f000 f937 	bl	8006cb6 <TIM_ITRx_SetConfig>
      break;
 8006a48:	e02c      	b.n	8006aa4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006a52:	683b      	ldr	r3, [r7, #0]
 8006a54:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006a56:	461a      	mov	r2, r3
 8006a58:	f000 f8fe 	bl	8006c58 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	2160      	movs	r1, #96	; 0x60
 8006a62:	4618      	mov	r0, r3
 8006a64:	f000 f927 	bl	8006cb6 <TIM_ITRx_SetConfig>
      break;
 8006a68:	e01c      	b.n	8006aa4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006a6e:	683b      	ldr	r3, [r7, #0]
 8006a70:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006a72:	683b      	ldr	r3, [r7, #0]
 8006a74:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a76:	461a      	mov	r2, r3
 8006a78:	f000 f8c0 	bl	8006bfc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	2140      	movs	r1, #64	; 0x40
 8006a82:	4618      	mov	r0, r3
 8006a84:	f000 f917 	bl	8006cb6 <TIM_ITRx_SetConfig>
      break;
 8006a88:	e00c      	b.n	8006aa4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681a      	ldr	r2, [r3, #0]
 8006a8e:	683b      	ldr	r3, [r7, #0]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	4619      	mov	r1, r3
 8006a94:	4610      	mov	r0, r2
 8006a96:	f000 f90e 	bl	8006cb6 <TIM_ITRx_SetConfig>
      break;
 8006a9a:	e003      	b.n	8006aa4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006a9c:	2301      	movs	r3, #1
 8006a9e:	73fb      	strb	r3, [r7, #15]
      break;
 8006aa0:	e000      	b.n	8006aa4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006aa2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	2201      	movs	r2, #1
 8006aa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	2200      	movs	r2, #0
 8006ab0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006ab4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ab6:	4618      	mov	r0, r3
 8006ab8:	3710      	adds	r7, #16
 8006aba:	46bd      	mov	sp, r7
 8006abc:	bd80      	pop	{r7, pc}

08006abe <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006abe:	b480      	push	{r7}
 8006ac0:	b083      	sub	sp, #12
 8006ac2:	af00      	add	r7, sp, #0
 8006ac4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006ac6:	bf00      	nop
 8006ac8:	370c      	adds	r7, #12
 8006aca:	46bd      	mov	sp, r7
 8006acc:	bc80      	pop	{r7}
 8006ace:	4770      	bx	lr

08006ad0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006ad0:	b480      	push	{r7}
 8006ad2:	b083      	sub	sp, #12
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006ad8:	bf00      	nop
 8006ada:	370c      	adds	r7, #12
 8006adc:	46bd      	mov	sp, r7
 8006ade:	bc80      	pop	{r7}
 8006ae0:	4770      	bx	lr

08006ae2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006ae2:	b480      	push	{r7}
 8006ae4:	b083      	sub	sp, #12
 8006ae6:	af00      	add	r7, sp, #0
 8006ae8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006aea:	bf00      	nop
 8006aec:	370c      	adds	r7, #12
 8006aee:	46bd      	mov	sp, r7
 8006af0:	bc80      	pop	{r7}
 8006af2:	4770      	bx	lr

08006af4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006af4:	b480      	push	{r7}
 8006af6:	b083      	sub	sp, #12
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006afc:	bf00      	nop
 8006afe:	370c      	adds	r7, #12
 8006b00:	46bd      	mov	sp, r7
 8006b02:	bc80      	pop	{r7}
 8006b04:	4770      	bx	lr
	...

08006b08 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006b08:	b480      	push	{r7}
 8006b0a:	b085      	sub	sp, #20
 8006b0c:	af00      	add	r7, sp, #0
 8006b0e:	6078      	str	r0, [r7, #4]
 8006b10:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	4a33      	ldr	r2, [pc, #204]	; (8006be8 <TIM_Base_SetConfig+0xe0>)
 8006b1c:	4293      	cmp	r3, r2
 8006b1e:	d013      	beq.n	8006b48 <TIM_Base_SetConfig+0x40>
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	4a32      	ldr	r2, [pc, #200]	; (8006bec <TIM_Base_SetConfig+0xe4>)
 8006b24:	4293      	cmp	r3, r2
 8006b26:	d00f      	beq.n	8006b48 <TIM_Base_SetConfig+0x40>
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b2e:	d00b      	beq.n	8006b48 <TIM_Base_SetConfig+0x40>
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	4a2f      	ldr	r2, [pc, #188]	; (8006bf0 <TIM_Base_SetConfig+0xe8>)
 8006b34:	4293      	cmp	r3, r2
 8006b36:	d007      	beq.n	8006b48 <TIM_Base_SetConfig+0x40>
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	4a2e      	ldr	r2, [pc, #184]	; (8006bf4 <TIM_Base_SetConfig+0xec>)
 8006b3c:	4293      	cmp	r3, r2
 8006b3e:	d003      	beq.n	8006b48 <TIM_Base_SetConfig+0x40>
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	4a2d      	ldr	r2, [pc, #180]	; (8006bf8 <TIM_Base_SetConfig+0xf0>)
 8006b44:	4293      	cmp	r3, r2
 8006b46:	d108      	bne.n	8006b5a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b4e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006b50:	683b      	ldr	r3, [r7, #0]
 8006b52:	685b      	ldr	r3, [r3, #4]
 8006b54:	68fa      	ldr	r2, [r7, #12]
 8006b56:	4313      	orrs	r3, r2
 8006b58:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	4a22      	ldr	r2, [pc, #136]	; (8006be8 <TIM_Base_SetConfig+0xe0>)
 8006b5e:	4293      	cmp	r3, r2
 8006b60:	d013      	beq.n	8006b8a <TIM_Base_SetConfig+0x82>
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	4a21      	ldr	r2, [pc, #132]	; (8006bec <TIM_Base_SetConfig+0xe4>)
 8006b66:	4293      	cmp	r3, r2
 8006b68:	d00f      	beq.n	8006b8a <TIM_Base_SetConfig+0x82>
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b70:	d00b      	beq.n	8006b8a <TIM_Base_SetConfig+0x82>
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	4a1e      	ldr	r2, [pc, #120]	; (8006bf0 <TIM_Base_SetConfig+0xe8>)
 8006b76:	4293      	cmp	r3, r2
 8006b78:	d007      	beq.n	8006b8a <TIM_Base_SetConfig+0x82>
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	4a1d      	ldr	r2, [pc, #116]	; (8006bf4 <TIM_Base_SetConfig+0xec>)
 8006b7e:	4293      	cmp	r3, r2
 8006b80:	d003      	beq.n	8006b8a <TIM_Base_SetConfig+0x82>
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	4a1c      	ldr	r2, [pc, #112]	; (8006bf8 <TIM_Base_SetConfig+0xf0>)
 8006b86:	4293      	cmp	r3, r2
 8006b88:	d108      	bne.n	8006b9c <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b90:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006b92:	683b      	ldr	r3, [r7, #0]
 8006b94:	68db      	ldr	r3, [r3, #12]
 8006b96:	68fa      	ldr	r2, [r7, #12]
 8006b98:	4313      	orrs	r3, r2
 8006b9a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006ba2:	683b      	ldr	r3, [r7, #0]
 8006ba4:	695b      	ldr	r3, [r3, #20]
 8006ba6:	4313      	orrs	r3, r2
 8006ba8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	68fa      	ldr	r2, [r7, #12]
 8006bae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006bb0:	683b      	ldr	r3, [r7, #0]
 8006bb2:	689a      	ldr	r2, [r3, #8]
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006bb8:	683b      	ldr	r3, [r7, #0]
 8006bba:	681a      	ldr	r2, [r3, #0]
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	4a09      	ldr	r2, [pc, #36]	; (8006be8 <TIM_Base_SetConfig+0xe0>)
 8006bc4:	4293      	cmp	r3, r2
 8006bc6:	d003      	beq.n	8006bd0 <TIM_Base_SetConfig+0xc8>
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	4a08      	ldr	r2, [pc, #32]	; (8006bec <TIM_Base_SetConfig+0xe4>)
 8006bcc:	4293      	cmp	r3, r2
 8006bce:	d103      	bne.n	8006bd8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006bd0:	683b      	ldr	r3, [r7, #0]
 8006bd2:	691a      	ldr	r2, [r3, #16]
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	2201      	movs	r2, #1
 8006bdc:	615a      	str	r2, [r3, #20]
}
 8006bde:	bf00      	nop
 8006be0:	3714      	adds	r7, #20
 8006be2:	46bd      	mov	sp, r7
 8006be4:	bc80      	pop	{r7}
 8006be6:	4770      	bx	lr
 8006be8:	40012c00 	.word	0x40012c00
 8006bec:	40013400 	.word	0x40013400
 8006bf0:	40000400 	.word	0x40000400
 8006bf4:	40000800 	.word	0x40000800
 8006bf8:	40000c00 	.word	0x40000c00

08006bfc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006bfc:	b480      	push	{r7}
 8006bfe:	b087      	sub	sp, #28
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	60f8      	str	r0, [r7, #12]
 8006c04:	60b9      	str	r1, [r7, #8]
 8006c06:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	6a1b      	ldr	r3, [r3, #32]
 8006c0c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	6a1b      	ldr	r3, [r3, #32]
 8006c12:	f023 0201 	bic.w	r2, r3, #1
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	699b      	ldr	r3, [r3, #24]
 8006c1e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006c20:	693b      	ldr	r3, [r7, #16]
 8006c22:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006c26:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	011b      	lsls	r3, r3, #4
 8006c2c:	693a      	ldr	r2, [r7, #16]
 8006c2e:	4313      	orrs	r3, r2
 8006c30:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006c32:	697b      	ldr	r3, [r7, #20]
 8006c34:	f023 030a 	bic.w	r3, r3, #10
 8006c38:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006c3a:	697a      	ldr	r2, [r7, #20]
 8006c3c:	68bb      	ldr	r3, [r7, #8]
 8006c3e:	4313      	orrs	r3, r2
 8006c40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	693a      	ldr	r2, [r7, #16]
 8006c46:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	697a      	ldr	r2, [r7, #20]
 8006c4c:	621a      	str	r2, [r3, #32]
}
 8006c4e:	bf00      	nop
 8006c50:	371c      	adds	r7, #28
 8006c52:	46bd      	mov	sp, r7
 8006c54:	bc80      	pop	{r7}
 8006c56:	4770      	bx	lr

08006c58 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c58:	b480      	push	{r7}
 8006c5a:	b087      	sub	sp, #28
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	60f8      	str	r0, [r7, #12]
 8006c60:	60b9      	str	r1, [r7, #8]
 8006c62:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	6a1b      	ldr	r3, [r3, #32]
 8006c68:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	6a1b      	ldr	r3, [r3, #32]
 8006c6e:	f023 0210 	bic.w	r2, r3, #16
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	699b      	ldr	r3, [r3, #24]
 8006c7a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006c7c:	693b      	ldr	r3, [r7, #16]
 8006c7e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006c82:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	031b      	lsls	r3, r3, #12
 8006c88:	693a      	ldr	r2, [r7, #16]
 8006c8a:	4313      	orrs	r3, r2
 8006c8c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006c8e:	697b      	ldr	r3, [r7, #20]
 8006c90:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006c94:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006c96:	68bb      	ldr	r3, [r7, #8]
 8006c98:	011b      	lsls	r3, r3, #4
 8006c9a:	697a      	ldr	r2, [r7, #20]
 8006c9c:	4313      	orrs	r3, r2
 8006c9e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	693a      	ldr	r2, [r7, #16]
 8006ca4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	697a      	ldr	r2, [r7, #20]
 8006caa:	621a      	str	r2, [r3, #32]
}
 8006cac:	bf00      	nop
 8006cae:	371c      	adds	r7, #28
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	bc80      	pop	{r7}
 8006cb4:	4770      	bx	lr

08006cb6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006cb6:	b480      	push	{r7}
 8006cb8:	b085      	sub	sp, #20
 8006cba:	af00      	add	r7, sp, #0
 8006cbc:	6078      	str	r0, [r7, #4]
 8006cbe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	689b      	ldr	r3, [r3, #8]
 8006cc4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ccc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006cce:	683a      	ldr	r2, [r7, #0]
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	4313      	orrs	r3, r2
 8006cd4:	f043 0307 	orr.w	r3, r3, #7
 8006cd8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	68fa      	ldr	r2, [r7, #12]
 8006cde:	609a      	str	r2, [r3, #8]
}
 8006ce0:	bf00      	nop
 8006ce2:	3714      	adds	r7, #20
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	bc80      	pop	{r7}
 8006ce8:	4770      	bx	lr

08006cea <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006cea:	b480      	push	{r7}
 8006cec:	b087      	sub	sp, #28
 8006cee:	af00      	add	r7, sp, #0
 8006cf0:	60f8      	str	r0, [r7, #12]
 8006cf2:	60b9      	str	r1, [r7, #8]
 8006cf4:	607a      	str	r2, [r7, #4]
 8006cf6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	689b      	ldr	r3, [r3, #8]
 8006cfc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006cfe:	697b      	ldr	r3, [r7, #20]
 8006d00:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006d04:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006d06:	683b      	ldr	r3, [r7, #0]
 8006d08:	021a      	lsls	r2, r3, #8
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	431a      	orrs	r2, r3
 8006d0e:	68bb      	ldr	r3, [r7, #8]
 8006d10:	4313      	orrs	r3, r2
 8006d12:	697a      	ldr	r2, [r7, #20]
 8006d14:	4313      	orrs	r3, r2
 8006d16:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	697a      	ldr	r2, [r7, #20]
 8006d1c:	609a      	str	r2, [r3, #8]
}
 8006d1e:	bf00      	nop
 8006d20:	371c      	adds	r7, #28
 8006d22:	46bd      	mov	sp, r7
 8006d24:	bc80      	pop	{r7}
 8006d26:	4770      	bx	lr

08006d28 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006d28:	b480      	push	{r7}
 8006d2a:	b085      	sub	sp, #20
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	6078      	str	r0, [r7, #4]
 8006d30:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d38:	2b01      	cmp	r3, #1
 8006d3a:	d101      	bne.n	8006d40 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006d3c:	2302      	movs	r3, #2
 8006d3e:	e050      	b.n	8006de2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	2201      	movs	r2, #1
 8006d44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	2202      	movs	r2, #2
 8006d4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	685b      	ldr	r3, [r3, #4]
 8006d56:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	689b      	ldr	r3, [r3, #8]
 8006d5e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d66:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006d68:	683b      	ldr	r3, [r7, #0]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	68fa      	ldr	r2, [r7, #12]
 8006d6e:	4313      	orrs	r3, r2
 8006d70:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	68fa      	ldr	r2, [r7, #12]
 8006d78:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	4a1b      	ldr	r2, [pc, #108]	; (8006dec <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006d80:	4293      	cmp	r3, r2
 8006d82:	d018      	beq.n	8006db6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	4a19      	ldr	r2, [pc, #100]	; (8006df0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006d8a:	4293      	cmp	r3, r2
 8006d8c:	d013      	beq.n	8006db6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d96:	d00e      	beq.n	8006db6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	4a15      	ldr	r2, [pc, #84]	; (8006df4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006d9e:	4293      	cmp	r3, r2
 8006da0:	d009      	beq.n	8006db6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	4a14      	ldr	r2, [pc, #80]	; (8006df8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006da8:	4293      	cmp	r3, r2
 8006daa:	d004      	beq.n	8006db6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	4a12      	ldr	r2, [pc, #72]	; (8006dfc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006db2:	4293      	cmp	r3, r2
 8006db4:	d10c      	bne.n	8006dd0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006db6:	68bb      	ldr	r3, [r7, #8]
 8006db8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006dbc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006dbe:	683b      	ldr	r3, [r7, #0]
 8006dc0:	685b      	ldr	r3, [r3, #4]
 8006dc2:	68ba      	ldr	r2, [r7, #8]
 8006dc4:	4313      	orrs	r3, r2
 8006dc6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	68ba      	ldr	r2, [r7, #8]
 8006dce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	2201      	movs	r2, #1
 8006dd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2200      	movs	r2, #0
 8006ddc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006de0:	2300      	movs	r3, #0
}
 8006de2:	4618      	mov	r0, r3
 8006de4:	3714      	adds	r7, #20
 8006de6:	46bd      	mov	sp, r7
 8006de8:	bc80      	pop	{r7}
 8006dea:	4770      	bx	lr
 8006dec:	40012c00 	.word	0x40012c00
 8006df0:	40013400 	.word	0x40013400
 8006df4:	40000400 	.word	0x40000400
 8006df8:	40000800 	.word	0x40000800
 8006dfc:	40000c00 	.word	0x40000c00

08006e00 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006e00:	b480      	push	{r7}
 8006e02:	b083      	sub	sp, #12
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006e08:	bf00      	nop
 8006e0a:	370c      	adds	r7, #12
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	bc80      	pop	{r7}
 8006e10:	4770      	bx	lr

08006e12 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006e12:	b480      	push	{r7}
 8006e14:	b083      	sub	sp, #12
 8006e16:	af00      	add	r7, sp, #0
 8006e18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006e1a:	bf00      	nop
 8006e1c:	370c      	adds	r7, #12
 8006e1e:	46bd      	mov	sp, r7
 8006e20:	bc80      	pop	{r7}
 8006e22:	4770      	bx	lr

08006e24 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006e24:	b580      	push	{r7, lr}
 8006e26:	b082      	sub	sp, #8
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d101      	bne.n	8006e36 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006e32:	2301      	movs	r3, #1
 8006e34:	e042      	b.n	8006ebc <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006e3c:	b2db      	uxtb	r3, r3
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d106      	bne.n	8006e50 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	2200      	movs	r2, #0
 8006e46:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006e4a:	6878      	ldr	r0, [r7, #4]
 8006e4c:	f7fb fb22 	bl	8002494 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2224      	movs	r2, #36	; 0x24
 8006e54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	68da      	ldr	r2, [r3, #12]
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006e66:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006e68:	6878      	ldr	r0, [r7, #4]
 8006e6a:	f000 f991 	bl	8007190 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	691a      	ldr	r2, [r3, #16]
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006e7c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	695a      	ldr	r2, [r3, #20]
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006e8c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	68da      	ldr	r2, [r3, #12]
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006e9c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	2200      	movs	r2, #0
 8006ea2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2220      	movs	r2, #32
 8006ea8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	2220      	movs	r2, #32
 8006eb0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8006eba:	2300      	movs	r3, #0
}
 8006ebc:	4618      	mov	r0, r3
 8006ebe:	3708      	adds	r7, #8
 8006ec0:	46bd      	mov	sp, r7
 8006ec2:	bd80      	pop	{r7, pc}

08006ec4 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006ec4:	b480      	push	{r7}
 8006ec6:	b085      	sub	sp, #20
 8006ec8:	af00      	add	r7, sp, #0
 8006eca:	60f8      	str	r0, [r7, #12]
 8006ecc:	60b9      	str	r1, [r7, #8]
 8006ece:	4613      	mov	r3, r2
 8006ed0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006ed8:	b2db      	uxtb	r3, r3
 8006eda:	2b20      	cmp	r3, #32
 8006edc:	d121      	bne.n	8006f22 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006ede:	68bb      	ldr	r3, [r7, #8]
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d002      	beq.n	8006eea <HAL_UART_Transmit_IT+0x26>
 8006ee4:	88fb      	ldrh	r3, [r7, #6]
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d101      	bne.n	8006eee <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8006eea:	2301      	movs	r3, #1
 8006eec:	e01a      	b.n	8006f24 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	68ba      	ldr	r2, [r7, #8]
 8006ef2:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	88fa      	ldrh	r2, [r7, #6]
 8006ef8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	88fa      	ldrh	r2, [r7, #6]
 8006efe:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	2200      	movs	r2, #0
 8006f04:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	2221      	movs	r2, #33	; 0x21
 8006f0a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	68da      	ldr	r2, [r3, #12]
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006f1c:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8006f1e:	2300      	movs	r3, #0
 8006f20:	e000      	b.n	8006f24 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8006f22:	2302      	movs	r3, #2
  }
}
 8006f24:	4618      	mov	r0, r3
 8006f26:	3714      	adds	r7, #20
 8006f28:	46bd      	mov	sp, r7
 8006f2a:	bc80      	pop	{r7}
 8006f2c:	4770      	bx	lr

08006f2e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006f2e:	b580      	push	{r7, lr}
 8006f30:	b084      	sub	sp, #16
 8006f32:	af00      	add	r7, sp, #0
 8006f34:	60f8      	str	r0, [r7, #12]
 8006f36:	60b9      	str	r1, [r7, #8]
 8006f38:	4613      	mov	r3, r2
 8006f3a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006f42:	b2db      	uxtb	r3, r3
 8006f44:	2b20      	cmp	r3, #32
 8006f46:	d112      	bne.n	8006f6e <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8006f48:	68bb      	ldr	r3, [r7, #8]
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d002      	beq.n	8006f54 <HAL_UART_Receive_IT+0x26>
 8006f4e:	88fb      	ldrh	r3, [r7, #6]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d101      	bne.n	8006f58 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006f54:	2301      	movs	r3, #1
 8006f56:	e00b      	b.n	8006f70 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	2200      	movs	r2, #0
 8006f5c:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006f5e:	88fb      	ldrh	r3, [r7, #6]
 8006f60:	461a      	mov	r2, r3
 8006f62:	68b9      	ldr	r1, [r7, #8]
 8006f64:	68f8      	ldr	r0, [r7, #12]
 8006f66:	f000 f8c2 	bl	80070ee <UART_Start_Receive_IT>
 8006f6a:	4603      	mov	r3, r0
 8006f6c:	e000      	b.n	8006f70 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8006f6e:	2302      	movs	r3, #2
  }
}
 8006f70:	4618      	mov	r0, r3
 8006f72:	3710      	adds	r7, #16
 8006f74:	46bd      	mov	sp, r7
 8006f76:	bd80      	pop	{r7, pc}

08006f78 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 8006f78:	b580      	push	{r7, lr}
 8006f7a:	b09a      	sub	sp, #104	; 0x68
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	330c      	adds	r3, #12
 8006f86:	64bb      	str	r3, [r7, #72]	; 0x48
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f88:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006f8a:	e853 3f00 	ldrex	r3, [r3]
 8006f8e:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8006f90:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006f92:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006f96:	667b      	str	r3, [r7, #100]	; 0x64
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	330c      	adds	r3, #12
 8006f9e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8006fa0:	657a      	str	r2, [r7, #84]	; 0x54
 8006fa2:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fa4:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8006fa6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006fa8:	e841 2300 	strex	r3, r2, [r1]
 8006fac:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8006fae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d1e5      	bne.n	8006f80 <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	3314      	adds	r3, #20
 8006fba:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006fbe:	e853 3f00 	ldrex	r3, [r3]
 8006fc2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006fc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fc6:	f023 0301 	bic.w	r3, r3, #1
 8006fca:	663b      	str	r3, [r7, #96]	; 0x60
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	3314      	adds	r3, #20
 8006fd2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006fd4:	643a      	str	r2, [r7, #64]	; 0x40
 8006fd6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fd8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006fda:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006fdc:	e841 2300 	strex	r3, r2, [r1]
 8006fe0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006fe2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d1e5      	bne.n	8006fb4 <HAL_UART_AbortReceive_IT+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fec:	2b01      	cmp	r3, #1
 8006fee:	d119      	bne.n	8007024 <HAL_UART_AbortReceive_IT+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	330c      	adds	r3, #12
 8006ff6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ff8:	6a3b      	ldr	r3, [r7, #32]
 8006ffa:	e853 3f00 	ldrex	r3, [r3]
 8006ffe:	61fb      	str	r3, [r7, #28]
   return(result);
 8007000:	69fb      	ldr	r3, [r7, #28]
 8007002:	f023 0310 	bic.w	r3, r3, #16
 8007006:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	330c      	adds	r3, #12
 800700e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007010:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007012:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007014:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007016:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007018:	e841 2300 	strex	r3, r2, [r1]
 800701c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800701e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007020:	2b00      	cmp	r3, #0
 8007022:	d1e5      	bne.n	8006ff0 <HAL_UART_AbortReceive_IT+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	695b      	ldr	r3, [r3, #20]
 800702a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800702e:	2b00      	cmp	r3, #0
 8007030:	d03f      	beq.n	80070b2 <HAL_UART_AbortReceive_IT+0x13a>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	3314      	adds	r3, #20
 8007038:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	e853 3f00 	ldrex	r3, [r3]
 8007040:	60bb      	str	r3, [r7, #8]
   return(result);
 8007042:	68bb      	ldr	r3, [r7, #8]
 8007044:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007048:	65bb      	str	r3, [r7, #88]	; 0x58
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	3314      	adds	r3, #20
 8007050:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007052:	61ba      	str	r2, [r7, #24]
 8007054:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007056:	6979      	ldr	r1, [r7, #20]
 8007058:	69ba      	ldr	r2, [r7, #24]
 800705a:	e841 2300 	strex	r3, r2, [r1]
 800705e:	613b      	str	r3, [r7, #16]
   return(result);
 8007060:	693b      	ldr	r3, [r7, #16]
 8007062:	2b00      	cmp	r3, #0
 8007064:	d1e5      	bne.n	8007032 <HAL_UART_AbortReceive_IT+0xba>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800706a:	2b00      	cmp	r3, #0
 800706c:	d013      	beq.n	8007096 <HAL_UART_AbortReceive_IT+0x11e>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007072:	4a19      	ldr	r2, [pc, #100]	; (80070d8 <HAL_UART_AbortReceive_IT+0x160>)
 8007074:	635a      	str	r2, [r3, #52]	; 0x34

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800707a:	4618      	mov	r0, r3
 800707c:	f7fb ff2c 	bl	8002ed8 <HAL_DMA_Abort_IT>
 8007080:	4603      	mov	r3, r0
 8007082:	2b00      	cmp	r3, #0
 8007084:	d022      	beq.n	80070cc <HAL_UART_AbortReceive_IT+0x154>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800708a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800708c:	687a      	ldr	r2, [r7, #4]
 800708e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8007090:	4610      	mov	r0, r2
 8007092:	4798      	blx	r3
 8007094:	e01a      	b.n	80070cc <HAL_UART_AbortReceive_IT+0x154>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0x00U;
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	2200      	movs	r2, #0
 800709a:	85da      	strh	r2, [r3, #46]	; 0x2e

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	2220      	movs	r2, #32
 80070a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	2200      	movs	r2, #0
 80070a8:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 80070aa:	6878      	ldr	r0, [r7, #4]
 80070ac:	f000 f816 	bl	80070dc <HAL_UART_AbortReceiveCpltCallback>
 80070b0:	e00c      	b.n	80070cc <HAL_UART_AbortReceive_IT+0x154>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0x00U;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	2200      	movs	r2, #0
 80070b6:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	2220      	movs	r2, #32
 80070bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2200      	movs	r2, #0
 80070c4:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 80070c6:	6878      	ldr	r0, [r7, #4]
 80070c8:	f000 f808 	bl	80070dc <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 80070cc:	2300      	movs	r3, #0
}
 80070ce:	4618      	mov	r0, r3
 80070d0:	3768      	adds	r7, #104	; 0x68
 80070d2:	46bd      	mov	sp, r7
 80070d4:	bd80      	pop	{r7, pc}
 80070d6:	bf00      	nop
 80070d8:	08007161 	.word	0x08007161

080070dc <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 80070dc:	b480      	push	{r7}
 80070de:	b083      	sub	sp, #12
 80070e0:	af00      	add	r7, sp, #0
 80070e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 80070e4:	bf00      	nop
 80070e6:	370c      	adds	r7, #12
 80070e8:	46bd      	mov	sp, r7
 80070ea:	bc80      	pop	{r7}
 80070ec:	4770      	bx	lr

080070ee <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80070ee:	b480      	push	{r7}
 80070f0:	b085      	sub	sp, #20
 80070f2:	af00      	add	r7, sp, #0
 80070f4:	60f8      	str	r0, [r7, #12]
 80070f6:	60b9      	str	r1, [r7, #8]
 80070f8:	4613      	mov	r3, r2
 80070fa:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	68ba      	ldr	r2, [r7, #8]
 8007100:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	88fa      	ldrh	r2, [r7, #6]
 8007106:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	88fa      	ldrh	r2, [r7, #6]
 800710c:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	2200      	movs	r2, #0
 8007112:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	2222      	movs	r2, #34	; 0x22
 8007118:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	691b      	ldr	r3, [r3, #16]
 8007120:	2b00      	cmp	r3, #0
 8007122:	d007      	beq.n	8007134 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	68da      	ldr	r2, [r3, #12]
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007132:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	695a      	ldr	r2, [r3, #20]
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	f042 0201 	orr.w	r2, r2, #1
 8007142:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	68da      	ldr	r2, [r3, #12]
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	f042 0220 	orr.w	r2, r2, #32
 8007152:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007154:	2300      	movs	r3, #0
}
 8007156:	4618      	mov	r0, r3
 8007158:	3714      	adds	r7, #20
 800715a:	46bd      	mov	sp, r7
 800715c:	bc80      	pop	{r7}
 800715e:	4770      	bx	lr

08007160 <UART_DMARxOnlyAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 8007160:	b580      	push	{r7, lr}
 8007162:	b084      	sub	sp, #16
 8007164:	af00      	add	r7, sp, #0
 8007166:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800716c:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0x00U;
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	2200      	movs	r2, #0
 8007172:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	2220      	movs	r2, #32
 8007178:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	2200      	movs	r2, #0
 8007180:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 8007182:	68f8      	ldr	r0, [r7, #12]
 8007184:	f7ff ffaa 	bl	80070dc <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007188:	bf00      	nop
 800718a:	3710      	adds	r7, #16
 800718c:	46bd      	mov	sp, r7
 800718e:	bd80      	pop	{r7, pc}

08007190 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007190:	b580      	push	{r7, lr}
 8007192:	b084      	sub	sp, #16
 8007194:	af00      	add	r7, sp, #0
 8007196:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	691b      	ldr	r3, [r3, #16]
 800719e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	68da      	ldr	r2, [r3, #12]
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	430a      	orrs	r2, r1
 80071ac:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	689a      	ldr	r2, [r3, #8]
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	691b      	ldr	r3, [r3, #16]
 80071b6:	431a      	orrs	r2, r3
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	695b      	ldr	r3, [r3, #20]
 80071bc:	4313      	orrs	r3, r2
 80071be:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	68db      	ldr	r3, [r3, #12]
 80071c6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80071ca:	f023 030c 	bic.w	r3, r3, #12
 80071ce:	687a      	ldr	r2, [r7, #4]
 80071d0:	6812      	ldr	r2, [r2, #0]
 80071d2:	68b9      	ldr	r1, [r7, #8]
 80071d4:	430b      	orrs	r3, r1
 80071d6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	695b      	ldr	r3, [r3, #20]
 80071de:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	699a      	ldr	r2, [r3, #24]
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	430a      	orrs	r2, r1
 80071ec:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	4a2c      	ldr	r2, [pc, #176]	; (80072a4 <UART_SetConfig+0x114>)
 80071f4:	4293      	cmp	r3, r2
 80071f6:	d103      	bne.n	8007200 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80071f8:	f7fd ffc2 	bl	8005180 <HAL_RCC_GetPCLK2Freq>
 80071fc:	60f8      	str	r0, [r7, #12]
 80071fe:	e002      	b.n	8007206 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8007200:	f7fd ffaa 	bl	8005158 <HAL_RCC_GetPCLK1Freq>
 8007204:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007206:	68fa      	ldr	r2, [r7, #12]
 8007208:	4613      	mov	r3, r2
 800720a:	009b      	lsls	r3, r3, #2
 800720c:	4413      	add	r3, r2
 800720e:	009a      	lsls	r2, r3, #2
 8007210:	441a      	add	r2, r3
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	685b      	ldr	r3, [r3, #4]
 8007216:	009b      	lsls	r3, r3, #2
 8007218:	fbb2 f3f3 	udiv	r3, r2, r3
 800721c:	4a22      	ldr	r2, [pc, #136]	; (80072a8 <UART_SetConfig+0x118>)
 800721e:	fba2 2303 	umull	r2, r3, r2, r3
 8007222:	095b      	lsrs	r3, r3, #5
 8007224:	0119      	lsls	r1, r3, #4
 8007226:	68fa      	ldr	r2, [r7, #12]
 8007228:	4613      	mov	r3, r2
 800722a:	009b      	lsls	r3, r3, #2
 800722c:	4413      	add	r3, r2
 800722e:	009a      	lsls	r2, r3, #2
 8007230:	441a      	add	r2, r3
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	685b      	ldr	r3, [r3, #4]
 8007236:	009b      	lsls	r3, r3, #2
 8007238:	fbb2 f2f3 	udiv	r2, r2, r3
 800723c:	4b1a      	ldr	r3, [pc, #104]	; (80072a8 <UART_SetConfig+0x118>)
 800723e:	fba3 0302 	umull	r0, r3, r3, r2
 8007242:	095b      	lsrs	r3, r3, #5
 8007244:	2064      	movs	r0, #100	; 0x64
 8007246:	fb00 f303 	mul.w	r3, r0, r3
 800724a:	1ad3      	subs	r3, r2, r3
 800724c:	011b      	lsls	r3, r3, #4
 800724e:	3332      	adds	r3, #50	; 0x32
 8007250:	4a15      	ldr	r2, [pc, #84]	; (80072a8 <UART_SetConfig+0x118>)
 8007252:	fba2 2303 	umull	r2, r3, r2, r3
 8007256:	095b      	lsrs	r3, r3, #5
 8007258:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800725c:	4419      	add	r1, r3
 800725e:	68fa      	ldr	r2, [r7, #12]
 8007260:	4613      	mov	r3, r2
 8007262:	009b      	lsls	r3, r3, #2
 8007264:	4413      	add	r3, r2
 8007266:	009a      	lsls	r2, r3, #2
 8007268:	441a      	add	r2, r3
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	685b      	ldr	r3, [r3, #4]
 800726e:	009b      	lsls	r3, r3, #2
 8007270:	fbb2 f2f3 	udiv	r2, r2, r3
 8007274:	4b0c      	ldr	r3, [pc, #48]	; (80072a8 <UART_SetConfig+0x118>)
 8007276:	fba3 0302 	umull	r0, r3, r3, r2
 800727a:	095b      	lsrs	r3, r3, #5
 800727c:	2064      	movs	r0, #100	; 0x64
 800727e:	fb00 f303 	mul.w	r3, r0, r3
 8007282:	1ad3      	subs	r3, r2, r3
 8007284:	011b      	lsls	r3, r3, #4
 8007286:	3332      	adds	r3, #50	; 0x32
 8007288:	4a07      	ldr	r2, [pc, #28]	; (80072a8 <UART_SetConfig+0x118>)
 800728a:	fba2 2303 	umull	r2, r3, r2, r3
 800728e:	095b      	lsrs	r3, r3, #5
 8007290:	f003 020f 	and.w	r2, r3, #15
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	440a      	add	r2, r1
 800729a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800729c:	bf00      	nop
 800729e:	3710      	adds	r7, #16
 80072a0:	46bd      	mov	sp, r7
 80072a2:	bd80      	pop	{r7, pc}
 80072a4:	40013800 	.word	0x40013800
 80072a8:	51eb851f 	.word	0x51eb851f

080072ac <eMBInit>:
};

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBInit( eMBMode eMode, UCHAR ucSlaveAddress, UCHAR ucPort, ULONG ulBaudRate, eMBParity eParity )
{
 80072ac:	b580      	push	{r7, lr}
 80072ae:	b084      	sub	sp, #16
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	603b      	str	r3, [r7, #0]
 80072b4:	4603      	mov	r3, r0
 80072b6:	71fb      	strb	r3, [r7, #7]
 80072b8:	460b      	mov	r3, r1
 80072ba:	71bb      	strb	r3, [r7, #6]
 80072bc:	4613      	mov	r3, r2
 80072be:	717b      	strb	r3, [r7, #5]
    eMBErrorCode    eStatus = MB_ENOERR;
 80072c0:	2300      	movs	r3, #0
 80072c2:	73fb      	strb	r3, [r7, #15]

    /* check preconditions */
    if( ( ucSlaveAddress == MB_ADDRESS_BROADCAST ) ||
 80072c4:	79bb      	ldrb	r3, [r7, #6]
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d005      	beq.n	80072d6 <eMBInit+0x2a>
 80072ca:	79bb      	ldrb	r3, [r7, #6]
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d002      	beq.n	80072d6 <eMBInit+0x2a>
        ( ucSlaveAddress < MB_ADDRESS_MIN ) || ( ucSlaveAddress > MB_ADDRESS_MAX ) )
 80072d0:	79bb      	ldrb	r3, [r7, #6]
 80072d2:	2bf7      	cmp	r3, #247	; 0xf7
 80072d4:	d902      	bls.n	80072dc <eMBInit+0x30>
    {
        eStatus = MB_EINVAL;
 80072d6:	2302      	movs	r3, #2
 80072d8:	73fb      	strb	r3, [r7, #15]
 80072da:	e03b      	b.n	8007354 <eMBInit+0xa8>
    }
    else
    {
        ucMBAddress = ucSlaveAddress;
 80072dc:	4a20      	ldr	r2, [pc, #128]	; (8007360 <eMBInit+0xb4>)
 80072de:	79bb      	ldrb	r3, [r7, #6]
 80072e0:	7013      	strb	r3, [r2, #0]

        switch ( eMode )
 80072e2:	79fb      	ldrb	r3, [r7, #7]
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d121      	bne.n	800732c <eMBInit+0x80>
        {
#if MB_SLAVE_RTU_ENABLED > 0
        case MB_RTU:
            pvMBFrameStartCur = eMBRTUStart;
 80072e8:	4b1e      	ldr	r3, [pc, #120]	; (8007364 <eMBInit+0xb8>)
 80072ea:	4a1f      	ldr	r2, [pc, #124]	; (8007368 <eMBInit+0xbc>)
 80072ec:	601a      	str	r2, [r3, #0]
            pvMBFrameStopCur = eMBRTUStop;
 80072ee:	4b1f      	ldr	r3, [pc, #124]	; (800736c <eMBInit+0xc0>)
 80072f0:	4a1f      	ldr	r2, [pc, #124]	; (8007370 <eMBInit+0xc4>)
 80072f2:	601a      	str	r2, [r3, #0]
            peMBFrameSendCur = eMBRTUSend;
 80072f4:	4b1f      	ldr	r3, [pc, #124]	; (8007374 <eMBInit+0xc8>)
 80072f6:	4a20      	ldr	r2, [pc, #128]	; (8007378 <eMBInit+0xcc>)
 80072f8:	601a      	str	r2, [r3, #0]
            peMBFrameReceiveCur = eMBRTUReceive;
 80072fa:	4b20      	ldr	r3, [pc, #128]	; (800737c <eMBInit+0xd0>)
 80072fc:	4a20      	ldr	r2, [pc, #128]	; (8007380 <eMBInit+0xd4>)
 80072fe:	601a      	str	r2, [r3, #0]
            pvMBFrameCloseCur = MB_PORT_HAS_CLOSE ? vMBPortClose : NULL;
 8007300:	4b20      	ldr	r3, [pc, #128]	; (8007384 <eMBInit+0xd8>)
 8007302:	2200      	movs	r2, #0
 8007304:	601a      	str	r2, [r3, #0]
            pxMBFrameCBByteReceived = xMBRTUReceiveFSM;
 8007306:	4b20      	ldr	r3, [pc, #128]	; (8007388 <eMBInit+0xdc>)
 8007308:	4a20      	ldr	r2, [pc, #128]	; (800738c <eMBInit+0xe0>)
 800730a:	601a      	str	r2, [r3, #0]
            pxMBFrameCBTransmitterEmpty = xMBRTUTransmitFSM;
 800730c:	4b20      	ldr	r3, [pc, #128]	; (8007390 <eMBInit+0xe4>)
 800730e:	4a21      	ldr	r2, [pc, #132]	; (8007394 <eMBInit+0xe8>)
 8007310:	601a      	str	r2, [r3, #0]
            pxMBPortCBTimerExpired = xMBRTUTimerT35Expired;
 8007312:	4b21      	ldr	r3, [pc, #132]	; (8007398 <eMBInit+0xec>)
 8007314:	4a21      	ldr	r2, [pc, #132]	; (800739c <eMBInit+0xf0>)
 8007316:	601a      	str	r2, [r3, #0]

            eStatus = eMBRTUInit( ucMBAddress, ucPort, ulBaudRate, eParity );
 8007318:	4b11      	ldr	r3, [pc, #68]	; (8007360 <eMBInit+0xb4>)
 800731a:	7818      	ldrb	r0, [r3, #0]
 800731c:	7e3b      	ldrb	r3, [r7, #24]
 800731e:	7979      	ldrb	r1, [r7, #5]
 8007320:	683a      	ldr	r2, [r7, #0]
 8007322:	f000 fd47 	bl	8007db4 <eMBRTUInit>
 8007326:	4603      	mov	r3, r0
 8007328:	73fb      	strb	r3, [r7, #15]
            break;
 800732a:	e002      	b.n	8007332 <eMBInit+0x86>

            eStatus = eMBASCIIInit( ucMBAddress, ucPort, ulBaudRate, eParity );
            break;
#endif
        default:
            eStatus = MB_EINVAL;
 800732c:	2302      	movs	r3, #2
 800732e:	73fb      	strb	r3, [r7, #15]
            break;
 8007330:	bf00      	nop
        }

        if( eStatus == MB_ENOERR )
 8007332:	7bfb      	ldrb	r3, [r7, #15]
 8007334:	2b00      	cmp	r3, #0
 8007336:	d10d      	bne.n	8007354 <eMBInit+0xa8>
        {
            if( !xMBPortEventInit(  ) )
 8007338:	f000 ffb2 	bl	80082a0 <xMBPortEventInit>
 800733c:	4603      	mov	r3, r0
 800733e:	2b00      	cmp	r3, #0
 8007340:	d102      	bne.n	8007348 <eMBInit+0x9c>
            {
                /* port dependent event module initalization failed. */
                eStatus = MB_EPORTERR;
 8007342:	2303      	movs	r3, #3
 8007344:	73fb      	strb	r3, [r7, #15]
 8007346:	e005      	b.n	8007354 <eMBInit+0xa8>
            }
            else
            {
                eMBCurrentMode = eMode;
 8007348:	4a15      	ldr	r2, [pc, #84]	; (80073a0 <eMBInit+0xf4>)
 800734a:	79fb      	ldrb	r3, [r7, #7]
 800734c:	7013      	strb	r3, [r2, #0]
                eMBState = STATE_DISABLED;
 800734e:	4b15      	ldr	r3, [pc, #84]	; (80073a4 <eMBInit+0xf8>)
 8007350:	2201      	movs	r2, #1
 8007352:	701a      	strb	r2, [r3, #0]
            }
        }
    }
    return eStatus;
 8007354:	7bfb      	ldrb	r3, [r7, #15]
}
 8007356:	4618      	mov	r0, r3
 8007358:	3710      	adds	r7, #16
 800735a:	46bd      	mov	sp, r7
 800735c:	bd80      	pop	{r7, pc}
 800735e:	bf00      	nop
 8007360:	200016a8 	.word	0x200016a8
 8007364:	200016b0 	.word	0x200016b0
 8007368:	08007e11 	.word	0x08007e11
 800736c:	200016b4 	.word	0x200016b4
 8007370:	08007e39 	.word	0x08007e39
 8007374:	200016ac 	.word	0x200016ac
 8007378:	08007ec5 	.word	0x08007ec5
 800737c:	200016b8 	.word	0x200016b8
 8007380:	08007e55 	.word	0x08007e55
 8007384:	200016bc 	.word	0x200016bc
 8007388:	200016c0 	.word	0x200016c0
 800738c:	08007f8d 	.word	0x08007f8d
 8007390:	200016c4 	.word	0x200016c4
 8007394:	08008039 	.word	0x08008039
 8007398:	200016c8 	.word	0x200016c8
 800739c:	080080c1 	.word	0x080080c1
 80073a0:	200016a9 	.word	0x200016a9
 80073a4:	2000000c 	.word	0x2000000c

080073a8 <eMBEnable>:
}


eMBErrorCode
eMBEnable( void )
{
 80073a8:	b580      	push	{r7, lr}
 80073aa:	b082      	sub	sp, #8
 80073ac:	af00      	add	r7, sp, #0
    eMBErrorCode    eStatus = MB_ENOERR;
 80073ae:	2300      	movs	r3, #0
 80073b0:	71fb      	strb	r3, [r7, #7]

    if( eMBState == STATE_DISABLED )
 80073b2:	4b09      	ldr	r3, [pc, #36]	; (80073d8 <eMBEnable+0x30>)
 80073b4:	781b      	ldrb	r3, [r3, #0]
 80073b6:	2b01      	cmp	r3, #1
 80073b8:	d106      	bne.n	80073c8 <eMBEnable+0x20>
    {
        /* Activate the protocol stack. */
        pvMBFrameStartCur(  );
 80073ba:	4b08      	ldr	r3, [pc, #32]	; (80073dc <eMBEnable+0x34>)
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	4798      	blx	r3
        eMBState = STATE_ENABLED;
 80073c0:	4b05      	ldr	r3, [pc, #20]	; (80073d8 <eMBEnable+0x30>)
 80073c2:	2200      	movs	r2, #0
 80073c4:	701a      	strb	r2, [r3, #0]
 80073c6:	e001      	b.n	80073cc <eMBEnable+0x24>
    }
    else
    {
        eStatus = MB_EILLSTATE;
 80073c8:	2306      	movs	r3, #6
 80073ca:	71fb      	strb	r3, [r7, #7]
    }
    return eStatus;
 80073cc:	79fb      	ldrb	r3, [r7, #7]
}
 80073ce:	4618      	mov	r0, r3
 80073d0:	3708      	adds	r7, #8
 80073d2:	46bd      	mov	sp, r7
 80073d4:	bd80      	pop	{r7, pc}
 80073d6:	bf00      	nop
 80073d8:	2000000c 	.word	0x2000000c
 80073dc:	200016b0 	.word	0x200016b0

080073e0 <eMBPoll>:
    }
    return eStatus;
}

eMBErrorCode eMBPoll( void )
{
 80073e0:	b590      	push	{r4, r7, lr}
 80073e2:	b083      	sub	sp, #12
 80073e4:	af00      	add	r7, sp, #0
    static UCHAR    ucFunctionCode;
    static USHORT   usLength;
    static eMBException eException;

    int             i;
    eMBErrorCode    eStatus = MB_ENOERR;
 80073e6:	2300      	movs	r3, #0
 80073e8:	70fb      	strb	r3, [r7, #3]
    eMBEventType    eEvent;

    /* Check if the protocol stack is ready. */
    if( eMBState != STATE_ENABLED )
 80073ea:	4b55      	ldr	r3, [pc, #340]	; (8007540 <eMBPoll+0x160>)
 80073ec:	781b      	ldrb	r3, [r3, #0]
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d001      	beq.n	80073f6 <eMBPoll+0x16>
    {
        return MB_EILLSTATE;
 80073f2:	2306      	movs	r3, #6
 80073f4:	e09f      	b.n	8007536 <eMBPoll+0x156>
    }

    /* Check if there is a event available. If not return control to caller.
     * Otherwise we will handle the event. */
    if( xMBPortEventGet( &eEvent ) == TRUE )
 80073f6:	1cbb      	adds	r3, r7, #2
 80073f8:	4618      	mov	r0, r3
 80073fa:	f000 ffb1 	bl	8008360 <xMBPortEventGet>
 80073fe:	4603      	mov	r3, r0
 8007400:	2b01      	cmp	r3, #1
 8007402:	f040 8097 	bne.w	8007534 <eMBPoll+0x154>
    {
        switch ( eEvent )
 8007406:	78bb      	ldrb	r3, [r7, #2]
 8007408:	3b01      	subs	r3, #1
 800740a:	2b07      	cmp	r3, #7
 800740c:	f200 8092 	bhi.w	8007534 <eMBPoll+0x154>
 8007410:	a201      	add	r2, pc, #4	; (adr r2, 8007418 <eMBPoll+0x38>)
 8007412:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007416:	bf00      	nop
 8007418:	08007535 	.word	0x08007535
 800741c:	08007439 	.word	0x08007439
 8007420:	08007535 	.word	0x08007535
 8007424:	0800746b 	.word	0x0800746b
 8007428:	08007535 	.word	0x08007535
 800742c:	08007535 	.word	0x08007535
 8007430:	08007535 	.word	0x08007535
 8007434:	08007535 	.word	0x08007535
        {
        case EV_READY:
            break;

        case EV_FRAME_RECEIVED:
            eStatus = peMBFrameReceiveCur( &ucRcvAddress, &ucMBFrame, &usLength );
 8007438:	4b42      	ldr	r3, [pc, #264]	; (8007544 <eMBPoll+0x164>)
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	4a42      	ldr	r2, [pc, #264]	; (8007548 <eMBPoll+0x168>)
 800743e:	4943      	ldr	r1, [pc, #268]	; (800754c <eMBPoll+0x16c>)
 8007440:	4843      	ldr	r0, [pc, #268]	; (8007550 <eMBPoll+0x170>)
 8007442:	4798      	blx	r3
 8007444:	4603      	mov	r3, r0
 8007446:	70fb      	strb	r3, [r7, #3]
            if( eStatus == MB_ENOERR )
 8007448:	78fb      	ldrb	r3, [r7, #3]
 800744a:	2b00      	cmp	r3, #0
 800744c:	d16f      	bne.n	800752e <eMBPoll+0x14e>
            {
                /* Check if the frame is for us. If not ignore the frame. */
                if( ( ucRcvAddress == ucMBAddress ) || ( ucRcvAddress == MB_ADDRESS_BROADCAST ) )
 800744e:	4b40      	ldr	r3, [pc, #256]	; (8007550 <eMBPoll+0x170>)
 8007450:	781a      	ldrb	r2, [r3, #0]
 8007452:	4b40      	ldr	r3, [pc, #256]	; (8007554 <eMBPoll+0x174>)
 8007454:	781b      	ldrb	r3, [r3, #0]
 8007456:	429a      	cmp	r2, r3
 8007458:	d003      	beq.n	8007462 <eMBPoll+0x82>
 800745a:	4b3d      	ldr	r3, [pc, #244]	; (8007550 <eMBPoll+0x170>)
 800745c:	781b      	ldrb	r3, [r3, #0]
 800745e:	2b00      	cmp	r3, #0
 8007460:	d165      	bne.n	800752e <eMBPoll+0x14e>
                {
                    ( void )xMBPortEventPost( EV_EXECUTE );
 8007462:	2004      	movs	r0, #4
 8007464:	f000 ff2a 	bl	80082bc <xMBPortEventPost>
                }
            }
            break;
 8007468:	e061      	b.n	800752e <eMBPoll+0x14e>

        case EV_EXECUTE:
            ucFunctionCode = ucMBFrame[MB_PDU_FUNC_OFF];
 800746a:	4b38      	ldr	r3, [pc, #224]	; (800754c <eMBPoll+0x16c>)
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	781a      	ldrb	r2, [r3, #0]
 8007470:	4b39      	ldr	r3, [pc, #228]	; (8007558 <eMBPoll+0x178>)
 8007472:	701a      	strb	r2, [r3, #0]
            eException = MB_EX_ILLEGAL_FUNCTION;
 8007474:	4b39      	ldr	r3, [pc, #228]	; (800755c <eMBPoll+0x17c>)
 8007476:	2201      	movs	r2, #1
 8007478:	701a      	strb	r2, [r3, #0]
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
 800747a:	2300      	movs	r3, #0
 800747c:	607b      	str	r3, [r7, #4]
 800747e:	e01f      	b.n	80074c0 <eMBPoll+0xe0>
            {
                /* No more function handlers registered. Abort. */
                if( xFuncHandlers[i].ucFunctionCode == 0 )
 8007480:	4a37      	ldr	r2, [pc, #220]	; (8007560 <eMBPoll+0x180>)
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8007488:	2b00      	cmp	r3, #0
 800748a:	d01d      	beq.n	80074c8 <eMBPoll+0xe8>
                {
                    break;
                }
                else if( xFuncHandlers[i].ucFunctionCode == ucFunctionCode )
 800748c:	4a34      	ldr	r2, [pc, #208]	; (8007560 <eMBPoll+0x180>)
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	f812 2033 	ldrb.w	r2, [r2, r3, lsl #3]
 8007494:	4b30      	ldr	r3, [pc, #192]	; (8007558 <eMBPoll+0x178>)
 8007496:	781b      	ldrb	r3, [r3, #0]
 8007498:	429a      	cmp	r2, r3
 800749a:	d10e      	bne.n	80074ba <eMBPoll+0xda>
                {
                    eException = xFuncHandlers[i].pxHandler( ucMBFrame, &usLength );
 800749c:	4a30      	ldr	r2, [pc, #192]	; (8007560 <eMBPoll+0x180>)
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	00db      	lsls	r3, r3, #3
 80074a2:	4413      	add	r3, r2
 80074a4:	685b      	ldr	r3, [r3, #4]
 80074a6:	4a29      	ldr	r2, [pc, #164]	; (800754c <eMBPoll+0x16c>)
 80074a8:	6812      	ldr	r2, [r2, #0]
 80074aa:	4927      	ldr	r1, [pc, #156]	; (8007548 <eMBPoll+0x168>)
 80074ac:	4610      	mov	r0, r2
 80074ae:	4798      	blx	r3
 80074b0:	4603      	mov	r3, r0
 80074b2:	461a      	mov	r2, r3
 80074b4:	4b29      	ldr	r3, [pc, #164]	; (800755c <eMBPoll+0x17c>)
 80074b6:	701a      	strb	r2, [r3, #0]
                    break;
 80074b8:	e007      	b.n	80074ca <eMBPoll+0xea>
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	3301      	adds	r3, #1
 80074be:	607b      	str	r3, [r7, #4]
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	2b0f      	cmp	r3, #15
 80074c4:	dddc      	ble.n	8007480 <eMBPoll+0xa0>
 80074c6:	e000      	b.n	80074ca <eMBPoll+0xea>
                    break;
 80074c8:	bf00      	nop
                }
            }

            /* If the request was not sent to the broadcast address we
             * return a reply. */
            if( ucRcvAddress != MB_ADDRESS_BROADCAST )
 80074ca:	4b21      	ldr	r3, [pc, #132]	; (8007550 <eMBPoll+0x170>)
 80074cc:	781b      	ldrb	r3, [r3, #0]
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d02f      	beq.n	8007532 <eMBPoll+0x152>
            {
                if( eException != MB_EX_NONE )
 80074d2:	4b22      	ldr	r3, [pc, #136]	; (800755c <eMBPoll+0x17c>)
 80074d4:	781b      	ldrb	r3, [r3, #0]
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d01d      	beq.n	8007516 <eMBPoll+0x136>
                {
                    /* An exception occured. Build an error frame. */
                    usLength = 0;
 80074da:	4b1b      	ldr	r3, [pc, #108]	; (8007548 <eMBPoll+0x168>)
 80074dc:	2200      	movs	r2, #0
 80074de:	801a      	strh	r2, [r3, #0]
                    ucMBFrame[usLength++] = ( UCHAR )( ucFunctionCode | MB_FUNC_ERROR );
 80074e0:	4b1d      	ldr	r3, [pc, #116]	; (8007558 <eMBPoll+0x178>)
 80074e2:	781a      	ldrb	r2, [r3, #0]
 80074e4:	4b19      	ldr	r3, [pc, #100]	; (800754c <eMBPoll+0x16c>)
 80074e6:	6819      	ldr	r1, [r3, #0]
 80074e8:	4b17      	ldr	r3, [pc, #92]	; (8007548 <eMBPoll+0x168>)
 80074ea:	881b      	ldrh	r3, [r3, #0]
 80074ec:	1c58      	adds	r0, r3, #1
 80074ee:	b284      	uxth	r4, r0
 80074f0:	4815      	ldr	r0, [pc, #84]	; (8007548 <eMBPoll+0x168>)
 80074f2:	8004      	strh	r4, [r0, #0]
 80074f4:	440b      	add	r3, r1
 80074f6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80074fa:	b2d2      	uxtb	r2, r2
 80074fc:	701a      	strb	r2, [r3, #0]
                    ucMBFrame[usLength++] = eException;
 80074fe:	4b13      	ldr	r3, [pc, #76]	; (800754c <eMBPoll+0x16c>)
 8007500:	681a      	ldr	r2, [r3, #0]
 8007502:	4b11      	ldr	r3, [pc, #68]	; (8007548 <eMBPoll+0x168>)
 8007504:	881b      	ldrh	r3, [r3, #0]
 8007506:	1c59      	adds	r1, r3, #1
 8007508:	b288      	uxth	r0, r1
 800750a:	490f      	ldr	r1, [pc, #60]	; (8007548 <eMBPoll+0x168>)
 800750c:	8008      	strh	r0, [r1, #0]
 800750e:	4413      	add	r3, r2
 8007510:	4a12      	ldr	r2, [pc, #72]	; (800755c <eMBPoll+0x17c>)
 8007512:	7812      	ldrb	r2, [r2, #0]
 8007514:	701a      	strb	r2, [r3, #0]
                }
                eStatus = peMBFrameSendCur( ucMBAddress, ucMBFrame, usLength );
 8007516:	4b13      	ldr	r3, [pc, #76]	; (8007564 <eMBPoll+0x184>)
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	4a0e      	ldr	r2, [pc, #56]	; (8007554 <eMBPoll+0x174>)
 800751c:	7810      	ldrb	r0, [r2, #0]
 800751e:	4a0b      	ldr	r2, [pc, #44]	; (800754c <eMBPoll+0x16c>)
 8007520:	6811      	ldr	r1, [r2, #0]
 8007522:	4a09      	ldr	r2, [pc, #36]	; (8007548 <eMBPoll+0x168>)
 8007524:	8812      	ldrh	r2, [r2, #0]
 8007526:	4798      	blx	r3
 8007528:	4603      	mov	r3, r0
 800752a:	70fb      	strb	r3, [r7, #3]
            }
            break;
 800752c:	e001      	b.n	8007532 <eMBPoll+0x152>
            break;
 800752e:	bf00      	nop
 8007530:	e000      	b.n	8007534 <eMBPoll+0x154>
            break;
 8007532:	bf00      	nop

        case EV_FRAME_SENT:
            break;
        }
    }
    return MB_ENOERR;
 8007534:	2300      	movs	r3, #0
}
 8007536:	4618      	mov	r0, r3
 8007538:	370c      	adds	r7, #12
 800753a:	46bd      	mov	sp, r7
 800753c:	bd90      	pop	{r4, r7, pc}
 800753e:	bf00      	nop
 8007540:	2000000c 	.word	0x2000000c
 8007544:	200016b8 	.word	0x200016b8
 8007548:	200016d4 	.word	0x200016d4
 800754c:	200016d0 	.word	0x200016d0
 8007550:	200016cc 	.word	0x200016cc
 8007554:	200016a8 	.word	0x200016a8
 8007558:	200016d6 	.word	0x200016d6
 800755c:	200016d7 	.word	0x200016d7
 8007560:	20000010 	.word	0x20000010
 8007564:	200016ac 	.word	0x200016ac

08007568 <usMBCRC16>:
    0x41, 0x81, 0x80, 0x40
};

USHORT
usMBCRC16( UCHAR * pucFrame, USHORT usLen )
{
 8007568:	b480      	push	{r7}
 800756a:	b085      	sub	sp, #20
 800756c:	af00      	add	r7, sp, #0
 800756e:	6078      	str	r0, [r7, #4]
 8007570:	460b      	mov	r3, r1
 8007572:	807b      	strh	r3, [r7, #2]
    UCHAR           ucCRCHi = 0xFF;
 8007574:	23ff      	movs	r3, #255	; 0xff
 8007576:	73fb      	strb	r3, [r7, #15]
    UCHAR           ucCRCLo = 0xFF;
 8007578:	23ff      	movs	r3, #255	; 0xff
 800757a:	73bb      	strb	r3, [r7, #14]
    int             iIndex;

    while( usLen-- )
 800757c:	e013      	b.n	80075a6 <usMBCRC16+0x3e>
    {
        iIndex = ucCRCLo ^ *( pucFrame++ );
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	1c5a      	adds	r2, r3, #1
 8007582:	607a      	str	r2, [r7, #4]
 8007584:	781a      	ldrb	r2, [r3, #0]
 8007586:	7bbb      	ldrb	r3, [r7, #14]
 8007588:	4053      	eors	r3, r2
 800758a:	b2db      	uxtb	r3, r3
 800758c:	60bb      	str	r3, [r7, #8]
        ucCRCLo = ( UCHAR )( ucCRCHi ^ aucCRCHi[iIndex] );
 800758e:	4a0f      	ldr	r2, [pc, #60]	; (80075cc <usMBCRC16+0x64>)
 8007590:	68bb      	ldr	r3, [r7, #8]
 8007592:	4413      	add	r3, r2
 8007594:	781a      	ldrb	r2, [r3, #0]
 8007596:	7bfb      	ldrb	r3, [r7, #15]
 8007598:	4053      	eors	r3, r2
 800759a:	73bb      	strb	r3, [r7, #14]
        ucCRCHi = aucCRCLo[iIndex];
 800759c:	4a0c      	ldr	r2, [pc, #48]	; (80075d0 <usMBCRC16+0x68>)
 800759e:	68bb      	ldr	r3, [r7, #8]
 80075a0:	4413      	add	r3, r2
 80075a2:	781b      	ldrb	r3, [r3, #0]
 80075a4:	73fb      	strb	r3, [r7, #15]
    while( usLen-- )
 80075a6:	887b      	ldrh	r3, [r7, #2]
 80075a8:	1e5a      	subs	r2, r3, #1
 80075aa:	807a      	strh	r2, [r7, #2]
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d1e6      	bne.n	800757e <usMBCRC16+0x16>
    }
    return ( USHORT )( ucCRCHi << 8 | ucCRCLo );
 80075b0:	7bfb      	ldrb	r3, [r7, #15]
 80075b2:	021b      	lsls	r3, r3, #8
 80075b4:	b21a      	sxth	r2, r3
 80075b6:	7bbb      	ldrb	r3, [r7, #14]
 80075b8:	b21b      	sxth	r3, r3
 80075ba:	4313      	orrs	r3, r2
 80075bc:	b21b      	sxth	r3, r3
 80075be:	b29b      	uxth	r3, r3
}
 80075c0:	4618      	mov	r0, r3
 80075c2:	3714      	adds	r7, #20
 80075c4:	46bd      	mov	sp, r7
 80075c6:	bc80      	pop	{r7}
 80075c8:	4770      	bx	lr
 80075ca:	bf00      	nop
 80075cc:	0800beac 	.word	0x0800beac
 80075d0:	0800bfac 	.word	0x0800bfac

080075d4 <eMBFuncReadCoils>:

#if MB_FUNC_READ_COILS_ENABLED > 0

eMBException
eMBFuncReadCoils( UCHAR * pucFrame, USHORT * usLen )
{
 80075d4:	b580      	push	{r7, lr}
 80075d6:	b086      	sub	sp, #24
 80075d8:	af00      	add	r7, sp, #0
 80075da:	6078      	str	r0, [r7, #4]
 80075dc:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    USHORT          usCoilCount;
    UCHAR           ucNBytes;
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
 80075de:	2300      	movs	r3, #0
 80075e0:	75bb      	strb	r3, [r7, #22]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 80075e2:	683b      	ldr	r3, [r7, #0]
 80075e4:	881b      	ldrh	r3, [r3, #0]
 80075e6:	2b05      	cmp	r3, #5
 80075e8:	d16c      	bne.n	80076c4 <eMBFuncReadCoils+0xf0>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	3301      	adds	r3, #1
 80075ee:	781b      	ldrb	r3, [r3, #0]
 80075f0:	b29b      	uxth	r3, r3
 80075f2:	021b      	lsls	r3, r3, #8
 80075f4:	82bb      	strh	r3, [r7, #20]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	3302      	adds	r3, #2
 80075fa:	781b      	ldrb	r3, [r3, #0]
 80075fc:	b29a      	uxth	r2, r3
 80075fe:	8abb      	ldrh	r3, [r7, #20]
 8007600:	4313      	orrs	r3, r2
 8007602:	82bb      	strh	r3, [r7, #20]
        usRegAddress++;
 8007604:	8abb      	ldrh	r3, [r7, #20]
 8007606:	3301      	adds	r3, #1
 8007608:	82bb      	strh	r3, [r7, #20]

        usCoilCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_COILCNT_OFF] << 8 );
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	3303      	adds	r3, #3
 800760e:	781b      	ldrb	r3, [r3, #0]
 8007610:	b29b      	uxth	r3, r3
 8007612:	021b      	lsls	r3, r3, #8
 8007614:	827b      	strh	r3, [r7, #18]
        usCoilCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_COILCNT_OFF + 1] );
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	3304      	adds	r3, #4
 800761a:	781b      	ldrb	r3, [r3, #0]
 800761c:	b29a      	uxth	r2, r3
 800761e:	8a7b      	ldrh	r3, [r7, #18]
 8007620:	4313      	orrs	r3, r2
 8007622:	827b      	strh	r3, [r7, #18]

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception.
         */
        if( ( usCoilCount >= 1 ) &&
 8007624:	8a7b      	ldrh	r3, [r7, #18]
 8007626:	2b00      	cmp	r3, #0
 8007628:	d049      	beq.n	80076be <eMBFuncReadCoils+0xea>
 800762a:	8a7b      	ldrh	r3, [r7, #18]
 800762c:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8007630:	d245      	bcs.n	80076be <eMBFuncReadCoils+0xea>
            ( usCoilCount < MB_PDU_FUNC_READ_COILCNT_MAX ) )
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	60fb      	str	r3, [r7, #12]
            *usLen = MB_PDU_FUNC_OFF;
 8007636:	683b      	ldr	r3, [r7, #0]
 8007638:	2200      	movs	r2, #0
 800763a:	801a      	strh	r2, [r3, #0]

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_COILS;
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	1c5a      	adds	r2, r3, #1
 8007640:	60fa      	str	r2, [r7, #12]
 8007642:	2201      	movs	r2, #1
 8007644:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 8007646:	683b      	ldr	r3, [r7, #0]
 8007648:	881b      	ldrh	r3, [r3, #0]
 800764a:	3301      	adds	r3, #1
 800764c:	b29a      	uxth	r2, r3
 800764e:	683b      	ldr	r3, [r7, #0]
 8007650:	801a      	strh	r2, [r3, #0]

            /* Test if the quantity of coils is a multiple of 8. If not last
             * byte is only partially field with unused coils set to zero. */
            if( ( usCoilCount & 0x0007 ) != 0 )
 8007652:	8a7b      	ldrh	r3, [r7, #18]
 8007654:	f003 0307 	and.w	r3, r3, #7
 8007658:	2b00      	cmp	r3, #0
 800765a:	d006      	beq.n	800766a <eMBFuncReadCoils+0x96>
            {
                ucNBytes = ( UCHAR )( usCoilCount / 8 + 1 );
 800765c:	8a7b      	ldrh	r3, [r7, #18]
 800765e:	08db      	lsrs	r3, r3, #3
 8007660:	b29b      	uxth	r3, r3
 8007662:	b2db      	uxtb	r3, r3
 8007664:	3301      	adds	r3, #1
 8007666:	75fb      	strb	r3, [r7, #23]
 8007668:	e003      	b.n	8007672 <eMBFuncReadCoils+0x9e>
            }
            else
            {
                ucNBytes = ( UCHAR )( usCoilCount / 8 );
 800766a:	8a7b      	ldrh	r3, [r7, #18]
 800766c:	08db      	lsrs	r3, r3, #3
 800766e:	b29b      	uxth	r3, r3
 8007670:	75fb      	strb	r3, [r7, #23]
            }
            *pucFrameCur++ = ucNBytes;
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	1c5a      	adds	r2, r3, #1
 8007676:	60fa      	str	r2, [r7, #12]
 8007678:	7dfa      	ldrb	r2, [r7, #23]
 800767a:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 800767c:	683b      	ldr	r3, [r7, #0]
 800767e:	881b      	ldrh	r3, [r3, #0]
 8007680:	3301      	adds	r3, #1
 8007682:	b29a      	uxth	r2, r3
 8007684:	683b      	ldr	r3, [r7, #0]
 8007686:	801a      	strh	r2, [r3, #0]

            eRegStatus =
                eMBRegCoilsCB( pucFrameCur, usRegAddress, usCoilCount,
 8007688:	8a7a      	ldrh	r2, [r7, #18]
 800768a:	8ab9      	ldrh	r1, [r7, #20]
 800768c:	2300      	movs	r3, #0
 800768e:	68f8      	ldr	r0, [r7, #12]
 8007690:	f001 f840 	bl	8008714 <eMBRegCoilsCB>
 8007694:	4603      	mov	r3, r0
 8007696:	72fb      	strb	r3, [r7, #11]
                               MB_REG_READ );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 8007698:	7afb      	ldrb	r3, [r7, #11]
 800769a:	2b00      	cmp	r3, #0
 800769c:	d006      	beq.n	80076ac <eMBFuncReadCoils+0xd8>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 800769e:	7afb      	ldrb	r3, [r7, #11]
 80076a0:	4618      	mov	r0, r3
 80076a2:	f000 fdd0 	bl	8008246 <prveMBError2Exception>
 80076a6:	4603      	mov	r3, r0
 80076a8:	75bb      	strb	r3, [r7, #22]
            if( eRegStatus != MB_ENOERR )
 80076aa:	e00d      	b.n	80076c8 <eMBFuncReadCoils+0xf4>
            else
            {
                /* The response contains the function code, the starting address
                 * and the quantity of registers. We reuse the old values in the
                 * buffer because they are still valid. */
                *usLen += ucNBytes;;
 80076ac:	683b      	ldr	r3, [r7, #0]
 80076ae:	881a      	ldrh	r2, [r3, #0]
 80076b0:	7dfb      	ldrb	r3, [r7, #23]
 80076b2:	b29b      	uxth	r3, r3
 80076b4:	4413      	add	r3, r2
 80076b6:	b29a      	uxth	r2, r3
 80076b8:	683b      	ldr	r3, [r7, #0]
 80076ba:	801a      	strh	r2, [r3, #0]
            if( eRegStatus != MB_ENOERR )
 80076bc:	e004      	b.n	80076c8 <eMBFuncReadCoils+0xf4>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80076be:	2303      	movs	r3, #3
 80076c0:	75bb      	strb	r3, [r7, #22]
 80076c2:	e001      	b.n	80076c8 <eMBFuncReadCoils+0xf4>
    }
    else
    {
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80076c4:	2303      	movs	r3, #3
 80076c6:	75bb      	strb	r3, [r7, #22]
    }
    return eStatus;
 80076c8:	7dbb      	ldrb	r3, [r7, #22]
}
 80076ca:	4618      	mov	r0, r3
 80076cc:	3718      	adds	r7, #24
 80076ce:	46bd      	mov	sp, r7
 80076d0:	bd80      	pop	{r7, pc}

080076d2 <eMBFuncWriteCoil>:
#endif

#if MB_FUNC_WRITE_COIL_ENABLED > 0
eMBException
eMBFuncWriteCoil( UCHAR * pucFrame, USHORT * usLen )
{
 80076d2:	b580      	push	{r7, lr}
 80076d4:	b084      	sub	sp, #16
 80076d6:	af00      	add	r7, sp, #0
 80076d8:	6078      	str	r0, [r7, #4]
 80076da:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    UCHAR           ucBuf[2];

    eMBException    eStatus = MB_EX_NONE;
 80076dc:	2300      	movs	r3, #0
 80076de:	73fb      	strb	r3, [r7, #15]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
 80076e0:	683b      	ldr	r3, [r7, #0]
 80076e2:	881b      	ldrh	r3, [r3, #0]
 80076e4:	2b05      	cmp	r3, #5
 80076e6:	d140      	bne.n	800776a <eMBFuncWriteCoil+0x98>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	3301      	adds	r3, #1
 80076ec:	781b      	ldrb	r3, [r3, #0]
 80076ee:	b29b      	uxth	r3, r3
 80076f0:	021b      	lsls	r3, r3, #8
 80076f2:	81bb      	strh	r3, [r7, #12]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	3302      	adds	r3, #2
 80076f8:	781b      	ldrb	r3, [r3, #0]
 80076fa:	b29a      	uxth	r2, r3
 80076fc:	89bb      	ldrh	r3, [r7, #12]
 80076fe:	4313      	orrs	r3, r2
 8007700:	81bb      	strh	r3, [r7, #12]
        usRegAddress++;
 8007702:	89bb      	ldrh	r3, [r7, #12]
 8007704:	3301      	adds	r3, #1
 8007706:	81bb      	strh	r3, [r7, #12]

        if( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF + 1] == 0x00 ) &&
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	3304      	adds	r3, #4
 800770c:	781b      	ldrb	r3, [r3, #0]
 800770e:	2b00      	cmp	r3, #0
 8007710:	d128      	bne.n	8007764 <eMBFuncWriteCoil+0x92>
            ( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF ) ||
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	3303      	adds	r3, #3
 8007716:	781b      	ldrb	r3, [r3, #0]
        if( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF + 1] == 0x00 ) &&
 8007718:	2bff      	cmp	r3, #255	; 0xff
 800771a:	d004      	beq.n	8007726 <eMBFuncWriteCoil+0x54>
              ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0x00 ) ) )
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	3303      	adds	r3, #3
 8007720:	781b      	ldrb	r3, [r3, #0]
            ( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF ) ||
 8007722:	2b00      	cmp	r3, #0
 8007724:	d11e      	bne.n	8007764 <eMBFuncWriteCoil+0x92>
        {
            ucBuf[1] = 0;
 8007726:	2300      	movs	r3, #0
 8007728:	727b      	strb	r3, [r7, #9]
            if( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF )
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	3303      	adds	r3, #3
 800772e:	781b      	ldrb	r3, [r3, #0]
 8007730:	2bff      	cmp	r3, #255	; 0xff
 8007732:	d102      	bne.n	800773a <eMBFuncWriteCoil+0x68>
            {
                ucBuf[0] = 1;
 8007734:	2301      	movs	r3, #1
 8007736:	723b      	strb	r3, [r7, #8]
 8007738:	e001      	b.n	800773e <eMBFuncWriteCoil+0x6c>
            }
            else
            {
                ucBuf[0] = 0;
 800773a:	2300      	movs	r3, #0
 800773c:	723b      	strb	r3, [r7, #8]
            }
            eRegStatus =
                eMBRegCoilsCB( &ucBuf[0], usRegAddress, 1, MB_REG_WRITE );
 800773e:	89b9      	ldrh	r1, [r7, #12]
 8007740:	f107 0008 	add.w	r0, r7, #8
 8007744:	2301      	movs	r3, #1
 8007746:	2201      	movs	r2, #1
 8007748:	f000 ffe4 	bl	8008714 <eMBRegCoilsCB>
 800774c:	4603      	mov	r3, r0
 800774e:	72fb      	strb	r3, [r7, #11]

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 8007750:	7afb      	ldrb	r3, [r7, #11]
 8007752:	2b00      	cmp	r3, #0
 8007754:	d00b      	beq.n	800776e <eMBFuncWriteCoil+0x9c>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 8007756:	7afb      	ldrb	r3, [r7, #11]
 8007758:	4618      	mov	r0, r3
 800775a:	f000 fd74 	bl	8008246 <prveMBError2Exception>
 800775e:	4603      	mov	r3, r0
 8007760:	73fb      	strb	r3, [r7, #15]
            if( eRegStatus != MB_ENOERR )
 8007762:	e004      	b.n	800776e <eMBFuncWriteCoil+0x9c>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8007764:	2303      	movs	r3, #3
 8007766:	73fb      	strb	r3, [r7, #15]
 8007768:	e001      	b.n	800776e <eMBFuncWriteCoil+0x9c>
    }
    else
    {
        /* Can't be a valid write coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 800776a:	2303      	movs	r3, #3
 800776c:	73fb      	strb	r3, [r7, #15]
    }
    return eStatus;
 800776e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007770:	4618      	mov	r0, r3
 8007772:	3710      	adds	r7, #16
 8007774:	46bd      	mov	sp, r7
 8007776:	bd80      	pop	{r7, pc}

08007778 <eMBFuncWriteMultipleCoils>:
#endif

#if MB_FUNC_WRITE_MULTIPLE_COILS_ENABLED > 0
eMBException
eMBFuncWriteMultipleCoils( UCHAR * pucFrame, USHORT * usLen )
{
 8007778:	b580      	push	{r7, lr}
 800777a:	b084      	sub	sp, #16
 800777c:	af00      	add	r7, sp, #0
 800777e:	6078      	str	r0, [r7, #4]
 8007780:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    USHORT          usCoilCnt;
    UCHAR           ucByteCount;
    UCHAR           ucByteCountVerify;

    eMBException    eStatus = MB_EX_NONE;
 8007782:	2300      	movs	r3, #0
 8007784:	73bb      	strb	r3, [r7, #14]
    eMBErrorCode    eRegStatus;

    if( *usLen > ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
 8007786:	683b      	ldr	r3, [r7, #0]
 8007788:	881b      	ldrh	r3, [r3, #0]
 800778a:	2b05      	cmp	r3, #5
 800778c:	d954      	bls.n	8007838 <eMBFuncWriteMultipleCoils+0xc0>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	3301      	adds	r3, #1
 8007792:	781b      	ldrb	r3, [r3, #0]
 8007794:	b29b      	uxth	r3, r3
 8007796:	021b      	lsls	r3, r3, #8
 8007798:	81bb      	strh	r3, [r7, #12]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	3302      	adds	r3, #2
 800779e:	781b      	ldrb	r3, [r3, #0]
 80077a0:	b29a      	uxth	r2, r3
 80077a2:	89bb      	ldrh	r3, [r7, #12]
 80077a4:	4313      	orrs	r3, r2
 80077a6:	81bb      	strh	r3, [r7, #12]
        usRegAddress++;
 80077a8:	89bb      	ldrh	r3, [r7, #12]
 80077aa:	3301      	adds	r3, #1
 80077ac:	81bb      	strh	r3, [r7, #12]

        usCoilCnt = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF] << 8 );
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	3303      	adds	r3, #3
 80077b2:	781b      	ldrb	r3, [r3, #0]
 80077b4:	b29b      	uxth	r3, r3
 80077b6:	021b      	lsls	r3, r3, #8
 80077b8:	817b      	strh	r3, [r7, #10]
        usCoilCnt |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF + 1] );
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	3304      	adds	r3, #4
 80077be:	781b      	ldrb	r3, [r3, #0]
 80077c0:	b29a      	uxth	r2, r3
 80077c2:	897b      	ldrh	r3, [r7, #10]
 80077c4:	4313      	orrs	r3, r2
 80077c6:	817b      	strh	r3, [r7, #10]

        ucByteCount = pucFrame[MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF];
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	795b      	ldrb	r3, [r3, #5]
 80077cc:	727b      	strb	r3, [r7, #9]

        /* Compute the number of expected bytes in the request. */
        if( ( usCoilCnt & 0x0007 ) != 0 )
 80077ce:	897b      	ldrh	r3, [r7, #10]
 80077d0:	f003 0307 	and.w	r3, r3, #7
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d006      	beq.n	80077e6 <eMBFuncWriteMultipleCoils+0x6e>
        {
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 + 1 );
 80077d8:	897b      	ldrh	r3, [r7, #10]
 80077da:	08db      	lsrs	r3, r3, #3
 80077dc:	b29b      	uxth	r3, r3
 80077de:	b2db      	uxtb	r3, r3
 80077e0:	3301      	adds	r3, #1
 80077e2:	73fb      	strb	r3, [r7, #15]
 80077e4:	e003      	b.n	80077ee <eMBFuncWriteMultipleCoils+0x76>
        }
        else
        {
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 );
 80077e6:	897b      	ldrh	r3, [r7, #10]
 80077e8:	08db      	lsrs	r3, r3, #3
 80077ea:	b29b      	uxth	r3, r3
 80077ec:	73fb      	strb	r3, [r7, #15]
        }

        if( ( usCoilCnt >= 1 ) &&
 80077ee:	897b      	ldrh	r3, [r7, #10]
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d01e      	beq.n	8007832 <eMBFuncWriteMultipleCoils+0xba>
 80077f4:	897b      	ldrh	r3, [r7, #10]
 80077f6:	f5b3 6ff6 	cmp.w	r3, #1968	; 0x7b0
 80077fa:	d81a      	bhi.n	8007832 <eMBFuncWriteMultipleCoils+0xba>
            ( usCoilCnt <= MB_PDU_FUNC_WRITE_MUL_COILCNT_MAX ) &&
 80077fc:	7bfa      	ldrb	r2, [r7, #15]
 80077fe:	7a7b      	ldrb	r3, [r7, #9]
 8007800:	429a      	cmp	r2, r3
 8007802:	d116      	bne.n	8007832 <eMBFuncWriteMultipleCoils+0xba>
            ( ucByteCountVerify == ucByteCount ) )
        {
            eRegStatus =
                eMBRegCoilsCB( &pucFrame[MB_PDU_FUNC_WRITE_MUL_VALUES_OFF],
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	1d98      	adds	r0, r3, #6
 8007808:	897a      	ldrh	r2, [r7, #10]
 800780a:	89b9      	ldrh	r1, [r7, #12]
 800780c:	2301      	movs	r3, #1
 800780e:	f000 ff81 	bl	8008714 <eMBRegCoilsCB>
 8007812:	4603      	mov	r3, r0
 8007814:	723b      	strb	r3, [r7, #8]
                               usRegAddress, usCoilCnt, MB_REG_WRITE );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 8007816:	7a3b      	ldrb	r3, [r7, #8]
 8007818:	2b00      	cmp	r3, #0
 800781a:	d006      	beq.n	800782a <eMBFuncWriteMultipleCoils+0xb2>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 800781c:	7a3b      	ldrb	r3, [r7, #8]
 800781e:	4618      	mov	r0, r3
 8007820:	f000 fd11 	bl	8008246 <prveMBError2Exception>
 8007824:	4603      	mov	r3, r0
 8007826:	73bb      	strb	r3, [r7, #14]
            if( eRegStatus != MB_ENOERR )
 8007828:	e008      	b.n	800783c <eMBFuncWriteMultipleCoils+0xc4>
            else
            {
                /* The response contains the function code, the starting address
                 * and the quantity of registers. We reuse the old values in the
                 * buffer because they are still valid. */
                *usLen = MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF;
 800782a:	683b      	ldr	r3, [r7, #0]
 800782c:	2205      	movs	r2, #5
 800782e:	801a      	strh	r2, [r3, #0]
            if( eRegStatus != MB_ENOERR )
 8007830:	e004      	b.n	800783c <eMBFuncWriteMultipleCoils+0xc4>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8007832:	2303      	movs	r3, #3
 8007834:	73bb      	strb	r3, [r7, #14]
 8007836:	e001      	b.n	800783c <eMBFuncWriteMultipleCoils+0xc4>
    }
    else
    {
        /* Can't be a valid write coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8007838:	2303      	movs	r3, #3
 800783a:	73bb      	strb	r3, [r7, #14]
    }
    return eStatus;
 800783c:	7bbb      	ldrb	r3, [r7, #14]
}
 800783e:	4618      	mov	r0, r3
 8007840:	3710      	adds	r7, #16
 8007842:	46bd      	mov	sp, r7
 8007844:	bd80      	pop	{r7, pc}

08007846 <eMBFuncReadDiscreteInputs>:

#if MB_FUNC_READ_DISCRETE_INPUTS_ENABLED > 0

eMBException
eMBFuncReadDiscreteInputs( UCHAR * pucFrame, USHORT * usLen )
{
 8007846:	b580      	push	{r7, lr}
 8007848:	b086      	sub	sp, #24
 800784a:	af00      	add	r7, sp, #0
 800784c:	6078      	str	r0, [r7, #4]
 800784e:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    USHORT          usDiscreteCnt;
    UCHAR           ucNBytes;
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
 8007850:	2300      	movs	r3, #0
 8007852:	75bb      	strb	r3, [r7, #22]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 8007854:	683b      	ldr	r3, [r7, #0]
 8007856:	881b      	ldrh	r3, [r3, #0]
 8007858:	2b05      	cmp	r3, #5
 800785a:	d16c      	bne.n	8007936 <eMBFuncReadDiscreteInputs+0xf0>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	3301      	adds	r3, #1
 8007860:	781b      	ldrb	r3, [r3, #0]
 8007862:	b29b      	uxth	r3, r3
 8007864:	021b      	lsls	r3, r3, #8
 8007866:	82bb      	strh	r3, [r7, #20]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	3302      	adds	r3, #2
 800786c:	781b      	ldrb	r3, [r3, #0]
 800786e:	b29a      	uxth	r2, r3
 8007870:	8abb      	ldrh	r3, [r7, #20]
 8007872:	4313      	orrs	r3, r2
 8007874:	82bb      	strh	r3, [r7, #20]
        usRegAddress++;
 8007876:	8abb      	ldrh	r3, [r7, #20]
 8007878:	3301      	adds	r3, #1
 800787a:	82bb      	strh	r3, [r7, #20]

        usDiscreteCnt = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_DISCCNT_OFF] << 8 );
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	3303      	adds	r3, #3
 8007880:	781b      	ldrb	r3, [r3, #0]
 8007882:	b29b      	uxth	r3, r3
 8007884:	021b      	lsls	r3, r3, #8
 8007886:	827b      	strh	r3, [r7, #18]
        usDiscreteCnt |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_DISCCNT_OFF + 1] );
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	3304      	adds	r3, #4
 800788c:	781b      	ldrb	r3, [r3, #0]
 800788e:	b29a      	uxth	r2, r3
 8007890:	8a7b      	ldrh	r3, [r7, #18]
 8007892:	4313      	orrs	r3, r2
 8007894:	827b      	strh	r3, [r7, #18]

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception.
         */
        if( ( usDiscreteCnt >= 1 ) &&
 8007896:	8a7b      	ldrh	r3, [r7, #18]
 8007898:	2b00      	cmp	r3, #0
 800789a:	d049      	beq.n	8007930 <eMBFuncReadDiscreteInputs+0xea>
 800789c:	8a7b      	ldrh	r3, [r7, #18]
 800789e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80078a2:	d245      	bcs.n	8007930 <eMBFuncReadDiscreteInputs+0xea>
            ( usDiscreteCnt < MB_PDU_FUNC_READ_DISCCNT_MAX ) )
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	60fb      	str	r3, [r7, #12]
            *usLen = MB_PDU_FUNC_OFF;
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	2200      	movs	r2, #0
 80078ac:	801a      	strh	r2, [r3, #0]

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_DISCRETE_INPUTS;
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	1c5a      	adds	r2, r3, #1
 80078b2:	60fa      	str	r2, [r7, #12]
 80078b4:	2202      	movs	r2, #2
 80078b6:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 80078b8:	683b      	ldr	r3, [r7, #0]
 80078ba:	881b      	ldrh	r3, [r3, #0]
 80078bc:	3301      	adds	r3, #1
 80078be:	b29a      	uxth	r2, r3
 80078c0:	683b      	ldr	r3, [r7, #0]
 80078c2:	801a      	strh	r2, [r3, #0]

            /* Test if the quantity of coils is a multiple of 8. If not last
             * byte is only partially field with unused coils set to zero. */
            if( ( usDiscreteCnt & 0x0007 ) != 0 )
 80078c4:	8a7b      	ldrh	r3, [r7, #18]
 80078c6:	f003 0307 	and.w	r3, r3, #7
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d006      	beq.n	80078dc <eMBFuncReadDiscreteInputs+0x96>
            {
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 + 1 );
 80078ce:	8a7b      	ldrh	r3, [r7, #18]
 80078d0:	08db      	lsrs	r3, r3, #3
 80078d2:	b29b      	uxth	r3, r3
 80078d4:	b2db      	uxtb	r3, r3
 80078d6:	3301      	adds	r3, #1
 80078d8:	75fb      	strb	r3, [r7, #23]
 80078da:	e003      	b.n	80078e4 <eMBFuncReadDiscreteInputs+0x9e>
            }
            else
            {
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 );
 80078dc:	8a7b      	ldrh	r3, [r7, #18]
 80078de:	08db      	lsrs	r3, r3, #3
 80078e0:	b29b      	uxth	r3, r3
 80078e2:	75fb      	strb	r3, [r7, #23]
            }
            *pucFrameCur++ = ucNBytes;
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	1c5a      	adds	r2, r3, #1
 80078e8:	60fa      	str	r2, [r7, #12]
 80078ea:	7dfa      	ldrb	r2, [r7, #23]
 80078ec:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 80078ee:	683b      	ldr	r3, [r7, #0]
 80078f0:	881b      	ldrh	r3, [r3, #0]
 80078f2:	3301      	adds	r3, #1
 80078f4:	b29a      	uxth	r2, r3
 80078f6:	683b      	ldr	r3, [r7, #0]
 80078f8:	801a      	strh	r2, [r3, #0]

            eRegStatus =
                eMBRegDiscreteCB( pucFrameCur, usRegAddress, usDiscreteCnt );
 80078fa:	8a7a      	ldrh	r2, [r7, #18]
 80078fc:	8abb      	ldrh	r3, [r7, #20]
 80078fe:	4619      	mov	r1, r3
 8007900:	68f8      	ldr	r0, [r7, #12]
 8007902:	f000 ffb9 	bl	8008878 <eMBRegDiscreteCB>
 8007906:	4603      	mov	r3, r0
 8007908:	72fb      	strb	r3, [r7, #11]

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 800790a:	7afb      	ldrb	r3, [r7, #11]
 800790c:	2b00      	cmp	r3, #0
 800790e:	d006      	beq.n	800791e <eMBFuncReadDiscreteInputs+0xd8>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 8007910:	7afb      	ldrb	r3, [r7, #11]
 8007912:	4618      	mov	r0, r3
 8007914:	f000 fc97 	bl	8008246 <prveMBError2Exception>
 8007918:	4603      	mov	r3, r0
 800791a:	75bb      	strb	r3, [r7, #22]
            if( eRegStatus != MB_ENOERR )
 800791c:	e00d      	b.n	800793a <eMBFuncReadDiscreteInputs+0xf4>
            else
            {
                /* The response contains the function code, the starting address
                 * and the quantity of registers. We reuse the old values in the
                 * buffer because they are still valid. */
                *usLen += ucNBytes;;
 800791e:	683b      	ldr	r3, [r7, #0]
 8007920:	881a      	ldrh	r2, [r3, #0]
 8007922:	7dfb      	ldrb	r3, [r7, #23]
 8007924:	b29b      	uxth	r3, r3
 8007926:	4413      	add	r3, r2
 8007928:	b29a      	uxth	r2, r3
 800792a:	683b      	ldr	r3, [r7, #0]
 800792c:	801a      	strh	r2, [r3, #0]
            if( eRegStatus != MB_ENOERR )
 800792e:	e004      	b.n	800793a <eMBFuncReadDiscreteInputs+0xf4>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8007930:	2303      	movs	r3, #3
 8007932:	75bb      	strb	r3, [r7, #22]
 8007934:	e001      	b.n	800793a <eMBFuncReadDiscreteInputs+0xf4>
    }
    else
    {
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8007936:	2303      	movs	r3, #3
 8007938:	75bb      	strb	r3, [r7, #22]
    }
    return eStatus;
 800793a:	7dbb      	ldrb	r3, [r7, #22]
}
 800793c:	4618      	mov	r0, r3
 800793e:	3718      	adds	r7, #24
 8007940:	46bd      	mov	sp, r7
 8007942:	bd80      	pop	{r7, pc}

08007944 <eMBFuncWriteHoldingRegister>:

#if MB_FUNC_WRITE_HOLDING_ENABLED > 0

eMBException
eMBFuncWriteHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 8007944:	b580      	push	{r7, lr}
 8007946:	b084      	sub	sp, #16
 8007948:	af00      	add	r7, sp, #0
 800794a:	6078      	str	r0, [r7, #4]
 800794c:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    eMBException    eStatus = MB_EX_NONE;
 800794e:	2300      	movs	r3, #0
 8007950:	73fb      	strb	r3, [r7, #15]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
 8007952:	683b      	ldr	r3, [r7, #0]
 8007954:	881b      	ldrh	r3, [r3, #0]
 8007956:	2b05      	cmp	r3, #5
 8007958:	d122      	bne.n	80079a0 <eMBFuncWriteHoldingRegister+0x5c>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	3301      	adds	r3, #1
 800795e:	781b      	ldrb	r3, [r3, #0]
 8007960:	b29b      	uxth	r3, r3
 8007962:	021b      	lsls	r3, r3, #8
 8007964:	81bb      	strh	r3, [r7, #12]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	3302      	adds	r3, #2
 800796a:	781b      	ldrb	r3, [r3, #0]
 800796c:	b29a      	uxth	r2, r3
 800796e:	89bb      	ldrh	r3, [r7, #12]
 8007970:	4313      	orrs	r3, r2
 8007972:	81bb      	strh	r3, [r7, #12]
        usRegAddress++;
 8007974:	89bb      	ldrh	r3, [r7, #12]
 8007976:	3301      	adds	r3, #1
 8007978:	81bb      	strh	r3, [r7, #12]

        /* Make callback to update the value. */
        eRegStatus = eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF],
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	1cd8      	adds	r0, r3, #3
 800797e:	89b9      	ldrh	r1, [r7, #12]
 8007980:	2301      	movs	r3, #1
 8007982:	2201      	movs	r2, #1
 8007984:	f000 fe4e 	bl	8008624 <eMBRegHoldingCB>
 8007988:	4603      	mov	r3, r0
 800798a:	72fb      	strb	r3, [r7, #11]
                                      usRegAddress, 1, MB_REG_WRITE );

        /* If an error occured convert it into a Modbus exception. */
        if( eRegStatus != MB_ENOERR )
 800798c:	7afb      	ldrb	r3, [r7, #11]
 800798e:	2b00      	cmp	r3, #0
 8007990:	d008      	beq.n	80079a4 <eMBFuncWriteHoldingRegister+0x60>
        {
            eStatus = prveMBError2Exception( eRegStatus );
 8007992:	7afb      	ldrb	r3, [r7, #11]
 8007994:	4618      	mov	r0, r3
 8007996:	f000 fc56 	bl	8008246 <prveMBError2Exception>
 800799a:	4603      	mov	r3, r0
 800799c:	73fb      	strb	r3, [r7, #15]
 800799e:	e001      	b.n	80079a4 <eMBFuncWriteHoldingRegister+0x60>
        }
    }
    else
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80079a0:	2303      	movs	r3, #3
 80079a2:	73fb      	strb	r3, [r7, #15]
    }
    return eStatus;
 80079a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80079a6:	4618      	mov	r0, r3
 80079a8:	3710      	adds	r7, #16
 80079aa:	46bd      	mov	sp, r7
 80079ac:	bd80      	pop	{r7, pc}

080079ae <eMBFuncWriteMultipleHoldingRegister>:
#endif

#if MB_FUNC_WRITE_MULTIPLE_HOLDING_ENABLED > 0
eMBException
eMBFuncWriteMultipleHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 80079ae:	b580      	push	{r7, lr}
 80079b0:	b084      	sub	sp, #16
 80079b2:	af00      	add	r7, sp, #0
 80079b4:	6078      	str	r0, [r7, #4]
 80079b6:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    USHORT          usRegCount;
    UCHAR           ucRegByteCount;

    eMBException    eStatus = MB_EX_NONE;
 80079b8:	2300      	movs	r3, #0
 80079ba:	73fb      	strb	r3, [r7, #15]
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_WRITE_MUL_SIZE_MIN + MB_PDU_SIZE_MIN ) )
 80079bc:	683b      	ldr	r3, [r7, #0]
 80079be:	881b      	ldrh	r3, [r3, #0]
 80079c0:	2b05      	cmp	r3, #5
 80079c2:	d946      	bls.n	8007a52 <eMBFuncWriteMultipleHoldingRegister+0xa4>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	3301      	adds	r3, #1
 80079c8:	781b      	ldrb	r3, [r3, #0]
 80079ca:	b29b      	uxth	r3, r3
 80079cc:	021b      	lsls	r3, r3, #8
 80079ce:	81bb      	strh	r3, [r7, #12]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	3302      	adds	r3, #2
 80079d4:	781b      	ldrb	r3, [r3, #0]
 80079d6:	b29a      	uxth	r2, r3
 80079d8:	89bb      	ldrh	r3, [r7, #12]
 80079da:	4313      	orrs	r3, r2
 80079dc:	81bb      	strh	r3, [r7, #12]
        usRegAddress++;
 80079de:	89bb      	ldrh	r3, [r7, #12]
 80079e0:	3301      	adds	r3, #1
 80079e2:	81bb      	strh	r3, [r7, #12]

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_REGCNT_OFF] << 8 );
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	3303      	adds	r3, #3
 80079e8:	781b      	ldrb	r3, [r3, #0]
 80079ea:	b29b      	uxth	r3, r3
 80079ec:	021b      	lsls	r3, r3, #8
 80079ee:	817b      	strh	r3, [r7, #10]
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_REGCNT_OFF + 1] );
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	3304      	adds	r3, #4
 80079f4:	781b      	ldrb	r3, [r3, #0]
 80079f6:	b29a      	uxth	r2, r3
 80079f8:	897b      	ldrh	r3, [r7, #10]
 80079fa:	4313      	orrs	r3, r2
 80079fc:	817b      	strh	r3, [r7, #10]

        ucRegByteCount = pucFrame[MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF];
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	795b      	ldrb	r3, [r3, #5]
 8007a02:	727b      	strb	r3, [r7, #9]

        if( ( usRegCount >= 1 ) &&
 8007a04:	897b      	ldrh	r3, [r7, #10]
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d020      	beq.n	8007a4c <eMBFuncWriteMultipleHoldingRegister+0x9e>
 8007a0a:	897b      	ldrh	r3, [r7, #10]
 8007a0c:	2b78      	cmp	r3, #120	; 0x78
 8007a0e:	d81d      	bhi.n	8007a4c <eMBFuncWriteMultipleHoldingRegister+0x9e>
            ( usRegCount <= MB_PDU_FUNC_WRITE_MUL_REGCNT_MAX ) &&
            ( ucRegByteCount == ( UCHAR ) ( 2 * usRegCount ) ) )
 8007a10:	897b      	ldrh	r3, [r7, #10]
 8007a12:	b2db      	uxtb	r3, r3
 8007a14:	005b      	lsls	r3, r3, #1
 8007a16:	b2db      	uxtb	r3, r3
            ( usRegCount <= MB_PDU_FUNC_WRITE_MUL_REGCNT_MAX ) &&
 8007a18:	7a7a      	ldrb	r2, [r7, #9]
 8007a1a:	429a      	cmp	r2, r3
 8007a1c:	d116      	bne.n	8007a4c <eMBFuncWriteMultipleHoldingRegister+0x9e>
        {
            /* Make callback to update the register values. */
            eRegStatus =
                eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_WRITE_MUL_VALUES_OFF],
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	1d98      	adds	r0, r3, #6
 8007a22:	897a      	ldrh	r2, [r7, #10]
 8007a24:	89b9      	ldrh	r1, [r7, #12]
 8007a26:	2301      	movs	r3, #1
 8007a28:	f000 fdfc 	bl	8008624 <eMBRegHoldingCB>
 8007a2c:	4603      	mov	r3, r0
 8007a2e:	723b      	strb	r3, [r7, #8]
                                 usRegAddress, usRegCount, MB_REG_WRITE );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 8007a30:	7a3b      	ldrb	r3, [r7, #8]
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d006      	beq.n	8007a44 <eMBFuncWriteMultipleHoldingRegister+0x96>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 8007a36:	7a3b      	ldrb	r3, [r7, #8]
 8007a38:	4618      	mov	r0, r3
 8007a3a:	f000 fc04 	bl	8008246 <prveMBError2Exception>
 8007a3e:	4603      	mov	r3, r0
 8007a40:	73fb      	strb	r3, [r7, #15]
            if( eRegStatus != MB_ENOERR )
 8007a42:	e008      	b.n	8007a56 <eMBFuncWriteMultipleHoldingRegister+0xa8>
            {
                /* The response contains the function code, the starting
                 * address and the quantity of registers. We reuse the
                 * old values in the buffer because they are still valid.
                 */
                *usLen = MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF;
 8007a44:	683b      	ldr	r3, [r7, #0]
 8007a46:	2205      	movs	r2, #5
 8007a48:	801a      	strh	r2, [r3, #0]
            if( eRegStatus != MB_ENOERR )
 8007a4a:	e004      	b.n	8007a56 <eMBFuncWriteMultipleHoldingRegister+0xa8>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8007a4c:	2303      	movs	r3, #3
 8007a4e:	73fb      	strb	r3, [r7, #15]
 8007a50:	e001      	b.n	8007a56 <eMBFuncWriteMultipleHoldingRegister+0xa8>
        }
    }
    else
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8007a52:	2303      	movs	r3, #3
 8007a54:	73fb      	strb	r3, [r7, #15]
    }
    return eStatus;
 8007a56:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a58:	4618      	mov	r0, r3
 8007a5a:	3710      	adds	r7, #16
 8007a5c:	46bd      	mov	sp, r7
 8007a5e:	bd80      	pop	{r7, pc}

08007a60 <eMBFuncReadHoldingRegister>:

#if MB_FUNC_READ_HOLDING_ENABLED > 0

eMBException
eMBFuncReadHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 8007a60:	b580      	push	{r7, lr}
 8007a62:	b086      	sub	sp, #24
 8007a64:	af00      	add	r7, sp, #0
 8007a66:	6078      	str	r0, [r7, #4]
 8007a68:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    USHORT          usRegCount;
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
 8007a6a:	2300      	movs	r3, #0
 8007a6c:	75fb      	strb	r3, [r7, #23]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 8007a6e:	683b      	ldr	r3, [r7, #0]
 8007a70:	881b      	ldrh	r3, [r3, #0]
 8007a72:	2b05      	cmp	r3, #5
 8007a74:	d15f      	bne.n	8007b36 <eMBFuncReadHoldingRegister+0xd6>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	3301      	adds	r3, #1
 8007a7a:	781b      	ldrb	r3, [r3, #0]
 8007a7c:	b29b      	uxth	r3, r3
 8007a7e:	021b      	lsls	r3, r3, #8
 8007a80:	82bb      	strh	r3, [r7, #20]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	3302      	adds	r3, #2
 8007a86:	781b      	ldrb	r3, [r3, #0]
 8007a88:	b29a      	uxth	r2, r3
 8007a8a:	8abb      	ldrh	r3, [r7, #20]
 8007a8c:	4313      	orrs	r3, r2
 8007a8e:	82bb      	strh	r3, [r7, #20]
        usRegAddress++;
 8007a90:	8abb      	ldrh	r3, [r7, #20]
 8007a92:	3301      	adds	r3, #1
 8007a94:	82bb      	strh	r3, [r7, #20]

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF] << 8 );
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	3303      	adds	r3, #3
 8007a9a:	781b      	ldrb	r3, [r3, #0]
 8007a9c:	b29b      	uxth	r3, r3
 8007a9e:	021b      	lsls	r3, r3, #8
 8007aa0:	827b      	strh	r3, [r7, #18]
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF + 1] );
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	3304      	adds	r3, #4
 8007aa6:	781b      	ldrb	r3, [r3, #0]
 8007aa8:	b29a      	uxth	r2, r3
 8007aaa:	8a7b      	ldrh	r3, [r7, #18]
 8007aac:	4313      	orrs	r3, r2
 8007aae:	827b      	strh	r3, [r7, #18]

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception.
         */
        if( ( usRegCount >= 1 ) && ( usRegCount <= MB_PDU_FUNC_READ_REGCNT_MAX ) )
 8007ab0:	8a7b      	ldrh	r3, [r7, #18]
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d03c      	beq.n	8007b30 <eMBFuncReadHoldingRegister+0xd0>
 8007ab6:	8a7b      	ldrh	r3, [r7, #18]
 8007ab8:	2b7d      	cmp	r3, #125	; 0x7d
 8007aba:	d839      	bhi.n	8007b30 <eMBFuncReadHoldingRegister+0xd0>
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	60fb      	str	r3, [r7, #12]
            *usLen = MB_PDU_FUNC_OFF;
 8007ac0:	683b      	ldr	r3, [r7, #0]
 8007ac2:	2200      	movs	r2, #0
 8007ac4:	801a      	strh	r2, [r3, #0]

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_HOLDING_REGISTER;
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	1c5a      	adds	r2, r3, #1
 8007aca:	60fa      	str	r2, [r7, #12]
 8007acc:	2203      	movs	r2, #3
 8007ace:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 8007ad0:	683b      	ldr	r3, [r7, #0]
 8007ad2:	881b      	ldrh	r3, [r3, #0]
 8007ad4:	3301      	adds	r3, #1
 8007ad6:	b29a      	uxth	r2, r3
 8007ad8:	683b      	ldr	r3, [r7, #0]
 8007ada:	801a      	strh	r2, [r3, #0]

            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR ) ( usRegCount * 2 );
 8007adc:	8a7b      	ldrh	r3, [r7, #18]
 8007ade:	b2da      	uxtb	r2, r3
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	1c59      	adds	r1, r3, #1
 8007ae4:	60f9      	str	r1, [r7, #12]
 8007ae6:	0052      	lsls	r2, r2, #1
 8007ae8:	b2d2      	uxtb	r2, r2
 8007aea:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 8007aec:	683b      	ldr	r3, [r7, #0]
 8007aee:	881b      	ldrh	r3, [r3, #0]
 8007af0:	3301      	adds	r3, #1
 8007af2:	b29a      	uxth	r2, r3
 8007af4:	683b      	ldr	r3, [r7, #0]
 8007af6:	801a      	strh	r2, [r3, #0]

            /* Make callback to fill the buffer. */
            eRegStatus = eMBRegHoldingCB( pucFrameCur, usRegAddress, usRegCount, MB_REG_READ );
 8007af8:	8a7a      	ldrh	r2, [r7, #18]
 8007afa:	8ab9      	ldrh	r1, [r7, #20]
 8007afc:	2300      	movs	r3, #0
 8007afe:	68f8      	ldr	r0, [r7, #12]
 8007b00:	f000 fd90 	bl	8008624 <eMBRegHoldingCB>
 8007b04:	4603      	mov	r3, r0
 8007b06:	72fb      	strb	r3, [r7, #11]
            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 8007b08:	7afb      	ldrb	r3, [r7, #11]
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d006      	beq.n	8007b1c <eMBFuncReadHoldingRegister+0xbc>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 8007b0e:	7afb      	ldrb	r3, [r7, #11]
 8007b10:	4618      	mov	r0, r3
 8007b12:	f000 fb98 	bl	8008246 <prveMBError2Exception>
 8007b16:	4603      	mov	r3, r0
 8007b18:	75fb      	strb	r3, [r7, #23]
            if( eRegStatus != MB_ENOERR )
 8007b1a:	e00e      	b.n	8007b3a <eMBFuncReadHoldingRegister+0xda>
            }
            else
            {
                *usLen += usRegCount * 2;
 8007b1c:	683b      	ldr	r3, [r7, #0]
 8007b1e:	881a      	ldrh	r2, [r3, #0]
 8007b20:	8a7b      	ldrh	r3, [r7, #18]
 8007b22:	005b      	lsls	r3, r3, #1
 8007b24:	b29b      	uxth	r3, r3
 8007b26:	4413      	add	r3, r2
 8007b28:	b29a      	uxth	r2, r3
 8007b2a:	683b      	ldr	r3, [r7, #0]
 8007b2c:	801a      	strh	r2, [r3, #0]
            if( eRegStatus != MB_ENOERR )
 8007b2e:	e004      	b.n	8007b3a <eMBFuncReadHoldingRegister+0xda>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8007b30:	2303      	movs	r3, #3
 8007b32:	75fb      	strb	r3, [r7, #23]
 8007b34:	e001      	b.n	8007b3a <eMBFuncReadHoldingRegister+0xda>
        }
    }
    else
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8007b36:	2303      	movs	r3, #3
 8007b38:	75fb      	strb	r3, [r7, #23]
    }
    return eStatus;
 8007b3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b3c:	4618      	mov	r0, r3
 8007b3e:	3718      	adds	r7, #24
 8007b40:	46bd      	mov	sp, r7
 8007b42:	bd80      	pop	{r7, pc}

08007b44 <eMBFuncReadWriteMultipleHoldingRegister>:

#if MB_FUNC_READWRITE_HOLDING_ENABLED > 0

eMBException
eMBFuncReadWriteMultipleHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 8007b44:	b580      	push	{r7, lr}
 8007b46:	b086      	sub	sp, #24
 8007b48:	af00      	add	r7, sp, #0
 8007b4a:	6078      	str	r0, [r7, #4]
 8007b4c:	6039      	str	r1, [r7, #0]
    USHORT          usRegWriteAddress;
    USHORT          usRegWriteCount;
    UCHAR           ucRegWriteByteCount;
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
 8007b4e:	2300      	movs	r3, #0
 8007b50:	75fb      	strb	r3, [r7, #23]
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_READWRITE_SIZE_MIN + MB_PDU_SIZE_MIN ) )
 8007b52:	683b      	ldr	r3, [r7, #0]
 8007b54:	881b      	ldrh	r3, [r3, #0]
 8007b56:	2b09      	cmp	r3, #9
 8007b58:	f240 8099 	bls.w	8007c8e <eMBFuncReadWriteMultipleHoldingRegister+0x14a>
    {
        usRegReadAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF] << 8U );
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	3301      	adds	r3, #1
 8007b60:	781b      	ldrb	r3, [r3, #0]
 8007b62:	b29b      	uxth	r3, r3
 8007b64:	021b      	lsls	r3, r3, #8
 8007b66:	82bb      	strh	r3, [r7, #20]
        usRegReadAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF + 1] );
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	3302      	adds	r3, #2
 8007b6c:	781b      	ldrb	r3, [r3, #0]
 8007b6e:	b29a      	uxth	r2, r3
 8007b70:	8abb      	ldrh	r3, [r7, #20]
 8007b72:	4313      	orrs	r3, r2
 8007b74:	82bb      	strh	r3, [r7, #20]
        usRegReadAddress++;
 8007b76:	8abb      	ldrh	r3, [r7, #20]
 8007b78:	3301      	adds	r3, #1
 8007b7a:	82bb      	strh	r3, [r7, #20]

        usRegReadCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF] << 8U );
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	3303      	adds	r3, #3
 8007b80:	781b      	ldrb	r3, [r3, #0]
 8007b82:	b29b      	uxth	r3, r3
 8007b84:	021b      	lsls	r3, r3, #8
 8007b86:	827b      	strh	r3, [r7, #18]
        usRegReadCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF + 1] );
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	3304      	adds	r3, #4
 8007b8c:	781b      	ldrb	r3, [r3, #0]
 8007b8e:	b29a      	uxth	r2, r3
 8007b90:	8a7b      	ldrh	r3, [r7, #18]
 8007b92:	4313      	orrs	r3, r2
 8007b94:	827b      	strh	r3, [r7, #18]

        usRegWriteAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF] << 8U );
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	3305      	adds	r3, #5
 8007b9a:	781b      	ldrb	r3, [r3, #0]
 8007b9c:	b29b      	uxth	r3, r3
 8007b9e:	021b      	lsls	r3, r3, #8
 8007ba0:	823b      	strh	r3, [r7, #16]
        usRegWriteAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF + 1] );
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	3306      	adds	r3, #6
 8007ba6:	781b      	ldrb	r3, [r3, #0]
 8007ba8:	b29a      	uxth	r2, r3
 8007baa:	8a3b      	ldrh	r3, [r7, #16]
 8007bac:	4313      	orrs	r3, r2
 8007bae:	823b      	strh	r3, [r7, #16]
        usRegWriteAddress++;
 8007bb0:	8a3b      	ldrh	r3, [r7, #16]
 8007bb2:	3301      	adds	r3, #1
 8007bb4:	823b      	strh	r3, [r7, #16]

        usRegWriteCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF] << 8U );
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	3307      	adds	r3, #7
 8007bba:	781b      	ldrb	r3, [r3, #0]
 8007bbc:	b29b      	uxth	r3, r3
 8007bbe:	021b      	lsls	r3, r3, #8
 8007bc0:	81fb      	strh	r3, [r7, #14]
        usRegWriteCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF + 1] );
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	3308      	adds	r3, #8
 8007bc6:	781b      	ldrb	r3, [r3, #0]
 8007bc8:	b29a      	uxth	r2, r3
 8007bca:	89fb      	ldrh	r3, [r7, #14]
 8007bcc:	4313      	orrs	r3, r2
 8007bce:	81fb      	strh	r3, [r7, #14]

        ucRegWriteByteCount = pucFrame[MB_PDU_FUNC_READWRITE_BYTECNT_OFF];
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	7a5b      	ldrb	r3, [r3, #9]
 8007bd4:	737b      	strb	r3, [r7, #13]

        if( ( usRegReadCount >= 1 ) && ( usRegReadCount <= 0x7D ) &&
 8007bd6:	8a7b      	ldrh	r3, [r7, #18]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d056      	beq.n	8007c8a <eMBFuncReadWriteMultipleHoldingRegister+0x146>
 8007bdc:	8a7b      	ldrh	r3, [r7, #18]
 8007bde:	2b7d      	cmp	r3, #125	; 0x7d
 8007be0:	d853      	bhi.n	8007c8a <eMBFuncReadWriteMultipleHoldingRegister+0x146>
 8007be2:	89fb      	ldrh	r3, [r7, #14]
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d050      	beq.n	8007c8a <eMBFuncReadWriteMultipleHoldingRegister+0x146>
            ( usRegWriteCount >= 1 ) && ( usRegWriteCount <= 0x79 ) &&
 8007be8:	89fb      	ldrh	r3, [r7, #14]
 8007bea:	2b79      	cmp	r3, #121	; 0x79
 8007bec:	d84d      	bhi.n	8007c8a <eMBFuncReadWriteMultipleHoldingRegister+0x146>
            ( ( 2 * usRegWriteCount ) == ucRegWriteByteCount ) )
 8007bee:	89fb      	ldrh	r3, [r7, #14]
 8007bf0:	005a      	lsls	r2, r3, #1
 8007bf2:	7b7b      	ldrb	r3, [r7, #13]
            ( usRegWriteCount >= 1 ) && ( usRegWriteCount <= 0x79 ) &&
 8007bf4:	429a      	cmp	r2, r3
 8007bf6:	d148      	bne.n	8007c8a <eMBFuncReadWriteMultipleHoldingRegister+0x146>
        {
            /* Make callback to update the register values. */
            eRegStatus = eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_READWRITE_WRITE_VALUES_OFF],
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	f103 000a 	add.w	r0, r3, #10
 8007bfe:	89fa      	ldrh	r2, [r7, #14]
 8007c00:	8a39      	ldrh	r1, [r7, #16]
 8007c02:	2301      	movs	r3, #1
 8007c04:	f000 fd0e 	bl	8008624 <eMBRegHoldingCB>
 8007c08:	4603      	mov	r3, r0
 8007c0a:	75bb      	strb	r3, [r7, #22]
                                          usRegWriteAddress, usRegWriteCount, MB_REG_WRITE );

            if( eRegStatus == MB_ENOERR )
 8007c0c:	7dbb      	ldrb	r3, [r7, #22]
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d131      	bne.n	8007c76 <eMBFuncReadWriteMultipleHoldingRegister+0x132>
            {
                /* Set the current PDU data pointer to the beginning. */
                pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	60bb      	str	r3, [r7, #8]
                *usLen = MB_PDU_FUNC_OFF;
 8007c16:	683b      	ldr	r3, [r7, #0]
 8007c18:	2200      	movs	r2, #0
 8007c1a:	801a      	strh	r2, [r3, #0]

                /* First byte contains the function code. */
                *pucFrameCur++ = MB_FUNC_READWRITE_MULTIPLE_REGISTERS;
 8007c1c:	68bb      	ldr	r3, [r7, #8]
 8007c1e:	1c5a      	adds	r2, r3, #1
 8007c20:	60ba      	str	r2, [r7, #8]
 8007c22:	2217      	movs	r2, #23
 8007c24:	701a      	strb	r2, [r3, #0]
                *usLen += 1;
 8007c26:	683b      	ldr	r3, [r7, #0]
 8007c28:	881b      	ldrh	r3, [r3, #0]
 8007c2a:	3301      	adds	r3, #1
 8007c2c:	b29a      	uxth	r2, r3
 8007c2e:	683b      	ldr	r3, [r7, #0]
 8007c30:	801a      	strh	r2, [r3, #0]

                /* Second byte in the response contain the number of bytes. */
                *pucFrameCur++ = ( UCHAR ) ( usRegReadCount * 2 );
 8007c32:	8a7b      	ldrh	r3, [r7, #18]
 8007c34:	b2da      	uxtb	r2, r3
 8007c36:	68bb      	ldr	r3, [r7, #8]
 8007c38:	1c59      	adds	r1, r3, #1
 8007c3a:	60b9      	str	r1, [r7, #8]
 8007c3c:	0052      	lsls	r2, r2, #1
 8007c3e:	b2d2      	uxtb	r2, r2
 8007c40:	701a      	strb	r2, [r3, #0]
                *usLen += 1;
 8007c42:	683b      	ldr	r3, [r7, #0]
 8007c44:	881b      	ldrh	r3, [r3, #0]
 8007c46:	3301      	adds	r3, #1
 8007c48:	b29a      	uxth	r2, r3
 8007c4a:	683b      	ldr	r3, [r7, #0]
 8007c4c:	801a      	strh	r2, [r3, #0]

                /* Make the read callback. */
                eRegStatus =
                    eMBRegHoldingCB( pucFrameCur, usRegReadAddress, usRegReadCount, MB_REG_READ );
 8007c4e:	8a7a      	ldrh	r2, [r7, #18]
 8007c50:	8ab9      	ldrh	r1, [r7, #20]
 8007c52:	2300      	movs	r3, #0
 8007c54:	68b8      	ldr	r0, [r7, #8]
 8007c56:	f000 fce5 	bl	8008624 <eMBRegHoldingCB>
 8007c5a:	4603      	mov	r3, r0
 8007c5c:	75bb      	strb	r3, [r7, #22]
                if( eRegStatus == MB_ENOERR )
 8007c5e:	7dbb      	ldrb	r3, [r7, #22]
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d108      	bne.n	8007c76 <eMBFuncReadWriteMultipleHoldingRegister+0x132>
                {
                    *usLen += 2 * usRegReadCount;
 8007c64:	683b      	ldr	r3, [r7, #0]
 8007c66:	881a      	ldrh	r2, [r3, #0]
 8007c68:	8a7b      	ldrh	r3, [r7, #18]
 8007c6a:	005b      	lsls	r3, r3, #1
 8007c6c:	b29b      	uxth	r3, r3
 8007c6e:	4413      	add	r3, r2
 8007c70:	b29a      	uxth	r2, r3
 8007c72:	683b      	ldr	r3, [r7, #0]
 8007c74:	801a      	strh	r2, [r3, #0]
                }
            }
            if( eRegStatus != MB_ENOERR )
 8007c76:	7dbb      	ldrb	r3, [r7, #22]
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d008      	beq.n	8007c8e <eMBFuncReadWriteMultipleHoldingRegister+0x14a>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 8007c7c:	7dbb      	ldrb	r3, [r7, #22]
 8007c7e:	4618      	mov	r0, r3
 8007c80:	f000 fae1 	bl	8008246 <prveMBError2Exception>
 8007c84:	4603      	mov	r3, r0
 8007c86:	75fb      	strb	r3, [r7, #23]
            if( eRegStatus != MB_ENOERR )
 8007c88:	e001      	b.n	8007c8e <eMBFuncReadWriteMultipleHoldingRegister+0x14a>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8007c8a:	2303      	movs	r3, #3
 8007c8c:	75fb      	strb	r3, [r7, #23]
        }
    }
    return eStatus;
 8007c8e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c90:	4618      	mov	r0, r3
 8007c92:	3718      	adds	r7, #24
 8007c94:	46bd      	mov	sp, r7
 8007c96:	bd80      	pop	{r7, pc}

08007c98 <eMBFuncReadInputRegister>:
/* ----------------------- Start implementation -----------------------------*/
#if MB_FUNC_READ_INPUT_ENABLED > 0

eMBException
eMBFuncReadInputRegister( UCHAR * pucFrame, USHORT * usLen )
{
 8007c98:	b580      	push	{r7, lr}
 8007c9a:	b086      	sub	sp, #24
 8007c9c:	af00      	add	r7, sp, #0
 8007c9e:	6078      	str	r0, [r7, #4]
 8007ca0:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    USHORT          usRegCount;
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
 8007ca2:	2300      	movs	r3, #0
 8007ca4:	75fb      	strb	r3, [r7, #23]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 8007ca6:	683b      	ldr	r3, [r7, #0]
 8007ca8:	881b      	ldrh	r3, [r3, #0]
 8007caa:	2b05      	cmp	r3, #5
 8007cac:	d15f      	bne.n	8007d6e <eMBFuncReadInputRegister+0xd6>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	3301      	adds	r3, #1
 8007cb2:	781b      	ldrb	r3, [r3, #0]
 8007cb4:	b29b      	uxth	r3, r3
 8007cb6:	021b      	lsls	r3, r3, #8
 8007cb8:	82bb      	strh	r3, [r7, #20]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	3302      	adds	r3, #2
 8007cbe:	781b      	ldrb	r3, [r3, #0]
 8007cc0:	b29a      	uxth	r2, r3
 8007cc2:	8abb      	ldrh	r3, [r7, #20]
 8007cc4:	4313      	orrs	r3, r2
 8007cc6:	82bb      	strh	r3, [r7, #20]
        usRegAddress++;
 8007cc8:	8abb      	ldrh	r3, [r7, #20]
 8007cca:	3301      	adds	r3, #1
 8007ccc:	82bb      	strh	r3, [r7, #20]

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF] << 8 );
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	3303      	adds	r3, #3
 8007cd2:	781b      	ldrb	r3, [r3, #0]
 8007cd4:	b29b      	uxth	r3, r3
 8007cd6:	021b      	lsls	r3, r3, #8
 8007cd8:	827b      	strh	r3, [r7, #18]
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF + 1] );
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	3304      	adds	r3, #4
 8007cde:	781b      	ldrb	r3, [r3, #0]
 8007ce0:	b29a      	uxth	r2, r3
 8007ce2:	8a7b      	ldrh	r3, [r7, #18]
 8007ce4:	4313      	orrs	r3, r2
 8007ce6:	827b      	strh	r3, [r7, #18]

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception.
         */
        if( ( usRegCount >= 1 )
 8007ce8:	8a7b      	ldrh	r3, [r7, #18]
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d03c      	beq.n	8007d68 <eMBFuncReadInputRegister+0xd0>
            && ( usRegCount < MB_PDU_FUNC_READ_REGCNT_MAX ) )
 8007cee:	8a7b      	ldrh	r3, [r7, #18]
 8007cf0:	2b7c      	cmp	r3, #124	; 0x7c
 8007cf2:	d839      	bhi.n	8007d68 <eMBFuncReadInputRegister+0xd0>
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	60fb      	str	r3, [r7, #12]
            *usLen = MB_PDU_FUNC_OFF;
 8007cf8:	683b      	ldr	r3, [r7, #0]
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	801a      	strh	r2, [r3, #0]

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_INPUT_REGISTER;
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	1c5a      	adds	r2, r3, #1
 8007d02:	60fa      	str	r2, [r7, #12]
 8007d04:	2204      	movs	r2, #4
 8007d06:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 8007d08:	683b      	ldr	r3, [r7, #0]
 8007d0a:	881b      	ldrh	r3, [r3, #0]
 8007d0c:	3301      	adds	r3, #1
 8007d0e:	b29a      	uxth	r2, r3
 8007d10:	683b      	ldr	r3, [r7, #0]
 8007d12:	801a      	strh	r2, [r3, #0]

            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR )( usRegCount * 2 );
 8007d14:	8a7b      	ldrh	r3, [r7, #18]
 8007d16:	b2da      	uxtb	r2, r3
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	1c59      	adds	r1, r3, #1
 8007d1c:	60f9      	str	r1, [r7, #12]
 8007d1e:	0052      	lsls	r2, r2, #1
 8007d20:	b2d2      	uxtb	r2, r2
 8007d22:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 8007d24:	683b      	ldr	r3, [r7, #0]
 8007d26:	881b      	ldrh	r3, [r3, #0]
 8007d28:	3301      	adds	r3, #1
 8007d2a:	b29a      	uxth	r2, r3
 8007d2c:	683b      	ldr	r3, [r7, #0]
 8007d2e:	801a      	strh	r2, [r3, #0]

            eRegStatus =
                eMBRegInputCB( pucFrameCur, usRegAddress, usRegCount );
 8007d30:	8a7a      	ldrh	r2, [r7, #18]
 8007d32:	8abb      	ldrh	r3, [r7, #20]
 8007d34:	4619      	mov	r1, r3
 8007d36:	68f8      	ldr	r0, [r7, #12]
 8007d38:	f000 fc22 	bl	8008580 <eMBRegInputCB>
 8007d3c:	4603      	mov	r3, r0
 8007d3e:	72fb      	strb	r3, [r7, #11]

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 8007d40:	7afb      	ldrb	r3, [r7, #11]
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d006      	beq.n	8007d54 <eMBFuncReadInputRegister+0xbc>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 8007d46:	7afb      	ldrb	r3, [r7, #11]
 8007d48:	4618      	mov	r0, r3
 8007d4a:	f000 fa7c 	bl	8008246 <prveMBError2Exception>
 8007d4e:	4603      	mov	r3, r0
 8007d50:	75fb      	strb	r3, [r7, #23]
            if( eRegStatus != MB_ENOERR )
 8007d52:	e00e      	b.n	8007d72 <eMBFuncReadInputRegister+0xda>
            }
            else
            {
                *usLen += usRegCount * 2;
 8007d54:	683b      	ldr	r3, [r7, #0]
 8007d56:	881a      	ldrh	r2, [r3, #0]
 8007d58:	8a7b      	ldrh	r3, [r7, #18]
 8007d5a:	005b      	lsls	r3, r3, #1
 8007d5c:	b29b      	uxth	r3, r3
 8007d5e:	4413      	add	r3, r2
 8007d60:	b29a      	uxth	r2, r3
 8007d62:	683b      	ldr	r3, [r7, #0]
 8007d64:	801a      	strh	r2, [r3, #0]
            if( eRegStatus != MB_ENOERR )
 8007d66:	e004      	b.n	8007d72 <eMBFuncReadInputRegister+0xda>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8007d68:	2303      	movs	r3, #3
 8007d6a:	75fb      	strb	r3, [r7, #23]
 8007d6c:	e001      	b.n	8007d72 <eMBFuncReadInputRegister+0xda>
    }
    else
    {
        /* Can't be a valid read input register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8007d6e:	2303      	movs	r3, #3
 8007d70:	75fb      	strb	r3, [r7, #23]
    }
    return eStatus;
 8007d72:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d74:	4618      	mov	r0, r3
 8007d76:	3718      	adds	r7, #24
 8007d78:	46bd      	mov	sp, r7
 8007d7a:	bd80      	pop	{r7, pc}

08007d7c <eMBFuncReportSlaveID>:
    return eStatus;
}

eMBException
eMBFuncReportSlaveID( UCHAR * pucFrame, USHORT * usLen )
{
 8007d7c:	b580      	push	{r7, lr}
 8007d7e:	b082      	sub	sp, #8
 8007d80:	af00      	add	r7, sp, #0
 8007d82:	6078      	str	r0, [r7, #4]
 8007d84:	6039      	str	r1, [r7, #0]
    memcpy( &pucFrame[MB_PDU_DATA_OFF], &ucMBSlaveID[0], ( size_t )usMBSlaveIDLen );
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	3301      	adds	r3, #1
 8007d8a:	4a08      	ldr	r2, [pc, #32]	; (8007dac <eMBFuncReportSlaveID+0x30>)
 8007d8c:	8812      	ldrh	r2, [r2, #0]
 8007d8e:	4908      	ldr	r1, [pc, #32]	; (8007db0 <eMBFuncReportSlaveID+0x34>)
 8007d90:	4618      	mov	r0, r3
 8007d92:	f003 febf 	bl	800bb14 <memcpy>
    *usLen = ( USHORT )( MB_PDU_DATA_OFF + usMBSlaveIDLen );
 8007d96:	4b05      	ldr	r3, [pc, #20]	; (8007dac <eMBFuncReportSlaveID+0x30>)
 8007d98:	881b      	ldrh	r3, [r3, #0]
 8007d9a:	3301      	adds	r3, #1
 8007d9c:	b29a      	uxth	r2, r3
 8007d9e:	683b      	ldr	r3, [r7, #0]
 8007da0:	801a      	strh	r2, [r3, #0]
    return MB_EX_NONE;
 8007da2:	2300      	movs	r3, #0
}
 8007da4:	4618      	mov	r0, r3
 8007da6:	3708      	adds	r7, #8
 8007da8:	46bd      	mov	sp, r7
 8007daa:	bd80      	pop	{r7, pc}
 8007dac:	200016f8 	.word	0x200016f8
 8007db0:	200016d8 	.word	0x200016d8

08007db4 <eMBRTUInit>:
static volatile USHORT usRcvBufferPos;

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBRTUInit( UCHAR ucSlaveAddress, UCHAR ucPort, ULONG ulBaudRate, eMBParity eParity )
{
 8007db4:	b580      	push	{r7, lr}
 8007db6:	b084      	sub	sp, #16
 8007db8:	af00      	add	r7, sp, #0
 8007dba:	603a      	str	r2, [r7, #0]
 8007dbc:	461a      	mov	r2, r3
 8007dbe:	4603      	mov	r3, r0
 8007dc0:	71fb      	strb	r3, [r7, #7]
 8007dc2:	460b      	mov	r3, r1
 8007dc4:	71bb      	strb	r3, [r7, #6]
 8007dc6:	4613      	mov	r3, r2
 8007dc8:	717b      	strb	r3, [r7, #5]
    eMBErrorCode    eStatus = MB_ENOERR;
 8007dca:	2300      	movs	r3, #0
 8007dcc:	73fb      	strb	r3, [r7, #15]
    ULONG           usTimerT35_50us;

    ( void )ucSlaveAddress;
    ENTER_CRITICAL_SECTION(  );
 8007dce:	f000 fa5b 	bl	8008288 <EnterCriticalSection>

    /* Modbus RTU uses 8 Databits. */
    if( xMBPortSerialInit( ucPort, ulBaudRate, 8, eParity ) != TRUE )
 8007dd2:	797b      	ldrb	r3, [r7, #5]
 8007dd4:	79b8      	ldrb	r0, [r7, #6]
 8007dd6:	2208      	movs	r2, #8
 8007dd8:	6839      	ldr	r1, [r7, #0]
 8007dda:	f000 fb17 	bl	800840c <xMBPortSerialInit>
 8007dde:	4603      	mov	r3, r0
 8007de0:	2b01      	cmp	r3, #1
 8007de2:	d002      	beq.n	8007dea <eMBRTUInit+0x36>
    {
        eStatus = MB_EPORTERR;
 8007de4:	2303      	movs	r3, #3
 8007de6:	73fb      	strb	r3, [r7, #15]
 8007de8:	e00b      	b.n	8007e02 <eMBRTUInit+0x4e>
        /* If baudrate > 19200 then we should use the fixed timer values
         * t35 = 1750us. Otherwise t35 must be 3.5 times the character time.
         */
       // if( ulBaudRate > 19200 )
      //  {
            usTimerT35_50us = 35;       /* 1800us. */
 8007dea:	2323      	movs	r3, #35	; 0x23
 8007dec:	60bb      	str	r3, [r7, #8]
             * The reload for t3.5 is 1.5 times this value and similary
             * for t3.5.
             */
          //  usTimerT35_50us = (19607 ) / ( ulBaudRate/11 );
      //  }
        if( xMBPortTimersInit( ( USHORT ) usTimerT35_50us ) != TRUE )
 8007dee:	68bb      	ldr	r3, [r7, #8]
 8007df0:	b29b      	uxth	r3, r3
 8007df2:	4618      	mov	r0, r3
 8007df4:	f000 fbaa 	bl	800854c <xMBPortTimersInit>
 8007df8:	4603      	mov	r3, r0
 8007dfa:	2b01      	cmp	r3, #1
 8007dfc:	d001      	beq.n	8007e02 <eMBRTUInit+0x4e>
        {
            eStatus = MB_EPORTERR;
 8007dfe:	2303      	movs	r3, #3
 8007e00:	73fb      	strb	r3, [r7, #15]
        }
    }
    EXIT_CRITICAL_SECTION(  );
 8007e02:	f000 fa47 	bl	8008294 <ExitCriticalSection>

    return eStatus;
 8007e06:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e08:	4618      	mov	r0, r3
 8007e0a:	3710      	adds	r7, #16
 8007e0c:	46bd      	mov	sp, r7
 8007e0e:	bd80      	pop	{r7, pc}

08007e10 <eMBRTUStart>:

void
eMBRTUStart( void )
{
 8007e10:	b580      	push	{r7, lr}
 8007e12:	af00      	add	r7, sp, #0
    ENTER_CRITICAL_SECTION(  );
 8007e14:	f000 fa38 	bl	8008288 <EnterCriticalSection>
    /* Initially the receiver is in the state STATE_RX_INIT. we start
     * the timer and if no character is received within t3.5 we change
     * to STATE_RX_IDLE. This makes sure that we delay startup of the
     * modbus protocol stack until the bus is free.
     */
    eRcvState = STATE_RX_INIT;
 8007e18:	4b06      	ldr	r3, [pc, #24]	; (8007e34 <eMBRTUStart+0x24>)
 8007e1a:	2200      	movs	r2, #0
 8007e1c:	701a      	strb	r2, [r3, #0]
    vMBPortSerialEnable( TRUE, FALSE );
 8007e1e:	2100      	movs	r1, #0
 8007e20:	2001      	movs	r0, #1
 8007e22:	f000 fb33 	bl	800848c <vMBPortSerialEnable>
    vMBPortTimersEnable(  );
 8007e26:	f000 fb9f 	bl	8008568 <vMBPortTimersEnable>

    EXIT_CRITICAL_SECTION(  );
 8007e2a:	f000 fa33 	bl	8008294 <ExitCriticalSection>
}
 8007e2e:	bf00      	nop
 8007e30:	bd80      	pop	{r7, pc}
 8007e32:	bf00      	nop
 8007e34:	200016fb 	.word	0x200016fb

08007e38 <eMBRTUStop>:

void
eMBRTUStop( void )
{
 8007e38:	b580      	push	{r7, lr}
 8007e3a:	af00      	add	r7, sp, #0
    ENTER_CRITICAL_SECTION(  );
 8007e3c:	f000 fa24 	bl	8008288 <EnterCriticalSection>
    vMBPortSerialEnable( FALSE, FALSE );
 8007e40:	2100      	movs	r1, #0
 8007e42:	2000      	movs	r0, #0
 8007e44:	f000 fb22 	bl	800848c <vMBPortSerialEnable>
    vMBPortTimersDisable(  );
 8007e48:	f000 fb94 	bl	8008574 <vMBPortTimersDisable>
    EXIT_CRITICAL_SECTION(  );
 8007e4c:	f000 fa22 	bl	8008294 <ExitCriticalSection>
}
 8007e50:	bf00      	nop
 8007e52:	bd80      	pop	{r7, pc}

08007e54 <eMBRTUReceive>:

eMBErrorCode
eMBRTUReceive( UCHAR * pucRcvAddress, UCHAR ** pucFrame, USHORT * pusLength )
{
 8007e54:	b580      	push	{r7, lr}
 8007e56:	b086      	sub	sp, #24
 8007e58:	af00      	add	r7, sp, #0
 8007e5a:	60f8      	str	r0, [r7, #12]
 8007e5c:	60b9      	str	r1, [r7, #8]
 8007e5e:	607a      	str	r2, [r7, #4]
    eMBErrorCode    eStatus = MB_ENOERR;
 8007e60:	2300      	movs	r3, #0
 8007e62:	75fb      	strb	r3, [r7, #23]

    ENTER_CRITICAL_SECTION(  );
 8007e64:	f000 fa10 	bl	8008288 <EnterCriticalSection>
//    assert_param( usRcvBufferPos < MB_SER_PDU_SIZE_MAX );

    /* Length and CRC check */
    if( ( usRcvBufferPos >= MB_SER_PDU_SIZE_MIN )
 8007e68:	4b13      	ldr	r3, [pc, #76]	; (8007eb8 <eMBRTUReceive+0x64>)
 8007e6a:	881b      	ldrh	r3, [r3, #0]
 8007e6c:	b29b      	uxth	r3, r3
 8007e6e:	2b03      	cmp	r3, #3
 8007e70:	d919      	bls.n	8007ea6 <eMBRTUReceive+0x52>
        && ( usMBCRC16( ( UCHAR * ) ucRTUBuf, usRcvBufferPos ) == 0 ) )
 8007e72:	4b11      	ldr	r3, [pc, #68]	; (8007eb8 <eMBRTUReceive+0x64>)
 8007e74:	881b      	ldrh	r3, [r3, #0]
 8007e76:	b29b      	uxth	r3, r3
 8007e78:	4619      	mov	r1, r3
 8007e7a:	4810      	ldr	r0, [pc, #64]	; (8007ebc <eMBRTUReceive+0x68>)
 8007e7c:	f7ff fb74 	bl	8007568 <usMBCRC16>
 8007e80:	4603      	mov	r3, r0
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d10f      	bne.n	8007ea6 <eMBRTUReceive+0x52>
    {
        /* Save the address field. All frames are passed to the upper layed
         * and the decision if a frame is used is done there.
         */
        *pucRcvAddress = ucRTUBuf[MB_SER_PDU_ADDR_OFF];
 8007e86:	4b0d      	ldr	r3, [pc, #52]	; (8007ebc <eMBRTUReceive+0x68>)
 8007e88:	781b      	ldrb	r3, [r3, #0]
 8007e8a:	b2da      	uxtb	r2, r3
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	701a      	strb	r2, [r3, #0]

        /* Total length of Modbus-PDU is Modbus-Serial-Line-PDU minus
         * size of address field and CRC checksum.
         */
        *pusLength = ( USHORT )( usRcvBufferPos - MB_SER_PDU_PDU_OFF - MB_SER_PDU_SIZE_CRC );
 8007e90:	4b09      	ldr	r3, [pc, #36]	; (8007eb8 <eMBRTUReceive+0x64>)
 8007e92:	881b      	ldrh	r3, [r3, #0]
 8007e94:	b29b      	uxth	r3, r3
 8007e96:	3b03      	subs	r3, #3
 8007e98:	b29a      	uxth	r2, r3
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	801a      	strh	r2, [r3, #0]

        /* Return the start of the Modbus PDU to the caller. */
        *pucFrame = ( UCHAR * ) & ucRTUBuf[MB_SER_PDU_PDU_OFF];
 8007e9e:	68bb      	ldr	r3, [r7, #8]
 8007ea0:	4a07      	ldr	r2, [pc, #28]	; (8007ec0 <eMBRTUReceive+0x6c>)
 8007ea2:	601a      	str	r2, [r3, #0]
 8007ea4:	e001      	b.n	8007eaa <eMBRTUReceive+0x56>
    }
    else
    {
        eStatus = MB_EIO;
 8007ea6:	2305      	movs	r3, #5
 8007ea8:	75fb      	strb	r3, [r7, #23]
    }

    EXIT_CRITICAL_SECTION(  );
 8007eaa:	f000 f9f3 	bl	8008294 <ExitCriticalSection>
    return eStatus;
 8007eae:	7dfb      	ldrb	r3, [r7, #23]
}
 8007eb0:	4618      	mov	r0, r3
 8007eb2:	3718      	adds	r7, #24
 8007eb4:	46bd      	mov	sp, r7
 8007eb6:	bd80      	pop	{r7, pc}
 8007eb8:	20001802 	.word	0x20001802
 8007ebc:	200016fc 	.word	0x200016fc
 8007ec0:	200016fd 	.word	0x200016fd

08007ec4 <eMBRTUSend>:

eMBErrorCode
eMBRTUSend( UCHAR ucSlaveAddress, const UCHAR * pucFrame, USHORT usLength )
{
 8007ec4:	b580      	push	{r7, lr}
 8007ec6:	b084      	sub	sp, #16
 8007ec8:	af00      	add	r7, sp, #0
 8007eca:	4603      	mov	r3, r0
 8007ecc:	6039      	str	r1, [r7, #0]
 8007ece:	71fb      	strb	r3, [r7, #7]
 8007ed0:	4613      	mov	r3, r2
 8007ed2:	80bb      	strh	r3, [r7, #4]
    eMBErrorCode    eStatus = MB_ENOERR;
 8007ed4:	2300      	movs	r3, #0
 8007ed6:	73fb      	strb	r3, [r7, #15]
    USHORT          usCRC16;

    ENTER_CRITICAL_SECTION(  );
 8007ed8:	f000 f9d6 	bl	8008288 <EnterCriticalSection>

    /* Check if the receiver is still in idle state. If not we where to
     * slow with processing the received frame and the master sent another
     * frame on the network. We have to abort sending the frame.
     */
    if( eRcvState == STATE_RX_IDLE )
 8007edc:	4b26      	ldr	r3, [pc, #152]	; (8007f78 <eMBRTUSend+0xb4>)
 8007ede:	781b      	ldrb	r3, [r3, #0]
 8007ee0:	b2db      	uxtb	r3, r3
 8007ee2:	2b01      	cmp	r3, #1
 8007ee4:	d13f      	bne.n	8007f66 <eMBRTUSend+0xa2>
    {
        /* First byte before the Modbus-PDU is the slave address. */
        pucSndBufferCur = ( UCHAR * ) pucFrame - 1;
 8007ee6:	683b      	ldr	r3, [r7, #0]
 8007ee8:	3b01      	subs	r3, #1
 8007eea:	4a24      	ldr	r2, [pc, #144]	; (8007f7c <eMBRTUSend+0xb8>)
 8007eec:	6013      	str	r3, [r2, #0]
        usSndBufferCount = 1;
 8007eee:	4b24      	ldr	r3, [pc, #144]	; (8007f80 <eMBRTUSend+0xbc>)
 8007ef0:	2201      	movs	r2, #1
 8007ef2:	801a      	strh	r2, [r3, #0]

        /* Now copy the Modbus-PDU into the Modbus-Serial-Line-PDU. */
        pucSndBufferCur[MB_SER_PDU_ADDR_OFF] = ucSlaveAddress;
 8007ef4:	4b21      	ldr	r3, [pc, #132]	; (8007f7c <eMBRTUSend+0xb8>)
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	79fa      	ldrb	r2, [r7, #7]
 8007efa:	701a      	strb	r2, [r3, #0]
        usSndBufferCount += usLength;
 8007efc:	4b20      	ldr	r3, [pc, #128]	; (8007f80 <eMBRTUSend+0xbc>)
 8007efe:	881b      	ldrh	r3, [r3, #0]
 8007f00:	b29a      	uxth	r2, r3
 8007f02:	88bb      	ldrh	r3, [r7, #4]
 8007f04:	4413      	add	r3, r2
 8007f06:	b29a      	uxth	r2, r3
 8007f08:	4b1d      	ldr	r3, [pc, #116]	; (8007f80 <eMBRTUSend+0xbc>)
 8007f0a:	801a      	strh	r2, [r3, #0]

        /* Calculate CRC16 checksum for Modbus-Serial-Line-PDU. */
        usCRC16 = usMBCRC16( ( UCHAR * ) pucSndBufferCur, usSndBufferCount );
 8007f0c:	4b1b      	ldr	r3, [pc, #108]	; (8007f7c <eMBRTUSend+0xb8>)
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	4a1b      	ldr	r2, [pc, #108]	; (8007f80 <eMBRTUSend+0xbc>)
 8007f12:	8812      	ldrh	r2, [r2, #0]
 8007f14:	b292      	uxth	r2, r2
 8007f16:	4611      	mov	r1, r2
 8007f18:	4618      	mov	r0, r3
 8007f1a:	f7ff fb25 	bl	8007568 <usMBCRC16>
 8007f1e:	4603      	mov	r3, r0
 8007f20:	81bb      	strh	r3, [r7, #12]
        ucRTUBuf[usSndBufferCount++] = ( UCHAR )( usCRC16 & 0xFF );
 8007f22:	4b17      	ldr	r3, [pc, #92]	; (8007f80 <eMBRTUSend+0xbc>)
 8007f24:	881b      	ldrh	r3, [r3, #0]
 8007f26:	b29b      	uxth	r3, r3
 8007f28:	1c5a      	adds	r2, r3, #1
 8007f2a:	b291      	uxth	r1, r2
 8007f2c:	4a14      	ldr	r2, [pc, #80]	; (8007f80 <eMBRTUSend+0xbc>)
 8007f2e:	8011      	strh	r1, [r2, #0]
 8007f30:	461a      	mov	r2, r3
 8007f32:	89bb      	ldrh	r3, [r7, #12]
 8007f34:	b2d9      	uxtb	r1, r3
 8007f36:	4b13      	ldr	r3, [pc, #76]	; (8007f84 <eMBRTUSend+0xc0>)
 8007f38:	5499      	strb	r1, [r3, r2]
        ucRTUBuf[usSndBufferCount++] = ( UCHAR )( usCRC16 >> 8 );
 8007f3a:	89bb      	ldrh	r3, [r7, #12]
 8007f3c:	0a1b      	lsrs	r3, r3, #8
 8007f3e:	b299      	uxth	r1, r3
 8007f40:	4b0f      	ldr	r3, [pc, #60]	; (8007f80 <eMBRTUSend+0xbc>)
 8007f42:	881b      	ldrh	r3, [r3, #0]
 8007f44:	b29b      	uxth	r3, r3
 8007f46:	1c5a      	adds	r2, r3, #1
 8007f48:	b290      	uxth	r0, r2
 8007f4a:	4a0d      	ldr	r2, [pc, #52]	; (8007f80 <eMBRTUSend+0xbc>)
 8007f4c:	8010      	strh	r0, [r2, #0]
 8007f4e:	461a      	mov	r2, r3
 8007f50:	b2c9      	uxtb	r1, r1
 8007f52:	4b0c      	ldr	r3, [pc, #48]	; (8007f84 <eMBRTUSend+0xc0>)
 8007f54:	5499      	strb	r1, [r3, r2]

        /* Activate the transmitter. */
        eSndState = STATE_TX_XMIT;
 8007f56:	4b0c      	ldr	r3, [pc, #48]	; (8007f88 <eMBRTUSend+0xc4>)
 8007f58:	2201      	movs	r2, #1
 8007f5a:	701a      	strb	r2, [r3, #0]
        vMBPortSerialEnable( FALSE, TRUE );
 8007f5c:	2101      	movs	r1, #1
 8007f5e:	2000      	movs	r0, #0
 8007f60:	f000 fa94 	bl	800848c <vMBPortSerialEnable>
 8007f64:	e001      	b.n	8007f6a <eMBRTUSend+0xa6>
    }
    else
    {
        eStatus = MB_EIO;
 8007f66:	2305      	movs	r3, #5
 8007f68:	73fb      	strb	r3, [r7, #15]
    }
    EXIT_CRITICAL_SECTION(  );
 8007f6a:	f000 f993 	bl	8008294 <ExitCriticalSection>
    return eStatus;
 8007f6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f70:	4618      	mov	r0, r3
 8007f72:	3710      	adds	r7, #16
 8007f74:	46bd      	mov	sp, r7
 8007f76:	bd80      	pop	{r7, pc}
 8007f78:	200016fb 	.word	0x200016fb
 8007f7c:	200017fc 	.word	0x200017fc
 8007f80:	20001800 	.word	0x20001800
 8007f84:	200016fc 	.word	0x200016fc
 8007f88:	200016fa 	.word	0x200016fa

08007f8c <xMBRTUReceiveFSM>:

BOOL
xMBRTUReceiveFSM( void )
{
 8007f8c:	b580      	push	{r7, lr}
 8007f8e:	b082      	sub	sp, #8
 8007f90:	af00      	add	r7, sp, #0
    BOOL            xTaskNeedSwitch = FALSE;
 8007f92:	2300      	movs	r3, #0
 8007f94:	71fb      	strb	r3, [r7, #7]
    UCHAR           ucByte;

  //  assert_param( eSndState == STATE_TX_IDLE );

    /* Always read the character. */
    ( void )xMBPortSerialGetByte( ( CHAR * ) & ucByte );
 8007f96:	1dbb      	adds	r3, r7, #6
 8007f98:	4618      	mov	r0, r3
 8007f9a:	f000 fac7 	bl	800852c <xMBPortSerialGetByte>

    switch ( eRcvState )
 8007f9e:	4b23      	ldr	r3, [pc, #140]	; (800802c <xMBRTUReceiveFSM+0xa0>)
 8007fa0:	781b      	ldrb	r3, [r3, #0]
 8007fa2:	b2db      	uxtb	r3, r3
 8007fa4:	2b03      	cmp	r3, #3
 8007fa6:	d83c      	bhi.n	8008022 <xMBRTUReceiveFSM+0x96>
 8007fa8:	a201      	add	r2, pc, #4	; (adr r2, 8007fb0 <xMBRTUReceiveFSM+0x24>)
 8007faa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fae:	bf00      	nop
 8007fb0:	08007fc1 	.word	0x08007fc1
 8007fb4:	08007fcd 	.word	0x08007fcd
 8007fb8:	08007ff5 	.word	0x08007ff5
 8007fbc:	08007fc7 	.word	0x08007fc7
    {
        /* If we have received a character in the init state we have to
         * wait until the frame is finished.
         */
    case STATE_RX_INIT:
        vMBPortTimersEnable( );
 8007fc0:	f000 fad2 	bl	8008568 <vMBPortTimersEnable>
        break;
 8007fc4:	e02d      	b.n	8008022 <xMBRTUReceiveFSM+0x96>

        /* In the error state we wait until all characters in the
         * damaged frame are transmitted.
         */
    case STATE_RX_ERROR:
        vMBPortTimersEnable( );
 8007fc6:	f000 facf 	bl	8008568 <vMBPortTimersEnable>
        break;
 8007fca:	e02a      	b.n	8008022 <xMBRTUReceiveFSM+0x96>
        /* In the idle state we wait for a new character. If a character
         * is received the t1.5 and t3.5 timers are started and the
         * receiver is in the state STATE_RX_RECEIVCE.
         */
    case STATE_RX_IDLE:
        usRcvBufferPos = 0;
 8007fcc:	4b18      	ldr	r3, [pc, #96]	; (8008030 <xMBRTUReceiveFSM+0xa4>)
 8007fce:	2200      	movs	r2, #0
 8007fd0:	801a      	strh	r2, [r3, #0]
        ucRTUBuf[usRcvBufferPos++] = ucByte;
 8007fd2:	4b17      	ldr	r3, [pc, #92]	; (8008030 <xMBRTUReceiveFSM+0xa4>)
 8007fd4:	881b      	ldrh	r3, [r3, #0]
 8007fd6:	b29b      	uxth	r3, r3
 8007fd8:	1c5a      	adds	r2, r3, #1
 8007fda:	b291      	uxth	r1, r2
 8007fdc:	4a14      	ldr	r2, [pc, #80]	; (8008030 <xMBRTUReceiveFSM+0xa4>)
 8007fde:	8011      	strh	r1, [r2, #0]
 8007fe0:	461a      	mov	r2, r3
 8007fe2:	79b9      	ldrb	r1, [r7, #6]
 8007fe4:	4b13      	ldr	r3, [pc, #76]	; (8008034 <xMBRTUReceiveFSM+0xa8>)
 8007fe6:	5499      	strb	r1, [r3, r2]
        eRcvState = STATE_RX_RCV;
 8007fe8:	4b10      	ldr	r3, [pc, #64]	; (800802c <xMBRTUReceiveFSM+0xa0>)
 8007fea:	2202      	movs	r2, #2
 8007fec:	701a      	strb	r2, [r3, #0]

        /* Enable t3.5 timers. */
        vMBPortTimersEnable( );
 8007fee:	f000 fabb 	bl	8008568 <vMBPortTimersEnable>
        break;
 8007ff2:	e016      	b.n	8008022 <xMBRTUReceiveFSM+0x96>
         * every character received. If more than the maximum possible
         * number of bytes in a modbus frame is received the frame is
         * ignored.
         */
    case STATE_RX_RCV:
        if( usRcvBufferPos < MB_SER_PDU_SIZE_MAX )
 8007ff4:	4b0e      	ldr	r3, [pc, #56]	; (8008030 <xMBRTUReceiveFSM+0xa4>)
 8007ff6:	881b      	ldrh	r3, [r3, #0]
 8007ff8:	b29b      	uxth	r3, r3
 8007ffa:	2bff      	cmp	r3, #255	; 0xff
 8007ffc:	d80b      	bhi.n	8008016 <xMBRTUReceiveFSM+0x8a>
        {
            ucRTUBuf[usRcvBufferPos++] = ucByte;
 8007ffe:	4b0c      	ldr	r3, [pc, #48]	; (8008030 <xMBRTUReceiveFSM+0xa4>)
 8008000:	881b      	ldrh	r3, [r3, #0]
 8008002:	b29b      	uxth	r3, r3
 8008004:	1c5a      	adds	r2, r3, #1
 8008006:	b291      	uxth	r1, r2
 8008008:	4a09      	ldr	r2, [pc, #36]	; (8008030 <xMBRTUReceiveFSM+0xa4>)
 800800a:	8011      	strh	r1, [r2, #0]
 800800c:	461a      	mov	r2, r3
 800800e:	79b9      	ldrb	r1, [r7, #6]
 8008010:	4b08      	ldr	r3, [pc, #32]	; (8008034 <xMBRTUReceiveFSM+0xa8>)
 8008012:	5499      	strb	r1, [r3, r2]
 8008014:	e002      	b.n	800801c <xMBRTUReceiveFSM+0x90>
        }
        else
        {
            eRcvState = STATE_RX_ERROR;
 8008016:	4b05      	ldr	r3, [pc, #20]	; (800802c <xMBRTUReceiveFSM+0xa0>)
 8008018:	2203      	movs	r2, #3
 800801a:	701a      	strb	r2, [r3, #0]
        }
        vMBPortTimersEnable();
 800801c:	f000 faa4 	bl	8008568 <vMBPortTimersEnable>
        break;
 8008020:	bf00      	nop
    }
    return xTaskNeedSwitch;
 8008022:	79fb      	ldrb	r3, [r7, #7]
}
 8008024:	4618      	mov	r0, r3
 8008026:	3708      	adds	r7, #8
 8008028:	46bd      	mov	sp, r7
 800802a:	bd80      	pop	{r7, pc}
 800802c:	200016fb 	.word	0x200016fb
 8008030:	20001802 	.word	0x20001802
 8008034:	200016fc 	.word	0x200016fc

08008038 <xMBRTUTransmitFSM>:

BOOL
xMBRTUTransmitFSM( void )
{
 8008038:	b580      	push	{r7, lr}
 800803a:	b082      	sub	sp, #8
 800803c:	af00      	add	r7, sp, #0
    BOOL            xNeedPoll = FALSE;
 800803e:	2300      	movs	r3, #0
 8008040:	71fb      	strb	r3, [r7, #7]

   // assert_param( eRcvState == STATE_RX_IDLE );

    switch ( eSndState )
 8008042:	4b1c      	ldr	r3, [pc, #112]	; (80080b4 <xMBRTUTransmitFSM+0x7c>)
 8008044:	781b      	ldrb	r3, [r3, #0]
 8008046:	b2db      	uxtb	r3, r3
 8008048:	2b00      	cmp	r3, #0
 800804a:	d002      	beq.n	8008052 <xMBRTUTransmitFSM+0x1a>
 800804c:	2b01      	cmp	r3, #1
 800804e:	d005      	beq.n	800805c <xMBRTUTransmitFSM+0x24>
 8008050:	e02a      	b.n	80080a8 <xMBRTUTransmitFSM+0x70>
    {
        /* We should not get a transmitter event if the transmitter is in
         * idle state.  */
    case STATE_TX_IDLE:
        /* enable receiver/disable transmitter. */
        vMBPortSerialEnable( TRUE, FALSE );
 8008052:	2100      	movs	r1, #0
 8008054:	2001      	movs	r0, #1
 8008056:	f000 fa19 	bl	800848c <vMBPortSerialEnable>
        break;
 800805a:	e025      	b.n	80080a8 <xMBRTUTransmitFSM+0x70>

    case STATE_TX_XMIT:
        /* check if we are finished. */
        if( usSndBufferCount != 0 )
 800805c:	4b16      	ldr	r3, [pc, #88]	; (80080b8 <xMBRTUTransmitFSM+0x80>)
 800805e:	881b      	ldrh	r3, [r3, #0]
 8008060:	b29b      	uxth	r3, r3
 8008062:	2b00      	cmp	r3, #0
 8008064:	d013      	beq.n	800808e <xMBRTUTransmitFSM+0x56>
        {
            xMBPortSerialPutByte( ( CHAR )*pucSndBufferCur );
 8008066:	4b15      	ldr	r3, [pc, #84]	; (80080bc <xMBRTUTransmitFSM+0x84>)
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	781b      	ldrb	r3, [r3, #0]
 800806c:	b2db      	uxtb	r3, r3
 800806e:	4618      	mov	r0, r3
 8008070:	f000 fa42 	bl	80084f8 <xMBPortSerialPutByte>
            pucSndBufferCur++;  /* next byte in sendbuffer. */
 8008074:	4b11      	ldr	r3, [pc, #68]	; (80080bc <xMBRTUTransmitFSM+0x84>)
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	3301      	adds	r3, #1
 800807a:	4a10      	ldr	r2, [pc, #64]	; (80080bc <xMBRTUTransmitFSM+0x84>)
 800807c:	6013      	str	r3, [r2, #0]
            usSndBufferCount--;
 800807e:	4b0e      	ldr	r3, [pc, #56]	; (80080b8 <xMBRTUTransmitFSM+0x80>)
 8008080:	881b      	ldrh	r3, [r3, #0]
 8008082:	b29b      	uxth	r3, r3
 8008084:	3b01      	subs	r3, #1
 8008086:	b29a      	uxth	r2, r3
 8008088:	4b0b      	ldr	r3, [pc, #44]	; (80080b8 <xMBRTUTransmitFSM+0x80>)
 800808a:	801a      	strh	r2, [r3, #0]
            /* Disable transmitter. This prevents another transmit buffer
             * empty interrupt. */
            vMBPortSerialEnable( TRUE, FALSE );
            eSndState = STATE_TX_IDLE;
        }
        break;
 800808c:	e00b      	b.n	80080a6 <xMBRTUTransmitFSM+0x6e>
            xNeedPoll = xMBPortEventPost( EV_FRAME_SENT );
 800808e:	2008      	movs	r0, #8
 8008090:	f000 f914 	bl	80082bc <xMBPortEventPost>
 8008094:	4603      	mov	r3, r0
 8008096:	71fb      	strb	r3, [r7, #7]
            vMBPortSerialEnable( TRUE, FALSE );
 8008098:	2100      	movs	r1, #0
 800809a:	2001      	movs	r0, #1
 800809c:	f000 f9f6 	bl	800848c <vMBPortSerialEnable>
            eSndState = STATE_TX_IDLE;
 80080a0:	4b04      	ldr	r3, [pc, #16]	; (80080b4 <xMBRTUTransmitFSM+0x7c>)
 80080a2:	2200      	movs	r2, #0
 80080a4:	701a      	strb	r2, [r3, #0]
        break;
 80080a6:	bf00      	nop
    }

    return xNeedPoll;
 80080a8:	79fb      	ldrb	r3, [r7, #7]
}
 80080aa:	4618      	mov	r0, r3
 80080ac:	3708      	adds	r7, #8
 80080ae:	46bd      	mov	sp, r7
 80080b0:	bd80      	pop	{r7, pc}
 80080b2:	bf00      	nop
 80080b4:	200016fa 	.word	0x200016fa
 80080b8:	20001800 	.word	0x20001800
 80080bc:	200017fc 	.word	0x200017fc

080080c0 <xMBRTUTimerT35Expired>:

BOOL
xMBRTUTimerT35Expired( void )
{
 80080c0:	b580      	push	{r7, lr}
 80080c2:	b082      	sub	sp, #8
 80080c4:	af00      	add	r7, sp, #0
    BOOL            xNeedPoll = FALSE;
 80080c6:	2300      	movs	r3, #0
 80080c8:	71fb      	strb	r3, [r7, #7]

    switch ( eRcvState )
 80080ca:	4b12      	ldr	r3, [pc, #72]	; (8008114 <xMBRTUTimerT35Expired+0x54>)
 80080cc:	781b      	ldrb	r3, [r3, #0]
 80080ce:	b2db      	uxtb	r3, r3
 80080d0:	2b03      	cmp	r3, #3
 80080d2:	d012      	beq.n	80080fa <xMBRTUTimerT35Expired+0x3a>
 80080d4:	2b03      	cmp	r3, #3
 80080d6:	dc12      	bgt.n	80080fe <xMBRTUTimerT35Expired+0x3e>
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d002      	beq.n	80080e2 <xMBRTUTimerT35Expired+0x22>
 80080dc:	2b02      	cmp	r3, #2
 80080de:	d006      	beq.n	80080ee <xMBRTUTimerT35Expired+0x2e>

        /* Function called in an illegal state. */
    default:
    //    assert_param( ( eRcvState == STATE_RX_INIT ) ||
    //            ( eRcvState == STATE_RX_RCV ) || ( eRcvState == STATE_RX_ERROR ) );
         break;
 80080e0:	e00d      	b.n	80080fe <xMBRTUTimerT35Expired+0x3e>
        xNeedPoll = xMBPortEventPost( EV_READY );
 80080e2:	2001      	movs	r0, #1
 80080e4:	f000 f8ea 	bl	80082bc <xMBPortEventPost>
 80080e8:	4603      	mov	r3, r0
 80080ea:	71fb      	strb	r3, [r7, #7]
        break;
 80080ec:	e008      	b.n	8008100 <xMBRTUTimerT35Expired+0x40>
        xNeedPoll = xMBPortEventPost( EV_FRAME_RECEIVED );
 80080ee:	2002      	movs	r0, #2
 80080f0:	f000 f8e4 	bl	80082bc <xMBPortEventPost>
 80080f4:	4603      	mov	r3, r0
 80080f6:	71fb      	strb	r3, [r7, #7]
        break;
 80080f8:	e002      	b.n	8008100 <xMBRTUTimerT35Expired+0x40>
        break;
 80080fa:	bf00      	nop
 80080fc:	e000      	b.n	8008100 <xMBRTUTimerT35Expired+0x40>
         break;
 80080fe:	bf00      	nop
    }

    vMBPortTimersDisable(  );
 8008100:	f000 fa38 	bl	8008574 <vMBPortTimersDisable>
    eRcvState = STATE_RX_IDLE;
 8008104:	4b03      	ldr	r3, [pc, #12]	; (8008114 <xMBRTUTimerT35Expired+0x54>)
 8008106:	2201      	movs	r2, #1
 8008108:	701a      	strb	r2, [r3, #0]

    return xNeedPoll;
 800810a:	79fb      	ldrb	r3, [r7, #7]
}
 800810c:	4618      	mov	r0, r3
 800810e:	3708      	adds	r7, #8
 8008110:	46bd      	mov	sp, r7
 8008112:	bd80      	pop	{r7, pc}
 8008114:	200016fb 	.word	0x200016fb

08008118 <xMBUtilSetBits>:

/* ----------------------- Start implementation -----------------------------*/
void
xMBUtilSetBits( UCHAR * ucByteBuf, USHORT usBitOffset, UCHAR ucNBits,
                UCHAR ucValue )
{
 8008118:	b480      	push	{r7}
 800811a:	b087      	sub	sp, #28
 800811c:	af00      	add	r7, sp, #0
 800811e:	6078      	str	r0, [r7, #4]
 8008120:	4608      	mov	r0, r1
 8008122:	4611      	mov	r1, r2
 8008124:	461a      	mov	r2, r3
 8008126:	4603      	mov	r3, r0
 8008128:	807b      	strh	r3, [r7, #2]
 800812a:	460b      	mov	r3, r1
 800812c:	707b      	strb	r3, [r7, #1]
 800812e:	4613      	mov	r3, r2
 8008130:	703b      	strb	r3, [r7, #0]
    USHORT          usWordBuf;
    USHORT          usMask;
    USHORT          usByteOffset;
    USHORT          usNPreBits;
    USHORT          usValue = ucValue;
 8008132:	783b      	ldrb	r3, [r7, #0]
 8008134:	82fb      	strh	r3, [r7, #22]
  //  assert_param( ucNBits <= 8 );
  //  assert_param( ( size_t )BITS_UCHAR == sizeof( UCHAR ) * 8 );

    /* Calculate byte offset for first byte containing the bit values starting
     * at usBitOffset. */
    usByteOffset = ( USHORT )( ( usBitOffset ) / BITS_UCHAR );
 8008136:	887b      	ldrh	r3, [r7, #2]
 8008138:	08db      	lsrs	r3, r3, #3
 800813a:	82bb      	strh	r3, [r7, #20]

    /* How many bits precede our bits to set. */
    usNPreBits = ( USHORT )( usBitOffset - usByteOffset * BITS_UCHAR );
 800813c:	8abb      	ldrh	r3, [r7, #20]
 800813e:	00db      	lsls	r3, r3, #3
 8008140:	b29b      	uxth	r3, r3
 8008142:	887a      	ldrh	r2, [r7, #2]
 8008144:	1ad3      	subs	r3, r2, r3
 8008146:	827b      	strh	r3, [r7, #18]

    /* Move bit field into position over bits to set */
    usValue <<= usNPreBits;
 8008148:	8afa      	ldrh	r2, [r7, #22]
 800814a:	8a7b      	ldrh	r3, [r7, #18]
 800814c:	fa02 f303 	lsl.w	r3, r2, r3
 8008150:	82fb      	strh	r3, [r7, #22]

    /* Prepare a mask for setting the new bits. */
    usMask = ( USHORT )( ( 1 << ( USHORT ) ucNBits ) - 1 );
 8008152:	787b      	ldrb	r3, [r7, #1]
 8008154:	2201      	movs	r2, #1
 8008156:	fa02 f303 	lsl.w	r3, r2, r3
 800815a:	b29b      	uxth	r3, r3
 800815c:	3b01      	subs	r3, #1
 800815e:	823b      	strh	r3, [r7, #16]
    usMask <<= usBitOffset - usByteOffset * BITS_UCHAR;
 8008160:	8a3a      	ldrh	r2, [r7, #16]
 8008162:	8879      	ldrh	r1, [r7, #2]
 8008164:	8abb      	ldrh	r3, [r7, #20]
 8008166:	00db      	lsls	r3, r3, #3
 8008168:	1acb      	subs	r3, r1, r3
 800816a:	fa02 f303 	lsl.w	r3, r2, r3
 800816e:	823b      	strh	r3, [r7, #16]

    /* copy bits into temporary storage. */
    usWordBuf = ucByteBuf[usByteOffset];
 8008170:	8abb      	ldrh	r3, [r7, #20]
 8008172:	687a      	ldr	r2, [r7, #4]
 8008174:	4413      	add	r3, r2
 8008176:	781b      	ldrb	r3, [r3, #0]
 8008178:	81fb      	strh	r3, [r7, #14]
    usWordBuf |= ucByteBuf[usByteOffset + 1] << BITS_UCHAR;
 800817a:	8abb      	ldrh	r3, [r7, #20]
 800817c:	3301      	adds	r3, #1
 800817e:	687a      	ldr	r2, [r7, #4]
 8008180:	4413      	add	r3, r2
 8008182:	781b      	ldrb	r3, [r3, #0]
 8008184:	021b      	lsls	r3, r3, #8
 8008186:	b21a      	sxth	r2, r3
 8008188:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800818c:	4313      	orrs	r3, r2
 800818e:	b21b      	sxth	r3, r3
 8008190:	81fb      	strh	r3, [r7, #14]

    /* Zero out bit field bits and then or value bits into them. */
    usWordBuf = ( USHORT )( ( usWordBuf & ( ~usMask ) ) | usValue );
 8008192:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8008196:	43db      	mvns	r3, r3
 8008198:	b21a      	sxth	r2, r3
 800819a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800819e:	4013      	ands	r3, r2
 80081a0:	b21a      	sxth	r2, r3
 80081a2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80081a6:	4313      	orrs	r3, r2
 80081a8:	b21b      	sxth	r3, r3
 80081aa:	81fb      	strh	r3, [r7, #14]

    /* move bits back into storage */
    ucByteBuf[usByteOffset] = ( UCHAR )( usWordBuf & 0xFF );
 80081ac:	8abb      	ldrh	r3, [r7, #20]
 80081ae:	687a      	ldr	r2, [r7, #4]
 80081b0:	4413      	add	r3, r2
 80081b2:	89fa      	ldrh	r2, [r7, #14]
 80081b4:	b2d2      	uxtb	r2, r2
 80081b6:	701a      	strb	r2, [r3, #0]
    ucByteBuf[usByteOffset + 1] = ( UCHAR )( usWordBuf >> BITS_UCHAR );
 80081b8:	89fb      	ldrh	r3, [r7, #14]
 80081ba:	0a1b      	lsrs	r3, r3, #8
 80081bc:	b299      	uxth	r1, r3
 80081be:	8abb      	ldrh	r3, [r7, #20]
 80081c0:	3301      	adds	r3, #1
 80081c2:	687a      	ldr	r2, [r7, #4]
 80081c4:	4413      	add	r3, r2
 80081c6:	b2ca      	uxtb	r2, r1
 80081c8:	701a      	strb	r2, [r3, #0]
}
 80081ca:	bf00      	nop
 80081cc:	371c      	adds	r7, #28
 80081ce:	46bd      	mov	sp, r7
 80081d0:	bc80      	pop	{r7}
 80081d2:	4770      	bx	lr

080081d4 <xMBUtilGetBits>:

UCHAR
xMBUtilGetBits( UCHAR * ucByteBuf, USHORT usBitOffset, UCHAR ucNBits )
{
 80081d4:	b480      	push	{r7}
 80081d6:	b085      	sub	sp, #20
 80081d8:	af00      	add	r7, sp, #0
 80081da:	6078      	str	r0, [r7, #4]
 80081dc:	460b      	mov	r3, r1
 80081de:	807b      	strh	r3, [r7, #2]
 80081e0:	4613      	mov	r3, r2
 80081e2:	707b      	strb	r3, [r7, #1]
    USHORT          usByteOffset;
    USHORT          usNPreBits;

    /* Calculate byte offset for first byte containing the bit values starting
     * at usBitOffset. */
    usByteOffset = ( USHORT )( ( usBitOffset ) / BITS_UCHAR );
 80081e4:	887b      	ldrh	r3, [r7, #2]
 80081e6:	08db      	lsrs	r3, r3, #3
 80081e8:	81fb      	strh	r3, [r7, #14]

    /* How many bits precede our bits to set. */
    usNPreBits = ( USHORT )( usBitOffset - usByteOffset * BITS_UCHAR );
 80081ea:	89fb      	ldrh	r3, [r7, #14]
 80081ec:	00db      	lsls	r3, r3, #3
 80081ee:	b29b      	uxth	r3, r3
 80081f0:	887a      	ldrh	r2, [r7, #2]
 80081f2:	1ad3      	subs	r3, r2, r3
 80081f4:	81bb      	strh	r3, [r7, #12]

    /* Prepare a mask for setting the new bits. */
    usMask = ( USHORT )( ( 1 << ( USHORT ) ucNBits ) - 1 );
 80081f6:	787b      	ldrb	r3, [r7, #1]
 80081f8:	2201      	movs	r2, #1
 80081fa:	fa02 f303 	lsl.w	r3, r2, r3
 80081fe:	b29b      	uxth	r3, r3
 8008200:	3b01      	subs	r3, #1
 8008202:	817b      	strh	r3, [r7, #10]

    /* copy bits into temporary storage. */
    usWordBuf = ucByteBuf[usByteOffset];
 8008204:	89fb      	ldrh	r3, [r7, #14]
 8008206:	687a      	ldr	r2, [r7, #4]
 8008208:	4413      	add	r3, r2
 800820a:	781b      	ldrb	r3, [r3, #0]
 800820c:	813b      	strh	r3, [r7, #8]
    usWordBuf |= ucByteBuf[usByteOffset + 1] << BITS_UCHAR;
 800820e:	89fb      	ldrh	r3, [r7, #14]
 8008210:	3301      	adds	r3, #1
 8008212:	687a      	ldr	r2, [r7, #4]
 8008214:	4413      	add	r3, r2
 8008216:	781b      	ldrb	r3, [r3, #0]
 8008218:	021b      	lsls	r3, r3, #8
 800821a:	b21a      	sxth	r2, r3
 800821c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8008220:	4313      	orrs	r3, r2
 8008222:	b21b      	sxth	r3, r3
 8008224:	813b      	strh	r3, [r7, #8]

    /* throw away unneeded bits. */
    usWordBuf >>= usNPreBits;
 8008226:	893a      	ldrh	r2, [r7, #8]
 8008228:	89bb      	ldrh	r3, [r7, #12]
 800822a:	fa42 f303 	asr.w	r3, r2, r3
 800822e:	813b      	strh	r3, [r7, #8]

    /* mask away bits above the requested bitfield. */
    usWordBuf &= usMask;
 8008230:	893a      	ldrh	r2, [r7, #8]
 8008232:	897b      	ldrh	r3, [r7, #10]
 8008234:	4013      	ands	r3, r2
 8008236:	813b      	strh	r3, [r7, #8]

    return ( UCHAR ) usWordBuf;
 8008238:	893b      	ldrh	r3, [r7, #8]
 800823a:	b2db      	uxtb	r3, r3
}
 800823c:	4618      	mov	r0, r3
 800823e:	3714      	adds	r7, #20
 8008240:	46bd      	mov	sp, r7
 8008242:	bc80      	pop	{r7}
 8008244:	4770      	bx	lr

08008246 <prveMBError2Exception>:

eMBException
prveMBError2Exception( eMBErrorCode eErrorCode )
{
 8008246:	b480      	push	{r7}
 8008248:	b085      	sub	sp, #20
 800824a:	af00      	add	r7, sp, #0
 800824c:	4603      	mov	r3, r0
 800824e:	71fb      	strb	r3, [r7, #7]
    eMBException    eStatus;

    switch ( eErrorCode )
 8008250:	79fb      	ldrb	r3, [r7, #7]
 8008252:	2b07      	cmp	r3, #7
 8008254:	d00c      	beq.n	8008270 <prveMBError2Exception+0x2a>
 8008256:	2b07      	cmp	r3, #7
 8008258:	dc0d      	bgt.n	8008276 <prveMBError2Exception+0x30>
 800825a:	2b00      	cmp	r3, #0
 800825c:	d002      	beq.n	8008264 <prveMBError2Exception+0x1e>
 800825e:	2b01      	cmp	r3, #1
 8008260:	d003      	beq.n	800826a <prveMBError2Exception+0x24>
 8008262:	e008      	b.n	8008276 <prveMBError2Exception+0x30>
    {
        case MB_ENOERR:
            eStatus = MB_EX_NONE;
 8008264:	2300      	movs	r3, #0
 8008266:	73fb      	strb	r3, [r7, #15]
            break;
 8008268:	e008      	b.n	800827c <prveMBError2Exception+0x36>

        case MB_ENOREG:
            eStatus = MB_EX_ILLEGAL_DATA_ADDRESS;
 800826a:	2302      	movs	r3, #2
 800826c:	73fb      	strb	r3, [r7, #15]
            break;
 800826e:	e005      	b.n	800827c <prveMBError2Exception+0x36>

        case MB_ETIMEDOUT:
            eStatus = MB_EX_SLAVE_BUSY;
 8008270:	2306      	movs	r3, #6
 8008272:	73fb      	strb	r3, [r7, #15]
            break;
 8008274:	e002      	b.n	800827c <prveMBError2Exception+0x36>

        default:
            eStatus = MB_EX_SLAVE_DEVICE_FAILURE;
 8008276:	2304      	movs	r3, #4
 8008278:	73fb      	strb	r3, [r7, #15]
            break;
 800827a:	bf00      	nop
    }

    return eStatus;
 800827c:	7bfb      	ldrb	r3, [r7, #15]
}
 800827e:	4618      	mov	r0, r3
 8008280:	3714      	adds	r7, #20
 8008282:	46bd      	mov	sp, r7
 8008284:	bc80      	pop	{r7}
 8008286:	4770      	bx	lr

08008288 <EnterCriticalSection>:
#include "../Inc/port.h"
/* ----------------------- Variables ----------------------------------------*/

/* ----------------------- Start implementation -----------------------------*/
void EnterCriticalSection(void)
{
 8008288:	b480      	push	{r7}
 800828a:	af00      	add	r7, sp, #0
  //  rt_enter_critical();
}
 800828c:	bf00      	nop
 800828e:	46bd      	mov	sp, r7
 8008290:	bc80      	pop	{r7}
 8008292:	4770      	bx	lr

08008294 <ExitCriticalSection>:

void ExitCriticalSection(void)
{
 8008294:	b480      	push	{r7}
 8008296:	af00      	add	r7, sp, #0
   // rt_exit_critical();
}
 8008298:	bf00      	nop
 800829a:	46bd      	mov	sp, r7
 800829c:	bc80      	pop	{r7}
 800829e:	4770      	bx	lr

080082a0 <xMBPortEventInit>:



BOOL
xMBPortEventInit( void )
{
 80082a0:	b580      	push	{r7, lr}
 80082a2:	af00      	add	r7, sp, #0
	xSlaveOsEventGroupHandle = xGetOSEvent();
 80082a4:	f7f9 f9c0 	bl	8001628 <xGetOSEvent>
 80082a8:	4603      	mov	r3, r0
 80082aa:	461a      	mov	r2, r3
 80082ac:	4b02      	ldr	r3, [pc, #8]	; (80082b8 <xMBPortEventInit+0x18>)
 80082ae:	601a      	str	r2, [r3, #0]

   // rt_event_init(&xSlaveOsEvent,"slave event",RT_IPC_FLAG_PRIO);
    return TRUE;
 80082b0:	2301      	movs	r3, #1
}
 80082b2:	4618      	mov	r0, r3
 80082b4:	bd80      	pop	{r7, pc}
 80082b6:	bf00      	nop
 80082b8:	20001804 	.word	0x20001804

080082bc <xMBPortEventPost>:

BOOL
xMBPortEventPost( eMBEventType eEvent )
{
 80082bc:	b580      	push	{r7, lr}
 80082be:	b084      	sub	sp, #16
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	4603      	mov	r3, r0
 80082c4:	71fb      	strb	r3, [r7, #7]
	BaseType_t xHigherPriorityTaskWoken, xResult;
	  switch (eEvent)
 80082c6:	79fb      	ldrb	r3, [r7, #7]
 80082c8:	2b08      	cmp	r3, #8
 80082ca:	d023      	beq.n	8008314 <xMBPortEventPost+0x58>
 80082cc:	2b08      	cmp	r3, #8
 80082ce:	dc3e      	bgt.n	800834e <xMBPortEventPost+0x92>
 80082d0:	2b02      	cmp	r3, #2
 80082d2:	dc02      	bgt.n	80082da <xMBPortEventPost+0x1e>
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	dc03      	bgt.n	80082e0 <xMBPortEventPost+0x24>
 80082d8:	e039      	b.n	800834e <xMBPortEventPost+0x92>
 80082da:	2b04      	cmp	r3, #4
 80082dc:	d01a      	beq.n	8008314 <xMBPortEventPost+0x58>
 80082de:	e036      	b.n	800834e <xMBPortEventPost+0x92>
	    {
	    case EV_READY:
	    case EV_FRAME_RECEIVED:

	    		/* xHigherPriorityTaskWoken must be initialised to pdFALSE. */
	    		xHigherPriorityTaskWoken = pdFALSE;
 80082e0:	2300      	movs	r3, #0
 80082e2:	60bb      	str	r3, [r7, #8]

	    		 /* Set bit 0 and bit 4 in xEventGroup. */
	    		 xResult = xEventGroupSetBitsFromISR(
 80082e4:	4b1c      	ldr	r3, [pc, #112]	; (8008358 <xMBPortEventPost+0x9c>)
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	79f9      	ldrb	r1, [r7, #7]
 80082ea:	f107 0208 	add.w	r2, r7, #8
 80082ee:	4618      	mov	r0, r3
 80082f0:	f000 ff0a 	bl	8009108 <xEventGroupSetBitsFromISR>
 80082f4:	60f8      	str	r0, [r7, #12]
	    				 	 	 	 	 	 	 xSlaveOsEventGroupHandle,   /* The event group being updated. */
												 eEvent , /* The bits being set. */
	    		                              &xHigherPriorityTaskWoken );

	    		  /* Was the message posted successfully? */
	    		  if( xResult != pdFAIL )
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d025      	beq.n	8008348 <xMBPortEventPost+0x8c>
	    		  {
	    		      /* If xHigherPriorityTaskWoken is now set to pdTRUE then a context
	    		      switch should be requested.  The macro used is port specific and will
	    		      be either portYIELD_FROM_ISR() or portEND_SWITCHING_ISR() - refer to
	    		      the documentation page for the port being used. */
	    		      portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 80082fc:	68bb      	ldr	r3, [r7, #8]
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d022      	beq.n	8008348 <xMBPortEventPost+0x8c>
 8008302:	4b16      	ldr	r3, [pc, #88]	; (800835c <xMBPortEventPost+0xa0>)
 8008304:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008308:	601a      	str	r2, [r3, #0]
 800830a:	f3bf 8f4f 	dsb	sy
 800830e:	f3bf 8f6f 	isb	sy
	    		  }

	        break;
 8008312:	e019      	b.n	8008348 <xMBPortEventPost+0x8c>
	    case EV_EXECUTE:

	    case EV_FRAME_SENT:
	    	xHigherPriorityTaskWoken = pdFALSE;
 8008314:	2300      	movs	r3, #0
 8008316:	60bb      	str	r3, [r7, #8]
	    	xResult =xEventGroupSetBitsFromISR(
 8008318:	4b0f      	ldr	r3, [pc, #60]	; (8008358 <xMBPortEventPost+0x9c>)
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	79f9      	ldrb	r1, [r7, #7]
 800831e:	f107 0208 	add.w	r2, r7, #8
 8008322:	4618      	mov	r0, r3
 8008324:	f000 fef0 	bl	8009108 <xEventGroupSetBitsFromISR>
 8008328:	60f8      	str	r0, [r7, #12]
 	 	 	 	 	 xSlaveOsEventGroupHandle,   /* The event group being updated. */
					 eEvent , /* The bits being set. */
                 &xHigherPriorityTaskWoken );
	    	 if( xResult != pdFAIL )
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	2b00      	cmp	r3, #0
 800832e:	d00d      	beq.n	800834c <xMBPortEventPost+0x90>
	    		    		  {
	    		    		      /* If xHigherPriorityTaskWoken is now set to pdTRUE then a context
	    		    		      switch should be requested.  The macro used is port specific and will
	    		    		      be either portYIELD_FROM_ISR() or portEND_SWITCHING_ISR() - refer to
	    		    		      the documentation page for the port being used. */
	    		    		      portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8008330:	68bb      	ldr	r3, [r7, #8]
 8008332:	2b00      	cmp	r3, #0
 8008334:	d00a      	beq.n	800834c <xMBPortEventPost+0x90>
 8008336:	4b09      	ldr	r3, [pc, #36]	; (800835c <xMBPortEventPost+0xa0>)
 8008338:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800833c:	601a      	str	r2, [r3, #0]
 800833e:	f3bf 8f4f 	dsb	sy
 8008342:	f3bf 8f6f 	isb	sy
	    		    		  }
	    		//	xEventGroupSetBits(xSlaveOsEventGroupHandle,eEvent);
	        break;
 8008346:	e001      	b.n	800834c <xMBPortEventPost+0x90>
	        break;
 8008348:	bf00      	nop
 800834a:	e000      	b.n	800834e <xMBPortEventPost+0x92>
	        break;
 800834c:	bf00      	nop
	    }



   // rt_event_send(&xSlaveOsEvent, eEvent);
    return TRUE;
 800834e:	2301      	movs	r3, #1
}
 8008350:	4618      	mov	r0, r3
 8008352:	3710      	adds	r7, #16
 8008354:	46bd      	mov	sp, r7
 8008356:	bd80      	pop	{r7, pc}
 8008358:	20001804 	.word	0x20001804
 800835c:	e000ed04 	.word	0xe000ed04

08008360 <xMBPortEventGet>:

BOOL
xMBPortEventGet( eMBEventType * eEvent )
{
 8008360:	b580      	push	{r7, lr}
 8008362:	b086      	sub	sp, #24
 8008364:	af02      	add	r7, sp, #8
 8008366:	6078      	str	r0, [r7, #4]
   // rt_uint32_t recvedEvent;
    /* waiting forever OS event */
	 EventBits_t recvedEvent;
	 recvedEvent = xEventGroupWaitBits(xSlaveOsEventGroupHandle,    EV_READY | EV_FRAME_RECEIVED | EV_EXECUTE | EV_FRAME_SENT,   pdTRUE, pdFALSE, portMAX_DELAY );
 8008368:	4b1b      	ldr	r3, [pc, #108]	; (80083d8 <xMBPortEventGet+0x78>)
 800836a:	6818      	ldr	r0, [r3, #0]
 800836c:	f04f 33ff 	mov.w	r3, #4294967295
 8008370:	9300      	str	r3, [sp, #0]
 8008372:	2300      	movs	r3, #0
 8008374:	2201      	movs	r2, #1
 8008376:	210f      	movs	r1, #15
 8008378:	f000 fd06 	bl	8008d88 <xEventGroupWaitBits>
 800837c:	60f8      	str	r0, [r7, #12]
   // rt_event_recv(&xSlaveOsEvent,
   //         EV_READY | EV_FRAME_RECEIVED | EV_EXECUTE | EV_FRAME_SENT,
   //         RT_EVENT_FLAG_OR | RT_EVENT_FLAG_CLEAR, RT_WAITING_FOREVER,
   //         &recvedEvent);
    switch (recvedEvent)
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	3b01      	subs	r3, #1
 8008382:	2b07      	cmp	r3, #7
 8008384:	d822      	bhi.n	80083cc <xMBPortEventGet+0x6c>
 8008386:	a201      	add	r2, pc, #4	; (adr r2, 800838c <xMBPortEventGet+0x2c>)
 8008388:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800838c:	080083ad 	.word	0x080083ad
 8008390:	080083b5 	.word	0x080083b5
 8008394:	080083cd 	.word	0x080083cd
 8008398:	080083bd 	.word	0x080083bd
 800839c:	080083cd 	.word	0x080083cd
 80083a0:	080083cd 	.word	0x080083cd
 80083a4:	080083cd 	.word	0x080083cd
 80083a8:	080083c5 	.word	0x080083c5
    {
    case EV_READY:
        *eEvent = EV_READY;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	2201      	movs	r2, #1
 80083b0:	701a      	strb	r2, [r3, #0]
        break;
 80083b2:	e00b      	b.n	80083cc <xMBPortEventGet+0x6c>
    case EV_FRAME_RECEIVED:
        *eEvent = EV_FRAME_RECEIVED;
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	2202      	movs	r2, #2
 80083b8:	701a      	strb	r2, [r3, #0]
        break;
 80083ba:	e007      	b.n	80083cc <xMBPortEventGet+0x6c>
    case EV_EXECUTE:
        *eEvent = EV_EXECUTE;
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	2204      	movs	r2, #4
 80083c0:	701a      	strb	r2, [r3, #0]
        break;
 80083c2:	e003      	b.n	80083cc <xMBPortEventGet+0x6c>
    case EV_FRAME_SENT:
        *eEvent = EV_FRAME_SENT;
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	2208      	movs	r2, #8
 80083c8:	701a      	strb	r2, [r3, #0]
        break;
 80083ca:	bf00      	nop
    }
    return TRUE;
 80083cc:	2301      	movs	r3, #1
}
 80083ce:	4618      	mov	r0, r3
 80083d0:	3710      	adds	r7, #16
 80083d2:	46bd      	mov	sp, r7
 80083d4:	bd80      	pop	{r7, pc}
 80083d6:	bf00      	nop
 80083d8:	20001804 	.word	0x20001804

080083dc <vReviceEnable>:
//static void prvvUARTRxISR(void);
//static rt_err_t serial_rx_ind(rt_device_t dev, rt_size_t size);
//static void serial_soft_trans_irq(void* parameter);

static void vReviceEnable()
{
 80083dc:	b580      	push	{r7, lr}
 80083de:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(EN485_GPIO_Port,EN485_Pin,GPIO_PIN_RESET);
 80083e0:	2200      	movs	r2, #0
 80083e2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80083e6:	4802      	ldr	r0, [pc, #8]	; (80083f0 <vReviceEnable+0x14>)
 80083e8:	f7fb fa93 	bl	8003912 <HAL_GPIO_WritePin>

}
 80083ec:	bf00      	nop
 80083ee:	bd80      	pop	{r7, pc}
 80083f0:	40010800 	.word	0x40010800

080083f4 <vTransmitEnable>:
static void vTransmitEnable()
{
 80083f4:	b580      	push	{r7, lr}
 80083f6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(EN485_GPIO_Port,EN485_Pin,GPIO_PIN_SET);
 80083f8:	2201      	movs	r2, #1
 80083fa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80083fe:	4802      	ldr	r0, [pc, #8]	; (8008408 <vTransmitEnable+0x14>)
 8008400:	f7fb fa87 	bl	8003912 <HAL_GPIO_WritePin>
}
 8008404:	bf00      	nop
 8008406:	bd80      	pop	{r7, pc}
 8008408:	40010800 	.word	0x40010800

0800840c <xMBPortSerialInit>:

/* ----------------------- Start implementation -----------------------------*/
BOOL xMBPortSerialInit(UCHAR ucPORT, ULONG ulBaudRate, UCHAR ucDataBits, eMBParity eParity)
{
 800840c:	b580      	push	{r7, lr}
 800840e:	b082      	sub	sp, #8
 8008410:	af00      	add	r7, sp, #0
 8008412:	6039      	str	r1, [r7, #0]
 8008414:	4611      	mov	r1, r2
 8008416:	461a      	mov	r2, r3
 8008418:	4603      	mov	r3, r0
 800841a:	71fb      	strb	r3, [r7, #7]
 800841c:	460b      	mov	r3, r1
 800841e:	71bb      	strb	r3, [r7, #6]
 8008420:	4613      	mov	r3, r2
 8008422:	717b      	strb	r3, [r7, #5]
     * @note MODBUS_SLAVE_RT_CONTROL_PIN_INDEX need be defined by user
     */
  //  rt_pin_mode(MODBUS_SLAVE_RT_CONTROL_PIN_INDEX, PIN_MODE_OUTPUT);

    /* set serial configure parameter */
     huart1.Init.BaudRate = ulBaudRate;
 8008424:	4a18      	ldr	r2, [pc, #96]	; (8008488 <xMBPortSerialInit+0x7c>)
 8008426:	683b      	ldr	r3, [r7, #0]
 8008428:	6053      	str	r3, [r2, #4]
     huart1.Init.StopBits = UART_STOPBITS_1;
 800842a:	4b17      	ldr	r3, [pc, #92]	; (8008488 <xMBPortSerialInit+0x7c>)
 800842c:	2200      	movs	r2, #0
 800842e:	60da      	str	r2, [r3, #12]

    switch(eParity)
 8008430:	797b      	ldrb	r3, [r7, #5]
 8008432:	2b02      	cmp	r3, #2
 8008434:	d016      	beq.n	8008464 <xMBPortSerialInit+0x58>
 8008436:	2b02      	cmp	r3, #2
 8008438:	dc1d      	bgt.n	8008476 <xMBPortSerialInit+0x6a>
 800843a:	2b00      	cmp	r3, #0
 800843c:	d002      	beq.n	8008444 <xMBPortSerialInit+0x38>
 800843e:	2b01      	cmp	r3, #1
 8008440:	d007      	beq.n	8008452 <xMBPortSerialInit+0x46>
 8008442:	e018      	b.n	8008476 <xMBPortSerialInit+0x6a>
    {
    	case MB_PAR_NONE:
    		huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8008444:	4b10      	ldr	r3, [pc, #64]	; (8008488 <xMBPortSerialInit+0x7c>)
 8008446:	2200      	movs	r2, #0
 8008448:	609a      	str	r2, [r3, #8]
    		huart1.Init.Parity = UART_PARITY_NONE;
 800844a:	4b0f      	ldr	r3, [pc, #60]	; (8008488 <xMBPortSerialInit+0x7c>)
 800844c:	2200      	movs	r2, #0
 800844e:	611a      	str	r2, [r3, #16]
    		break;
 8008450:	e011      	b.n	8008476 <xMBPortSerialInit+0x6a>
    	case MB_PAR_ODD:
    		huart1.Init.WordLength = UART_WORDLENGTH_9B;
 8008452:	4b0d      	ldr	r3, [pc, #52]	; (8008488 <xMBPortSerialInit+0x7c>)
 8008454:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008458:	609a      	str	r2, [r3, #8]
    	  	huart1.Init.Parity = UART_PARITY_ODD;
 800845a:	4b0b      	ldr	r3, [pc, #44]	; (8008488 <xMBPortSerialInit+0x7c>)
 800845c:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 8008460:	611a      	str	r2, [r3, #16]
    	  	break;
 8008462:	e008      	b.n	8008476 <xMBPortSerialInit+0x6a>
    	case MB_PAR_EVEN:
    		huart1.Init.WordLength = UART_WORDLENGTH_9B;
 8008464:	4b08      	ldr	r3, [pc, #32]	; (8008488 <xMBPortSerialInit+0x7c>)
 8008466:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800846a:	609a      	str	r2, [r3, #8]
    		huart1.Init.Parity = UART_PARITY_EVEN;
 800846c:	4b06      	ldr	r3, [pc, #24]	; (8008488 <xMBPortSerialInit+0x7c>)
 800846e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008472:	611a      	str	r2, [r3, #16]
    		break;
 8008474:	bf00      	nop
    }
    /* set serial configure */

    HAL_UART_Init(&huart1);
 8008476:	4804      	ldr	r0, [pc, #16]	; (8008488 <xMBPortSerialInit+0x7c>)
 8008478:	f7fe fcd4 	bl	8006e24 <HAL_UART_Init>
         //          serial_soft_trans_irq_stack,
          //         sizeof(serial_soft_trans_irq_stack),
           //        10, 5);
    //rt_thread_startup(&thread_serial_soft_trans_irq);

    return TRUE;
 800847c:	2301      	movs	r3, #1
}
 800847e:	4618      	mov	r0, r3
 8008480:	3708      	adds	r7, #8
 8008482:	46bd      	mov	sp, r7
 8008484:	bd80      	pop	{r7, pc}
 8008486:	bf00      	nop
 8008488:	20000468 	.word	0x20000468

0800848c <vMBPortSerialEnable>:

void vMBPortSerialEnable(BOOL xRxEnable, BOOL xTxEnable)
{
 800848c:	b580      	push	{r7, lr}
 800848e:	b084      	sub	sp, #16
 8008490:	af02      	add	r7, sp, #8
 8008492:	4603      	mov	r3, r0
 8008494:	460a      	mov	r2, r1
 8008496:	71fb      	strb	r3, [r7, #7]
 8008498:	4613      	mov	r3, r2
 800849a:	71bb      	strb	r3, [r7, #6]
//    rt_uint32_t recved_event;
    if (xRxEnable)
 800849c:	79fb      	ldrb	r3, [r7, #7]
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d007      	beq.n	80084b2 <vMBPortSerialEnable+0x26>
    {

    	HAL_UART_Receive_IT(&huart1,&rx_data_buf,1);
 80084a2:	2201      	movs	r2, #1
 80084a4:	4911      	ldr	r1, [pc, #68]	; (80084ec <vMBPortSerialEnable+0x60>)
 80084a6:	4812      	ldr	r0, [pc, #72]	; (80084f0 <vMBPortSerialEnable+0x64>)
 80084a8:	f7fe fd41 	bl	8006f2e <HAL_UART_Receive_IT>
    	//HAL_HalfDuplex_EnableReceiver(&huart1);
        /* enable RX interrupt */
  //      serial->ops->control(serial, RT_DEVICE_CTRL_SET_INT, (void *)RT_DEVICE_FLAG_INT_RX);
        /* switch 485 to receive mode */
    	vReviceEnable();
 80084ac:	f7ff ff96 	bl	80083dc <vReviceEnable>
 80084b0:	e004      	b.n	80084bc <vMBPortSerialEnable+0x30>

    }
    else
    {
        /* switch 485 to transmit mode */
    	vTransmitEnable();
 80084b2:	f7ff ff9f 	bl	80083f4 <vTransmitEnable>
        /* disable RX interrupt */
    	HAL_UART_AbortReceive_IT(&huart1);
 80084b6:	480e      	ldr	r0, [pc, #56]	; (80084f0 <vMBPortSerialEnable+0x64>)
 80084b8:	f7fe fd5e 	bl	8006f78 <HAL_UART_AbortReceive_IT>
     //   serial->ops->control(serial, RT_DEVICE_CTRL_CLR_INT, (void *)RT_DEVICE_FLAG_INT_RX);
    }
    if (xTxEnable)
 80084bc:	79bb      	ldrb	r3, [r7, #6]
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d006      	beq.n	80084d0 <vMBPortSerialEnable+0x44>
    {
    	//HAL_HalfDuplex_EnableTransmitter(&huart1);

    	xEventGroupSetBits(xSerialEventGroupHandle,EVENT_SERIAL_TRANS_START);
 80084c2:	4b0c      	ldr	r3, [pc, #48]	; (80084f4 <vMBPortSerialEnable+0x68>)
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	2101      	movs	r1, #1
 80084c8:	4618      	mov	r0, r3
 80084ca:	f000 fd63 	bl	8008f94 <xEventGroupSetBits>
    	xEventGroupWaitBits( xSerialEventGroupHandle,  EVENT_SERIAL_TRANS_START,  pdTRUE, pdFALSE, 0 );
        //rt_event_recv(&event_serial, EVENT_SERIAL_TRANS_START,
        //        RT_EVENT_FLAG_OR | RT_EVENT_FLAG_CLEAR, 0,
         //       &recved_event);
    }
}
 80084ce:	e008      	b.n	80084e2 <vMBPortSerialEnable+0x56>
    	xEventGroupWaitBits( xSerialEventGroupHandle,  EVENT_SERIAL_TRANS_START,  pdTRUE, pdFALSE, 0 );
 80084d0:	4b08      	ldr	r3, [pc, #32]	; (80084f4 <vMBPortSerialEnable+0x68>)
 80084d2:	6818      	ldr	r0, [r3, #0]
 80084d4:	2300      	movs	r3, #0
 80084d6:	9300      	str	r3, [sp, #0]
 80084d8:	2300      	movs	r3, #0
 80084da:	2201      	movs	r2, #1
 80084dc:	2101      	movs	r1, #1
 80084de:	f000 fc53 	bl	8008d88 <xEventGroupWaitBits>
}
 80084e2:	bf00      	nop
 80084e4:	3708      	adds	r7, #8
 80084e6:	46bd      	mov	sp, r7
 80084e8:	bd80      	pop	{r7, pc}
 80084ea:	bf00      	nop
 80084ec:	2000180c 	.word	0x2000180c
 80084f0:	20000468 	.word	0x20000468
 80084f4:	20001808 	.word	0x20001808

080084f8 <xMBPortSerialPutByte>:
    //serial->parent.close(&(serial->parent));
}

BOOL xMBPortSerialPutByte(CHAR ucByte)

{
 80084f8:	b580      	push	{r7, lr}
 80084fa:	b082      	sub	sp, #8
 80084fc:	af00      	add	r7, sp, #0
 80084fe:	4603      	mov	r3, r0
 8008500:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(EN485_GPIO_Port,EN485_Pin,GPIO_PIN_SET);
 8008502:	2201      	movs	r2, #1
 8008504:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008508:	4806      	ldr	r0, [pc, #24]	; (8008524 <xMBPortSerialPutByte+0x2c>)
 800850a:	f7fb fa02 	bl	8003912 <HAL_GPIO_WritePin>
	HAL_UART_Transmit_IT(&huart1,(uint8_t *) &ucByte, 1);
 800850e:	1dfb      	adds	r3, r7, #7
 8008510:	2201      	movs	r2, #1
 8008512:	4619      	mov	r1, r3
 8008514:	4804      	ldr	r0, [pc, #16]	; (8008528 <xMBPortSerialPutByte+0x30>)
 8008516:	f7fe fcd5 	bl	8006ec4 <HAL_UART_Transmit_IT>
    //serial->parent.write(&(serial->parent), 0, ;
    return TRUE;
 800851a:	2301      	movs	r3, #1
}
 800851c:	4618      	mov	r0, r3
 800851e:	3708      	adds	r7, #8
 8008520:	46bd      	mov	sp, r7
 8008522:	bd80      	pop	{r7, pc}
 8008524:	40010800 	.word	0x40010800
 8008528:	20000468 	.word	0x20000468

0800852c <xMBPortSerialGetByte>:

BOOL xMBPortSerialGetByte(CHAR * pucByte)
{
 800852c:	b480      	push	{r7}
 800852e:	b083      	sub	sp, #12
 8008530:	af00      	add	r7, sp, #0
 8008532:	6078      	str	r0, [r7, #4]
	* pucByte = rx_data;
 8008534:	4b04      	ldr	r3, [pc, #16]	; (8008548 <xMBPortSerialGetByte+0x1c>)
 8008536:	781a      	ldrb	r2, [r3, #0]
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	701a      	strb	r2, [r3, #0]
    //serial->parent.read(&(serial->parent), 0, pucByte, 1);
    return TRUE;
 800853c:	2301      	movs	r3, #1
}
 800853e:	4618      	mov	r0, r3
 8008540:	370c      	adds	r7, #12
 8008542:	46bd      	mov	sp, r7
 8008544:	bc80      	pop	{r7}
 8008546:	4770      	bx	lr
 8008548:	2000180d 	.word	0x2000180d

0800854c <xMBPortTimersInit>:



/* ----------------------- Start implementation -----------------------------*/
BOOL xMBPortTimersInit(USHORT usTim1Timerout50us)
{
 800854c:	b580      	push	{r7, lr}
 800854e:	b082      	sub	sp, #8
 8008550:	af00      	add	r7, sp, #0
 8008552:	4603      	mov	r3, r0
 8008554:	80fb      	strh	r3, [r7, #6]

   vTimerInit(usTim1Timerout50us);
 8008556:	88fb      	ldrh	r3, [r7, #6]
 8008558:	4618      	mov	r0, r3
 800855a:	f7f9 f879 	bl	8001650 <vTimerInit>
  //  rt_timer_init(&timer, "slave timer",
   //                timer_timeout_ind, /* bind timeout callback function */
    //               RT_NULL,
     //              (50 * usTim1Timerout50us) / (1000 * 1000 / RT_TICK_PER_SECOND) + 1,
      //             RT_TIMER_FLAG_ONE_SHOT); /* one shot */
    return TRUE;
 800855e:	2301      	movs	r3, #1
}
 8008560:	4618      	mov	r0, r3
 8008562:	3708      	adds	r7, #8
 8008564:	46bd      	mov	sp, r7
 8008566:	bd80      	pop	{r7, pc}

08008568 <vMBPortTimersEnable>:

void vMBPortTimersEnable()
{
 8008568:	b580      	push	{r7, lr}
 800856a:	af00      	add	r7, sp, #0
	vStartTimer();
 800856c:	f7f9 f886 	bl	800167c <vStartTimer>
}
 8008570:	bf00      	nop
 8008572:	bd80      	pop	{r7, pc}

08008574 <vMBPortTimersDisable>:


void vMBPortTimersDisable()
{
 8008574:	b580      	push	{r7, lr}
 8008576:	af00      	add	r7, sp, #0
	vStopTimer();
 8008578:	f7f9 f890 	bl	800169c <vStopTimer>
}
 800857c:	bf00      	nop
 800857e:	bd80      	pop	{r7, pc}

08008580 <eMBRegInputCB>:
 * @param usNRegs input register number
 *
 * @return result
 */
eMBErrorCode eMBRegInputCB(UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNRegs )
{
 8008580:	b580      	push	{r7, lr}
 8008582:	b086      	sub	sp, #24
 8008584:	af00      	add	r7, sp, #0
 8008586:	6078      	str	r0, [r7, #4]
 8008588:	460b      	mov	r3, r1
 800858a:	807b      	strh	r3, [r7, #2]
 800858c:	4613      	mov	r3, r2
 800858e:	803b      	strh	r3, [r7, #0]
    eMBErrorCode    eStatus = MB_ENOERR;
 8008590:	2300      	movs	r3, #0
 8008592:	75fb      	strb	r3, [r7, #23]
    USHORT *        pusRegInputBuf;
    USHORT          REG_INPUT_START;
    USHORT          REG_INPUT_NREGS;
    USHORT          usRegInStart;

    pusRegInputBuf = usSRegInBuf;
 8008594:	4b21      	ldr	r3, [pc, #132]	; (800861c <eMBRegInputCB+0x9c>)
 8008596:	613b      	str	r3, [r7, #16]
    REG_INPUT_START = S_REG_INPUT_START;
 8008598:	2305      	movs	r3, #5
 800859a:	81fb      	strh	r3, [r7, #14]
    REG_INPUT_NREGS = S_REG_INPUT_NREGS;
 800859c:	2308      	movs	r3, #8
 800859e:	81bb      	strh	r3, [r7, #12]
    usRegInStart = usSRegInStart;
 80085a0:	4b1f      	ldr	r3, [pc, #124]	; (8008620 <eMBRegInputCB+0xa0>)
 80085a2:	881b      	ldrh	r3, [r3, #0]
 80085a4:	817b      	strh	r3, [r7, #10]

    /* it already plus one in modbus function method. */
    usAddress--;
 80085a6:	887b      	ldrh	r3, [r7, #2]
 80085a8:	3b01      	subs	r3, #1
 80085aa:	807b      	strh	r3, [r7, #2]

    if ((usAddress >= REG_INPUT_START)
 80085ac:	887a      	ldrh	r2, [r7, #2]
 80085ae:	89fb      	ldrh	r3, [r7, #14]
 80085b0:	429a      	cmp	r2, r3
 80085b2:	d32b      	bcc.n	800860c <eMBRegInputCB+0x8c>
            && (usAddress + usNRegs <= REG_INPUT_START + REG_INPUT_NREGS))
 80085b4:	887a      	ldrh	r2, [r7, #2]
 80085b6:	883b      	ldrh	r3, [r7, #0]
 80085b8:	441a      	add	r2, r3
 80085ba:	89f9      	ldrh	r1, [r7, #14]
 80085bc:	89bb      	ldrh	r3, [r7, #12]
 80085be:	440b      	add	r3, r1
 80085c0:	429a      	cmp	r2, r3
 80085c2:	dc23      	bgt.n	800860c <eMBRegInputCB+0x8c>
    {
        iRegIndex = usAddress - usRegInStart;
 80085c4:	887a      	ldrh	r2, [r7, #2]
 80085c6:	897b      	ldrh	r3, [r7, #10]
 80085c8:	1ad3      	subs	r3, r2, r3
 80085ca:	82bb      	strh	r3, [r7, #20]
        while (usNRegs > 0)
 80085cc:	e01a      	b.n	8008604 <eMBRegInputCB+0x84>
        {

            *pucRegBuffer++ = (UCHAR) ( usGetRegInput(iRegIndex) >> 8);
 80085ce:	8abb      	ldrh	r3, [r7, #20]
 80085d0:	4618      	mov	r0, r3
 80085d2:	f7f9 fc7f 	bl	8001ed4 <usGetRegInput>
 80085d6:	4603      	mov	r3, r0
 80085d8:	1219      	asrs	r1, r3, #8
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	1c5a      	adds	r2, r3, #1
 80085de:	607a      	str	r2, [r7, #4]
 80085e0:	b2ca      	uxtb	r2, r1
 80085e2:	701a      	strb	r2, [r3, #0]
            *pucRegBuffer++ = (UCHAR) ( usGetRegInput(iRegIndex) & 0xFF);
 80085e4:	8abb      	ldrh	r3, [r7, #20]
 80085e6:	4618      	mov	r0, r3
 80085e8:	f7f9 fc74 	bl	8001ed4 <usGetRegInput>
 80085ec:	4601      	mov	r1, r0
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	1c5a      	adds	r2, r3, #1
 80085f2:	607a      	str	r2, [r7, #4]
 80085f4:	b2ca      	uxtb	r2, r1
 80085f6:	701a      	strb	r2, [r3, #0]
            iRegIndex++;
 80085f8:	8abb      	ldrh	r3, [r7, #20]
 80085fa:	3301      	adds	r3, #1
 80085fc:	82bb      	strh	r3, [r7, #20]
            usNRegs--;
 80085fe:	883b      	ldrh	r3, [r7, #0]
 8008600:	3b01      	subs	r3, #1
 8008602:	803b      	strh	r3, [r7, #0]
        while (usNRegs > 0)
 8008604:	883b      	ldrh	r3, [r7, #0]
 8008606:	2b00      	cmp	r3, #0
 8008608:	d1e1      	bne.n	80085ce <eMBRegInputCB+0x4e>
    if ((usAddress >= REG_INPUT_START)
 800860a:	e001      	b.n	8008610 <eMBRegInputCB+0x90>
        }
    }
    else
    {
        eStatus = MB_ENOREG;
 800860c:	2301      	movs	r3, #1
 800860e:	75fb      	strb	r3, [r7, #23]
    }

    return eStatus;
 8008610:	7dfb      	ldrb	r3, [r7, #23]
}
 8008612:	4618      	mov	r0, r3
 8008614:	3718      	adds	r7, #24
 8008616:	46bd      	mov	sp, r7
 8008618:	bd80      	pop	{r7, pc}
 800861a:	bf00      	nop
 800861c:	20001818 	.word	0x20001818
 8008620:	20000092 	.word	0x20000092

08008624 <eMBRegHoldingCB>:
 *
 * @return result
 */
eMBErrorCode eMBRegHoldingCB(UCHAR * pucRegBuffer, USHORT usAddress,
        USHORT usNRegs, eMBRegisterMode eMode)
{
 8008624:	b580      	push	{r7, lr}
 8008626:	b088      	sub	sp, #32
 8008628:	af00      	add	r7, sp, #0
 800862a:	60f8      	str	r0, [r7, #12]
 800862c:	4608      	mov	r0, r1
 800862e:	4611      	mov	r1, r2
 8008630:	461a      	mov	r2, r3
 8008632:	4603      	mov	r3, r0
 8008634:	817b      	strh	r3, [r7, #10]
 8008636:	460b      	mov	r3, r1
 8008638:	813b      	strh	r3, [r7, #8]
 800863a:	4613      	mov	r3, r2
 800863c:	71fb      	strb	r3, [r7, #7]
    eMBErrorCode    eStatus = MB_ENOERR;
 800863e:	2300      	movs	r3, #0
 8008640:	77fb      	strb	r3, [r7, #31]
    USHORT *        pusRegHoldingBuf;
    USHORT          REG_HOLDING_START;
    USHORT          REG_HOLDING_NREGS;
    USHORT          usRegHoldStart;

    pusRegHoldingBuf = usSRegHoldBuf;
 8008642:	4b32      	ldr	r3, [pc, #200]	; (800870c <eMBRegHoldingCB+0xe8>)
 8008644:	61bb      	str	r3, [r7, #24]
    REG_HOLDING_START = S_REG_HOLDING_START;
 8008646:	230d      	movs	r3, #13
 8008648:	82fb      	strh	r3, [r7, #22]
    REG_HOLDING_NREGS = S_REG_HOLDING_NREGS;
 800864a:	230a      	movs	r3, #10
 800864c:	82bb      	strh	r3, [r7, #20]
    usRegHoldStart = usSRegHoldStart;
 800864e:	4b30      	ldr	r3, [pc, #192]	; (8008710 <eMBRegHoldingCB+0xec>)
 8008650:	881b      	ldrh	r3, [r3, #0]
 8008652:	827b      	strh	r3, [r7, #18]

    /* it already plus one in modbus function method. */
    usAddress--;
 8008654:	897b      	ldrh	r3, [r7, #10]
 8008656:	3b01      	subs	r3, #1
 8008658:	817b      	strh	r3, [r7, #10]

    if ((usAddress >= REG_HOLDING_START)
 800865a:	897a      	ldrh	r2, [r7, #10]
 800865c:	8afb      	ldrh	r3, [r7, #22]
 800865e:	429a      	cmp	r2, r3
 8008660:	d34c      	bcc.n	80086fc <eMBRegHoldingCB+0xd8>
            && (usAddress + usNRegs <= REG_HOLDING_START + REG_HOLDING_NREGS))
 8008662:	897a      	ldrh	r2, [r7, #10]
 8008664:	893b      	ldrh	r3, [r7, #8]
 8008666:	441a      	add	r2, r3
 8008668:	8af9      	ldrh	r1, [r7, #22]
 800866a:	8abb      	ldrh	r3, [r7, #20]
 800866c:	440b      	add	r3, r1
 800866e:	429a      	cmp	r2, r3
 8008670:	dc44      	bgt.n	80086fc <eMBRegHoldingCB+0xd8>
    {
        iRegIndex = usAddress - usRegHoldStart;
 8008672:	897a      	ldrh	r2, [r7, #10]
 8008674:	8a7b      	ldrh	r3, [r7, #18]
 8008676:	1ad3      	subs	r3, r2, r3
 8008678:	83bb      	strh	r3, [r7, #28]
        switch (eMode)
 800867a:	79fb      	ldrb	r3, [r7, #7]
 800867c:	2b00      	cmp	r3, #0
 800867e:	d01d      	beq.n	80086bc <eMBRegHoldingCB+0x98>
 8008680:	2b01      	cmp	r3, #1
 8008682:	d036      	beq.n	80086f2 <eMBRegHoldingCB+0xce>
 8008684:	e03c      	b.n	8008700 <eMBRegHoldingCB+0xdc>
        {
        /* read current register values from the protocol stack. */
        case MB_REG_READ:
            while (usNRegs > 0)
            {
                *pucRegBuffer++ = (UCHAR) (usGetReg(iRegIndex) >> 8);
 8008686:	8bbb      	ldrh	r3, [r7, #28]
 8008688:	4618      	mov	r0, r3
 800868a:	f7f9 fc55 	bl	8001f38 <usGetReg>
 800868e:	4603      	mov	r3, r0
 8008690:	1219      	asrs	r1, r3, #8
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	1c5a      	adds	r2, r3, #1
 8008696:	60fa      	str	r2, [r7, #12]
 8008698:	b2ca      	uxtb	r2, r1
 800869a:	701a      	strb	r2, [r3, #0]
                *pucRegBuffer++ = (UCHAR) (usGetReg(iRegIndex) & 0xFF);
 800869c:	8bbb      	ldrh	r3, [r7, #28]
 800869e:	4618      	mov	r0, r3
 80086a0:	f7f9 fc4a 	bl	8001f38 <usGetReg>
 80086a4:	4601      	mov	r1, r0
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	1c5a      	adds	r2, r3, #1
 80086aa:	60fa      	str	r2, [r7, #12]
 80086ac:	b2ca      	uxtb	r2, r1
 80086ae:	701a      	strb	r2, [r3, #0]
                iRegIndex++;
 80086b0:	8bbb      	ldrh	r3, [r7, #28]
 80086b2:	3301      	adds	r3, #1
 80086b4:	83bb      	strh	r3, [r7, #28]
                usNRegs--;
 80086b6:	893b      	ldrh	r3, [r7, #8]
 80086b8:	3b01      	subs	r3, #1
 80086ba:	813b      	strh	r3, [r7, #8]
            while (usNRegs > 0)
 80086bc:	893b      	ldrh	r3, [r7, #8]
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d1e1      	bne.n	8008686 <eMBRegHoldingCB+0x62>
            }
            break;
 80086c2:	e01a      	b.n	80086fa <eMBRegHoldingCB+0xd6>

        /* write current register values with new values from the protocol stack. */
        case MB_REG_WRITE:
            while (usNRegs > 0)
            {
            	vSetReg(iRegIndex, (*pucRegBuffer)<<8 | *(pucRegBuffer + 1) );
 80086c4:	8bb8      	ldrh	r0, [r7, #28]
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	781b      	ldrb	r3, [r3, #0]
 80086ca:	021b      	lsls	r3, r3, #8
 80086cc:	68fa      	ldr	r2, [r7, #12]
 80086ce:	3201      	adds	r2, #1
 80086d0:	7812      	ldrb	r2, [r2, #0]
 80086d2:	4313      	orrs	r3, r2
 80086d4:	4619      	mov	r1, r3
 80086d6:	f7f9 fc19 	bl	8001f0c <vSetReg>
            	pucRegBuffer++;
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	3301      	adds	r3, #1
 80086de:	60fb      	str	r3, [r7, #12]
				pucRegBuffer++;
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	3301      	adds	r3, #1
 80086e4:	60fb      	str	r3, [r7, #12]
                //pusRegHoldingBuf[iRegIndex] = *pucRegBuffer++ << 8;
                //pusRegHoldingBuf[iRegIndex] |= *pucRegBuffer++;
                iRegIndex++;
 80086e6:	8bbb      	ldrh	r3, [r7, #28]
 80086e8:	3301      	adds	r3, #1
 80086ea:	83bb      	strh	r3, [r7, #28]
                usNRegs--;
 80086ec:	893b      	ldrh	r3, [r7, #8]
 80086ee:	3b01      	subs	r3, #1
 80086f0:	813b      	strh	r3, [r7, #8]
            while (usNRegs > 0)
 80086f2:	893b      	ldrh	r3, [r7, #8]
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d1e5      	bne.n	80086c4 <eMBRegHoldingCB+0xa0>
            }
            break;
 80086f8:	bf00      	nop
        switch (eMode)
 80086fa:	e001      	b.n	8008700 <eMBRegHoldingCB+0xdc>
        }
    }
    else
    {
        eStatus = MB_ENOREG;
 80086fc:	2301      	movs	r3, #1
 80086fe:	77fb      	strb	r3, [r7, #31]
    }
    return eStatus;
 8008700:	7ffb      	ldrb	r3, [r7, #31]
}
 8008702:	4618      	mov	r0, r3
 8008704:	3720      	adds	r7, #32
 8008706:	46bd      	mov	sp, r7
 8008708:	bd80      	pop	{r7, pc}
 800870a:	bf00      	nop
 800870c:	20001828 	.word	0x20001828
 8008710:	20000094 	.word	0x20000094

08008714 <eMBRegCoilsCB>:
 *
 * @return result
 */
eMBErrorCode eMBRegCoilsCB(UCHAR * pucRegBuffer, USHORT usAddress,
        USHORT usNCoils, eMBRegisterMode eMode)
{
 8008714:	b590      	push	{r4, r7, lr}
 8008716:	b08b      	sub	sp, #44	; 0x2c
 8008718:	af00      	add	r7, sp, #0
 800871a:	60f8      	str	r0, [r7, #12]
 800871c:	4608      	mov	r0, r1
 800871e:	4611      	mov	r1, r2
 8008720:	461a      	mov	r2, r3
 8008722:	4603      	mov	r3, r0
 8008724:	817b      	strh	r3, [r7, #10]
 8008726:	460b      	mov	r3, r1
 8008728:	813b      	strh	r3, [r7, #8]
 800872a:	4613      	mov	r3, r2
 800872c:	71fb      	strb	r3, [r7, #7]
    eMBErrorCode    eStatus = MB_ENOERR;
 800872e:	2300      	movs	r3, #0
 8008730:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    USHORT          iRegIndex , iRegBitIndex , iNReg;
    UCHAR *         pucCoilBuf;
    USHORT          COIL_START;
    USHORT          COIL_NCOILS;
    USHORT          usCoilStart;
    iNReg =  usNCoils / 8 + 1;
 8008734:	893b      	ldrh	r3, [r7, #8]
 8008736:	08db      	lsrs	r3, r3, #3
 8008738:	b29b      	uxth	r3, r3
 800873a:	3301      	adds	r3, #1
 800873c:	847b      	strh	r3, [r7, #34]	; 0x22

    pucCoilBuf = ucSCoilBuf;
 800873e:	4b4c      	ldr	r3, [pc, #304]	; (8008870 <eMBRegCoilsCB+0x15c>)
 8008740:	61fb      	str	r3, [r7, #28]
    COIL_START = S_COIL_START;
 8008742:	2301      	movs	r3, #1
 8008744:	837b      	strh	r3, [r7, #26]
    COIL_NCOILS = S_COIL_NCOILS;
 8008746:	2304      	movs	r3, #4
 8008748:	833b      	strh	r3, [r7, #24]
    usCoilStart = usSCoilStart;
 800874a:	4b4a      	ldr	r3, [pc, #296]	; (8008874 <eMBRegCoilsCB+0x160>)
 800874c:	881b      	ldrh	r3, [r3, #0]
 800874e:	82fb      	strh	r3, [r7, #22]

    /* it already plus one in modbus function method. */
    usAddress--;
 8008750:	897b      	ldrh	r3, [r7, #10]
 8008752:	3b01      	subs	r3, #1
 8008754:	817b      	strh	r3, [r7, #10]

    if( ( usAddress >= COIL_START ) &&
 8008756:	897a      	ldrh	r2, [r7, #10]
 8008758:	8b7b      	ldrh	r3, [r7, #26]
 800875a:	429a      	cmp	r2, r3
 800875c:	d37f      	bcc.n	800885e <eMBRegCoilsCB+0x14a>
        ( usAddress + usNCoils <= COIL_START + COIL_NCOILS ) )
 800875e:	897a      	ldrh	r2, [r7, #10]
 8008760:	893b      	ldrh	r3, [r7, #8]
 8008762:	441a      	add	r2, r3
 8008764:	8b79      	ldrh	r1, [r7, #26]
 8008766:	8b3b      	ldrh	r3, [r7, #24]
 8008768:	440b      	add	r3, r1
    if( ( usAddress >= COIL_START ) &&
 800876a:	429a      	cmp	r2, r3
 800876c:	dc77      	bgt.n	800885e <eMBRegCoilsCB+0x14a>
    {
        iRegIndex = (USHORT) (usAddress - usCoilStart) / 8;
 800876e:	897a      	ldrh	r2, [r7, #10]
 8008770:	8afb      	ldrh	r3, [r7, #22]
 8008772:	1ad3      	subs	r3, r2, r3
 8008774:	b29b      	uxth	r3, r3
 8008776:	08db      	lsrs	r3, r3, #3
 8008778:	84bb      	strh	r3, [r7, #36]	; 0x24
        iRegBitIndex = (USHORT) (usAddress - usCoilStart) % 8;
 800877a:	897a      	ldrh	r2, [r7, #10]
 800877c:	8afb      	ldrh	r3, [r7, #22]
 800877e:	1ad3      	subs	r3, r2, r3
 8008780:	b29b      	uxth	r3, r3
 8008782:	f003 0307 	and.w	r3, r3, #7
 8008786:	82bb      	strh	r3, [r7, #20]
        switch ( eMode )
 8008788:	79fb      	ldrb	r3, [r7, #7]
 800878a:	2b00      	cmp	r3, #0
 800878c:	d002      	beq.n	8008794 <eMBRegCoilsCB+0x80>
 800878e:	2b01      	cmp	r3, #1
 8008790:	d049      	beq.n	8008826 <eMBRegCoilsCB+0x112>
 8008792:	e067      	b.n	8008864 <eMBRegCoilsCB+0x150>
        {
        /* read current coil values from the protocol stack. */
        case MB_REG_READ:
        	vUPDATECoils(0);
 8008794:	2000      	movs	r0, #0
 8008796:	f7f9 fbaf 	bl	8001ef8 <vUPDATECoils>
            while (iNReg > 0)
 800879a:	e012      	b.n	80087c2 <eMBRegCoilsCB+0xae>
            {
                *pucRegBuffer++ = xMBUtilGetBits(&pucCoilBuf[iRegIndex++],
 800879c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800879e:	1c5a      	adds	r2, r3, #1
 80087a0:	84ba      	strh	r2, [r7, #36]	; 0x24
 80087a2:	461a      	mov	r2, r3
 80087a4:	69fb      	ldr	r3, [r7, #28]
 80087a6:	1898      	adds	r0, r3, r2
 80087a8:	68fc      	ldr	r4, [r7, #12]
 80087aa:	1c63      	adds	r3, r4, #1
 80087ac:	60fb      	str	r3, [r7, #12]
 80087ae:	8abb      	ldrh	r3, [r7, #20]
 80087b0:	2208      	movs	r2, #8
 80087b2:	4619      	mov	r1, r3
 80087b4:	f7ff fd0e 	bl	80081d4 <xMBUtilGetBits>
 80087b8:	4603      	mov	r3, r0
 80087ba:	7023      	strb	r3, [r4, #0]
                        iRegBitIndex, 8);
                iNReg--;
 80087bc:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80087be:	3b01      	subs	r3, #1
 80087c0:	847b      	strh	r3, [r7, #34]	; 0x22
            while (iNReg > 0)
 80087c2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d1e9      	bne.n	800879c <eMBRegCoilsCB+0x88>
            }
            pucRegBuffer--;
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	3b01      	subs	r3, #1
 80087cc:	60fb      	str	r3, [r7, #12]
            /* last coils */
            usNCoils = usNCoils % 8;
 80087ce:	893b      	ldrh	r3, [r7, #8]
 80087d0:	f003 0307 	and.w	r3, r3, #7
 80087d4:	813b      	strh	r3, [r7, #8]
            /* filling zero to high bit */
            *pucRegBuffer = *pucRegBuffer << (8 - usNCoils);
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	781b      	ldrb	r3, [r3, #0]
 80087da:	461a      	mov	r2, r3
 80087dc:	893b      	ldrh	r3, [r7, #8]
 80087de:	f1c3 0308 	rsb	r3, r3, #8
 80087e2:	fa02 f303 	lsl.w	r3, r2, r3
 80087e6:	b2da      	uxtb	r2, r3
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	701a      	strb	r2, [r3, #0]
            *pucRegBuffer = *pucRegBuffer >> (8 - usNCoils);
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	781b      	ldrb	r3, [r3, #0]
 80087f0:	461a      	mov	r2, r3
 80087f2:	893b      	ldrh	r3, [r7, #8]
 80087f4:	f1c3 0308 	rsb	r3, r3, #8
 80087f8:	fa42 f303 	asr.w	r3, r2, r3
 80087fc:	b2da      	uxtb	r2, r3
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	701a      	strb	r2, [r3, #0]

            break;
 8008802:	e02b      	b.n	800885c <eMBRegCoilsCB+0x148>

            /* write current coil values with new values from the protocol stack. */
        case MB_REG_WRITE:
            while (iNReg > 1)
            {
                xMBUtilSetBits(&pucCoilBuf[iRegIndex++], iRegBitIndex, 8,
 8008804:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008806:	1c5a      	adds	r2, r3, #1
 8008808:	84ba      	strh	r2, [r7, #36]	; 0x24
 800880a:	461a      	mov	r2, r3
 800880c:	69fb      	ldr	r3, [r7, #28]
 800880e:	1898      	adds	r0, r3, r2
                        *pucRegBuffer++);
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	1c5a      	adds	r2, r3, #1
 8008814:	60fa      	str	r2, [r7, #12]
                xMBUtilSetBits(&pucCoilBuf[iRegIndex++], iRegBitIndex, 8,
 8008816:	781b      	ldrb	r3, [r3, #0]
 8008818:	8ab9      	ldrh	r1, [r7, #20]
 800881a:	2208      	movs	r2, #8
 800881c:	f7ff fc7c 	bl	8008118 <xMBUtilSetBits>
                iNReg--;
 8008820:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8008822:	3b01      	subs	r3, #1
 8008824:	847b      	strh	r3, [r7, #34]	; 0x22
            while (iNReg > 1)
 8008826:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8008828:	2b01      	cmp	r3, #1
 800882a:	d8eb      	bhi.n	8008804 <eMBRegCoilsCB+0xf0>
            }
            /* last coils */
            usNCoils = usNCoils % 8;
 800882c:	893b      	ldrh	r3, [r7, #8]
 800882e:	f003 0307 	and.w	r3, r3, #7
 8008832:	813b      	strh	r3, [r7, #8]
            /* xMBUtilSetBits has bug when ucNBits is zero */
            if (usNCoils != 0)
 8008834:	893b      	ldrh	r3, [r7, #8]
 8008836:	2b00      	cmp	r3, #0
 8008838:	d00f      	beq.n	800885a <eMBRegCoilsCB+0x146>
            {
                xMBUtilSetBits(&pucCoilBuf[iRegIndex++], iRegBitIndex, usNCoils,
 800883a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800883c:	1c5a      	adds	r2, r3, #1
 800883e:	84ba      	strh	r2, [r7, #36]	; 0x24
 8008840:	461a      	mov	r2, r3
 8008842:	69fb      	ldr	r3, [r7, #28]
 8008844:	1898      	adds	r0, r3, r2
 8008846:	893b      	ldrh	r3, [r7, #8]
 8008848:	b2dc      	uxtb	r4, r3
                        *pucRegBuffer++);
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	1c5a      	adds	r2, r3, #1
 800884e:	60fa      	str	r2, [r7, #12]
                xMBUtilSetBits(&pucCoilBuf[iRegIndex++], iRegBitIndex, usNCoils,
 8008850:	781b      	ldrb	r3, [r3, #0]
 8008852:	8ab9      	ldrh	r1, [r7, #20]
 8008854:	4622      	mov	r2, r4
 8008856:	f7ff fc5f 	bl	8008118 <xMBUtilSetBits>
            }

            break;
 800885a:	bf00      	nop
        switch ( eMode )
 800885c:	e002      	b.n	8008864 <eMBRegCoilsCB+0x150>
        }
    }
    else
    {
        eStatus = MB_ENOREG;
 800885e:	2301      	movs	r3, #1
 8008860:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
    return eStatus;
 8008864:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8008868:	4618      	mov	r0, r3
 800886a:	372c      	adds	r7, #44	; 0x2c
 800886c:	46bd      	mov	sp, r7
 800886e:	bd90      	pop	{r4, r7, pc}
 8008870:	20001814 	.word	0x20001814
 8008874:	20000090 	.word	0x20000090

08008878 <eMBRegDiscreteCB>:
 * @param usNDiscrete discrete number
 *
 * @return result
 */
eMBErrorCode eMBRegDiscreteCB( UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNDiscrete )
{
 8008878:	b590      	push	{r4, r7, lr}
 800887a:	b089      	sub	sp, #36	; 0x24
 800887c:	af00      	add	r7, sp, #0
 800887e:	6078      	str	r0, [r7, #4]
 8008880:	460b      	mov	r3, r1
 8008882:	807b      	strh	r3, [r7, #2]
 8008884:	4613      	mov	r3, r2
 8008886:	803b      	strh	r3, [r7, #0]
    eMBErrorCode    eStatus = MB_ENOERR;
 8008888:	2300      	movs	r3, #0
 800888a:	77fb      	strb	r3, [r7, #31]
    USHORT          iRegIndex , iRegBitIndex , iNReg;
    UCHAR *         pucDiscreteInputBuf;
    USHORT          DISCRETE_INPUT_START;
    USHORT          DISCRETE_INPUT_NDISCRETES;
    USHORT          usDiscreteInputStart;
    iNReg =  usNDiscrete / 8 + 1;
 800888c:	883b      	ldrh	r3, [r7, #0]
 800888e:	08db      	lsrs	r3, r3, #3
 8008890:	b29b      	uxth	r3, r3
 8008892:	3301      	adds	r3, #1
 8008894:	837b      	strh	r3, [r7, #26]

    pucDiscreteInputBuf = ucSDiscInBuf;
 8008896:	4b30      	ldr	r3, [pc, #192]	; (8008958 <eMBRegDiscreteCB+0xe0>)
 8008898:	617b      	str	r3, [r7, #20]
    DISCRETE_INPUT_START = S_DISCRETE_INPUT_START;
 800889a:	2300      	movs	r3, #0
 800889c:	827b      	strh	r3, [r7, #18]
    DISCRETE_INPUT_NDISCRETES = S_DISCRETE_INPUT_NDISCRETES;
 800889e:	2301      	movs	r3, #1
 80088a0:	823b      	strh	r3, [r7, #16]
    usDiscreteInputStart = usSDiscInStart;
 80088a2:	4b2e      	ldr	r3, [pc, #184]	; (800895c <eMBRegDiscreteCB+0xe4>)
 80088a4:	881b      	ldrh	r3, [r3, #0]
 80088a6:	81fb      	strh	r3, [r7, #14]

    /* it already plus one in modbus function method. */
    usAddress--;
 80088a8:	887b      	ldrh	r3, [r7, #2]
 80088aa:	3b01      	subs	r3, #1
 80088ac:	807b      	strh	r3, [r7, #2]

    if ((usAddress >= DISCRETE_INPUT_START)
 80088ae:	887a      	ldrh	r2, [r7, #2]
 80088b0:	8a7b      	ldrh	r3, [r7, #18]
 80088b2:	429a      	cmp	r2, r3
 80088b4:	d349      	bcc.n	800894a <eMBRegDiscreteCB+0xd2>
            && (usAddress + usNDiscrete    <= DISCRETE_INPUT_START + DISCRETE_INPUT_NDISCRETES))
 80088b6:	887a      	ldrh	r2, [r7, #2]
 80088b8:	883b      	ldrh	r3, [r7, #0]
 80088ba:	441a      	add	r2, r3
 80088bc:	8a79      	ldrh	r1, [r7, #18]
 80088be:	8a3b      	ldrh	r3, [r7, #16]
 80088c0:	440b      	add	r3, r1
 80088c2:	429a      	cmp	r2, r3
 80088c4:	dc41      	bgt.n	800894a <eMBRegDiscreteCB+0xd2>
    {
        iRegIndex = (USHORT) (usAddress - usDiscreteInputStart) / 8;
 80088c6:	887a      	ldrh	r2, [r7, #2]
 80088c8:	89fb      	ldrh	r3, [r7, #14]
 80088ca:	1ad3      	subs	r3, r2, r3
 80088cc:	b29b      	uxth	r3, r3
 80088ce:	08db      	lsrs	r3, r3, #3
 80088d0:	83bb      	strh	r3, [r7, #28]
        iRegBitIndex = (USHORT) (usAddress - usDiscreteInputStart) % 8;
 80088d2:	887a      	ldrh	r2, [r7, #2]
 80088d4:	89fb      	ldrh	r3, [r7, #14]
 80088d6:	1ad3      	subs	r3, r2, r3
 80088d8:	b29b      	uxth	r3, r3
 80088da:	f003 0307 	and.w	r3, r3, #7
 80088de:	81bb      	strh	r3, [r7, #12]

        while (iNReg > 0)
 80088e0:	e012      	b.n	8008908 <eMBRegDiscreteCB+0x90>
        {
            *pucRegBuffer++ = xMBUtilGetBits(&pucDiscreteInputBuf[iRegIndex++],
 80088e2:	8bbb      	ldrh	r3, [r7, #28]
 80088e4:	1c5a      	adds	r2, r3, #1
 80088e6:	83ba      	strh	r2, [r7, #28]
 80088e8:	461a      	mov	r2, r3
 80088ea:	697b      	ldr	r3, [r7, #20]
 80088ec:	1898      	adds	r0, r3, r2
 80088ee:	687c      	ldr	r4, [r7, #4]
 80088f0:	1c63      	adds	r3, r4, #1
 80088f2:	607b      	str	r3, [r7, #4]
 80088f4:	89bb      	ldrh	r3, [r7, #12]
 80088f6:	2208      	movs	r2, #8
 80088f8:	4619      	mov	r1, r3
 80088fa:	f7ff fc6b 	bl	80081d4 <xMBUtilGetBits>
 80088fe:	4603      	mov	r3, r0
 8008900:	7023      	strb	r3, [r4, #0]
                    iRegBitIndex, 8);
            iNReg--;
 8008902:	8b7b      	ldrh	r3, [r7, #26]
 8008904:	3b01      	subs	r3, #1
 8008906:	837b      	strh	r3, [r7, #26]
        while (iNReg > 0)
 8008908:	8b7b      	ldrh	r3, [r7, #26]
 800890a:	2b00      	cmp	r3, #0
 800890c:	d1e9      	bne.n	80088e2 <eMBRegDiscreteCB+0x6a>
        }
        pucRegBuffer--;
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	3b01      	subs	r3, #1
 8008912:	607b      	str	r3, [r7, #4]
        /* last discrete */
        usNDiscrete = usNDiscrete % 8;
 8008914:	883b      	ldrh	r3, [r7, #0]
 8008916:	f003 0307 	and.w	r3, r3, #7
 800891a:	803b      	strh	r3, [r7, #0]
        /* filling zero to high bit */
        *pucRegBuffer = *pucRegBuffer << (8 - usNDiscrete);
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	781b      	ldrb	r3, [r3, #0]
 8008920:	461a      	mov	r2, r3
 8008922:	883b      	ldrh	r3, [r7, #0]
 8008924:	f1c3 0308 	rsb	r3, r3, #8
 8008928:	fa02 f303 	lsl.w	r3, r2, r3
 800892c:	b2da      	uxtb	r2, r3
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	701a      	strb	r2, [r3, #0]
        *pucRegBuffer = *pucRegBuffer >> (8 - usNDiscrete);
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	781b      	ldrb	r3, [r3, #0]
 8008936:	461a      	mov	r2, r3
 8008938:	883b      	ldrh	r3, [r7, #0]
 800893a:	f1c3 0308 	rsb	r3, r3, #8
 800893e:	fa42 f303 	asr.w	r3, r2, r3
 8008942:	b2da      	uxtb	r2, r3
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	701a      	strb	r2, [r3, #0]
 8008948:	e001      	b.n	800894e <eMBRegDiscreteCB+0xd6>
    }
    else
    {
        eStatus = MB_ENOREG;
 800894a:	2301      	movs	r3, #1
 800894c:	77fb      	strb	r3, [r7, #31]
    }

    return eStatus;
 800894e:	7ffb      	ldrb	r3, [r7, #31]
}
 8008950:	4618      	mov	r0, r3
 8008952:	3724      	adds	r7, #36	; 0x24
 8008954:	46bd      	mov	sp, r7
 8008956:	bd90      	pop	{r4, r7, pc}
 8008958:	20001810 	.word	0x20001810
 800895c:	2000180e 	.word	0x2000180e

08008960 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008960:	b480      	push	{r7}
 8008962:	b085      	sub	sp, #20
 8008964:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008966:	f3ef 8305 	mrs	r3, IPSR
 800896a:	60bb      	str	r3, [r7, #8]
  return(result);
 800896c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800896e:	2b00      	cmp	r3, #0
 8008970:	d10f      	bne.n	8008992 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008972:	f3ef 8310 	mrs	r3, PRIMASK
 8008976:	607b      	str	r3, [r7, #4]
  return(result);
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	2b00      	cmp	r3, #0
 800897c:	d109      	bne.n	8008992 <osKernelInitialize+0x32>
 800897e:	4b10      	ldr	r3, [pc, #64]	; (80089c0 <osKernelInitialize+0x60>)
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	2b02      	cmp	r3, #2
 8008984:	d109      	bne.n	800899a <osKernelInitialize+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8008986:	f3ef 8311 	mrs	r3, BASEPRI
 800898a:	603b      	str	r3, [r7, #0]
  return(result);
 800898c:	683b      	ldr	r3, [r7, #0]
 800898e:	2b00      	cmp	r3, #0
 8008990:	d003      	beq.n	800899a <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8008992:	f06f 0305 	mvn.w	r3, #5
 8008996:	60fb      	str	r3, [r7, #12]
 8008998:	e00c      	b.n	80089b4 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800899a:	4b09      	ldr	r3, [pc, #36]	; (80089c0 <osKernelInitialize+0x60>)
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d105      	bne.n	80089ae <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 80089a2:	4b07      	ldr	r3, [pc, #28]	; (80089c0 <osKernelInitialize+0x60>)
 80089a4:	2201      	movs	r2, #1
 80089a6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80089a8:	2300      	movs	r3, #0
 80089aa:	60fb      	str	r3, [r7, #12]
 80089ac:	e002      	b.n	80089b4 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 80089ae:	f04f 33ff 	mov.w	r3, #4294967295
 80089b2:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80089b4:	68fb      	ldr	r3, [r7, #12]
}
 80089b6:	4618      	mov	r0, r3
 80089b8:	3714      	adds	r7, #20
 80089ba:	46bd      	mov	sp, r7
 80089bc:	bc80      	pop	{r7}
 80089be:	4770      	bx	lr
 80089c0:	2000183c 	.word	0x2000183c

080089c4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80089c4:	b580      	push	{r7, lr}
 80089c6:	b084      	sub	sp, #16
 80089c8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80089ca:	f3ef 8305 	mrs	r3, IPSR
 80089ce:	60bb      	str	r3, [r7, #8]
  return(result);
 80089d0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d10f      	bne.n	80089f6 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80089d6:	f3ef 8310 	mrs	r3, PRIMASK
 80089da:	607b      	str	r3, [r7, #4]
  return(result);
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d109      	bne.n	80089f6 <osKernelStart+0x32>
 80089e2:	4b11      	ldr	r3, [pc, #68]	; (8008a28 <osKernelStart+0x64>)
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	2b02      	cmp	r3, #2
 80089e8:	d109      	bne.n	80089fe <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80089ea:	f3ef 8311 	mrs	r3, BASEPRI
 80089ee:	603b      	str	r3, [r7, #0]
  return(result);
 80089f0:	683b      	ldr	r3, [r7, #0]
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d003      	beq.n	80089fe <osKernelStart+0x3a>
    stat = osErrorISR;
 80089f6:	f06f 0305 	mvn.w	r3, #5
 80089fa:	60fb      	str	r3, [r7, #12]
 80089fc:	e00e      	b.n	8008a1c <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 80089fe:	4b0a      	ldr	r3, [pc, #40]	; (8008a28 <osKernelStart+0x64>)
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	2b01      	cmp	r3, #1
 8008a04:	d107      	bne.n	8008a16 <osKernelStart+0x52>
      KernelState = osKernelRunning;
 8008a06:	4b08      	ldr	r3, [pc, #32]	; (8008a28 <osKernelStart+0x64>)
 8008a08:	2202      	movs	r2, #2
 8008a0a:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8008a0c:	f001 fb08 	bl	800a020 <vTaskStartScheduler>
      stat = osOK;
 8008a10:	2300      	movs	r3, #0
 8008a12:	60fb      	str	r3, [r7, #12]
 8008a14:	e002      	b.n	8008a1c <osKernelStart+0x58>
    } else {
      stat = osError;
 8008a16:	f04f 33ff 	mov.w	r3, #4294967295
 8008a1a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8008a1c:	68fb      	ldr	r3, [r7, #12]
}
 8008a1e:	4618      	mov	r0, r3
 8008a20:	3710      	adds	r7, #16
 8008a22:	46bd      	mov	sp, r7
 8008a24:	bd80      	pop	{r7, pc}
 8008a26:	bf00      	nop
 8008a28:	2000183c 	.word	0x2000183c

08008a2c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008a2c:	b580      	push	{r7, lr}
 8008a2e:	b092      	sub	sp, #72	; 0x48
 8008a30:	af04      	add	r7, sp, #16
 8008a32:	60f8      	str	r0, [r7, #12]
 8008a34:	60b9      	str	r1, [r7, #8]
 8008a36:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008a38:	2300      	movs	r3, #0
 8008a3a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008a3c:	f3ef 8305 	mrs	r3, IPSR
 8008a40:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8008a42:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	f040 8094 	bne.w	8008b72 <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008a4a:	f3ef 8310 	mrs	r3, PRIMASK
 8008a4e:	623b      	str	r3, [r7, #32]
  return(result);
 8008a50:	6a3b      	ldr	r3, [r7, #32]
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	f040 808d 	bne.w	8008b72 <osThreadNew+0x146>
 8008a58:	4b48      	ldr	r3, [pc, #288]	; (8008b7c <osThreadNew+0x150>)
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	2b02      	cmp	r3, #2
 8008a5e:	d106      	bne.n	8008a6e <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8008a60:	f3ef 8311 	mrs	r3, BASEPRI
 8008a64:	61fb      	str	r3, [r7, #28]
  return(result);
 8008a66:	69fb      	ldr	r3, [r7, #28]
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	f040 8082 	bne.w	8008b72 <osThreadNew+0x146>
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d07e      	beq.n	8008b72 <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 8008a74:	2380      	movs	r3, #128	; 0x80
 8008a76:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8008a78:	2318      	movs	r3, #24
 8008a7a:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8008a7c:	2300      	movs	r3, #0
 8008a7e:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8008a80:	f107 031b 	add.w	r3, r7, #27
 8008a84:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 8008a86:	f04f 33ff 	mov.w	r3, #4294967295
 8008a8a:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d045      	beq.n	8008b1e <osThreadNew+0xf2>
      if (attr->name != NULL) {
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d002      	beq.n	8008aa0 <osThreadNew+0x74>
        name = attr->name;
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	699b      	ldr	r3, [r3, #24]
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d002      	beq.n	8008aae <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	699b      	ldr	r3, [r3, #24]
 8008aac:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008aae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d008      	beq.n	8008ac6 <osThreadNew+0x9a>
 8008ab4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ab6:	2b38      	cmp	r3, #56	; 0x38
 8008ab8:	d805      	bhi.n	8008ac6 <osThreadNew+0x9a>
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	685b      	ldr	r3, [r3, #4]
 8008abe:	f003 0301 	and.w	r3, r3, #1
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d001      	beq.n	8008aca <osThreadNew+0x9e>
        return (NULL);
 8008ac6:	2300      	movs	r3, #0
 8008ac8:	e054      	b.n	8008b74 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	695b      	ldr	r3, [r3, #20]
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d003      	beq.n	8008ada <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	695b      	ldr	r3, [r3, #20]
 8008ad6:	089b      	lsrs	r3, r3, #2
 8008ad8:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	689b      	ldr	r3, [r3, #8]
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d00e      	beq.n	8008b00 <osThreadNew+0xd4>
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	68db      	ldr	r3, [r3, #12]
 8008ae6:	2ba7      	cmp	r3, #167	; 0xa7
 8008ae8:	d90a      	bls.n	8008b00 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d006      	beq.n	8008b00 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	695b      	ldr	r3, [r3, #20]
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d002      	beq.n	8008b00 <osThreadNew+0xd4>
        mem = 1;
 8008afa:	2301      	movs	r3, #1
 8008afc:	62bb      	str	r3, [r7, #40]	; 0x28
 8008afe:	e010      	b.n	8008b22 <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	689b      	ldr	r3, [r3, #8]
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d10c      	bne.n	8008b22 <osThreadNew+0xf6>
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	68db      	ldr	r3, [r3, #12]
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d108      	bne.n	8008b22 <osThreadNew+0xf6>
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	691b      	ldr	r3, [r3, #16]
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d104      	bne.n	8008b22 <osThreadNew+0xf6>
          mem = 0;
 8008b18:	2300      	movs	r3, #0
 8008b1a:	62bb      	str	r3, [r7, #40]	; 0x28
 8008b1c:	e001      	b.n	8008b22 <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 8008b1e:	2300      	movs	r3, #0
 8008b20:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 8008b22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b24:	2b01      	cmp	r3, #1
 8008b26:	d110      	bne.n	8008b4a <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8008b2c:	687a      	ldr	r2, [r7, #4]
 8008b2e:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008b30:	9202      	str	r2, [sp, #8]
 8008b32:	9301      	str	r3, [sp, #4]
 8008b34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b36:	9300      	str	r3, [sp, #0]
 8008b38:	68bb      	ldr	r3, [r7, #8]
 8008b3a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008b3c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008b3e:	68f8      	ldr	r0, [r7, #12]
 8008b40:	f001 f88a 	bl	8009c58 <xTaskCreateStatic>
 8008b44:	4603      	mov	r3, r0
 8008b46:	617b      	str	r3, [r7, #20]
 8008b48:	e013      	b.n	8008b72 <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 8008b4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d110      	bne.n	8008b72 <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008b50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b52:	b29a      	uxth	r2, r3
 8008b54:	f107 0314 	add.w	r3, r7, #20
 8008b58:	9301      	str	r3, [sp, #4]
 8008b5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b5c:	9300      	str	r3, [sp, #0]
 8008b5e:	68bb      	ldr	r3, [r7, #8]
 8008b60:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008b62:	68f8      	ldr	r0, [r7, #12]
 8008b64:	f001 f8d4 	bl	8009d10 <xTaskCreate>
 8008b68:	4603      	mov	r3, r0
 8008b6a:	2b01      	cmp	r3, #1
 8008b6c:	d001      	beq.n	8008b72 <osThreadNew+0x146>
          hTask = NULL;
 8008b6e:	2300      	movs	r3, #0
 8008b70:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8008b72:	697b      	ldr	r3, [r7, #20]
}
 8008b74:	4618      	mov	r0, r3
 8008b76:	3738      	adds	r7, #56	; 0x38
 8008b78:	46bd      	mov	sp, r7
 8008b7a:	bd80      	pop	{r7, pc}
 8008b7c:	2000183c 	.word	0x2000183c

08008b80 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8008b80:	b580      	push	{r7, lr}
 8008b82:	b086      	sub	sp, #24
 8008b84:	af00      	add	r7, sp, #0
 8008b86:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008b88:	f3ef 8305 	mrs	r3, IPSR
 8008b8c:	613b      	str	r3, [r7, #16]
  return(result);
 8008b8e:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d10f      	bne.n	8008bb4 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008b94:	f3ef 8310 	mrs	r3, PRIMASK
 8008b98:	60fb      	str	r3, [r7, #12]
  return(result);
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d109      	bne.n	8008bb4 <osDelay+0x34>
 8008ba0:	4b0d      	ldr	r3, [pc, #52]	; (8008bd8 <osDelay+0x58>)
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	2b02      	cmp	r3, #2
 8008ba6:	d109      	bne.n	8008bbc <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8008ba8:	f3ef 8311 	mrs	r3, BASEPRI
 8008bac:	60bb      	str	r3, [r7, #8]
  return(result);
 8008bae:	68bb      	ldr	r3, [r7, #8]
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d003      	beq.n	8008bbc <osDelay+0x3c>
    stat = osErrorISR;
 8008bb4:	f06f 0305 	mvn.w	r3, #5
 8008bb8:	617b      	str	r3, [r7, #20]
 8008bba:	e007      	b.n	8008bcc <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8008bbc:	2300      	movs	r3, #0
 8008bbe:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d002      	beq.n	8008bcc <osDelay+0x4c>
      vTaskDelay(ticks);
 8008bc6:	6878      	ldr	r0, [r7, #4]
 8008bc8:	f001 f9f6 	bl	8009fb8 <vTaskDelay>
    }
  }

  return (stat);
 8008bcc:	697b      	ldr	r3, [r7, #20]
}
 8008bce:	4618      	mov	r0, r3
 8008bd0:	3718      	adds	r7, #24
 8008bd2:	46bd      	mov	sp, r7
 8008bd4:	bd80      	pop	{r7, pc}
 8008bd6:	bf00      	nop
 8008bd8:	2000183c 	.word	0x2000183c

08008bdc <osEventFlagsNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 8008bdc:	b580      	push	{r7, lr}
 8008bde:	b088      	sub	sp, #32
 8008be0:	af00      	add	r7, sp, #0
 8008be2:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 8008be4:	2300      	movs	r3, #0
 8008be6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008be8:	f3ef 8305 	mrs	r3, IPSR
 8008bec:	617b      	str	r3, [r7, #20]
  return(result);
 8008bee:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ()) {
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d13d      	bne.n	8008c70 <osEventFlagsNew+0x94>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008bf4:	f3ef 8310 	mrs	r3, PRIMASK
 8008bf8:	613b      	str	r3, [r7, #16]
  return(result);
 8008bfa:	693b      	ldr	r3, [r7, #16]
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d137      	bne.n	8008c70 <osEventFlagsNew+0x94>
 8008c00:	4b1e      	ldr	r3, [pc, #120]	; (8008c7c <osEventFlagsNew+0xa0>)
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	2b02      	cmp	r3, #2
 8008c06:	d105      	bne.n	8008c14 <osEventFlagsNew+0x38>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8008c08:	f3ef 8311 	mrs	r3, BASEPRI
 8008c0c:	60fb      	str	r3, [r7, #12]
  return(result);
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d12d      	bne.n	8008c70 <osEventFlagsNew+0x94>
    mem = -1;
 8008c14:	f04f 33ff 	mov.w	r3, #4294967295
 8008c18:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d015      	beq.n	8008c4c <osEventFlagsNew+0x70>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	689b      	ldr	r3, [r3, #8]
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d006      	beq.n	8008c36 <osEventFlagsNew+0x5a>
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	68db      	ldr	r3, [r3, #12]
 8008c2c:	2b1f      	cmp	r3, #31
 8008c2e:	d902      	bls.n	8008c36 <osEventFlagsNew+0x5a>
        mem = 1;
 8008c30:	2301      	movs	r3, #1
 8008c32:	61bb      	str	r3, [r7, #24]
 8008c34:	e00c      	b.n	8008c50 <osEventFlagsNew+0x74>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	689b      	ldr	r3, [r3, #8]
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d108      	bne.n	8008c50 <osEventFlagsNew+0x74>
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	68db      	ldr	r3, [r3, #12]
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d104      	bne.n	8008c50 <osEventFlagsNew+0x74>
          mem = 0;
 8008c46:	2300      	movs	r3, #0
 8008c48:	61bb      	str	r3, [r7, #24]
 8008c4a:	e001      	b.n	8008c50 <osEventFlagsNew+0x74>
        }
      }
    }
    else {
      mem = 0;
 8008c4c:	2300      	movs	r3, #0
 8008c4e:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8008c50:	69bb      	ldr	r3, [r7, #24]
 8008c52:	2b01      	cmp	r3, #1
 8008c54:	d106      	bne.n	8008c64 <osEventFlagsNew+0x88>
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	689b      	ldr	r3, [r3, #8]
 8008c5a:	4618      	mov	r0, r3
 8008c5c:	f000 f842 	bl	8008ce4 <xEventGroupCreateStatic>
 8008c60:	61f8      	str	r0, [r7, #28]
 8008c62:	e005      	b.n	8008c70 <osEventFlagsNew+0x94>
    }
    else {
      if (mem == 0) {
 8008c64:	69bb      	ldr	r3, [r7, #24]
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d102      	bne.n	8008c70 <osEventFlagsNew+0x94>
        hEventGroup = xEventGroupCreate();
 8008c6a:	f000 f872 	bl	8008d52 <xEventGroupCreate>
 8008c6e:	61f8      	str	r0, [r7, #28]
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 8008c70:	69fb      	ldr	r3, [r7, #28]
}
 8008c72:	4618      	mov	r0, r3
 8008c74:	3720      	adds	r7, #32
 8008c76:	46bd      	mov	sp, r7
 8008c78:	bd80      	pop	{r7, pc}
 8008c7a:	bf00      	nop
 8008c7c:	2000183c 	.word	0x2000183c

08008c80 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8008c80:	b480      	push	{r7}
 8008c82:	b085      	sub	sp, #20
 8008c84:	af00      	add	r7, sp, #0
 8008c86:	60f8      	str	r0, [r7, #12]
 8008c88:	60b9      	str	r1, [r7, #8]
 8008c8a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	4a06      	ldr	r2, [pc, #24]	; (8008ca8 <vApplicationGetIdleTaskMemory+0x28>)
 8008c90:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8008c92:	68bb      	ldr	r3, [r7, #8]
 8008c94:	4a05      	ldr	r2, [pc, #20]	; (8008cac <vApplicationGetIdleTaskMemory+0x2c>)
 8008c96:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	2280      	movs	r2, #128	; 0x80
 8008c9c:	601a      	str	r2, [r3, #0]
}
 8008c9e:	bf00      	nop
 8008ca0:	3714      	adds	r7, #20
 8008ca2:	46bd      	mov	sp, r7
 8008ca4:	bc80      	pop	{r7}
 8008ca6:	4770      	bx	lr
 8008ca8:	20001840 	.word	0x20001840
 8008cac:	200018e8 	.word	0x200018e8

08008cb0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008cb0:	b480      	push	{r7}
 8008cb2:	b085      	sub	sp, #20
 8008cb4:	af00      	add	r7, sp, #0
 8008cb6:	60f8      	str	r0, [r7, #12]
 8008cb8:	60b9      	str	r1, [r7, #8]
 8008cba:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	4a07      	ldr	r2, [pc, #28]	; (8008cdc <vApplicationGetTimerTaskMemory+0x2c>)
 8008cc0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008cc2:	68bb      	ldr	r3, [r7, #8]
 8008cc4:	4a06      	ldr	r2, [pc, #24]	; (8008ce0 <vApplicationGetTimerTaskMemory+0x30>)
 8008cc6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008cce:	601a      	str	r2, [r3, #0]
}
 8008cd0:	bf00      	nop
 8008cd2:	3714      	adds	r7, #20
 8008cd4:	46bd      	mov	sp, r7
 8008cd6:	bc80      	pop	{r7}
 8008cd8:	4770      	bx	lr
 8008cda:	bf00      	nop
 8008cdc:	20001ae8 	.word	0x20001ae8
 8008ce0:	20001b90 	.word	0x20001b90

08008ce4 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 8008ce4:	b580      	push	{r7, lr}
 8008ce6:	b086      	sub	sp, #24
 8008ce8:	af00      	add	r7, sp, #0
 8008cea:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d10a      	bne.n	8008d08 <xEventGroupCreateStatic+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008cf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cf6:	f383 8811 	msr	BASEPRI, r3
 8008cfa:	f3bf 8f6f 	isb	sy
 8008cfe:	f3bf 8f4f 	dsb	sy
 8008d02:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008d04:	bf00      	nop
 8008d06:	e7fe      	b.n	8008d06 <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 8008d08:	2320      	movs	r3, #32
 8008d0a:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 8008d0c:	68bb      	ldr	r3, [r7, #8]
 8008d0e:	2b20      	cmp	r3, #32
 8008d10:	d00a      	beq.n	8008d28 <xEventGroupCreateStatic+0x44>
	__asm volatile
 8008d12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d16:	f383 8811 	msr	BASEPRI, r3
 8008d1a:	f3bf 8f6f 	isb	sy
 8008d1e:	f3bf 8f4f 	dsb	sy
 8008d22:	60fb      	str	r3, [r7, #12]
}
 8008d24:	bf00      	nop
 8008d26:	e7fe      	b.n	8008d26 <xEventGroupCreateStatic+0x42>
		}
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 EventGroup_t and StaticEventGroup_t are guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 8008d2c:	697b      	ldr	r3, [r7, #20]
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d00a      	beq.n	8008d48 <xEventGroupCreateStatic+0x64>
		{
			pxEventBits->uxEventBits = 0;
 8008d32:	697b      	ldr	r3, [r7, #20]
 8008d34:	2200      	movs	r2, #0
 8008d36:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8008d38:	697b      	ldr	r3, [r7, #20]
 8008d3a:	3304      	adds	r3, #4
 8008d3c:	4618      	mov	r0, r3
 8008d3e:	f000 f9f7 	bl	8009130 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 8008d42:	697b      	ldr	r3, [r7, #20]
 8008d44:	2201      	movs	r2, #1
 8008d46:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return ( EventGroupHandle_t ) pxEventBits;
 8008d48:	697b      	ldr	r3, [r7, #20]
	}
 8008d4a:	4618      	mov	r0, r3
 8008d4c:	3718      	adds	r7, #24
 8008d4e:	46bd      	mov	sp, r7
 8008d50:	bd80      	pop	{r7, pc}

08008d52 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 8008d52:	b580      	push	{r7, lr}
 8008d54:	b082      	sub	sp, #8
 8008d56:	af00      	add	r7, sp, #0
	EventGroup_t *pxEventBits;

		/* Allocate the event group. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) );
 8008d58:	2020      	movs	r0, #32
 8008d5a:	f002 fc7f 	bl	800b65c <pvPortMalloc>
 8008d5e:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d00a      	beq.n	8008d7c <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	2200      	movs	r2, #0
 8008d6a:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	3304      	adds	r3, #4
 8008d70:	4618      	mov	r0, r3
 8008d72:	f000 f9dd 	bl	8009130 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	2200      	movs	r2, #0
 8008d7a:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return ( EventGroupHandle_t ) pxEventBits;
 8008d7c:	687b      	ldr	r3, [r7, #4]
	}
 8008d7e:	4618      	mov	r0, r3
 8008d80:	3708      	adds	r7, #8
 8008d82:	46bd      	mov	sp, r7
 8008d84:	bd80      	pop	{r7, pc}
	...

08008d88 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 8008d88:	b580      	push	{r7, lr}
 8008d8a:	b090      	sub	sp, #64	; 0x40
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	60f8      	str	r0, [r7, #12]
 8008d90:	60b9      	str	r1, [r7, #8]
 8008d92:	607a      	str	r2, [r7, #4]
 8008d94:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	637b      	str	r3, [r7, #52]	; 0x34
EventBits_t uxReturn, uxControlBits = 0;
 8008d9a:	2300      	movs	r3, #0
 8008d9c:	63bb      	str	r3, [r7, #56]	; 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 8008d9e:	2300      	movs	r3, #0
 8008da0:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d10a      	bne.n	8008dbe <xEventGroupWaitBits+0x36>
	__asm volatile
 8008da8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dac:	f383 8811 	msr	BASEPRI, r3
 8008db0:	f3bf 8f6f 	isb	sy
 8008db4:	f3bf 8f4f 	dsb	sy
 8008db8:	623b      	str	r3, [r7, #32]
}
 8008dba:	bf00      	nop
 8008dbc:	e7fe      	b.n	8008dbc <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8008dbe:	68bb      	ldr	r3, [r7, #8]
 8008dc0:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d00a      	beq.n	8008dde <xEventGroupWaitBits+0x56>
	__asm volatile
 8008dc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dcc:	f383 8811 	msr	BASEPRI, r3
 8008dd0:	f3bf 8f6f 	isb	sy
 8008dd4:	f3bf 8f4f 	dsb	sy
 8008dd8:	61fb      	str	r3, [r7, #28]
}
 8008dda:	bf00      	nop
 8008ddc:	e7fe      	b.n	8008ddc <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 8008dde:	68bb      	ldr	r3, [r7, #8]
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d10a      	bne.n	8008dfa <xEventGroupWaitBits+0x72>
	__asm volatile
 8008de4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008de8:	f383 8811 	msr	BASEPRI, r3
 8008dec:	f3bf 8f6f 	isb	sy
 8008df0:	f3bf 8f4f 	dsb	sy
 8008df4:	61bb      	str	r3, [r7, #24]
}
 8008df6:	bf00      	nop
 8008df8:	e7fe      	b.n	8008df8 <xEventGroupWaitBits+0x70>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008dfa:	f001 fe11 	bl	800aa20 <xTaskGetSchedulerState>
 8008dfe:	4603      	mov	r3, r0
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d102      	bne.n	8008e0a <xEventGroupWaitBits+0x82>
 8008e04:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d101      	bne.n	8008e0e <xEventGroupWaitBits+0x86>
 8008e0a:	2301      	movs	r3, #1
 8008e0c:	e000      	b.n	8008e10 <xEventGroupWaitBits+0x88>
 8008e0e:	2300      	movs	r3, #0
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d10a      	bne.n	8008e2a <xEventGroupWaitBits+0xa2>
	__asm volatile
 8008e14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e18:	f383 8811 	msr	BASEPRI, r3
 8008e1c:	f3bf 8f6f 	isb	sy
 8008e20:	f3bf 8f4f 	dsb	sy
 8008e24:	617b      	str	r3, [r7, #20]
}
 8008e26:	bf00      	nop
 8008e28:	e7fe      	b.n	8008e28 <xEventGroupWaitBits+0xa0>
	}
	#endif

	vTaskSuspendAll();
 8008e2a:	f001 f969 	bl	800a100 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 8008e2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8008e34:	683a      	ldr	r2, [r7, #0]
 8008e36:	68b9      	ldr	r1, [r7, #8]
 8008e38:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008e3a:	f000 f943 	bl	80090c4 <prvTestWaitCondition>
 8008e3e:	62b8      	str	r0, [r7, #40]	; 0x28

		if( xWaitConditionMet != pdFALSE )
 8008e40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d00e      	beq.n	8008e64 <xEventGroupWaitBits+0xdc>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 8008e46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e48:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTicksToWait = ( TickType_t ) 0;
 8008e4a:	2300      	movs	r3, #0
 8008e4c:	64bb      	str	r3, [r7, #72]	; 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d028      	beq.n	8008ea6 <xEventGroupWaitBits+0x11e>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8008e54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e56:	681a      	ldr	r2, [r3, #0]
 8008e58:	68bb      	ldr	r3, [r7, #8]
 8008e5a:	43db      	mvns	r3, r3
 8008e5c:	401a      	ands	r2, r3
 8008e5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e60:	601a      	str	r2, [r3, #0]
 8008e62:	e020      	b.n	8008ea6 <xEventGroupWaitBits+0x11e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 8008e64:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d104      	bne.n	8008e74 <xEventGroupWaitBits+0xec>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 8008e6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e6c:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTimeoutOccurred = pdTRUE;
 8008e6e:	2301      	movs	r3, #1
 8008e70:	633b      	str	r3, [r7, #48]	; 0x30
 8008e72:	e018      	b.n	8008ea6 <xEventGroupWaitBits+0x11e>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d003      	beq.n	8008e82 <xEventGroupWaitBits+0xfa>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8008e7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e7c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008e80:	63bb      	str	r3, [r7, #56]	; 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 8008e82:	683b      	ldr	r3, [r7, #0]
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d003      	beq.n	8008e90 <xEventGroupWaitBits+0x108>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8008e88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e8a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008e8e:	63bb      	str	r3, [r7, #56]	; 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 8008e90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e92:	1d18      	adds	r0, r3, #4
 8008e94:	68ba      	ldr	r2, [r7, #8]
 8008e96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e98:	4313      	orrs	r3, r2
 8008e9a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008e9c:	4619      	mov	r1, r3
 8008e9e:	f001 fb2f 	bl	800a500 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 8008ea2:	2300      	movs	r3, #0
 8008ea4:	63fb      	str	r3, [r7, #60]	; 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 8008ea6:	f001 f939 	bl	800a11c <xTaskResumeAll>
 8008eaa:	6278      	str	r0, [r7, #36]	; 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 8008eac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d031      	beq.n	8008f16 <xEventGroupWaitBits+0x18e>
	{
		if( xAlreadyYielded == pdFALSE )
 8008eb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d107      	bne.n	8008ec8 <xEventGroupWaitBits+0x140>
		{
			portYIELD_WITHIN_API();
 8008eb8:	4b19      	ldr	r3, [pc, #100]	; (8008f20 <xEventGroupWaitBits+0x198>)
 8008eba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008ebe:	601a      	str	r2, [r3, #0]
 8008ec0:	f3bf 8f4f 	dsb	sy
 8008ec4:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 8008ec8:	f001 fe36 	bl	800ab38 <uxTaskResetEventItemValue>
 8008ecc:	63f8      	str	r0, [r7, #60]	; 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8008ece:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008ed0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d11a      	bne.n	8008f0e <xEventGroupWaitBits+0x186>
		{
			taskENTER_CRITICAL();
 8008ed8:	f002 fac0 	bl	800b45c <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 8008edc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	63fb      	str	r3, [r7, #60]	; 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8008ee2:	683a      	ldr	r2, [r7, #0]
 8008ee4:	68b9      	ldr	r1, [r7, #8]
 8008ee6:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8008ee8:	f000 f8ec 	bl	80090c4 <prvTestWaitCondition>
 8008eec:	4603      	mov	r3, r0
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d009      	beq.n	8008f06 <xEventGroupWaitBits+0x17e>
				{
					if( xClearOnExit != pdFALSE )
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d006      	beq.n	8008f06 <xEventGroupWaitBits+0x17e>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8008ef8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008efa:	681a      	ldr	r2, [r3, #0]
 8008efc:	68bb      	ldr	r3, [r7, #8]
 8008efe:	43db      	mvns	r3, r3
 8008f00:	401a      	ands	r2, r3
 8008f02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008f04:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 8008f06:	2301      	movs	r3, #1
 8008f08:	633b      	str	r3, [r7, #48]	; 0x30
			}
			taskEXIT_CRITICAL();
 8008f0a:	f002 fad7 	bl	800b4bc <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8008f0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008f10:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008f14:	63fb      	str	r3, [r7, #60]	; 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 8008f16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8008f18:	4618      	mov	r0, r3
 8008f1a:	3740      	adds	r7, #64	; 0x40
 8008f1c:	46bd      	mov	sp, r7
 8008f1e:	bd80      	pop	{r7, pc}
 8008f20:	e000ed04 	.word	0xe000ed04

08008f24 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
 8008f24:	b580      	push	{r7, lr}
 8008f26:	b086      	sub	sp, #24
 8008f28:	af00      	add	r7, sp, #0
 8008f2a:	6078      	str	r0, [r7, #4]
 8008f2c:	6039      	str	r1, [r7, #0]
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	617b      	str	r3, [r7, #20]
EventBits_t uxReturn;

	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d10a      	bne.n	8008f4e <xEventGroupClearBits+0x2a>
	__asm volatile
 8008f38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f3c:	f383 8811 	msr	BASEPRI, r3
 8008f40:	f3bf 8f6f 	isb	sy
 8008f44:	f3bf 8f4f 	dsb	sy
 8008f48:	60fb      	str	r3, [r7, #12]
}
 8008f4a:	bf00      	nop
 8008f4c:	e7fe      	b.n	8008f4c <xEventGroupClearBits+0x28>
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8008f4e:	683b      	ldr	r3, [r7, #0]
 8008f50:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d00a      	beq.n	8008f6e <xEventGroupClearBits+0x4a>
	__asm volatile
 8008f58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f5c:	f383 8811 	msr	BASEPRI, r3
 8008f60:	f3bf 8f6f 	isb	sy
 8008f64:	f3bf 8f4f 	dsb	sy
 8008f68:	60bb      	str	r3, [r7, #8]
}
 8008f6a:	bf00      	nop
 8008f6c:	e7fe      	b.n	8008f6c <xEventGroupClearBits+0x48>

	taskENTER_CRITICAL();
 8008f6e:	f002 fa75 	bl	800b45c <vPortEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
 8008f72:	697b      	ldr	r3, [r7, #20]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	613b      	str	r3, [r7, #16]

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8008f78:	697b      	ldr	r3, [r7, #20]
 8008f7a:	681a      	ldr	r2, [r3, #0]
 8008f7c:	683b      	ldr	r3, [r7, #0]
 8008f7e:	43db      	mvns	r3, r3
 8008f80:	401a      	ands	r2, r3
 8008f82:	697b      	ldr	r3, [r7, #20]
 8008f84:	601a      	str	r2, [r3, #0]
	}
	taskEXIT_CRITICAL();
 8008f86:	f002 fa99 	bl	800b4bc <vPortExitCritical>

	return uxReturn;
 8008f8a:	693b      	ldr	r3, [r7, #16]
}
 8008f8c:	4618      	mov	r0, r3
 8008f8e:	3718      	adds	r7, #24
 8008f90:	46bd      	mov	sp, r7
 8008f92:	bd80      	pop	{r7, pc}

08008f94 <xEventGroupSetBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8008f94:	b580      	push	{r7, lr}
 8008f96:	b08e      	sub	sp, #56	; 0x38
 8008f98:	af00      	add	r7, sp, #0
 8008f9a:	6078      	str	r0, [r7, #4]
 8008f9c:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t *pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8008f9e:	2300      	movs	r3, #0
 8008fa0:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 8008fa6:	2300      	movs	r3, #0
 8008fa8:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d10a      	bne.n	8008fc6 <xEventGroupSetBits+0x32>
	__asm volatile
 8008fb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fb4:	f383 8811 	msr	BASEPRI, r3
 8008fb8:	f3bf 8f6f 	isb	sy
 8008fbc:	f3bf 8f4f 	dsb	sy
 8008fc0:	613b      	str	r3, [r7, #16]
}
 8008fc2:	bf00      	nop
 8008fc4:	e7fe      	b.n	8008fc4 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8008fc6:	683b      	ldr	r3, [r7, #0]
 8008fc8:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d00a      	beq.n	8008fe6 <xEventGroupSetBits+0x52>
	__asm volatile
 8008fd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fd4:	f383 8811 	msr	BASEPRI, r3
 8008fd8:	f3bf 8f6f 	isb	sy
 8008fdc:	f3bf 8f4f 	dsb	sy
 8008fe0:	60fb      	str	r3, [r7, #12]
}
 8008fe2:	bf00      	nop
 8008fe4:	e7fe      	b.n	8008fe4 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 8008fe6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fe8:	3304      	adds	r3, #4
 8008fea:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008fec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fee:	3308      	adds	r3, #8
 8008ff0:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 8008ff2:	f001 f885 	bl	800a100 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 8008ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ff8:	68db      	ldr	r3, [r3, #12]
 8008ffa:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 8008ffc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ffe:	681a      	ldr	r2, [r3, #0]
 8009000:	683b      	ldr	r3, [r7, #0]
 8009002:	431a      	orrs	r2, r3
 8009004:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009006:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 8009008:	e03c      	b.n	8009084 <xEventGroupSetBits+0xf0>
		{
			pxNext = listGET_NEXT( pxListItem );
 800900a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800900c:	685b      	ldr	r3, [r3, #4]
 800900e:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 8009010:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 8009016:	2300      	movs	r3, #0
 8009018:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 800901a:	69bb      	ldr	r3, [r7, #24]
 800901c:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8009020:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 8009022:	69bb      	ldr	r3, [r7, #24]
 8009024:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8009028:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 800902a:	697b      	ldr	r3, [r7, #20]
 800902c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009030:	2b00      	cmp	r3, #0
 8009032:	d108      	bne.n	8009046 <xEventGroupSetBits+0xb2>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8009034:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009036:	681a      	ldr	r2, [r3, #0]
 8009038:	69bb      	ldr	r3, [r7, #24]
 800903a:	4013      	ands	r3, r2
 800903c:	2b00      	cmp	r3, #0
 800903e:	d00b      	beq.n	8009058 <xEventGroupSetBits+0xc4>
				{
					xMatchFound = pdTRUE;
 8009040:	2301      	movs	r3, #1
 8009042:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009044:	e008      	b.n	8009058 <xEventGroupSetBits+0xc4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8009046:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009048:	681a      	ldr	r2, [r3, #0]
 800904a:	69bb      	ldr	r3, [r7, #24]
 800904c:	4013      	ands	r3, r2
 800904e:	69ba      	ldr	r2, [r7, #24]
 8009050:	429a      	cmp	r2, r3
 8009052:	d101      	bne.n	8009058 <xEventGroupSetBits+0xc4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 8009054:	2301      	movs	r3, #1
 8009056:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8009058:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800905a:	2b00      	cmp	r3, #0
 800905c:	d010      	beq.n	8009080 <xEventGroupSetBits+0xec>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 800905e:	697b      	ldr	r3, [r7, #20]
 8009060:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009064:	2b00      	cmp	r3, #0
 8009066:	d003      	beq.n	8009070 <xEventGroupSetBits+0xdc>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8009068:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800906a:	69bb      	ldr	r3, [r7, #24]
 800906c:	4313      	orrs	r3, r2
 800906e:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8009070:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8009078:	4619      	mov	r1, r3
 800907a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800907c:	f001 fb0c 	bl	800a698 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8009080:	69fb      	ldr	r3, [r7, #28]
 8009082:	637b      	str	r3, [r7, #52]	; 0x34
		while( pxListItem != pxListEnd )
 8009084:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009086:	6a3b      	ldr	r3, [r7, #32]
 8009088:	429a      	cmp	r2, r3
 800908a:	d1be      	bne.n	800900a <xEventGroupSetBits+0x76>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 800908c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800908e:	681a      	ldr	r2, [r3, #0]
 8009090:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009092:	43db      	mvns	r3, r3
 8009094:	401a      	ands	r2, r3
 8009096:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009098:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 800909a:	f001 f83f 	bl	800a11c <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 800909e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090a0:	681b      	ldr	r3, [r3, #0]
}
 80090a2:	4618      	mov	r0, r3
 80090a4:	3738      	adds	r7, #56	; 0x38
 80090a6:	46bd      	mov	sp, r7
 80090a8:	bd80      	pop	{r7, pc}

080090aa <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 80090aa:	b580      	push	{r7, lr}
 80090ac:	b082      	sub	sp, #8
 80090ae:	af00      	add	r7, sp, #0
 80090b0:	6078      	str	r0, [r7, #4]
 80090b2:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet );
 80090b4:	6839      	ldr	r1, [r7, #0]
 80090b6:	6878      	ldr	r0, [r7, #4]
 80090b8:	f7ff ff6c 	bl	8008f94 <xEventGroupSetBits>
}
 80090bc:	bf00      	nop
 80090be:	3708      	adds	r7, #8
 80090c0:	46bd      	mov	sp, r7
 80090c2:	bd80      	pop	{r7, pc}

080090c4 <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear );
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 80090c4:	b480      	push	{r7}
 80090c6:	b087      	sub	sp, #28
 80090c8:	af00      	add	r7, sp, #0
 80090ca:	60f8      	str	r0, [r7, #12]
 80090cc:	60b9      	str	r1, [r7, #8]
 80090ce:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 80090d0:	2300      	movs	r3, #0
 80090d2:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d107      	bne.n	80090ea <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 80090da:	68fa      	ldr	r2, [r7, #12]
 80090dc:	68bb      	ldr	r3, [r7, #8]
 80090de:	4013      	ands	r3, r2
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d00a      	beq.n	80090fa <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 80090e4:	2301      	movs	r3, #1
 80090e6:	617b      	str	r3, [r7, #20]
 80090e8:	e007      	b.n	80090fa <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 80090ea:	68fa      	ldr	r2, [r7, #12]
 80090ec:	68bb      	ldr	r3, [r7, #8]
 80090ee:	4013      	ands	r3, r2
 80090f0:	68ba      	ldr	r2, [r7, #8]
 80090f2:	429a      	cmp	r2, r3
 80090f4:	d101      	bne.n	80090fa <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 80090f6:	2301      	movs	r3, #1
 80090f8:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 80090fa:	697b      	ldr	r3, [r7, #20]
}
 80090fc:	4618      	mov	r0, r3
 80090fe:	371c      	adds	r7, #28
 8009100:	46bd      	mov	sp, r7
 8009102:	bc80      	pop	{r7}
 8009104:	4770      	bx	lr
	...

08009108 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8009108:	b580      	push	{r7, lr}
 800910a:	b086      	sub	sp, #24
 800910c:	af00      	add	r7, sp, #0
 800910e:	60f8      	str	r0, [r7, #12]
 8009110:	60b9      	str	r1, [r7, #8]
 8009112:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken );
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	68ba      	ldr	r2, [r7, #8]
 8009118:	68f9      	ldr	r1, [r7, #12]
 800911a:	4804      	ldr	r0, [pc, #16]	; (800912c <xEventGroupSetBitsFromISR+0x24>)
 800911c:	f002 f88a 	bl	800b234 <xTimerPendFunctionCallFromISR>
 8009120:	6178      	str	r0, [r7, #20]

		return xReturn;
 8009122:	697b      	ldr	r3, [r7, #20]
	}
 8009124:	4618      	mov	r0, r3
 8009126:	3718      	adds	r7, #24
 8009128:	46bd      	mov	sp, r7
 800912a:	bd80      	pop	{r7, pc}
 800912c:	080090ab 	.word	0x080090ab

08009130 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009130:	b480      	push	{r7}
 8009132:	b083      	sub	sp, #12
 8009134:	af00      	add	r7, sp, #0
 8009136:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	f103 0208 	add.w	r2, r3, #8
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	f04f 32ff 	mov.w	r2, #4294967295
 8009148:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	f103 0208 	add.w	r2, r3, #8
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	f103 0208 	add.w	r2, r3, #8
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	2200      	movs	r2, #0
 8009162:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009164:	bf00      	nop
 8009166:	370c      	adds	r7, #12
 8009168:	46bd      	mov	sp, r7
 800916a:	bc80      	pop	{r7}
 800916c:	4770      	bx	lr

0800916e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800916e:	b480      	push	{r7}
 8009170:	b083      	sub	sp, #12
 8009172:	af00      	add	r7, sp, #0
 8009174:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	2200      	movs	r2, #0
 800917a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800917c:	bf00      	nop
 800917e:	370c      	adds	r7, #12
 8009180:	46bd      	mov	sp, r7
 8009182:	bc80      	pop	{r7}
 8009184:	4770      	bx	lr

08009186 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009186:	b480      	push	{r7}
 8009188:	b085      	sub	sp, #20
 800918a:	af00      	add	r7, sp, #0
 800918c:	6078      	str	r0, [r7, #4]
 800918e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	685b      	ldr	r3, [r3, #4]
 8009194:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009196:	683b      	ldr	r3, [r7, #0]
 8009198:	68fa      	ldr	r2, [r7, #12]
 800919a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	689a      	ldr	r2, [r3, #8]
 80091a0:	683b      	ldr	r3, [r7, #0]
 80091a2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	689b      	ldr	r3, [r3, #8]
 80091a8:	683a      	ldr	r2, [r7, #0]
 80091aa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	683a      	ldr	r2, [r7, #0]
 80091b0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80091b2:	683b      	ldr	r3, [r7, #0]
 80091b4:	687a      	ldr	r2, [r7, #4]
 80091b6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	1c5a      	adds	r2, r3, #1
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	601a      	str	r2, [r3, #0]
}
 80091c2:	bf00      	nop
 80091c4:	3714      	adds	r7, #20
 80091c6:	46bd      	mov	sp, r7
 80091c8:	bc80      	pop	{r7}
 80091ca:	4770      	bx	lr

080091cc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80091cc:	b480      	push	{r7}
 80091ce:	b085      	sub	sp, #20
 80091d0:	af00      	add	r7, sp, #0
 80091d2:	6078      	str	r0, [r7, #4]
 80091d4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80091d6:	683b      	ldr	r3, [r7, #0]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80091dc:	68bb      	ldr	r3, [r7, #8]
 80091de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091e2:	d103      	bne.n	80091ec <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	691b      	ldr	r3, [r3, #16]
 80091e8:	60fb      	str	r3, [r7, #12]
 80091ea:	e00c      	b.n	8009206 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	3308      	adds	r3, #8
 80091f0:	60fb      	str	r3, [r7, #12]
 80091f2:	e002      	b.n	80091fa <vListInsert+0x2e>
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	685b      	ldr	r3, [r3, #4]
 80091f8:	60fb      	str	r3, [r7, #12]
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	685b      	ldr	r3, [r3, #4]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	68ba      	ldr	r2, [r7, #8]
 8009202:	429a      	cmp	r2, r3
 8009204:	d2f6      	bcs.n	80091f4 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	685a      	ldr	r2, [r3, #4]
 800920a:	683b      	ldr	r3, [r7, #0]
 800920c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800920e:	683b      	ldr	r3, [r7, #0]
 8009210:	685b      	ldr	r3, [r3, #4]
 8009212:	683a      	ldr	r2, [r7, #0]
 8009214:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009216:	683b      	ldr	r3, [r7, #0]
 8009218:	68fa      	ldr	r2, [r7, #12]
 800921a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	683a      	ldr	r2, [r7, #0]
 8009220:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8009222:	683b      	ldr	r3, [r7, #0]
 8009224:	687a      	ldr	r2, [r7, #4]
 8009226:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	1c5a      	adds	r2, r3, #1
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	601a      	str	r2, [r3, #0]
}
 8009232:	bf00      	nop
 8009234:	3714      	adds	r7, #20
 8009236:	46bd      	mov	sp, r7
 8009238:	bc80      	pop	{r7}
 800923a:	4770      	bx	lr

0800923c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800923c:	b480      	push	{r7}
 800923e:	b085      	sub	sp, #20
 8009240:	af00      	add	r7, sp, #0
 8009242:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	691b      	ldr	r3, [r3, #16]
 8009248:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	685b      	ldr	r3, [r3, #4]
 800924e:	687a      	ldr	r2, [r7, #4]
 8009250:	6892      	ldr	r2, [r2, #8]
 8009252:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	689b      	ldr	r3, [r3, #8]
 8009258:	687a      	ldr	r2, [r7, #4]
 800925a:	6852      	ldr	r2, [r2, #4]
 800925c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	685b      	ldr	r3, [r3, #4]
 8009262:	687a      	ldr	r2, [r7, #4]
 8009264:	429a      	cmp	r2, r3
 8009266:	d103      	bne.n	8009270 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	689a      	ldr	r2, [r3, #8]
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	2200      	movs	r2, #0
 8009274:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	1e5a      	subs	r2, r3, #1
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	681b      	ldr	r3, [r3, #0]
}
 8009284:	4618      	mov	r0, r3
 8009286:	3714      	adds	r7, #20
 8009288:	46bd      	mov	sp, r7
 800928a:	bc80      	pop	{r7}
 800928c:	4770      	bx	lr
	...

08009290 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009290:	b580      	push	{r7, lr}
 8009292:	b084      	sub	sp, #16
 8009294:	af00      	add	r7, sp, #0
 8009296:	6078      	str	r0, [r7, #4]
 8009298:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d10a      	bne.n	80092ba <xQueueGenericReset+0x2a>
	__asm volatile
 80092a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092a8:	f383 8811 	msr	BASEPRI, r3
 80092ac:	f3bf 8f6f 	isb	sy
 80092b0:	f3bf 8f4f 	dsb	sy
 80092b4:	60bb      	str	r3, [r7, #8]
}
 80092b6:	bf00      	nop
 80092b8:	e7fe      	b.n	80092b8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80092ba:	f002 f8cf 	bl	800b45c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	681a      	ldr	r2, [r3, #0]
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80092c6:	68f9      	ldr	r1, [r7, #12]
 80092c8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80092ca:	fb01 f303 	mul.w	r3, r1, r3
 80092ce:	441a      	add	r2, r3
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	2200      	movs	r2, #0
 80092d8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	681a      	ldr	r2, [r3, #0]
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	681a      	ldr	r2, [r3, #0]
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80092ea:	3b01      	subs	r3, #1
 80092ec:	68f9      	ldr	r1, [r7, #12]
 80092ee:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80092f0:	fb01 f303 	mul.w	r3, r1, r3
 80092f4:	441a      	add	r2, r3
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	22ff      	movs	r2, #255	; 0xff
 80092fe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	22ff      	movs	r2, #255	; 0xff
 8009306:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800930a:	683b      	ldr	r3, [r7, #0]
 800930c:	2b00      	cmp	r3, #0
 800930e:	d114      	bne.n	800933a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	691b      	ldr	r3, [r3, #16]
 8009314:	2b00      	cmp	r3, #0
 8009316:	d01a      	beq.n	800934e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	3310      	adds	r3, #16
 800931c:	4618      	mov	r0, r3
 800931e:	f001 f957 	bl	800a5d0 <xTaskRemoveFromEventList>
 8009322:	4603      	mov	r3, r0
 8009324:	2b00      	cmp	r3, #0
 8009326:	d012      	beq.n	800934e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009328:	4b0c      	ldr	r3, [pc, #48]	; (800935c <xQueueGenericReset+0xcc>)
 800932a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800932e:	601a      	str	r2, [r3, #0]
 8009330:	f3bf 8f4f 	dsb	sy
 8009334:	f3bf 8f6f 	isb	sy
 8009338:	e009      	b.n	800934e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	3310      	adds	r3, #16
 800933e:	4618      	mov	r0, r3
 8009340:	f7ff fef6 	bl	8009130 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	3324      	adds	r3, #36	; 0x24
 8009348:	4618      	mov	r0, r3
 800934a:	f7ff fef1 	bl	8009130 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800934e:	f002 f8b5 	bl	800b4bc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009352:	2301      	movs	r3, #1
}
 8009354:	4618      	mov	r0, r3
 8009356:	3710      	adds	r7, #16
 8009358:	46bd      	mov	sp, r7
 800935a:	bd80      	pop	{r7, pc}
 800935c:	e000ed04 	.word	0xe000ed04

08009360 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009360:	b580      	push	{r7, lr}
 8009362:	b08e      	sub	sp, #56	; 0x38
 8009364:	af02      	add	r7, sp, #8
 8009366:	60f8      	str	r0, [r7, #12]
 8009368:	60b9      	str	r1, [r7, #8]
 800936a:	607a      	str	r2, [r7, #4]
 800936c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	2b00      	cmp	r3, #0
 8009372:	d10a      	bne.n	800938a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8009374:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009378:	f383 8811 	msr	BASEPRI, r3
 800937c:	f3bf 8f6f 	isb	sy
 8009380:	f3bf 8f4f 	dsb	sy
 8009384:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009386:	bf00      	nop
 8009388:	e7fe      	b.n	8009388 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800938a:	683b      	ldr	r3, [r7, #0]
 800938c:	2b00      	cmp	r3, #0
 800938e:	d10a      	bne.n	80093a6 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8009390:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009394:	f383 8811 	msr	BASEPRI, r3
 8009398:	f3bf 8f6f 	isb	sy
 800939c:	f3bf 8f4f 	dsb	sy
 80093a0:	627b      	str	r3, [r7, #36]	; 0x24
}
 80093a2:	bf00      	nop
 80093a4:	e7fe      	b.n	80093a4 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d002      	beq.n	80093b2 <xQueueGenericCreateStatic+0x52>
 80093ac:	68bb      	ldr	r3, [r7, #8]
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d001      	beq.n	80093b6 <xQueueGenericCreateStatic+0x56>
 80093b2:	2301      	movs	r3, #1
 80093b4:	e000      	b.n	80093b8 <xQueueGenericCreateStatic+0x58>
 80093b6:	2300      	movs	r3, #0
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d10a      	bne.n	80093d2 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80093bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093c0:	f383 8811 	msr	BASEPRI, r3
 80093c4:	f3bf 8f6f 	isb	sy
 80093c8:	f3bf 8f4f 	dsb	sy
 80093cc:	623b      	str	r3, [r7, #32]
}
 80093ce:	bf00      	nop
 80093d0:	e7fe      	b.n	80093d0 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d102      	bne.n	80093de <xQueueGenericCreateStatic+0x7e>
 80093d8:	68bb      	ldr	r3, [r7, #8]
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d101      	bne.n	80093e2 <xQueueGenericCreateStatic+0x82>
 80093de:	2301      	movs	r3, #1
 80093e0:	e000      	b.n	80093e4 <xQueueGenericCreateStatic+0x84>
 80093e2:	2300      	movs	r3, #0
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d10a      	bne.n	80093fe <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80093e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093ec:	f383 8811 	msr	BASEPRI, r3
 80093f0:	f3bf 8f6f 	isb	sy
 80093f4:	f3bf 8f4f 	dsb	sy
 80093f8:	61fb      	str	r3, [r7, #28]
}
 80093fa:	bf00      	nop
 80093fc:	e7fe      	b.n	80093fc <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80093fe:	2350      	movs	r3, #80	; 0x50
 8009400:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8009402:	697b      	ldr	r3, [r7, #20]
 8009404:	2b50      	cmp	r3, #80	; 0x50
 8009406:	d00a      	beq.n	800941e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8009408:	f04f 0350 	mov.w	r3, #80	; 0x50
 800940c:	f383 8811 	msr	BASEPRI, r3
 8009410:	f3bf 8f6f 	isb	sy
 8009414:	f3bf 8f4f 	dsb	sy
 8009418:	61bb      	str	r3, [r7, #24]
}
 800941a:	bf00      	nop
 800941c:	e7fe      	b.n	800941c <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800941e:	683b      	ldr	r3, [r7, #0]
 8009420:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8009422:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009424:	2b00      	cmp	r3, #0
 8009426:	d00d      	beq.n	8009444 <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009428:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800942a:	2201      	movs	r2, #1
 800942c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009430:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8009434:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009436:	9300      	str	r3, [sp, #0]
 8009438:	4613      	mov	r3, r2
 800943a:	687a      	ldr	r2, [r7, #4]
 800943c:	68b9      	ldr	r1, [r7, #8]
 800943e:	68f8      	ldr	r0, [r7, #12]
 8009440:	f000 f805 	bl	800944e <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8009444:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8009446:	4618      	mov	r0, r3
 8009448:	3730      	adds	r7, #48	; 0x30
 800944a:	46bd      	mov	sp, r7
 800944c:	bd80      	pop	{r7, pc}

0800944e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800944e:	b580      	push	{r7, lr}
 8009450:	b084      	sub	sp, #16
 8009452:	af00      	add	r7, sp, #0
 8009454:	60f8      	str	r0, [r7, #12]
 8009456:	60b9      	str	r1, [r7, #8]
 8009458:	607a      	str	r2, [r7, #4]
 800945a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800945c:	68bb      	ldr	r3, [r7, #8]
 800945e:	2b00      	cmp	r3, #0
 8009460:	d103      	bne.n	800946a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009462:	69bb      	ldr	r3, [r7, #24]
 8009464:	69ba      	ldr	r2, [r7, #24]
 8009466:	601a      	str	r2, [r3, #0]
 8009468:	e002      	b.n	8009470 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800946a:	69bb      	ldr	r3, [r7, #24]
 800946c:	687a      	ldr	r2, [r7, #4]
 800946e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009470:	69bb      	ldr	r3, [r7, #24]
 8009472:	68fa      	ldr	r2, [r7, #12]
 8009474:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009476:	69bb      	ldr	r3, [r7, #24]
 8009478:	68ba      	ldr	r2, [r7, #8]
 800947a:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800947c:	2101      	movs	r1, #1
 800947e:	69b8      	ldr	r0, [r7, #24]
 8009480:	f7ff ff06 	bl	8009290 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009484:	69bb      	ldr	r3, [r7, #24]
 8009486:	78fa      	ldrb	r2, [r7, #3]
 8009488:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800948c:	bf00      	nop
 800948e:	3710      	adds	r7, #16
 8009490:	46bd      	mov	sp, r7
 8009492:	bd80      	pop	{r7, pc}

08009494 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009494:	b580      	push	{r7, lr}
 8009496:	b08e      	sub	sp, #56	; 0x38
 8009498:	af00      	add	r7, sp, #0
 800949a:	60f8      	str	r0, [r7, #12]
 800949c:	60b9      	str	r1, [r7, #8]
 800949e:	607a      	str	r2, [r7, #4]
 80094a0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80094a2:	2300      	movs	r3, #0
 80094a4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80094aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d10a      	bne.n	80094c6 <xQueueGenericSend+0x32>
	__asm volatile
 80094b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094b4:	f383 8811 	msr	BASEPRI, r3
 80094b8:	f3bf 8f6f 	isb	sy
 80094bc:	f3bf 8f4f 	dsb	sy
 80094c0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80094c2:	bf00      	nop
 80094c4:	e7fe      	b.n	80094c4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80094c6:	68bb      	ldr	r3, [r7, #8]
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d103      	bne.n	80094d4 <xQueueGenericSend+0x40>
 80094cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d101      	bne.n	80094d8 <xQueueGenericSend+0x44>
 80094d4:	2301      	movs	r3, #1
 80094d6:	e000      	b.n	80094da <xQueueGenericSend+0x46>
 80094d8:	2300      	movs	r3, #0
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d10a      	bne.n	80094f4 <xQueueGenericSend+0x60>
	__asm volatile
 80094de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094e2:	f383 8811 	msr	BASEPRI, r3
 80094e6:	f3bf 8f6f 	isb	sy
 80094ea:	f3bf 8f4f 	dsb	sy
 80094ee:	627b      	str	r3, [r7, #36]	; 0x24
}
 80094f0:	bf00      	nop
 80094f2:	e7fe      	b.n	80094f2 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80094f4:	683b      	ldr	r3, [r7, #0]
 80094f6:	2b02      	cmp	r3, #2
 80094f8:	d103      	bne.n	8009502 <xQueueGenericSend+0x6e>
 80094fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80094fe:	2b01      	cmp	r3, #1
 8009500:	d101      	bne.n	8009506 <xQueueGenericSend+0x72>
 8009502:	2301      	movs	r3, #1
 8009504:	e000      	b.n	8009508 <xQueueGenericSend+0x74>
 8009506:	2300      	movs	r3, #0
 8009508:	2b00      	cmp	r3, #0
 800950a:	d10a      	bne.n	8009522 <xQueueGenericSend+0x8e>
	__asm volatile
 800950c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009510:	f383 8811 	msr	BASEPRI, r3
 8009514:	f3bf 8f6f 	isb	sy
 8009518:	f3bf 8f4f 	dsb	sy
 800951c:	623b      	str	r3, [r7, #32]
}
 800951e:	bf00      	nop
 8009520:	e7fe      	b.n	8009520 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009522:	f001 fa7d 	bl	800aa20 <xTaskGetSchedulerState>
 8009526:	4603      	mov	r3, r0
 8009528:	2b00      	cmp	r3, #0
 800952a:	d102      	bne.n	8009532 <xQueueGenericSend+0x9e>
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	2b00      	cmp	r3, #0
 8009530:	d101      	bne.n	8009536 <xQueueGenericSend+0xa2>
 8009532:	2301      	movs	r3, #1
 8009534:	e000      	b.n	8009538 <xQueueGenericSend+0xa4>
 8009536:	2300      	movs	r3, #0
 8009538:	2b00      	cmp	r3, #0
 800953a:	d10a      	bne.n	8009552 <xQueueGenericSend+0xbe>
	__asm volatile
 800953c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009540:	f383 8811 	msr	BASEPRI, r3
 8009544:	f3bf 8f6f 	isb	sy
 8009548:	f3bf 8f4f 	dsb	sy
 800954c:	61fb      	str	r3, [r7, #28]
}
 800954e:	bf00      	nop
 8009550:	e7fe      	b.n	8009550 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009552:	f001 ff83 	bl	800b45c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009556:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009558:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800955a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800955c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800955e:	429a      	cmp	r2, r3
 8009560:	d302      	bcc.n	8009568 <xQueueGenericSend+0xd4>
 8009562:	683b      	ldr	r3, [r7, #0]
 8009564:	2b02      	cmp	r3, #2
 8009566:	d129      	bne.n	80095bc <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009568:	683a      	ldr	r2, [r7, #0]
 800956a:	68b9      	ldr	r1, [r7, #8]
 800956c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800956e:	f000 fa07 	bl	8009980 <prvCopyDataToQueue>
 8009572:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009574:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009576:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009578:	2b00      	cmp	r3, #0
 800957a:	d010      	beq.n	800959e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800957c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800957e:	3324      	adds	r3, #36	; 0x24
 8009580:	4618      	mov	r0, r3
 8009582:	f001 f825 	bl	800a5d0 <xTaskRemoveFromEventList>
 8009586:	4603      	mov	r3, r0
 8009588:	2b00      	cmp	r3, #0
 800958a:	d013      	beq.n	80095b4 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800958c:	4b3f      	ldr	r3, [pc, #252]	; (800968c <xQueueGenericSend+0x1f8>)
 800958e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009592:	601a      	str	r2, [r3, #0]
 8009594:	f3bf 8f4f 	dsb	sy
 8009598:	f3bf 8f6f 	isb	sy
 800959c:	e00a      	b.n	80095b4 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800959e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d007      	beq.n	80095b4 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80095a4:	4b39      	ldr	r3, [pc, #228]	; (800968c <xQueueGenericSend+0x1f8>)
 80095a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80095aa:	601a      	str	r2, [r3, #0]
 80095ac:	f3bf 8f4f 	dsb	sy
 80095b0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80095b4:	f001 ff82 	bl	800b4bc <vPortExitCritical>
				return pdPASS;
 80095b8:	2301      	movs	r3, #1
 80095ba:	e063      	b.n	8009684 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d103      	bne.n	80095ca <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80095c2:	f001 ff7b 	bl	800b4bc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80095c6:	2300      	movs	r3, #0
 80095c8:	e05c      	b.n	8009684 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80095ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d106      	bne.n	80095de <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80095d0:	f107 0314 	add.w	r3, r7, #20
 80095d4:	4618      	mov	r0, r3
 80095d6:	f001 f8c1 	bl	800a75c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80095da:	2301      	movs	r3, #1
 80095dc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80095de:	f001 ff6d 	bl	800b4bc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80095e2:	f000 fd8d 	bl	800a100 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80095e6:	f001 ff39 	bl	800b45c <vPortEnterCritical>
 80095ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095ec:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80095f0:	b25b      	sxtb	r3, r3
 80095f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095f6:	d103      	bne.n	8009600 <xQueueGenericSend+0x16c>
 80095f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095fa:	2200      	movs	r2, #0
 80095fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009600:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009602:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009606:	b25b      	sxtb	r3, r3
 8009608:	f1b3 3fff 	cmp.w	r3, #4294967295
 800960c:	d103      	bne.n	8009616 <xQueueGenericSend+0x182>
 800960e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009610:	2200      	movs	r2, #0
 8009612:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009616:	f001 ff51 	bl	800b4bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800961a:	1d3a      	adds	r2, r7, #4
 800961c:	f107 0314 	add.w	r3, r7, #20
 8009620:	4611      	mov	r1, r2
 8009622:	4618      	mov	r0, r3
 8009624:	f001 f8b0 	bl	800a788 <xTaskCheckForTimeOut>
 8009628:	4603      	mov	r3, r0
 800962a:	2b00      	cmp	r3, #0
 800962c:	d124      	bne.n	8009678 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800962e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009630:	f000 fa9e 	bl	8009b70 <prvIsQueueFull>
 8009634:	4603      	mov	r3, r0
 8009636:	2b00      	cmp	r3, #0
 8009638:	d018      	beq.n	800966c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800963a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800963c:	3310      	adds	r3, #16
 800963e:	687a      	ldr	r2, [r7, #4]
 8009640:	4611      	mov	r1, r2
 8009642:	4618      	mov	r0, r3
 8009644:	f000 ff38 	bl	800a4b8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009648:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800964a:	f000 fa29 	bl	8009aa0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800964e:	f000 fd65 	bl	800a11c <xTaskResumeAll>
 8009652:	4603      	mov	r3, r0
 8009654:	2b00      	cmp	r3, #0
 8009656:	f47f af7c 	bne.w	8009552 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800965a:	4b0c      	ldr	r3, [pc, #48]	; (800968c <xQueueGenericSend+0x1f8>)
 800965c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009660:	601a      	str	r2, [r3, #0]
 8009662:	f3bf 8f4f 	dsb	sy
 8009666:	f3bf 8f6f 	isb	sy
 800966a:	e772      	b.n	8009552 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800966c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800966e:	f000 fa17 	bl	8009aa0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009672:	f000 fd53 	bl	800a11c <xTaskResumeAll>
 8009676:	e76c      	b.n	8009552 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009678:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800967a:	f000 fa11 	bl	8009aa0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800967e:	f000 fd4d 	bl	800a11c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009682:	2300      	movs	r3, #0
		}
	}
}
 8009684:	4618      	mov	r0, r3
 8009686:	3738      	adds	r7, #56	; 0x38
 8009688:	46bd      	mov	sp, r7
 800968a:	bd80      	pop	{r7, pc}
 800968c:	e000ed04 	.word	0xe000ed04

08009690 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009690:	b580      	push	{r7, lr}
 8009692:	b08e      	sub	sp, #56	; 0x38
 8009694:	af00      	add	r7, sp, #0
 8009696:	60f8      	str	r0, [r7, #12]
 8009698:	60b9      	str	r1, [r7, #8]
 800969a:	607a      	str	r2, [r7, #4]
 800969c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80096a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d10a      	bne.n	80096be <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80096a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096ac:	f383 8811 	msr	BASEPRI, r3
 80096b0:	f3bf 8f6f 	isb	sy
 80096b4:	f3bf 8f4f 	dsb	sy
 80096b8:	627b      	str	r3, [r7, #36]	; 0x24
}
 80096ba:	bf00      	nop
 80096bc:	e7fe      	b.n	80096bc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80096be:	68bb      	ldr	r3, [r7, #8]
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d103      	bne.n	80096cc <xQueueGenericSendFromISR+0x3c>
 80096c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d101      	bne.n	80096d0 <xQueueGenericSendFromISR+0x40>
 80096cc:	2301      	movs	r3, #1
 80096ce:	e000      	b.n	80096d2 <xQueueGenericSendFromISR+0x42>
 80096d0:	2300      	movs	r3, #0
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d10a      	bne.n	80096ec <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80096d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096da:	f383 8811 	msr	BASEPRI, r3
 80096de:	f3bf 8f6f 	isb	sy
 80096e2:	f3bf 8f4f 	dsb	sy
 80096e6:	623b      	str	r3, [r7, #32]
}
 80096e8:	bf00      	nop
 80096ea:	e7fe      	b.n	80096ea <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80096ec:	683b      	ldr	r3, [r7, #0]
 80096ee:	2b02      	cmp	r3, #2
 80096f0:	d103      	bne.n	80096fa <xQueueGenericSendFromISR+0x6a>
 80096f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80096f6:	2b01      	cmp	r3, #1
 80096f8:	d101      	bne.n	80096fe <xQueueGenericSendFromISR+0x6e>
 80096fa:	2301      	movs	r3, #1
 80096fc:	e000      	b.n	8009700 <xQueueGenericSendFromISR+0x70>
 80096fe:	2300      	movs	r3, #0
 8009700:	2b00      	cmp	r3, #0
 8009702:	d10a      	bne.n	800971a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8009704:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009708:	f383 8811 	msr	BASEPRI, r3
 800970c:	f3bf 8f6f 	isb	sy
 8009710:	f3bf 8f4f 	dsb	sy
 8009714:	61fb      	str	r3, [r7, #28]
}
 8009716:	bf00      	nop
 8009718:	e7fe      	b.n	8009718 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800971a:	f001 ff61 	bl	800b5e0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800971e:	f3ef 8211 	mrs	r2, BASEPRI
 8009722:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009726:	f383 8811 	msr	BASEPRI, r3
 800972a:	f3bf 8f6f 	isb	sy
 800972e:	f3bf 8f4f 	dsb	sy
 8009732:	61ba      	str	r2, [r7, #24]
 8009734:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009736:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009738:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800973a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800973c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800973e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009740:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009742:	429a      	cmp	r2, r3
 8009744:	d302      	bcc.n	800974c <xQueueGenericSendFromISR+0xbc>
 8009746:	683b      	ldr	r3, [r7, #0]
 8009748:	2b02      	cmp	r3, #2
 800974a:	d12c      	bne.n	80097a6 <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800974c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800974e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009752:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009756:	683a      	ldr	r2, [r7, #0]
 8009758:	68b9      	ldr	r1, [r7, #8]
 800975a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800975c:	f000 f910 	bl	8009980 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009760:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8009764:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009768:	d112      	bne.n	8009790 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800976a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800976c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800976e:	2b00      	cmp	r3, #0
 8009770:	d016      	beq.n	80097a0 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009772:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009774:	3324      	adds	r3, #36	; 0x24
 8009776:	4618      	mov	r0, r3
 8009778:	f000 ff2a 	bl	800a5d0 <xTaskRemoveFromEventList>
 800977c:	4603      	mov	r3, r0
 800977e:	2b00      	cmp	r3, #0
 8009780:	d00e      	beq.n	80097a0 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	2b00      	cmp	r3, #0
 8009786:	d00b      	beq.n	80097a0 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	2201      	movs	r2, #1
 800978c:	601a      	str	r2, [r3, #0]
 800978e:	e007      	b.n	80097a0 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009790:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009794:	3301      	adds	r3, #1
 8009796:	b2db      	uxtb	r3, r3
 8009798:	b25a      	sxtb	r2, r3
 800979a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800979c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80097a0:	2301      	movs	r3, #1
 80097a2:	637b      	str	r3, [r7, #52]	; 0x34
		{
 80097a4:	e001      	b.n	80097aa <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80097a6:	2300      	movs	r3, #0
 80097a8:	637b      	str	r3, [r7, #52]	; 0x34
 80097aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80097ac:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80097ae:	693b      	ldr	r3, [r7, #16]
 80097b0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80097b4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80097b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80097b8:	4618      	mov	r0, r3
 80097ba:	3738      	adds	r7, #56	; 0x38
 80097bc:	46bd      	mov	sp, r7
 80097be:	bd80      	pop	{r7, pc}

080097c0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80097c0:	b580      	push	{r7, lr}
 80097c2:	b08c      	sub	sp, #48	; 0x30
 80097c4:	af00      	add	r7, sp, #0
 80097c6:	60f8      	str	r0, [r7, #12]
 80097c8:	60b9      	str	r1, [r7, #8]
 80097ca:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80097cc:	2300      	movs	r3, #0
 80097ce:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80097d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d10a      	bne.n	80097f0 <xQueueReceive+0x30>
	__asm volatile
 80097da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097de:	f383 8811 	msr	BASEPRI, r3
 80097e2:	f3bf 8f6f 	isb	sy
 80097e6:	f3bf 8f4f 	dsb	sy
 80097ea:	623b      	str	r3, [r7, #32]
}
 80097ec:	bf00      	nop
 80097ee:	e7fe      	b.n	80097ee <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80097f0:	68bb      	ldr	r3, [r7, #8]
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d103      	bne.n	80097fe <xQueueReceive+0x3e>
 80097f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d101      	bne.n	8009802 <xQueueReceive+0x42>
 80097fe:	2301      	movs	r3, #1
 8009800:	e000      	b.n	8009804 <xQueueReceive+0x44>
 8009802:	2300      	movs	r3, #0
 8009804:	2b00      	cmp	r3, #0
 8009806:	d10a      	bne.n	800981e <xQueueReceive+0x5e>
	__asm volatile
 8009808:	f04f 0350 	mov.w	r3, #80	; 0x50
 800980c:	f383 8811 	msr	BASEPRI, r3
 8009810:	f3bf 8f6f 	isb	sy
 8009814:	f3bf 8f4f 	dsb	sy
 8009818:	61fb      	str	r3, [r7, #28]
}
 800981a:	bf00      	nop
 800981c:	e7fe      	b.n	800981c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800981e:	f001 f8ff 	bl	800aa20 <xTaskGetSchedulerState>
 8009822:	4603      	mov	r3, r0
 8009824:	2b00      	cmp	r3, #0
 8009826:	d102      	bne.n	800982e <xQueueReceive+0x6e>
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	2b00      	cmp	r3, #0
 800982c:	d101      	bne.n	8009832 <xQueueReceive+0x72>
 800982e:	2301      	movs	r3, #1
 8009830:	e000      	b.n	8009834 <xQueueReceive+0x74>
 8009832:	2300      	movs	r3, #0
 8009834:	2b00      	cmp	r3, #0
 8009836:	d10a      	bne.n	800984e <xQueueReceive+0x8e>
	__asm volatile
 8009838:	f04f 0350 	mov.w	r3, #80	; 0x50
 800983c:	f383 8811 	msr	BASEPRI, r3
 8009840:	f3bf 8f6f 	isb	sy
 8009844:	f3bf 8f4f 	dsb	sy
 8009848:	61bb      	str	r3, [r7, #24]
}
 800984a:	bf00      	nop
 800984c:	e7fe      	b.n	800984c <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800984e:	f001 fe05 	bl	800b45c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009852:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009854:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009856:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800985a:	2b00      	cmp	r3, #0
 800985c:	d01f      	beq.n	800989e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800985e:	68b9      	ldr	r1, [r7, #8]
 8009860:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009862:	f000 f8f7 	bl	8009a54 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009868:	1e5a      	subs	r2, r3, #1
 800986a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800986c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800986e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009870:	691b      	ldr	r3, [r3, #16]
 8009872:	2b00      	cmp	r3, #0
 8009874:	d00f      	beq.n	8009896 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009876:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009878:	3310      	adds	r3, #16
 800987a:	4618      	mov	r0, r3
 800987c:	f000 fea8 	bl	800a5d0 <xTaskRemoveFromEventList>
 8009880:	4603      	mov	r3, r0
 8009882:	2b00      	cmp	r3, #0
 8009884:	d007      	beq.n	8009896 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009886:	4b3d      	ldr	r3, [pc, #244]	; (800997c <xQueueReceive+0x1bc>)
 8009888:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800988c:	601a      	str	r2, [r3, #0]
 800988e:	f3bf 8f4f 	dsb	sy
 8009892:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009896:	f001 fe11 	bl	800b4bc <vPortExitCritical>
				return pdPASS;
 800989a:	2301      	movs	r3, #1
 800989c:	e069      	b.n	8009972 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d103      	bne.n	80098ac <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80098a4:	f001 fe0a 	bl	800b4bc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80098a8:	2300      	movs	r3, #0
 80098aa:	e062      	b.n	8009972 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80098ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d106      	bne.n	80098c0 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80098b2:	f107 0310 	add.w	r3, r7, #16
 80098b6:	4618      	mov	r0, r3
 80098b8:	f000 ff50 	bl	800a75c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80098bc:	2301      	movs	r3, #1
 80098be:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80098c0:	f001 fdfc 	bl	800b4bc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80098c4:	f000 fc1c 	bl	800a100 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80098c8:	f001 fdc8 	bl	800b45c <vPortEnterCritical>
 80098cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098ce:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80098d2:	b25b      	sxtb	r3, r3
 80098d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098d8:	d103      	bne.n	80098e2 <xQueueReceive+0x122>
 80098da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098dc:	2200      	movs	r2, #0
 80098de:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80098e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098e4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80098e8:	b25b      	sxtb	r3, r3
 80098ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098ee:	d103      	bne.n	80098f8 <xQueueReceive+0x138>
 80098f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098f2:	2200      	movs	r2, #0
 80098f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80098f8:	f001 fde0 	bl	800b4bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80098fc:	1d3a      	adds	r2, r7, #4
 80098fe:	f107 0310 	add.w	r3, r7, #16
 8009902:	4611      	mov	r1, r2
 8009904:	4618      	mov	r0, r3
 8009906:	f000 ff3f 	bl	800a788 <xTaskCheckForTimeOut>
 800990a:	4603      	mov	r3, r0
 800990c:	2b00      	cmp	r3, #0
 800990e:	d123      	bne.n	8009958 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009910:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009912:	f000 f917 	bl	8009b44 <prvIsQueueEmpty>
 8009916:	4603      	mov	r3, r0
 8009918:	2b00      	cmp	r3, #0
 800991a:	d017      	beq.n	800994c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800991c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800991e:	3324      	adds	r3, #36	; 0x24
 8009920:	687a      	ldr	r2, [r7, #4]
 8009922:	4611      	mov	r1, r2
 8009924:	4618      	mov	r0, r3
 8009926:	f000 fdc7 	bl	800a4b8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800992a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800992c:	f000 f8b8 	bl	8009aa0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009930:	f000 fbf4 	bl	800a11c <xTaskResumeAll>
 8009934:	4603      	mov	r3, r0
 8009936:	2b00      	cmp	r3, #0
 8009938:	d189      	bne.n	800984e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800993a:	4b10      	ldr	r3, [pc, #64]	; (800997c <xQueueReceive+0x1bc>)
 800993c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009940:	601a      	str	r2, [r3, #0]
 8009942:	f3bf 8f4f 	dsb	sy
 8009946:	f3bf 8f6f 	isb	sy
 800994a:	e780      	b.n	800984e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800994c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800994e:	f000 f8a7 	bl	8009aa0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009952:	f000 fbe3 	bl	800a11c <xTaskResumeAll>
 8009956:	e77a      	b.n	800984e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009958:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800995a:	f000 f8a1 	bl	8009aa0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800995e:	f000 fbdd 	bl	800a11c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009962:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009964:	f000 f8ee 	bl	8009b44 <prvIsQueueEmpty>
 8009968:	4603      	mov	r3, r0
 800996a:	2b00      	cmp	r3, #0
 800996c:	f43f af6f 	beq.w	800984e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009970:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8009972:	4618      	mov	r0, r3
 8009974:	3730      	adds	r7, #48	; 0x30
 8009976:	46bd      	mov	sp, r7
 8009978:	bd80      	pop	{r7, pc}
 800997a:	bf00      	nop
 800997c:	e000ed04 	.word	0xe000ed04

08009980 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009980:	b580      	push	{r7, lr}
 8009982:	b086      	sub	sp, #24
 8009984:	af00      	add	r7, sp, #0
 8009986:	60f8      	str	r0, [r7, #12]
 8009988:	60b9      	str	r1, [r7, #8]
 800998a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800998c:	2300      	movs	r3, #0
 800998e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009994:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800999a:	2b00      	cmp	r3, #0
 800999c:	d10d      	bne.n	80099ba <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d14d      	bne.n	8009a42 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	685b      	ldr	r3, [r3, #4]
 80099aa:	4618      	mov	r0, r3
 80099ac:	f001 f856 	bl	800aa5c <xTaskPriorityDisinherit>
 80099b0:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	2200      	movs	r2, #0
 80099b6:	605a      	str	r2, [r3, #4]
 80099b8:	e043      	b.n	8009a42 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d119      	bne.n	80099f4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	6898      	ldr	r0, [r3, #8]
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80099c8:	461a      	mov	r2, r3
 80099ca:	68b9      	ldr	r1, [r7, #8]
 80099cc:	f002 f8a2 	bl	800bb14 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	689a      	ldr	r2, [r3, #8]
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80099d8:	441a      	add	r2, r3
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	689a      	ldr	r2, [r3, #8]
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	685b      	ldr	r3, [r3, #4]
 80099e6:	429a      	cmp	r2, r3
 80099e8:	d32b      	bcc.n	8009a42 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	681a      	ldr	r2, [r3, #0]
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	609a      	str	r2, [r3, #8]
 80099f2:	e026      	b.n	8009a42 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	68d8      	ldr	r0, [r3, #12]
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80099fc:	461a      	mov	r2, r3
 80099fe:	68b9      	ldr	r1, [r7, #8]
 8009a00:	f002 f888 	bl	800bb14 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	68da      	ldr	r2, [r3, #12]
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a0c:	425b      	negs	r3, r3
 8009a0e:	441a      	add	r2, r3
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	68da      	ldr	r2, [r3, #12]
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	429a      	cmp	r2, r3
 8009a1e:	d207      	bcs.n	8009a30 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	685a      	ldr	r2, [r3, #4]
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a28:	425b      	negs	r3, r3
 8009a2a:	441a      	add	r2, r3
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	2b02      	cmp	r3, #2
 8009a34:	d105      	bne.n	8009a42 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009a36:	693b      	ldr	r3, [r7, #16]
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d002      	beq.n	8009a42 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009a3c:	693b      	ldr	r3, [r7, #16]
 8009a3e:	3b01      	subs	r3, #1
 8009a40:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009a42:	693b      	ldr	r3, [r7, #16]
 8009a44:	1c5a      	adds	r2, r3, #1
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8009a4a:	697b      	ldr	r3, [r7, #20]
}
 8009a4c:	4618      	mov	r0, r3
 8009a4e:	3718      	adds	r7, #24
 8009a50:	46bd      	mov	sp, r7
 8009a52:	bd80      	pop	{r7, pc}

08009a54 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009a54:	b580      	push	{r7, lr}
 8009a56:	b082      	sub	sp, #8
 8009a58:	af00      	add	r7, sp, #0
 8009a5a:	6078      	str	r0, [r7, #4]
 8009a5c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d018      	beq.n	8009a98 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	68da      	ldr	r2, [r3, #12]
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a6e:	441a      	add	r2, r3
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	68da      	ldr	r2, [r3, #12]
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	685b      	ldr	r3, [r3, #4]
 8009a7c:	429a      	cmp	r2, r3
 8009a7e:	d303      	bcc.n	8009a88 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	681a      	ldr	r2, [r3, #0]
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	68d9      	ldr	r1, [r3, #12]
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a90:	461a      	mov	r2, r3
 8009a92:	6838      	ldr	r0, [r7, #0]
 8009a94:	f002 f83e 	bl	800bb14 <memcpy>
	}
}
 8009a98:	bf00      	nop
 8009a9a:	3708      	adds	r7, #8
 8009a9c:	46bd      	mov	sp, r7
 8009a9e:	bd80      	pop	{r7, pc}

08009aa0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009aa0:	b580      	push	{r7, lr}
 8009aa2:	b084      	sub	sp, #16
 8009aa4:	af00      	add	r7, sp, #0
 8009aa6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009aa8:	f001 fcd8 	bl	800b45c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009ab2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009ab4:	e011      	b.n	8009ada <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	d012      	beq.n	8009ae4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	3324      	adds	r3, #36	; 0x24
 8009ac2:	4618      	mov	r0, r3
 8009ac4:	f000 fd84 	bl	800a5d0 <xTaskRemoveFromEventList>
 8009ac8:	4603      	mov	r3, r0
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d001      	beq.n	8009ad2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009ace:	f000 febd 	bl	800a84c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009ad2:	7bfb      	ldrb	r3, [r7, #15]
 8009ad4:	3b01      	subs	r3, #1
 8009ad6:	b2db      	uxtb	r3, r3
 8009ad8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009ada:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	dce9      	bgt.n	8009ab6 <prvUnlockQueue+0x16>
 8009ae2:	e000      	b.n	8009ae6 <prvUnlockQueue+0x46>
					break;
 8009ae4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	22ff      	movs	r2, #255	; 0xff
 8009aea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8009aee:	f001 fce5 	bl	800b4bc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009af2:	f001 fcb3 	bl	800b45c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009afc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009afe:	e011      	b.n	8009b24 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	691b      	ldr	r3, [r3, #16]
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d012      	beq.n	8009b2e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	3310      	adds	r3, #16
 8009b0c:	4618      	mov	r0, r3
 8009b0e:	f000 fd5f 	bl	800a5d0 <xTaskRemoveFromEventList>
 8009b12:	4603      	mov	r3, r0
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d001      	beq.n	8009b1c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009b18:	f000 fe98 	bl	800a84c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009b1c:	7bbb      	ldrb	r3, [r7, #14]
 8009b1e:	3b01      	subs	r3, #1
 8009b20:	b2db      	uxtb	r3, r3
 8009b22:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009b24:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	dce9      	bgt.n	8009b00 <prvUnlockQueue+0x60>
 8009b2c:	e000      	b.n	8009b30 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009b2e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	22ff      	movs	r2, #255	; 0xff
 8009b34:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8009b38:	f001 fcc0 	bl	800b4bc <vPortExitCritical>
}
 8009b3c:	bf00      	nop
 8009b3e:	3710      	adds	r7, #16
 8009b40:	46bd      	mov	sp, r7
 8009b42:	bd80      	pop	{r7, pc}

08009b44 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009b44:	b580      	push	{r7, lr}
 8009b46:	b084      	sub	sp, #16
 8009b48:	af00      	add	r7, sp, #0
 8009b4a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009b4c:	f001 fc86 	bl	800b45c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d102      	bne.n	8009b5e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009b58:	2301      	movs	r3, #1
 8009b5a:	60fb      	str	r3, [r7, #12]
 8009b5c:	e001      	b.n	8009b62 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009b5e:	2300      	movs	r3, #0
 8009b60:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009b62:	f001 fcab 	bl	800b4bc <vPortExitCritical>

	return xReturn;
 8009b66:	68fb      	ldr	r3, [r7, #12]
}
 8009b68:	4618      	mov	r0, r3
 8009b6a:	3710      	adds	r7, #16
 8009b6c:	46bd      	mov	sp, r7
 8009b6e:	bd80      	pop	{r7, pc}

08009b70 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009b70:	b580      	push	{r7, lr}
 8009b72:	b084      	sub	sp, #16
 8009b74:	af00      	add	r7, sp, #0
 8009b76:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009b78:	f001 fc70 	bl	800b45c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b84:	429a      	cmp	r2, r3
 8009b86:	d102      	bne.n	8009b8e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009b88:	2301      	movs	r3, #1
 8009b8a:	60fb      	str	r3, [r7, #12]
 8009b8c:	e001      	b.n	8009b92 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009b8e:	2300      	movs	r3, #0
 8009b90:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009b92:	f001 fc93 	bl	800b4bc <vPortExitCritical>

	return xReturn;
 8009b96:	68fb      	ldr	r3, [r7, #12]
}
 8009b98:	4618      	mov	r0, r3
 8009b9a:	3710      	adds	r7, #16
 8009b9c:	46bd      	mov	sp, r7
 8009b9e:	bd80      	pop	{r7, pc}

08009ba0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8009ba0:	b480      	push	{r7}
 8009ba2:	b085      	sub	sp, #20
 8009ba4:	af00      	add	r7, sp, #0
 8009ba6:	6078      	str	r0, [r7, #4]
 8009ba8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009baa:	2300      	movs	r3, #0
 8009bac:	60fb      	str	r3, [r7, #12]
 8009bae:	e014      	b.n	8009bda <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009bb0:	4a0e      	ldr	r2, [pc, #56]	; (8009bec <vQueueAddToRegistry+0x4c>)
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d10b      	bne.n	8009bd4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009bbc:	490b      	ldr	r1, [pc, #44]	; (8009bec <vQueueAddToRegistry+0x4c>)
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	683a      	ldr	r2, [r7, #0]
 8009bc2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8009bc6:	4a09      	ldr	r2, [pc, #36]	; (8009bec <vQueueAddToRegistry+0x4c>)
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	00db      	lsls	r3, r3, #3
 8009bcc:	4413      	add	r3, r2
 8009bce:	687a      	ldr	r2, [r7, #4]
 8009bd0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8009bd2:	e006      	b.n	8009be2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	3301      	adds	r3, #1
 8009bd8:	60fb      	str	r3, [r7, #12]
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	2b07      	cmp	r3, #7
 8009bde:	d9e7      	bls.n	8009bb0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009be0:	bf00      	nop
 8009be2:	bf00      	nop
 8009be4:	3714      	adds	r7, #20
 8009be6:	46bd      	mov	sp, r7
 8009be8:	bc80      	pop	{r7}
 8009bea:	4770      	bx	lr
 8009bec:	20001f90 	.word	0x20001f90

08009bf0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009bf0:	b580      	push	{r7, lr}
 8009bf2:	b086      	sub	sp, #24
 8009bf4:	af00      	add	r7, sp, #0
 8009bf6:	60f8      	str	r0, [r7, #12]
 8009bf8:	60b9      	str	r1, [r7, #8]
 8009bfa:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8009c00:	f001 fc2c 	bl	800b45c <vPortEnterCritical>
 8009c04:	697b      	ldr	r3, [r7, #20]
 8009c06:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009c0a:	b25b      	sxtb	r3, r3
 8009c0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c10:	d103      	bne.n	8009c1a <vQueueWaitForMessageRestricted+0x2a>
 8009c12:	697b      	ldr	r3, [r7, #20]
 8009c14:	2200      	movs	r2, #0
 8009c16:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009c1a:	697b      	ldr	r3, [r7, #20]
 8009c1c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009c20:	b25b      	sxtb	r3, r3
 8009c22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c26:	d103      	bne.n	8009c30 <vQueueWaitForMessageRestricted+0x40>
 8009c28:	697b      	ldr	r3, [r7, #20]
 8009c2a:	2200      	movs	r2, #0
 8009c2c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009c30:	f001 fc44 	bl	800b4bc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009c34:	697b      	ldr	r3, [r7, #20]
 8009c36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d106      	bne.n	8009c4a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009c3c:	697b      	ldr	r3, [r7, #20]
 8009c3e:	3324      	adds	r3, #36	; 0x24
 8009c40:	687a      	ldr	r2, [r7, #4]
 8009c42:	68b9      	ldr	r1, [r7, #8]
 8009c44:	4618      	mov	r0, r3
 8009c46:	f000 fc97 	bl	800a578 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8009c4a:	6978      	ldr	r0, [r7, #20]
 8009c4c:	f7ff ff28 	bl	8009aa0 <prvUnlockQueue>
	}
 8009c50:	bf00      	nop
 8009c52:	3718      	adds	r7, #24
 8009c54:	46bd      	mov	sp, r7
 8009c56:	bd80      	pop	{r7, pc}

08009c58 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009c58:	b580      	push	{r7, lr}
 8009c5a:	b08e      	sub	sp, #56	; 0x38
 8009c5c:	af04      	add	r7, sp, #16
 8009c5e:	60f8      	str	r0, [r7, #12]
 8009c60:	60b9      	str	r1, [r7, #8]
 8009c62:	607a      	str	r2, [r7, #4]
 8009c64:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009c66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d10a      	bne.n	8009c82 <xTaskCreateStatic+0x2a>
	__asm volatile
 8009c6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c70:	f383 8811 	msr	BASEPRI, r3
 8009c74:	f3bf 8f6f 	isb	sy
 8009c78:	f3bf 8f4f 	dsb	sy
 8009c7c:	623b      	str	r3, [r7, #32]
}
 8009c7e:	bf00      	nop
 8009c80:	e7fe      	b.n	8009c80 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009c82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d10a      	bne.n	8009c9e <xTaskCreateStatic+0x46>
	__asm volatile
 8009c88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c8c:	f383 8811 	msr	BASEPRI, r3
 8009c90:	f3bf 8f6f 	isb	sy
 8009c94:	f3bf 8f4f 	dsb	sy
 8009c98:	61fb      	str	r3, [r7, #28]
}
 8009c9a:	bf00      	nop
 8009c9c:	e7fe      	b.n	8009c9c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009c9e:	23a8      	movs	r3, #168	; 0xa8
 8009ca0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009ca2:	693b      	ldr	r3, [r7, #16]
 8009ca4:	2ba8      	cmp	r3, #168	; 0xa8
 8009ca6:	d00a      	beq.n	8009cbe <xTaskCreateStatic+0x66>
	__asm volatile
 8009ca8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cac:	f383 8811 	msr	BASEPRI, r3
 8009cb0:	f3bf 8f6f 	isb	sy
 8009cb4:	f3bf 8f4f 	dsb	sy
 8009cb8:	61bb      	str	r3, [r7, #24]
}
 8009cba:	bf00      	nop
 8009cbc:	e7fe      	b.n	8009cbc <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009cbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d01e      	beq.n	8009d02 <xTaskCreateStatic+0xaa>
 8009cc4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d01b      	beq.n	8009d02 <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009cca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ccc:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009cce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cd0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009cd2:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009cd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cd6:	2202      	movs	r2, #2
 8009cd8:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009cdc:	2300      	movs	r3, #0
 8009cde:	9303      	str	r3, [sp, #12]
 8009ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ce2:	9302      	str	r3, [sp, #8]
 8009ce4:	f107 0314 	add.w	r3, r7, #20
 8009ce8:	9301      	str	r3, [sp, #4]
 8009cea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009cec:	9300      	str	r3, [sp, #0]
 8009cee:	683b      	ldr	r3, [r7, #0]
 8009cf0:	687a      	ldr	r2, [r7, #4]
 8009cf2:	68b9      	ldr	r1, [r7, #8]
 8009cf4:	68f8      	ldr	r0, [r7, #12]
 8009cf6:	f000 f851 	bl	8009d9c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009cfa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009cfc:	f000 f8ec 	bl	8009ed8 <prvAddNewTaskToReadyList>
 8009d00:	e001      	b.n	8009d06 <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 8009d02:	2300      	movs	r3, #0
 8009d04:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009d06:	697b      	ldr	r3, [r7, #20]
	}
 8009d08:	4618      	mov	r0, r3
 8009d0a:	3728      	adds	r7, #40	; 0x28
 8009d0c:	46bd      	mov	sp, r7
 8009d0e:	bd80      	pop	{r7, pc}

08009d10 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009d10:	b580      	push	{r7, lr}
 8009d12:	b08c      	sub	sp, #48	; 0x30
 8009d14:	af04      	add	r7, sp, #16
 8009d16:	60f8      	str	r0, [r7, #12]
 8009d18:	60b9      	str	r1, [r7, #8]
 8009d1a:	603b      	str	r3, [r7, #0]
 8009d1c:	4613      	mov	r3, r2
 8009d1e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009d20:	88fb      	ldrh	r3, [r7, #6]
 8009d22:	009b      	lsls	r3, r3, #2
 8009d24:	4618      	mov	r0, r3
 8009d26:	f001 fc99 	bl	800b65c <pvPortMalloc>
 8009d2a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009d2c:	697b      	ldr	r3, [r7, #20]
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d00e      	beq.n	8009d50 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8009d32:	20a8      	movs	r0, #168	; 0xa8
 8009d34:	f001 fc92 	bl	800b65c <pvPortMalloc>
 8009d38:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009d3a:	69fb      	ldr	r3, [r7, #28]
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d003      	beq.n	8009d48 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009d40:	69fb      	ldr	r3, [r7, #28]
 8009d42:	697a      	ldr	r2, [r7, #20]
 8009d44:	631a      	str	r2, [r3, #48]	; 0x30
 8009d46:	e005      	b.n	8009d54 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009d48:	6978      	ldr	r0, [r7, #20]
 8009d4a:	f001 fd4b 	bl	800b7e4 <vPortFree>
 8009d4e:	e001      	b.n	8009d54 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009d50:	2300      	movs	r3, #0
 8009d52:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009d54:	69fb      	ldr	r3, [r7, #28]
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d017      	beq.n	8009d8a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009d5a:	69fb      	ldr	r3, [r7, #28]
 8009d5c:	2200      	movs	r2, #0
 8009d5e:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009d62:	88fa      	ldrh	r2, [r7, #6]
 8009d64:	2300      	movs	r3, #0
 8009d66:	9303      	str	r3, [sp, #12]
 8009d68:	69fb      	ldr	r3, [r7, #28]
 8009d6a:	9302      	str	r3, [sp, #8]
 8009d6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d6e:	9301      	str	r3, [sp, #4]
 8009d70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d72:	9300      	str	r3, [sp, #0]
 8009d74:	683b      	ldr	r3, [r7, #0]
 8009d76:	68b9      	ldr	r1, [r7, #8]
 8009d78:	68f8      	ldr	r0, [r7, #12]
 8009d7a:	f000 f80f 	bl	8009d9c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009d7e:	69f8      	ldr	r0, [r7, #28]
 8009d80:	f000 f8aa 	bl	8009ed8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009d84:	2301      	movs	r3, #1
 8009d86:	61bb      	str	r3, [r7, #24]
 8009d88:	e002      	b.n	8009d90 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009d8a:	f04f 33ff 	mov.w	r3, #4294967295
 8009d8e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009d90:	69bb      	ldr	r3, [r7, #24]
	}
 8009d92:	4618      	mov	r0, r3
 8009d94:	3720      	adds	r7, #32
 8009d96:	46bd      	mov	sp, r7
 8009d98:	bd80      	pop	{r7, pc}
	...

08009d9c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009d9c:	b580      	push	{r7, lr}
 8009d9e:	b088      	sub	sp, #32
 8009da0:	af00      	add	r7, sp, #0
 8009da2:	60f8      	str	r0, [r7, #12]
 8009da4:	60b9      	str	r1, [r7, #8]
 8009da6:	607a      	str	r2, [r7, #4]
 8009da8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009daa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009dac:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	009b      	lsls	r3, r3, #2
 8009db2:	461a      	mov	r2, r3
 8009db4:	21a5      	movs	r1, #165	; 0xa5
 8009db6:	f001 fe29 	bl	800ba0c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8009dba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009dbc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8009dc4:	3b01      	subs	r3, #1
 8009dc6:	009b      	lsls	r3, r3, #2
 8009dc8:	4413      	add	r3, r2
 8009dca:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8009dcc:	69bb      	ldr	r3, [r7, #24]
 8009dce:	f023 0307 	bic.w	r3, r3, #7
 8009dd2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009dd4:	69bb      	ldr	r3, [r7, #24]
 8009dd6:	f003 0307 	and.w	r3, r3, #7
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d00a      	beq.n	8009df4 <prvInitialiseNewTask+0x58>
	__asm volatile
 8009dde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009de2:	f383 8811 	msr	BASEPRI, r3
 8009de6:	f3bf 8f6f 	isb	sy
 8009dea:	f3bf 8f4f 	dsb	sy
 8009dee:	617b      	str	r3, [r7, #20]
}
 8009df0:	bf00      	nop
 8009df2:	e7fe      	b.n	8009df2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009df4:	2300      	movs	r3, #0
 8009df6:	61fb      	str	r3, [r7, #28]
 8009df8:	e012      	b.n	8009e20 <prvInitialiseNewTask+0x84>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009dfa:	68ba      	ldr	r2, [r7, #8]
 8009dfc:	69fb      	ldr	r3, [r7, #28]
 8009dfe:	4413      	add	r3, r2
 8009e00:	7819      	ldrb	r1, [r3, #0]
 8009e02:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009e04:	69fb      	ldr	r3, [r7, #28]
 8009e06:	4413      	add	r3, r2
 8009e08:	3334      	adds	r3, #52	; 0x34
 8009e0a:	460a      	mov	r2, r1
 8009e0c:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8009e0e:	68ba      	ldr	r2, [r7, #8]
 8009e10:	69fb      	ldr	r3, [r7, #28]
 8009e12:	4413      	add	r3, r2
 8009e14:	781b      	ldrb	r3, [r3, #0]
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d006      	beq.n	8009e28 <prvInitialiseNewTask+0x8c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009e1a:	69fb      	ldr	r3, [r7, #28]
 8009e1c:	3301      	adds	r3, #1
 8009e1e:	61fb      	str	r3, [r7, #28]
 8009e20:	69fb      	ldr	r3, [r7, #28]
 8009e22:	2b0f      	cmp	r3, #15
 8009e24:	d9e9      	bls.n	8009dfa <prvInitialiseNewTask+0x5e>
 8009e26:	e000      	b.n	8009e2a <prvInitialiseNewTask+0x8e>
		{
			break;
 8009e28:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009e2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e2c:	2200      	movs	r2, #0
 8009e2e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009e32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e34:	2b37      	cmp	r3, #55	; 0x37
 8009e36:	d901      	bls.n	8009e3c <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009e38:	2337      	movs	r3, #55	; 0x37
 8009e3a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009e3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e3e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009e40:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009e42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e44:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009e46:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8009e48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e4a:	2200      	movs	r2, #0
 8009e4c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009e4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e50:	3304      	adds	r3, #4
 8009e52:	4618      	mov	r0, r3
 8009e54:	f7ff f98b 	bl	800916e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009e58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e5a:	3318      	adds	r3, #24
 8009e5c:	4618      	mov	r0, r3
 8009e5e:	f7ff f986 	bl	800916e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009e62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e64:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009e66:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009e68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e6a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009e6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e70:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009e72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009e76:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009e78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e7a:	2200      	movs	r2, #0
 8009e7c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009e80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e82:	2200      	movs	r2, #0
 8009e84:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009e88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e8a:	3354      	adds	r3, #84	; 0x54
 8009e8c:	224c      	movs	r2, #76	; 0x4c
 8009e8e:	2100      	movs	r1, #0
 8009e90:	4618      	mov	r0, r3
 8009e92:	f001 fdbb 	bl	800ba0c <memset>
 8009e96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e98:	4a0c      	ldr	r2, [pc, #48]	; (8009ecc <prvInitialiseNewTask+0x130>)
 8009e9a:	659a      	str	r2, [r3, #88]	; 0x58
 8009e9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e9e:	4a0c      	ldr	r2, [pc, #48]	; (8009ed0 <prvInitialiseNewTask+0x134>)
 8009ea0:	65da      	str	r2, [r3, #92]	; 0x5c
 8009ea2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ea4:	4a0b      	ldr	r2, [pc, #44]	; (8009ed4 <prvInitialiseNewTask+0x138>)
 8009ea6:	661a      	str	r2, [r3, #96]	; 0x60
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009ea8:	683a      	ldr	r2, [r7, #0]
 8009eaa:	68f9      	ldr	r1, [r7, #12]
 8009eac:	69b8      	ldr	r0, [r7, #24]
 8009eae:	f001 f9e1 	bl	800b274 <pxPortInitialiseStack>
 8009eb2:	4602      	mov	r2, r0
 8009eb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009eb6:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8009eb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d002      	beq.n	8009ec4 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009ebe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ec0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009ec2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009ec4:	bf00      	nop
 8009ec6:	3720      	adds	r7, #32
 8009ec8:	46bd      	mov	sp, r7
 8009eca:	bd80      	pop	{r7, pc}
 8009ecc:	2000321c 	.word	0x2000321c
 8009ed0:	20003284 	.word	0x20003284
 8009ed4:	200032ec 	.word	0x200032ec

08009ed8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009ed8:	b580      	push	{r7, lr}
 8009eda:	b082      	sub	sp, #8
 8009edc:	af00      	add	r7, sp, #0
 8009ede:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009ee0:	f001 fabc 	bl	800b45c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009ee4:	4b2d      	ldr	r3, [pc, #180]	; (8009f9c <prvAddNewTaskToReadyList+0xc4>)
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	3301      	adds	r3, #1
 8009eea:	4a2c      	ldr	r2, [pc, #176]	; (8009f9c <prvAddNewTaskToReadyList+0xc4>)
 8009eec:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009eee:	4b2c      	ldr	r3, [pc, #176]	; (8009fa0 <prvAddNewTaskToReadyList+0xc8>)
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	d109      	bne.n	8009f0a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009ef6:	4a2a      	ldr	r2, [pc, #168]	; (8009fa0 <prvAddNewTaskToReadyList+0xc8>)
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009efc:	4b27      	ldr	r3, [pc, #156]	; (8009f9c <prvAddNewTaskToReadyList+0xc4>)
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	2b01      	cmp	r3, #1
 8009f02:	d110      	bne.n	8009f26 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009f04:	f000 fcc6 	bl	800a894 <prvInitialiseTaskLists>
 8009f08:	e00d      	b.n	8009f26 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009f0a:	4b26      	ldr	r3, [pc, #152]	; (8009fa4 <prvAddNewTaskToReadyList+0xcc>)
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d109      	bne.n	8009f26 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009f12:	4b23      	ldr	r3, [pc, #140]	; (8009fa0 <prvAddNewTaskToReadyList+0xc8>)
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f1c:	429a      	cmp	r2, r3
 8009f1e:	d802      	bhi.n	8009f26 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009f20:	4a1f      	ldr	r2, [pc, #124]	; (8009fa0 <prvAddNewTaskToReadyList+0xc8>)
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009f26:	4b20      	ldr	r3, [pc, #128]	; (8009fa8 <prvAddNewTaskToReadyList+0xd0>)
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	3301      	adds	r3, #1
 8009f2c:	4a1e      	ldr	r2, [pc, #120]	; (8009fa8 <prvAddNewTaskToReadyList+0xd0>)
 8009f2e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009f30:	4b1d      	ldr	r3, [pc, #116]	; (8009fa8 <prvAddNewTaskToReadyList+0xd0>)
 8009f32:	681a      	ldr	r2, [r3, #0]
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f3c:	4b1b      	ldr	r3, [pc, #108]	; (8009fac <prvAddNewTaskToReadyList+0xd4>)
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	429a      	cmp	r2, r3
 8009f42:	d903      	bls.n	8009f4c <prvAddNewTaskToReadyList+0x74>
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f48:	4a18      	ldr	r2, [pc, #96]	; (8009fac <prvAddNewTaskToReadyList+0xd4>)
 8009f4a:	6013      	str	r3, [r2, #0]
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f50:	4613      	mov	r3, r2
 8009f52:	009b      	lsls	r3, r3, #2
 8009f54:	4413      	add	r3, r2
 8009f56:	009b      	lsls	r3, r3, #2
 8009f58:	4a15      	ldr	r2, [pc, #84]	; (8009fb0 <prvAddNewTaskToReadyList+0xd8>)
 8009f5a:	441a      	add	r2, r3
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	3304      	adds	r3, #4
 8009f60:	4619      	mov	r1, r3
 8009f62:	4610      	mov	r0, r2
 8009f64:	f7ff f90f 	bl	8009186 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009f68:	f001 faa8 	bl	800b4bc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009f6c:	4b0d      	ldr	r3, [pc, #52]	; (8009fa4 <prvAddNewTaskToReadyList+0xcc>)
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	d00e      	beq.n	8009f92 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009f74:	4b0a      	ldr	r3, [pc, #40]	; (8009fa0 <prvAddNewTaskToReadyList+0xc8>)
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f7e:	429a      	cmp	r2, r3
 8009f80:	d207      	bcs.n	8009f92 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009f82:	4b0c      	ldr	r3, [pc, #48]	; (8009fb4 <prvAddNewTaskToReadyList+0xdc>)
 8009f84:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009f88:	601a      	str	r2, [r3, #0]
 8009f8a:	f3bf 8f4f 	dsb	sy
 8009f8e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009f92:	bf00      	nop
 8009f94:	3708      	adds	r7, #8
 8009f96:	46bd      	mov	sp, r7
 8009f98:	bd80      	pop	{r7, pc}
 8009f9a:	bf00      	nop
 8009f9c:	200024a4 	.word	0x200024a4
 8009fa0:	20001fd0 	.word	0x20001fd0
 8009fa4:	200024b0 	.word	0x200024b0
 8009fa8:	200024c0 	.word	0x200024c0
 8009fac:	200024ac 	.word	0x200024ac
 8009fb0:	20001fd4 	.word	0x20001fd4
 8009fb4:	e000ed04 	.word	0xe000ed04

08009fb8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009fb8:	b580      	push	{r7, lr}
 8009fba:	b084      	sub	sp, #16
 8009fbc:	af00      	add	r7, sp, #0
 8009fbe:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009fc0:	2300      	movs	r3, #0
 8009fc2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d017      	beq.n	8009ffa <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009fca:	4b13      	ldr	r3, [pc, #76]	; (800a018 <vTaskDelay+0x60>)
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d00a      	beq.n	8009fe8 <vTaskDelay+0x30>
	__asm volatile
 8009fd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fd6:	f383 8811 	msr	BASEPRI, r3
 8009fda:	f3bf 8f6f 	isb	sy
 8009fde:	f3bf 8f4f 	dsb	sy
 8009fe2:	60bb      	str	r3, [r7, #8]
}
 8009fe4:	bf00      	nop
 8009fe6:	e7fe      	b.n	8009fe6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009fe8:	f000 f88a 	bl	800a100 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009fec:	2100      	movs	r1, #0
 8009fee:	6878      	ldr	r0, [r7, #4]
 8009ff0:	f000 fdba 	bl	800ab68 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009ff4:	f000 f892 	bl	800a11c <xTaskResumeAll>
 8009ff8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d107      	bne.n	800a010 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800a000:	4b06      	ldr	r3, [pc, #24]	; (800a01c <vTaskDelay+0x64>)
 800a002:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a006:	601a      	str	r2, [r3, #0]
 800a008:	f3bf 8f4f 	dsb	sy
 800a00c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a010:	bf00      	nop
 800a012:	3710      	adds	r7, #16
 800a014:	46bd      	mov	sp, r7
 800a016:	bd80      	pop	{r7, pc}
 800a018:	200024cc 	.word	0x200024cc
 800a01c:	e000ed04 	.word	0xe000ed04

0800a020 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a020:	b580      	push	{r7, lr}
 800a022:	b08a      	sub	sp, #40	; 0x28
 800a024:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a026:	2300      	movs	r3, #0
 800a028:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a02a:	2300      	movs	r3, #0
 800a02c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a02e:	463a      	mov	r2, r7
 800a030:	1d39      	adds	r1, r7, #4
 800a032:	f107 0308 	add.w	r3, r7, #8
 800a036:	4618      	mov	r0, r3
 800a038:	f7fe fe22 	bl	8008c80 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a03c:	6839      	ldr	r1, [r7, #0]
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	68ba      	ldr	r2, [r7, #8]
 800a042:	9202      	str	r2, [sp, #8]
 800a044:	9301      	str	r3, [sp, #4]
 800a046:	2300      	movs	r3, #0
 800a048:	9300      	str	r3, [sp, #0]
 800a04a:	2300      	movs	r3, #0
 800a04c:	460a      	mov	r2, r1
 800a04e:	4924      	ldr	r1, [pc, #144]	; (800a0e0 <vTaskStartScheduler+0xc0>)
 800a050:	4824      	ldr	r0, [pc, #144]	; (800a0e4 <vTaskStartScheduler+0xc4>)
 800a052:	f7ff fe01 	bl	8009c58 <xTaskCreateStatic>
 800a056:	4603      	mov	r3, r0
 800a058:	4a23      	ldr	r2, [pc, #140]	; (800a0e8 <vTaskStartScheduler+0xc8>)
 800a05a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a05c:	4b22      	ldr	r3, [pc, #136]	; (800a0e8 <vTaskStartScheduler+0xc8>)
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	2b00      	cmp	r3, #0
 800a062:	d002      	beq.n	800a06a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a064:	2301      	movs	r3, #1
 800a066:	617b      	str	r3, [r7, #20]
 800a068:	e001      	b.n	800a06e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a06a:	2300      	movs	r3, #0
 800a06c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800a06e:	697b      	ldr	r3, [r7, #20]
 800a070:	2b01      	cmp	r3, #1
 800a072:	d102      	bne.n	800a07a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800a074:	f000 fdcc 	bl	800ac10 <xTimerCreateTimerTask>
 800a078:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a07a:	697b      	ldr	r3, [r7, #20]
 800a07c:	2b01      	cmp	r3, #1
 800a07e:	d11b      	bne.n	800a0b8 <vTaskStartScheduler+0x98>
	__asm volatile
 800a080:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a084:	f383 8811 	msr	BASEPRI, r3
 800a088:	f3bf 8f6f 	isb	sy
 800a08c:	f3bf 8f4f 	dsb	sy
 800a090:	613b      	str	r3, [r7, #16]
}
 800a092:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a094:	4b15      	ldr	r3, [pc, #84]	; (800a0ec <vTaskStartScheduler+0xcc>)
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	3354      	adds	r3, #84	; 0x54
 800a09a:	4a15      	ldr	r2, [pc, #84]	; (800a0f0 <vTaskStartScheduler+0xd0>)
 800a09c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a09e:	4b15      	ldr	r3, [pc, #84]	; (800a0f4 <vTaskStartScheduler+0xd4>)
 800a0a0:	f04f 32ff 	mov.w	r2, #4294967295
 800a0a4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a0a6:	4b14      	ldr	r3, [pc, #80]	; (800a0f8 <vTaskStartScheduler+0xd8>)
 800a0a8:	2201      	movs	r2, #1
 800a0aa:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800a0ac:	4b13      	ldr	r3, [pc, #76]	; (800a0fc <vTaskStartScheduler+0xdc>)
 800a0ae:	2200      	movs	r2, #0
 800a0b0:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a0b2:	f001 f961 	bl	800b378 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a0b6:	e00e      	b.n	800a0d6 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a0b8:	697b      	ldr	r3, [r7, #20]
 800a0ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0be:	d10a      	bne.n	800a0d6 <vTaskStartScheduler+0xb6>
	__asm volatile
 800a0c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0c4:	f383 8811 	msr	BASEPRI, r3
 800a0c8:	f3bf 8f6f 	isb	sy
 800a0cc:	f3bf 8f4f 	dsb	sy
 800a0d0:	60fb      	str	r3, [r7, #12]
}
 800a0d2:	bf00      	nop
 800a0d4:	e7fe      	b.n	800a0d4 <vTaskStartScheduler+0xb4>
}
 800a0d6:	bf00      	nop
 800a0d8:	3718      	adds	r7, #24
 800a0da:	46bd      	mov	sp, r7
 800a0dc:	bd80      	pop	{r7, pc}
 800a0de:	bf00      	nop
 800a0e0:	0800bc88 	.word	0x0800bc88
 800a0e4:	0800a865 	.word	0x0800a865
 800a0e8:	200024c8 	.word	0x200024c8
 800a0ec:	20001fd0 	.word	0x20001fd0
 800a0f0:	200000e8 	.word	0x200000e8
 800a0f4:	200024c4 	.word	0x200024c4
 800a0f8:	200024b0 	.word	0x200024b0
 800a0fc:	200024a8 	.word	0x200024a8

0800a100 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a100:	b480      	push	{r7}
 800a102:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800a104:	4b04      	ldr	r3, [pc, #16]	; (800a118 <vTaskSuspendAll+0x18>)
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	3301      	adds	r3, #1
 800a10a:	4a03      	ldr	r2, [pc, #12]	; (800a118 <vTaskSuspendAll+0x18>)
 800a10c:	6013      	str	r3, [r2, #0]
}
 800a10e:	bf00      	nop
 800a110:	46bd      	mov	sp, r7
 800a112:	bc80      	pop	{r7}
 800a114:	4770      	bx	lr
 800a116:	bf00      	nop
 800a118:	200024cc 	.word	0x200024cc

0800a11c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a11c:	b580      	push	{r7, lr}
 800a11e:	b084      	sub	sp, #16
 800a120:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a122:	2300      	movs	r3, #0
 800a124:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a126:	2300      	movs	r3, #0
 800a128:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a12a:	4b42      	ldr	r3, [pc, #264]	; (800a234 <xTaskResumeAll+0x118>)
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	2b00      	cmp	r3, #0
 800a130:	d10a      	bne.n	800a148 <xTaskResumeAll+0x2c>
	__asm volatile
 800a132:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a136:	f383 8811 	msr	BASEPRI, r3
 800a13a:	f3bf 8f6f 	isb	sy
 800a13e:	f3bf 8f4f 	dsb	sy
 800a142:	603b      	str	r3, [r7, #0]
}
 800a144:	bf00      	nop
 800a146:	e7fe      	b.n	800a146 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a148:	f001 f988 	bl	800b45c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a14c:	4b39      	ldr	r3, [pc, #228]	; (800a234 <xTaskResumeAll+0x118>)
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	3b01      	subs	r3, #1
 800a152:	4a38      	ldr	r2, [pc, #224]	; (800a234 <xTaskResumeAll+0x118>)
 800a154:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a156:	4b37      	ldr	r3, [pc, #220]	; (800a234 <xTaskResumeAll+0x118>)
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d162      	bne.n	800a224 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a15e:	4b36      	ldr	r3, [pc, #216]	; (800a238 <xTaskResumeAll+0x11c>)
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	2b00      	cmp	r3, #0
 800a164:	d05e      	beq.n	800a224 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a166:	e02f      	b.n	800a1c8 <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800a168:	4b34      	ldr	r3, [pc, #208]	; (800a23c <xTaskResumeAll+0x120>)
 800a16a:	68db      	ldr	r3, [r3, #12]
 800a16c:	68db      	ldr	r3, [r3, #12]
 800a16e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a170:	68fb      	ldr	r3, [r7, #12]
 800a172:	3318      	adds	r3, #24
 800a174:	4618      	mov	r0, r3
 800a176:	f7ff f861 	bl	800923c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	3304      	adds	r3, #4
 800a17e:	4618      	mov	r0, r3
 800a180:	f7ff f85c 	bl	800923c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a188:	4b2d      	ldr	r3, [pc, #180]	; (800a240 <xTaskResumeAll+0x124>)
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	429a      	cmp	r2, r3
 800a18e:	d903      	bls.n	800a198 <xTaskResumeAll+0x7c>
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a194:	4a2a      	ldr	r2, [pc, #168]	; (800a240 <xTaskResumeAll+0x124>)
 800a196:	6013      	str	r3, [r2, #0]
 800a198:	68fb      	ldr	r3, [r7, #12]
 800a19a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a19c:	4613      	mov	r3, r2
 800a19e:	009b      	lsls	r3, r3, #2
 800a1a0:	4413      	add	r3, r2
 800a1a2:	009b      	lsls	r3, r3, #2
 800a1a4:	4a27      	ldr	r2, [pc, #156]	; (800a244 <xTaskResumeAll+0x128>)
 800a1a6:	441a      	add	r2, r3
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	3304      	adds	r3, #4
 800a1ac:	4619      	mov	r1, r3
 800a1ae:	4610      	mov	r0, r2
 800a1b0:	f7fe ffe9 	bl	8009186 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a1b8:	4b23      	ldr	r3, [pc, #140]	; (800a248 <xTaskResumeAll+0x12c>)
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a1be:	429a      	cmp	r2, r3
 800a1c0:	d302      	bcc.n	800a1c8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800a1c2:	4b22      	ldr	r3, [pc, #136]	; (800a24c <xTaskResumeAll+0x130>)
 800a1c4:	2201      	movs	r2, #1
 800a1c6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a1c8:	4b1c      	ldr	r3, [pc, #112]	; (800a23c <xTaskResumeAll+0x120>)
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d1cb      	bne.n	800a168 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d001      	beq.n	800a1da <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a1d6:	f000 fbff 	bl	800a9d8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800a1da:	4b1d      	ldr	r3, [pc, #116]	; (800a250 <xTaskResumeAll+0x134>)
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d010      	beq.n	800a208 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a1e6:	f000 f845 	bl	800a274 <xTaskIncrementTick>
 800a1ea:	4603      	mov	r3, r0
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d002      	beq.n	800a1f6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800a1f0:	4b16      	ldr	r3, [pc, #88]	; (800a24c <xTaskResumeAll+0x130>)
 800a1f2:	2201      	movs	r2, #1
 800a1f4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	3b01      	subs	r3, #1
 800a1fa:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d1f1      	bne.n	800a1e6 <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 800a202:	4b13      	ldr	r3, [pc, #76]	; (800a250 <xTaskResumeAll+0x134>)
 800a204:	2200      	movs	r2, #0
 800a206:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a208:	4b10      	ldr	r3, [pc, #64]	; (800a24c <xTaskResumeAll+0x130>)
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d009      	beq.n	800a224 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a210:	2301      	movs	r3, #1
 800a212:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a214:	4b0f      	ldr	r3, [pc, #60]	; (800a254 <xTaskResumeAll+0x138>)
 800a216:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a21a:	601a      	str	r2, [r3, #0]
 800a21c:	f3bf 8f4f 	dsb	sy
 800a220:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a224:	f001 f94a 	bl	800b4bc <vPortExitCritical>

	return xAlreadyYielded;
 800a228:	68bb      	ldr	r3, [r7, #8]
}
 800a22a:	4618      	mov	r0, r3
 800a22c:	3710      	adds	r7, #16
 800a22e:	46bd      	mov	sp, r7
 800a230:	bd80      	pop	{r7, pc}
 800a232:	bf00      	nop
 800a234:	200024cc 	.word	0x200024cc
 800a238:	200024a4 	.word	0x200024a4
 800a23c:	20002464 	.word	0x20002464
 800a240:	200024ac 	.word	0x200024ac
 800a244:	20001fd4 	.word	0x20001fd4
 800a248:	20001fd0 	.word	0x20001fd0
 800a24c:	200024b8 	.word	0x200024b8
 800a250:	200024b4 	.word	0x200024b4
 800a254:	e000ed04 	.word	0xe000ed04

0800a258 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a258:	b480      	push	{r7}
 800a25a:	b083      	sub	sp, #12
 800a25c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a25e:	4b04      	ldr	r3, [pc, #16]	; (800a270 <xTaskGetTickCount+0x18>)
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a264:	687b      	ldr	r3, [r7, #4]
}
 800a266:	4618      	mov	r0, r3
 800a268:	370c      	adds	r7, #12
 800a26a:	46bd      	mov	sp, r7
 800a26c:	bc80      	pop	{r7}
 800a26e:	4770      	bx	lr
 800a270:	200024a8 	.word	0x200024a8

0800a274 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a274:	b580      	push	{r7, lr}
 800a276:	b086      	sub	sp, #24
 800a278:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a27a:	2300      	movs	r3, #0
 800a27c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a27e:	4b51      	ldr	r3, [pc, #324]	; (800a3c4 <xTaskIncrementTick+0x150>)
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	2b00      	cmp	r3, #0
 800a284:	f040 808e 	bne.w	800a3a4 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a288:	4b4f      	ldr	r3, [pc, #316]	; (800a3c8 <xTaskIncrementTick+0x154>)
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	3301      	adds	r3, #1
 800a28e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a290:	4a4d      	ldr	r2, [pc, #308]	; (800a3c8 <xTaskIncrementTick+0x154>)
 800a292:	693b      	ldr	r3, [r7, #16]
 800a294:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a296:	693b      	ldr	r3, [r7, #16]
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d120      	bne.n	800a2de <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800a29c:	4b4b      	ldr	r3, [pc, #300]	; (800a3cc <xTaskIncrementTick+0x158>)
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d00a      	beq.n	800a2bc <xTaskIncrementTick+0x48>
	__asm volatile
 800a2a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2aa:	f383 8811 	msr	BASEPRI, r3
 800a2ae:	f3bf 8f6f 	isb	sy
 800a2b2:	f3bf 8f4f 	dsb	sy
 800a2b6:	603b      	str	r3, [r7, #0]
}
 800a2b8:	bf00      	nop
 800a2ba:	e7fe      	b.n	800a2ba <xTaskIncrementTick+0x46>
 800a2bc:	4b43      	ldr	r3, [pc, #268]	; (800a3cc <xTaskIncrementTick+0x158>)
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	60fb      	str	r3, [r7, #12]
 800a2c2:	4b43      	ldr	r3, [pc, #268]	; (800a3d0 <xTaskIncrementTick+0x15c>)
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	4a41      	ldr	r2, [pc, #260]	; (800a3cc <xTaskIncrementTick+0x158>)
 800a2c8:	6013      	str	r3, [r2, #0]
 800a2ca:	4a41      	ldr	r2, [pc, #260]	; (800a3d0 <xTaskIncrementTick+0x15c>)
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	6013      	str	r3, [r2, #0]
 800a2d0:	4b40      	ldr	r3, [pc, #256]	; (800a3d4 <xTaskIncrementTick+0x160>)
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	3301      	adds	r3, #1
 800a2d6:	4a3f      	ldr	r2, [pc, #252]	; (800a3d4 <xTaskIncrementTick+0x160>)
 800a2d8:	6013      	str	r3, [r2, #0]
 800a2da:	f000 fb7d 	bl	800a9d8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a2de:	4b3e      	ldr	r3, [pc, #248]	; (800a3d8 <xTaskIncrementTick+0x164>)
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	693a      	ldr	r2, [r7, #16]
 800a2e4:	429a      	cmp	r2, r3
 800a2e6:	d34e      	bcc.n	800a386 <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a2e8:	4b38      	ldr	r3, [pc, #224]	; (800a3cc <xTaskIncrementTick+0x158>)
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d101      	bne.n	800a2f6 <xTaskIncrementTick+0x82>
 800a2f2:	2301      	movs	r3, #1
 800a2f4:	e000      	b.n	800a2f8 <xTaskIncrementTick+0x84>
 800a2f6:	2300      	movs	r3, #0
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d004      	beq.n	800a306 <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a2fc:	4b36      	ldr	r3, [pc, #216]	; (800a3d8 <xTaskIncrementTick+0x164>)
 800a2fe:	f04f 32ff 	mov.w	r2, #4294967295
 800a302:	601a      	str	r2, [r3, #0]
					break;
 800a304:	e03f      	b.n	800a386 <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800a306:	4b31      	ldr	r3, [pc, #196]	; (800a3cc <xTaskIncrementTick+0x158>)
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	68db      	ldr	r3, [r3, #12]
 800a30c:	68db      	ldr	r3, [r3, #12]
 800a30e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a310:	68bb      	ldr	r3, [r7, #8]
 800a312:	685b      	ldr	r3, [r3, #4]
 800a314:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a316:	693a      	ldr	r2, [r7, #16]
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	429a      	cmp	r2, r3
 800a31c:	d203      	bcs.n	800a326 <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a31e:	4a2e      	ldr	r2, [pc, #184]	; (800a3d8 <xTaskIncrementTick+0x164>)
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	6013      	str	r3, [r2, #0]
						break;
 800a324:	e02f      	b.n	800a386 <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a326:	68bb      	ldr	r3, [r7, #8]
 800a328:	3304      	adds	r3, #4
 800a32a:	4618      	mov	r0, r3
 800a32c:	f7fe ff86 	bl	800923c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a330:	68bb      	ldr	r3, [r7, #8]
 800a332:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a334:	2b00      	cmp	r3, #0
 800a336:	d004      	beq.n	800a342 <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a338:	68bb      	ldr	r3, [r7, #8]
 800a33a:	3318      	adds	r3, #24
 800a33c:	4618      	mov	r0, r3
 800a33e:	f7fe ff7d 	bl	800923c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a342:	68bb      	ldr	r3, [r7, #8]
 800a344:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a346:	4b25      	ldr	r3, [pc, #148]	; (800a3dc <xTaskIncrementTick+0x168>)
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	429a      	cmp	r2, r3
 800a34c:	d903      	bls.n	800a356 <xTaskIncrementTick+0xe2>
 800a34e:	68bb      	ldr	r3, [r7, #8]
 800a350:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a352:	4a22      	ldr	r2, [pc, #136]	; (800a3dc <xTaskIncrementTick+0x168>)
 800a354:	6013      	str	r3, [r2, #0]
 800a356:	68bb      	ldr	r3, [r7, #8]
 800a358:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a35a:	4613      	mov	r3, r2
 800a35c:	009b      	lsls	r3, r3, #2
 800a35e:	4413      	add	r3, r2
 800a360:	009b      	lsls	r3, r3, #2
 800a362:	4a1f      	ldr	r2, [pc, #124]	; (800a3e0 <xTaskIncrementTick+0x16c>)
 800a364:	441a      	add	r2, r3
 800a366:	68bb      	ldr	r3, [r7, #8]
 800a368:	3304      	adds	r3, #4
 800a36a:	4619      	mov	r1, r3
 800a36c:	4610      	mov	r0, r2
 800a36e:	f7fe ff0a 	bl	8009186 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a372:	68bb      	ldr	r3, [r7, #8]
 800a374:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a376:	4b1b      	ldr	r3, [pc, #108]	; (800a3e4 <xTaskIncrementTick+0x170>)
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a37c:	429a      	cmp	r2, r3
 800a37e:	d3b3      	bcc.n	800a2e8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800a380:	2301      	movs	r3, #1
 800a382:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a384:	e7b0      	b.n	800a2e8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a386:	4b17      	ldr	r3, [pc, #92]	; (800a3e4 <xTaskIncrementTick+0x170>)
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a38c:	4914      	ldr	r1, [pc, #80]	; (800a3e0 <xTaskIncrementTick+0x16c>)
 800a38e:	4613      	mov	r3, r2
 800a390:	009b      	lsls	r3, r3, #2
 800a392:	4413      	add	r3, r2
 800a394:	009b      	lsls	r3, r3, #2
 800a396:	440b      	add	r3, r1
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	2b01      	cmp	r3, #1
 800a39c:	d907      	bls.n	800a3ae <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800a39e:	2301      	movs	r3, #1
 800a3a0:	617b      	str	r3, [r7, #20]
 800a3a2:	e004      	b.n	800a3ae <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800a3a4:	4b10      	ldr	r3, [pc, #64]	; (800a3e8 <xTaskIncrementTick+0x174>)
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	3301      	adds	r3, #1
 800a3aa:	4a0f      	ldr	r2, [pc, #60]	; (800a3e8 <xTaskIncrementTick+0x174>)
 800a3ac:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800a3ae:	4b0f      	ldr	r3, [pc, #60]	; (800a3ec <xTaskIncrementTick+0x178>)
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	d001      	beq.n	800a3ba <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 800a3b6:	2301      	movs	r3, #1
 800a3b8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800a3ba:	697b      	ldr	r3, [r7, #20]
}
 800a3bc:	4618      	mov	r0, r3
 800a3be:	3718      	adds	r7, #24
 800a3c0:	46bd      	mov	sp, r7
 800a3c2:	bd80      	pop	{r7, pc}
 800a3c4:	200024cc 	.word	0x200024cc
 800a3c8:	200024a8 	.word	0x200024a8
 800a3cc:	2000245c 	.word	0x2000245c
 800a3d0:	20002460 	.word	0x20002460
 800a3d4:	200024bc 	.word	0x200024bc
 800a3d8:	200024c4 	.word	0x200024c4
 800a3dc:	200024ac 	.word	0x200024ac
 800a3e0:	20001fd4 	.word	0x20001fd4
 800a3e4:	20001fd0 	.word	0x20001fd0
 800a3e8:	200024b4 	.word	0x200024b4
 800a3ec:	200024b8 	.word	0x200024b8

0800a3f0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a3f0:	b480      	push	{r7}
 800a3f2:	b085      	sub	sp, #20
 800a3f4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a3f6:	4b2a      	ldr	r3, [pc, #168]	; (800a4a0 <vTaskSwitchContext+0xb0>)
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d003      	beq.n	800a406 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a3fe:	4b29      	ldr	r3, [pc, #164]	; (800a4a4 <vTaskSwitchContext+0xb4>)
 800a400:	2201      	movs	r2, #1
 800a402:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a404:	e046      	b.n	800a494 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800a406:	4b27      	ldr	r3, [pc, #156]	; (800a4a4 <vTaskSwitchContext+0xb4>)
 800a408:	2200      	movs	r2, #0
 800a40a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800a40c:	4b26      	ldr	r3, [pc, #152]	; (800a4a8 <vTaskSwitchContext+0xb8>)
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	60fb      	str	r3, [r7, #12]
 800a412:	e010      	b.n	800a436 <vTaskSwitchContext+0x46>
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	2b00      	cmp	r3, #0
 800a418:	d10a      	bne.n	800a430 <vTaskSwitchContext+0x40>
	__asm volatile
 800a41a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a41e:	f383 8811 	msr	BASEPRI, r3
 800a422:	f3bf 8f6f 	isb	sy
 800a426:	f3bf 8f4f 	dsb	sy
 800a42a:	607b      	str	r3, [r7, #4]
}
 800a42c:	bf00      	nop
 800a42e:	e7fe      	b.n	800a42e <vTaskSwitchContext+0x3e>
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	3b01      	subs	r3, #1
 800a434:	60fb      	str	r3, [r7, #12]
 800a436:	491d      	ldr	r1, [pc, #116]	; (800a4ac <vTaskSwitchContext+0xbc>)
 800a438:	68fa      	ldr	r2, [r7, #12]
 800a43a:	4613      	mov	r3, r2
 800a43c:	009b      	lsls	r3, r3, #2
 800a43e:	4413      	add	r3, r2
 800a440:	009b      	lsls	r3, r3, #2
 800a442:	440b      	add	r3, r1
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	2b00      	cmp	r3, #0
 800a448:	d0e4      	beq.n	800a414 <vTaskSwitchContext+0x24>
 800a44a:	68fa      	ldr	r2, [r7, #12]
 800a44c:	4613      	mov	r3, r2
 800a44e:	009b      	lsls	r3, r3, #2
 800a450:	4413      	add	r3, r2
 800a452:	009b      	lsls	r3, r3, #2
 800a454:	4a15      	ldr	r2, [pc, #84]	; (800a4ac <vTaskSwitchContext+0xbc>)
 800a456:	4413      	add	r3, r2
 800a458:	60bb      	str	r3, [r7, #8]
 800a45a:	68bb      	ldr	r3, [r7, #8]
 800a45c:	685b      	ldr	r3, [r3, #4]
 800a45e:	685a      	ldr	r2, [r3, #4]
 800a460:	68bb      	ldr	r3, [r7, #8]
 800a462:	605a      	str	r2, [r3, #4]
 800a464:	68bb      	ldr	r3, [r7, #8]
 800a466:	685a      	ldr	r2, [r3, #4]
 800a468:	68bb      	ldr	r3, [r7, #8]
 800a46a:	3308      	adds	r3, #8
 800a46c:	429a      	cmp	r2, r3
 800a46e:	d104      	bne.n	800a47a <vTaskSwitchContext+0x8a>
 800a470:	68bb      	ldr	r3, [r7, #8]
 800a472:	685b      	ldr	r3, [r3, #4]
 800a474:	685a      	ldr	r2, [r3, #4]
 800a476:	68bb      	ldr	r3, [r7, #8]
 800a478:	605a      	str	r2, [r3, #4]
 800a47a:	68bb      	ldr	r3, [r7, #8]
 800a47c:	685b      	ldr	r3, [r3, #4]
 800a47e:	68db      	ldr	r3, [r3, #12]
 800a480:	4a0b      	ldr	r2, [pc, #44]	; (800a4b0 <vTaskSwitchContext+0xc0>)
 800a482:	6013      	str	r3, [r2, #0]
 800a484:	4a08      	ldr	r2, [pc, #32]	; (800a4a8 <vTaskSwitchContext+0xb8>)
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a48a:	4b09      	ldr	r3, [pc, #36]	; (800a4b0 <vTaskSwitchContext+0xc0>)
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	3354      	adds	r3, #84	; 0x54
 800a490:	4a08      	ldr	r2, [pc, #32]	; (800a4b4 <vTaskSwitchContext+0xc4>)
 800a492:	6013      	str	r3, [r2, #0]
}
 800a494:	bf00      	nop
 800a496:	3714      	adds	r7, #20
 800a498:	46bd      	mov	sp, r7
 800a49a:	bc80      	pop	{r7}
 800a49c:	4770      	bx	lr
 800a49e:	bf00      	nop
 800a4a0:	200024cc 	.word	0x200024cc
 800a4a4:	200024b8 	.word	0x200024b8
 800a4a8:	200024ac 	.word	0x200024ac
 800a4ac:	20001fd4 	.word	0x20001fd4
 800a4b0:	20001fd0 	.word	0x20001fd0
 800a4b4:	200000e8 	.word	0x200000e8

0800a4b8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a4b8:	b580      	push	{r7, lr}
 800a4ba:	b084      	sub	sp, #16
 800a4bc:	af00      	add	r7, sp, #0
 800a4be:	6078      	str	r0, [r7, #4]
 800a4c0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d10a      	bne.n	800a4de <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800a4c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4cc:	f383 8811 	msr	BASEPRI, r3
 800a4d0:	f3bf 8f6f 	isb	sy
 800a4d4:	f3bf 8f4f 	dsb	sy
 800a4d8:	60fb      	str	r3, [r7, #12]
}
 800a4da:	bf00      	nop
 800a4dc:	e7fe      	b.n	800a4dc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a4de:	4b07      	ldr	r3, [pc, #28]	; (800a4fc <vTaskPlaceOnEventList+0x44>)
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	3318      	adds	r3, #24
 800a4e4:	4619      	mov	r1, r3
 800a4e6:	6878      	ldr	r0, [r7, #4]
 800a4e8:	f7fe fe70 	bl	80091cc <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a4ec:	2101      	movs	r1, #1
 800a4ee:	6838      	ldr	r0, [r7, #0]
 800a4f0:	f000 fb3a 	bl	800ab68 <prvAddCurrentTaskToDelayedList>
}
 800a4f4:	bf00      	nop
 800a4f6:	3710      	adds	r7, #16
 800a4f8:	46bd      	mov	sp, r7
 800a4fa:	bd80      	pop	{r7, pc}
 800a4fc:	20001fd0 	.word	0x20001fd0

0800a500 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 800a500:	b580      	push	{r7, lr}
 800a502:	b086      	sub	sp, #24
 800a504:	af00      	add	r7, sp, #0
 800a506:	60f8      	str	r0, [r7, #12]
 800a508:	60b9      	str	r1, [r7, #8]
 800a50a:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d10a      	bne.n	800a528 <vTaskPlaceOnUnorderedEventList+0x28>
	__asm volatile
 800a512:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a516:	f383 8811 	msr	BASEPRI, r3
 800a51a:	f3bf 8f6f 	isb	sy
 800a51e:	f3bf 8f4f 	dsb	sy
 800a522:	617b      	str	r3, [r7, #20]
}
 800a524:	bf00      	nop
 800a526:	e7fe      	b.n	800a526 <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 800a528:	4b11      	ldr	r3, [pc, #68]	; (800a570 <vTaskPlaceOnUnorderedEventList+0x70>)
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d10a      	bne.n	800a546 <vTaskPlaceOnUnorderedEventList+0x46>
	__asm volatile
 800a530:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a534:	f383 8811 	msr	BASEPRI, r3
 800a538:	f3bf 8f6f 	isb	sy
 800a53c:	f3bf 8f4f 	dsb	sy
 800a540:	613b      	str	r3, [r7, #16]
}
 800a542:	bf00      	nop
 800a544:	e7fe      	b.n	800a544 <vTaskPlaceOnUnorderedEventList+0x44>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 800a546:	4b0b      	ldr	r3, [pc, #44]	; (800a574 <vTaskPlaceOnUnorderedEventList+0x74>)
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	68ba      	ldr	r2, [r7, #8]
 800a54c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800a550:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a552:	4b08      	ldr	r3, [pc, #32]	; (800a574 <vTaskPlaceOnUnorderedEventList+0x74>)
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	3318      	adds	r3, #24
 800a558:	4619      	mov	r1, r3
 800a55a:	68f8      	ldr	r0, [r7, #12]
 800a55c:	f7fe fe13 	bl	8009186 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a560:	2101      	movs	r1, #1
 800a562:	6878      	ldr	r0, [r7, #4]
 800a564:	f000 fb00 	bl	800ab68 <prvAddCurrentTaskToDelayedList>
}
 800a568:	bf00      	nop
 800a56a:	3718      	adds	r7, #24
 800a56c:	46bd      	mov	sp, r7
 800a56e:	bd80      	pop	{r7, pc}
 800a570:	200024cc 	.word	0x200024cc
 800a574:	20001fd0 	.word	0x20001fd0

0800a578 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a578:	b580      	push	{r7, lr}
 800a57a:	b086      	sub	sp, #24
 800a57c:	af00      	add	r7, sp, #0
 800a57e:	60f8      	str	r0, [r7, #12]
 800a580:	60b9      	str	r1, [r7, #8]
 800a582:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	2b00      	cmp	r3, #0
 800a588:	d10a      	bne.n	800a5a0 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800a58a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a58e:	f383 8811 	msr	BASEPRI, r3
 800a592:	f3bf 8f6f 	isb	sy
 800a596:	f3bf 8f4f 	dsb	sy
 800a59a:	617b      	str	r3, [r7, #20]
}
 800a59c:	bf00      	nop
 800a59e:	e7fe      	b.n	800a59e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a5a0:	4b0a      	ldr	r3, [pc, #40]	; (800a5cc <vTaskPlaceOnEventListRestricted+0x54>)
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	3318      	adds	r3, #24
 800a5a6:	4619      	mov	r1, r3
 800a5a8:	68f8      	ldr	r0, [r7, #12]
 800a5aa:	f7fe fdec 	bl	8009186 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d002      	beq.n	800a5ba <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800a5b4:	f04f 33ff 	mov.w	r3, #4294967295
 800a5b8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800a5ba:	6879      	ldr	r1, [r7, #4]
 800a5bc:	68b8      	ldr	r0, [r7, #8]
 800a5be:	f000 fad3 	bl	800ab68 <prvAddCurrentTaskToDelayedList>
	}
 800a5c2:	bf00      	nop
 800a5c4:	3718      	adds	r7, #24
 800a5c6:	46bd      	mov	sp, r7
 800a5c8:	bd80      	pop	{r7, pc}
 800a5ca:	bf00      	nop
 800a5cc:	20001fd0 	.word	0x20001fd0

0800a5d0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a5d0:	b580      	push	{r7, lr}
 800a5d2:	b086      	sub	sp, #24
 800a5d4:	af00      	add	r7, sp, #0
 800a5d6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	68db      	ldr	r3, [r3, #12]
 800a5dc:	68db      	ldr	r3, [r3, #12]
 800a5de:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a5e0:	693b      	ldr	r3, [r7, #16]
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d10a      	bne.n	800a5fc <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800a5e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5ea:	f383 8811 	msr	BASEPRI, r3
 800a5ee:	f3bf 8f6f 	isb	sy
 800a5f2:	f3bf 8f4f 	dsb	sy
 800a5f6:	60fb      	str	r3, [r7, #12]
}
 800a5f8:	bf00      	nop
 800a5fa:	e7fe      	b.n	800a5fa <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a5fc:	693b      	ldr	r3, [r7, #16]
 800a5fe:	3318      	adds	r3, #24
 800a600:	4618      	mov	r0, r3
 800a602:	f7fe fe1b 	bl	800923c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a606:	4b1e      	ldr	r3, [pc, #120]	; (800a680 <xTaskRemoveFromEventList+0xb0>)
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d11d      	bne.n	800a64a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a60e:	693b      	ldr	r3, [r7, #16]
 800a610:	3304      	adds	r3, #4
 800a612:	4618      	mov	r0, r3
 800a614:	f7fe fe12 	bl	800923c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a618:	693b      	ldr	r3, [r7, #16]
 800a61a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a61c:	4b19      	ldr	r3, [pc, #100]	; (800a684 <xTaskRemoveFromEventList+0xb4>)
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	429a      	cmp	r2, r3
 800a622:	d903      	bls.n	800a62c <xTaskRemoveFromEventList+0x5c>
 800a624:	693b      	ldr	r3, [r7, #16]
 800a626:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a628:	4a16      	ldr	r2, [pc, #88]	; (800a684 <xTaskRemoveFromEventList+0xb4>)
 800a62a:	6013      	str	r3, [r2, #0]
 800a62c:	693b      	ldr	r3, [r7, #16]
 800a62e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a630:	4613      	mov	r3, r2
 800a632:	009b      	lsls	r3, r3, #2
 800a634:	4413      	add	r3, r2
 800a636:	009b      	lsls	r3, r3, #2
 800a638:	4a13      	ldr	r2, [pc, #76]	; (800a688 <xTaskRemoveFromEventList+0xb8>)
 800a63a:	441a      	add	r2, r3
 800a63c:	693b      	ldr	r3, [r7, #16]
 800a63e:	3304      	adds	r3, #4
 800a640:	4619      	mov	r1, r3
 800a642:	4610      	mov	r0, r2
 800a644:	f7fe fd9f 	bl	8009186 <vListInsertEnd>
 800a648:	e005      	b.n	800a656 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a64a:	693b      	ldr	r3, [r7, #16]
 800a64c:	3318      	adds	r3, #24
 800a64e:	4619      	mov	r1, r3
 800a650:	480e      	ldr	r0, [pc, #56]	; (800a68c <xTaskRemoveFromEventList+0xbc>)
 800a652:	f7fe fd98 	bl	8009186 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a656:	693b      	ldr	r3, [r7, #16]
 800a658:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a65a:	4b0d      	ldr	r3, [pc, #52]	; (800a690 <xTaskRemoveFromEventList+0xc0>)
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a660:	429a      	cmp	r2, r3
 800a662:	d905      	bls.n	800a670 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a664:	2301      	movs	r3, #1
 800a666:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a668:	4b0a      	ldr	r3, [pc, #40]	; (800a694 <xTaskRemoveFromEventList+0xc4>)
 800a66a:	2201      	movs	r2, #1
 800a66c:	601a      	str	r2, [r3, #0]
 800a66e:	e001      	b.n	800a674 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800a670:	2300      	movs	r3, #0
 800a672:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800a674:	697b      	ldr	r3, [r7, #20]
}
 800a676:	4618      	mov	r0, r3
 800a678:	3718      	adds	r7, #24
 800a67a:	46bd      	mov	sp, r7
 800a67c:	bd80      	pop	{r7, pc}
 800a67e:	bf00      	nop
 800a680:	200024cc 	.word	0x200024cc
 800a684:	200024ac 	.word	0x200024ac
 800a688:	20001fd4 	.word	0x20001fd4
 800a68c:	20002464 	.word	0x20002464
 800a690:	20001fd0 	.word	0x20001fd0
 800a694:	200024b8 	.word	0x200024b8

0800a698 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 800a698:	b580      	push	{r7, lr}
 800a69a:	b086      	sub	sp, #24
 800a69c:	af00      	add	r7, sp, #0
 800a69e:	6078      	str	r0, [r7, #4]
 800a6a0:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 800a6a2:	4b29      	ldr	r3, [pc, #164]	; (800a748 <vTaskRemoveFromUnorderedEventList+0xb0>)
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	d10a      	bne.n	800a6c0 <vTaskRemoveFromUnorderedEventList+0x28>
	__asm volatile
 800a6aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6ae:	f383 8811 	msr	BASEPRI, r3
 800a6b2:	f3bf 8f6f 	isb	sy
 800a6b6:	f3bf 8f4f 	dsb	sy
 800a6ba:	613b      	str	r3, [r7, #16]
}
 800a6bc:	bf00      	nop
 800a6be:	e7fe      	b.n	800a6be <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 800a6c0:	683b      	ldr	r3, [r7, #0]
 800a6c2:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = ( TCB_t * ) listGET_LIST_ITEM_OWNER( pxEventListItem );
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	68db      	ldr	r3, [r3, #12]
 800a6ce:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 800a6d0:	697b      	ldr	r3, [r7, #20]
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	d10a      	bne.n	800a6ec <vTaskRemoveFromUnorderedEventList+0x54>
	__asm volatile
 800a6d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6da:	f383 8811 	msr	BASEPRI, r3
 800a6de:	f3bf 8f6f 	isb	sy
 800a6e2:	f3bf 8f4f 	dsb	sy
 800a6e6:	60fb      	str	r3, [r7, #12]
}
 800a6e8:	bf00      	nop
 800a6ea:	e7fe      	b.n	800a6ea <vTaskRemoveFromUnorderedEventList+0x52>
	( void ) uxListRemove( pxEventListItem );
 800a6ec:	6878      	ldr	r0, [r7, #4]
 800a6ee:	f7fe fda5 	bl	800923c <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a6f2:	697b      	ldr	r3, [r7, #20]
 800a6f4:	3304      	adds	r3, #4
 800a6f6:	4618      	mov	r0, r3
 800a6f8:	f7fe fda0 	bl	800923c <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 800a6fc:	697b      	ldr	r3, [r7, #20]
 800a6fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a700:	4b12      	ldr	r3, [pc, #72]	; (800a74c <vTaskRemoveFromUnorderedEventList+0xb4>)
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	429a      	cmp	r2, r3
 800a706:	d903      	bls.n	800a710 <vTaskRemoveFromUnorderedEventList+0x78>
 800a708:	697b      	ldr	r3, [r7, #20]
 800a70a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a70c:	4a0f      	ldr	r2, [pc, #60]	; (800a74c <vTaskRemoveFromUnorderedEventList+0xb4>)
 800a70e:	6013      	str	r3, [r2, #0]
 800a710:	697b      	ldr	r3, [r7, #20]
 800a712:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a714:	4613      	mov	r3, r2
 800a716:	009b      	lsls	r3, r3, #2
 800a718:	4413      	add	r3, r2
 800a71a:	009b      	lsls	r3, r3, #2
 800a71c:	4a0c      	ldr	r2, [pc, #48]	; (800a750 <vTaskRemoveFromUnorderedEventList+0xb8>)
 800a71e:	441a      	add	r2, r3
 800a720:	697b      	ldr	r3, [r7, #20]
 800a722:	3304      	adds	r3, #4
 800a724:	4619      	mov	r1, r3
 800a726:	4610      	mov	r0, r2
 800a728:	f7fe fd2d 	bl	8009186 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a72c:	697b      	ldr	r3, [r7, #20]
 800a72e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a730:	4b08      	ldr	r3, [pc, #32]	; (800a754 <vTaskRemoveFromUnorderedEventList+0xbc>)
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a736:	429a      	cmp	r2, r3
 800a738:	d902      	bls.n	800a740 <vTaskRemoveFromUnorderedEventList+0xa8>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 800a73a:	4b07      	ldr	r3, [pc, #28]	; (800a758 <vTaskRemoveFromUnorderedEventList+0xc0>)
 800a73c:	2201      	movs	r2, #1
 800a73e:	601a      	str	r2, [r3, #0]
	}
}
 800a740:	bf00      	nop
 800a742:	3718      	adds	r7, #24
 800a744:	46bd      	mov	sp, r7
 800a746:	bd80      	pop	{r7, pc}
 800a748:	200024cc 	.word	0x200024cc
 800a74c:	200024ac 	.word	0x200024ac
 800a750:	20001fd4 	.word	0x20001fd4
 800a754:	20001fd0 	.word	0x20001fd0
 800a758:	200024b8 	.word	0x200024b8

0800a75c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a75c:	b480      	push	{r7}
 800a75e:	b083      	sub	sp, #12
 800a760:	af00      	add	r7, sp, #0
 800a762:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a764:	4b06      	ldr	r3, [pc, #24]	; (800a780 <vTaskInternalSetTimeOutState+0x24>)
 800a766:	681a      	ldr	r2, [r3, #0]
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a76c:	4b05      	ldr	r3, [pc, #20]	; (800a784 <vTaskInternalSetTimeOutState+0x28>)
 800a76e:	681a      	ldr	r2, [r3, #0]
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	605a      	str	r2, [r3, #4]
}
 800a774:	bf00      	nop
 800a776:	370c      	adds	r7, #12
 800a778:	46bd      	mov	sp, r7
 800a77a:	bc80      	pop	{r7}
 800a77c:	4770      	bx	lr
 800a77e:	bf00      	nop
 800a780:	200024bc 	.word	0x200024bc
 800a784:	200024a8 	.word	0x200024a8

0800a788 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a788:	b580      	push	{r7, lr}
 800a78a:	b088      	sub	sp, #32
 800a78c:	af00      	add	r7, sp, #0
 800a78e:	6078      	str	r0, [r7, #4]
 800a790:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	2b00      	cmp	r3, #0
 800a796:	d10a      	bne.n	800a7ae <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800a798:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a79c:	f383 8811 	msr	BASEPRI, r3
 800a7a0:	f3bf 8f6f 	isb	sy
 800a7a4:	f3bf 8f4f 	dsb	sy
 800a7a8:	613b      	str	r3, [r7, #16]
}
 800a7aa:	bf00      	nop
 800a7ac:	e7fe      	b.n	800a7ac <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800a7ae:	683b      	ldr	r3, [r7, #0]
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	d10a      	bne.n	800a7ca <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800a7b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7b8:	f383 8811 	msr	BASEPRI, r3
 800a7bc:	f3bf 8f6f 	isb	sy
 800a7c0:	f3bf 8f4f 	dsb	sy
 800a7c4:	60fb      	str	r3, [r7, #12]
}
 800a7c6:	bf00      	nop
 800a7c8:	e7fe      	b.n	800a7c8 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800a7ca:	f000 fe47 	bl	800b45c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a7ce:	4b1d      	ldr	r3, [pc, #116]	; (800a844 <xTaskCheckForTimeOut+0xbc>)
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	685b      	ldr	r3, [r3, #4]
 800a7d8:	69ba      	ldr	r2, [r7, #24]
 800a7da:	1ad3      	subs	r3, r2, r3
 800a7dc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a7de:	683b      	ldr	r3, [r7, #0]
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a7e6:	d102      	bne.n	800a7ee <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a7e8:	2300      	movs	r3, #0
 800a7ea:	61fb      	str	r3, [r7, #28]
 800a7ec:	e023      	b.n	800a836 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	681a      	ldr	r2, [r3, #0]
 800a7f2:	4b15      	ldr	r3, [pc, #84]	; (800a848 <xTaskCheckForTimeOut+0xc0>)
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	429a      	cmp	r2, r3
 800a7f8:	d007      	beq.n	800a80a <xTaskCheckForTimeOut+0x82>
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	685b      	ldr	r3, [r3, #4]
 800a7fe:	69ba      	ldr	r2, [r7, #24]
 800a800:	429a      	cmp	r2, r3
 800a802:	d302      	bcc.n	800a80a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a804:	2301      	movs	r3, #1
 800a806:	61fb      	str	r3, [r7, #28]
 800a808:	e015      	b.n	800a836 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a80a:	683b      	ldr	r3, [r7, #0]
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	697a      	ldr	r2, [r7, #20]
 800a810:	429a      	cmp	r2, r3
 800a812:	d20b      	bcs.n	800a82c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a814:	683b      	ldr	r3, [r7, #0]
 800a816:	681a      	ldr	r2, [r3, #0]
 800a818:	697b      	ldr	r3, [r7, #20]
 800a81a:	1ad2      	subs	r2, r2, r3
 800a81c:	683b      	ldr	r3, [r7, #0]
 800a81e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a820:	6878      	ldr	r0, [r7, #4]
 800a822:	f7ff ff9b 	bl	800a75c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a826:	2300      	movs	r3, #0
 800a828:	61fb      	str	r3, [r7, #28]
 800a82a:	e004      	b.n	800a836 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800a82c:	683b      	ldr	r3, [r7, #0]
 800a82e:	2200      	movs	r2, #0
 800a830:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a832:	2301      	movs	r3, #1
 800a834:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a836:	f000 fe41 	bl	800b4bc <vPortExitCritical>

	return xReturn;
 800a83a:	69fb      	ldr	r3, [r7, #28]
}
 800a83c:	4618      	mov	r0, r3
 800a83e:	3720      	adds	r7, #32
 800a840:	46bd      	mov	sp, r7
 800a842:	bd80      	pop	{r7, pc}
 800a844:	200024a8 	.word	0x200024a8
 800a848:	200024bc 	.word	0x200024bc

0800a84c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a84c:	b480      	push	{r7}
 800a84e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a850:	4b03      	ldr	r3, [pc, #12]	; (800a860 <vTaskMissedYield+0x14>)
 800a852:	2201      	movs	r2, #1
 800a854:	601a      	str	r2, [r3, #0]
}
 800a856:	bf00      	nop
 800a858:	46bd      	mov	sp, r7
 800a85a:	bc80      	pop	{r7}
 800a85c:	4770      	bx	lr
 800a85e:	bf00      	nop
 800a860:	200024b8 	.word	0x200024b8

0800a864 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a864:	b580      	push	{r7, lr}
 800a866:	b082      	sub	sp, #8
 800a868:	af00      	add	r7, sp, #0
 800a86a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a86c:	f000 f852 	bl	800a914 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a870:	4b06      	ldr	r3, [pc, #24]	; (800a88c <prvIdleTask+0x28>)
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	2b01      	cmp	r3, #1
 800a876:	d9f9      	bls.n	800a86c <prvIdleTask+0x8>
			{
				taskYIELD();
 800a878:	4b05      	ldr	r3, [pc, #20]	; (800a890 <prvIdleTask+0x2c>)
 800a87a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a87e:	601a      	str	r2, [r3, #0]
 800a880:	f3bf 8f4f 	dsb	sy
 800a884:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a888:	e7f0      	b.n	800a86c <prvIdleTask+0x8>
 800a88a:	bf00      	nop
 800a88c:	20001fd4 	.word	0x20001fd4
 800a890:	e000ed04 	.word	0xe000ed04

0800a894 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a894:	b580      	push	{r7, lr}
 800a896:	b082      	sub	sp, #8
 800a898:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a89a:	2300      	movs	r3, #0
 800a89c:	607b      	str	r3, [r7, #4]
 800a89e:	e00c      	b.n	800a8ba <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a8a0:	687a      	ldr	r2, [r7, #4]
 800a8a2:	4613      	mov	r3, r2
 800a8a4:	009b      	lsls	r3, r3, #2
 800a8a6:	4413      	add	r3, r2
 800a8a8:	009b      	lsls	r3, r3, #2
 800a8aa:	4a12      	ldr	r2, [pc, #72]	; (800a8f4 <prvInitialiseTaskLists+0x60>)
 800a8ac:	4413      	add	r3, r2
 800a8ae:	4618      	mov	r0, r3
 800a8b0:	f7fe fc3e 	bl	8009130 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	3301      	adds	r3, #1
 800a8b8:	607b      	str	r3, [r7, #4]
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	2b37      	cmp	r3, #55	; 0x37
 800a8be:	d9ef      	bls.n	800a8a0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a8c0:	480d      	ldr	r0, [pc, #52]	; (800a8f8 <prvInitialiseTaskLists+0x64>)
 800a8c2:	f7fe fc35 	bl	8009130 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a8c6:	480d      	ldr	r0, [pc, #52]	; (800a8fc <prvInitialiseTaskLists+0x68>)
 800a8c8:	f7fe fc32 	bl	8009130 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a8cc:	480c      	ldr	r0, [pc, #48]	; (800a900 <prvInitialiseTaskLists+0x6c>)
 800a8ce:	f7fe fc2f 	bl	8009130 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a8d2:	480c      	ldr	r0, [pc, #48]	; (800a904 <prvInitialiseTaskLists+0x70>)
 800a8d4:	f7fe fc2c 	bl	8009130 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a8d8:	480b      	ldr	r0, [pc, #44]	; (800a908 <prvInitialiseTaskLists+0x74>)
 800a8da:	f7fe fc29 	bl	8009130 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a8de:	4b0b      	ldr	r3, [pc, #44]	; (800a90c <prvInitialiseTaskLists+0x78>)
 800a8e0:	4a05      	ldr	r2, [pc, #20]	; (800a8f8 <prvInitialiseTaskLists+0x64>)
 800a8e2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a8e4:	4b0a      	ldr	r3, [pc, #40]	; (800a910 <prvInitialiseTaskLists+0x7c>)
 800a8e6:	4a05      	ldr	r2, [pc, #20]	; (800a8fc <prvInitialiseTaskLists+0x68>)
 800a8e8:	601a      	str	r2, [r3, #0]
}
 800a8ea:	bf00      	nop
 800a8ec:	3708      	adds	r7, #8
 800a8ee:	46bd      	mov	sp, r7
 800a8f0:	bd80      	pop	{r7, pc}
 800a8f2:	bf00      	nop
 800a8f4:	20001fd4 	.word	0x20001fd4
 800a8f8:	20002434 	.word	0x20002434
 800a8fc:	20002448 	.word	0x20002448
 800a900:	20002464 	.word	0x20002464
 800a904:	20002478 	.word	0x20002478
 800a908:	20002490 	.word	0x20002490
 800a90c:	2000245c 	.word	0x2000245c
 800a910:	20002460 	.word	0x20002460

0800a914 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a914:	b580      	push	{r7, lr}
 800a916:	b082      	sub	sp, #8
 800a918:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a91a:	e019      	b.n	800a950 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a91c:	f000 fd9e 	bl	800b45c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800a920:	4b10      	ldr	r3, [pc, #64]	; (800a964 <prvCheckTasksWaitingTermination+0x50>)
 800a922:	68db      	ldr	r3, [r3, #12]
 800a924:	68db      	ldr	r3, [r3, #12]
 800a926:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	3304      	adds	r3, #4
 800a92c:	4618      	mov	r0, r3
 800a92e:	f7fe fc85 	bl	800923c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a932:	4b0d      	ldr	r3, [pc, #52]	; (800a968 <prvCheckTasksWaitingTermination+0x54>)
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	3b01      	subs	r3, #1
 800a938:	4a0b      	ldr	r2, [pc, #44]	; (800a968 <prvCheckTasksWaitingTermination+0x54>)
 800a93a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a93c:	4b0b      	ldr	r3, [pc, #44]	; (800a96c <prvCheckTasksWaitingTermination+0x58>)
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	3b01      	subs	r3, #1
 800a942:	4a0a      	ldr	r2, [pc, #40]	; (800a96c <prvCheckTasksWaitingTermination+0x58>)
 800a944:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a946:	f000 fdb9 	bl	800b4bc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a94a:	6878      	ldr	r0, [r7, #4]
 800a94c:	f000 f810 	bl	800a970 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a950:	4b06      	ldr	r3, [pc, #24]	; (800a96c <prvCheckTasksWaitingTermination+0x58>)
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	2b00      	cmp	r3, #0
 800a956:	d1e1      	bne.n	800a91c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a958:	bf00      	nop
 800a95a:	bf00      	nop
 800a95c:	3708      	adds	r7, #8
 800a95e:	46bd      	mov	sp, r7
 800a960:	bd80      	pop	{r7, pc}
 800a962:	bf00      	nop
 800a964:	20002478 	.word	0x20002478
 800a968:	200024a4 	.word	0x200024a4
 800a96c:	2000248c 	.word	0x2000248c

0800a970 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a970:	b580      	push	{r7, lr}
 800a972:	b084      	sub	sp, #16
 800a974:	af00      	add	r7, sp, #0
 800a976:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	3354      	adds	r3, #84	; 0x54
 800a97c:	4618      	mov	r0, r3
 800a97e:	f001 f84d 	bl	800ba1c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d108      	bne.n	800a99e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a990:	4618      	mov	r0, r3
 800a992:	f000 ff27 	bl	800b7e4 <vPortFree>
				vPortFree( pxTCB );
 800a996:	6878      	ldr	r0, [r7, #4]
 800a998:	f000 ff24 	bl	800b7e4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a99c:	e018      	b.n	800a9d0 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800a9a4:	2b01      	cmp	r3, #1
 800a9a6:	d103      	bne.n	800a9b0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800a9a8:	6878      	ldr	r0, [r7, #4]
 800a9aa:	f000 ff1b 	bl	800b7e4 <vPortFree>
	}
 800a9ae:	e00f      	b.n	800a9d0 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800a9b6:	2b02      	cmp	r3, #2
 800a9b8:	d00a      	beq.n	800a9d0 <prvDeleteTCB+0x60>
	__asm volatile
 800a9ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9be:	f383 8811 	msr	BASEPRI, r3
 800a9c2:	f3bf 8f6f 	isb	sy
 800a9c6:	f3bf 8f4f 	dsb	sy
 800a9ca:	60fb      	str	r3, [r7, #12]
}
 800a9cc:	bf00      	nop
 800a9ce:	e7fe      	b.n	800a9ce <prvDeleteTCB+0x5e>
	}
 800a9d0:	bf00      	nop
 800a9d2:	3710      	adds	r7, #16
 800a9d4:	46bd      	mov	sp, r7
 800a9d6:	bd80      	pop	{r7, pc}

0800a9d8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a9d8:	b480      	push	{r7}
 800a9da:	b083      	sub	sp, #12
 800a9dc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a9de:	4b0e      	ldr	r3, [pc, #56]	; (800aa18 <prvResetNextTaskUnblockTime+0x40>)
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	d101      	bne.n	800a9ec <prvResetNextTaskUnblockTime+0x14>
 800a9e8:	2301      	movs	r3, #1
 800a9ea:	e000      	b.n	800a9ee <prvResetNextTaskUnblockTime+0x16>
 800a9ec:	2300      	movs	r3, #0
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d004      	beq.n	800a9fc <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a9f2:	4b0a      	ldr	r3, [pc, #40]	; (800aa1c <prvResetNextTaskUnblockTime+0x44>)
 800a9f4:	f04f 32ff 	mov.w	r2, #4294967295
 800a9f8:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a9fa:	e008      	b.n	800aa0e <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800a9fc:	4b06      	ldr	r3, [pc, #24]	; (800aa18 <prvResetNextTaskUnblockTime+0x40>)
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	68db      	ldr	r3, [r3, #12]
 800aa02:	68db      	ldr	r3, [r3, #12]
 800aa04:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	685b      	ldr	r3, [r3, #4]
 800aa0a:	4a04      	ldr	r2, [pc, #16]	; (800aa1c <prvResetNextTaskUnblockTime+0x44>)
 800aa0c:	6013      	str	r3, [r2, #0]
}
 800aa0e:	bf00      	nop
 800aa10:	370c      	adds	r7, #12
 800aa12:	46bd      	mov	sp, r7
 800aa14:	bc80      	pop	{r7}
 800aa16:	4770      	bx	lr
 800aa18:	2000245c 	.word	0x2000245c
 800aa1c:	200024c4 	.word	0x200024c4

0800aa20 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800aa20:	b480      	push	{r7}
 800aa22:	b083      	sub	sp, #12
 800aa24:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800aa26:	4b0b      	ldr	r3, [pc, #44]	; (800aa54 <xTaskGetSchedulerState+0x34>)
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d102      	bne.n	800aa34 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800aa2e:	2301      	movs	r3, #1
 800aa30:	607b      	str	r3, [r7, #4]
 800aa32:	e008      	b.n	800aa46 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800aa34:	4b08      	ldr	r3, [pc, #32]	; (800aa58 <xTaskGetSchedulerState+0x38>)
 800aa36:	681b      	ldr	r3, [r3, #0]
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d102      	bne.n	800aa42 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800aa3c:	2302      	movs	r3, #2
 800aa3e:	607b      	str	r3, [r7, #4]
 800aa40:	e001      	b.n	800aa46 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800aa42:	2300      	movs	r3, #0
 800aa44:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800aa46:	687b      	ldr	r3, [r7, #4]
	}
 800aa48:	4618      	mov	r0, r3
 800aa4a:	370c      	adds	r7, #12
 800aa4c:	46bd      	mov	sp, r7
 800aa4e:	bc80      	pop	{r7}
 800aa50:	4770      	bx	lr
 800aa52:	bf00      	nop
 800aa54:	200024b0 	.word	0x200024b0
 800aa58:	200024cc 	.word	0x200024cc

0800aa5c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800aa5c:	b580      	push	{r7, lr}
 800aa5e:	b086      	sub	sp, #24
 800aa60:	af00      	add	r7, sp, #0
 800aa62:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800aa68:	2300      	movs	r3, #0
 800aa6a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	d056      	beq.n	800ab20 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800aa72:	4b2e      	ldr	r3, [pc, #184]	; (800ab2c <xTaskPriorityDisinherit+0xd0>)
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	693a      	ldr	r2, [r7, #16]
 800aa78:	429a      	cmp	r2, r3
 800aa7a:	d00a      	beq.n	800aa92 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800aa7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa80:	f383 8811 	msr	BASEPRI, r3
 800aa84:	f3bf 8f6f 	isb	sy
 800aa88:	f3bf 8f4f 	dsb	sy
 800aa8c:	60fb      	str	r3, [r7, #12]
}
 800aa8e:	bf00      	nop
 800aa90:	e7fe      	b.n	800aa90 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800aa92:	693b      	ldr	r3, [r7, #16]
 800aa94:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d10a      	bne.n	800aab0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800aa9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa9e:	f383 8811 	msr	BASEPRI, r3
 800aaa2:	f3bf 8f6f 	isb	sy
 800aaa6:	f3bf 8f4f 	dsb	sy
 800aaaa:	60bb      	str	r3, [r7, #8]
}
 800aaac:	bf00      	nop
 800aaae:	e7fe      	b.n	800aaae <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800aab0:	693b      	ldr	r3, [r7, #16]
 800aab2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800aab4:	1e5a      	subs	r2, r3, #1
 800aab6:	693b      	ldr	r3, [r7, #16]
 800aab8:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800aaba:	693b      	ldr	r3, [r7, #16]
 800aabc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aabe:	693b      	ldr	r3, [r7, #16]
 800aac0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800aac2:	429a      	cmp	r2, r3
 800aac4:	d02c      	beq.n	800ab20 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800aac6:	693b      	ldr	r3, [r7, #16]
 800aac8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d128      	bne.n	800ab20 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800aace:	693b      	ldr	r3, [r7, #16]
 800aad0:	3304      	adds	r3, #4
 800aad2:	4618      	mov	r0, r3
 800aad4:	f7fe fbb2 	bl	800923c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800aad8:	693b      	ldr	r3, [r7, #16]
 800aada:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800aadc:	693b      	ldr	r3, [r7, #16]
 800aade:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aae0:	693b      	ldr	r3, [r7, #16]
 800aae2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aae4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800aae8:	693b      	ldr	r3, [r7, #16]
 800aaea:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800aaec:	693b      	ldr	r3, [r7, #16]
 800aaee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aaf0:	4b0f      	ldr	r3, [pc, #60]	; (800ab30 <xTaskPriorityDisinherit+0xd4>)
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	429a      	cmp	r2, r3
 800aaf6:	d903      	bls.n	800ab00 <xTaskPriorityDisinherit+0xa4>
 800aaf8:	693b      	ldr	r3, [r7, #16]
 800aafa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aafc:	4a0c      	ldr	r2, [pc, #48]	; (800ab30 <xTaskPriorityDisinherit+0xd4>)
 800aafe:	6013      	str	r3, [r2, #0]
 800ab00:	693b      	ldr	r3, [r7, #16]
 800ab02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab04:	4613      	mov	r3, r2
 800ab06:	009b      	lsls	r3, r3, #2
 800ab08:	4413      	add	r3, r2
 800ab0a:	009b      	lsls	r3, r3, #2
 800ab0c:	4a09      	ldr	r2, [pc, #36]	; (800ab34 <xTaskPriorityDisinherit+0xd8>)
 800ab0e:	441a      	add	r2, r3
 800ab10:	693b      	ldr	r3, [r7, #16]
 800ab12:	3304      	adds	r3, #4
 800ab14:	4619      	mov	r1, r3
 800ab16:	4610      	mov	r0, r2
 800ab18:	f7fe fb35 	bl	8009186 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800ab1c:	2301      	movs	r3, #1
 800ab1e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ab20:	697b      	ldr	r3, [r7, #20]
	}
 800ab22:	4618      	mov	r0, r3
 800ab24:	3718      	adds	r7, #24
 800ab26:	46bd      	mov	sp, r7
 800ab28:	bd80      	pop	{r7, pc}
 800ab2a:	bf00      	nop
 800ab2c:	20001fd0 	.word	0x20001fd0
 800ab30:	200024ac 	.word	0x200024ac
 800ab34:	20001fd4 	.word	0x20001fd4

0800ab38 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 800ab38:	b480      	push	{r7}
 800ab3a:	b083      	sub	sp, #12
 800ab3c:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 800ab3e:	4b09      	ldr	r3, [pc, #36]	; (800ab64 <uxTaskResetEventItemValue+0x2c>)
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	699b      	ldr	r3, [r3, #24]
 800ab44:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ab46:	4b07      	ldr	r3, [pc, #28]	; (800ab64 <uxTaskResetEventItemValue+0x2c>)
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab4c:	4b05      	ldr	r3, [pc, #20]	; (800ab64 <uxTaskResetEventItemValue+0x2c>)
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	f1c2 0238 	rsb	r2, r2, #56	; 0x38
 800ab54:	619a      	str	r2, [r3, #24]

	return uxReturn;
 800ab56:	687b      	ldr	r3, [r7, #4]
}
 800ab58:	4618      	mov	r0, r3
 800ab5a:	370c      	adds	r7, #12
 800ab5c:	46bd      	mov	sp, r7
 800ab5e:	bc80      	pop	{r7}
 800ab60:	4770      	bx	lr
 800ab62:	bf00      	nop
 800ab64:	20001fd0 	.word	0x20001fd0

0800ab68 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800ab68:	b580      	push	{r7, lr}
 800ab6a:	b084      	sub	sp, #16
 800ab6c:	af00      	add	r7, sp, #0
 800ab6e:	6078      	str	r0, [r7, #4]
 800ab70:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800ab72:	4b21      	ldr	r3, [pc, #132]	; (800abf8 <prvAddCurrentTaskToDelayedList+0x90>)
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ab78:	4b20      	ldr	r3, [pc, #128]	; (800abfc <prvAddCurrentTaskToDelayedList+0x94>)
 800ab7a:	681b      	ldr	r3, [r3, #0]
 800ab7c:	3304      	adds	r3, #4
 800ab7e:	4618      	mov	r0, r3
 800ab80:	f7fe fb5c 	bl	800923c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab8a:	d10a      	bne.n	800aba2 <prvAddCurrentTaskToDelayedList+0x3a>
 800ab8c:	683b      	ldr	r3, [r7, #0]
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	d007      	beq.n	800aba2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ab92:	4b1a      	ldr	r3, [pc, #104]	; (800abfc <prvAddCurrentTaskToDelayedList+0x94>)
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	3304      	adds	r3, #4
 800ab98:	4619      	mov	r1, r3
 800ab9a:	4819      	ldr	r0, [pc, #100]	; (800ac00 <prvAddCurrentTaskToDelayedList+0x98>)
 800ab9c:	f7fe faf3 	bl	8009186 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800aba0:	e026      	b.n	800abf0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800aba2:	68fa      	ldr	r2, [r7, #12]
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	4413      	add	r3, r2
 800aba8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800abaa:	4b14      	ldr	r3, [pc, #80]	; (800abfc <prvAddCurrentTaskToDelayedList+0x94>)
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	68ba      	ldr	r2, [r7, #8]
 800abb0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800abb2:	68ba      	ldr	r2, [r7, #8]
 800abb4:	68fb      	ldr	r3, [r7, #12]
 800abb6:	429a      	cmp	r2, r3
 800abb8:	d209      	bcs.n	800abce <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800abba:	4b12      	ldr	r3, [pc, #72]	; (800ac04 <prvAddCurrentTaskToDelayedList+0x9c>)
 800abbc:	681a      	ldr	r2, [r3, #0]
 800abbe:	4b0f      	ldr	r3, [pc, #60]	; (800abfc <prvAddCurrentTaskToDelayedList+0x94>)
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	3304      	adds	r3, #4
 800abc4:	4619      	mov	r1, r3
 800abc6:	4610      	mov	r0, r2
 800abc8:	f7fe fb00 	bl	80091cc <vListInsert>
}
 800abcc:	e010      	b.n	800abf0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800abce:	4b0e      	ldr	r3, [pc, #56]	; (800ac08 <prvAddCurrentTaskToDelayedList+0xa0>)
 800abd0:	681a      	ldr	r2, [r3, #0]
 800abd2:	4b0a      	ldr	r3, [pc, #40]	; (800abfc <prvAddCurrentTaskToDelayedList+0x94>)
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	3304      	adds	r3, #4
 800abd8:	4619      	mov	r1, r3
 800abda:	4610      	mov	r0, r2
 800abdc:	f7fe faf6 	bl	80091cc <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800abe0:	4b0a      	ldr	r3, [pc, #40]	; (800ac0c <prvAddCurrentTaskToDelayedList+0xa4>)
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	68ba      	ldr	r2, [r7, #8]
 800abe6:	429a      	cmp	r2, r3
 800abe8:	d202      	bcs.n	800abf0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800abea:	4a08      	ldr	r2, [pc, #32]	; (800ac0c <prvAddCurrentTaskToDelayedList+0xa4>)
 800abec:	68bb      	ldr	r3, [r7, #8]
 800abee:	6013      	str	r3, [r2, #0]
}
 800abf0:	bf00      	nop
 800abf2:	3710      	adds	r7, #16
 800abf4:	46bd      	mov	sp, r7
 800abf6:	bd80      	pop	{r7, pc}
 800abf8:	200024a8 	.word	0x200024a8
 800abfc:	20001fd0 	.word	0x20001fd0
 800ac00:	20002490 	.word	0x20002490
 800ac04:	20002460 	.word	0x20002460
 800ac08:	2000245c 	.word	0x2000245c
 800ac0c:	200024c4 	.word	0x200024c4

0800ac10 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800ac10:	b580      	push	{r7, lr}
 800ac12:	b08a      	sub	sp, #40	; 0x28
 800ac14:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800ac16:	2300      	movs	r3, #0
 800ac18:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800ac1a:	f000 facb 	bl	800b1b4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800ac1e:	4b1c      	ldr	r3, [pc, #112]	; (800ac90 <xTimerCreateTimerTask+0x80>)
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	2b00      	cmp	r3, #0
 800ac24:	d021      	beq.n	800ac6a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800ac26:	2300      	movs	r3, #0
 800ac28:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800ac2a:	2300      	movs	r3, #0
 800ac2c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800ac2e:	1d3a      	adds	r2, r7, #4
 800ac30:	f107 0108 	add.w	r1, r7, #8
 800ac34:	f107 030c 	add.w	r3, r7, #12
 800ac38:	4618      	mov	r0, r3
 800ac3a:	f7fe f839 	bl	8008cb0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800ac3e:	6879      	ldr	r1, [r7, #4]
 800ac40:	68bb      	ldr	r3, [r7, #8]
 800ac42:	68fa      	ldr	r2, [r7, #12]
 800ac44:	9202      	str	r2, [sp, #8]
 800ac46:	9301      	str	r3, [sp, #4]
 800ac48:	2302      	movs	r3, #2
 800ac4a:	9300      	str	r3, [sp, #0]
 800ac4c:	2300      	movs	r3, #0
 800ac4e:	460a      	mov	r2, r1
 800ac50:	4910      	ldr	r1, [pc, #64]	; (800ac94 <xTimerCreateTimerTask+0x84>)
 800ac52:	4811      	ldr	r0, [pc, #68]	; (800ac98 <xTimerCreateTimerTask+0x88>)
 800ac54:	f7ff f800 	bl	8009c58 <xTaskCreateStatic>
 800ac58:	4603      	mov	r3, r0
 800ac5a:	4a10      	ldr	r2, [pc, #64]	; (800ac9c <xTimerCreateTimerTask+0x8c>)
 800ac5c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800ac5e:	4b0f      	ldr	r3, [pc, #60]	; (800ac9c <xTimerCreateTimerTask+0x8c>)
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d001      	beq.n	800ac6a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800ac66:	2301      	movs	r3, #1
 800ac68:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800ac6a:	697b      	ldr	r3, [r7, #20]
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d10a      	bne.n	800ac86 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800ac70:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac74:	f383 8811 	msr	BASEPRI, r3
 800ac78:	f3bf 8f6f 	isb	sy
 800ac7c:	f3bf 8f4f 	dsb	sy
 800ac80:	613b      	str	r3, [r7, #16]
}
 800ac82:	bf00      	nop
 800ac84:	e7fe      	b.n	800ac84 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800ac86:	697b      	ldr	r3, [r7, #20]
}
 800ac88:	4618      	mov	r0, r3
 800ac8a:	3718      	adds	r7, #24
 800ac8c:	46bd      	mov	sp, r7
 800ac8e:	bd80      	pop	{r7, pc}
 800ac90:	20002500 	.word	0x20002500
 800ac94:	0800bc90 	.word	0x0800bc90
 800ac98:	0800adbd 	.word	0x0800adbd
 800ac9c:	20002504 	.word	0x20002504

0800aca0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800aca0:	b580      	push	{r7, lr}
 800aca2:	b08a      	sub	sp, #40	; 0x28
 800aca4:	af00      	add	r7, sp, #0
 800aca6:	60f8      	str	r0, [r7, #12]
 800aca8:	60b9      	str	r1, [r7, #8]
 800acaa:	607a      	str	r2, [r7, #4]
 800acac:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800acae:	2300      	movs	r3, #0
 800acb0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800acb2:	68fb      	ldr	r3, [r7, #12]
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	d10a      	bne.n	800acce <xTimerGenericCommand+0x2e>
	__asm volatile
 800acb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acbc:	f383 8811 	msr	BASEPRI, r3
 800acc0:	f3bf 8f6f 	isb	sy
 800acc4:	f3bf 8f4f 	dsb	sy
 800acc8:	623b      	str	r3, [r7, #32]
}
 800acca:	bf00      	nop
 800accc:	e7fe      	b.n	800accc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800acce:	4b1a      	ldr	r3, [pc, #104]	; (800ad38 <xTimerGenericCommand+0x98>)
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d02a      	beq.n	800ad2c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800acd6:	68bb      	ldr	r3, [r7, #8]
 800acd8:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800ace2:	68bb      	ldr	r3, [r7, #8]
 800ace4:	2b05      	cmp	r3, #5
 800ace6:	dc18      	bgt.n	800ad1a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800ace8:	f7ff fe9a 	bl	800aa20 <xTaskGetSchedulerState>
 800acec:	4603      	mov	r3, r0
 800acee:	2b02      	cmp	r3, #2
 800acf0:	d109      	bne.n	800ad06 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800acf2:	4b11      	ldr	r3, [pc, #68]	; (800ad38 <xTimerGenericCommand+0x98>)
 800acf4:	6818      	ldr	r0, [r3, #0]
 800acf6:	f107 0110 	add.w	r1, r7, #16
 800acfa:	2300      	movs	r3, #0
 800acfc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800acfe:	f7fe fbc9 	bl	8009494 <xQueueGenericSend>
 800ad02:	6278      	str	r0, [r7, #36]	; 0x24
 800ad04:	e012      	b.n	800ad2c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800ad06:	4b0c      	ldr	r3, [pc, #48]	; (800ad38 <xTimerGenericCommand+0x98>)
 800ad08:	6818      	ldr	r0, [r3, #0]
 800ad0a:	f107 0110 	add.w	r1, r7, #16
 800ad0e:	2300      	movs	r3, #0
 800ad10:	2200      	movs	r2, #0
 800ad12:	f7fe fbbf 	bl	8009494 <xQueueGenericSend>
 800ad16:	6278      	str	r0, [r7, #36]	; 0x24
 800ad18:	e008      	b.n	800ad2c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800ad1a:	4b07      	ldr	r3, [pc, #28]	; (800ad38 <xTimerGenericCommand+0x98>)
 800ad1c:	6818      	ldr	r0, [r3, #0]
 800ad1e:	f107 0110 	add.w	r1, r7, #16
 800ad22:	2300      	movs	r3, #0
 800ad24:	683a      	ldr	r2, [r7, #0]
 800ad26:	f7fe fcb3 	bl	8009690 <xQueueGenericSendFromISR>
 800ad2a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800ad2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800ad2e:	4618      	mov	r0, r3
 800ad30:	3728      	adds	r7, #40	; 0x28
 800ad32:	46bd      	mov	sp, r7
 800ad34:	bd80      	pop	{r7, pc}
 800ad36:	bf00      	nop
 800ad38:	20002500 	.word	0x20002500

0800ad3c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800ad3c:	b580      	push	{r7, lr}
 800ad3e:	b088      	sub	sp, #32
 800ad40:	af02      	add	r7, sp, #8
 800ad42:	6078      	str	r0, [r7, #4]
 800ad44:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ad46:	4b1c      	ldr	r3, [pc, #112]	; (800adb8 <prvProcessExpiredTimer+0x7c>)
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	68db      	ldr	r3, [r3, #12]
 800ad4c:	68db      	ldr	r3, [r3, #12]
 800ad4e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ad50:	697b      	ldr	r3, [r7, #20]
 800ad52:	3304      	adds	r3, #4
 800ad54:	4618      	mov	r0, r3
 800ad56:	f7fe fa71 	bl	800923c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800ad5a:	697b      	ldr	r3, [r7, #20]
 800ad5c:	69db      	ldr	r3, [r3, #28]
 800ad5e:	2b01      	cmp	r3, #1
 800ad60:	d122      	bne.n	800ada8 <prvProcessExpiredTimer+0x6c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800ad62:	697b      	ldr	r3, [r7, #20]
 800ad64:	699a      	ldr	r2, [r3, #24]
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	18d1      	adds	r1, r2, r3
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	683a      	ldr	r2, [r7, #0]
 800ad6e:	6978      	ldr	r0, [r7, #20]
 800ad70:	f000 f8c8 	bl	800af04 <prvInsertTimerInActiveList>
 800ad74:	4603      	mov	r3, r0
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d016      	beq.n	800ada8 <prvProcessExpiredTimer+0x6c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ad7a:	2300      	movs	r3, #0
 800ad7c:	9300      	str	r3, [sp, #0]
 800ad7e:	2300      	movs	r3, #0
 800ad80:	687a      	ldr	r2, [r7, #4]
 800ad82:	2100      	movs	r1, #0
 800ad84:	6978      	ldr	r0, [r7, #20]
 800ad86:	f7ff ff8b 	bl	800aca0 <xTimerGenericCommand>
 800ad8a:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800ad8c:	693b      	ldr	r3, [r7, #16]
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	d10a      	bne.n	800ada8 <prvProcessExpiredTimer+0x6c>
	__asm volatile
 800ad92:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad96:	f383 8811 	msr	BASEPRI, r3
 800ad9a:	f3bf 8f6f 	isb	sy
 800ad9e:	f3bf 8f4f 	dsb	sy
 800ada2:	60fb      	str	r3, [r7, #12]
}
 800ada4:	bf00      	nop
 800ada6:	e7fe      	b.n	800ada6 <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ada8:	697b      	ldr	r3, [r7, #20]
 800adaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800adac:	6978      	ldr	r0, [r7, #20]
 800adae:	4798      	blx	r3
}
 800adb0:	bf00      	nop
 800adb2:	3718      	adds	r7, #24
 800adb4:	46bd      	mov	sp, r7
 800adb6:	bd80      	pop	{r7, pc}
 800adb8:	200024f8 	.word	0x200024f8

0800adbc <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 800adbc:	b580      	push	{r7, lr}
 800adbe:	b084      	sub	sp, #16
 800adc0:	af00      	add	r7, sp, #0
 800adc2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800adc4:	f107 0308 	add.w	r3, r7, #8
 800adc8:	4618      	mov	r0, r3
 800adca:	f000 f857 	bl	800ae7c <prvGetNextExpireTime>
 800adce:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800add0:	68bb      	ldr	r3, [r7, #8]
 800add2:	4619      	mov	r1, r3
 800add4:	68f8      	ldr	r0, [r7, #12]
 800add6:	f000 f803 	bl	800ade0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800adda:	f000 f8d5 	bl	800af88 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800adde:	e7f1      	b.n	800adc4 <prvTimerTask+0x8>

0800ade0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800ade0:	b580      	push	{r7, lr}
 800ade2:	b084      	sub	sp, #16
 800ade4:	af00      	add	r7, sp, #0
 800ade6:	6078      	str	r0, [r7, #4]
 800ade8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800adea:	f7ff f989 	bl	800a100 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800adee:	f107 0308 	add.w	r3, r7, #8
 800adf2:	4618      	mov	r0, r3
 800adf4:	f000 f866 	bl	800aec4 <prvSampleTimeNow>
 800adf8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800adfa:	68bb      	ldr	r3, [r7, #8]
 800adfc:	2b00      	cmp	r3, #0
 800adfe:	d130      	bne.n	800ae62 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800ae00:	683b      	ldr	r3, [r7, #0]
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	d10a      	bne.n	800ae1c <prvProcessTimerOrBlockTask+0x3c>
 800ae06:	687a      	ldr	r2, [r7, #4]
 800ae08:	68fb      	ldr	r3, [r7, #12]
 800ae0a:	429a      	cmp	r2, r3
 800ae0c:	d806      	bhi.n	800ae1c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800ae0e:	f7ff f985 	bl	800a11c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800ae12:	68f9      	ldr	r1, [r7, #12]
 800ae14:	6878      	ldr	r0, [r7, #4]
 800ae16:	f7ff ff91 	bl	800ad3c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800ae1a:	e024      	b.n	800ae66 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800ae1c:	683b      	ldr	r3, [r7, #0]
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d008      	beq.n	800ae34 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800ae22:	4b13      	ldr	r3, [pc, #76]	; (800ae70 <prvProcessTimerOrBlockTask+0x90>)
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	bf0c      	ite	eq
 800ae2c:	2301      	moveq	r3, #1
 800ae2e:	2300      	movne	r3, #0
 800ae30:	b2db      	uxtb	r3, r3
 800ae32:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800ae34:	4b0f      	ldr	r3, [pc, #60]	; (800ae74 <prvProcessTimerOrBlockTask+0x94>)
 800ae36:	6818      	ldr	r0, [r3, #0]
 800ae38:	687a      	ldr	r2, [r7, #4]
 800ae3a:	68fb      	ldr	r3, [r7, #12]
 800ae3c:	1ad3      	subs	r3, r2, r3
 800ae3e:	683a      	ldr	r2, [r7, #0]
 800ae40:	4619      	mov	r1, r3
 800ae42:	f7fe fed5 	bl	8009bf0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800ae46:	f7ff f969 	bl	800a11c <xTaskResumeAll>
 800ae4a:	4603      	mov	r3, r0
 800ae4c:	2b00      	cmp	r3, #0
 800ae4e:	d10a      	bne.n	800ae66 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800ae50:	4b09      	ldr	r3, [pc, #36]	; (800ae78 <prvProcessTimerOrBlockTask+0x98>)
 800ae52:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ae56:	601a      	str	r2, [r3, #0]
 800ae58:	f3bf 8f4f 	dsb	sy
 800ae5c:	f3bf 8f6f 	isb	sy
}
 800ae60:	e001      	b.n	800ae66 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800ae62:	f7ff f95b 	bl	800a11c <xTaskResumeAll>
}
 800ae66:	bf00      	nop
 800ae68:	3710      	adds	r7, #16
 800ae6a:	46bd      	mov	sp, r7
 800ae6c:	bd80      	pop	{r7, pc}
 800ae6e:	bf00      	nop
 800ae70:	200024fc 	.word	0x200024fc
 800ae74:	20002500 	.word	0x20002500
 800ae78:	e000ed04 	.word	0xe000ed04

0800ae7c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800ae7c:	b480      	push	{r7}
 800ae7e:	b085      	sub	sp, #20
 800ae80:	af00      	add	r7, sp, #0
 800ae82:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800ae84:	4b0e      	ldr	r3, [pc, #56]	; (800aec0 <prvGetNextExpireTime+0x44>)
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	bf0c      	ite	eq
 800ae8e:	2301      	moveq	r3, #1
 800ae90:	2300      	movne	r3, #0
 800ae92:	b2db      	uxtb	r3, r3
 800ae94:	461a      	mov	r2, r3
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d105      	bne.n	800aeae <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800aea2:	4b07      	ldr	r3, [pc, #28]	; (800aec0 <prvGetNextExpireTime+0x44>)
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	68db      	ldr	r3, [r3, #12]
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	60fb      	str	r3, [r7, #12]
 800aeac:	e001      	b.n	800aeb2 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800aeae:	2300      	movs	r3, #0
 800aeb0:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800aeb2:	68fb      	ldr	r3, [r7, #12]
}
 800aeb4:	4618      	mov	r0, r3
 800aeb6:	3714      	adds	r7, #20
 800aeb8:	46bd      	mov	sp, r7
 800aeba:	bc80      	pop	{r7}
 800aebc:	4770      	bx	lr
 800aebe:	bf00      	nop
 800aec0:	200024f8 	.word	0x200024f8

0800aec4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800aec4:	b580      	push	{r7, lr}
 800aec6:	b084      	sub	sp, #16
 800aec8:	af00      	add	r7, sp, #0
 800aeca:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800aecc:	f7ff f9c4 	bl	800a258 <xTaskGetTickCount>
 800aed0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800aed2:	4b0b      	ldr	r3, [pc, #44]	; (800af00 <prvSampleTimeNow+0x3c>)
 800aed4:	681b      	ldr	r3, [r3, #0]
 800aed6:	68fa      	ldr	r2, [r7, #12]
 800aed8:	429a      	cmp	r2, r3
 800aeda:	d205      	bcs.n	800aee8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800aedc:	f000 f908 	bl	800b0f0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	2201      	movs	r2, #1
 800aee4:	601a      	str	r2, [r3, #0]
 800aee6:	e002      	b.n	800aeee <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	2200      	movs	r2, #0
 800aeec:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800aeee:	4a04      	ldr	r2, [pc, #16]	; (800af00 <prvSampleTimeNow+0x3c>)
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800aef4:	68fb      	ldr	r3, [r7, #12]
}
 800aef6:	4618      	mov	r0, r3
 800aef8:	3710      	adds	r7, #16
 800aefa:	46bd      	mov	sp, r7
 800aefc:	bd80      	pop	{r7, pc}
 800aefe:	bf00      	nop
 800af00:	20002508 	.word	0x20002508

0800af04 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800af04:	b580      	push	{r7, lr}
 800af06:	b086      	sub	sp, #24
 800af08:	af00      	add	r7, sp, #0
 800af0a:	60f8      	str	r0, [r7, #12]
 800af0c:	60b9      	str	r1, [r7, #8]
 800af0e:	607a      	str	r2, [r7, #4]
 800af10:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800af12:	2300      	movs	r3, #0
 800af14:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800af16:	68fb      	ldr	r3, [r7, #12]
 800af18:	68ba      	ldr	r2, [r7, #8]
 800af1a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800af1c:	68fb      	ldr	r3, [r7, #12]
 800af1e:	68fa      	ldr	r2, [r7, #12]
 800af20:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800af22:	68ba      	ldr	r2, [r7, #8]
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	429a      	cmp	r2, r3
 800af28:	d812      	bhi.n	800af50 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800af2a:	687a      	ldr	r2, [r7, #4]
 800af2c:	683b      	ldr	r3, [r7, #0]
 800af2e:	1ad2      	subs	r2, r2, r3
 800af30:	68fb      	ldr	r3, [r7, #12]
 800af32:	699b      	ldr	r3, [r3, #24]
 800af34:	429a      	cmp	r2, r3
 800af36:	d302      	bcc.n	800af3e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800af38:	2301      	movs	r3, #1
 800af3a:	617b      	str	r3, [r7, #20]
 800af3c:	e01b      	b.n	800af76 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800af3e:	4b10      	ldr	r3, [pc, #64]	; (800af80 <prvInsertTimerInActiveList+0x7c>)
 800af40:	681a      	ldr	r2, [r3, #0]
 800af42:	68fb      	ldr	r3, [r7, #12]
 800af44:	3304      	adds	r3, #4
 800af46:	4619      	mov	r1, r3
 800af48:	4610      	mov	r0, r2
 800af4a:	f7fe f93f 	bl	80091cc <vListInsert>
 800af4e:	e012      	b.n	800af76 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800af50:	687a      	ldr	r2, [r7, #4]
 800af52:	683b      	ldr	r3, [r7, #0]
 800af54:	429a      	cmp	r2, r3
 800af56:	d206      	bcs.n	800af66 <prvInsertTimerInActiveList+0x62>
 800af58:	68ba      	ldr	r2, [r7, #8]
 800af5a:	683b      	ldr	r3, [r7, #0]
 800af5c:	429a      	cmp	r2, r3
 800af5e:	d302      	bcc.n	800af66 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800af60:	2301      	movs	r3, #1
 800af62:	617b      	str	r3, [r7, #20]
 800af64:	e007      	b.n	800af76 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800af66:	4b07      	ldr	r3, [pc, #28]	; (800af84 <prvInsertTimerInActiveList+0x80>)
 800af68:	681a      	ldr	r2, [r3, #0]
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	3304      	adds	r3, #4
 800af6e:	4619      	mov	r1, r3
 800af70:	4610      	mov	r0, r2
 800af72:	f7fe f92b 	bl	80091cc <vListInsert>
		}
	}

	return xProcessTimerNow;
 800af76:	697b      	ldr	r3, [r7, #20]
}
 800af78:	4618      	mov	r0, r3
 800af7a:	3718      	adds	r7, #24
 800af7c:	46bd      	mov	sp, r7
 800af7e:	bd80      	pop	{r7, pc}
 800af80:	200024fc 	.word	0x200024fc
 800af84:	200024f8 	.word	0x200024f8

0800af88 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800af88:	b580      	push	{r7, lr}
 800af8a:	b08e      	sub	sp, #56	; 0x38
 800af8c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800af8e:	e09d      	b.n	800b0cc <prvProcessReceivedCommands+0x144>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	2b00      	cmp	r3, #0
 800af94:	da18      	bge.n	800afc8 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800af96:	1d3b      	adds	r3, r7, #4
 800af98:	3304      	adds	r3, #4
 800af9a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800af9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af9e:	2b00      	cmp	r3, #0
 800afa0:	d10a      	bne.n	800afb8 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800afa2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afa6:	f383 8811 	msr	BASEPRI, r3
 800afaa:	f3bf 8f6f 	isb	sy
 800afae:	f3bf 8f4f 	dsb	sy
 800afb2:	61fb      	str	r3, [r7, #28]
}
 800afb4:	bf00      	nop
 800afb6:	e7fe      	b.n	800afb6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800afb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800afbe:	6850      	ldr	r0, [r2, #4]
 800afc0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800afc2:	6892      	ldr	r2, [r2, #8]
 800afc4:	4611      	mov	r1, r2
 800afc6:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	2b00      	cmp	r3, #0
 800afcc:	db7e      	blt.n	800b0cc <prvProcessReceivedCommands+0x144>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800afce:	68fb      	ldr	r3, [r7, #12]
 800afd0:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800afd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afd4:	695b      	ldr	r3, [r3, #20]
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d004      	beq.n	800afe4 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800afda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afdc:	3304      	adds	r3, #4
 800afde:	4618      	mov	r0, r3
 800afe0:	f7fe f92c 	bl	800923c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800afe4:	463b      	mov	r3, r7
 800afe6:	4618      	mov	r0, r3
 800afe8:	f7ff ff6c 	bl	800aec4 <prvSampleTimeNow>
 800afec:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	2b09      	cmp	r3, #9
 800aff2:	d86a      	bhi.n	800b0ca <prvProcessReceivedCommands+0x142>
 800aff4:	a201      	add	r2, pc, #4	; (adr r2, 800affc <prvProcessReceivedCommands+0x74>)
 800aff6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800affa:	bf00      	nop
 800affc:	0800b025 	.word	0x0800b025
 800b000:	0800b025 	.word	0x0800b025
 800b004:	0800b025 	.word	0x0800b025
 800b008:	0800b0cd 	.word	0x0800b0cd
 800b00c:	0800b081 	.word	0x0800b081
 800b010:	0800b0b9 	.word	0x0800b0b9
 800b014:	0800b025 	.word	0x0800b025
 800b018:	0800b025 	.word	0x0800b025
 800b01c:	0800b0cd 	.word	0x0800b0cd
 800b020:	0800b081 	.word	0x0800b081
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b024:	68ba      	ldr	r2, [r7, #8]
 800b026:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b028:	699b      	ldr	r3, [r3, #24]
 800b02a:	18d1      	adds	r1, r2, r3
 800b02c:	68bb      	ldr	r3, [r7, #8]
 800b02e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b030:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b032:	f7ff ff67 	bl	800af04 <prvInsertTimerInActiveList>
 800b036:	4603      	mov	r3, r0
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d047      	beq.n	800b0cc <prvProcessReceivedCommands+0x144>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b03c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b03e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b040:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b042:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800b044:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b046:	69db      	ldr	r3, [r3, #28]
 800b048:	2b01      	cmp	r3, #1
 800b04a:	d13f      	bne.n	800b0cc <prvProcessReceivedCommands+0x144>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800b04c:	68ba      	ldr	r2, [r7, #8]
 800b04e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b050:	699b      	ldr	r3, [r3, #24]
 800b052:	441a      	add	r2, r3
 800b054:	2300      	movs	r3, #0
 800b056:	9300      	str	r3, [sp, #0]
 800b058:	2300      	movs	r3, #0
 800b05a:	2100      	movs	r1, #0
 800b05c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b05e:	f7ff fe1f 	bl	800aca0 <xTimerGenericCommand>
 800b062:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800b064:	6a3b      	ldr	r3, [r7, #32]
 800b066:	2b00      	cmp	r3, #0
 800b068:	d130      	bne.n	800b0cc <prvProcessReceivedCommands+0x144>
	__asm volatile
 800b06a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b06e:	f383 8811 	msr	BASEPRI, r3
 800b072:	f3bf 8f6f 	isb	sy
 800b076:	f3bf 8f4f 	dsb	sy
 800b07a:	61bb      	str	r3, [r7, #24]
}
 800b07c:	bf00      	nop
 800b07e:	e7fe      	b.n	800b07e <prvProcessReceivedCommands+0xf6>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b080:	68ba      	ldr	r2, [r7, #8]
 800b082:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b084:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800b086:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b088:	699b      	ldr	r3, [r3, #24]
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	d10a      	bne.n	800b0a4 <prvProcessReceivedCommands+0x11c>
	__asm volatile
 800b08e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b092:	f383 8811 	msr	BASEPRI, r3
 800b096:	f3bf 8f6f 	isb	sy
 800b09a:	f3bf 8f4f 	dsb	sy
 800b09e:	617b      	str	r3, [r7, #20]
}
 800b0a0:	bf00      	nop
 800b0a2:	e7fe      	b.n	800b0a2 <prvProcessReceivedCommands+0x11a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800b0a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0a6:	699a      	ldr	r2, [r3, #24]
 800b0a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b0aa:	18d1      	adds	r1, r2, r3
 800b0ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b0ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b0b0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b0b2:	f7ff ff27 	bl	800af04 <prvInsertTimerInActiveList>
					break;
 800b0b6:	e009      	b.n	800b0cc <prvProcessReceivedCommands+0x144>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800b0b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0ba:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	d104      	bne.n	800b0cc <prvProcessReceivedCommands+0x144>
						{
							vPortFree( pxTimer );
 800b0c2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b0c4:	f000 fb8e 	bl	800b7e4 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800b0c8:	e000      	b.n	800b0cc <prvProcessReceivedCommands+0x144>

				default	:
					/* Don't expect to get here. */
					break;
 800b0ca:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b0cc:	4b07      	ldr	r3, [pc, #28]	; (800b0ec <prvProcessReceivedCommands+0x164>)
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	1d39      	adds	r1, r7, #4
 800b0d2:	2200      	movs	r2, #0
 800b0d4:	4618      	mov	r0, r3
 800b0d6:	f7fe fb73 	bl	80097c0 <xQueueReceive>
 800b0da:	4603      	mov	r3, r0
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	f47f af57 	bne.w	800af90 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800b0e2:	bf00      	nop
 800b0e4:	bf00      	nop
 800b0e6:	3730      	adds	r7, #48	; 0x30
 800b0e8:	46bd      	mov	sp, r7
 800b0ea:	bd80      	pop	{r7, pc}
 800b0ec:	20002500 	.word	0x20002500

0800b0f0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800b0f0:	b580      	push	{r7, lr}
 800b0f2:	b088      	sub	sp, #32
 800b0f4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b0f6:	e045      	b.n	800b184 <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b0f8:	4b2c      	ldr	r3, [pc, #176]	; (800b1ac <prvSwitchTimerLists+0xbc>)
 800b0fa:	681b      	ldr	r3, [r3, #0]
 800b0fc:	68db      	ldr	r3, [r3, #12]
 800b0fe:	681b      	ldr	r3, [r3, #0]
 800b100:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b102:	4b2a      	ldr	r3, [pc, #168]	; (800b1ac <prvSwitchTimerLists+0xbc>)
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	68db      	ldr	r3, [r3, #12]
 800b108:	68db      	ldr	r3, [r3, #12]
 800b10a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b10c:	68fb      	ldr	r3, [r7, #12]
 800b10e:	3304      	adds	r3, #4
 800b110:	4618      	mov	r0, r3
 800b112:	f7fe f893 	bl	800923c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b116:	68fb      	ldr	r3, [r7, #12]
 800b118:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b11a:	68f8      	ldr	r0, [r7, #12]
 800b11c:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800b11e:	68fb      	ldr	r3, [r7, #12]
 800b120:	69db      	ldr	r3, [r3, #28]
 800b122:	2b01      	cmp	r3, #1
 800b124:	d12e      	bne.n	800b184 <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800b126:	68fb      	ldr	r3, [r7, #12]
 800b128:	699b      	ldr	r3, [r3, #24]
 800b12a:	693a      	ldr	r2, [r7, #16]
 800b12c:	4413      	add	r3, r2
 800b12e:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800b130:	68ba      	ldr	r2, [r7, #8]
 800b132:	693b      	ldr	r3, [r7, #16]
 800b134:	429a      	cmp	r2, r3
 800b136:	d90e      	bls.n	800b156 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800b138:	68fb      	ldr	r3, [r7, #12]
 800b13a:	68ba      	ldr	r2, [r7, #8]
 800b13c:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b13e:	68fb      	ldr	r3, [r7, #12]
 800b140:	68fa      	ldr	r2, [r7, #12]
 800b142:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b144:	4b19      	ldr	r3, [pc, #100]	; (800b1ac <prvSwitchTimerLists+0xbc>)
 800b146:	681a      	ldr	r2, [r3, #0]
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	3304      	adds	r3, #4
 800b14c:	4619      	mov	r1, r3
 800b14e:	4610      	mov	r0, r2
 800b150:	f7fe f83c 	bl	80091cc <vListInsert>
 800b154:	e016      	b.n	800b184 <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b156:	2300      	movs	r3, #0
 800b158:	9300      	str	r3, [sp, #0]
 800b15a:	2300      	movs	r3, #0
 800b15c:	693a      	ldr	r2, [r7, #16]
 800b15e:	2100      	movs	r1, #0
 800b160:	68f8      	ldr	r0, [r7, #12]
 800b162:	f7ff fd9d 	bl	800aca0 <xTimerGenericCommand>
 800b166:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	d10a      	bne.n	800b184 <prvSwitchTimerLists+0x94>
	__asm volatile
 800b16e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b172:	f383 8811 	msr	BASEPRI, r3
 800b176:	f3bf 8f6f 	isb	sy
 800b17a:	f3bf 8f4f 	dsb	sy
 800b17e:	603b      	str	r3, [r7, #0]
}
 800b180:	bf00      	nop
 800b182:	e7fe      	b.n	800b182 <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b184:	4b09      	ldr	r3, [pc, #36]	; (800b1ac <prvSwitchTimerLists+0xbc>)
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	d1b4      	bne.n	800b0f8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800b18e:	4b07      	ldr	r3, [pc, #28]	; (800b1ac <prvSwitchTimerLists+0xbc>)
 800b190:	681b      	ldr	r3, [r3, #0]
 800b192:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800b194:	4b06      	ldr	r3, [pc, #24]	; (800b1b0 <prvSwitchTimerLists+0xc0>)
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	4a04      	ldr	r2, [pc, #16]	; (800b1ac <prvSwitchTimerLists+0xbc>)
 800b19a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800b19c:	4a04      	ldr	r2, [pc, #16]	; (800b1b0 <prvSwitchTimerLists+0xc0>)
 800b19e:	697b      	ldr	r3, [r7, #20]
 800b1a0:	6013      	str	r3, [r2, #0]
}
 800b1a2:	bf00      	nop
 800b1a4:	3718      	adds	r7, #24
 800b1a6:	46bd      	mov	sp, r7
 800b1a8:	bd80      	pop	{r7, pc}
 800b1aa:	bf00      	nop
 800b1ac:	200024f8 	.word	0x200024f8
 800b1b0:	200024fc 	.word	0x200024fc

0800b1b4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800b1b4:	b580      	push	{r7, lr}
 800b1b6:	b082      	sub	sp, #8
 800b1b8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800b1ba:	f000 f94f 	bl	800b45c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800b1be:	4b15      	ldr	r3, [pc, #84]	; (800b214 <prvCheckForValidListAndQueue+0x60>)
 800b1c0:	681b      	ldr	r3, [r3, #0]
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	d120      	bne.n	800b208 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800b1c6:	4814      	ldr	r0, [pc, #80]	; (800b218 <prvCheckForValidListAndQueue+0x64>)
 800b1c8:	f7fd ffb2 	bl	8009130 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800b1cc:	4813      	ldr	r0, [pc, #76]	; (800b21c <prvCheckForValidListAndQueue+0x68>)
 800b1ce:	f7fd ffaf 	bl	8009130 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800b1d2:	4b13      	ldr	r3, [pc, #76]	; (800b220 <prvCheckForValidListAndQueue+0x6c>)
 800b1d4:	4a10      	ldr	r2, [pc, #64]	; (800b218 <prvCheckForValidListAndQueue+0x64>)
 800b1d6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800b1d8:	4b12      	ldr	r3, [pc, #72]	; (800b224 <prvCheckForValidListAndQueue+0x70>)
 800b1da:	4a10      	ldr	r2, [pc, #64]	; (800b21c <prvCheckForValidListAndQueue+0x68>)
 800b1dc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800b1de:	2300      	movs	r3, #0
 800b1e0:	9300      	str	r3, [sp, #0]
 800b1e2:	4b11      	ldr	r3, [pc, #68]	; (800b228 <prvCheckForValidListAndQueue+0x74>)
 800b1e4:	4a11      	ldr	r2, [pc, #68]	; (800b22c <prvCheckForValidListAndQueue+0x78>)
 800b1e6:	2110      	movs	r1, #16
 800b1e8:	200a      	movs	r0, #10
 800b1ea:	f7fe f8b9 	bl	8009360 <xQueueGenericCreateStatic>
 800b1ee:	4603      	mov	r3, r0
 800b1f0:	4a08      	ldr	r2, [pc, #32]	; (800b214 <prvCheckForValidListAndQueue+0x60>)
 800b1f2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800b1f4:	4b07      	ldr	r3, [pc, #28]	; (800b214 <prvCheckForValidListAndQueue+0x60>)
 800b1f6:	681b      	ldr	r3, [r3, #0]
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	d005      	beq.n	800b208 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800b1fc:	4b05      	ldr	r3, [pc, #20]	; (800b214 <prvCheckForValidListAndQueue+0x60>)
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	490b      	ldr	r1, [pc, #44]	; (800b230 <prvCheckForValidListAndQueue+0x7c>)
 800b202:	4618      	mov	r0, r3
 800b204:	f7fe fccc 	bl	8009ba0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b208:	f000 f958 	bl	800b4bc <vPortExitCritical>
}
 800b20c:	bf00      	nop
 800b20e:	46bd      	mov	sp, r7
 800b210:	bd80      	pop	{r7, pc}
 800b212:	bf00      	nop
 800b214:	20002500 	.word	0x20002500
 800b218:	200024d0 	.word	0x200024d0
 800b21c:	200024e4 	.word	0x200024e4
 800b220:	200024f8 	.word	0x200024f8
 800b224:	200024fc 	.word	0x200024fc
 800b228:	200025ac 	.word	0x200025ac
 800b22c:	2000250c 	.word	0x2000250c
 800b230:	0800bc98 	.word	0x0800bc98

0800b234 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800b234:	b580      	push	{r7, lr}
 800b236:	b08a      	sub	sp, #40	; 0x28
 800b238:	af00      	add	r7, sp, #0
 800b23a:	60f8      	str	r0, [r7, #12]
 800b23c:	60b9      	str	r1, [r7, #8]
 800b23e:	607a      	str	r2, [r7, #4]
 800b240:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 800b242:	f06f 0301 	mvn.w	r3, #1
 800b246:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 800b248:	68fb      	ldr	r3, [r7, #12]
 800b24a:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 800b24c:	68bb      	ldr	r3, [r7, #8]
 800b24e:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800b254:	4b06      	ldr	r3, [pc, #24]	; (800b270 <xTimerPendFunctionCallFromISR+0x3c>)
 800b256:	6818      	ldr	r0, [r3, #0]
 800b258:	f107 0114 	add.w	r1, r7, #20
 800b25c:	2300      	movs	r3, #0
 800b25e:	683a      	ldr	r2, [r7, #0]
 800b260:	f7fe fa16 	bl	8009690 <xQueueGenericSendFromISR>
 800b264:	6278      	str	r0, [r7, #36]	; 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 800b266:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800b268:	4618      	mov	r0, r3
 800b26a:	3728      	adds	r7, #40	; 0x28
 800b26c:	46bd      	mov	sp, r7
 800b26e:	bd80      	pop	{r7, pc}
 800b270:	20002500 	.word	0x20002500

0800b274 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b274:	b480      	push	{r7}
 800b276:	b085      	sub	sp, #20
 800b278:	af00      	add	r7, sp, #0
 800b27a:	60f8      	str	r0, [r7, #12]
 800b27c:	60b9      	str	r1, [r7, #8]
 800b27e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800b280:	68fb      	ldr	r3, [r7, #12]
 800b282:	3b04      	subs	r3, #4
 800b284:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b286:	68fb      	ldr	r3, [r7, #12]
 800b288:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800b28c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b28e:	68fb      	ldr	r3, [r7, #12]
 800b290:	3b04      	subs	r3, #4
 800b292:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b294:	68bb      	ldr	r3, [r7, #8]
 800b296:	f023 0201 	bic.w	r2, r3, #1
 800b29a:	68fb      	ldr	r3, [r7, #12]
 800b29c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b29e:	68fb      	ldr	r3, [r7, #12]
 800b2a0:	3b04      	subs	r3, #4
 800b2a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b2a4:	4a08      	ldr	r2, [pc, #32]	; (800b2c8 <pxPortInitialiseStack+0x54>)
 800b2a6:	68fb      	ldr	r3, [r7, #12]
 800b2a8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b2aa:	68fb      	ldr	r3, [r7, #12]
 800b2ac:	3b14      	subs	r3, #20
 800b2ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b2b0:	687a      	ldr	r2, [r7, #4]
 800b2b2:	68fb      	ldr	r3, [r7, #12]
 800b2b4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b2b6:	68fb      	ldr	r3, [r7, #12]
 800b2b8:	3b20      	subs	r3, #32
 800b2ba:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b2bc:	68fb      	ldr	r3, [r7, #12]
}
 800b2be:	4618      	mov	r0, r3
 800b2c0:	3714      	adds	r7, #20
 800b2c2:	46bd      	mov	sp, r7
 800b2c4:	bc80      	pop	{r7}
 800b2c6:	4770      	bx	lr
 800b2c8:	0800b2cd 	.word	0x0800b2cd

0800b2cc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b2cc:	b480      	push	{r7}
 800b2ce:	b085      	sub	sp, #20
 800b2d0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800b2d2:	2300      	movs	r3, #0
 800b2d4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b2d6:	4b12      	ldr	r3, [pc, #72]	; (800b320 <prvTaskExitError+0x54>)
 800b2d8:	681b      	ldr	r3, [r3, #0]
 800b2da:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b2de:	d00a      	beq.n	800b2f6 <prvTaskExitError+0x2a>
	__asm volatile
 800b2e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2e4:	f383 8811 	msr	BASEPRI, r3
 800b2e8:	f3bf 8f6f 	isb	sy
 800b2ec:	f3bf 8f4f 	dsb	sy
 800b2f0:	60fb      	str	r3, [r7, #12]
}
 800b2f2:	bf00      	nop
 800b2f4:	e7fe      	b.n	800b2f4 <prvTaskExitError+0x28>
	__asm volatile
 800b2f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2fa:	f383 8811 	msr	BASEPRI, r3
 800b2fe:	f3bf 8f6f 	isb	sy
 800b302:	f3bf 8f4f 	dsb	sy
 800b306:	60bb      	str	r3, [r7, #8]
}
 800b308:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b30a:	bf00      	nop
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	2b00      	cmp	r3, #0
 800b310:	d0fc      	beq.n	800b30c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b312:	bf00      	nop
 800b314:	bf00      	nop
 800b316:	3714      	adds	r7, #20
 800b318:	46bd      	mov	sp, r7
 800b31a:	bc80      	pop	{r7}
 800b31c:	4770      	bx	lr
 800b31e:	bf00      	nop
 800b320:	20000098 	.word	0x20000098
	...

0800b330 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b330:	4b07      	ldr	r3, [pc, #28]	; (800b350 <pxCurrentTCBConst2>)
 800b332:	6819      	ldr	r1, [r3, #0]
 800b334:	6808      	ldr	r0, [r1, #0]
 800b336:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800b33a:	f380 8809 	msr	PSP, r0
 800b33e:	f3bf 8f6f 	isb	sy
 800b342:	f04f 0000 	mov.w	r0, #0
 800b346:	f380 8811 	msr	BASEPRI, r0
 800b34a:	f04e 0e0d 	orr.w	lr, lr, #13
 800b34e:	4770      	bx	lr

0800b350 <pxCurrentTCBConst2>:
 800b350:	20001fd0 	.word	0x20001fd0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b354:	bf00      	nop
 800b356:	bf00      	nop

0800b358 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 800b358:	4806      	ldr	r0, [pc, #24]	; (800b374 <prvPortStartFirstTask+0x1c>)
 800b35a:	6800      	ldr	r0, [r0, #0]
 800b35c:	6800      	ldr	r0, [r0, #0]
 800b35e:	f380 8808 	msr	MSP, r0
 800b362:	b662      	cpsie	i
 800b364:	b661      	cpsie	f
 800b366:	f3bf 8f4f 	dsb	sy
 800b36a:	f3bf 8f6f 	isb	sy
 800b36e:	df00      	svc	0
 800b370:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b372:	bf00      	nop
 800b374:	e000ed08 	.word	0xe000ed08

0800b378 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b378:	b580      	push	{r7, lr}
 800b37a:	b084      	sub	sp, #16
 800b37c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b37e:	4b32      	ldr	r3, [pc, #200]	; (800b448 <xPortStartScheduler+0xd0>)
 800b380:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b382:	68fb      	ldr	r3, [r7, #12]
 800b384:	781b      	ldrb	r3, [r3, #0]
 800b386:	b2db      	uxtb	r3, r3
 800b388:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	22ff      	movs	r2, #255	; 0xff
 800b38e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	781b      	ldrb	r3, [r3, #0]
 800b394:	b2db      	uxtb	r3, r3
 800b396:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b398:	78fb      	ldrb	r3, [r7, #3]
 800b39a:	b2db      	uxtb	r3, r3
 800b39c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800b3a0:	b2da      	uxtb	r2, r3
 800b3a2:	4b2a      	ldr	r3, [pc, #168]	; (800b44c <xPortStartScheduler+0xd4>)
 800b3a4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b3a6:	4b2a      	ldr	r3, [pc, #168]	; (800b450 <xPortStartScheduler+0xd8>)
 800b3a8:	2207      	movs	r2, #7
 800b3aa:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b3ac:	e009      	b.n	800b3c2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800b3ae:	4b28      	ldr	r3, [pc, #160]	; (800b450 <xPortStartScheduler+0xd8>)
 800b3b0:	681b      	ldr	r3, [r3, #0]
 800b3b2:	3b01      	subs	r3, #1
 800b3b4:	4a26      	ldr	r2, [pc, #152]	; (800b450 <xPortStartScheduler+0xd8>)
 800b3b6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b3b8:	78fb      	ldrb	r3, [r7, #3]
 800b3ba:	b2db      	uxtb	r3, r3
 800b3bc:	005b      	lsls	r3, r3, #1
 800b3be:	b2db      	uxtb	r3, r3
 800b3c0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b3c2:	78fb      	ldrb	r3, [r7, #3]
 800b3c4:	b2db      	uxtb	r3, r3
 800b3c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b3ca:	2b80      	cmp	r3, #128	; 0x80
 800b3cc:	d0ef      	beq.n	800b3ae <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b3ce:	4b20      	ldr	r3, [pc, #128]	; (800b450 <xPortStartScheduler+0xd8>)
 800b3d0:	681b      	ldr	r3, [r3, #0]
 800b3d2:	f1c3 0307 	rsb	r3, r3, #7
 800b3d6:	2b04      	cmp	r3, #4
 800b3d8:	d00a      	beq.n	800b3f0 <xPortStartScheduler+0x78>
	__asm volatile
 800b3da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3de:	f383 8811 	msr	BASEPRI, r3
 800b3e2:	f3bf 8f6f 	isb	sy
 800b3e6:	f3bf 8f4f 	dsb	sy
 800b3ea:	60bb      	str	r3, [r7, #8]
}
 800b3ec:	bf00      	nop
 800b3ee:	e7fe      	b.n	800b3ee <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b3f0:	4b17      	ldr	r3, [pc, #92]	; (800b450 <xPortStartScheduler+0xd8>)
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	021b      	lsls	r3, r3, #8
 800b3f6:	4a16      	ldr	r2, [pc, #88]	; (800b450 <xPortStartScheduler+0xd8>)
 800b3f8:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b3fa:	4b15      	ldr	r3, [pc, #84]	; (800b450 <xPortStartScheduler+0xd8>)
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b402:	4a13      	ldr	r2, [pc, #76]	; (800b450 <xPortStartScheduler+0xd8>)
 800b404:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	b2da      	uxtb	r2, r3
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b40e:	4b11      	ldr	r3, [pc, #68]	; (800b454 <xPortStartScheduler+0xdc>)
 800b410:	681b      	ldr	r3, [r3, #0]
 800b412:	4a10      	ldr	r2, [pc, #64]	; (800b454 <xPortStartScheduler+0xdc>)
 800b414:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800b418:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b41a:	4b0e      	ldr	r3, [pc, #56]	; (800b454 <xPortStartScheduler+0xdc>)
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	4a0d      	ldr	r2, [pc, #52]	; (800b454 <xPortStartScheduler+0xdc>)
 800b420:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800b424:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b426:	f000 f8b9 	bl	800b59c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b42a:	4b0b      	ldr	r3, [pc, #44]	; (800b458 <xPortStartScheduler+0xe0>)
 800b42c:	2200      	movs	r2, #0
 800b42e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b430:	f7ff ff92 	bl	800b358 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b434:	f7fe ffdc 	bl	800a3f0 <vTaskSwitchContext>
	prvTaskExitError();
 800b438:	f7ff ff48 	bl	800b2cc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b43c:	2300      	movs	r3, #0
}
 800b43e:	4618      	mov	r0, r3
 800b440:	3710      	adds	r7, #16
 800b442:	46bd      	mov	sp, r7
 800b444:	bd80      	pop	{r7, pc}
 800b446:	bf00      	nop
 800b448:	e000e400 	.word	0xe000e400
 800b44c:	200025fc 	.word	0x200025fc
 800b450:	20002600 	.word	0x20002600
 800b454:	e000ed20 	.word	0xe000ed20
 800b458:	20000098 	.word	0x20000098

0800b45c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b45c:	b480      	push	{r7}
 800b45e:	b083      	sub	sp, #12
 800b460:	af00      	add	r7, sp, #0
	__asm volatile
 800b462:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b466:	f383 8811 	msr	BASEPRI, r3
 800b46a:	f3bf 8f6f 	isb	sy
 800b46e:	f3bf 8f4f 	dsb	sy
 800b472:	607b      	str	r3, [r7, #4]
}
 800b474:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b476:	4b0f      	ldr	r3, [pc, #60]	; (800b4b4 <vPortEnterCritical+0x58>)
 800b478:	681b      	ldr	r3, [r3, #0]
 800b47a:	3301      	adds	r3, #1
 800b47c:	4a0d      	ldr	r2, [pc, #52]	; (800b4b4 <vPortEnterCritical+0x58>)
 800b47e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b480:	4b0c      	ldr	r3, [pc, #48]	; (800b4b4 <vPortEnterCritical+0x58>)
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	2b01      	cmp	r3, #1
 800b486:	d10f      	bne.n	800b4a8 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b488:	4b0b      	ldr	r3, [pc, #44]	; (800b4b8 <vPortEnterCritical+0x5c>)
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	b2db      	uxtb	r3, r3
 800b48e:	2b00      	cmp	r3, #0
 800b490:	d00a      	beq.n	800b4a8 <vPortEnterCritical+0x4c>
	__asm volatile
 800b492:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b496:	f383 8811 	msr	BASEPRI, r3
 800b49a:	f3bf 8f6f 	isb	sy
 800b49e:	f3bf 8f4f 	dsb	sy
 800b4a2:	603b      	str	r3, [r7, #0]
}
 800b4a4:	bf00      	nop
 800b4a6:	e7fe      	b.n	800b4a6 <vPortEnterCritical+0x4a>
	}
}
 800b4a8:	bf00      	nop
 800b4aa:	370c      	adds	r7, #12
 800b4ac:	46bd      	mov	sp, r7
 800b4ae:	bc80      	pop	{r7}
 800b4b0:	4770      	bx	lr
 800b4b2:	bf00      	nop
 800b4b4:	20000098 	.word	0x20000098
 800b4b8:	e000ed04 	.word	0xe000ed04

0800b4bc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b4bc:	b480      	push	{r7}
 800b4be:	b083      	sub	sp, #12
 800b4c0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b4c2:	4b11      	ldr	r3, [pc, #68]	; (800b508 <vPortExitCritical+0x4c>)
 800b4c4:	681b      	ldr	r3, [r3, #0]
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	d10a      	bne.n	800b4e0 <vPortExitCritical+0x24>
	__asm volatile
 800b4ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4ce:	f383 8811 	msr	BASEPRI, r3
 800b4d2:	f3bf 8f6f 	isb	sy
 800b4d6:	f3bf 8f4f 	dsb	sy
 800b4da:	607b      	str	r3, [r7, #4]
}
 800b4dc:	bf00      	nop
 800b4de:	e7fe      	b.n	800b4de <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800b4e0:	4b09      	ldr	r3, [pc, #36]	; (800b508 <vPortExitCritical+0x4c>)
 800b4e2:	681b      	ldr	r3, [r3, #0]
 800b4e4:	3b01      	subs	r3, #1
 800b4e6:	4a08      	ldr	r2, [pc, #32]	; (800b508 <vPortExitCritical+0x4c>)
 800b4e8:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b4ea:	4b07      	ldr	r3, [pc, #28]	; (800b508 <vPortExitCritical+0x4c>)
 800b4ec:	681b      	ldr	r3, [r3, #0]
 800b4ee:	2b00      	cmp	r3, #0
 800b4f0:	d105      	bne.n	800b4fe <vPortExitCritical+0x42>
 800b4f2:	2300      	movs	r3, #0
 800b4f4:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b4f6:	683b      	ldr	r3, [r7, #0]
 800b4f8:	f383 8811 	msr	BASEPRI, r3
}
 800b4fc:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b4fe:	bf00      	nop
 800b500:	370c      	adds	r7, #12
 800b502:	46bd      	mov	sp, r7
 800b504:	bc80      	pop	{r7}
 800b506:	4770      	bx	lr
 800b508:	20000098 	.word	0x20000098
 800b50c:	00000000 	.word	0x00000000

0800b510 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b510:	f3ef 8009 	mrs	r0, PSP
 800b514:	f3bf 8f6f 	isb	sy
 800b518:	4b0d      	ldr	r3, [pc, #52]	; (800b550 <pxCurrentTCBConst>)
 800b51a:	681a      	ldr	r2, [r3, #0]
 800b51c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800b520:	6010      	str	r0, [r2, #0]
 800b522:	e92d 4008 	stmdb	sp!, {r3, lr}
 800b526:	f04f 0050 	mov.w	r0, #80	; 0x50
 800b52a:	f380 8811 	msr	BASEPRI, r0
 800b52e:	f7fe ff5f 	bl	800a3f0 <vTaskSwitchContext>
 800b532:	f04f 0000 	mov.w	r0, #0
 800b536:	f380 8811 	msr	BASEPRI, r0
 800b53a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800b53e:	6819      	ldr	r1, [r3, #0]
 800b540:	6808      	ldr	r0, [r1, #0]
 800b542:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800b546:	f380 8809 	msr	PSP, r0
 800b54a:	f3bf 8f6f 	isb	sy
 800b54e:	4770      	bx	lr

0800b550 <pxCurrentTCBConst>:
 800b550:	20001fd0 	.word	0x20001fd0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b554:	bf00      	nop
 800b556:	bf00      	nop

0800b558 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b558:	b580      	push	{r7, lr}
 800b55a:	b082      	sub	sp, #8
 800b55c:	af00      	add	r7, sp, #0
	__asm volatile
 800b55e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b562:	f383 8811 	msr	BASEPRI, r3
 800b566:	f3bf 8f6f 	isb	sy
 800b56a:	f3bf 8f4f 	dsb	sy
 800b56e:	607b      	str	r3, [r7, #4]
}
 800b570:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b572:	f7fe fe7f 	bl	800a274 <xTaskIncrementTick>
 800b576:	4603      	mov	r3, r0
 800b578:	2b00      	cmp	r3, #0
 800b57a:	d003      	beq.n	800b584 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b57c:	4b06      	ldr	r3, [pc, #24]	; (800b598 <SysTick_Handler+0x40>)
 800b57e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b582:	601a      	str	r2, [r3, #0]
 800b584:	2300      	movs	r3, #0
 800b586:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b588:	683b      	ldr	r3, [r7, #0]
 800b58a:	f383 8811 	msr	BASEPRI, r3
}
 800b58e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b590:	bf00      	nop
 800b592:	3708      	adds	r7, #8
 800b594:	46bd      	mov	sp, r7
 800b596:	bd80      	pop	{r7, pc}
 800b598:	e000ed04 	.word	0xe000ed04

0800b59c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b59c:	b480      	push	{r7}
 800b59e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b5a0:	4b0a      	ldr	r3, [pc, #40]	; (800b5cc <vPortSetupTimerInterrupt+0x30>)
 800b5a2:	2200      	movs	r2, #0
 800b5a4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b5a6:	4b0a      	ldr	r3, [pc, #40]	; (800b5d0 <vPortSetupTimerInterrupt+0x34>)
 800b5a8:	2200      	movs	r2, #0
 800b5aa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b5ac:	4b09      	ldr	r3, [pc, #36]	; (800b5d4 <vPortSetupTimerInterrupt+0x38>)
 800b5ae:	681b      	ldr	r3, [r3, #0]
 800b5b0:	4a09      	ldr	r2, [pc, #36]	; (800b5d8 <vPortSetupTimerInterrupt+0x3c>)
 800b5b2:	fba2 2303 	umull	r2, r3, r2, r3
 800b5b6:	099b      	lsrs	r3, r3, #6
 800b5b8:	4a08      	ldr	r2, [pc, #32]	; (800b5dc <vPortSetupTimerInterrupt+0x40>)
 800b5ba:	3b01      	subs	r3, #1
 800b5bc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b5be:	4b03      	ldr	r3, [pc, #12]	; (800b5cc <vPortSetupTimerInterrupt+0x30>)
 800b5c0:	2207      	movs	r2, #7
 800b5c2:	601a      	str	r2, [r3, #0]
}
 800b5c4:	bf00      	nop
 800b5c6:	46bd      	mov	sp, r7
 800b5c8:	bc80      	pop	{r7}
 800b5ca:	4770      	bx	lr
 800b5cc:	e000e010 	.word	0xe000e010
 800b5d0:	e000e018 	.word	0xe000e018
 800b5d4:	20000004 	.word	0x20000004
 800b5d8:	10624dd3 	.word	0x10624dd3
 800b5dc:	e000e014 	.word	0xe000e014

0800b5e0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b5e0:	b480      	push	{r7}
 800b5e2:	b085      	sub	sp, #20
 800b5e4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b5e6:	f3ef 8305 	mrs	r3, IPSR
 800b5ea:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b5ec:	68fb      	ldr	r3, [r7, #12]
 800b5ee:	2b0f      	cmp	r3, #15
 800b5f0:	d914      	bls.n	800b61c <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b5f2:	4a16      	ldr	r2, [pc, #88]	; (800b64c <vPortValidateInterruptPriority+0x6c>)
 800b5f4:	68fb      	ldr	r3, [r7, #12]
 800b5f6:	4413      	add	r3, r2
 800b5f8:	781b      	ldrb	r3, [r3, #0]
 800b5fa:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b5fc:	4b14      	ldr	r3, [pc, #80]	; (800b650 <vPortValidateInterruptPriority+0x70>)
 800b5fe:	781b      	ldrb	r3, [r3, #0]
 800b600:	7afa      	ldrb	r2, [r7, #11]
 800b602:	429a      	cmp	r2, r3
 800b604:	d20a      	bcs.n	800b61c <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800b606:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b60a:	f383 8811 	msr	BASEPRI, r3
 800b60e:	f3bf 8f6f 	isb	sy
 800b612:	f3bf 8f4f 	dsb	sy
 800b616:	607b      	str	r3, [r7, #4]
}
 800b618:	bf00      	nop
 800b61a:	e7fe      	b.n	800b61a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b61c:	4b0d      	ldr	r3, [pc, #52]	; (800b654 <vPortValidateInterruptPriority+0x74>)
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800b624:	4b0c      	ldr	r3, [pc, #48]	; (800b658 <vPortValidateInterruptPriority+0x78>)
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	429a      	cmp	r2, r3
 800b62a:	d90a      	bls.n	800b642 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800b62c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b630:	f383 8811 	msr	BASEPRI, r3
 800b634:	f3bf 8f6f 	isb	sy
 800b638:	f3bf 8f4f 	dsb	sy
 800b63c:	603b      	str	r3, [r7, #0]
}
 800b63e:	bf00      	nop
 800b640:	e7fe      	b.n	800b640 <vPortValidateInterruptPriority+0x60>
	}
 800b642:	bf00      	nop
 800b644:	3714      	adds	r7, #20
 800b646:	46bd      	mov	sp, r7
 800b648:	bc80      	pop	{r7}
 800b64a:	4770      	bx	lr
 800b64c:	e000e3f0 	.word	0xe000e3f0
 800b650:	200025fc 	.word	0x200025fc
 800b654:	e000ed0c 	.word	0xe000ed0c
 800b658:	20002600 	.word	0x20002600

0800b65c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b65c:	b580      	push	{r7, lr}
 800b65e:	b08a      	sub	sp, #40	; 0x28
 800b660:	af00      	add	r7, sp, #0
 800b662:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b664:	2300      	movs	r3, #0
 800b666:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b668:	f7fe fd4a 	bl	800a100 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b66c:	4b58      	ldr	r3, [pc, #352]	; (800b7d0 <pvPortMalloc+0x174>)
 800b66e:	681b      	ldr	r3, [r3, #0]
 800b670:	2b00      	cmp	r3, #0
 800b672:	d101      	bne.n	800b678 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b674:	f000 f910 	bl	800b898 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b678:	4b56      	ldr	r3, [pc, #344]	; (800b7d4 <pvPortMalloc+0x178>)
 800b67a:	681a      	ldr	r2, [r3, #0]
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	4013      	ands	r3, r2
 800b680:	2b00      	cmp	r3, #0
 800b682:	f040 808e 	bne.w	800b7a2 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	2b00      	cmp	r3, #0
 800b68a:	d01d      	beq.n	800b6c8 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800b68c:	2208      	movs	r2, #8
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	4413      	add	r3, r2
 800b692:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	f003 0307 	and.w	r3, r3, #7
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	d014      	beq.n	800b6c8 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	f023 0307 	bic.w	r3, r3, #7
 800b6a4:	3308      	adds	r3, #8
 800b6a6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	f003 0307 	and.w	r3, r3, #7
 800b6ae:	2b00      	cmp	r3, #0
 800b6b0:	d00a      	beq.n	800b6c8 <pvPortMalloc+0x6c>
	__asm volatile
 800b6b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6b6:	f383 8811 	msr	BASEPRI, r3
 800b6ba:	f3bf 8f6f 	isb	sy
 800b6be:	f3bf 8f4f 	dsb	sy
 800b6c2:	617b      	str	r3, [r7, #20]
}
 800b6c4:	bf00      	nop
 800b6c6:	e7fe      	b.n	800b6c6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	d069      	beq.n	800b7a2 <pvPortMalloc+0x146>
 800b6ce:	4b42      	ldr	r3, [pc, #264]	; (800b7d8 <pvPortMalloc+0x17c>)
 800b6d0:	681b      	ldr	r3, [r3, #0]
 800b6d2:	687a      	ldr	r2, [r7, #4]
 800b6d4:	429a      	cmp	r2, r3
 800b6d6:	d864      	bhi.n	800b7a2 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b6d8:	4b40      	ldr	r3, [pc, #256]	; (800b7dc <pvPortMalloc+0x180>)
 800b6da:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b6dc:	4b3f      	ldr	r3, [pc, #252]	; (800b7dc <pvPortMalloc+0x180>)
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b6e2:	e004      	b.n	800b6ee <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800b6e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6e6:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b6e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6ea:	681b      	ldr	r3, [r3, #0]
 800b6ec:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b6ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6f0:	685b      	ldr	r3, [r3, #4]
 800b6f2:	687a      	ldr	r2, [r7, #4]
 800b6f4:	429a      	cmp	r2, r3
 800b6f6:	d903      	bls.n	800b700 <pvPortMalloc+0xa4>
 800b6f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6fa:	681b      	ldr	r3, [r3, #0]
 800b6fc:	2b00      	cmp	r3, #0
 800b6fe:	d1f1      	bne.n	800b6e4 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b700:	4b33      	ldr	r3, [pc, #204]	; (800b7d0 <pvPortMalloc+0x174>)
 800b702:	681b      	ldr	r3, [r3, #0]
 800b704:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b706:	429a      	cmp	r2, r3
 800b708:	d04b      	beq.n	800b7a2 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b70a:	6a3b      	ldr	r3, [r7, #32]
 800b70c:	681b      	ldr	r3, [r3, #0]
 800b70e:	2208      	movs	r2, #8
 800b710:	4413      	add	r3, r2
 800b712:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b716:	681a      	ldr	r2, [r3, #0]
 800b718:	6a3b      	ldr	r3, [r7, #32]
 800b71a:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b71c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b71e:	685a      	ldr	r2, [r3, #4]
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	1ad2      	subs	r2, r2, r3
 800b724:	2308      	movs	r3, #8
 800b726:	005b      	lsls	r3, r3, #1
 800b728:	429a      	cmp	r2, r3
 800b72a:	d91f      	bls.n	800b76c <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b72c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	4413      	add	r3, r2
 800b732:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b734:	69bb      	ldr	r3, [r7, #24]
 800b736:	f003 0307 	and.w	r3, r3, #7
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	d00a      	beq.n	800b754 <pvPortMalloc+0xf8>
	__asm volatile
 800b73e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b742:	f383 8811 	msr	BASEPRI, r3
 800b746:	f3bf 8f6f 	isb	sy
 800b74a:	f3bf 8f4f 	dsb	sy
 800b74e:	613b      	str	r3, [r7, #16]
}
 800b750:	bf00      	nop
 800b752:	e7fe      	b.n	800b752 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b756:	685a      	ldr	r2, [r3, #4]
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	1ad2      	subs	r2, r2, r3
 800b75c:	69bb      	ldr	r3, [r7, #24]
 800b75e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b760:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b762:	687a      	ldr	r2, [r7, #4]
 800b764:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b766:	69b8      	ldr	r0, [r7, #24]
 800b768:	f000 f8f8 	bl	800b95c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b76c:	4b1a      	ldr	r3, [pc, #104]	; (800b7d8 <pvPortMalloc+0x17c>)
 800b76e:	681a      	ldr	r2, [r3, #0]
 800b770:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b772:	685b      	ldr	r3, [r3, #4]
 800b774:	1ad3      	subs	r3, r2, r3
 800b776:	4a18      	ldr	r2, [pc, #96]	; (800b7d8 <pvPortMalloc+0x17c>)
 800b778:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b77a:	4b17      	ldr	r3, [pc, #92]	; (800b7d8 <pvPortMalloc+0x17c>)
 800b77c:	681a      	ldr	r2, [r3, #0]
 800b77e:	4b18      	ldr	r3, [pc, #96]	; (800b7e0 <pvPortMalloc+0x184>)
 800b780:	681b      	ldr	r3, [r3, #0]
 800b782:	429a      	cmp	r2, r3
 800b784:	d203      	bcs.n	800b78e <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b786:	4b14      	ldr	r3, [pc, #80]	; (800b7d8 <pvPortMalloc+0x17c>)
 800b788:	681b      	ldr	r3, [r3, #0]
 800b78a:	4a15      	ldr	r2, [pc, #84]	; (800b7e0 <pvPortMalloc+0x184>)
 800b78c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b78e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b790:	685a      	ldr	r2, [r3, #4]
 800b792:	4b10      	ldr	r3, [pc, #64]	; (800b7d4 <pvPortMalloc+0x178>)
 800b794:	681b      	ldr	r3, [r3, #0]
 800b796:	431a      	orrs	r2, r3
 800b798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b79a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b79c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b79e:	2200      	movs	r2, #0
 800b7a0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b7a2:	f7fe fcbb 	bl	800a11c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b7a6:	69fb      	ldr	r3, [r7, #28]
 800b7a8:	f003 0307 	and.w	r3, r3, #7
 800b7ac:	2b00      	cmp	r3, #0
 800b7ae:	d00a      	beq.n	800b7c6 <pvPortMalloc+0x16a>
	__asm volatile
 800b7b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7b4:	f383 8811 	msr	BASEPRI, r3
 800b7b8:	f3bf 8f6f 	isb	sy
 800b7bc:	f3bf 8f4f 	dsb	sy
 800b7c0:	60fb      	str	r3, [r7, #12]
}
 800b7c2:	bf00      	nop
 800b7c4:	e7fe      	b.n	800b7c4 <pvPortMalloc+0x168>
	return pvReturn;
 800b7c6:	69fb      	ldr	r3, [r7, #28]
}
 800b7c8:	4618      	mov	r0, r3
 800b7ca:	3728      	adds	r7, #40	; 0x28
 800b7cc:	46bd      	mov	sp, r7
 800b7ce:	bd80      	pop	{r7, pc}
 800b7d0:	2000320c 	.word	0x2000320c
 800b7d4:	20003218 	.word	0x20003218
 800b7d8:	20003210 	.word	0x20003210
 800b7dc:	20003204 	.word	0x20003204
 800b7e0:	20003214 	.word	0x20003214

0800b7e4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b7e4:	b580      	push	{r7, lr}
 800b7e6:	b086      	sub	sp, #24
 800b7e8:	af00      	add	r7, sp, #0
 800b7ea:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	d048      	beq.n	800b888 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b7f6:	2308      	movs	r3, #8
 800b7f8:	425b      	negs	r3, r3
 800b7fa:	697a      	ldr	r2, [r7, #20]
 800b7fc:	4413      	add	r3, r2
 800b7fe:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b800:	697b      	ldr	r3, [r7, #20]
 800b802:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b804:	693b      	ldr	r3, [r7, #16]
 800b806:	685a      	ldr	r2, [r3, #4]
 800b808:	4b21      	ldr	r3, [pc, #132]	; (800b890 <vPortFree+0xac>)
 800b80a:	681b      	ldr	r3, [r3, #0]
 800b80c:	4013      	ands	r3, r2
 800b80e:	2b00      	cmp	r3, #0
 800b810:	d10a      	bne.n	800b828 <vPortFree+0x44>
	__asm volatile
 800b812:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b816:	f383 8811 	msr	BASEPRI, r3
 800b81a:	f3bf 8f6f 	isb	sy
 800b81e:	f3bf 8f4f 	dsb	sy
 800b822:	60fb      	str	r3, [r7, #12]
}
 800b824:	bf00      	nop
 800b826:	e7fe      	b.n	800b826 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b828:	693b      	ldr	r3, [r7, #16]
 800b82a:	681b      	ldr	r3, [r3, #0]
 800b82c:	2b00      	cmp	r3, #0
 800b82e:	d00a      	beq.n	800b846 <vPortFree+0x62>
	__asm volatile
 800b830:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b834:	f383 8811 	msr	BASEPRI, r3
 800b838:	f3bf 8f6f 	isb	sy
 800b83c:	f3bf 8f4f 	dsb	sy
 800b840:	60bb      	str	r3, [r7, #8]
}
 800b842:	bf00      	nop
 800b844:	e7fe      	b.n	800b844 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b846:	693b      	ldr	r3, [r7, #16]
 800b848:	685a      	ldr	r2, [r3, #4]
 800b84a:	4b11      	ldr	r3, [pc, #68]	; (800b890 <vPortFree+0xac>)
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	4013      	ands	r3, r2
 800b850:	2b00      	cmp	r3, #0
 800b852:	d019      	beq.n	800b888 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b854:	693b      	ldr	r3, [r7, #16]
 800b856:	681b      	ldr	r3, [r3, #0]
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d115      	bne.n	800b888 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b85c:	693b      	ldr	r3, [r7, #16]
 800b85e:	685a      	ldr	r2, [r3, #4]
 800b860:	4b0b      	ldr	r3, [pc, #44]	; (800b890 <vPortFree+0xac>)
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	43db      	mvns	r3, r3
 800b866:	401a      	ands	r2, r3
 800b868:	693b      	ldr	r3, [r7, #16]
 800b86a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b86c:	f7fe fc48 	bl	800a100 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b870:	693b      	ldr	r3, [r7, #16]
 800b872:	685a      	ldr	r2, [r3, #4]
 800b874:	4b07      	ldr	r3, [pc, #28]	; (800b894 <vPortFree+0xb0>)
 800b876:	681b      	ldr	r3, [r3, #0]
 800b878:	4413      	add	r3, r2
 800b87a:	4a06      	ldr	r2, [pc, #24]	; (800b894 <vPortFree+0xb0>)
 800b87c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b87e:	6938      	ldr	r0, [r7, #16]
 800b880:	f000 f86c 	bl	800b95c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800b884:	f7fe fc4a 	bl	800a11c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b888:	bf00      	nop
 800b88a:	3718      	adds	r7, #24
 800b88c:	46bd      	mov	sp, r7
 800b88e:	bd80      	pop	{r7, pc}
 800b890:	20003218 	.word	0x20003218
 800b894:	20003210 	.word	0x20003210

0800b898 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b898:	b480      	push	{r7}
 800b89a:	b085      	sub	sp, #20
 800b89c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b89e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800b8a2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b8a4:	4b27      	ldr	r3, [pc, #156]	; (800b944 <prvHeapInit+0xac>)
 800b8a6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b8a8:	68fb      	ldr	r3, [r7, #12]
 800b8aa:	f003 0307 	and.w	r3, r3, #7
 800b8ae:	2b00      	cmp	r3, #0
 800b8b0:	d00c      	beq.n	800b8cc <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b8b2:	68fb      	ldr	r3, [r7, #12]
 800b8b4:	3307      	adds	r3, #7
 800b8b6:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b8b8:	68fb      	ldr	r3, [r7, #12]
 800b8ba:	f023 0307 	bic.w	r3, r3, #7
 800b8be:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b8c0:	68ba      	ldr	r2, [r7, #8]
 800b8c2:	68fb      	ldr	r3, [r7, #12]
 800b8c4:	1ad3      	subs	r3, r2, r3
 800b8c6:	4a1f      	ldr	r2, [pc, #124]	; (800b944 <prvHeapInit+0xac>)
 800b8c8:	4413      	add	r3, r2
 800b8ca:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b8cc:	68fb      	ldr	r3, [r7, #12]
 800b8ce:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b8d0:	4a1d      	ldr	r2, [pc, #116]	; (800b948 <prvHeapInit+0xb0>)
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b8d6:	4b1c      	ldr	r3, [pc, #112]	; (800b948 <prvHeapInit+0xb0>)
 800b8d8:	2200      	movs	r2, #0
 800b8da:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	68ba      	ldr	r2, [r7, #8]
 800b8e0:	4413      	add	r3, r2
 800b8e2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b8e4:	2208      	movs	r2, #8
 800b8e6:	68fb      	ldr	r3, [r7, #12]
 800b8e8:	1a9b      	subs	r3, r3, r2
 800b8ea:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b8ec:	68fb      	ldr	r3, [r7, #12]
 800b8ee:	f023 0307 	bic.w	r3, r3, #7
 800b8f2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b8f4:	68fb      	ldr	r3, [r7, #12]
 800b8f6:	4a15      	ldr	r2, [pc, #84]	; (800b94c <prvHeapInit+0xb4>)
 800b8f8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b8fa:	4b14      	ldr	r3, [pc, #80]	; (800b94c <prvHeapInit+0xb4>)
 800b8fc:	681b      	ldr	r3, [r3, #0]
 800b8fe:	2200      	movs	r2, #0
 800b900:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b902:	4b12      	ldr	r3, [pc, #72]	; (800b94c <prvHeapInit+0xb4>)
 800b904:	681b      	ldr	r3, [r3, #0]
 800b906:	2200      	movs	r2, #0
 800b908:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b90e:	683b      	ldr	r3, [r7, #0]
 800b910:	68fa      	ldr	r2, [r7, #12]
 800b912:	1ad2      	subs	r2, r2, r3
 800b914:	683b      	ldr	r3, [r7, #0]
 800b916:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b918:	4b0c      	ldr	r3, [pc, #48]	; (800b94c <prvHeapInit+0xb4>)
 800b91a:	681a      	ldr	r2, [r3, #0]
 800b91c:	683b      	ldr	r3, [r7, #0]
 800b91e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b920:	683b      	ldr	r3, [r7, #0]
 800b922:	685b      	ldr	r3, [r3, #4]
 800b924:	4a0a      	ldr	r2, [pc, #40]	; (800b950 <prvHeapInit+0xb8>)
 800b926:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b928:	683b      	ldr	r3, [r7, #0]
 800b92a:	685b      	ldr	r3, [r3, #4]
 800b92c:	4a09      	ldr	r2, [pc, #36]	; (800b954 <prvHeapInit+0xbc>)
 800b92e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b930:	4b09      	ldr	r3, [pc, #36]	; (800b958 <prvHeapInit+0xc0>)
 800b932:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800b936:	601a      	str	r2, [r3, #0]
}
 800b938:	bf00      	nop
 800b93a:	3714      	adds	r7, #20
 800b93c:	46bd      	mov	sp, r7
 800b93e:	bc80      	pop	{r7}
 800b940:	4770      	bx	lr
 800b942:	bf00      	nop
 800b944:	20002604 	.word	0x20002604
 800b948:	20003204 	.word	0x20003204
 800b94c:	2000320c 	.word	0x2000320c
 800b950:	20003214 	.word	0x20003214
 800b954:	20003210 	.word	0x20003210
 800b958:	20003218 	.word	0x20003218

0800b95c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b95c:	b480      	push	{r7}
 800b95e:	b085      	sub	sp, #20
 800b960:	af00      	add	r7, sp, #0
 800b962:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b964:	4b27      	ldr	r3, [pc, #156]	; (800ba04 <prvInsertBlockIntoFreeList+0xa8>)
 800b966:	60fb      	str	r3, [r7, #12]
 800b968:	e002      	b.n	800b970 <prvInsertBlockIntoFreeList+0x14>
 800b96a:	68fb      	ldr	r3, [r7, #12]
 800b96c:	681b      	ldr	r3, [r3, #0]
 800b96e:	60fb      	str	r3, [r7, #12]
 800b970:	68fb      	ldr	r3, [r7, #12]
 800b972:	681b      	ldr	r3, [r3, #0]
 800b974:	687a      	ldr	r2, [r7, #4]
 800b976:	429a      	cmp	r2, r3
 800b978:	d8f7      	bhi.n	800b96a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b97a:	68fb      	ldr	r3, [r7, #12]
 800b97c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b97e:	68fb      	ldr	r3, [r7, #12]
 800b980:	685b      	ldr	r3, [r3, #4]
 800b982:	68ba      	ldr	r2, [r7, #8]
 800b984:	4413      	add	r3, r2
 800b986:	687a      	ldr	r2, [r7, #4]
 800b988:	429a      	cmp	r2, r3
 800b98a:	d108      	bne.n	800b99e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b98c:	68fb      	ldr	r3, [r7, #12]
 800b98e:	685a      	ldr	r2, [r3, #4]
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	685b      	ldr	r3, [r3, #4]
 800b994:	441a      	add	r2, r3
 800b996:	68fb      	ldr	r3, [r7, #12]
 800b998:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b99a:	68fb      	ldr	r3, [r7, #12]
 800b99c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	685b      	ldr	r3, [r3, #4]
 800b9a6:	68ba      	ldr	r2, [r7, #8]
 800b9a8:	441a      	add	r2, r3
 800b9aa:	68fb      	ldr	r3, [r7, #12]
 800b9ac:	681b      	ldr	r3, [r3, #0]
 800b9ae:	429a      	cmp	r2, r3
 800b9b0:	d118      	bne.n	800b9e4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b9b2:	68fb      	ldr	r3, [r7, #12]
 800b9b4:	681a      	ldr	r2, [r3, #0]
 800b9b6:	4b14      	ldr	r3, [pc, #80]	; (800ba08 <prvInsertBlockIntoFreeList+0xac>)
 800b9b8:	681b      	ldr	r3, [r3, #0]
 800b9ba:	429a      	cmp	r2, r3
 800b9bc:	d00d      	beq.n	800b9da <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	685a      	ldr	r2, [r3, #4]
 800b9c2:	68fb      	ldr	r3, [r7, #12]
 800b9c4:	681b      	ldr	r3, [r3, #0]
 800b9c6:	685b      	ldr	r3, [r3, #4]
 800b9c8:	441a      	add	r2, r3
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b9ce:	68fb      	ldr	r3, [r7, #12]
 800b9d0:	681b      	ldr	r3, [r3, #0]
 800b9d2:	681a      	ldr	r2, [r3, #0]
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	601a      	str	r2, [r3, #0]
 800b9d8:	e008      	b.n	800b9ec <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b9da:	4b0b      	ldr	r3, [pc, #44]	; (800ba08 <prvInsertBlockIntoFreeList+0xac>)
 800b9dc:	681a      	ldr	r2, [r3, #0]
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	601a      	str	r2, [r3, #0]
 800b9e2:	e003      	b.n	800b9ec <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b9e4:	68fb      	ldr	r3, [r7, #12]
 800b9e6:	681a      	ldr	r2, [r3, #0]
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b9ec:	68fa      	ldr	r2, [r7, #12]
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	429a      	cmp	r2, r3
 800b9f2:	d002      	beq.n	800b9fa <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b9f4:	68fb      	ldr	r3, [r7, #12]
 800b9f6:	687a      	ldr	r2, [r7, #4]
 800b9f8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b9fa:	bf00      	nop
 800b9fc:	3714      	adds	r7, #20
 800b9fe:	46bd      	mov	sp, r7
 800ba00:	bc80      	pop	{r7}
 800ba02:	4770      	bx	lr
 800ba04:	20003204 	.word	0x20003204
 800ba08:	2000320c 	.word	0x2000320c

0800ba0c <memset>:
 800ba0c:	4603      	mov	r3, r0
 800ba0e:	4402      	add	r2, r0
 800ba10:	4293      	cmp	r3, r2
 800ba12:	d100      	bne.n	800ba16 <memset+0xa>
 800ba14:	4770      	bx	lr
 800ba16:	f803 1b01 	strb.w	r1, [r3], #1
 800ba1a:	e7f9      	b.n	800ba10 <memset+0x4>

0800ba1c <_reclaim_reent>:
 800ba1c:	4b29      	ldr	r3, [pc, #164]	; (800bac4 <_reclaim_reent+0xa8>)
 800ba1e:	b570      	push	{r4, r5, r6, lr}
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	4604      	mov	r4, r0
 800ba24:	4283      	cmp	r3, r0
 800ba26:	d04b      	beq.n	800bac0 <_reclaim_reent+0xa4>
 800ba28:	69c3      	ldr	r3, [r0, #28]
 800ba2a:	b143      	cbz	r3, 800ba3e <_reclaim_reent+0x22>
 800ba2c:	68db      	ldr	r3, [r3, #12]
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	d144      	bne.n	800babc <_reclaim_reent+0xa0>
 800ba32:	69e3      	ldr	r3, [r4, #28]
 800ba34:	6819      	ldr	r1, [r3, #0]
 800ba36:	b111      	cbz	r1, 800ba3e <_reclaim_reent+0x22>
 800ba38:	4620      	mov	r0, r4
 800ba3a:	f000 f879 	bl	800bb30 <_free_r>
 800ba3e:	6961      	ldr	r1, [r4, #20]
 800ba40:	b111      	cbz	r1, 800ba48 <_reclaim_reent+0x2c>
 800ba42:	4620      	mov	r0, r4
 800ba44:	f000 f874 	bl	800bb30 <_free_r>
 800ba48:	69e1      	ldr	r1, [r4, #28]
 800ba4a:	b111      	cbz	r1, 800ba52 <_reclaim_reent+0x36>
 800ba4c:	4620      	mov	r0, r4
 800ba4e:	f000 f86f 	bl	800bb30 <_free_r>
 800ba52:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800ba54:	b111      	cbz	r1, 800ba5c <_reclaim_reent+0x40>
 800ba56:	4620      	mov	r0, r4
 800ba58:	f000 f86a 	bl	800bb30 <_free_r>
 800ba5c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ba5e:	b111      	cbz	r1, 800ba66 <_reclaim_reent+0x4a>
 800ba60:	4620      	mov	r0, r4
 800ba62:	f000 f865 	bl	800bb30 <_free_r>
 800ba66:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800ba68:	b111      	cbz	r1, 800ba70 <_reclaim_reent+0x54>
 800ba6a:	4620      	mov	r0, r4
 800ba6c:	f000 f860 	bl	800bb30 <_free_r>
 800ba70:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800ba72:	b111      	cbz	r1, 800ba7a <_reclaim_reent+0x5e>
 800ba74:	4620      	mov	r0, r4
 800ba76:	f000 f85b 	bl	800bb30 <_free_r>
 800ba7a:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800ba7c:	b111      	cbz	r1, 800ba84 <_reclaim_reent+0x68>
 800ba7e:	4620      	mov	r0, r4
 800ba80:	f000 f856 	bl	800bb30 <_free_r>
 800ba84:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800ba86:	b111      	cbz	r1, 800ba8e <_reclaim_reent+0x72>
 800ba88:	4620      	mov	r0, r4
 800ba8a:	f000 f851 	bl	800bb30 <_free_r>
 800ba8e:	6a23      	ldr	r3, [r4, #32]
 800ba90:	b1b3      	cbz	r3, 800bac0 <_reclaim_reent+0xa4>
 800ba92:	4620      	mov	r0, r4
 800ba94:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ba98:	4718      	bx	r3
 800ba9a:	5949      	ldr	r1, [r1, r5]
 800ba9c:	b941      	cbnz	r1, 800bab0 <_reclaim_reent+0x94>
 800ba9e:	3504      	adds	r5, #4
 800baa0:	69e3      	ldr	r3, [r4, #28]
 800baa2:	2d80      	cmp	r5, #128	; 0x80
 800baa4:	68d9      	ldr	r1, [r3, #12]
 800baa6:	d1f8      	bne.n	800ba9a <_reclaim_reent+0x7e>
 800baa8:	4620      	mov	r0, r4
 800baaa:	f000 f841 	bl	800bb30 <_free_r>
 800baae:	e7c0      	b.n	800ba32 <_reclaim_reent+0x16>
 800bab0:	680e      	ldr	r6, [r1, #0]
 800bab2:	4620      	mov	r0, r4
 800bab4:	f000 f83c 	bl	800bb30 <_free_r>
 800bab8:	4631      	mov	r1, r6
 800baba:	e7ef      	b.n	800ba9c <_reclaim_reent+0x80>
 800babc:	2500      	movs	r5, #0
 800babe:	e7ef      	b.n	800baa0 <_reclaim_reent+0x84>
 800bac0:	bd70      	pop	{r4, r5, r6, pc}
 800bac2:	bf00      	nop
 800bac4:	200000e8 	.word	0x200000e8

0800bac8 <__libc_init_array>:
 800bac8:	b570      	push	{r4, r5, r6, lr}
 800baca:	2600      	movs	r6, #0
 800bacc:	4d0c      	ldr	r5, [pc, #48]	; (800bb00 <__libc_init_array+0x38>)
 800bace:	4c0d      	ldr	r4, [pc, #52]	; (800bb04 <__libc_init_array+0x3c>)
 800bad0:	1b64      	subs	r4, r4, r5
 800bad2:	10a4      	asrs	r4, r4, #2
 800bad4:	42a6      	cmp	r6, r4
 800bad6:	d109      	bne.n	800baec <__libc_init_array+0x24>
 800bad8:	f000 f87e 	bl	800bbd8 <_init>
 800badc:	2600      	movs	r6, #0
 800bade:	4d0a      	ldr	r5, [pc, #40]	; (800bb08 <__libc_init_array+0x40>)
 800bae0:	4c0a      	ldr	r4, [pc, #40]	; (800bb0c <__libc_init_array+0x44>)
 800bae2:	1b64      	subs	r4, r4, r5
 800bae4:	10a4      	asrs	r4, r4, #2
 800bae6:	42a6      	cmp	r6, r4
 800bae8:	d105      	bne.n	800baf6 <__libc_init_array+0x2e>
 800baea:	bd70      	pop	{r4, r5, r6, pc}
 800baec:	f855 3b04 	ldr.w	r3, [r5], #4
 800baf0:	4798      	blx	r3
 800baf2:	3601      	adds	r6, #1
 800baf4:	e7ee      	b.n	800bad4 <__libc_init_array+0xc>
 800baf6:	f855 3b04 	ldr.w	r3, [r5], #4
 800bafa:	4798      	blx	r3
 800bafc:	3601      	adds	r6, #1
 800bafe:	e7f2      	b.n	800bae6 <__libc_init_array+0x1e>
 800bb00:	0800c0ac 	.word	0x0800c0ac
 800bb04:	0800c0ac 	.word	0x0800c0ac
 800bb08:	0800c0ac 	.word	0x0800c0ac
 800bb0c:	0800c0b0 	.word	0x0800c0b0

0800bb10 <__retarget_lock_acquire_recursive>:
 800bb10:	4770      	bx	lr

0800bb12 <__retarget_lock_release_recursive>:
 800bb12:	4770      	bx	lr

0800bb14 <memcpy>:
 800bb14:	440a      	add	r2, r1
 800bb16:	4291      	cmp	r1, r2
 800bb18:	f100 33ff 	add.w	r3, r0, #4294967295
 800bb1c:	d100      	bne.n	800bb20 <memcpy+0xc>
 800bb1e:	4770      	bx	lr
 800bb20:	b510      	push	{r4, lr}
 800bb22:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bb26:	4291      	cmp	r1, r2
 800bb28:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bb2c:	d1f9      	bne.n	800bb22 <memcpy+0xe>
 800bb2e:	bd10      	pop	{r4, pc}

0800bb30 <_free_r>:
 800bb30:	b538      	push	{r3, r4, r5, lr}
 800bb32:	4605      	mov	r5, r0
 800bb34:	2900      	cmp	r1, #0
 800bb36:	d040      	beq.n	800bbba <_free_r+0x8a>
 800bb38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bb3c:	1f0c      	subs	r4, r1, #4
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	bfb8      	it	lt
 800bb42:	18e4      	addlt	r4, r4, r3
 800bb44:	f000 f83c 	bl	800bbc0 <__malloc_lock>
 800bb48:	4a1c      	ldr	r2, [pc, #112]	; (800bbbc <_free_r+0x8c>)
 800bb4a:	6813      	ldr	r3, [r2, #0]
 800bb4c:	b933      	cbnz	r3, 800bb5c <_free_r+0x2c>
 800bb4e:	6063      	str	r3, [r4, #4]
 800bb50:	6014      	str	r4, [r2, #0]
 800bb52:	4628      	mov	r0, r5
 800bb54:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bb58:	f000 b838 	b.w	800bbcc <__malloc_unlock>
 800bb5c:	42a3      	cmp	r3, r4
 800bb5e:	d908      	bls.n	800bb72 <_free_r+0x42>
 800bb60:	6820      	ldr	r0, [r4, #0]
 800bb62:	1821      	adds	r1, r4, r0
 800bb64:	428b      	cmp	r3, r1
 800bb66:	bf01      	itttt	eq
 800bb68:	6819      	ldreq	r1, [r3, #0]
 800bb6a:	685b      	ldreq	r3, [r3, #4]
 800bb6c:	1809      	addeq	r1, r1, r0
 800bb6e:	6021      	streq	r1, [r4, #0]
 800bb70:	e7ed      	b.n	800bb4e <_free_r+0x1e>
 800bb72:	461a      	mov	r2, r3
 800bb74:	685b      	ldr	r3, [r3, #4]
 800bb76:	b10b      	cbz	r3, 800bb7c <_free_r+0x4c>
 800bb78:	42a3      	cmp	r3, r4
 800bb7a:	d9fa      	bls.n	800bb72 <_free_r+0x42>
 800bb7c:	6811      	ldr	r1, [r2, #0]
 800bb7e:	1850      	adds	r0, r2, r1
 800bb80:	42a0      	cmp	r0, r4
 800bb82:	d10b      	bne.n	800bb9c <_free_r+0x6c>
 800bb84:	6820      	ldr	r0, [r4, #0]
 800bb86:	4401      	add	r1, r0
 800bb88:	1850      	adds	r0, r2, r1
 800bb8a:	4283      	cmp	r3, r0
 800bb8c:	6011      	str	r1, [r2, #0]
 800bb8e:	d1e0      	bne.n	800bb52 <_free_r+0x22>
 800bb90:	6818      	ldr	r0, [r3, #0]
 800bb92:	685b      	ldr	r3, [r3, #4]
 800bb94:	4408      	add	r0, r1
 800bb96:	6010      	str	r0, [r2, #0]
 800bb98:	6053      	str	r3, [r2, #4]
 800bb9a:	e7da      	b.n	800bb52 <_free_r+0x22>
 800bb9c:	d902      	bls.n	800bba4 <_free_r+0x74>
 800bb9e:	230c      	movs	r3, #12
 800bba0:	602b      	str	r3, [r5, #0]
 800bba2:	e7d6      	b.n	800bb52 <_free_r+0x22>
 800bba4:	6820      	ldr	r0, [r4, #0]
 800bba6:	1821      	adds	r1, r4, r0
 800bba8:	428b      	cmp	r3, r1
 800bbaa:	bf01      	itttt	eq
 800bbac:	6819      	ldreq	r1, [r3, #0]
 800bbae:	685b      	ldreq	r3, [r3, #4]
 800bbb0:	1809      	addeq	r1, r1, r0
 800bbb2:	6021      	streq	r1, [r4, #0]
 800bbb4:	6063      	str	r3, [r4, #4]
 800bbb6:	6054      	str	r4, [r2, #4]
 800bbb8:	e7cb      	b.n	800bb52 <_free_r+0x22>
 800bbba:	bd38      	pop	{r3, r4, r5, pc}
 800bbbc:	20003358 	.word	0x20003358

0800bbc0 <__malloc_lock>:
 800bbc0:	4801      	ldr	r0, [pc, #4]	; (800bbc8 <__malloc_lock+0x8>)
 800bbc2:	f7ff bfa5 	b.w	800bb10 <__retarget_lock_acquire_recursive>
 800bbc6:	bf00      	nop
 800bbc8:	20003354 	.word	0x20003354

0800bbcc <__malloc_unlock>:
 800bbcc:	4801      	ldr	r0, [pc, #4]	; (800bbd4 <__malloc_unlock+0x8>)
 800bbce:	f7ff bfa0 	b.w	800bb12 <__retarget_lock_release_recursive>
 800bbd2:	bf00      	nop
 800bbd4:	20003354 	.word	0x20003354

0800bbd8 <_init>:
 800bbd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbda:	bf00      	nop
 800bbdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bbde:	bc08      	pop	{r3}
 800bbe0:	469e      	mov	lr, r3
 800bbe2:	4770      	bx	lr

0800bbe4 <_fini>:
 800bbe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbe6:	bf00      	nop
 800bbe8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bbea:	bc08      	pop	{r3}
 800bbec:	469e      	mov	lr, r3
 800bbee:	4770      	bx	lr
