//*****************************************************************************
// P2.C
//
// function generator
//****************************************************************************

#include "msp.h"
#define CONST_INCR 2000
#define offset 600*0
#define volts 2

void Drive_DAC(unsigned int level);

volatile unsigned int TempDAC_Value = offset;
unsigned int slope = 1;
unsigned int waveform = 0;
unsigned int count = 0;
unsigned int max = 600*volts;

const char SineTable120[] =
{ 128,
  134,
  141,
  147,
  154,
  160,
  167,
  173,
  179,
  185,
  191,
  197,
  202,
  208,
  213,
  218,
  222,
  227,
  231,
  234,
  238,
  241,
  244,
  247,
  249,
  251,
  252,
  253,
  254,
  255,
  255,
  255,
  254,
  253,
  252,
  251,
  249,
  247,
  244,
  241,
  238,
  234,
  231,
  227,
  222,
  218,
  213,
  208,
  202,
  197,
  191,
  185,
  179,
  173,
  167,
  160,
  154,
  147,
  141,
  134,
  128,
  121,
  114,
  108,
  101,
  95,
  88,
  82,
  76,
  70,
  64,
  58,
  53,
  47,
  42,
  37,
  33,
  28,
  24,
  21,
  17,
  14,
  11,
  8,
  6,
  4,
  3,
  2,
  1,
  0,
  0,
  0,
  1,
  2,
  3,
  4,
  6,
  8,
  11,
  14,
  17,
  21,
  24,
  28,
  33,
  37,
  42,
  47,
  53,
  58,
  64,
  70,
  76,
  82,
  88,
  95,
  101,
  108,
  114,
  121
};




int main(void)
{

  WDT_A->CTL = WDT_A_CTL_PW | WDT_A_CTL_HOLD;   // Stop watchdog timer

  // DCO = 24 MHz, SMCLK and MCLK = DCO
  CS->KEY = CS_KEY_VAL;
  CS->CTL0 = 0;
  CS->CTL0 = CS_CTL0_DCORSEL_4;   // DCO = 24 MHz
  CS->CTL1 = CS_CTL1_SELA_2 | CS_CTL1_SELS_3 | CS_CTL1_SELM_3;
  CS->KEY = 0;

  // Configure port bits for SPI
  P4->DIR |= BIT1;                     // Will use BIT4 to activate /CE on the DAC
  P1SEL0 |= BIT6 + BIT5;               // Configure P1.6 and P1.5 for UCB0SIMO and UCB0CLK
  P1SEL1 &= ~(BIT6 + BIT5);            //

  // SPI Setup
  EUSCI_B0->CTLW0 |= EUSCI_B_CTLW0_SWRST;   // Put eUSCI state machine in reset

  EUSCI_B0->CTLW0 = EUSCI_B_CTLW0_SWRST |   // Remain eUSCI state machine in reset
                    EUSCI_B_CTLW0_MST   |   // Set as SPI master
                    EUSCI_B_CTLW0_SYNC  |   // Set as synchronous mode
                    EUSCI_B_CTLW0_CKPL  |   // Set clock polarity high
                    EUSCI_B_CTLW0_MSB;      // MSB first

  EUSCI_B0->CTLW0 |= EUSCI_B_CTLW0_SSEL__SMCLK; // SMCLK
  EUSCI_B0->BRW = 0x01;                         // divide by 16, clock = fBRCLK/(UCBRx)
  EUSCI_B0->CTLW0 &= ~EUSCI_B_CTLW0_SWRST;      // Initialize USCI state machine, SPI
                                                // now waiting for something to
                                                // be placed in TXBUF

  EUSCI_B0->IFG |= EUSCI_B_IFG_TXIFG;  // Clear TXIFG flag


  TIMER_A0->CCTL[0] = TIMER_A_CCTLN_CCIE; // TACCR0 interrupt enabled
  TIMER_A0->CCR[0] = CONST_INCR;
  TIMER_A0->CTL = TIMER_A_CTL_SSEL__SMCLK | // SMCLK, continuous mode
            TIMER_A_CTL_MC__CONTINUOUS;

  // Enable global interrupt
  __enable_irq();

  NVIC->ISER[0] = 1 << ((TA0_0_IRQn) & 31);



  while (1) {

        Drive_DAC(TempDAC_Value);

  }

} // end of main


void Drive_DAC(unsigned int level){
  unsigned int DAC_Word = 0;
  int i;

  DAC_Word = (0x1000) | (level & 0x0FFF);   // 0x1000 sets DAC for Write
                                            // to DAC, Gain = 2, /SHDN = 1
                                            // and put 12-bit level value
                                            // in low 12 bits.

  P4->OUT &= ~BIT1;                                   // Clear P4.1 (drive /CS low on DAC)
                                                      // Using a port output to do this for now

  EUSCI_B0->TXBUF = (unsigned char) (DAC_Word >> 8);  // Shift upper byte of DAC_Word
                                                      // 8-bits to right

  while (!(EUSCI_B0->IFG & EUSCI_B_IFG_TXIFG));              // USCI_A0 TX buffer ready?
     EUSCI_B0->TXBUF = (unsigned char) (DAC_Word & 0x00FF);  // Transmit lower byte to DAC

  while (!(EUSCI_B0->IFG & EUSCI_B_IFG_TXIFG));      // Poll the TX flag to wait for completion

  for(i = 200; i > 0; i--);                          // Delay 200 16 MHz SMCLK periods
                                                     //to ensure TX is complete by SIMO

  P4->OUT |= BIT1;                                   // Set P4.1   (drive /CS high on DAC)

  return;
}



// Timer A0 interrupt service routine

void TA0_0_IRQHandler(void) {


    TIMER_A0->CCTL[0] &= ~TIMER_A_CCTLN_CCIFG;

      // 1200 = around 2 volts


      if (TempDAC_Value == max + offset )
      {
          slope = 0;
      }
      if (TempDAC_Value == offset)
      {
          slope = 1;
      }

      if (slope == 1)
      {
          if (waveform == 0)
          {
              TempDAC_Value += max/120;            // triangular waveform
          }
          if (waveform == 1)
          {
              TempDAC_Value == max + offset;            // square waveform
          }
      }
      else
      {
          if (waveform == 0)
          {
              TempDAC_Value -= max/120;            // triangular waveform
          }
          if (waveform == 1)
          {
              TempDAC_Value == offset;            // square waveform
          }
       }

       if (waveform == 2)
       {
           TempDAC_Value = SineTable120[count] * (1200/255);
          count++;
          if (count == 120)
              count = 0;
       }

      TIMER_A0->CCR[0] += CONST_INCR;

}
