Command: synth_design -mode out_of_context -flatten_hierarchy full -top des3_perf -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24229 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1050.219 ; gain = 165.137 ; free physical = 7605 ; free virtual = 31883
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'des3_perf' [/home/sean/vivado_workspace/ooc_des3_perf/Sources/hdl/verilog/perf_opt/des3_perf.v:35]
INFO: [Synth 8-638] synthesizing module 'des' [/home/sean/vivado_workspace/ooc_des3_perf/Sources/hdl/verilog/perf_opt/des.v:35]
INFO: [Synth 8-638] synthesizing module 'key_sel' [/home/sean/vivado_workspace/ooc_des3_perf/Sources/hdl/verilog/perf_opt/key_sel.v:36]
INFO: [Synth 8-256] done synthesizing module 'key_sel' (1#1) [/home/sean/vivado_workspace/ooc_des3_perf/Sources/hdl/verilog/perf_opt/key_sel.v:36]
INFO: [Synth 8-638] synthesizing module 'crp' [/home/sean/vivado_workspace/ooc_des3_perf/Sources/hdl/verilog/common/crp.v:35]
INFO: [Synth 8-638] synthesizing module 'sbox1' [/home/sean/vivado_workspace/ooc_des3_perf/Sources/hdl/verilog/common/sbox1.v:35]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sean/vivado_workspace/ooc_des3_perf/Sources/hdl/verilog/common/sbox1.v:41]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/sean/vivado_workspace/ooc_des3_perf/Sources/hdl/verilog/common/sbox1.v:41]
INFO: [Synth 8-256] done synthesizing module 'sbox1' (2#1) [/home/sean/vivado_workspace/ooc_des3_perf/Sources/hdl/verilog/common/sbox1.v:35]
INFO: [Synth 8-638] synthesizing module 'sbox2' [/home/sean/vivado_workspace/ooc_des3_perf/Sources/hdl/verilog/common/sbox2.v:35]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sean/vivado_workspace/ooc_des3_perf/Sources/hdl/verilog/common/sbox2.v:41]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/sean/vivado_workspace/ooc_des3_perf/Sources/hdl/verilog/common/sbox2.v:41]
INFO: [Synth 8-256] done synthesizing module 'sbox2' (3#1) [/home/sean/vivado_workspace/ooc_des3_perf/Sources/hdl/verilog/common/sbox2.v:35]
INFO: [Synth 8-638] synthesizing module 'sbox3' [/home/sean/vivado_workspace/ooc_des3_perf/Sources/hdl/verilog/common/sbox3.v:35]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sean/vivado_workspace/ooc_des3_perf/Sources/hdl/verilog/common/sbox3.v:41]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/sean/vivado_workspace/ooc_des3_perf/Sources/hdl/verilog/common/sbox3.v:41]
INFO: [Synth 8-256] done synthesizing module 'sbox3' (4#1) [/home/sean/vivado_workspace/ooc_des3_perf/Sources/hdl/verilog/common/sbox3.v:35]
INFO: [Synth 8-638] synthesizing module 'sbox4' [/home/sean/vivado_workspace/ooc_des3_perf/Sources/hdl/verilog/common/sbox4.v:35]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sean/vivado_workspace/ooc_des3_perf/Sources/hdl/verilog/common/sbox4.v:41]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/sean/vivado_workspace/ooc_des3_perf/Sources/hdl/verilog/common/sbox4.v:41]
INFO: [Synth 8-256] done synthesizing module 'sbox4' (5#1) [/home/sean/vivado_workspace/ooc_des3_perf/Sources/hdl/verilog/common/sbox4.v:35]
INFO: [Synth 8-638] synthesizing module 'sbox5' [/home/sean/vivado_workspace/ooc_des3_perf/Sources/hdl/verilog/common/sbox5.v:35]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sean/vivado_workspace/ooc_des3_perf/Sources/hdl/verilog/common/sbox5.v:41]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/sean/vivado_workspace/ooc_des3_perf/Sources/hdl/verilog/common/sbox5.v:41]
INFO: [Synth 8-256] done synthesizing module 'sbox5' (6#1) [/home/sean/vivado_workspace/ooc_des3_perf/Sources/hdl/verilog/common/sbox5.v:35]
INFO: [Synth 8-638] synthesizing module 'sbox6' [/home/sean/vivado_workspace/ooc_des3_perf/Sources/hdl/verilog/common/sbox6.v:35]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sean/vivado_workspace/ooc_des3_perf/Sources/hdl/verilog/common/sbox6.v:41]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/sean/vivado_workspace/ooc_des3_perf/Sources/hdl/verilog/common/sbox6.v:41]
INFO: [Synth 8-256] done synthesizing module 'sbox6' (7#1) [/home/sean/vivado_workspace/ooc_des3_perf/Sources/hdl/verilog/common/sbox6.v:35]
INFO: [Synth 8-638] synthesizing module 'sbox7' [/home/sean/vivado_workspace/ooc_des3_perf/Sources/hdl/verilog/common/sbox7.v:35]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sean/vivado_workspace/ooc_des3_perf/Sources/hdl/verilog/common/sbox7.v:41]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/sean/vivado_workspace/ooc_des3_perf/Sources/hdl/verilog/common/sbox7.v:41]
INFO: [Synth 8-256] done synthesizing module 'sbox7' (8#1) [/home/sean/vivado_workspace/ooc_des3_perf/Sources/hdl/verilog/common/sbox7.v:35]
INFO: [Synth 8-638] synthesizing module 'sbox8' [/home/sean/vivado_workspace/ooc_des3_perf/Sources/hdl/verilog/common/sbox8.v:35]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sean/vivado_workspace/ooc_des3_perf/Sources/hdl/verilog/common/sbox8.v:41]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/sean/vivado_workspace/ooc_des3_perf/Sources/hdl/verilog/common/sbox8.v:41]
INFO: [Synth 8-256] done synthesizing module 'sbox8' (9#1) [/home/sean/vivado_workspace/ooc_des3_perf/Sources/hdl/verilog/common/sbox8.v:35]
INFO: [Synth 8-256] done synthesizing module 'crp' (10#1) [/home/sean/vivado_workspace/ooc_des3_perf/Sources/hdl/verilog/common/crp.v:35]
INFO: [Synth 8-256] done synthesizing module 'des' (11#1) [/home/sean/vivado_workspace/ooc_des3_perf/Sources/hdl/verilog/perf_opt/des.v:35]
INFO: [Synth 8-256] done synthesizing module 'des3_perf' (12#1) [/home/sean/vivado_workspace/ooc_des3_perf/Sources/hdl/verilog/perf_opt/des3_perf.v:35]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1101.656 ; gain = 216.574 ; free physical = 7549 ; free virtual = 31828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1101.656 ; gain = 216.574 ; free physical = 7550 ; free virtual = 31828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1109.660 ; gain = 224.578 ; free physical = 7550 ; free virtual = 31828
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1162.184 ; gain = 277.102 ; free physical = 7500 ; free virtual = 31778
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 48    
	   2 Input     32 Bit         XORs := 48    
+---Registers : 
	               64 Bit    Registers := 6     
	               56 Bit    Registers := 99    
	               32 Bit    Registers := 90    
+---Muxes : 
	   2 Input     56 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2304  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module des3_perf 
Detailed RTL Component Info : 
+---Registers : 
	               56 Bit    Registers := 51    
+---Muxes : 
	   2 Input     56 Bit        Muxes := 2     
Module key_sel 
Detailed RTL Component Info : 
+---Registers : 
	               56 Bit    Registers := 15    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 768   
Module crp 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 1     
Module des 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 16    
+---Registers : 
	               64 Bit    Registers := 2     
	               56 Bit    Registers := 1     
	               32 Bit    Registers := 30    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1196.184 ; gain = 311.102 ; free physical = 7464 ; free virtual = 31743
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1230.223 ; gain = 345.141 ; free physical = 7429 ; free virtual = 31708
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1230.223 ; gain = 345.141 ; free physical = 7429 ; free virtual = 31708

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|sbox1       | dout       | 64x4          | LUT            | 
|sbox2       | dout       | 64x4          | LUT            | 
|sbox3       | dout       | 64x4          | LUT            | 
|sbox4       | dout       | 64x4          | LUT            | 
|sbox5       | dout       | 64x4          | LUT            | 
|sbox6       | dout       | 64x4          | LUT            | 
|sbox7       | dout       | 64x4          | LUT            | 
|sbox8       | dout       | 64x4          | LUT            | 
|crp         | u6/dout    | 64x4          | LUT            | 
|crp         | u2/dout    | 64x4          | LUT            | 
|crp         | u1/dout    | 64x4          | LUT            | 
|crp         | u7/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u0/dout    | 64x4          | LUT            | 
|crp         | u6/dout    | 64x4          | LUT            | 
|crp         | u2/dout    | 64x4          | LUT            | 
|crp         | u5/dout    | 64x4          | LUT            | 
|crp         | u1/dout    | 64x4          | LUT            | 
|crp         | u7/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u6/dout    | 64x4          | LUT            | 
|crp         | u2/dout    | 64x4          | LUT            | 
|crp         | u1/dout    | 64x4          | LUT            | 
|crp         | u7/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u6/dout    | 64x4          | LUT            | 
|crp         | u2/dout    | 64x4          | LUT            | 
|crp         | u1/dout    | 64x4          | LUT            | 
|crp         | u7/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u6/dout    | 64x4          | LUT            | 
|crp         | u2/dout    | 64x4          | LUT            | 
|crp         | u1/dout    | 64x4          | LUT            | 
|crp         | u7/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u6/dout    | 64x4          | LUT            | 
|crp         | u2/dout    | 64x4          | LUT            | 
|crp         | u7/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u6/dout    | 64x4          | LUT            | 
|crp         | u2/dout    | 64x4          | LUT            | 
|crp         | u7/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u6/dout    | 64x4          | LUT            | 
|crp         | u2/dout    | 64x4          | LUT            | 
|crp         | u7/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u6/dout    | 64x4          | LUT            | 
|crp         | u2/dout    | 64x4          | LUT            | 
|crp         | u7/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u6/dout    | 64x4          | LUT            | 
|crp         | u2/dout    | 64x4          | LUT            | 
|crp         | u7/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u6/dout    | 64x4          | LUT            | 
|crp         | u2/dout    | 64x4          | LUT            | 
|crp         | u7/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u6/dout    | 64x4          | LUT            | 
|crp         | u2/dout    | 64x4          | LUT            | 
|crp         | u7/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u6/dout    | 64x4          | LUT            | 
|crp         | u2/dout    | 64x4          | LUT            | 
|crp         | u7/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u6/dout    | 64x4          | LUT            | 
|crp         | u2/dout    | 64x4          | LUT            | 
|crp         | u7/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u6/dout    | 64x4          | LUT            | 
|crp         | u2/dout    | 64x4          | LUT            | 
|crp         | u7/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u6/dout    | 64x4          | LUT            | 
|crp         | u2/dout    | 64x4          | LUT            | 
|crp         | u7/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u6/dout    | 64x4          | LUT            | 
|crp         | u2/dout    | 64x4          | LUT            | 
|crp         | u7/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u0/dout    | 64x4          | LUT            | 
|crp         | u2/dout    | 64x4          | LUT            | 
|crp         | u7/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u6/dout    | 64x4          | LUT            | 
|crp         | u2/dout    | 64x4          | LUT            | 
|crp         | u7/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u6/dout    | 64x4          | LUT            | 
|crp         | u2/dout    | 64x4          | LUT            | 
|crp         | u7/dout    | 64x4          | LUT            | 
|crp         | u6/dout    | 64x4          | LUT            | 
|crp         | u2/dout    | 64x4          | LUT            | 
|crp         | u7/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u6/dout    | 64x4          | LUT            | 
|crp         | u2/dout    | 64x4          | LUT            | 
|crp         | u7/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u6/dout    | 64x4          | LUT            | 
|crp         | u2/dout    | 64x4          | LUT            | 
|crp         | u7/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u6/dout    | 64x4          | LUT            | 
|crp         | u2/dout    | 64x4          | LUT            | 
|crp         | u7/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u6/dout    | 64x4          | LUT            | 
|crp         | u2/dout    | 64x4          | LUT            | 
|crp         | u7/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u6/dout    | 64x4          | LUT            | 
|crp         | u2/dout    | 64x4          | LUT            | 
|crp         | u7/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u6/dout    | 64x4          | LUT            | 
|crp         | u2/dout    | 64x4          | LUT            | 
|crp         | u7/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u6/dout    | 64x4          | LUT            | 
|crp         | u2/dout    | 64x4          | LUT            | 
|crp         | u7/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u6/dout    | 64x4          | LUT            | 
|crp         | u2/dout    | 64x4          | LUT            | 
|crp         | u7/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u6/dout    | 64x4          | LUT            | 
|crp         | u2/dout    | 64x4          | LUT            | 
|crp         | u7/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u6/dout    | 64x4          | LUT            | 
|crp         | u2/dout    | 64x4          | LUT            | 
|crp         | u7/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u6/dout    | 64x4          | LUT            | 
|crp         | u2/dout    | 64x4          | LUT            | 
|crp         | u7/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u6/dout    | 64x4          | LUT            | 
|crp         | u2/dout    | 64x4          | LUT            | 
|crp         | u7/dout    | 64x4          | LUT            | 
|crp         | u3/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u0/dout    | 64x4          | LUT            | 
|crp         | u6/dout    | 64x4          | LUT            | 
|crp         | u2/dout    | 64x4          | LUT            | 
|crp         | u5/dout    | 64x4          | LUT            | 
|crp         | u7/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u6/dout    | 64x4          | LUT            | 
|crp         | u2/dout    | 64x4          | LUT            | 
|crp         | u7/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u6/dout    | 64x4          | LUT            | 
|crp         | u2/dout    | 64x4          | LUT            | 
|crp         | u7/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u6/dout    | 64x4          | LUT            | 
|crp         | u2/dout    | 64x4          | LUT            | 
|crp         | u7/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u6/dout    | 64x4          | LUT            | 
|crp         | u2/dout    | 64x4          | LUT            | 
|crp         | u7/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u6/dout    | 64x4          | LUT            | 
|crp         | u2/dout    | 64x4          | LUT            | 
|crp         | u7/dout    | 64x4          | LUT            | 
|crp         | u6/dout    | 64x4          | LUT            | 
|crp         | u2/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u6/dout    | 64x4          | LUT            | 
|crp         | u7/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u6/dout    | 64x4          | LUT            | 
|crp         | u7/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u6/dout    | 64x4          | LUT            | 
|crp         | u2/dout    | 64x4          | LUT            | 
|crp         | u7/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u6/dout    | 64x4          | LUT            | 
|crp         | u2/dout    | 64x4          | LUT            | 
|crp         | u7/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u6/dout    | 64x4          | LUT            | 
|crp         | u2/dout    | 64x4          | LUT            | 
|crp         | u7/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u6/dout    | 64x4          | LUT            | 
|crp         | u2/dout    | 64x4          | LUT            | 
|crp         | u7/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u6/dout    | 64x4          | LUT            | 
|crp         | u2/dout    | 64x4          | LUT            | 
|crp         | u7/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
|crp         | u6/dout    | 64x4          | LUT            | 
|crp         | u2/dout    | 64x4          | LUT            | 
|crp         | u7/dout    | 64x4          | LUT            | 
|crp         | u4/dout    | 64x4          | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1272.270 ; gain = 387.188 ; free physical = 7379 ; free virtual = 31666
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1272.270 ; gain = 387.188 ; free physical = 7379 ; free virtual = 31666

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1272.270 ; gain = 387.188 ; free physical = 7379 ; free virtual = 31666
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1291.934 ; gain = 406.852 ; free physical = 7363 ; free virtual = 31650
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1291.934 ; gain = 406.852 ; free physical = 7363 ; free virtual = 31650

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1291.934 ; gain = 406.852 ; free physical = 7363 ; free virtual = 31650
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1291.934 ; gain = 406.852 ; free physical = 7362 ; free virtual = 31649
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1291.934 ; gain = 406.852 ; free physical = 7362 ; free virtual = 31649
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1291.934 ; gain = 406.852 ; free physical = 7363 ; free virtual = 31650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|des3_perf   | u1/key_r_reg[55] | 18     | 56    | NO           | YES                | YES               | 56     | 0       | 
|des3_perf   | u2/key_r_reg[55] | 35     | 56    | NO           | NO                 | YES               | 0      | 112     | 
+------------+------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT2    |  1536|
|2     |LUT3    |   112|
|3     |LUT4    |  2304|
|4     |LUT6    |  1536|
|5     |SRL16E  |    56|
|6     |SRLC32E |   112|
|7     |FDRE    |  6008|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       | 11664|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1291.934 ; gain = 406.852 ; free physical = 7363 ; free virtual = 31650
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1291.934 ; gain = 315.711 ; free physical = 7363 ; free virtual = 31650
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1291.941 ; gain = 406.859 ; free physical = 7363 ; free virtual = 31650
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Netlist 29-101] Netlist 'des3_perf' is not ideal for floorplanning, since the cellview 'des3_perf' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 56 instances were transformed.
  SRLC32E => SRL16E: 56 instances

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 1424.805 ; gain = 461.168 ; free physical = 7325 ; free virtual = 31612
