//  Precision RTL Synthesis 32-bit 2015.1.6 (Production Release) Wed Jun 10 09:13:13 PDT 2015
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2015, All Rights Reserved.
//             Portions copyright 1991-2008 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on  Stuart@SHDL-2  6.02.9200 x86
//  
//  Start time Thu Aug 04 18:44:50 2016

***************************************************************
Device Utilization for v50bg256
***************************************************************
Resource                          Used    Avail   Utilization
---------------------------------------------------------------
IOs                               39      180      21.67%
Global Buffers                    0       4         0.00%
LUTs                              13      1536      0.85%
CLB Slices                        7       768       0.91%
Dffs or Latches                   0       1536      0.00%
Block RAMs                        0       8         0.00%
---------------------------------------------------------------

********************************************************

Library: work    Cell: unsigned_adder    View: INTERFACE

********************************************************

  Cell      Library  References     Total Area

 GND        xcv     1 x
 IBUF       xcv    26 x
 LUT2       xcv    13 x      1     13 LUTs
 MUXCY_L    xcv    12 x      1     12 MUX CARRYs
 OBUF       xcv    13 x
 XORCY      xcv    13 x

 Number of ports :                      39
 Number of nets :                      104
 Number of instances :                  78
 Number of references to this view :     0

Total accumulated area : 
 Number of LUTs :                       13
 Number of MUX CARRYs :                 12
 Number of gates :                      13
 Number of accumulated instances :      78


*****************************
 IO Register Mapping Report
*****************************
Design: work.unsigned_adder.INTERFACE

+------------+-----------+----------+----------+----------+
| Port       | Direction |   INFF   |  OUTFF   |  TRIFF   |
+------------+-----------+----------+----------+----------+
| a(12)      | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(11)      | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(10)      | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(9)       | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(8)       | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(7)       | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(6)       | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(5)       | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(4)       | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(3)       | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(2)       | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(1)       | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(0)       | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(12)      | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(11)      | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(10)      | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(9)       | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(8)       | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(7)       | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(6)       | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(5)       | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(4)       | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(3)       | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(2)       | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(1)       | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(0)       | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| sum(12)    | Output    |          |          |          |
+------------+-----------+----------+----------+----------+
| sum(11)    | Output    |          |          |          |
+------------+-----------+----------+----------+----------+
| sum(10)    | Output    |          |          |          |
+------------+-----------+----------+----------+----------+
| sum(9)     | Output    |          |          |          |
+------------+-----------+----------+----------+----------+
| sum(8)     | Output    |          |          |          |
+------------+-----------+----------+----------+----------+
| sum(7)     | Output    |          |          |          |
+------------+-----------+----------+----------+----------+
| sum(6)     | Output    |          |          |          |
+------------+-----------+----------+----------+----------+
| sum(5)     | Output    |          |          |          |
+------------+-----------+----------+----------+----------+
| sum(4)     | Output    |          |          |          |
+------------+-----------+----------+----------+----------+
| sum(3)     | Output    |          |          |          |
+------------+-----------+----------+----------+----------+
| sum(2)     | Output    |          |          |          |
+------------+-----------+----------+----------+----------+
| sum(1)     | Output    |          |          |          |
+------------+-----------+----------+----------+----------+
| sum(0)     | Output    |          |          |          |
+------------+-----------+----------+----------+----------+
Total registers mapped: 0
