Classic Timing Analyzer report for PQP
Thu May 16 20:21:05 2019
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                      ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------+-------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                         ; To                                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------+-------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 16.916 ns                        ; ControlUnit:ControlUnit|state.Add            ; ALUResult[29]                             ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 88.42 MHz ( period = 11.310 ns ) ; ControlUnit:ControlUnit|nextstate.Decode_590 ; ControlUnit:ControlUnit|state.Decode      ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Rte_459 ; clock      ; clock    ; 67           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                              ;                                           ;            ;          ; 67           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------+-------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S60F1020C3      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                 ; To                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 88.42 MHz ( period = 11.310 ns )                    ; ControlUnit:ControlUnit|nextstate.Decode_590         ; ControlUnit:ControlUnit|state.Decode         ; clock      ; clock    ; None                        ; None                      ; 0.517 ns                ;
; N/A                                     ; 88.87 MHz ( period = 11.252 ns )                    ; ControlUnit:ControlUnit|nextstate.Jr_448             ; ControlUnit:ControlUnit|state.Jr             ; clock      ; clock    ; None                        ; None                      ; 0.684 ns                ;
; N/A                                     ; 89.00 MHz ( period = 11.236 ns )                    ; ControlUnit:ControlUnit|nextstate.Addi_540           ; ControlUnit:ControlUnit|state.Addi           ; clock      ; clock    ; None                        ; None                      ; 0.536 ns                ;
; N/A                                     ; 92.51 MHz ( period = 10.810 ns )                    ; ControlUnit:ControlUnit|nextstate.Rte_459            ; ControlUnit:ControlUnit|state.Rte            ; clock      ; clock    ; None                        ; None                      ; 0.506 ns                ;
; N/A                                     ; 93.34 MHz ( period = 10.714 ns )                    ; ControlUnit:ControlUnit|nextstate.Add_577            ; ControlUnit:ControlUnit|state.Add            ; clock      ; clock    ; None                        ; None                      ; 0.617 ns                ;
; N/A                                     ; 93.53 MHz ( period = 10.692 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInReg_566     ; ControlUnit:ControlUnit|state.WriteInReg     ; clock      ; clock    ; None                        ; None                      ; 0.527 ns                ;
; N/A                                     ; 93.79 MHz ( period = 10.662 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_531 ; ControlUnit:ControlUnit|state.WriteInRegAddi ; clock      ; clock    ; None                        ; None                      ; 0.518 ns                ;
; N/A                                     ; 93.84 MHz ( period = 10.656 ns )                    ; ControlUnit:ControlUnit|nextstate.SllvWriteReg_402   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; clock      ; clock    ; None                        ; None                      ; 0.527 ns                ;
; N/A                                     ; 94.32 MHz ( period = 10.602 ns )                    ; ControlUnit:ControlUnit|nextstate.SllWriteReg_426    ; ControlUnit:ControlUnit|state.SllWriteReg    ; clock      ; clock    ; None                        ; None                      ; 0.516 ns                ;
; N/A                                     ; 94.86 MHz ( period = 10.542 ns )                    ; ControlUnit:ControlUnit|nextstate.And_505            ; ControlUnit:ControlUnit|state.And            ; clock      ; clock    ; None                        ; None                      ; 0.533 ns                ;
; N/A                                     ; 95.31 MHz ( period = 10.492 ns )                    ; ControlUnit:ControlUnit|nextstate.Sll_437            ; ControlUnit:ControlUnit|state.Sll            ; clock      ; clock    ; None                        ; None                      ; 0.520 ns                ;
; N/A                                     ; 95.47 MHz ( period = 10.474 ns )                    ; ControlUnit:ControlUnit|nextstate.Break_483          ; ControlUnit:ControlUnit|state.Break          ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 100.50 MHz ( period = 9.950 ns )                    ; ControlUnit:ControlUnit|nextstate.Wait_553           ; ControlUnit:ControlUnit|state.Wait           ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 100.50 MHz ( period = 9.950 ns )                    ; ControlUnit:ControlUnit|nextstate.WaitMemRead_603    ; ControlUnit:ControlUnit|state.WaitMemRead    ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 100.93 MHz ( period = 9.908 ns )                    ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_518   ; ControlUnit:ControlUnit|state.WaitMemRead2   ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 100.97 MHz ( period = 9.904 ns )                    ; ControlUnit:ControlUnit|nextstate.Start_616          ; ControlUnit:ControlUnit|state.Start          ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 101.13 MHz ( period = 9.888 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInPC_472      ; ControlUnit:ControlUnit|state.WriteInPC      ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 102.15 MHz ( period = 9.790 ns )                    ; ControlUnit:ControlUnit|nextstate.Sub_494            ; ControlUnit:ControlUnit|state.Sub            ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 102.44 MHz ( period = 9.762 ns )                    ; ControlUnit:ControlUnit|nextstate.Sllv_413           ; ControlUnit:ControlUnit|state.Sllv           ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 116.32 MHz ( period = 8.597 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 8.439 ns                ;
; N/A                                     ; 116.73 MHz ( period = 8.567 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 8.408 ns                ;
; N/A                                     ; 116.74 MHz ( period = 8.566 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 8.408 ns                ;
; N/A                                     ; 117.15 MHz ( period = 8.536 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 8.377 ns                ;
; N/A                                     ; 117.77 MHz ( period = 8.491 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 8.333 ns                ;
; N/A                                     ; 117.87 MHz ( period = 8.484 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 8.326 ns                ;
; N/A                                     ; 118.19 MHz ( period = 8.461 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 8.302 ns                ;
; N/A                                     ; 118.29 MHz ( period = 8.454 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 8.296 ns                ;
; N/A                                     ; 118.29 MHz ( period = 8.454 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 8.295 ns                ;
; N/A                                     ; 118.32 MHz ( period = 8.452 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 8.294 ns                ;
; N/A                                     ; 118.71 MHz ( period = 8.424 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 8.265 ns                ;
; N/A                                     ; 118.74 MHz ( period = 8.422 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 8.263 ns                ;
; N/A                                     ; 118.78 MHz ( period = 8.419 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 8.258 ns                ;
; N/A                                     ; 118.79 MHz ( period = 8.418 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 8.257 ns                ;
; N/A                                     ; 119.22 MHz ( period = 8.388 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 8.227 ns                ;
; N/A                                     ; 119.23 MHz ( period = 8.387 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 8.226 ns                ;
; N/A                                     ; 119.45 MHz ( period = 8.372 ns )                    ; Registrador:B|Saida[1]                               ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 8.214 ns                ;
; N/A                                     ; 119.88 MHz ( period = 8.342 ns )                    ; Registrador:B|Saida[1]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 8.183 ns                ;
; N/A                                     ; 119.99 MHz ( period = 8.334 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 8.183 ns                ;
; N/A                                     ; 120.18 MHz ( period = 8.321 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 8.163 ns                ;
; N/A                                     ; 120.18 MHz ( period = 8.321 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 8.163 ns                ;
; N/A                                     ; 120.26 MHz ( period = 8.315 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 8.157 ns                ;
; N/A                                     ; 120.29 MHz ( period = 8.313 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 8.152 ns                ;
; N/A                                     ; 120.31 MHz ( period = 8.312 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 8.151 ns                ;
; N/A                                     ; 120.39 MHz ( period = 8.306 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 8.145 ns                ;
; N/A                                     ; 120.39 MHz ( period = 8.306 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 8.147 ns                ;
; N/A                                     ; 120.41 MHz ( period = 8.305 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 8.144 ns                ;
; N/A                                     ; 120.42 MHz ( period = 8.304 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 8.152 ns                ;
; N/A                                     ; 120.63 MHz ( period = 8.290 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 8.132 ns                ;
; N/A                                     ; 120.63 MHz ( period = 8.290 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 8.132 ns                ;
; N/A                                     ; 120.71 MHz ( period = 8.284 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 8.126 ns                ;
; N/A                                     ; 120.83 MHz ( period = 8.276 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 8.115 ns                ;
; N/A                                     ; 120.85 MHz ( period = 8.275 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 120.85 MHz ( period = 8.275 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 8.114 ns                ;
; N/A                                     ; 120.86 MHz ( period = 8.274 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 8.113 ns                ;
; N/A                                     ; 120.88 MHz ( period = 8.273 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 8.112 ns                ;
; N/A                                     ; 121.73 MHz ( period = 8.215 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 8.057 ns                ;
; N/A                                     ; 121.73 MHz ( period = 8.215 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 8.057 ns                ;
; N/A                                     ; 121.82 MHz ( period = 8.209 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 8.051 ns                ;
; N/A                                     ; 121.83 MHz ( period = 8.208 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 8.050 ns                ;
; N/A                                     ; 121.83 MHz ( period = 8.208 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 8.050 ns                ;
; N/A                                     ; 121.92 MHz ( period = 8.202 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 8.044 ns                ;
; N/A                                     ; 121.95 MHz ( period = 8.200 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 8.041 ns                ;
; N/A                                     ; 122.04 MHz ( period = 8.194 ns )                    ; Registrador:B|Saida[1]                               ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 8.033 ns                ;
; N/A                                     ; 122.06 MHz ( period = 8.193 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 8.034 ns                ;
; N/A                                     ; 122.06 MHz ( period = 8.193 ns )                    ; Registrador:B|Saida[1]                               ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 8.032 ns                ;
; N/A                                     ; 122.28 MHz ( period = 8.178 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 8.020 ns                ;
; N/A                                     ; 122.28 MHz ( period = 8.178 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 8.020 ns                ;
; N/A                                     ; 122.28 MHz ( period = 8.178 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 8.015 ns                ;
; N/A                                     ; 122.31 MHz ( period = 8.176 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 8.018 ns                ;
; N/A                                     ; 122.31 MHz ( period = 8.176 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 8.018 ns                ;
; N/A                                     ; 122.37 MHz ( period = 8.172 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 8.014 ns                ;
; N/A                                     ; 122.40 MHz ( period = 8.170 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 8.012 ns                ;
; N/A                                     ; 122.50 MHz ( period = 8.163 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 8.004 ns                ;
; N/A                                     ; 122.53 MHz ( period = 8.161 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 8.002 ns                ;
; N/A                                     ; 122.61 MHz ( period = 8.156 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 8.002 ns                ;
; N/A                                     ; 122.62 MHz ( period = 8.155 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 8.001 ns                ;
; N/A                                     ; 122.74 MHz ( period = 8.147 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 7.984 ns                ;
; N/A                                     ; 123.05 MHz ( period = 8.127 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]           ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 8.254 ns                ;
; N/A                                     ; 123.50 MHz ( period = 8.097 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]           ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 8.223 ns                ;
; N/A                                     ; 123.52 MHz ( period = 8.096 ns )                    ; Registrador:B|Saida[1]                               ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 7.938 ns                ;
; N/A                                     ; 123.52 MHz ( period = 8.096 ns )                    ; Registrador:B|Saida[1]                               ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 7.938 ns                ;
; N/A                                     ; 123.61 MHz ( period = 8.090 ns )                    ; Registrador:B|Saida[1]                               ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 7.932 ns                ;
; N/A                                     ; 123.75 MHz ( period = 8.081 ns )                    ; Registrador:B|Saida[1]                               ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.922 ns                ;
; N/A                                     ; 123.89 MHz ( period = 8.072 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 7.909 ns                ;
; N/A                                     ; 123.99 MHz ( period = 8.065 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 7.902 ns                ;
; N/A                                     ; 124.10 MHz ( period = 8.058 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 7.907 ns                ;
; N/A                                     ; 124.10 MHz ( period = 8.058 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 7.907 ns                ;
; N/A                                     ; 124.19 MHz ( period = 8.052 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 7.901 ns                ;
; N/A                                     ; 124.29 MHz ( period = 8.046 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 7.889 ns                ;
; N/A                                     ; 124.29 MHz ( period = 8.046 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 7.882 ns                ;
; N/A                                     ; 124.33 MHz ( period = 8.043 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.891 ns                ;
; N/A                                     ; 124.46 MHz ( period = 8.035 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 7.872 ns                ;
; N/A                                     ; 124.49 MHz ( period = 8.033 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 7.870 ns                ;
; N/A                                     ; 124.77 MHz ( period = 8.015 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 7.858 ns                ;
; N/A                                     ; 124.77 MHz ( period = 8.015 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 7.851 ns                ;
; N/A                                     ; 125.22 MHz ( period = 7.986 ns )                    ; Registrador:A|Saida[0]                               ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.838 ns                ;
; N/A                                     ; 125.69 MHz ( period = 7.956 ns )                    ; Registrador:A|Saida[0]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.807 ns                ;
; N/A                                     ; 125.74 MHz ( period = 7.953 ns )                    ; Registrador:B|Saida[1]                               ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 7.790 ns                ;
; N/A                                     ; 125.80 MHz ( period = 7.949 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]           ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 8.073 ns                ;
; N/A                                     ; 125.82 MHz ( period = 7.948 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]           ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 8.072 ns                ;
; N/A                                     ; 125.94 MHz ( period = 7.940 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 7.783 ns                ;
; N/A                                     ; 125.94 MHz ( period = 7.940 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 7.776 ns                ;
; N/A                                     ; 126.06 MHz ( period = 7.933 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 7.776 ns                ;
; N/A                                     ; 126.06 MHz ( period = 7.933 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 7.769 ns                ;
; N/A                                     ; 126.34 MHz ( period = 7.915 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 7.759 ns                ;
; N/A                                     ; 126.41 MHz ( period = 7.911 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 7.748 ns                ;
; N/A                                     ; 126.42 MHz ( period = 7.910 ns )                    ; Registrador:PC|Saida[2]                              ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.748 ns                ;
; N/A                                     ; 126.49 MHz ( period = 7.906 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[25]                 ; clock      ; clock    ; None                        ; None                      ; 7.743 ns                ;
; N/A                                     ; 126.52 MHz ( period = 7.904 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 7.741 ns                ;
; N/A                                     ; 126.53 MHz ( period = 7.903 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 7.746 ns                ;
; N/A                                     ; 126.53 MHz ( period = 7.903 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 7.739 ns                ;
; N/A                                     ; 126.57 MHz ( period = 7.901 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 7.744 ns                ;
; N/A                                     ; 126.57 MHz ( period = 7.901 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 7.737 ns                ;
; N/A                                     ; 126.58 MHz ( period = 7.900 ns )                    ; Registrador:A|Saida[2]                               ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.738 ns                ;
; N/A                                     ; 126.90 MHz ( period = 7.880 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 7.717 ns                ;
; N/A                                     ; 126.90 MHz ( period = 7.880 ns )                    ; Registrador:PC|Saida[2]                              ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.717 ns                ;
; N/A                                     ; 126.98 MHz ( period = 7.875 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[25]                 ; clock      ; clock    ; None                        ; None                      ; 7.712 ns                ;
; N/A                                     ; 127.02 MHz ( period = 7.873 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 7.710 ns                ;
; N/A                                     ; 127.06 MHz ( period = 7.870 ns )                    ; Registrador:A|Saida[2]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.707 ns                ;
; N/A                                     ; 127.06 MHz ( period = 7.870 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 7.710 ns                ;
; N/A                                     ; 127.37 MHz ( period = 7.851 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]           ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 7.978 ns                ;
; N/A                                     ; 127.37 MHz ( period = 7.851 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]           ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 7.978 ns                ;
; N/A                                     ; 127.47 MHz ( period = 7.845 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]           ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 7.972 ns                ;
; N/A                                     ; 127.57 MHz ( period = 7.839 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 7.679 ns                ;
; N/A                                     ; 127.62 MHz ( period = 7.836 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]           ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.962 ns                ;
; N/A                                     ; 127.86 MHz ( period = 7.821 ns )                    ; Registrador:B|Saida[1]                               ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 7.664 ns                ;
; N/A                                     ; 127.86 MHz ( period = 7.821 ns )                    ; Registrador:B|Saida[1]                               ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 7.657 ns                ;
; N/A                                     ; 128.04 MHz ( period = 7.810 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[22]                 ; clock      ; clock    ; None                        ; None                      ; 7.648 ns                ;
; N/A                                     ; 128.07 MHz ( period = 7.808 ns )                    ; Registrador:A|Saida[0]                               ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.657 ns                ;
; N/A                                     ; 128.09 MHz ( period = 7.807 ns )                    ; Registrador:A|Saida[0]                               ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 7.656 ns                ;
; N/A                                     ; 128.11 MHz ( period = 7.806 ns )                    ; Registrador:A|Saida[1]                               ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.658 ns                ;
; N/A                                     ; 128.12 MHz ( period = 7.805 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 7.642 ns                ;
; N/A                                     ; 128.21 MHz ( period = 7.800 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[25]                 ; clock      ; clock    ; None                        ; None                      ; 7.637 ns                ;
; N/A                                     ; 128.24 MHz ( period = 7.798 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 7.635 ns                ;
; N/A                                     ; 128.24 MHz ( period = 7.798 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 7.635 ns                ;
; N/A                                     ; 128.32 MHz ( period = 7.793 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[25]                 ; clock      ; clock    ; None                        ; None                      ; 7.630 ns                ;
; N/A                                     ; 128.34 MHz ( period = 7.792 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[20]                     ; clock      ; clock    ; None                        ; None                      ; 7.628 ns                ;
; N/A                                     ; 128.35 MHz ( period = 7.791 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[20]                 ; clock      ; clock    ; None                        ; None                      ; 7.627 ns                ;
; N/A                                     ; 128.35 MHz ( period = 7.791 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 7.628 ns                ;
; N/A                                     ; 128.35 MHz ( period = 7.791 ns )                    ; Registrador:PC|Saida[0]                              ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.643 ns                ;
; N/A                                     ; 128.42 MHz ( period = 7.787 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[21]                 ; clock      ; clock    ; None                        ; None                      ; 7.623 ns                ;
; N/A                                     ; 128.49 MHz ( period = 7.783 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 7.633 ns                ;
; N/A                                     ; 128.49 MHz ( period = 7.783 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 7.626 ns                ;
; N/A                                     ; 128.55 MHz ( period = 7.779 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[22]                 ; clock      ; clock    ; None                        ; None                      ; 7.617 ns                ;
; N/A                                     ; 128.60 MHz ( period = 7.776 ns )                    ; Registrador:A|Saida[1]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.627 ns                ;
; N/A                                     ; 128.73 MHz ( period = 7.768 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 7.611 ns                ;
; N/A                                     ; 128.73 MHz ( period = 7.768 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 7.605 ns                ;
; N/A                                     ; 128.77 MHz ( period = 7.766 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 7.603 ns                ;
; N/A                                     ; 128.80 MHz ( period = 7.764 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 7.604 ns                ;
; N/A                                     ; 128.82 MHz ( period = 7.763 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[25]                 ; clock      ; clock    ; None                        ; None                      ; 7.600 ns                ;
; N/A                                     ; 128.82 MHz ( period = 7.763 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 7.606 ns                ;
; N/A                                     ; 128.85 MHz ( period = 7.761 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[26]                 ; clock      ; clock    ; None                        ; None                      ; 7.604 ns                ;
; N/A                                     ; 128.85 MHz ( period = 7.761 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 7.598 ns                ;
; N/A                                     ; 128.85 MHz ( period = 7.761 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[25]                 ; clock      ; clock    ; None                        ; None                      ; 7.598 ns                ;
; N/A                                     ; 128.85 MHz ( period = 7.761 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[20]                     ; clock      ; clock    ; None                        ; None                      ; 7.597 ns                ;
; N/A                                     ; 128.85 MHz ( period = 7.761 ns )                    ; Registrador:PC|Saida[0]                              ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.612 ns                ;
; N/A                                     ; 128.87 MHz ( period = 7.760 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[20]                 ; clock      ; clock    ; None                        ; None                      ; 7.596 ns                ;
; N/A                                     ; 128.88 MHz ( period = 7.759 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 7.596 ns                ;
; N/A                                     ; 128.92 MHz ( period = 7.757 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 7.597 ns                ;
; N/A                                     ; 128.93 MHz ( period = 7.756 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[21]                 ; clock      ; clock    ; None                        ; None                      ; 7.592 ns                ;
; N/A                                     ; 129.18 MHz ( period = 7.741 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[22]                     ; clock      ; clock    ; None                        ; None                      ; 7.579 ns                ;
; N/A                                     ; 129.25 MHz ( period = 7.737 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 7.580 ns                ;
; N/A                                     ; 129.33 MHz ( period = 7.732 ns )                    ; Registrador:PC|Saida[2]                              ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.567 ns                ;
; N/A                                     ; 129.33 MHz ( period = 7.732 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 7.575 ns                ;
; N/A                                     ; 129.35 MHz ( period = 7.731 ns )                    ; Registrador:PC|Saida[2]                              ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 7.566 ns                ;
; N/A                                     ; 129.37 MHz ( period = 7.730 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[26]                 ; clock      ; clock    ; None                        ; None                      ; 7.573 ns                ;
; N/A                                     ; 129.42 MHz ( period = 7.727 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 7.567 ns                ;
; N/A                                     ; 129.43 MHz ( period = 7.726 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[19]                     ; clock      ; clock    ; None                        ; None                      ; 7.564 ns                ;
; N/A                                     ; 129.45 MHz ( period = 7.725 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 7.565 ns                ;
; N/A                                     ; 129.50 MHz ( period = 7.722 ns )                    ; Registrador:A|Saida[2]                               ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.557 ns                ;
; N/A                                     ; 129.52 MHz ( period = 7.721 ns )                    ; Registrador:A|Saida[2]                               ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 7.556 ns                ;
; N/A                                     ; 129.70 MHz ( period = 7.710 ns )                    ; Registrador:A|Saida[0]                               ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 7.562 ns                ;
; N/A                                     ; 129.70 MHz ( period = 7.710 ns )                    ; Registrador:A|Saida[0]                               ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 7.562 ns                ;
; N/A                                     ; 129.70 MHz ( period = 7.710 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[22]                     ; clock      ; clock    ; None                        ; None                      ; 7.548 ns                ;
; N/A                                     ; 129.74 MHz ( period = 7.708 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]           ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 7.830 ns                ;
; N/A                                     ; 129.80 MHz ( period = 7.704 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[22]                 ; clock      ; clock    ; None                        ; None                      ; 7.542 ns                ;
; N/A                                     ; 129.80 MHz ( period = 7.704 ns )                    ; Registrador:A|Saida[0]                               ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 7.556 ns                ;
; N/A                                     ; 129.92 MHz ( period = 7.697 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[22]                 ; clock      ; clock    ; None                        ; None                      ; 7.535 ns                ;
; N/A                                     ; 129.95 MHz ( period = 7.695 ns )                    ; Registrador:A|Saida[0]                               ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.546 ns                ;
; N/A                                     ; 129.95 MHz ( period = 7.695 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[19]                     ; clock      ; clock    ; None                        ; None                      ; 7.533 ns                ;
; N/A                                     ; 129.97 MHz ( period = 7.694 ns )                    ; Registrador:PC|Saida[1]                              ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.546 ns                ;
; N/A                                     ; 130.11 MHz ( period = 7.686 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[20]                     ; clock      ; clock    ; None                        ; None                      ; 7.522 ns                ;
; N/A                                     ; 130.11 MHz ( period = 7.686 ns )                    ; Registrador:B|Saida[1]                               ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 7.523 ns                ;
; N/A                                     ; 130.12 MHz ( period = 7.685 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[20]                 ; clock      ; clock    ; None                        ; None                      ; 7.521 ns                ;
; N/A                                     ; 130.19 MHz ( period = 7.681 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[21]                 ; clock      ; clock    ; None                        ; None                      ; 7.517 ns                ;
; N/A                                     ; 130.19 MHz ( period = 7.681 ns )                    ; Registrador:B|Saida[1]                               ; Registrador:ALUOut|Saida[25]                 ; clock      ; clock    ; None                        ; None                      ; 7.518 ns                ;
; N/A                                     ; 130.23 MHz ( period = 7.679 ns )                    ; Registrador:B|Saida[1]                               ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 7.516 ns                ;
; N/A                                     ; 130.23 MHz ( period = 7.679 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[20]                     ; clock      ; clock    ; None                        ; None                      ; 7.515 ns                ;
; N/A                                     ; 130.24 MHz ( period = 7.678 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[20]                 ; clock      ; clock    ; None                        ; None                      ; 7.514 ns                ;
; N/A                                     ; 130.31 MHz ( period = 7.674 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[21]                 ; clock      ; clock    ; None                        ; None                      ; 7.510 ns                ;
; N/A                                     ; 130.43 MHz ( period = 7.667 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[22]                 ; clock      ; clock    ; None                        ; None                      ; 7.505 ns                ;
; N/A                                     ; 130.46 MHz ( period = 7.665 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[22]                 ; clock      ; clock    ; None                        ; None                      ; 7.503 ns                ;
; N/A                                     ; 130.48 MHz ( period = 7.664 ns )                    ; Registrador:PC|Saida[1]                              ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.515 ns                ;
; N/A                                     ; 130.51 MHz ( period = 7.662 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 7.505 ns                ;
; N/A                                     ; 130.60 MHz ( period = 7.657 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 7.500 ns                ;
; N/A                                     ; 130.63 MHz ( period = 7.655 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[26]                 ; clock      ; clock    ; None                        ; None                      ; 7.498 ns                ;
; N/A                                     ; 130.63 MHz ( period = 7.655 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 7.498 ns                ;
; N/A                                     ; 130.72 MHz ( period = 7.650 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 7.493 ns                ;
; N/A                                     ; 130.74 MHz ( period = 7.649 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[20]                     ; clock      ; clock    ; None                        ; None                      ; 7.485 ns                ;
; N/A                                     ; 130.75 MHz ( period = 7.648 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[20]                 ; clock      ; clock    ; None                        ; None                      ; 7.484 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                      ;                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                         ;
+------------------------------------------+----------------------------------------------+------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                         ; To                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------+------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Rte_459            ; clock      ; clock    ; None                       ; None                       ; 1.174 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Break          ; ControlUnit:ControlUnit|nextstate.WriteInPC_472      ; clock      ; clock    ; None                       ; None                       ; 0.771 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Rte_459            ; clock      ; clock    ; None                       ; None                       ; 1.290 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.And_505            ; clock      ; clock    ; None                       ; None                       ; 1.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Sll_437            ; clock      ; clock    ; None                       ; None                       ; 1.254 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInReg     ; ControlUnit:ControlUnit|nextstate.Wait_553           ; clock      ; clock    ; None                       ; None                       ; 1.020 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Sll_437            ; clock      ; clock    ; None                       ; None                       ; 1.283 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Jr_448             ; clock      ; clock    ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead2   ; ControlUnit:ControlUnit|nextstate.Decode_590         ; clock      ; clock    ; None                       ; None                       ; 1.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sllv           ; ControlUnit:ControlUnit|nextstate.SllvWriteReg_402   ; clock      ; clock    ; None                       ; None                       ; 1.095 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInRegAddi ; ControlUnit:ControlUnit|nextstate.Wait_553           ; clock      ; clock    ; None                       ; None                       ; 1.126 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sll            ; ControlUnit:ControlUnit|nextstate.SllWriteReg_426    ; clock      ; clock    ; None                       ; None                       ; 1.083 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Jr_448             ; clock      ; clock    ; None                       ; None                       ; 1.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.And_505            ; clock      ; clock    ; None                       ; None                       ; 1.443 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead    ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_518   ; clock      ; clock    ; None                       ; None                       ; 1.181 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Start          ; ControlUnit:ControlUnit|nextstate.WaitMemRead_603    ; clock      ; clock    ; None                       ; None                       ; 1.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Add_577            ; clock      ; clock    ; None                       ; None                       ; 1.493 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Jr_448             ; clock      ; clock    ; None                       ; None                       ; 1.742 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllWriteReg    ; ControlUnit:ControlUnit|nextstate.Wait_553           ; clock      ; clock    ; None                       ; None                       ; 1.283 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Break_483          ; clock      ; clock    ; None                       ; None                       ; 1.872 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Rte_459            ; clock      ; clock    ; None                       ; None                       ; 1.695 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Break_483          ; clock      ; clock    ; None                       ; None                       ; 1.852 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.And            ; ControlUnit:ControlUnit|nextstate.WriteInReg_566     ; clock      ; clock    ; None                       ; None                       ; 1.295 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Sllv_413           ; clock      ; clock    ; None                       ; None                       ; 1.555 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addi           ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_531 ; clock      ; clock    ; None                       ; None                       ; 1.384 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Rte_459            ; clock      ; clock    ; None                       ; None                       ; 1.761 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Add_577            ; clock      ; clock    ; None                       ; None                       ; 1.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Sub_494            ; clock      ; clock    ; None                       ; None                       ; 1.703 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Add            ; ControlUnit:ControlUnit|nextstate.WriteInReg_566     ; clock      ; clock    ; None                       ; None                       ; 1.456 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Break_483          ; clock      ; clock    ; None                       ; None                       ; 2.018 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Rte_459            ; clock      ; clock    ; None                       ; None                       ; 1.841 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Jr_448             ; clock      ; clock    ; None                       ; None                       ; 1.953 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Rte_459            ; clock      ; clock    ; None                       ; None                       ; 1.866 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Sllv_413           ; clock      ; clock    ; None                       ; None                       ; 1.763 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Break_483          ; clock      ; clock    ; None                       ; None                       ; 2.120 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Sllv_413           ; clock      ; clock    ; None                       ; None                       ; 1.735 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Jr_448             ; clock      ; clock    ; None                       ; None                       ; 1.979 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Sllv_413           ; clock      ; clock    ; None                       ; None                       ; 1.776 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Sll_437            ; clock      ; clock    ; None                       ; None                       ; 1.805 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Sub_494            ; clock      ; clock    ; None                       ; None                       ; 1.896 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Rte            ; ControlUnit:ControlUnit|nextstate.Wait_553           ; clock      ; clock    ; None                       ; None                       ; 1.642 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllvWriteReg   ; ControlUnit:ControlUnit|nextstate.Wait_553           ; clock      ; clock    ; None                       ; None                       ; 1.646 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Jr             ; ControlUnit:ControlUnit|nextstate.Wait_553           ; clock      ; clock    ; None                       ; None                       ; 1.654 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.And_505            ; clock      ; clock    ; None                       ; None                       ; 1.880 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sub            ; ControlUnit:ControlUnit|nextstate.WriteInReg_566     ; clock      ; clock    ; None                       ; None                       ; 1.665 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Sub_494            ; clock      ; clock    ; None                       ; None                       ; 1.906 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Jr_448             ; clock      ; clock    ; None                       ; None                       ; 2.122 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Sllv_413           ; clock      ; clock    ; None                       ; None                       ; 1.974 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Break_483          ; clock      ; clock    ; None                       ; None                       ; 2.331 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Sll_437            ; clock      ; clock    ; None                       ; None                       ; 1.930 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.And_505            ; clock      ; clock    ; None                       ; None                       ; 1.991 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Sll_437            ; clock      ; clock    ; None                       ; None                       ; 2.018 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInPC      ; ControlUnit:ControlUnit|nextstate.Wait_553           ; clock      ; clock    ; None                       ; None                       ; 1.823 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Sll_437            ; clock      ; clock    ; None                       ; None                       ; 2.044 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.And_505            ; clock      ; clock    ; None                       ; None                       ; 2.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Add_577            ; clock      ; clock    ; None                       ; None                       ; 2.092 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Sllv_413           ; clock      ; clock    ; None                       ; None                       ; 2.143 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Break_483          ; clock      ; clock    ; None                       ; None                       ; 2.500 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Wait           ; ControlUnit:ControlUnit|nextstate.Start_616          ; clock      ; clock    ; None                       ; None                       ; 1.949 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.And_505            ; clock      ; clock    ; None                       ; None                       ; 2.169 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Add_577            ; clock      ; clock    ; None                       ; None                       ; 2.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Sub_494            ; clock      ; clock    ; None                       ; None                       ; 2.342 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Add_577            ; clock      ; clock    ; None                       ; None                       ; 2.402 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Sub_494            ; clock      ; clock    ; None                       ; None                       ; 2.430 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Add_577            ; clock      ; clock    ; None                       ; None                       ; 2.428 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Sub_494            ; clock      ; clock    ; None                       ; None                       ; 2.456 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Reset          ; ControlUnit:ControlUnit|nextstate.Start_616          ; clock      ; clock    ; None                       ; None                       ; 2.296 ns                 ;
+------------------------------------------+----------------------------------------------+------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------+---------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                        ; To            ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------+---------------+------------+
; N/A                                     ; None                                                ; 16.916 ns  ; ControlUnit:ControlUnit|state.Add           ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.885 ns  ; ControlUnit:ControlUnit|state.And           ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.810 ns  ; ControlUnit:ControlUnit|state.Addi          ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.803 ns  ; ControlUnit:ControlUnit|state.Start         ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.773 ns  ; ControlUnit:ControlUnit|state.Sub           ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.771 ns  ; ControlUnit:ControlUnit|state.Break         ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.691 ns  ; Registrador:B|Saida[1]                      ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.653 ns  ; Registrador:B|Saida[0]                      ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.446 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1]  ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.365 ns  ; ControlUnit:ControlUnit|state.Add           ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.334 ns  ; ControlUnit:ControlUnit|state.And           ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.305 ns  ; Registrador:A|Saida[0]                      ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.262 ns  ; ControlUnit:ControlUnit|state.Add           ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.259 ns  ; ControlUnit:ControlUnit|state.Addi          ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.252 ns  ; ControlUnit:ControlUnit|state.Start         ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.231 ns  ; ControlUnit:ControlUnit|state.And           ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.229 ns  ; Registrador:PC|Saida[2]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.222 ns  ; ControlUnit:ControlUnit|state.Sub           ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.220 ns  ; ControlUnit:ControlUnit|state.Break         ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.219 ns  ; Registrador:A|Saida[2]                      ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.156 ns  ; ControlUnit:ControlUnit|state.Addi          ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.149 ns  ; ControlUnit:ControlUnit|state.Start         ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.140 ns  ; Registrador:B|Saida[1]                      ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.125 ns  ; Registrador:A|Saida[1]                      ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.119 ns  ; ControlUnit:ControlUnit|state.Sub           ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.117 ns  ; ControlUnit:ControlUnit|state.Break         ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.110 ns  ; Registrador:PC|Saida[0]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.102 ns  ; Registrador:B|Saida[0]                      ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.062 ns  ; ControlUnit:ControlUnit|state.Add           ; ALUResult[25] ; clock      ;
; N/A                                     ; None                                                ; 16.037 ns  ; Registrador:B|Saida[1]                      ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.031 ns  ; ControlUnit:ControlUnit|state.And           ; ALUResult[25] ; clock      ;
; N/A                                     ; None                                                ; 16.013 ns  ; Registrador:PC|Saida[1]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.999 ns  ; Registrador:B|Saida[0]                      ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.956 ns  ; ControlUnit:ControlUnit|state.Addi          ; ALUResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.949 ns  ; Registrador:B|Saida[3]                      ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.949 ns  ; ControlUnit:ControlUnit|state.Start         ; ALUResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.933 ns  ; Registrador:A|Saida[4]                      ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.926 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0]  ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.919 ns  ; ControlUnit:ControlUnit|state.Sub           ; ALUResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.917 ns  ; ControlUnit:ControlUnit|state.Break         ; ALUResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.911 ns  ; Registrador:A|Saida[3]                      ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.895 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1]  ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.881 ns  ; ControlUnit:ControlUnit|state.Add           ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 15.850 ns  ; ControlUnit:ControlUnit|state.And           ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 15.837 ns  ; Registrador:B|Saida[1]                      ; ALUResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.834 ns  ; Instr_Reg:InstructionRegister|Instr15_0[4]  ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.799 ns  ; Registrador:B|Saida[0]                      ; ALUResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.792 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1]  ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.775 ns  ; ControlUnit:ControlUnit|state.Addi          ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 15.768 ns  ; ControlUnit:ControlUnit|state.Start         ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 15.754 ns  ; Registrador:A|Saida[0]                      ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.738 ns  ; ControlUnit:ControlUnit|state.Sub           ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 15.736 ns  ; ControlUnit:ControlUnit|state.Break         ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 15.704 ns  ; Registrador:B|Saida[2]                      ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.696 ns  ; Registrador:PC|Saida[7]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.687 ns  ; ControlUnit:ControlUnit|state.Add           ; ALUResult[20] ; clock      ;
; N/A                                     ; None                                                ; 15.678 ns  ; Registrador:PC|Saida[2]                     ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.668 ns  ; Registrador:B|Saida[16]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.668 ns  ; Registrador:A|Saida[2]                      ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.656 ns  ; Registrador:B|Saida[1]                      ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 15.656 ns  ; ControlUnit:ControlUnit|state.And           ; ALUResult[20] ; clock      ;
; N/A                                     ; None                                                ; 15.651 ns  ; Registrador:A|Saida[0]                      ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.618 ns  ; Registrador:B|Saida[0]                      ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 15.611 ns  ; ControlUnit:ControlUnit|state.Add           ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.592 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1]  ; ALUResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.590 ns  ; Registrador:A|Saida[7]                      ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.581 ns  ; ControlUnit:ControlUnit|state.Addi          ; ALUResult[20] ; clock      ;
; N/A                                     ; None                                                ; 15.580 ns  ; ControlUnit:ControlUnit|state.And           ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.575 ns  ; Registrador:PC|Saida[2]                     ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.574 ns  ; Registrador:A|Saida[1]                      ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.574 ns  ; ControlUnit:ControlUnit|state.Start         ; ALUResult[20] ; clock      ;
; N/A                                     ; None                                                ; 15.565 ns  ; Registrador:A|Saida[2]                      ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.559 ns  ; Registrador:PC|Saida[0]                     ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.556 ns  ; Registrador:A|Saida[6]                      ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.544 ns  ; ControlUnit:ControlUnit|state.Sub           ; ALUResult[20] ; clock      ;
; N/A                                     ; None                                                ; 15.542 ns  ; ControlUnit:ControlUnit|state.Break         ; ALUResult[20] ; clock      ;
; N/A                                     ; None                                                ; 15.537 ns  ; Registrador:PC|Saida[4]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.533 ns  ; ControlUnit:ControlUnit|state.Add           ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.516 ns  ; ControlUnit:ControlUnit|state.Add           ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.505 ns  ; ControlUnit:ControlUnit|state.Addi          ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.502 ns  ; ControlUnit:ControlUnit|state.And           ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.498 ns  ; ControlUnit:ControlUnit|state.Start         ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.485 ns  ; ControlUnit:ControlUnit|state.And           ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.477 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2]  ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.471 ns  ; Registrador:A|Saida[1]                      ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.468 ns  ; ControlUnit:ControlUnit|state.Sub           ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.466 ns  ; ControlUnit:ControlUnit|state.Break         ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.466 ns  ; Registrador:PC|Saida[6]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.462 ns  ; Registrador:PC|Saida[1]                     ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.462 ns  ; Registrador:B|Saida[1]                      ; ALUResult[20] ; clock      ;
; N/A                                     ; None                                                ; 15.456 ns  ; Registrador:PC|Saida[0]                     ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.451 ns  ; Registrador:B|Saida[4]                      ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.451 ns  ; Registrador:A|Saida[0]                      ; ALUResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.443 ns  ; Instr_Reg:InstructionRegister|Instr15_0[11] ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.430 ns  ; Registrador:B|Saida[5]                      ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.427 ns  ; ControlUnit:ControlUnit|state.Addi          ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.424 ns  ; Registrador:B|Saida[0]                      ; ALUResult[20] ; clock      ;
; N/A                                     ; None                                                ; 15.420 ns  ; ControlUnit:ControlUnit|state.Start         ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.411 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1]  ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 15.410 ns  ; ControlUnit:ControlUnit|state.Addi          ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.405 ns  ; Registrador:A|Saida[5]                      ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.403 ns  ; ControlUnit:ControlUnit|state.Start         ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.398 ns  ; Registrador:B|Saida[3]                      ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.390 ns  ; ControlUnit:ControlUnit|state.Sub           ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.388 ns  ; ControlUnit:ControlUnit|state.Break         ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.386 ns  ; Registrador:B|Saida[1]                      ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.382 ns  ; Registrador:A|Saida[4]                      ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.380 ns  ; Registrador:B|Saida[9]                      ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.375 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0]  ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.375 ns  ; Registrador:PC|Saida[2]                     ; ALUResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.373 ns  ; ControlUnit:ControlUnit|state.Sub           ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.371 ns  ; ControlUnit:ControlUnit|state.Break         ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.365 ns  ; Registrador:A|Saida[2]                      ; ALUResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.360 ns  ; Registrador:A|Saida[3]                      ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.359 ns  ; Registrador:PC|Saida[1]                     ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.348 ns  ; Registrador:B|Saida[0]                      ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.335 ns  ; Instr_Reg:InstructionRegister|Instr15_0[9]  ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.325 ns  ; Registrador:PC|Saida[3]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.308 ns  ; Registrador:B|Saida[1]                      ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.299 ns  ; Registrador:PC|Saida[5]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.295 ns  ; Registrador:B|Saida[3]                      ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.291 ns  ; Registrador:B|Saida[1]                      ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.283 ns  ; Instr_Reg:InstructionRegister|Instr15_0[4]  ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.279 ns  ; Registrador:A|Saida[4]                      ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.272 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0]  ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.271 ns  ; Registrador:A|Saida[1]                      ; ALUResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.270 ns  ; Registrador:B|Saida[0]                      ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.270 ns  ; Registrador:A|Saida[0]                      ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 15.269 ns  ; Registrador:B|Saida[11]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.257 ns  ; Registrador:A|Saida[3]                      ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.256 ns  ; Registrador:PC|Saida[0]                     ; ALUResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.253 ns  ; Registrador:B|Saida[0]                      ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.217 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1]  ; ALUResult[20] ; clock      ;
; N/A                                     ; None                                                ; 15.212 ns  ; Registrador:B|Saida[7]                      ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.194 ns  ; Registrador:PC|Saida[2]                     ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 15.184 ns  ; Registrador:A|Saida[2]                      ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 15.180 ns  ; Instr_Reg:InstructionRegister|Instr15_0[4]  ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.159 ns  ; Registrador:PC|Saida[1]                     ; ALUResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.153 ns  ; Registrador:B|Saida[2]                      ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.145 ns  ; Registrador:PC|Saida[7]                     ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.141 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1]  ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.117 ns  ; Registrador:B|Saida[16]                     ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.095 ns  ; Registrador:B|Saida[3]                      ; ALUResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.090 ns  ; Registrador:A|Saida[1]                      ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 15.079 ns  ; Registrador:A|Saida[4]                      ; ALUResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.076 ns  ; Registrador:A|Saida[0]                      ; ALUResult[20] ; clock      ;
; N/A                                     ; None                                                ; 15.075 ns  ; Registrador:PC|Saida[0]                     ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 15.072 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0]  ; ALUResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.063 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1]  ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.058 ns  ; Registrador:A|Saida[14]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.057 ns  ; Registrador:A|Saida[3]                      ; ALUResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.050 ns  ; Registrador:B|Saida[2]                      ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.046 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1]  ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.042 ns  ; Registrador:PC|Saida[7]                     ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.039 ns  ; Registrador:A|Saida[7]                      ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.022 ns  ; Registrador:B|Saida[15]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.014 ns  ; Registrador:B|Saida[16]                     ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.005 ns  ; Registrador:A|Saida[6]                      ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.003 ns  ; Instr_Reg:InstructionRegister|Instr15_0[7]  ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.000 ns  ; Registrador:A|Saida[0]                      ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.000 ns  ; Registrador:PC|Saida[2]                     ; ALUResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.990 ns  ; Registrador:A|Saida[2]                      ; ALUResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.986 ns  ; Registrador:PC|Saida[4]                     ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.980 ns  ; Instr_Reg:InstructionRegister|Instr15_0[4]  ; ALUResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.978 ns  ; Registrador:PC|Saida[1]                     ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.936 ns  ; Registrador:A|Saida[7]                      ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.936 ns  ; Registrador:B|Saida[6]                      ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.926 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2]  ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.924 ns  ; Registrador:PC|Saida[2]                     ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.922 ns  ; Registrador:A|Saida[0]                      ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.915 ns  ; Registrador:PC|Saida[6]                     ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.914 ns  ; Registrador:A|Saida[2]                      ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.914 ns  ; Registrador:B|Saida[3]                      ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.905 ns  ; Registrador:A|Saida[0]                      ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.902 ns  ; Registrador:A|Saida[6]                      ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.900 ns  ; Registrador:B|Saida[4]                      ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.898 ns  ; Registrador:A|Saida[4]                      ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.896 ns  ; Registrador:A|Saida[1]                      ; ALUResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.892 ns  ; Instr_Reg:InstructionRegister|Instr15_0[11] ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.891 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0]  ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.888 ns  ; Instr_Reg:InstructionRegister|Instr15_0[3]  ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.883 ns  ; Registrador:PC|Saida[4]                     ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.881 ns  ; Registrador:PC|Saida[0]                     ; ALUResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.879 ns  ; Registrador:B|Saida[5]                      ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.876 ns  ; Registrador:A|Saida[3]                      ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.854 ns  ; Registrador:A|Saida[5]                      ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.850 ns  ; Registrador:B|Saida[2]                      ; ALUResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.846 ns  ; Registrador:PC|Saida[2]                     ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.843 ns  ; ControlUnit:ControlUnit|state.Add           ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.842 ns  ; Registrador:PC|Saida[7]                     ; ALUResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.836 ns  ; Registrador:A|Saida[2]                      ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.832 ns  ; Registrador:A|Saida[11]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.829 ns  ; Registrador:B|Saida[9]                      ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.829 ns  ; Registrador:PC|Saida[2]                     ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.823 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2]  ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.820 ns  ; Registrador:A|Saida[1]                      ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.819 ns  ; Registrador:A|Saida[2]                      ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.814 ns  ; Registrador:B|Saida[16]                     ; ALUResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.812 ns  ; Registrador:PC|Saida[6]                     ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.812 ns  ; ControlUnit:ControlUnit|state.And           ; ALUResult[24] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                             ;               ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------+---------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Thu May 16 20:21:04 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PQP -c PQP --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "ControlUnit:ControlUnit|nextstate.Rte_459" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInPC_472" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Jr_448" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Start_616" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Decode_590" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllvWriteReg_402" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sllv_413" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Break_483" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Addi_540" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.And_505" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Add_577" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sub_494" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead2_518" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Wait_553" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sll_437" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead_603" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllWriteReg_426" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInRegAddi_531" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInReg_566" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 18 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr10~2" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[1]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[0]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[5]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[4]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[2]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector35~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|nextstate.WriteInPC~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Equal0~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[3]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[5]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[4]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[3]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[1]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[0]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr10~0" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Decode" as buffer
Info: Clock "clock" has Internal fmax of 88.42 MHz between source register "ControlUnit:ControlUnit|nextstate.Decode_590" and destination register "ControlUnit:ControlUnit|state.Decode" (period= 11.31 ns)
    Info: + Longest register to register delay is 0.517 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X19_Y23_N20; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.Decode_590'
        Info: 2: + IC(0.208 ns) + CELL(0.309 ns) = 0.517 ns; Loc. = LCFF_X19_Y23_N25; Fanout = 6; REG Node = 'ControlUnit:ControlUnit|state.Decode'
        Info: Total cell delay = 0.309 ns ( 59.77 % )
        Info: Total interconnect delay = 0.208 ns ( 40.23 % )
    Info: - Smallest clock skew is -5.048 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.611 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 14; CLK Node = 'clock'
            Info: 2: + IC(1.129 ns) + CELL(0.618 ns) = 2.611 ns; Loc. = LCFF_X19_Y23_N25; Fanout = 6; REG Node = 'ControlUnit:ControlUnit|state.Decode'
            Info: Total cell delay = 1.482 ns ( 56.76 % )
            Info: Total interconnect delay = 1.129 ns ( 43.24 % )
        Info: - Longest clock path from clock "clock" to source register is 7.659 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 14; CLK Node = 'clock'
            Info: 2: + IC(1.179 ns) + CELL(0.712 ns) = 2.755 ns; Loc. = LCFF_X24_Y23_N27; Fanout = 12; REG Node = 'Instr_Reg:InstructionRegister|Instr15_0[1]'
            Info: 3: + IC(0.596 ns) + CELL(0.378 ns) = 3.729 ns; Loc. = LCCOMB_X20_Y23_N18; Fanout = 2; COMB Node = 'ControlUnit:ControlUnit|WideOr10~2'
            Info: 4: + IC(0.438 ns) + CELL(0.366 ns) = 4.533 ns; Loc. = LCCOMB_X20_Y23_N0; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|Selector35~0'
            Info: 5: + IC(1.706 ns) + CELL(0.000 ns) = 6.239 ns; Loc. = CLKCTRL_G2; Fanout = 10; COMB Node = 'ControlUnit:ControlUnit|Selector35~0clkctrl'
            Info: 6: + IC(1.367 ns) + CELL(0.053 ns) = 7.659 ns; Loc. = LCCOMB_X19_Y23_N20; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.Decode_590'
            Info: Total cell delay = 2.373 ns ( 30.98 % )
            Info: Total interconnect delay = 5.286 ns ( 69.02 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 67 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Instr_Reg:InstructionRegister|Instr15_0[5]" and destination pin or register "ControlUnit:ControlUnit|nextstate.Rte_459" for clock "clock" (Hold time is 3.876 ns)
    Info: + Largest clock skew is 5.144 ns
        Info: + Longest clock path from clock "clock" to destination register is 7.748 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 14; CLK Node = 'clock'
            Info: 2: + IC(1.179 ns) + CELL(0.712 ns) = 2.755 ns; Loc. = LCFF_X24_Y23_N27; Fanout = 12; REG Node = 'Instr_Reg:InstructionRegister|Instr15_0[1]'
            Info: 3: + IC(0.596 ns) + CELL(0.378 ns) = 3.729 ns; Loc. = LCCOMB_X20_Y23_N18; Fanout = 2; COMB Node = 'ControlUnit:ControlUnit|WideOr10~2'
            Info: 4: + IC(0.264 ns) + CELL(0.346 ns) = 4.339 ns; Loc. = LCCOMB_X20_Y23_N28; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|nextstate.WriteInPC~0'
            Info: 5: + IC(1.835 ns) + CELL(0.000 ns) = 6.174 ns; Loc. = CLKCTRL_G0; Fanout = 9; COMB Node = 'ControlUnit:ControlUnit|nextstate.WriteInPC~0clkctrl'
            Info: 6: + IC(1.349 ns) + CELL(0.225 ns) = 7.748 ns; Loc. = LCCOMB_X20_Y23_N10; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.Rte_459'
            Info: Total cell delay = 2.525 ns ( 32.59 % )
            Info: Total interconnect delay = 5.223 ns ( 67.41 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.604 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 14; CLK Node = 'clock'
            Info: 2: + IC(1.122 ns) + CELL(0.618 ns) = 2.604 ns; Loc. = LCFF_X20_Y23_N27; Fanout = 12; REG Node = 'Instr_Reg:InstructionRegister|Instr15_0[5]'
            Info: Total cell delay = 1.482 ns ( 56.91 % )
            Info: Total interconnect delay = 1.122 ns ( 43.09 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 1.174 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y23_N27; Fanout = 12; REG Node = 'Instr_Reg:InstructionRegister|Instr15_0[5]'
        Info: 2: + IC(0.228 ns) + CELL(0.053 ns) = 0.281 ns; Loc. = LCCOMB_X20_Y23_N22; Fanout = 3; COMB Node = 'ControlUnit:ControlUnit|WideOr10~0'
        Info: 3: + IC(0.527 ns) + CELL(0.366 ns) = 1.174 ns; Loc. = LCCOMB_X20_Y23_N10; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.Rte_459'
        Info: Total cell delay = 0.419 ns ( 35.69 % )
        Info: Total interconnect delay = 0.755 ns ( 64.31 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clock" to destination pin "ALUResult[29]" through register "ControlUnit:ControlUnit|state.Add" is 16.916 ns
    Info: + Longest clock path from clock "clock" to source register is 2.946 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 14; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 1383; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.121 ns) + CELL(0.618 ns) = 2.946 ns; Loc. = LCFF_X24_Y23_N15; Fanout = 21; REG Node = 'ControlUnit:ControlUnit|state.Add'
        Info: Total cell delay = 1.482 ns ( 50.31 % )
        Info: Total interconnect delay = 1.464 ns ( 49.69 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 13.876 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y23_N15; Fanout = 21; REG Node = 'ControlUnit:ControlUnit|state.Add'
        Info: 2: + IC(0.687 ns) + CELL(0.378 ns) = 1.065 ns; Loc. = LCCOMB_X23_Y21_N24; Fanout = 4; COMB Node = 'MuxALUSrcA:MuxALUSrcA|Mux31~0'
        Info: 3: + IC(0.619 ns) + CELL(0.154 ns) = 1.838 ns; Loc. = LCCOMB_X23_Y23_N24; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[1]~0'
        Info: 4: + IC(0.322 ns) + CELL(0.053 ns) = 2.213 ns; Loc. = LCCOMB_X23_Y23_N10; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[2]~1'
        Info: 5: + IC(0.249 ns) + CELL(0.228 ns) = 2.690 ns; Loc. = LCCOMB_X23_Y23_N2; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[4]~4'
        Info: 6: + IC(0.220 ns) + CELL(0.225 ns) = 3.135 ns; Loc. = LCCOMB_X23_Y23_N6; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[5]~6'
        Info: 7: + IC(0.254 ns) + CELL(0.228 ns) = 3.617 ns; Loc. = LCCOMB_X23_Y23_N12; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[7]~7'
        Info: 8: + IC(0.221 ns) + CELL(0.154 ns) = 3.992 ns; Loc. = LCCOMB_X23_Y23_N16; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[9]~8'
        Info: 9: + IC(0.215 ns) + CELL(0.053 ns) = 4.260 ns; Loc. = LCCOMB_X23_Y23_N20; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[11]~9'
        Info: 10: + IC(0.601 ns) + CELL(0.053 ns) = 4.914 ns; Loc. = LCCOMB_X24_Y24_N16; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[13]~10'
        Info: 11: + IC(1.337 ns) + CELL(0.053 ns) = 6.304 ns; Loc. = LCCOMB_X41_Y26_N24; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[17]~12'
        Info: 12: + IC(0.301 ns) + CELL(0.053 ns) = 6.658 ns; Loc. = LCCOMB_X41_Y26_N12; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[21]~14'
        Info: 13: + IC(0.377 ns) + CELL(0.053 ns) = 7.088 ns; Loc. = LCCOMB_X41_Y26_N20; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[25]~16'
        Info: 14: + IC(0.215 ns) + CELL(0.053 ns) = 7.356 ns; Loc. = LCCOMB_X41_Y26_N8; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[27]~17'
        Info: 15: + IC(0.599 ns) + CELL(0.053 ns) = 8.008 ns; Loc. = LCCOMB_X42_Y25_N26; Fanout = 3; COMB Node = 'Ula32:ULA|Mux2~1'
        Info: 16: + IC(3.876 ns) + CELL(1.992 ns) = 13.876 ns; Loc. = PIN_AK7; Fanout = 0; PIN Node = 'ALUResult[29]'
        Info: Total cell delay = 3.783 ns ( 27.26 % )
        Info: Total interconnect delay = 10.093 ns ( 72.74 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 322 megabytes
    Info: Processing ended: Thu May 16 20:21:06 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


