
Mic_MP45DT02_ver2_Cplusplus.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000101b8  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000051c  08010340  08010340  00011340  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801085c  0801085c  00012490  2**0
                  CONTENTS
  4 .ARM          00000008  0801085c  0801085c  0001185c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010864  08010864  00012490  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010864  08010864  00011864  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08010868  08010868  00011868  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000490  20000000  0801086c  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00012490  2**0
                  CONTENTS
 10 .bss          000010cc  20000490  20000490  00012490  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000155c  2000155c  00012490  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00012490  2**0
                  CONTENTS, READONLY
 13 .debug_info   00022660  00000000  00000000  000124c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000571c  00000000  00000000  00034b20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001bf8  00000000  00000000  0003a240  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000157e  00000000  00000000  0003be38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028613  00000000  00000000  0003d3b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002e223  00000000  00000000  000659c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d68c1  00000000  00000000  00093bec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000be  00000000  00000000  0016a4ad  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000079a8  00000000  00000000  0016a56c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007e  00000000  00000000  00171f14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000490 	.word	0x20000490
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08010328 	.word	0x08010328

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000494 	.word	0x20000494
 80001c4:	08010328 	.word	0x08010328

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b96a 	b.w	80004b4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	460c      	mov	r4, r1
 8000200:	2b00      	cmp	r3, #0
 8000202:	d14e      	bne.n	80002a2 <__udivmoddi4+0xaa>
 8000204:	4694      	mov	ip, r2
 8000206:	458c      	cmp	ip, r1
 8000208:	4686      	mov	lr, r0
 800020a:	fab2 f282 	clz	r2, r2
 800020e:	d962      	bls.n	80002d6 <__udivmoddi4+0xde>
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0320 	rsb	r3, r2, #32
 8000216:	4091      	lsls	r1, r2
 8000218:	fa20 f303 	lsr.w	r3, r0, r3
 800021c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000220:	4319      	orrs	r1, r3
 8000222:	fa00 fe02 	lsl.w	lr, r0, r2
 8000226:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800022a:	fa1f f68c 	uxth.w	r6, ip
 800022e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000232:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000236:	fb07 1114 	mls	r1, r7, r4, r1
 800023a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023e:	fb04 f106 	mul.w	r1, r4, r6
 8000242:	4299      	cmp	r1, r3
 8000244:	d90a      	bls.n	800025c <__udivmoddi4+0x64>
 8000246:	eb1c 0303 	adds.w	r3, ip, r3
 800024a:	f104 30ff 	add.w	r0, r4, #4294967295
 800024e:	f080 8112 	bcs.w	8000476 <__udivmoddi4+0x27e>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 810f 	bls.w	8000476 <__udivmoddi4+0x27e>
 8000258:	3c02      	subs	r4, #2
 800025a:	4463      	add	r3, ip
 800025c:	1a59      	subs	r1, r3, r1
 800025e:	fa1f f38e 	uxth.w	r3, lr
 8000262:	fbb1 f0f7 	udiv	r0, r1, r7
 8000266:	fb07 1110 	mls	r1, r7, r0, r1
 800026a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800026e:	fb00 f606 	mul.w	r6, r0, r6
 8000272:	429e      	cmp	r6, r3
 8000274:	d90a      	bls.n	800028c <__udivmoddi4+0x94>
 8000276:	eb1c 0303 	adds.w	r3, ip, r3
 800027a:	f100 31ff 	add.w	r1, r0, #4294967295
 800027e:	f080 80fc 	bcs.w	800047a <__udivmoddi4+0x282>
 8000282:	429e      	cmp	r6, r3
 8000284:	f240 80f9 	bls.w	800047a <__udivmoddi4+0x282>
 8000288:	4463      	add	r3, ip
 800028a:	3802      	subs	r0, #2
 800028c:	1b9b      	subs	r3, r3, r6
 800028e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000292:	2100      	movs	r1, #0
 8000294:	b11d      	cbz	r5, 800029e <__udivmoddi4+0xa6>
 8000296:	40d3      	lsrs	r3, r2
 8000298:	2200      	movs	r2, #0
 800029a:	e9c5 3200 	strd	r3, r2, [r5]
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d905      	bls.n	80002b2 <__udivmoddi4+0xba>
 80002a6:	b10d      	cbz	r5, 80002ac <__udivmoddi4+0xb4>
 80002a8:	e9c5 0100 	strd	r0, r1, [r5]
 80002ac:	2100      	movs	r1, #0
 80002ae:	4608      	mov	r0, r1
 80002b0:	e7f5      	b.n	800029e <__udivmoddi4+0xa6>
 80002b2:	fab3 f183 	clz	r1, r3
 80002b6:	2900      	cmp	r1, #0
 80002b8:	d146      	bne.n	8000348 <__udivmoddi4+0x150>
 80002ba:	42a3      	cmp	r3, r4
 80002bc:	d302      	bcc.n	80002c4 <__udivmoddi4+0xcc>
 80002be:	4290      	cmp	r0, r2
 80002c0:	f0c0 80f0 	bcc.w	80004a4 <__udivmoddi4+0x2ac>
 80002c4:	1a86      	subs	r6, r0, r2
 80002c6:	eb64 0303 	sbc.w	r3, r4, r3
 80002ca:	2001      	movs	r0, #1
 80002cc:	2d00      	cmp	r5, #0
 80002ce:	d0e6      	beq.n	800029e <__udivmoddi4+0xa6>
 80002d0:	e9c5 6300 	strd	r6, r3, [r5]
 80002d4:	e7e3      	b.n	800029e <__udivmoddi4+0xa6>
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	f040 8090 	bne.w	80003fc <__udivmoddi4+0x204>
 80002dc:	eba1 040c 	sub.w	r4, r1, ip
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	fa1f f78c 	uxth.w	r7, ip
 80002e8:	2101      	movs	r1, #1
 80002ea:	fbb4 f6f8 	udiv	r6, r4, r8
 80002ee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002f2:	fb08 4416 	mls	r4, r8, r6, r4
 80002f6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80002fa:	fb07 f006 	mul.w	r0, r7, r6
 80002fe:	4298      	cmp	r0, r3
 8000300:	d908      	bls.n	8000314 <__udivmoddi4+0x11c>
 8000302:	eb1c 0303 	adds.w	r3, ip, r3
 8000306:	f106 34ff 	add.w	r4, r6, #4294967295
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0x11a>
 800030c:	4298      	cmp	r0, r3
 800030e:	f200 80cd 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 8000312:	4626      	mov	r6, r4
 8000314:	1a1c      	subs	r4, r3, r0
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb4 f0f8 	udiv	r0, r4, r8
 800031e:	fb08 4410 	mls	r4, r8, r0, r4
 8000322:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000326:	fb00 f707 	mul.w	r7, r0, r7
 800032a:	429f      	cmp	r7, r3
 800032c:	d908      	bls.n	8000340 <__udivmoddi4+0x148>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 34ff 	add.w	r4, r0, #4294967295
 8000336:	d202      	bcs.n	800033e <__udivmoddi4+0x146>
 8000338:	429f      	cmp	r7, r3
 800033a:	f200 80b0 	bhi.w	800049e <__udivmoddi4+0x2a6>
 800033e:	4620      	mov	r0, r4
 8000340:	1bdb      	subs	r3, r3, r7
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	e7a5      	b.n	8000294 <__udivmoddi4+0x9c>
 8000348:	f1c1 0620 	rsb	r6, r1, #32
 800034c:	408b      	lsls	r3, r1
 800034e:	fa22 f706 	lsr.w	r7, r2, r6
 8000352:	431f      	orrs	r7, r3
 8000354:	fa20 fc06 	lsr.w	ip, r0, r6
 8000358:	fa04 f301 	lsl.w	r3, r4, r1
 800035c:	ea43 030c 	orr.w	r3, r3, ip
 8000360:	40f4      	lsrs	r4, r6
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	0c38      	lsrs	r0, r7, #16
 8000368:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800036c:	fbb4 fef0 	udiv	lr, r4, r0
 8000370:	fa1f fc87 	uxth.w	ip, r7
 8000374:	fb00 441e 	mls	r4, r0, lr, r4
 8000378:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800037c:	fb0e f90c 	mul.w	r9, lr, ip
 8000380:	45a1      	cmp	r9, r4
 8000382:	fa02 f201 	lsl.w	r2, r2, r1
 8000386:	d90a      	bls.n	800039e <__udivmoddi4+0x1a6>
 8000388:	193c      	adds	r4, r7, r4
 800038a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800038e:	f080 8084 	bcs.w	800049a <__udivmoddi4+0x2a2>
 8000392:	45a1      	cmp	r9, r4
 8000394:	f240 8081 	bls.w	800049a <__udivmoddi4+0x2a2>
 8000398:	f1ae 0e02 	sub.w	lr, lr, #2
 800039c:	443c      	add	r4, r7
 800039e:	eba4 0409 	sub.w	r4, r4, r9
 80003a2:	fa1f f983 	uxth.w	r9, r3
 80003a6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003aa:	fb00 4413 	mls	r4, r0, r3, r4
 80003ae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b2:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b6:	45a4      	cmp	ip, r4
 80003b8:	d907      	bls.n	80003ca <__udivmoddi4+0x1d2>
 80003ba:	193c      	adds	r4, r7, r4
 80003bc:	f103 30ff 	add.w	r0, r3, #4294967295
 80003c0:	d267      	bcs.n	8000492 <__udivmoddi4+0x29a>
 80003c2:	45a4      	cmp	ip, r4
 80003c4:	d965      	bls.n	8000492 <__udivmoddi4+0x29a>
 80003c6:	3b02      	subs	r3, #2
 80003c8:	443c      	add	r4, r7
 80003ca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003ce:	fba0 9302 	umull	r9, r3, r0, r2
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	429c      	cmp	r4, r3
 80003d8:	46ce      	mov	lr, r9
 80003da:	469c      	mov	ip, r3
 80003dc:	d351      	bcc.n	8000482 <__udivmoddi4+0x28a>
 80003de:	d04e      	beq.n	800047e <__udivmoddi4+0x286>
 80003e0:	b155      	cbz	r5, 80003f8 <__udivmoddi4+0x200>
 80003e2:	ebb8 030e 	subs.w	r3, r8, lr
 80003e6:	eb64 040c 	sbc.w	r4, r4, ip
 80003ea:	fa04 f606 	lsl.w	r6, r4, r6
 80003ee:	40cb      	lsrs	r3, r1
 80003f0:	431e      	orrs	r6, r3
 80003f2:	40cc      	lsrs	r4, r1
 80003f4:	e9c5 6400 	strd	r6, r4, [r5]
 80003f8:	2100      	movs	r1, #0
 80003fa:	e750      	b.n	800029e <__udivmoddi4+0xa6>
 80003fc:	f1c2 0320 	rsb	r3, r2, #32
 8000400:	fa20 f103 	lsr.w	r1, r0, r3
 8000404:	fa0c fc02 	lsl.w	ip, ip, r2
 8000408:	fa24 f303 	lsr.w	r3, r4, r3
 800040c:	4094      	lsls	r4, r2
 800040e:	430c      	orrs	r4, r1
 8000410:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000414:	fa00 fe02 	lsl.w	lr, r0, r2
 8000418:	fa1f f78c 	uxth.w	r7, ip
 800041c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000420:	fb08 3110 	mls	r1, r8, r0, r3
 8000424:	0c23      	lsrs	r3, r4, #16
 8000426:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042a:	fb00 f107 	mul.w	r1, r0, r7
 800042e:	4299      	cmp	r1, r3
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x24c>
 8000432:	eb1c 0303 	adds.w	r3, ip, r3
 8000436:	f100 36ff 	add.w	r6, r0, #4294967295
 800043a:	d22c      	bcs.n	8000496 <__udivmoddi4+0x29e>
 800043c:	4299      	cmp	r1, r3
 800043e:	d92a      	bls.n	8000496 <__udivmoddi4+0x29e>
 8000440:	3802      	subs	r0, #2
 8000442:	4463      	add	r3, ip
 8000444:	1a5b      	subs	r3, r3, r1
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb3 f1f8 	udiv	r1, r3, r8
 800044c:	fb08 3311 	mls	r3, r8, r1, r3
 8000450:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000454:	fb01 f307 	mul.w	r3, r1, r7
 8000458:	42a3      	cmp	r3, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x276>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f101 36ff 	add.w	r6, r1, #4294967295
 8000464:	d213      	bcs.n	800048e <__udivmoddi4+0x296>
 8000466:	42a3      	cmp	r3, r4
 8000468:	d911      	bls.n	800048e <__udivmoddi4+0x296>
 800046a:	3902      	subs	r1, #2
 800046c:	4464      	add	r4, ip
 800046e:	1ae4      	subs	r4, r4, r3
 8000470:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000474:	e739      	b.n	80002ea <__udivmoddi4+0xf2>
 8000476:	4604      	mov	r4, r0
 8000478:	e6f0      	b.n	800025c <__udivmoddi4+0x64>
 800047a:	4608      	mov	r0, r1
 800047c:	e706      	b.n	800028c <__udivmoddi4+0x94>
 800047e:	45c8      	cmp	r8, r9
 8000480:	d2ae      	bcs.n	80003e0 <__udivmoddi4+0x1e8>
 8000482:	ebb9 0e02 	subs.w	lr, r9, r2
 8000486:	eb63 0c07 	sbc.w	ip, r3, r7
 800048a:	3801      	subs	r0, #1
 800048c:	e7a8      	b.n	80003e0 <__udivmoddi4+0x1e8>
 800048e:	4631      	mov	r1, r6
 8000490:	e7ed      	b.n	800046e <__udivmoddi4+0x276>
 8000492:	4603      	mov	r3, r0
 8000494:	e799      	b.n	80003ca <__udivmoddi4+0x1d2>
 8000496:	4630      	mov	r0, r6
 8000498:	e7d4      	b.n	8000444 <__udivmoddi4+0x24c>
 800049a:	46d6      	mov	lr, sl
 800049c:	e77f      	b.n	800039e <__udivmoddi4+0x1a6>
 800049e:	4463      	add	r3, ip
 80004a0:	3802      	subs	r0, #2
 80004a2:	e74d      	b.n	8000340 <__udivmoddi4+0x148>
 80004a4:	4606      	mov	r6, r0
 80004a6:	4623      	mov	r3, r4
 80004a8:	4608      	mov	r0, r1
 80004aa:	e70f      	b.n	80002cc <__udivmoddi4+0xd4>
 80004ac:	3e02      	subs	r6, #2
 80004ae:	4463      	add	r3, ip
 80004b0:	e730      	b.n	8000314 <__udivmoddi4+0x11c>
 80004b2:	bf00      	nop

080004b4 <__aeabi_idiv0>:
 80004b4:	4770      	bx	lr
 80004b6:	bf00      	nop

080004b8 <PDM2PCM_Init>:

PDM_Filter_Handler_t PDM2PCM_Handler;
PDM_Filter_Config_t PDM2PCM_Config;

void PDM2PCM_Init(void)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	af00      	add	r7, sp, #0
    PDM2PCM_Handler.bit_order = PDM_FILTER_BIT_ORDER_LSB;
 80004bc:	4b10      	ldr	r3, [pc, #64]	@ (8000500 <PDM2PCM_Init+0x48>)
 80004be:	2200      	movs	r2, #0
 80004c0:	801a      	strh	r2, [r3, #0]
    PDM2PCM_Handler.endianness = PDM_FILTER_ENDIANNESS_LE;
 80004c2:	4b0f      	ldr	r3, [pc, #60]	@ (8000500 <PDM2PCM_Init+0x48>)
 80004c4:	2200      	movs	r2, #0
 80004c6:	805a      	strh	r2, [r3, #2]
    PDM2PCM_Handler.high_pass_tap = 2122358088;
 80004c8:	4b0d      	ldr	r3, [pc, #52]	@ (8000500 <PDM2PCM_Init+0x48>)
 80004ca:	4a0e      	ldr	r2, [pc, #56]	@ (8000504 <PDM2PCM_Init+0x4c>)
 80004cc:	605a      	str	r2, [r3, #4]
    PDM2PCM_Handler.out_ptr_channels = 1;  // Mono output
 80004ce:	4b0c      	ldr	r3, [pc, #48]	@ (8000500 <PDM2PCM_Init+0x48>)
 80004d0:	2201      	movs	r2, #1
 80004d2:	815a      	strh	r2, [r3, #10]
    PDM2PCM_Handler.in_ptr_channels = 1;   // Single microphone
 80004d4:	4b0a      	ldr	r3, [pc, #40]	@ (8000500 <PDM2PCM_Init+0x48>)
 80004d6:	2201      	movs	r2, #1
 80004d8:	811a      	strh	r2, [r3, #8]
    PDM_Filter_Init(&PDM2PCM_Handler);
 80004da:	4809      	ldr	r0, [pc, #36]	@ (8000500 <PDM2PCM_Init+0x48>)
 80004dc:	f00e ffec 	bl	800f4b8 <PDM_Filter_Init>

    PDM2PCM_Config.decimation_factor = PDM_FILTER_DEC_FACTOR_64;  // Adjust as needed
 80004e0:	4b09      	ldr	r3, [pc, #36]	@ (8000508 <PDM2PCM_Init+0x50>)
 80004e2:	2202      	movs	r2, #2
 80004e4:	801a      	strh	r2, [r3, #0]
    PDM2PCM_Config.output_samples_number = 16;  // Number of output PCM samples per frame
 80004e6:	4b08      	ldr	r3, [pc, #32]	@ (8000508 <PDM2PCM_Init+0x50>)
 80004e8:	2210      	movs	r2, #16
 80004ea:	805a      	strh	r2, [r3, #2]
    PDM2PCM_Config.mic_gain = 24;  // Microphone gain
 80004ec:	4b06      	ldr	r3, [pc, #24]	@ (8000508 <PDM2PCM_Init+0x50>)
 80004ee:	2218      	movs	r2, #24
 80004f0:	809a      	strh	r2, [r3, #4]
    PDM_Filter_setConfig(&PDM2PCM_Handler, &PDM2PCM_Config);
 80004f2:	4905      	ldr	r1, [pc, #20]	@ (8000508 <PDM2PCM_Init+0x50>)
 80004f4:	4802      	ldr	r0, [pc, #8]	@ (8000500 <PDM2PCM_Init+0x48>)
 80004f6:	f00f f8af 	bl	800f658 <PDM_Filter_setConfig>
}
 80004fa:	bf00      	nop
 80004fc:	bd80      	pop	{r7, pc}
 80004fe:	bf00      	nop
 8000500:	20000b10 	.word	0x20000b10
 8000504:	7e809d48 	.word	0x7e809d48
 8000508:	20000b5c 	.word	0x20000b5c

0800050c <Convert_PDM_to_PCM>:


void Convert_PDM_to_PCM(uint16_t *pdm_buffer)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	b082      	sub	sp, #8
 8000510:	af00      	add	r7, sp, #0
 8000512:	6078      	str	r0, [r7, #4]
    PDM_Filter(pdm_buffer, pcm_buffer, &PDM2PCM_Handler);
 8000514:	4a04      	ldr	r2, [pc, #16]	@ (8000528 <Convert_PDM_to_PCM+0x1c>)
 8000516:	4905      	ldr	r1, [pc, #20]	@ (800052c <Convert_PDM_to_PCM+0x20>)
 8000518:	6878      	ldr	r0, [r7, #4]
 800051a:	f00f f9a3 	bl	800f864 <PDM_Filter>
}
 800051e:	bf00      	nop
 8000520:	3708      	adds	r7, #8
 8000522:	46bd      	mov	sp, r7
 8000524:	bd80      	pop	{r7, pc}
 8000526:	bf00      	nop
 8000528:	20000b10 	.word	0x20000b10
 800052c:	20000688 	.word	0x20000688

08000530 <Store_PCM_to_USB>:

void Store_PCM_to_USB(int16_t *pcm_buffer, uint32_t size)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	b084      	sub	sp, #16
 8000534:	af00      	add	r7, sp, #0
 8000536:	6078      	str	r0, [r7, #4]
 8000538:	6039      	str	r1, [r7, #0]
    UINT bytesWritten;
    FRESULT res;

    // Open or create a file on the USB drive
    res = f_open(&MyFile, "audio.pcm", FA_CREATE_ALWAYS | FA_WRITE);
 800053a:	220a      	movs	r2, #10
 800053c:	490d      	ldr	r1, [pc, #52]	@ (8000574 <Store_PCM_to_USB+0x44>)
 800053e:	480e      	ldr	r0, [pc, #56]	@ (8000578 <Store_PCM_to_USB+0x48>)
 8000540:	f00c fa46 	bl	800c9d0 <f_open>
 8000544:	4603      	mov	r3, r0
 8000546:	73fb      	strb	r3, [r7, #15]
    if (res != FR_OK)
 8000548:	7bfb      	ldrb	r3, [r7, #15]
 800054a:	2b00      	cmp	r3, #0
 800054c:	d10e      	bne.n	800056c <Store_PCM_to_USB+0x3c>
        // Error handling
    }
    else
    {
        // Write the PCM buffer to the file
        res = f_write(&MyFile, pcm_buffer, size * sizeof(int16_t), &bytesWritten);
 800054e:	683b      	ldr	r3, [r7, #0]
 8000550:	005a      	lsls	r2, r3, #1
 8000552:	f107 0308 	add.w	r3, r7, #8
 8000556:	6879      	ldr	r1, [r7, #4]
 8000558:	4807      	ldr	r0, [pc, #28]	@ (8000578 <Store_PCM_to_USB+0x48>)
 800055a:	f00c fc03 	bl	800cd64 <f_write>
 800055e:	4603      	mov	r3, r0
 8000560:	73fb      	strb	r3, [r7, #15]
        if (res != FR_OK || bytesWritten != size * sizeof(int16_t))
 8000562:	7bfb      	ldrb	r3, [r7, #15]
 8000564:	2b00      	cmp	r3, #0
        {
            // Error handling
        }

        // Close the file
        f_close(&MyFile);
 8000566:	4804      	ldr	r0, [pc, #16]	@ (8000578 <Store_PCM_to_USB+0x48>)
 8000568:	f00c fdef 	bl	800d14a <f_close>
    }
}
 800056c:	bf00      	nop
 800056e:	3710      	adds	r7, #16
 8000570:	46bd      	mov	sp, r7
 8000572:	bd80      	pop	{r7, pc}
 8000574:	08010340 	.word	0x08010340
 8000578:	200008dc 	.word	0x200008dc

0800057c <HAL_I2S_RxCpltCallback>:


void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b082      	sub	sp, #8
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
    if (hi2s->Instance == SPI2)
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	4a06      	ldr	r2, [pc, #24]	@ (80005a4 <HAL_I2S_RxCpltCallback+0x28>)
 800058a:	4293      	cmp	r3, r2
 800058c:	d106      	bne.n	800059c <HAL_I2S_RxCpltCallback+0x20>
    {
        // Convert the second half of the PDM buffer to PCM
        Convert_PDM_to_PCM(&pdm_buffer[PDM_BUFFER_SIZE / 2]);
 800058e:	4806      	ldr	r0, [pc, #24]	@ (80005a8 <HAL_I2S_RxCpltCallback+0x2c>)
 8000590:	f7ff ffbc 	bl	800050c <Convert_PDM_to_PCM>

        // Store the PCM data to USB
        Store_PCM_to_USB(pcm_buffer, PCM_BUFFER_SIZE);
 8000594:	2110      	movs	r1, #16
 8000596:	4805      	ldr	r0, [pc, #20]	@ (80005ac <HAL_I2S_RxCpltCallback+0x30>)
 8000598:	f7ff ffca 	bl	8000530 <Store_PCM_to_USB>
    }
}
 800059c:	bf00      	nop
 800059e:	3708      	adds	r7, #8
 80005a0:	46bd      	mov	sp, r7
 80005a2:	bd80      	pop	{r7, pc}
 80005a4:	40003800 	.word	0x40003800
 80005a8:	20000648 	.word	0x20000648
 80005ac:	20000688 	.word	0x20000688

080005b0 <HAL_I2S_RxHalfCpltCallback>:

void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b082      	sub	sp, #8
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
    if (hi2s->Instance == SPI2)
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	4a06      	ldr	r2, [pc, #24]	@ (80005d8 <HAL_I2S_RxHalfCpltCallback+0x28>)
 80005be:	4293      	cmp	r3, r2
 80005c0:	d106      	bne.n	80005d0 <HAL_I2S_RxHalfCpltCallback+0x20>
    {
        // Convert the first half of the PDM buffer to PCM
        Convert_PDM_to_PCM(&pdm_buffer[0]);
 80005c2:	4806      	ldr	r0, [pc, #24]	@ (80005dc <HAL_I2S_RxHalfCpltCallback+0x2c>)
 80005c4:	f7ff ffa2 	bl	800050c <Convert_PDM_to_PCM>

        // Store the PCM data to USB
        Store_PCM_to_USB(pcm_buffer, PCM_BUFFER_SIZE);
 80005c8:	2110      	movs	r1, #16
 80005ca:	4805      	ldr	r0, [pc, #20]	@ (80005e0 <HAL_I2S_RxHalfCpltCallback+0x30>)
 80005cc:	f7ff ffb0 	bl	8000530 <Store_PCM_to_USB>
    }
}
 80005d0:	bf00      	nop
 80005d2:	3708      	adds	r7, #8
 80005d4:	46bd      	mov	sp, r7
 80005d6:	bd80      	pop	{r7, pc}
 80005d8:	40003800 	.word	0x40003800
 80005dc:	20000608 	.word	0x20000608
 80005e0:	20000688 	.word	0x20000688

080005e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005e8:	f000 fd56 	bl	8001098 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005ec:	f000 f82a 	bl	8000644 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005f0:	f000 f960 	bl	80008b4 <MX_GPIO_Init>
  MX_DMA_Init();
 80005f4:	f000 f93e 	bl	8000874 <MX_DMA_Init>
  MX_I2C1_Init();
 80005f8:	f000 f8aa 	bl	8000750 <MX_I2C1_Init>
  MX_SPI1_Init();
 80005fc:	f000 f904 	bl	8000808 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 8000600:	f00c ff32 	bl	800d468 <MX_USB_HOST_Init>
  MX_CRC_Init();
 8000604:	f000 f888 	bl	8000718 <MX_CRC_Init>
  MX_I2S2_Init();
 8000608:	f000 f8d0 	bl	80007ac <MX_I2S2_Init>
  MX_FATFS_Init();
 800060c:	f006 fe6e 	bl	80072ec <MX_FATFS_Init>
  MX_PDM2PCM_Init();
 8000610:	f00c ff00 	bl	800d414 <MX_PDM2PCM_Init>
  /* USER CODE BEGIN 2 */


  // Initialize PDM to PCM converter
  PDM2PCM_Init();
 8000614:	f7ff ff50 	bl	80004b8 <PDM2PCM_Init>

  // Initialize USB Host and mount the file system
  if (f_mount(&USBFatFs, (TCHAR const*)USBPath, 0) != FR_OK)
 8000618:	2200      	movs	r2, #0
 800061a:	4906      	ldr	r1, [pc, #24]	@ (8000634 <main+0x50>)
 800061c:	4806      	ldr	r0, [pc, #24]	@ (8000638 <main+0x54>)
 800061e:	f00c f991 	bl	800c944 <f_mount>
  {
      // Error handling
  }

  // Start I2S DMA to receive PDM data
  HAL_I2S_Receive_DMA(&hi2s2, pdm_buffer, PDM_BUFFER_SIZE);
 8000622:	2240      	movs	r2, #64	@ 0x40
 8000624:	4905      	ldr	r1, [pc, #20]	@ (800063c <main+0x58>)
 8000626:	4806      	ldr	r0, [pc, #24]	@ (8000640 <main+0x5c>)
 8000628:	f003 ff5e 	bl	80044e8 <HAL_I2S_Receive_DMA>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 800062c:	f00c ff42 	bl	800d4b4 <MX_USB_HOST_Process>
 8000630:	e7fc      	b.n	800062c <main+0x48>
 8000632:	bf00      	nop
 8000634:	20000b0c 	.word	0x20000b0c
 8000638:	200006a8 	.word	0x200006a8
 800063c:	20000608 	.word	0x20000608
 8000640:	20000508 	.word	0x20000508

08000644 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b094      	sub	sp, #80	@ 0x50
 8000648:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800064a:	f107 0320 	add.w	r3, r7, #32
 800064e:	2230      	movs	r2, #48	@ 0x30
 8000650:	2100      	movs	r1, #0
 8000652:	4618      	mov	r0, r3
 8000654:	f00f fdcc 	bl	80101f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000658:	f107 030c 	add.w	r3, r7, #12
 800065c:	2200      	movs	r2, #0
 800065e:	601a      	str	r2, [r3, #0]
 8000660:	605a      	str	r2, [r3, #4]
 8000662:	609a      	str	r2, [r3, #8]
 8000664:	60da      	str	r2, [r3, #12]
 8000666:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000668:	2300      	movs	r3, #0
 800066a:	60bb      	str	r3, [r7, #8]
 800066c:	4b28      	ldr	r3, [pc, #160]	@ (8000710 <SystemClock_Config+0xcc>)
 800066e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000670:	4a27      	ldr	r2, [pc, #156]	@ (8000710 <SystemClock_Config+0xcc>)
 8000672:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000676:	6413      	str	r3, [r2, #64]	@ 0x40
 8000678:	4b25      	ldr	r3, [pc, #148]	@ (8000710 <SystemClock_Config+0xcc>)
 800067a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800067c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000680:	60bb      	str	r3, [r7, #8]
 8000682:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000684:	2300      	movs	r3, #0
 8000686:	607b      	str	r3, [r7, #4]
 8000688:	4b22      	ldr	r3, [pc, #136]	@ (8000714 <SystemClock_Config+0xd0>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	4a21      	ldr	r2, [pc, #132]	@ (8000714 <SystemClock_Config+0xd0>)
 800068e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000692:	6013      	str	r3, [r2, #0]
 8000694:	4b1f      	ldr	r3, [pc, #124]	@ (8000714 <SystemClock_Config+0xd0>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800069c:	607b      	str	r3, [r7, #4]
 800069e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006a0:	2301      	movs	r3, #1
 80006a2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006a4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80006a8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006aa:	2302      	movs	r3, #2
 80006ac:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006ae:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80006b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80006b4:	2308      	movs	r3, #8
 80006b6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80006b8:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80006bc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006be:	2302      	movs	r3, #2
 80006c0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80006c2:	2307      	movs	r3, #7
 80006c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006c6:	f107 0320 	add.w	r3, r7, #32
 80006ca:	4618      	mov	r0, r3
 80006cc:	f004 fb7e 	bl	8004dcc <HAL_RCC_OscConfig>
 80006d0:	4603      	mov	r3, r0
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d001      	beq.n	80006da <SystemClock_Config+0x96>
  {
    Error_Handler();
 80006d6:	f000 f9fd 	bl	8000ad4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006da:	230f      	movs	r3, #15
 80006dc:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006de:	2302      	movs	r3, #2
 80006e0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006e2:	2300      	movs	r3, #0
 80006e4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80006e6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80006ea:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80006ec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006f0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80006f2:	f107 030c 	add.w	r3, r7, #12
 80006f6:	2105      	movs	r1, #5
 80006f8:	4618      	mov	r0, r3
 80006fa:	f004 fddf 	bl	80052bc <HAL_RCC_ClockConfig>
 80006fe:	4603      	mov	r3, r0
 8000700:	2b00      	cmp	r3, #0
 8000702:	d001      	beq.n	8000708 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000704:	f000 f9e6 	bl	8000ad4 <Error_Handler>
  }
}
 8000708:	bf00      	nop
 800070a:	3750      	adds	r7, #80	@ 0x50
 800070c:	46bd      	mov	sp, r7
 800070e:	bd80      	pop	{r7, pc}
 8000710:	40023800 	.word	0x40023800
 8000714:	40007000 	.word	0x40007000

08000718 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 800071c:	4b0a      	ldr	r3, [pc, #40]	@ (8000748 <MX_CRC_Init+0x30>)
 800071e:	4a0b      	ldr	r2, [pc, #44]	@ (800074c <MX_CRC_Init+0x34>)
 8000720:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000722:	4809      	ldr	r0, [pc, #36]	@ (8000748 <MX_CRC_Init+0x30>)
 8000724:	f000 fe00 	bl	8001328 <HAL_CRC_Init>
 8000728:	4603      	mov	r3, r0
 800072a:	2b00      	cmp	r3, #0
 800072c:	d001      	beq.n	8000732 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 800072e:	f000 f9d1 	bl	8000ad4 <Error_Handler>
  }
  __HAL_CRC_DR_RESET(&hcrc);
 8000732:	4b05      	ldr	r3, [pc, #20]	@ (8000748 <MX_CRC_Init+0x30>)
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	689a      	ldr	r2, [r3, #8]
 8000738:	4b03      	ldr	r3, [pc, #12]	@ (8000748 <MX_CRC_Init+0x30>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	f042 0201 	orr.w	r2, r2, #1
 8000740:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000742:	bf00      	nop
 8000744:	bd80      	pop	{r7, pc}
 8000746:	bf00      	nop
 8000748:	200004ac 	.word	0x200004ac
 800074c:	40023000 	.word	0x40023000

08000750 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000754:	4b12      	ldr	r3, [pc, #72]	@ (80007a0 <MX_I2C1_Init+0x50>)
 8000756:	4a13      	ldr	r2, [pc, #76]	@ (80007a4 <MX_I2C1_Init+0x54>)
 8000758:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800075a:	4b11      	ldr	r3, [pc, #68]	@ (80007a0 <MX_I2C1_Init+0x50>)
 800075c:	4a12      	ldr	r2, [pc, #72]	@ (80007a8 <MX_I2C1_Init+0x58>)
 800075e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000760:	4b0f      	ldr	r3, [pc, #60]	@ (80007a0 <MX_I2C1_Init+0x50>)
 8000762:	2200      	movs	r2, #0
 8000764:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000766:	4b0e      	ldr	r3, [pc, #56]	@ (80007a0 <MX_I2C1_Init+0x50>)
 8000768:	2200      	movs	r2, #0
 800076a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800076c:	4b0c      	ldr	r3, [pc, #48]	@ (80007a0 <MX_I2C1_Init+0x50>)
 800076e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000772:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000774:	4b0a      	ldr	r3, [pc, #40]	@ (80007a0 <MX_I2C1_Init+0x50>)
 8000776:	2200      	movs	r2, #0
 8000778:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800077a:	4b09      	ldr	r3, [pc, #36]	@ (80007a0 <MX_I2C1_Init+0x50>)
 800077c:	2200      	movs	r2, #0
 800077e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000780:	4b07      	ldr	r3, [pc, #28]	@ (80007a0 <MX_I2C1_Init+0x50>)
 8000782:	2200      	movs	r2, #0
 8000784:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000786:	4b06      	ldr	r3, [pc, #24]	@ (80007a0 <MX_I2C1_Init+0x50>)
 8000788:	2200      	movs	r2, #0
 800078a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800078c:	4804      	ldr	r0, [pc, #16]	@ (80007a0 <MX_I2C1_Init+0x50>)
 800078e:	f003 fc27 	bl	8003fe0 <HAL_I2C_Init>
 8000792:	4603      	mov	r3, r0
 8000794:	2b00      	cmp	r3, #0
 8000796:	d001      	beq.n	800079c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000798:	f000 f99c 	bl	8000ad4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800079c:	bf00      	nop
 800079e:	bd80      	pop	{r7, pc}
 80007a0:	200004b4 	.word	0x200004b4
 80007a4:	40005400 	.word	0x40005400
 80007a8:	000186a0 	.word	0x000186a0

080007ac <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 80007b0:	4b13      	ldr	r3, [pc, #76]	@ (8000800 <MX_I2S2_Init+0x54>)
 80007b2:	4a14      	ldr	r2, [pc, #80]	@ (8000804 <MX_I2S2_Init+0x58>)
 80007b4:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_RX;
 80007b6:	4b12      	ldr	r3, [pc, #72]	@ (8000800 <MX_I2S2_Init+0x54>)
 80007b8:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80007bc:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_MSB;
 80007be:	4b10      	ldr	r3, [pc, #64]	@ (8000800 <MX_I2S2_Init+0x54>)
 80007c0:	2210      	movs	r2, #16
 80007c2:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 80007c4:	4b0e      	ldr	r3, [pc, #56]	@ (8000800 <MX_I2S2_Init+0x54>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 80007ca:	4b0d      	ldr	r3, [pc, #52]	@ (8000800 <MX_I2S2_Init+0x54>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_16K;
 80007d0:	4b0b      	ldr	r3, [pc, #44]	@ (8000800 <MX_I2S2_Init+0x54>)
 80007d2:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 80007d6:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 80007d8:	4b09      	ldr	r3, [pc, #36]	@ (8000800 <MX_I2S2_Init+0x54>)
 80007da:	2200      	movs	r2, #0
 80007dc:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 80007de:	4b08      	ldr	r3, [pc, #32]	@ (8000800 <MX_I2S2_Init+0x54>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80007e4:	4b06      	ldr	r3, [pc, #24]	@ (8000800 <MX_I2S2_Init+0x54>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 80007ea:	4805      	ldr	r0, [pc, #20]	@ (8000800 <MX_I2S2_Init+0x54>)
 80007ec:	f003 fd3c 	bl	8004268 <HAL_I2S_Init>
 80007f0:	4603      	mov	r3, r0
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d001      	beq.n	80007fa <MX_I2S2_Init+0x4e>
  {
    Error_Handler();
 80007f6:	f000 f96d 	bl	8000ad4 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 80007fa:	bf00      	nop
 80007fc:	bd80      	pop	{r7, pc}
 80007fe:	bf00      	nop
 8000800:	20000508 	.word	0x20000508
 8000804:	40003800 	.word	0x40003800

08000808 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800080c:	4b17      	ldr	r3, [pc, #92]	@ (800086c <MX_SPI1_Init+0x64>)
 800080e:	4a18      	ldr	r2, [pc, #96]	@ (8000870 <MX_SPI1_Init+0x68>)
 8000810:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000812:	4b16      	ldr	r3, [pc, #88]	@ (800086c <MX_SPI1_Init+0x64>)
 8000814:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000818:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800081a:	4b14      	ldr	r3, [pc, #80]	@ (800086c <MX_SPI1_Init+0x64>)
 800081c:	2200      	movs	r2, #0
 800081e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000820:	4b12      	ldr	r3, [pc, #72]	@ (800086c <MX_SPI1_Init+0x64>)
 8000822:	2200      	movs	r2, #0
 8000824:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000826:	4b11      	ldr	r3, [pc, #68]	@ (800086c <MX_SPI1_Init+0x64>)
 8000828:	2200      	movs	r2, #0
 800082a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800082c:	4b0f      	ldr	r3, [pc, #60]	@ (800086c <MX_SPI1_Init+0x64>)
 800082e:	2200      	movs	r2, #0
 8000830:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000832:	4b0e      	ldr	r3, [pc, #56]	@ (800086c <MX_SPI1_Init+0x64>)
 8000834:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000838:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800083a:	4b0c      	ldr	r3, [pc, #48]	@ (800086c <MX_SPI1_Init+0x64>)
 800083c:	2200      	movs	r2, #0
 800083e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000840:	4b0a      	ldr	r3, [pc, #40]	@ (800086c <MX_SPI1_Init+0x64>)
 8000842:	2200      	movs	r2, #0
 8000844:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000846:	4b09      	ldr	r3, [pc, #36]	@ (800086c <MX_SPI1_Init+0x64>)
 8000848:	2200      	movs	r2, #0
 800084a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800084c:	4b07      	ldr	r3, [pc, #28]	@ (800086c <MX_SPI1_Init+0x64>)
 800084e:	2200      	movs	r2, #0
 8000850:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000852:	4b06      	ldr	r3, [pc, #24]	@ (800086c <MX_SPI1_Init+0x64>)
 8000854:	220a      	movs	r2, #10
 8000856:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000858:	4804      	ldr	r0, [pc, #16]	@ (800086c <MX_SPI1_Init+0x64>)
 800085a:	f005 f8af 	bl	80059bc <HAL_SPI_Init>
 800085e:	4603      	mov	r3, r0
 8000860:	2b00      	cmp	r3, #0
 8000862:	d001      	beq.n	8000868 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000864:	f000 f936 	bl	8000ad4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000868:	bf00      	nop
 800086a:	bd80      	pop	{r7, pc}
 800086c:	200005b0 	.word	0x200005b0
 8000870:	40013000 	.word	0x40013000

08000874 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b082      	sub	sp, #8
 8000878:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800087a:	2300      	movs	r3, #0
 800087c:	607b      	str	r3, [r7, #4]
 800087e:	4b0c      	ldr	r3, [pc, #48]	@ (80008b0 <MX_DMA_Init+0x3c>)
 8000880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000882:	4a0b      	ldr	r2, [pc, #44]	@ (80008b0 <MX_DMA_Init+0x3c>)
 8000884:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000888:	6313      	str	r3, [r2, #48]	@ 0x30
 800088a:	4b09      	ldr	r3, [pc, #36]	@ (80008b0 <MX_DMA_Init+0x3c>)
 800088c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800088e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000892:	607b      	str	r3, [r7, #4]
 8000894:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8000896:	2200      	movs	r2, #0
 8000898:	2100      	movs	r1, #0
 800089a:	200e      	movs	r0, #14
 800089c:	f000 fd1a 	bl	80012d4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80008a0:	200e      	movs	r0, #14
 80008a2:	f000 fd33 	bl	800130c <HAL_NVIC_EnableIRQ>

}
 80008a6:	bf00      	nop
 80008a8:	3708      	adds	r7, #8
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bd80      	pop	{r7, pc}
 80008ae:	bf00      	nop
 80008b0:	40023800 	.word	0x40023800

080008b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b08c      	sub	sp, #48	@ 0x30
 80008b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008ba:	f107 031c 	add.w	r3, r7, #28
 80008be:	2200      	movs	r2, #0
 80008c0:	601a      	str	r2, [r3, #0]
 80008c2:	605a      	str	r2, [r3, #4]
 80008c4:	609a      	str	r2, [r3, #8]
 80008c6:	60da      	str	r2, [r3, #12]
 80008c8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80008ca:	2300      	movs	r3, #0
 80008cc:	61bb      	str	r3, [r7, #24]
 80008ce:	4b72      	ldr	r3, [pc, #456]	@ (8000a98 <MX_GPIO_Init+0x1e4>)
 80008d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008d2:	4a71      	ldr	r2, [pc, #452]	@ (8000a98 <MX_GPIO_Init+0x1e4>)
 80008d4:	f043 0310 	orr.w	r3, r3, #16
 80008d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80008da:	4b6f      	ldr	r3, [pc, #444]	@ (8000a98 <MX_GPIO_Init+0x1e4>)
 80008dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008de:	f003 0310 	and.w	r3, r3, #16
 80008e2:	61bb      	str	r3, [r7, #24]
 80008e4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008e6:	2300      	movs	r3, #0
 80008e8:	617b      	str	r3, [r7, #20]
 80008ea:	4b6b      	ldr	r3, [pc, #428]	@ (8000a98 <MX_GPIO_Init+0x1e4>)
 80008ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ee:	4a6a      	ldr	r2, [pc, #424]	@ (8000a98 <MX_GPIO_Init+0x1e4>)
 80008f0:	f043 0304 	orr.w	r3, r3, #4
 80008f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80008f6:	4b68      	ldr	r3, [pc, #416]	@ (8000a98 <MX_GPIO_Init+0x1e4>)
 80008f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008fa:	f003 0304 	and.w	r3, r3, #4
 80008fe:	617b      	str	r3, [r7, #20]
 8000900:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000902:	2300      	movs	r3, #0
 8000904:	613b      	str	r3, [r7, #16]
 8000906:	4b64      	ldr	r3, [pc, #400]	@ (8000a98 <MX_GPIO_Init+0x1e4>)
 8000908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800090a:	4a63      	ldr	r2, [pc, #396]	@ (8000a98 <MX_GPIO_Init+0x1e4>)
 800090c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000910:	6313      	str	r3, [r2, #48]	@ 0x30
 8000912:	4b61      	ldr	r3, [pc, #388]	@ (8000a98 <MX_GPIO_Init+0x1e4>)
 8000914:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000916:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800091a:	613b      	str	r3, [r7, #16]
 800091c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800091e:	2300      	movs	r3, #0
 8000920:	60fb      	str	r3, [r7, #12]
 8000922:	4b5d      	ldr	r3, [pc, #372]	@ (8000a98 <MX_GPIO_Init+0x1e4>)
 8000924:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000926:	4a5c      	ldr	r2, [pc, #368]	@ (8000a98 <MX_GPIO_Init+0x1e4>)
 8000928:	f043 0301 	orr.w	r3, r3, #1
 800092c:	6313      	str	r3, [r2, #48]	@ 0x30
 800092e:	4b5a      	ldr	r3, [pc, #360]	@ (8000a98 <MX_GPIO_Init+0x1e4>)
 8000930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000932:	f003 0301 	and.w	r3, r3, #1
 8000936:	60fb      	str	r3, [r7, #12]
 8000938:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800093a:	2300      	movs	r3, #0
 800093c:	60bb      	str	r3, [r7, #8]
 800093e:	4b56      	ldr	r3, [pc, #344]	@ (8000a98 <MX_GPIO_Init+0x1e4>)
 8000940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000942:	4a55      	ldr	r2, [pc, #340]	@ (8000a98 <MX_GPIO_Init+0x1e4>)
 8000944:	f043 0302 	orr.w	r3, r3, #2
 8000948:	6313      	str	r3, [r2, #48]	@ 0x30
 800094a:	4b53      	ldr	r3, [pc, #332]	@ (8000a98 <MX_GPIO_Init+0x1e4>)
 800094c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800094e:	f003 0302 	and.w	r3, r3, #2
 8000952:	60bb      	str	r3, [r7, #8]
 8000954:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000956:	2300      	movs	r3, #0
 8000958:	607b      	str	r3, [r7, #4]
 800095a:	4b4f      	ldr	r3, [pc, #316]	@ (8000a98 <MX_GPIO_Init+0x1e4>)
 800095c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800095e:	4a4e      	ldr	r2, [pc, #312]	@ (8000a98 <MX_GPIO_Init+0x1e4>)
 8000960:	f043 0308 	orr.w	r3, r3, #8
 8000964:	6313      	str	r3, [r2, #48]	@ 0x30
 8000966:	4b4c      	ldr	r3, [pc, #304]	@ (8000a98 <MX_GPIO_Init+0x1e4>)
 8000968:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800096a:	f003 0308 	and.w	r3, r3, #8
 800096e:	607b      	str	r3, [r7, #4]
 8000970:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000972:	2200      	movs	r2, #0
 8000974:	2108      	movs	r1, #8
 8000976:	4849      	ldr	r0, [pc, #292]	@ (8000a9c <MX_GPIO_Init+0x1e8>)
 8000978:	f001 f9fe 	bl	8001d78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800097c:	2201      	movs	r2, #1
 800097e:	2101      	movs	r1, #1
 8000980:	4847      	ldr	r0, [pc, #284]	@ (8000aa0 <MX_GPIO_Init+0x1ec>)
 8000982:	f001 f9f9 	bl	8001d78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000986:	2200      	movs	r2, #0
 8000988:	f24f 0110 	movw	r1, #61456	@ 0xf010
 800098c:	4845      	ldr	r0, [pc, #276]	@ (8000aa4 <MX_GPIO_Init+0x1f0>)
 800098e:	f001 f9f3 	bl	8001d78 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000992:	2308      	movs	r3, #8
 8000994:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000996:	2301      	movs	r3, #1
 8000998:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800099a:	2300      	movs	r3, #0
 800099c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800099e:	2300      	movs	r3, #0
 80009a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80009a2:	f107 031c 	add.w	r3, r7, #28
 80009a6:	4619      	mov	r1, r3
 80009a8:	483c      	ldr	r0, [pc, #240]	@ (8000a9c <MX_GPIO_Init+0x1e8>)
 80009aa:	f001 f849 	bl	8001a40 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80009ae:	2301      	movs	r3, #1
 80009b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009b2:	2301      	movs	r3, #1
 80009b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b6:	2300      	movs	r3, #0
 80009b8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ba:	2300      	movs	r3, #0
 80009bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80009be:	f107 031c 	add.w	r3, r7, #28
 80009c2:	4619      	mov	r1, r3
 80009c4:	4836      	ldr	r0, [pc, #216]	@ (8000aa0 <MX_GPIO_Init+0x1ec>)
 80009c6:	f001 f83b 	bl	8001a40 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80009ca:	2301      	movs	r3, #1
 80009cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80009ce:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80009d2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d4:	2300      	movs	r3, #0
 80009d6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80009d8:	f107 031c 	add.w	r3, r7, #28
 80009dc:	4619      	mov	r1, r3
 80009de:	4832      	ldr	r0, [pc, #200]	@ (8000aa8 <MX_GPIO_Init+0x1f4>)
 80009e0:	f001 f82e 	bl	8001a40 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80009e4:	2310      	movs	r3, #16
 80009e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009e8:	2302      	movs	r3, #2
 80009ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ec:	2300      	movs	r3, #0
 80009ee:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009f0:	2300      	movs	r3, #0
 80009f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80009f4:	2306      	movs	r3, #6
 80009f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80009f8:	f107 031c 	add.w	r3, r7, #28
 80009fc:	4619      	mov	r1, r3
 80009fe:	482a      	ldr	r0, [pc, #168]	@ (8000aa8 <MX_GPIO_Init+0x1f4>)
 8000a00:	f001 f81e 	bl	8001a40 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000a04:	2304      	movs	r3, #4
 8000a06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000a10:	f107 031c 	add.w	r3, r7, #28
 8000a14:	4619      	mov	r1, r3
 8000a16:	4825      	ldr	r0, [pc, #148]	@ (8000aac <MX_GPIO_Init+0x1f8>)
 8000a18:	f001 f812 	bl	8001a40 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000a1c:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8000a20:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a22:	2301      	movs	r3, #1
 8000a24:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a26:	2300      	movs	r3, #0
 8000a28:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a2e:	f107 031c 	add.w	r3, r7, #28
 8000a32:	4619      	mov	r1, r3
 8000a34:	481b      	ldr	r0, [pc, #108]	@ (8000aa4 <MX_GPIO_Init+0x1f0>)
 8000a36:	f001 f803 	bl	8001a40 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000a3a:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8000a3e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a40:	2302      	movs	r3, #2
 8000a42:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a44:	2300      	movs	r3, #0
 8000a46:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a48:	2300      	movs	r3, #0
 8000a4a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000a4c:	2306      	movs	r3, #6
 8000a4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a50:	f107 031c 	add.w	r3, r7, #28
 8000a54:	4619      	mov	r1, r3
 8000a56:	4812      	ldr	r0, [pc, #72]	@ (8000aa0 <MX_GPIO_Init+0x1ec>)
 8000a58:	f000 fff2 	bl	8001a40 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000a5c:	2320      	movs	r3, #32
 8000a5e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a60:	2300      	movs	r3, #0
 8000a62:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a64:	2300      	movs	r3, #0
 8000a66:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000a68:	f107 031c 	add.w	r3, r7, #28
 8000a6c:	4619      	mov	r1, r3
 8000a6e:	480d      	ldr	r0, [pc, #52]	@ (8000aa4 <MX_GPIO_Init+0x1f0>)
 8000a70:	f000 ffe6 	bl	8001a40 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000a74:	2302      	movs	r3, #2
 8000a76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a78:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000a7c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000a82:	f107 031c 	add.w	r3, r7, #28
 8000a86:	4619      	mov	r1, r3
 8000a88:	4804      	ldr	r0, [pc, #16]	@ (8000a9c <MX_GPIO_Init+0x1e8>)
 8000a8a:	f000 ffd9 	bl	8001a40 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000a8e:	bf00      	nop
 8000a90:	3730      	adds	r7, #48	@ 0x30
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	bf00      	nop
 8000a98:	40023800 	.word	0x40023800
 8000a9c:	40021000 	.word	0x40021000
 8000aa0:	40020800 	.word	0x40020800
 8000aa4:	40020c00 	.word	0x40020c00
 8000aa8:	40020000 	.word	0x40020000
 8000aac:	40020400 	.word	0x40020400

08000ab0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b082      	sub	sp, #8
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	4a04      	ldr	r2, [pc, #16]	@ (8000ad0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000abe:	4293      	cmp	r3, r2
 8000ac0:	d101      	bne.n	8000ac6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000ac2:	f000 fb0b 	bl	80010dc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000ac6:	bf00      	nop
 8000ac8:	3708      	adds	r7, #8
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bd80      	pop	{r7, pc}
 8000ace:	bf00      	nop
 8000ad0:	40001000 	.word	0x40001000

08000ad4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ad8:	b672      	cpsid	i
}
 8000ada:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000adc:	bf00      	nop
 8000ade:	e7fd      	b.n	8000adc <Error_Handler+0x8>

08000ae0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b082      	sub	sp, #8
 8000ae4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	607b      	str	r3, [r7, #4]
 8000aea:	4b10      	ldr	r3, [pc, #64]	@ (8000b2c <HAL_MspInit+0x4c>)
 8000aec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000aee:	4a0f      	ldr	r2, [pc, #60]	@ (8000b2c <HAL_MspInit+0x4c>)
 8000af0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000af4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000af6:	4b0d      	ldr	r3, [pc, #52]	@ (8000b2c <HAL_MspInit+0x4c>)
 8000af8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000afa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000afe:	607b      	str	r3, [r7, #4]
 8000b00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b02:	2300      	movs	r3, #0
 8000b04:	603b      	str	r3, [r7, #0]
 8000b06:	4b09      	ldr	r3, [pc, #36]	@ (8000b2c <HAL_MspInit+0x4c>)
 8000b08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b0a:	4a08      	ldr	r2, [pc, #32]	@ (8000b2c <HAL_MspInit+0x4c>)
 8000b0c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b10:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b12:	4b06      	ldr	r3, [pc, #24]	@ (8000b2c <HAL_MspInit+0x4c>)
 8000b14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b1a:	603b      	str	r3, [r7, #0]
 8000b1c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000b1e:	2007      	movs	r0, #7
 8000b20:	f000 fbcd 	bl	80012be <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b24:	bf00      	nop
 8000b26:	3708      	adds	r7, #8
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	bd80      	pop	{r7, pc}
 8000b2c:	40023800 	.word	0x40023800

08000b30 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8000b30:	b480      	push	{r7}
 8000b32:	b085      	sub	sp, #20
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	4a0b      	ldr	r2, [pc, #44]	@ (8000b6c <HAL_CRC_MspInit+0x3c>)
 8000b3e:	4293      	cmp	r3, r2
 8000b40:	d10d      	bne.n	8000b5e <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000b42:	2300      	movs	r3, #0
 8000b44:	60fb      	str	r3, [r7, #12]
 8000b46:	4b0a      	ldr	r3, [pc, #40]	@ (8000b70 <HAL_CRC_MspInit+0x40>)
 8000b48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b4a:	4a09      	ldr	r2, [pc, #36]	@ (8000b70 <HAL_CRC_MspInit+0x40>)
 8000b4c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000b50:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b52:	4b07      	ldr	r3, [pc, #28]	@ (8000b70 <HAL_CRC_MspInit+0x40>)
 8000b54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b56:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000b5a:	60fb      	str	r3, [r7, #12]
 8000b5c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8000b5e:	bf00      	nop
 8000b60:	3714      	adds	r7, #20
 8000b62:	46bd      	mov	sp, r7
 8000b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop
 8000b6c:	40023000 	.word	0x40023000
 8000b70:	40023800 	.word	0x40023800

08000b74 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b08a      	sub	sp, #40	@ 0x28
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b7c:	f107 0314 	add.w	r3, r7, #20
 8000b80:	2200      	movs	r2, #0
 8000b82:	601a      	str	r2, [r3, #0]
 8000b84:	605a      	str	r2, [r3, #4]
 8000b86:	609a      	str	r2, [r3, #8]
 8000b88:	60da      	str	r2, [r3, #12]
 8000b8a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	4a19      	ldr	r2, [pc, #100]	@ (8000bf8 <HAL_I2C_MspInit+0x84>)
 8000b92:	4293      	cmp	r3, r2
 8000b94:	d12c      	bne.n	8000bf0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b96:	2300      	movs	r3, #0
 8000b98:	613b      	str	r3, [r7, #16]
 8000b9a:	4b18      	ldr	r3, [pc, #96]	@ (8000bfc <HAL_I2C_MspInit+0x88>)
 8000b9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b9e:	4a17      	ldr	r2, [pc, #92]	@ (8000bfc <HAL_I2C_MspInit+0x88>)
 8000ba0:	f043 0302 	orr.w	r3, r3, #2
 8000ba4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ba6:	4b15      	ldr	r3, [pc, #84]	@ (8000bfc <HAL_I2C_MspInit+0x88>)
 8000ba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000baa:	f003 0302 	and.w	r3, r3, #2
 8000bae:	613b      	str	r3, [r7, #16]
 8000bb0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000bb2:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000bb6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000bb8:	2312      	movs	r3, #18
 8000bba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000bbc:	2301      	movs	r3, #1
 8000bbe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000bc4:	2304      	movs	r3, #4
 8000bc6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bc8:	f107 0314 	add.w	r3, r7, #20
 8000bcc:	4619      	mov	r1, r3
 8000bce:	480c      	ldr	r0, [pc, #48]	@ (8000c00 <HAL_I2C_MspInit+0x8c>)
 8000bd0:	f000 ff36 	bl	8001a40 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	60fb      	str	r3, [r7, #12]
 8000bd8:	4b08      	ldr	r3, [pc, #32]	@ (8000bfc <HAL_I2C_MspInit+0x88>)
 8000bda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bdc:	4a07      	ldr	r2, [pc, #28]	@ (8000bfc <HAL_I2C_MspInit+0x88>)
 8000bde:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000be2:	6413      	str	r3, [r2, #64]	@ 0x40
 8000be4:	4b05      	ldr	r3, [pc, #20]	@ (8000bfc <HAL_I2C_MspInit+0x88>)
 8000be6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000be8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000bec:	60fb      	str	r3, [r7, #12]
 8000bee:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000bf0:	bf00      	nop
 8000bf2:	3728      	adds	r7, #40	@ 0x28
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	bd80      	pop	{r7, pc}
 8000bf8:	40005400 	.word	0x40005400
 8000bfc:	40023800 	.word	0x40023800
 8000c00:	40020400 	.word	0x40020400

08000c04 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b08e      	sub	sp, #56	@ 0x38
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c0c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c10:	2200      	movs	r2, #0
 8000c12:	601a      	str	r2, [r3, #0]
 8000c14:	605a      	str	r2, [r3, #4]
 8000c16:	609a      	str	r2, [r3, #8]
 8000c18:	60da      	str	r2, [r3, #12]
 8000c1a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000c1c:	f107 0314 	add.w	r3, r7, #20
 8000c20:	2200      	movs	r2, #0
 8000c22:	601a      	str	r2, [r3, #0]
 8000c24:	605a      	str	r2, [r3, #4]
 8000c26:	609a      	str	r2, [r3, #8]
 8000c28:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI2)
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	4a4d      	ldr	r2, [pc, #308]	@ (8000d64 <HAL_I2S_MspInit+0x160>)
 8000c30:	4293      	cmp	r3, r2
 8000c32:	f040 8092 	bne.w	8000d5a <HAL_I2S_MspInit+0x156>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000c36:	2301      	movs	r3, #1
 8000c38:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000c3a:	23c0      	movs	r3, #192	@ 0xc0
 8000c3c:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000c3e:	2302      	movs	r3, #2
 8000c40:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c42:	f107 0314 	add.w	r3, r7, #20
 8000c46:	4618      	mov	r0, r3
 8000c48:	f004 fd76 	bl	8005738 <HAL_RCCEx_PeriphCLKConfig>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d001      	beq.n	8000c56 <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 8000c52:	f7ff ff3f 	bl	8000ad4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000c56:	2300      	movs	r3, #0
 8000c58:	613b      	str	r3, [r7, #16]
 8000c5a:	4b43      	ldr	r3, [pc, #268]	@ (8000d68 <HAL_I2S_MspInit+0x164>)
 8000c5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c5e:	4a42      	ldr	r2, [pc, #264]	@ (8000d68 <HAL_I2S_MspInit+0x164>)
 8000c60:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c64:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c66:	4b40      	ldr	r3, [pc, #256]	@ (8000d68 <HAL_I2S_MspInit+0x164>)
 8000c68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c6a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c6e:	613b      	str	r3, [r7, #16]
 8000c70:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c72:	2300      	movs	r3, #0
 8000c74:	60fb      	str	r3, [r7, #12]
 8000c76:	4b3c      	ldr	r3, [pc, #240]	@ (8000d68 <HAL_I2S_MspInit+0x164>)
 8000c78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c7a:	4a3b      	ldr	r2, [pc, #236]	@ (8000d68 <HAL_I2S_MspInit+0x164>)
 8000c7c:	f043 0304 	orr.w	r3, r3, #4
 8000c80:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c82:	4b39      	ldr	r3, [pc, #228]	@ (8000d68 <HAL_I2S_MspInit+0x164>)
 8000c84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c86:	f003 0304 	and.w	r3, r3, #4
 8000c8a:	60fb      	str	r3, [r7, #12]
 8000c8c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c8e:	2300      	movs	r3, #0
 8000c90:	60bb      	str	r3, [r7, #8]
 8000c92:	4b35      	ldr	r3, [pc, #212]	@ (8000d68 <HAL_I2S_MspInit+0x164>)
 8000c94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c96:	4a34      	ldr	r2, [pc, #208]	@ (8000d68 <HAL_I2S_MspInit+0x164>)
 8000c98:	f043 0302 	orr.w	r3, r3, #2
 8000c9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c9e:	4b32      	ldr	r3, [pc, #200]	@ (8000d68 <HAL_I2S_MspInit+0x164>)
 8000ca0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ca2:	f003 0302 	and.w	r3, r3, #2
 8000ca6:	60bb      	str	r3, [r7, #8]
 8000ca8:	68bb      	ldr	r3, [r7, #8]
    /**I2S2 GPIO Configuration
    PC3     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000caa:	2308      	movs	r3, #8
 8000cac:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cae:	2302      	movs	r3, #2
 8000cb0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000cba:	2305      	movs	r3, #5
 8000cbc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000cbe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cc2:	4619      	mov	r1, r3
 8000cc4:	4829      	ldr	r0, [pc, #164]	@ (8000d6c <HAL_I2S_MspInit+0x168>)
 8000cc6:	f000 febb 	bl	8001a40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 8000cca:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000cce:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cd0:	2302      	movs	r3, #2
 8000cd2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000cdc:	2305      	movs	r3, #5
 8000cde:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ce0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ce4:	4619      	mov	r1, r3
 8000ce6:	4822      	ldr	r0, [pc, #136]	@ (8000d70 <HAL_I2S_MspInit+0x16c>)
 8000ce8:	f000 feaa 	bl	8001a40 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8000cec:	4b21      	ldr	r3, [pc, #132]	@ (8000d74 <HAL_I2S_MspInit+0x170>)
 8000cee:	4a22      	ldr	r2, [pc, #136]	@ (8000d78 <HAL_I2S_MspInit+0x174>)
 8000cf0:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 8000cf2:	4b20      	ldr	r3, [pc, #128]	@ (8000d74 <HAL_I2S_MspInit+0x170>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000cf8:	4b1e      	ldr	r3, [pc, #120]	@ (8000d74 <HAL_I2S_MspInit+0x170>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000cfe:	4b1d      	ldr	r3, [pc, #116]	@ (8000d74 <HAL_I2S_MspInit+0x170>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000d04:	4b1b      	ldr	r3, [pc, #108]	@ (8000d74 <HAL_I2S_MspInit+0x170>)
 8000d06:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000d0a:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000d0c:	4b19      	ldr	r3, [pc, #100]	@ (8000d74 <HAL_I2S_MspInit+0x170>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000d12:	4b18      	ldr	r3, [pc, #96]	@ (8000d74 <HAL_I2S_MspInit+0x170>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 8000d18:	4b16      	ldr	r3, [pc, #88]	@ (8000d74 <HAL_I2S_MspInit+0x170>)
 8000d1a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000d1e:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8000d20:	4b14      	ldr	r3, [pc, #80]	@ (8000d74 <HAL_I2S_MspInit+0x170>)
 8000d22:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000d26:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000d28:	4b12      	ldr	r3, [pc, #72]	@ (8000d74 <HAL_I2S_MspInit+0x170>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8000d2e:	4811      	ldr	r0, [pc, #68]	@ (8000d74 <HAL_I2S_MspInit+0x170>)
 8000d30:	f000 fb16 	bl	8001360 <HAL_DMA_Init>
 8000d34:	4603      	mov	r3, r0
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d001      	beq.n	8000d3e <HAL_I2S_MspInit+0x13a>
    {
      Error_Handler();
 8000d3a:	f7ff fecb 	bl	8000ad4 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi2_rx);
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	4a0c      	ldr	r2, [pc, #48]	@ (8000d74 <HAL_I2S_MspInit+0x170>)
 8000d42:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000d44:	4a0b      	ldr	r2, [pc, #44]	@ (8000d74 <HAL_I2S_MspInit+0x170>)
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2S2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	2100      	movs	r1, #0
 8000d4e:	2024      	movs	r0, #36	@ 0x24
 8000d50:	f000 fac0 	bl	80012d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8000d54:	2024      	movs	r0, #36	@ 0x24
 8000d56:	f000 fad9 	bl	800130c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8000d5a:	bf00      	nop
 8000d5c:	3738      	adds	r7, #56	@ 0x38
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	bf00      	nop
 8000d64:	40003800 	.word	0x40003800
 8000d68:	40023800 	.word	0x40023800
 8000d6c:	40020800 	.word	0x40020800
 8000d70:	40020400 	.word	0x40020400
 8000d74:	20000550 	.word	0x20000550
 8000d78:	40026058 	.word	0x40026058

08000d7c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b08a      	sub	sp, #40	@ 0x28
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d84:	f107 0314 	add.w	r3, r7, #20
 8000d88:	2200      	movs	r2, #0
 8000d8a:	601a      	str	r2, [r3, #0]
 8000d8c:	605a      	str	r2, [r3, #4]
 8000d8e:	609a      	str	r2, [r3, #8]
 8000d90:	60da      	str	r2, [r3, #12]
 8000d92:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	4a19      	ldr	r2, [pc, #100]	@ (8000e00 <HAL_SPI_MspInit+0x84>)
 8000d9a:	4293      	cmp	r3, r2
 8000d9c:	d12b      	bne.n	8000df6 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000d9e:	2300      	movs	r3, #0
 8000da0:	613b      	str	r3, [r7, #16]
 8000da2:	4b18      	ldr	r3, [pc, #96]	@ (8000e04 <HAL_SPI_MspInit+0x88>)
 8000da4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000da6:	4a17      	ldr	r2, [pc, #92]	@ (8000e04 <HAL_SPI_MspInit+0x88>)
 8000da8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000dac:	6453      	str	r3, [r2, #68]	@ 0x44
 8000dae:	4b15      	ldr	r3, [pc, #84]	@ (8000e04 <HAL_SPI_MspInit+0x88>)
 8000db0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000db2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000db6:	613b      	str	r3, [r7, #16]
 8000db8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dba:	2300      	movs	r3, #0
 8000dbc:	60fb      	str	r3, [r7, #12]
 8000dbe:	4b11      	ldr	r3, [pc, #68]	@ (8000e04 <HAL_SPI_MspInit+0x88>)
 8000dc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dc2:	4a10      	ldr	r2, [pc, #64]	@ (8000e04 <HAL_SPI_MspInit+0x88>)
 8000dc4:	f043 0301 	orr.w	r3, r3, #1
 8000dc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dca:	4b0e      	ldr	r3, [pc, #56]	@ (8000e04 <HAL_SPI_MspInit+0x88>)
 8000dcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dce:	f003 0301 	and.w	r3, r3, #1
 8000dd2:	60fb      	str	r3, [r7, #12]
 8000dd4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000dd6:	23e0      	movs	r3, #224	@ 0xe0
 8000dd8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dda:	2302      	movs	r3, #2
 8000ddc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dde:	2300      	movs	r3, #0
 8000de0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000de2:	2300      	movs	r3, #0
 8000de4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000de6:	2305      	movs	r3, #5
 8000de8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dea:	f107 0314 	add.w	r3, r7, #20
 8000dee:	4619      	mov	r1, r3
 8000df0:	4805      	ldr	r0, [pc, #20]	@ (8000e08 <HAL_SPI_MspInit+0x8c>)
 8000df2:	f000 fe25 	bl	8001a40 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000df6:	bf00      	nop
 8000df8:	3728      	adds	r7, #40	@ 0x28
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	40013000 	.word	0x40013000
 8000e04:	40023800 	.word	0x40023800
 8000e08:	40020000 	.word	0x40020000

08000e0c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b08e      	sub	sp, #56	@ 0x38
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000e14:	2300      	movs	r3, #0
 8000e16:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	60fb      	str	r3, [r7, #12]
 8000e20:	4b33      	ldr	r3, [pc, #204]	@ (8000ef0 <HAL_InitTick+0xe4>)
 8000e22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e24:	4a32      	ldr	r2, [pc, #200]	@ (8000ef0 <HAL_InitTick+0xe4>)
 8000e26:	f043 0310 	orr.w	r3, r3, #16
 8000e2a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e2c:	4b30      	ldr	r3, [pc, #192]	@ (8000ef0 <HAL_InitTick+0xe4>)
 8000e2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e30:	f003 0310 	and.w	r3, r3, #16
 8000e34:	60fb      	str	r3, [r7, #12]
 8000e36:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000e38:	f107 0210 	add.w	r2, r7, #16
 8000e3c:	f107 0314 	add.w	r3, r7, #20
 8000e40:	4611      	mov	r1, r2
 8000e42:	4618      	mov	r0, r3
 8000e44:	f004 fc46 	bl	80056d4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000e48:	6a3b      	ldr	r3, [r7, #32]
 8000e4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000e4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d103      	bne.n	8000e5a <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000e52:	f004 fc2b 	bl	80056ac <HAL_RCC_GetPCLK1Freq>
 8000e56:	6378      	str	r0, [r7, #52]	@ 0x34
 8000e58:	e004      	b.n	8000e64 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000e5a:	f004 fc27 	bl	80056ac <HAL_RCC_GetPCLK1Freq>
 8000e5e:	4603      	mov	r3, r0
 8000e60:	005b      	lsls	r3, r3, #1
 8000e62:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000e64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000e66:	4a23      	ldr	r2, [pc, #140]	@ (8000ef4 <HAL_InitTick+0xe8>)
 8000e68:	fba2 2303 	umull	r2, r3, r2, r3
 8000e6c:	0c9b      	lsrs	r3, r3, #18
 8000e6e:	3b01      	subs	r3, #1
 8000e70:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000e72:	4b21      	ldr	r3, [pc, #132]	@ (8000ef8 <HAL_InitTick+0xec>)
 8000e74:	4a21      	ldr	r2, [pc, #132]	@ (8000efc <HAL_InitTick+0xf0>)
 8000e76:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000e78:	4b1f      	ldr	r3, [pc, #124]	@ (8000ef8 <HAL_InitTick+0xec>)
 8000e7a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000e7e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000e80:	4a1d      	ldr	r2, [pc, #116]	@ (8000ef8 <HAL_InitTick+0xec>)
 8000e82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e84:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000e86:	4b1c      	ldr	r3, [pc, #112]	@ (8000ef8 <HAL_InitTick+0xec>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e8c:	4b1a      	ldr	r3, [pc, #104]	@ (8000ef8 <HAL_InitTick+0xec>)
 8000e8e:	2200      	movs	r2, #0
 8000e90:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e92:	4b19      	ldr	r3, [pc, #100]	@ (8000ef8 <HAL_InitTick+0xec>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000e98:	4817      	ldr	r0, [pc, #92]	@ (8000ef8 <HAL_InitTick+0xec>)
 8000e9a:	f004 fe18 	bl	8005ace <HAL_TIM_Base_Init>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000ea4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d11b      	bne.n	8000ee4 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000eac:	4812      	ldr	r0, [pc, #72]	@ (8000ef8 <HAL_InitTick+0xec>)
 8000eae:	f004 fe67 	bl	8005b80 <HAL_TIM_Base_Start_IT>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000eb8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d111      	bne.n	8000ee4 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000ec0:	2036      	movs	r0, #54	@ 0x36
 8000ec2:	f000 fa23 	bl	800130c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	2b0f      	cmp	r3, #15
 8000eca:	d808      	bhi.n	8000ede <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000ecc:	2200      	movs	r2, #0
 8000ece:	6879      	ldr	r1, [r7, #4]
 8000ed0:	2036      	movs	r0, #54	@ 0x36
 8000ed2:	f000 f9ff 	bl	80012d4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000ed6:	4a0a      	ldr	r2, [pc, #40]	@ (8000f00 <HAL_InitTick+0xf4>)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	6013      	str	r3, [r2, #0]
 8000edc:	e002      	b.n	8000ee4 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000ede:	2301      	movs	r3, #1
 8000ee0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000ee4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000ee8:	4618      	mov	r0, r3
 8000eea:	3738      	adds	r7, #56	@ 0x38
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bd80      	pop	{r7, pc}
 8000ef0:	40023800 	.word	0x40023800
 8000ef4:	431bde83 	.word	0x431bde83
 8000ef8:	20000b64 	.word	0x20000b64
 8000efc:	40001000 	.word	0x40001000
 8000f00:	20000004 	.word	0x20000004

08000f04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f04:	b480      	push	{r7}
 8000f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f08:	bf00      	nop
 8000f0a:	e7fd      	b.n	8000f08 <NMI_Handler+0x4>

08000f0c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f10:	bf00      	nop
 8000f12:	e7fd      	b.n	8000f10 <HardFault_Handler+0x4>

08000f14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f14:	b480      	push	{r7}
 8000f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f18:	bf00      	nop
 8000f1a:	e7fd      	b.n	8000f18 <MemManage_Handler+0x4>

08000f1c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f20:	bf00      	nop
 8000f22:	e7fd      	b.n	8000f20 <BusFault_Handler+0x4>

08000f24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f28:	bf00      	nop
 8000f2a:	e7fd      	b.n	8000f28 <UsageFault_Handler+0x4>

08000f2c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f30:	bf00      	nop
 8000f32:	46bd      	mov	sp, r7
 8000f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f38:	4770      	bx	lr

08000f3a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f3a:	b480      	push	{r7}
 8000f3c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f3e:	bf00      	nop
 8000f40:	46bd      	mov	sp, r7
 8000f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f46:	4770      	bx	lr

08000f48 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f4c:	bf00      	nop
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f54:	4770      	bx	lr

08000f56 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f56:	b480      	push	{r7}
 8000f58:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f5a:	bf00      	nop
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f62:	4770      	bx	lr

08000f64 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8000f68:	4802      	ldr	r0, [pc, #8]	@ (8000f74 <DMA1_Stream3_IRQHandler+0x10>)
 8000f6a:	f000 faff 	bl	800156c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8000f6e:	bf00      	nop
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	20000550 	.word	0x20000550

08000f78 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_I2S_IRQHandler(&hi2s2);
 8000f7c:	4802      	ldr	r0, [pc, #8]	@ (8000f88 <SPI2_IRQHandler+0x10>)
 8000f7e:	f003 fb6f 	bl	8004660 <HAL_I2S_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8000f82:	bf00      	nop
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	20000508 	.word	0x20000508

08000f8c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000f90:	4802      	ldr	r0, [pc, #8]	@ (8000f9c <TIM6_DAC_IRQHandler+0x10>)
 8000f92:	f004 fe65 	bl	8005c60 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000f96:	bf00      	nop
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	20000b64 	.word	0x20000b64

08000fa0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000fa4:	4802      	ldr	r0, [pc, #8]	@ (8000fb0 <OTG_FS_IRQHandler+0x10>)
 8000fa6:	f001 f9e1 	bl	800236c <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000faa:	bf00      	nop
 8000fac:	bd80      	pop	{r7, pc}
 8000fae:	bf00      	nop
 8000fb0:	20001030 	.word	0x20001030

08000fb4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b086      	sub	sp, #24
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000fbc:	4a14      	ldr	r2, [pc, #80]	@ (8001010 <_sbrk+0x5c>)
 8000fbe:	4b15      	ldr	r3, [pc, #84]	@ (8001014 <_sbrk+0x60>)
 8000fc0:	1ad3      	subs	r3, r2, r3
 8000fc2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000fc4:	697b      	ldr	r3, [r7, #20]
 8000fc6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000fc8:	4b13      	ldr	r3, [pc, #76]	@ (8001018 <_sbrk+0x64>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d102      	bne.n	8000fd6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000fd0:	4b11      	ldr	r3, [pc, #68]	@ (8001018 <_sbrk+0x64>)
 8000fd2:	4a12      	ldr	r2, [pc, #72]	@ (800101c <_sbrk+0x68>)
 8000fd4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000fd6:	4b10      	ldr	r3, [pc, #64]	@ (8001018 <_sbrk+0x64>)
 8000fd8:	681a      	ldr	r2, [r3, #0]
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	4413      	add	r3, r2
 8000fde:	693a      	ldr	r2, [r7, #16]
 8000fe0:	429a      	cmp	r2, r3
 8000fe2:	d207      	bcs.n	8000ff4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000fe4:	f00f f91c 	bl	8010220 <__errno>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	220c      	movs	r2, #12
 8000fec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000fee:	f04f 33ff 	mov.w	r3, #4294967295
 8000ff2:	e009      	b.n	8001008 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ff4:	4b08      	ldr	r3, [pc, #32]	@ (8001018 <_sbrk+0x64>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ffa:	4b07      	ldr	r3, [pc, #28]	@ (8001018 <_sbrk+0x64>)
 8000ffc:	681a      	ldr	r2, [r3, #0]
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	4413      	add	r3, r2
 8001002:	4a05      	ldr	r2, [pc, #20]	@ (8001018 <_sbrk+0x64>)
 8001004:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001006:	68fb      	ldr	r3, [r7, #12]
}
 8001008:	4618      	mov	r0, r3
 800100a:	3718      	adds	r7, #24
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}
 8001010:	20020000 	.word	0x20020000
 8001014:	00000400 	.word	0x00000400
 8001018:	20000bac 	.word	0x20000bac
 800101c:	20001560 	.word	0x20001560

08001020 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001020:	b480      	push	{r7}
 8001022:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001024:	4b06      	ldr	r3, [pc, #24]	@ (8001040 <SystemInit+0x20>)
 8001026:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800102a:	4a05      	ldr	r2, [pc, #20]	@ (8001040 <SystemInit+0x20>)
 800102c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001030:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001034:	bf00      	nop
 8001036:	46bd      	mov	sp, r7
 8001038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop
 8001040:	e000ed00 	.word	0xe000ed00

08001044 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001044:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800107c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001048:	f7ff ffea 	bl	8001020 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800104c:	480c      	ldr	r0, [pc, #48]	@ (8001080 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800104e:	490d      	ldr	r1, [pc, #52]	@ (8001084 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001050:	4a0d      	ldr	r2, [pc, #52]	@ (8001088 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001052:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001054:	e002      	b.n	800105c <LoopCopyDataInit>

08001056 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001056:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001058:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800105a:	3304      	adds	r3, #4

0800105c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800105c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800105e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001060:	d3f9      	bcc.n	8001056 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001062:	4a0a      	ldr	r2, [pc, #40]	@ (800108c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001064:	4c0a      	ldr	r4, [pc, #40]	@ (8001090 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001066:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001068:	e001      	b.n	800106e <LoopFillZerobss>

0800106a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800106a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800106c:	3204      	adds	r2, #4

0800106e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800106e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001070:	d3fb      	bcc.n	800106a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001072:	f00f f8db 	bl	801022c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001076:	f7ff fab5 	bl	80005e4 <main>
  bx  lr    
 800107a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800107c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001080:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001084:	20000490 	.word	0x20000490
  ldr r2, =_sidata
 8001088:	0801086c 	.word	0x0801086c
  ldr r2, =_sbss
 800108c:	20000490 	.word	0x20000490
  ldr r4, =_ebss
 8001090:	2000155c 	.word	0x2000155c

08001094 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001094:	e7fe      	b.n	8001094 <ADC_IRQHandler>
	...

08001098 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800109c:	4b0e      	ldr	r3, [pc, #56]	@ (80010d8 <HAL_Init+0x40>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	4a0d      	ldr	r2, [pc, #52]	@ (80010d8 <HAL_Init+0x40>)
 80010a2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80010a6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80010a8:	4b0b      	ldr	r3, [pc, #44]	@ (80010d8 <HAL_Init+0x40>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	4a0a      	ldr	r2, [pc, #40]	@ (80010d8 <HAL_Init+0x40>)
 80010ae:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80010b2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010b4:	4b08      	ldr	r3, [pc, #32]	@ (80010d8 <HAL_Init+0x40>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	4a07      	ldr	r2, [pc, #28]	@ (80010d8 <HAL_Init+0x40>)
 80010ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80010be:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010c0:	2003      	movs	r0, #3
 80010c2:	f000 f8fc 	bl	80012be <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010c6:	2000      	movs	r0, #0
 80010c8:	f7ff fea0 	bl	8000e0c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010cc:	f7ff fd08 	bl	8000ae0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010d0:	2300      	movs	r3, #0
}
 80010d2:	4618      	mov	r0, r3
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	40023c00 	.word	0x40023c00

080010dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010dc:	b480      	push	{r7}
 80010de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80010e0:	4b06      	ldr	r3, [pc, #24]	@ (80010fc <HAL_IncTick+0x20>)
 80010e2:	781b      	ldrb	r3, [r3, #0]
 80010e4:	461a      	mov	r2, r3
 80010e6:	4b06      	ldr	r3, [pc, #24]	@ (8001100 <HAL_IncTick+0x24>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	4413      	add	r3, r2
 80010ec:	4a04      	ldr	r2, [pc, #16]	@ (8001100 <HAL_IncTick+0x24>)
 80010ee:	6013      	str	r3, [r2, #0]
}
 80010f0:	bf00      	nop
 80010f2:	46bd      	mov	sp, r7
 80010f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f8:	4770      	bx	lr
 80010fa:	bf00      	nop
 80010fc:	20000008 	.word	0x20000008
 8001100:	20000bb0 	.word	0x20000bb0

08001104 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001104:	b480      	push	{r7}
 8001106:	af00      	add	r7, sp, #0
  return uwTick;
 8001108:	4b03      	ldr	r3, [pc, #12]	@ (8001118 <HAL_GetTick+0x14>)
 800110a:	681b      	ldr	r3, [r3, #0]
}
 800110c:	4618      	mov	r0, r3
 800110e:	46bd      	mov	sp, r7
 8001110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001114:	4770      	bx	lr
 8001116:	bf00      	nop
 8001118:	20000bb0 	.word	0x20000bb0

0800111c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b084      	sub	sp, #16
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001124:	f7ff ffee 	bl	8001104 <HAL_GetTick>
 8001128:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001134:	d005      	beq.n	8001142 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001136:	4b0a      	ldr	r3, [pc, #40]	@ (8001160 <HAL_Delay+0x44>)
 8001138:	781b      	ldrb	r3, [r3, #0]
 800113a:	461a      	mov	r2, r3
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	4413      	add	r3, r2
 8001140:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001142:	bf00      	nop
 8001144:	f7ff ffde 	bl	8001104 <HAL_GetTick>
 8001148:	4602      	mov	r2, r0
 800114a:	68bb      	ldr	r3, [r7, #8]
 800114c:	1ad3      	subs	r3, r2, r3
 800114e:	68fa      	ldr	r2, [r7, #12]
 8001150:	429a      	cmp	r2, r3
 8001152:	d8f7      	bhi.n	8001144 <HAL_Delay+0x28>
  {
  }
}
 8001154:	bf00      	nop
 8001156:	bf00      	nop
 8001158:	3710      	adds	r7, #16
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	20000008 	.word	0x20000008

08001164 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001164:	b480      	push	{r7}
 8001166:	b085      	sub	sp, #20
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	f003 0307 	and.w	r3, r3, #7
 8001172:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001174:	4b0c      	ldr	r3, [pc, #48]	@ (80011a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001176:	68db      	ldr	r3, [r3, #12]
 8001178:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800117a:	68ba      	ldr	r2, [r7, #8]
 800117c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001180:	4013      	ands	r3, r2
 8001182:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001188:	68bb      	ldr	r3, [r7, #8]
 800118a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800118c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001190:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001194:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001196:	4a04      	ldr	r2, [pc, #16]	@ (80011a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001198:	68bb      	ldr	r3, [r7, #8]
 800119a:	60d3      	str	r3, [r2, #12]
}
 800119c:	bf00      	nop
 800119e:	3714      	adds	r7, #20
 80011a0:	46bd      	mov	sp, r7
 80011a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a6:	4770      	bx	lr
 80011a8:	e000ed00 	.word	0xe000ed00

080011ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011ac:	b480      	push	{r7}
 80011ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011b0:	4b04      	ldr	r3, [pc, #16]	@ (80011c4 <__NVIC_GetPriorityGrouping+0x18>)
 80011b2:	68db      	ldr	r3, [r3, #12]
 80011b4:	0a1b      	lsrs	r3, r3, #8
 80011b6:	f003 0307 	and.w	r3, r3, #7
}
 80011ba:	4618      	mov	r0, r3
 80011bc:	46bd      	mov	sp, r7
 80011be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c2:	4770      	bx	lr
 80011c4:	e000ed00 	.word	0xe000ed00

080011c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011c8:	b480      	push	{r7}
 80011ca:	b083      	sub	sp, #12
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	4603      	mov	r3, r0
 80011d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	db0b      	blt.n	80011f2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011da:	79fb      	ldrb	r3, [r7, #7]
 80011dc:	f003 021f 	and.w	r2, r3, #31
 80011e0:	4907      	ldr	r1, [pc, #28]	@ (8001200 <__NVIC_EnableIRQ+0x38>)
 80011e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011e6:	095b      	lsrs	r3, r3, #5
 80011e8:	2001      	movs	r0, #1
 80011ea:	fa00 f202 	lsl.w	r2, r0, r2
 80011ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80011f2:	bf00      	nop
 80011f4:	370c      	adds	r7, #12
 80011f6:	46bd      	mov	sp, r7
 80011f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fc:	4770      	bx	lr
 80011fe:	bf00      	nop
 8001200:	e000e100 	.word	0xe000e100

08001204 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001204:	b480      	push	{r7}
 8001206:	b083      	sub	sp, #12
 8001208:	af00      	add	r7, sp, #0
 800120a:	4603      	mov	r3, r0
 800120c:	6039      	str	r1, [r7, #0]
 800120e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001210:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001214:	2b00      	cmp	r3, #0
 8001216:	db0a      	blt.n	800122e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	b2da      	uxtb	r2, r3
 800121c:	490c      	ldr	r1, [pc, #48]	@ (8001250 <__NVIC_SetPriority+0x4c>)
 800121e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001222:	0112      	lsls	r2, r2, #4
 8001224:	b2d2      	uxtb	r2, r2
 8001226:	440b      	add	r3, r1
 8001228:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800122c:	e00a      	b.n	8001244 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800122e:	683b      	ldr	r3, [r7, #0]
 8001230:	b2da      	uxtb	r2, r3
 8001232:	4908      	ldr	r1, [pc, #32]	@ (8001254 <__NVIC_SetPriority+0x50>)
 8001234:	79fb      	ldrb	r3, [r7, #7]
 8001236:	f003 030f 	and.w	r3, r3, #15
 800123a:	3b04      	subs	r3, #4
 800123c:	0112      	lsls	r2, r2, #4
 800123e:	b2d2      	uxtb	r2, r2
 8001240:	440b      	add	r3, r1
 8001242:	761a      	strb	r2, [r3, #24]
}
 8001244:	bf00      	nop
 8001246:	370c      	adds	r7, #12
 8001248:	46bd      	mov	sp, r7
 800124a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124e:	4770      	bx	lr
 8001250:	e000e100 	.word	0xe000e100
 8001254:	e000ed00 	.word	0xe000ed00

08001258 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001258:	b480      	push	{r7}
 800125a:	b089      	sub	sp, #36	@ 0x24
 800125c:	af00      	add	r7, sp, #0
 800125e:	60f8      	str	r0, [r7, #12]
 8001260:	60b9      	str	r1, [r7, #8]
 8001262:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	f003 0307 	and.w	r3, r3, #7
 800126a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800126c:	69fb      	ldr	r3, [r7, #28]
 800126e:	f1c3 0307 	rsb	r3, r3, #7
 8001272:	2b04      	cmp	r3, #4
 8001274:	bf28      	it	cs
 8001276:	2304      	movcs	r3, #4
 8001278:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800127a:	69fb      	ldr	r3, [r7, #28]
 800127c:	3304      	adds	r3, #4
 800127e:	2b06      	cmp	r3, #6
 8001280:	d902      	bls.n	8001288 <NVIC_EncodePriority+0x30>
 8001282:	69fb      	ldr	r3, [r7, #28]
 8001284:	3b03      	subs	r3, #3
 8001286:	e000      	b.n	800128a <NVIC_EncodePriority+0x32>
 8001288:	2300      	movs	r3, #0
 800128a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800128c:	f04f 32ff 	mov.w	r2, #4294967295
 8001290:	69bb      	ldr	r3, [r7, #24]
 8001292:	fa02 f303 	lsl.w	r3, r2, r3
 8001296:	43da      	mvns	r2, r3
 8001298:	68bb      	ldr	r3, [r7, #8]
 800129a:	401a      	ands	r2, r3
 800129c:	697b      	ldr	r3, [r7, #20]
 800129e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012a0:	f04f 31ff 	mov.w	r1, #4294967295
 80012a4:	697b      	ldr	r3, [r7, #20]
 80012a6:	fa01 f303 	lsl.w	r3, r1, r3
 80012aa:	43d9      	mvns	r1, r3
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012b0:	4313      	orrs	r3, r2
         );
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	3724      	adds	r7, #36	@ 0x24
 80012b6:	46bd      	mov	sp, r7
 80012b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012bc:	4770      	bx	lr

080012be <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012be:	b580      	push	{r7, lr}
 80012c0:	b082      	sub	sp, #8
 80012c2:	af00      	add	r7, sp, #0
 80012c4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012c6:	6878      	ldr	r0, [r7, #4]
 80012c8:	f7ff ff4c 	bl	8001164 <__NVIC_SetPriorityGrouping>
}
 80012cc:	bf00      	nop
 80012ce:	3708      	adds	r7, #8
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}

080012d4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b086      	sub	sp, #24
 80012d8:	af00      	add	r7, sp, #0
 80012da:	4603      	mov	r3, r0
 80012dc:	60b9      	str	r1, [r7, #8]
 80012de:	607a      	str	r2, [r7, #4]
 80012e0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80012e2:	2300      	movs	r3, #0
 80012e4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80012e6:	f7ff ff61 	bl	80011ac <__NVIC_GetPriorityGrouping>
 80012ea:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012ec:	687a      	ldr	r2, [r7, #4]
 80012ee:	68b9      	ldr	r1, [r7, #8]
 80012f0:	6978      	ldr	r0, [r7, #20]
 80012f2:	f7ff ffb1 	bl	8001258 <NVIC_EncodePriority>
 80012f6:	4602      	mov	r2, r0
 80012f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012fc:	4611      	mov	r1, r2
 80012fe:	4618      	mov	r0, r3
 8001300:	f7ff ff80 	bl	8001204 <__NVIC_SetPriority>
}
 8001304:	bf00      	nop
 8001306:	3718      	adds	r7, #24
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}

0800130c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0
 8001312:	4603      	mov	r3, r0
 8001314:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001316:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800131a:	4618      	mov	r0, r3
 800131c:	f7ff ff54 	bl	80011c8 <__NVIC_EnableIRQ>
}
 8001320:	bf00      	nop
 8001322:	3708      	adds	r7, #8
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}

08001328 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b082      	sub	sp, #8
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	2b00      	cmp	r3, #0
 8001334:	d101      	bne.n	800133a <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8001336:	2301      	movs	r3, #1
 8001338:	e00e      	b.n	8001358 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	795b      	ldrb	r3, [r3, #5]
 800133e:	b2db      	uxtb	r3, r3
 8001340:	2b00      	cmp	r3, #0
 8001342:	d105      	bne.n	8001350 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	2200      	movs	r2, #0
 8001348:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800134a:	6878      	ldr	r0, [r7, #4]
 800134c:	f7ff fbf0 	bl	8000b30 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	2201      	movs	r2, #1
 8001354:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001356:	2300      	movs	r3, #0
}
 8001358:	4618      	mov	r0, r3
 800135a:	3708      	adds	r7, #8
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}

08001360 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b086      	sub	sp, #24
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001368:	2300      	movs	r3, #0
 800136a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800136c:	f7ff feca 	bl	8001104 <HAL_GetTick>
 8001370:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	2b00      	cmp	r3, #0
 8001376:	d101      	bne.n	800137c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001378:	2301      	movs	r3, #1
 800137a:	e099      	b.n	80014b0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	2202      	movs	r2, #2
 8001380:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	2200      	movs	r2, #0
 8001388:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	681a      	ldr	r2, [r3, #0]
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	f022 0201 	bic.w	r2, r2, #1
 800139a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800139c:	e00f      	b.n	80013be <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800139e:	f7ff feb1 	bl	8001104 <HAL_GetTick>
 80013a2:	4602      	mov	r2, r0
 80013a4:	693b      	ldr	r3, [r7, #16]
 80013a6:	1ad3      	subs	r3, r2, r3
 80013a8:	2b05      	cmp	r3, #5
 80013aa:	d908      	bls.n	80013be <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	2220      	movs	r2, #32
 80013b0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	2203      	movs	r2, #3
 80013b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80013ba:	2303      	movs	r3, #3
 80013bc:	e078      	b.n	80014b0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	f003 0301 	and.w	r3, r3, #1
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d1e8      	bne.n	800139e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80013d4:	697a      	ldr	r2, [r7, #20]
 80013d6:	4b38      	ldr	r3, [pc, #224]	@ (80014b8 <HAL_DMA_Init+0x158>)
 80013d8:	4013      	ands	r3, r2
 80013da:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	685a      	ldr	r2, [r3, #4]
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	689b      	ldr	r3, [r3, #8]
 80013e4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80013ea:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	691b      	ldr	r3, [r3, #16]
 80013f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80013f6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	699b      	ldr	r3, [r3, #24]
 80013fc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001402:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	6a1b      	ldr	r3, [r3, #32]
 8001408:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800140a:	697a      	ldr	r2, [r7, #20]
 800140c:	4313      	orrs	r3, r2
 800140e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001414:	2b04      	cmp	r3, #4
 8001416:	d107      	bne.n	8001428 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001420:	4313      	orrs	r3, r2
 8001422:	697a      	ldr	r2, [r7, #20]
 8001424:	4313      	orrs	r3, r2
 8001426:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	697a      	ldr	r2, [r7, #20]
 800142e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	695b      	ldr	r3, [r3, #20]
 8001436:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001438:	697b      	ldr	r3, [r7, #20]
 800143a:	f023 0307 	bic.w	r3, r3, #7
 800143e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001444:	697a      	ldr	r2, [r7, #20]
 8001446:	4313      	orrs	r3, r2
 8001448:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800144e:	2b04      	cmp	r3, #4
 8001450:	d117      	bne.n	8001482 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001456:	697a      	ldr	r2, [r7, #20]
 8001458:	4313      	orrs	r3, r2
 800145a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001460:	2b00      	cmp	r3, #0
 8001462:	d00e      	beq.n	8001482 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001464:	6878      	ldr	r0, [r7, #4]
 8001466:	f000 fa6f 	bl	8001948 <DMA_CheckFifoParam>
 800146a:	4603      	mov	r3, r0
 800146c:	2b00      	cmp	r3, #0
 800146e:	d008      	beq.n	8001482 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	2240      	movs	r2, #64	@ 0x40
 8001474:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	2201      	movs	r2, #1
 800147a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800147e:	2301      	movs	r3, #1
 8001480:	e016      	b.n	80014b0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	697a      	ldr	r2, [r7, #20]
 8001488:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800148a:	6878      	ldr	r0, [r7, #4]
 800148c:	f000 fa26 	bl	80018dc <DMA_CalcBaseAndBitshift>
 8001490:	4603      	mov	r3, r0
 8001492:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001498:	223f      	movs	r2, #63	@ 0x3f
 800149a:	409a      	lsls	r2, r3
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	2200      	movs	r2, #0
 80014a4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	2201      	movs	r2, #1
 80014aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80014ae:	2300      	movs	r3, #0
}
 80014b0:	4618      	mov	r0, r3
 80014b2:	3718      	adds	r7, #24
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	f010803f 	.word	0xf010803f

080014bc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b086      	sub	sp, #24
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	60f8      	str	r0, [r7, #12]
 80014c4:	60b9      	str	r1, [r7, #8]
 80014c6:	607a      	str	r2, [r7, #4]
 80014c8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80014ca:	2300      	movs	r3, #0
 80014cc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014d2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80014da:	2b01      	cmp	r3, #1
 80014dc:	d101      	bne.n	80014e2 <HAL_DMA_Start_IT+0x26>
 80014de:	2302      	movs	r3, #2
 80014e0:	e040      	b.n	8001564 <HAL_DMA_Start_IT+0xa8>
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	2201      	movs	r2, #1
 80014e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80014f0:	b2db      	uxtb	r3, r3
 80014f2:	2b01      	cmp	r3, #1
 80014f4:	d12f      	bne.n	8001556 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	2202      	movs	r2, #2
 80014fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	2200      	movs	r2, #0
 8001502:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	687a      	ldr	r2, [r7, #4]
 8001508:	68b9      	ldr	r1, [r7, #8]
 800150a:	68f8      	ldr	r0, [r7, #12]
 800150c:	f000 f9b8 	bl	8001880 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001514:	223f      	movs	r2, #63	@ 0x3f
 8001516:	409a      	lsls	r2, r3
 8001518:	693b      	ldr	r3, [r7, #16]
 800151a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	681a      	ldr	r2, [r3, #0]
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	f042 0216 	orr.w	r2, r2, #22
 800152a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001530:	2b00      	cmp	r3, #0
 8001532:	d007      	beq.n	8001544 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	681a      	ldr	r2, [r3, #0]
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f042 0208 	orr.w	r2, r2, #8
 8001542:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	681a      	ldr	r2, [r3, #0]
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	f042 0201 	orr.w	r2, r2, #1
 8001552:	601a      	str	r2, [r3, #0]
 8001554:	e005      	b.n	8001562 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	2200      	movs	r2, #0
 800155a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800155e:	2302      	movs	r3, #2
 8001560:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001562:	7dfb      	ldrb	r3, [r7, #23]
}
 8001564:	4618      	mov	r0, r3
 8001566:	3718      	adds	r7, #24
 8001568:	46bd      	mov	sp, r7
 800156a:	bd80      	pop	{r7, pc}

0800156c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b086      	sub	sp, #24
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001574:	2300      	movs	r3, #0
 8001576:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001578:	4b8e      	ldr	r3, [pc, #568]	@ (80017b4 <HAL_DMA_IRQHandler+0x248>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4a8e      	ldr	r2, [pc, #568]	@ (80017b8 <HAL_DMA_IRQHandler+0x24c>)
 800157e:	fba2 2303 	umull	r2, r3, r2, r3
 8001582:	0a9b      	lsrs	r3, r3, #10
 8001584:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800158a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800158c:	693b      	ldr	r3, [r7, #16]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001596:	2208      	movs	r2, #8
 8001598:	409a      	lsls	r2, r3
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	4013      	ands	r3, r2
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d01a      	beq.n	80015d8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	f003 0304 	and.w	r3, r3, #4
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d013      	beq.n	80015d8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	681a      	ldr	r2, [r3, #0]
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f022 0204 	bic.w	r2, r2, #4
 80015be:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015c4:	2208      	movs	r2, #8
 80015c6:	409a      	lsls	r2, r3
 80015c8:	693b      	ldr	r3, [r7, #16]
 80015ca:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80015d0:	f043 0201 	orr.w	r2, r3, #1
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015dc:	2201      	movs	r2, #1
 80015de:	409a      	lsls	r2, r3
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	4013      	ands	r3, r2
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d012      	beq.n	800160e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	695b      	ldr	r3, [r3, #20]
 80015ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d00b      	beq.n	800160e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015fa:	2201      	movs	r2, #1
 80015fc:	409a      	lsls	r2, r3
 80015fe:	693b      	ldr	r3, [r7, #16]
 8001600:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001606:	f043 0202 	orr.w	r2, r3, #2
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001612:	2204      	movs	r2, #4
 8001614:	409a      	lsls	r2, r3
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	4013      	ands	r3, r2
 800161a:	2b00      	cmp	r3, #0
 800161c:	d012      	beq.n	8001644 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	f003 0302 	and.w	r3, r3, #2
 8001628:	2b00      	cmp	r3, #0
 800162a:	d00b      	beq.n	8001644 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001630:	2204      	movs	r2, #4
 8001632:	409a      	lsls	r2, r3
 8001634:	693b      	ldr	r3, [r7, #16]
 8001636:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800163c:	f043 0204 	orr.w	r2, r3, #4
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001648:	2210      	movs	r2, #16
 800164a:	409a      	lsls	r2, r3
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	4013      	ands	r3, r2
 8001650:	2b00      	cmp	r3, #0
 8001652:	d043      	beq.n	80016dc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f003 0308 	and.w	r3, r3, #8
 800165e:	2b00      	cmp	r3, #0
 8001660:	d03c      	beq.n	80016dc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001666:	2210      	movs	r2, #16
 8001668:	409a      	lsls	r2, r3
 800166a:	693b      	ldr	r3, [r7, #16]
 800166c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001678:	2b00      	cmp	r3, #0
 800167a:	d018      	beq.n	80016ae <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001686:	2b00      	cmp	r3, #0
 8001688:	d108      	bne.n	800169c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800168e:	2b00      	cmp	r3, #0
 8001690:	d024      	beq.n	80016dc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001696:	6878      	ldr	r0, [r7, #4]
 8001698:	4798      	blx	r3
 800169a:	e01f      	b.n	80016dc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d01b      	beq.n	80016dc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80016a8:	6878      	ldr	r0, [r7, #4]
 80016aa:	4798      	blx	r3
 80016ac:	e016      	b.n	80016dc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d107      	bne.n	80016cc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	681a      	ldr	r2, [r3, #0]
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	f022 0208 	bic.w	r2, r2, #8
 80016ca:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d003      	beq.n	80016dc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016d8:	6878      	ldr	r0, [r7, #4]
 80016da:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016e0:	2220      	movs	r2, #32
 80016e2:	409a      	lsls	r2, r3
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	4013      	ands	r3, r2
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	f000 808f 	beq.w	800180c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f003 0310 	and.w	r3, r3, #16
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	f000 8087 	beq.w	800180c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001702:	2220      	movs	r2, #32
 8001704:	409a      	lsls	r2, r3
 8001706:	693b      	ldr	r3, [r7, #16]
 8001708:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001710:	b2db      	uxtb	r3, r3
 8001712:	2b05      	cmp	r3, #5
 8001714:	d136      	bne.n	8001784 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	681a      	ldr	r2, [r3, #0]
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	f022 0216 	bic.w	r2, r2, #22
 8001724:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	695a      	ldr	r2, [r3, #20]
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001734:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800173a:	2b00      	cmp	r3, #0
 800173c:	d103      	bne.n	8001746 <HAL_DMA_IRQHandler+0x1da>
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001742:	2b00      	cmp	r3, #0
 8001744:	d007      	beq.n	8001756 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	681a      	ldr	r2, [r3, #0]
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f022 0208 	bic.w	r2, r2, #8
 8001754:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800175a:	223f      	movs	r2, #63	@ 0x3f
 800175c:	409a      	lsls	r2, r3
 800175e:	693b      	ldr	r3, [r7, #16]
 8001760:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	2201      	movs	r2, #1
 8001766:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	2200      	movs	r2, #0
 800176e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001776:	2b00      	cmp	r3, #0
 8001778:	d07e      	beq.n	8001878 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800177e:	6878      	ldr	r0, [r7, #4]
 8001780:	4798      	blx	r3
        }
        return;
 8001782:	e079      	b.n	8001878 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800178e:	2b00      	cmp	r3, #0
 8001790:	d01d      	beq.n	80017ce <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800179c:	2b00      	cmp	r3, #0
 800179e:	d10d      	bne.n	80017bc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d031      	beq.n	800180c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017ac:	6878      	ldr	r0, [r7, #4]
 80017ae:	4798      	blx	r3
 80017b0:	e02c      	b.n	800180c <HAL_DMA_IRQHandler+0x2a0>
 80017b2:	bf00      	nop
 80017b4:	20000000 	.word	0x20000000
 80017b8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d023      	beq.n	800180c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80017c8:	6878      	ldr	r0, [r7, #4]
 80017ca:	4798      	blx	r3
 80017cc:	e01e      	b.n	800180c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d10f      	bne.n	80017fc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	681a      	ldr	r2, [r3, #0]
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f022 0210 	bic.w	r2, r2, #16
 80017ea:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	2201      	movs	r2, #1
 80017f0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	2200      	movs	r2, #0
 80017f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001800:	2b00      	cmp	r3, #0
 8001802:	d003      	beq.n	800180c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001808:	6878      	ldr	r0, [r7, #4]
 800180a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001810:	2b00      	cmp	r3, #0
 8001812:	d032      	beq.n	800187a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001818:	f003 0301 	and.w	r3, r3, #1
 800181c:	2b00      	cmp	r3, #0
 800181e:	d022      	beq.n	8001866 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	2205      	movs	r2, #5
 8001824:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	681a      	ldr	r2, [r3, #0]
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f022 0201 	bic.w	r2, r2, #1
 8001836:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001838:	68bb      	ldr	r3, [r7, #8]
 800183a:	3301      	adds	r3, #1
 800183c:	60bb      	str	r3, [r7, #8]
 800183e:	697a      	ldr	r2, [r7, #20]
 8001840:	429a      	cmp	r2, r3
 8001842:	d307      	bcc.n	8001854 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f003 0301 	and.w	r3, r3, #1
 800184e:	2b00      	cmp	r3, #0
 8001850:	d1f2      	bne.n	8001838 <HAL_DMA_IRQHandler+0x2cc>
 8001852:	e000      	b.n	8001856 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001854:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	2201      	movs	r2, #1
 800185a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	2200      	movs	r2, #0
 8001862:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800186a:	2b00      	cmp	r3, #0
 800186c:	d005      	beq.n	800187a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001872:	6878      	ldr	r0, [r7, #4]
 8001874:	4798      	blx	r3
 8001876:	e000      	b.n	800187a <HAL_DMA_IRQHandler+0x30e>
        return;
 8001878:	bf00      	nop
    }
  }
}
 800187a:	3718      	adds	r7, #24
 800187c:	46bd      	mov	sp, r7
 800187e:	bd80      	pop	{r7, pc}

08001880 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001880:	b480      	push	{r7}
 8001882:	b085      	sub	sp, #20
 8001884:	af00      	add	r7, sp, #0
 8001886:	60f8      	str	r0, [r7, #12]
 8001888:	60b9      	str	r1, [r7, #8]
 800188a:	607a      	str	r2, [r7, #4]
 800188c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	681a      	ldr	r2, [r3, #0]
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800189c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	683a      	ldr	r2, [r7, #0]
 80018a4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	689b      	ldr	r3, [r3, #8]
 80018aa:	2b40      	cmp	r3, #64	@ 0x40
 80018ac:	d108      	bne.n	80018c0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	687a      	ldr	r2, [r7, #4]
 80018b4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	68ba      	ldr	r2, [r7, #8]
 80018bc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80018be:	e007      	b.n	80018d0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	68ba      	ldr	r2, [r7, #8]
 80018c6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	687a      	ldr	r2, [r7, #4]
 80018ce:	60da      	str	r2, [r3, #12]
}
 80018d0:	bf00      	nop
 80018d2:	3714      	adds	r7, #20
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr

080018dc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80018dc:	b480      	push	{r7}
 80018de:	b085      	sub	sp, #20
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	b2db      	uxtb	r3, r3
 80018ea:	3b10      	subs	r3, #16
 80018ec:	4a14      	ldr	r2, [pc, #80]	@ (8001940 <DMA_CalcBaseAndBitshift+0x64>)
 80018ee:	fba2 2303 	umull	r2, r3, r2, r3
 80018f2:	091b      	lsrs	r3, r3, #4
 80018f4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80018f6:	4a13      	ldr	r2, [pc, #76]	@ (8001944 <DMA_CalcBaseAndBitshift+0x68>)
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	4413      	add	r3, r2
 80018fc:	781b      	ldrb	r3, [r3, #0]
 80018fe:	461a      	mov	r2, r3
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	2b03      	cmp	r3, #3
 8001908:	d909      	bls.n	800191e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001912:	f023 0303 	bic.w	r3, r3, #3
 8001916:	1d1a      	adds	r2, r3, #4
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	659a      	str	r2, [r3, #88]	@ 0x58
 800191c:	e007      	b.n	800192e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001926:	f023 0303 	bic.w	r3, r3, #3
 800192a:	687a      	ldr	r2, [r7, #4]
 800192c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8001932:	4618      	mov	r0, r3
 8001934:	3714      	adds	r7, #20
 8001936:	46bd      	mov	sp, r7
 8001938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193c:	4770      	bx	lr
 800193e:	bf00      	nop
 8001940:	aaaaaaab 	.word	0xaaaaaaab
 8001944:	080103b0 	.word	0x080103b0

08001948 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001948:	b480      	push	{r7}
 800194a:	b085      	sub	sp, #20
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001950:	2300      	movs	r3, #0
 8001952:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001958:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	699b      	ldr	r3, [r3, #24]
 800195e:	2b00      	cmp	r3, #0
 8001960:	d11f      	bne.n	80019a2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001962:	68bb      	ldr	r3, [r7, #8]
 8001964:	2b03      	cmp	r3, #3
 8001966:	d856      	bhi.n	8001a16 <DMA_CheckFifoParam+0xce>
 8001968:	a201      	add	r2, pc, #4	@ (adr r2, 8001970 <DMA_CheckFifoParam+0x28>)
 800196a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800196e:	bf00      	nop
 8001970:	08001981 	.word	0x08001981
 8001974:	08001993 	.word	0x08001993
 8001978:	08001981 	.word	0x08001981
 800197c:	08001a17 	.word	0x08001a17
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001984:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001988:	2b00      	cmp	r3, #0
 800198a:	d046      	beq.n	8001a1a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800198c:	2301      	movs	r3, #1
 800198e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001990:	e043      	b.n	8001a1a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001996:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800199a:	d140      	bne.n	8001a1e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800199c:	2301      	movs	r3, #1
 800199e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80019a0:	e03d      	b.n	8001a1e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	699b      	ldr	r3, [r3, #24]
 80019a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80019aa:	d121      	bne.n	80019f0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80019ac:	68bb      	ldr	r3, [r7, #8]
 80019ae:	2b03      	cmp	r3, #3
 80019b0:	d837      	bhi.n	8001a22 <DMA_CheckFifoParam+0xda>
 80019b2:	a201      	add	r2, pc, #4	@ (adr r2, 80019b8 <DMA_CheckFifoParam+0x70>)
 80019b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019b8:	080019c9 	.word	0x080019c9
 80019bc:	080019cf 	.word	0x080019cf
 80019c0:	080019c9 	.word	0x080019c9
 80019c4:	080019e1 	.word	0x080019e1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80019c8:	2301      	movs	r3, #1
 80019ca:	73fb      	strb	r3, [r7, #15]
      break;
 80019cc:	e030      	b.n	8001a30 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019d2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d025      	beq.n	8001a26 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80019da:	2301      	movs	r3, #1
 80019dc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80019de:	e022      	b.n	8001a26 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019e4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80019e8:	d11f      	bne.n	8001a2a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80019ea:	2301      	movs	r3, #1
 80019ec:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80019ee:	e01c      	b.n	8001a2a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80019f0:	68bb      	ldr	r3, [r7, #8]
 80019f2:	2b02      	cmp	r3, #2
 80019f4:	d903      	bls.n	80019fe <DMA_CheckFifoParam+0xb6>
 80019f6:	68bb      	ldr	r3, [r7, #8]
 80019f8:	2b03      	cmp	r3, #3
 80019fa:	d003      	beq.n	8001a04 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80019fc:	e018      	b.n	8001a30 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80019fe:	2301      	movs	r3, #1
 8001a00:	73fb      	strb	r3, [r7, #15]
      break;
 8001a02:	e015      	b.n	8001a30 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a08:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d00e      	beq.n	8001a2e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001a10:	2301      	movs	r3, #1
 8001a12:	73fb      	strb	r3, [r7, #15]
      break;
 8001a14:	e00b      	b.n	8001a2e <DMA_CheckFifoParam+0xe6>
      break;
 8001a16:	bf00      	nop
 8001a18:	e00a      	b.n	8001a30 <DMA_CheckFifoParam+0xe8>
      break;
 8001a1a:	bf00      	nop
 8001a1c:	e008      	b.n	8001a30 <DMA_CheckFifoParam+0xe8>
      break;
 8001a1e:	bf00      	nop
 8001a20:	e006      	b.n	8001a30 <DMA_CheckFifoParam+0xe8>
      break;
 8001a22:	bf00      	nop
 8001a24:	e004      	b.n	8001a30 <DMA_CheckFifoParam+0xe8>
      break;
 8001a26:	bf00      	nop
 8001a28:	e002      	b.n	8001a30 <DMA_CheckFifoParam+0xe8>
      break;   
 8001a2a:	bf00      	nop
 8001a2c:	e000      	b.n	8001a30 <DMA_CheckFifoParam+0xe8>
      break;
 8001a2e:	bf00      	nop
    }
  } 
  
  return status; 
 8001a30:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a32:	4618      	mov	r0, r3
 8001a34:	3714      	adds	r7, #20
 8001a36:	46bd      	mov	sp, r7
 8001a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3c:	4770      	bx	lr
 8001a3e:	bf00      	nop

08001a40 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a40:	b480      	push	{r7}
 8001a42:	b089      	sub	sp, #36	@ 0x24
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
 8001a48:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001a52:	2300      	movs	r3, #0
 8001a54:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a56:	2300      	movs	r3, #0
 8001a58:	61fb      	str	r3, [r7, #28]
 8001a5a:	e16b      	b.n	8001d34 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001a5c:	2201      	movs	r2, #1
 8001a5e:	69fb      	ldr	r3, [r7, #28]
 8001a60:	fa02 f303 	lsl.w	r3, r2, r3
 8001a64:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	697a      	ldr	r2, [r7, #20]
 8001a6c:	4013      	ands	r3, r2
 8001a6e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001a70:	693a      	ldr	r2, [r7, #16]
 8001a72:	697b      	ldr	r3, [r7, #20]
 8001a74:	429a      	cmp	r2, r3
 8001a76:	f040 815a 	bne.w	8001d2e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	f003 0303 	and.w	r3, r3, #3
 8001a82:	2b01      	cmp	r3, #1
 8001a84:	d005      	beq.n	8001a92 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a8e:	2b02      	cmp	r3, #2
 8001a90:	d130      	bne.n	8001af4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	689b      	ldr	r3, [r3, #8]
 8001a96:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001a98:	69fb      	ldr	r3, [r7, #28]
 8001a9a:	005b      	lsls	r3, r3, #1
 8001a9c:	2203      	movs	r2, #3
 8001a9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa2:	43db      	mvns	r3, r3
 8001aa4:	69ba      	ldr	r2, [r7, #24]
 8001aa6:	4013      	ands	r3, r2
 8001aa8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	68da      	ldr	r2, [r3, #12]
 8001aae:	69fb      	ldr	r3, [r7, #28]
 8001ab0:	005b      	lsls	r3, r3, #1
 8001ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab6:	69ba      	ldr	r2, [r7, #24]
 8001ab8:	4313      	orrs	r3, r2
 8001aba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	69ba      	ldr	r2, [r7, #24]
 8001ac0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	685b      	ldr	r3, [r3, #4]
 8001ac6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ac8:	2201      	movs	r2, #1
 8001aca:	69fb      	ldr	r3, [r7, #28]
 8001acc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad0:	43db      	mvns	r3, r3
 8001ad2:	69ba      	ldr	r2, [r7, #24]
 8001ad4:	4013      	ands	r3, r2
 8001ad6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	685b      	ldr	r3, [r3, #4]
 8001adc:	091b      	lsrs	r3, r3, #4
 8001ade:	f003 0201 	and.w	r2, r3, #1
 8001ae2:	69fb      	ldr	r3, [r7, #28]
 8001ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae8:	69ba      	ldr	r2, [r7, #24]
 8001aea:	4313      	orrs	r3, r2
 8001aec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	69ba      	ldr	r2, [r7, #24]
 8001af2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	685b      	ldr	r3, [r3, #4]
 8001af8:	f003 0303 	and.w	r3, r3, #3
 8001afc:	2b03      	cmp	r3, #3
 8001afe:	d017      	beq.n	8001b30 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	68db      	ldr	r3, [r3, #12]
 8001b04:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001b06:	69fb      	ldr	r3, [r7, #28]
 8001b08:	005b      	lsls	r3, r3, #1
 8001b0a:	2203      	movs	r2, #3
 8001b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b10:	43db      	mvns	r3, r3
 8001b12:	69ba      	ldr	r2, [r7, #24]
 8001b14:	4013      	ands	r3, r2
 8001b16:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	689a      	ldr	r2, [r3, #8]
 8001b1c:	69fb      	ldr	r3, [r7, #28]
 8001b1e:	005b      	lsls	r3, r3, #1
 8001b20:	fa02 f303 	lsl.w	r3, r2, r3
 8001b24:	69ba      	ldr	r2, [r7, #24]
 8001b26:	4313      	orrs	r3, r2
 8001b28:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	69ba      	ldr	r2, [r7, #24]
 8001b2e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	f003 0303 	and.w	r3, r3, #3
 8001b38:	2b02      	cmp	r3, #2
 8001b3a:	d123      	bne.n	8001b84 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001b3c:	69fb      	ldr	r3, [r7, #28]
 8001b3e:	08da      	lsrs	r2, r3, #3
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	3208      	adds	r2, #8
 8001b44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b48:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001b4a:	69fb      	ldr	r3, [r7, #28]
 8001b4c:	f003 0307 	and.w	r3, r3, #7
 8001b50:	009b      	lsls	r3, r3, #2
 8001b52:	220f      	movs	r2, #15
 8001b54:	fa02 f303 	lsl.w	r3, r2, r3
 8001b58:	43db      	mvns	r3, r3
 8001b5a:	69ba      	ldr	r2, [r7, #24]
 8001b5c:	4013      	ands	r3, r2
 8001b5e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	691a      	ldr	r2, [r3, #16]
 8001b64:	69fb      	ldr	r3, [r7, #28]
 8001b66:	f003 0307 	and.w	r3, r3, #7
 8001b6a:	009b      	lsls	r3, r3, #2
 8001b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b70:	69ba      	ldr	r2, [r7, #24]
 8001b72:	4313      	orrs	r3, r2
 8001b74:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001b76:	69fb      	ldr	r3, [r7, #28]
 8001b78:	08da      	lsrs	r2, r3, #3
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	3208      	adds	r2, #8
 8001b7e:	69b9      	ldr	r1, [r7, #24]
 8001b80:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001b8a:	69fb      	ldr	r3, [r7, #28]
 8001b8c:	005b      	lsls	r3, r3, #1
 8001b8e:	2203      	movs	r2, #3
 8001b90:	fa02 f303 	lsl.w	r3, r2, r3
 8001b94:	43db      	mvns	r3, r3
 8001b96:	69ba      	ldr	r2, [r7, #24]
 8001b98:	4013      	ands	r3, r2
 8001b9a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	685b      	ldr	r3, [r3, #4]
 8001ba0:	f003 0203 	and.w	r2, r3, #3
 8001ba4:	69fb      	ldr	r3, [r7, #28]
 8001ba6:	005b      	lsls	r3, r3, #1
 8001ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bac:	69ba      	ldr	r2, [r7, #24]
 8001bae:	4313      	orrs	r3, r2
 8001bb0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	69ba      	ldr	r2, [r7, #24]
 8001bb6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	f000 80b4 	beq.w	8001d2e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	60fb      	str	r3, [r7, #12]
 8001bca:	4b60      	ldr	r3, [pc, #384]	@ (8001d4c <HAL_GPIO_Init+0x30c>)
 8001bcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bce:	4a5f      	ldr	r2, [pc, #380]	@ (8001d4c <HAL_GPIO_Init+0x30c>)
 8001bd0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001bd4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001bd6:	4b5d      	ldr	r3, [pc, #372]	@ (8001d4c <HAL_GPIO_Init+0x30c>)
 8001bd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bda:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001bde:	60fb      	str	r3, [r7, #12]
 8001be0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001be2:	4a5b      	ldr	r2, [pc, #364]	@ (8001d50 <HAL_GPIO_Init+0x310>)
 8001be4:	69fb      	ldr	r3, [r7, #28]
 8001be6:	089b      	lsrs	r3, r3, #2
 8001be8:	3302      	adds	r3, #2
 8001bea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001bf0:	69fb      	ldr	r3, [r7, #28]
 8001bf2:	f003 0303 	and.w	r3, r3, #3
 8001bf6:	009b      	lsls	r3, r3, #2
 8001bf8:	220f      	movs	r2, #15
 8001bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8001bfe:	43db      	mvns	r3, r3
 8001c00:	69ba      	ldr	r2, [r7, #24]
 8001c02:	4013      	ands	r3, r2
 8001c04:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	4a52      	ldr	r2, [pc, #328]	@ (8001d54 <HAL_GPIO_Init+0x314>)
 8001c0a:	4293      	cmp	r3, r2
 8001c0c:	d02b      	beq.n	8001c66 <HAL_GPIO_Init+0x226>
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	4a51      	ldr	r2, [pc, #324]	@ (8001d58 <HAL_GPIO_Init+0x318>)
 8001c12:	4293      	cmp	r3, r2
 8001c14:	d025      	beq.n	8001c62 <HAL_GPIO_Init+0x222>
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	4a50      	ldr	r2, [pc, #320]	@ (8001d5c <HAL_GPIO_Init+0x31c>)
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d01f      	beq.n	8001c5e <HAL_GPIO_Init+0x21e>
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	4a4f      	ldr	r2, [pc, #316]	@ (8001d60 <HAL_GPIO_Init+0x320>)
 8001c22:	4293      	cmp	r3, r2
 8001c24:	d019      	beq.n	8001c5a <HAL_GPIO_Init+0x21a>
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	4a4e      	ldr	r2, [pc, #312]	@ (8001d64 <HAL_GPIO_Init+0x324>)
 8001c2a:	4293      	cmp	r3, r2
 8001c2c:	d013      	beq.n	8001c56 <HAL_GPIO_Init+0x216>
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	4a4d      	ldr	r2, [pc, #308]	@ (8001d68 <HAL_GPIO_Init+0x328>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d00d      	beq.n	8001c52 <HAL_GPIO_Init+0x212>
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	4a4c      	ldr	r2, [pc, #304]	@ (8001d6c <HAL_GPIO_Init+0x32c>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d007      	beq.n	8001c4e <HAL_GPIO_Init+0x20e>
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	4a4b      	ldr	r2, [pc, #300]	@ (8001d70 <HAL_GPIO_Init+0x330>)
 8001c42:	4293      	cmp	r3, r2
 8001c44:	d101      	bne.n	8001c4a <HAL_GPIO_Init+0x20a>
 8001c46:	2307      	movs	r3, #7
 8001c48:	e00e      	b.n	8001c68 <HAL_GPIO_Init+0x228>
 8001c4a:	2308      	movs	r3, #8
 8001c4c:	e00c      	b.n	8001c68 <HAL_GPIO_Init+0x228>
 8001c4e:	2306      	movs	r3, #6
 8001c50:	e00a      	b.n	8001c68 <HAL_GPIO_Init+0x228>
 8001c52:	2305      	movs	r3, #5
 8001c54:	e008      	b.n	8001c68 <HAL_GPIO_Init+0x228>
 8001c56:	2304      	movs	r3, #4
 8001c58:	e006      	b.n	8001c68 <HAL_GPIO_Init+0x228>
 8001c5a:	2303      	movs	r3, #3
 8001c5c:	e004      	b.n	8001c68 <HAL_GPIO_Init+0x228>
 8001c5e:	2302      	movs	r3, #2
 8001c60:	e002      	b.n	8001c68 <HAL_GPIO_Init+0x228>
 8001c62:	2301      	movs	r3, #1
 8001c64:	e000      	b.n	8001c68 <HAL_GPIO_Init+0x228>
 8001c66:	2300      	movs	r3, #0
 8001c68:	69fa      	ldr	r2, [r7, #28]
 8001c6a:	f002 0203 	and.w	r2, r2, #3
 8001c6e:	0092      	lsls	r2, r2, #2
 8001c70:	4093      	lsls	r3, r2
 8001c72:	69ba      	ldr	r2, [r7, #24]
 8001c74:	4313      	orrs	r3, r2
 8001c76:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001c78:	4935      	ldr	r1, [pc, #212]	@ (8001d50 <HAL_GPIO_Init+0x310>)
 8001c7a:	69fb      	ldr	r3, [r7, #28]
 8001c7c:	089b      	lsrs	r3, r3, #2
 8001c7e:	3302      	adds	r3, #2
 8001c80:	69ba      	ldr	r2, [r7, #24]
 8001c82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c86:	4b3b      	ldr	r3, [pc, #236]	@ (8001d74 <HAL_GPIO_Init+0x334>)
 8001c88:	689b      	ldr	r3, [r3, #8]
 8001c8a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c8c:	693b      	ldr	r3, [r7, #16]
 8001c8e:	43db      	mvns	r3, r3
 8001c90:	69ba      	ldr	r2, [r7, #24]
 8001c92:	4013      	ands	r3, r2
 8001c94:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d003      	beq.n	8001caa <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001ca2:	69ba      	ldr	r2, [r7, #24]
 8001ca4:	693b      	ldr	r3, [r7, #16]
 8001ca6:	4313      	orrs	r3, r2
 8001ca8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001caa:	4a32      	ldr	r2, [pc, #200]	@ (8001d74 <HAL_GPIO_Init+0x334>)
 8001cac:	69bb      	ldr	r3, [r7, #24]
 8001cae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001cb0:	4b30      	ldr	r3, [pc, #192]	@ (8001d74 <HAL_GPIO_Init+0x334>)
 8001cb2:	68db      	ldr	r3, [r3, #12]
 8001cb4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cb6:	693b      	ldr	r3, [r7, #16]
 8001cb8:	43db      	mvns	r3, r3
 8001cba:	69ba      	ldr	r2, [r7, #24]
 8001cbc:	4013      	ands	r3, r2
 8001cbe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d003      	beq.n	8001cd4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001ccc:	69ba      	ldr	r2, [r7, #24]
 8001cce:	693b      	ldr	r3, [r7, #16]
 8001cd0:	4313      	orrs	r3, r2
 8001cd2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001cd4:	4a27      	ldr	r2, [pc, #156]	@ (8001d74 <HAL_GPIO_Init+0x334>)
 8001cd6:	69bb      	ldr	r3, [r7, #24]
 8001cd8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001cda:	4b26      	ldr	r3, [pc, #152]	@ (8001d74 <HAL_GPIO_Init+0x334>)
 8001cdc:	685b      	ldr	r3, [r3, #4]
 8001cde:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ce0:	693b      	ldr	r3, [r7, #16]
 8001ce2:	43db      	mvns	r3, r3
 8001ce4:	69ba      	ldr	r2, [r7, #24]
 8001ce6:	4013      	ands	r3, r2
 8001ce8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d003      	beq.n	8001cfe <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001cf6:	69ba      	ldr	r2, [r7, #24]
 8001cf8:	693b      	ldr	r3, [r7, #16]
 8001cfa:	4313      	orrs	r3, r2
 8001cfc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001cfe:	4a1d      	ldr	r2, [pc, #116]	@ (8001d74 <HAL_GPIO_Init+0x334>)
 8001d00:	69bb      	ldr	r3, [r7, #24]
 8001d02:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d04:	4b1b      	ldr	r3, [pc, #108]	@ (8001d74 <HAL_GPIO_Init+0x334>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d0a:	693b      	ldr	r3, [r7, #16]
 8001d0c:	43db      	mvns	r3, r3
 8001d0e:	69ba      	ldr	r2, [r7, #24]
 8001d10:	4013      	ands	r3, r2
 8001d12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	685b      	ldr	r3, [r3, #4]
 8001d18:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d003      	beq.n	8001d28 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001d20:	69ba      	ldr	r2, [r7, #24]
 8001d22:	693b      	ldr	r3, [r7, #16]
 8001d24:	4313      	orrs	r3, r2
 8001d26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001d28:	4a12      	ldr	r2, [pc, #72]	@ (8001d74 <HAL_GPIO_Init+0x334>)
 8001d2a:	69bb      	ldr	r3, [r7, #24]
 8001d2c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d2e:	69fb      	ldr	r3, [r7, #28]
 8001d30:	3301      	adds	r3, #1
 8001d32:	61fb      	str	r3, [r7, #28]
 8001d34:	69fb      	ldr	r3, [r7, #28]
 8001d36:	2b0f      	cmp	r3, #15
 8001d38:	f67f ae90 	bls.w	8001a5c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001d3c:	bf00      	nop
 8001d3e:	bf00      	nop
 8001d40:	3724      	adds	r7, #36	@ 0x24
 8001d42:	46bd      	mov	sp, r7
 8001d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d48:	4770      	bx	lr
 8001d4a:	bf00      	nop
 8001d4c:	40023800 	.word	0x40023800
 8001d50:	40013800 	.word	0x40013800
 8001d54:	40020000 	.word	0x40020000
 8001d58:	40020400 	.word	0x40020400
 8001d5c:	40020800 	.word	0x40020800
 8001d60:	40020c00 	.word	0x40020c00
 8001d64:	40021000 	.word	0x40021000
 8001d68:	40021400 	.word	0x40021400
 8001d6c:	40021800 	.word	0x40021800
 8001d70:	40021c00 	.word	0x40021c00
 8001d74:	40013c00 	.word	0x40013c00

08001d78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	b083      	sub	sp, #12
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
 8001d80:	460b      	mov	r3, r1
 8001d82:	807b      	strh	r3, [r7, #2]
 8001d84:	4613      	mov	r3, r2
 8001d86:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d88:	787b      	ldrb	r3, [r7, #1]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d003      	beq.n	8001d96 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d8e:	887a      	ldrh	r2, [r7, #2]
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001d94:	e003      	b.n	8001d9e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001d96:	887b      	ldrh	r3, [r7, #2]
 8001d98:	041a      	lsls	r2, r3, #16
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	619a      	str	r2, [r3, #24]
}
 8001d9e:	bf00      	nop
 8001da0:	370c      	adds	r7, #12
 8001da2:	46bd      	mov	sp, r7
 8001da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da8:	4770      	bx	lr

08001daa <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8001daa:	b580      	push	{r7, lr}
 8001dac:	b086      	sub	sp, #24
 8001dae:	af02      	add	r7, sp, #8
 8001db0:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d101      	bne.n	8001dbc <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8001db8:	2301      	movs	r3, #1
 8001dba:	e059      	b.n	8001e70 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8001dc8:	b2db      	uxtb	r3, r3
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d106      	bne.n	8001ddc <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8001dd6:	6878      	ldr	r0, [r7, #4]
 8001dd8:	f00b fba4 	bl	800d524 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2203      	movs	r2, #3
 8001de0:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001dea:	d102      	bne.n	8001df2 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2200      	movs	r2, #0
 8001df0:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4618      	mov	r0, r3
 8001df8:	f004 f97f 	bl	80060fa <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	6818      	ldr	r0, [r3, #0]
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	7c1a      	ldrb	r2, [r3, #16]
 8001e04:	f88d 2000 	strb.w	r2, [sp]
 8001e08:	3304      	adds	r3, #4
 8001e0a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e0c:	f004 f900 	bl	8006010 <USB_CoreInit>
 8001e10:	4603      	mov	r3, r0
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d005      	beq.n	8001e22 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	2202      	movs	r2, #2
 8001e1a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	e026      	b.n	8001e70 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	2101      	movs	r1, #1
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f004 f977 	bl	800611c <USB_SetCurrentMode>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d005      	beq.n	8001e40 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2202      	movs	r2, #2
 8001e38:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8001e3c:	2301      	movs	r3, #1
 8001e3e:	e017      	b.n	8001e70 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	6818      	ldr	r0, [r3, #0]
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	7c1a      	ldrb	r2, [r3, #16]
 8001e48:	f88d 2000 	strb.w	r2, [sp]
 8001e4c:	3304      	adds	r3, #4
 8001e4e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e50:	f004 fb1a 	bl	8006488 <USB_HostInit>
 8001e54:	4603      	mov	r3, r0
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d005      	beq.n	8001e66 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	2202      	movs	r2, #2
 8001e5e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8001e62:	2301      	movs	r3, #1
 8001e64:	e004      	b.n	8001e70 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2201      	movs	r2, #1
 8001e6a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8001e6e:	2300      	movs	r3, #0
}
 8001e70:	4618      	mov	r0, r3
 8001e72:	3710      	adds	r7, #16
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}

08001e78 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8001e78:	b590      	push	{r4, r7, lr}
 8001e7a:	b08b      	sub	sp, #44	@ 0x2c
 8001e7c:	af04      	add	r7, sp, #16
 8001e7e:	6078      	str	r0, [r7, #4]
 8001e80:	4608      	mov	r0, r1
 8001e82:	4611      	mov	r1, r2
 8001e84:	461a      	mov	r2, r3
 8001e86:	4603      	mov	r3, r0
 8001e88:	70fb      	strb	r3, [r7, #3]
 8001e8a:	460b      	mov	r3, r1
 8001e8c:	70bb      	strb	r3, [r7, #2]
 8001e8e:	4613      	mov	r3, r2
 8001e90:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8001e92:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8001e94:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001e9c:	2b01      	cmp	r3, #1
 8001e9e:	d101      	bne.n	8001ea4 <HAL_HCD_HC_Init+0x2c>
 8001ea0:	2302      	movs	r3, #2
 8001ea2:	e09d      	b.n	8001fe0 <HAL_HCD_HC_Init+0x168>
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	2201      	movs	r2, #1
 8001ea8:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8001eac:	78fa      	ldrb	r2, [r7, #3]
 8001eae:	6879      	ldr	r1, [r7, #4]
 8001eb0:	4613      	mov	r3, r2
 8001eb2:	011b      	lsls	r3, r3, #4
 8001eb4:	1a9b      	subs	r3, r3, r2
 8001eb6:	009b      	lsls	r3, r3, #2
 8001eb8:	440b      	add	r3, r1
 8001eba:	3319      	adds	r3, #25
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8001ec0:	78fa      	ldrb	r2, [r7, #3]
 8001ec2:	6879      	ldr	r1, [r7, #4]
 8001ec4:	4613      	mov	r3, r2
 8001ec6:	011b      	lsls	r3, r3, #4
 8001ec8:	1a9b      	subs	r3, r3, r2
 8001eca:	009b      	lsls	r3, r3, #2
 8001ecc:	440b      	add	r3, r1
 8001ece:	3314      	adds	r3, #20
 8001ed0:	787a      	ldrb	r2, [r7, #1]
 8001ed2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001ed4:	78fa      	ldrb	r2, [r7, #3]
 8001ed6:	6879      	ldr	r1, [r7, #4]
 8001ed8:	4613      	mov	r3, r2
 8001eda:	011b      	lsls	r3, r3, #4
 8001edc:	1a9b      	subs	r3, r3, r2
 8001ede:	009b      	lsls	r3, r3, #2
 8001ee0:	440b      	add	r3, r1
 8001ee2:	3315      	adds	r3, #21
 8001ee4:	78fa      	ldrb	r2, [r7, #3]
 8001ee6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8001ee8:	78fa      	ldrb	r2, [r7, #3]
 8001eea:	6879      	ldr	r1, [r7, #4]
 8001eec:	4613      	mov	r3, r2
 8001eee:	011b      	lsls	r3, r3, #4
 8001ef0:	1a9b      	subs	r3, r3, r2
 8001ef2:	009b      	lsls	r3, r3, #2
 8001ef4:	440b      	add	r3, r1
 8001ef6:	3326      	adds	r3, #38	@ 0x26
 8001ef8:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8001efc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8001efe:	78fa      	ldrb	r2, [r7, #3]
 8001f00:	78bb      	ldrb	r3, [r7, #2]
 8001f02:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001f06:	b2d8      	uxtb	r0, r3
 8001f08:	6879      	ldr	r1, [r7, #4]
 8001f0a:	4613      	mov	r3, r2
 8001f0c:	011b      	lsls	r3, r3, #4
 8001f0e:	1a9b      	subs	r3, r3, r2
 8001f10:	009b      	lsls	r3, r3, #2
 8001f12:	440b      	add	r3, r1
 8001f14:	3316      	adds	r3, #22
 8001f16:	4602      	mov	r2, r0
 8001f18:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8001f1a:	78fb      	ldrb	r3, [r7, #3]
 8001f1c:	4619      	mov	r1, r3
 8001f1e:	6878      	ldr	r0, [r7, #4]
 8001f20:	f000 fbc8 	bl	80026b4 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8001f24:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	da0a      	bge.n	8001f42 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8001f2c:	78fa      	ldrb	r2, [r7, #3]
 8001f2e:	6879      	ldr	r1, [r7, #4]
 8001f30:	4613      	mov	r3, r2
 8001f32:	011b      	lsls	r3, r3, #4
 8001f34:	1a9b      	subs	r3, r3, r2
 8001f36:	009b      	lsls	r3, r3, #2
 8001f38:	440b      	add	r3, r1
 8001f3a:	3317      	adds	r3, #23
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	701a      	strb	r2, [r3, #0]
 8001f40:	e009      	b.n	8001f56 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8001f42:	78fa      	ldrb	r2, [r7, #3]
 8001f44:	6879      	ldr	r1, [r7, #4]
 8001f46:	4613      	mov	r3, r2
 8001f48:	011b      	lsls	r3, r3, #4
 8001f4a:	1a9b      	subs	r3, r3, r2
 8001f4c:	009b      	lsls	r3, r3, #2
 8001f4e:	440b      	add	r3, r1
 8001f50:	3317      	adds	r3, #23
 8001f52:	2200      	movs	r2, #0
 8001f54:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	f004 fbf8 	bl	8006750 <USB_GetHostSpeed>
 8001f60:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8001f62:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001f66:	2b01      	cmp	r3, #1
 8001f68:	d10b      	bne.n	8001f82 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8001f6a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001f6e:	2b01      	cmp	r3, #1
 8001f70:	d107      	bne.n	8001f82 <HAL_HCD_HC_Init+0x10a>
 8001f72:	693b      	ldr	r3, [r7, #16]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d104      	bne.n	8001f82 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8001f78:	697b      	ldr	r3, [r7, #20]
 8001f7a:	2bbc      	cmp	r3, #188	@ 0xbc
 8001f7c:	d901      	bls.n	8001f82 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8001f7e:	23bc      	movs	r3, #188	@ 0xbc
 8001f80:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8001f82:	78fa      	ldrb	r2, [r7, #3]
 8001f84:	6879      	ldr	r1, [r7, #4]
 8001f86:	4613      	mov	r3, r2
 8001f88:	011b      	lsls	r3, r3, #4
 8001f8a:	1a9b      	subs	r3, r3, r2
 8001f8c:	009b      	lsls	r3, r3, #2
 8001f8e:	440b      	add	r3, r1
 8001f90:	3318      	adds	r3, #24
 8001f92:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8001f96:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8001f98:	78fa      	ldrb	r2, [r7, #3]
 8001f9a:	697b      	ldr	r3, [r7, #20]
 8001f9c:	b298      	uxth	r0, r3
 8001f9e:	6879      	ldr	r1, [r7, #4]
 8001fa0:	4613      	mov	r3, r2
 8001fa2:	011b      	lsls	r3, r3, #4
 8001fa4:	1a9b      	subs	r3, r3, r2
 8001fa6:	009b      	lsls	r3, r3, #2
 8001fa8:	440b      	add	r3, r1
 8001faa:	3328      	adds	r3, #40	@ 0x28
 8001fac:	4602      	mov	r2, r0
 8001fae:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	6818      	ldr	r0, [r3, #0]
 8001fb4:	697b      	ldr	r3, [r7, #20]
 8001fb6:	b29b      	uxth	r3, r3
 8001fb8:	787c      	ldrb	r4, [r7, #1]
 8001fba:	78ba      	ldrb	r2, [r7, #2]
 8001fbc:	78f9      	ldrb	r1, [r7, #3]
 8001fbe:	9302      	str	r3, [sp, #8]
 8001fc0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001fc4:	9301      	str	r3, [sp, #4]
 8001fc6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001fca:	9300      	str	r3, [sp, #0]
 8001fcc:	4623      	mov	r3, r4
 8001fce:	f004 fbe7 	bl	80067a0 <USB_HC_Init>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	2200      	movs	r2, #0
 8001fda:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8001fde:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	371c      	adds	r7, #28
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bd90      	pop	{r4, r7, pc}

08001fe8 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b084      	sub	sp, #16
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
 8001ff0:	460b      	mov	r3, r1
 8001ff2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001ffe:	2b01      	cmp	r3, #1
 8002000:	d101      	bne.n	8002006 <HAL_HCD_HC_Halt+0x1e>
 8002002:	2302      	movs	r3, #2
 8002004:	e00f      	b.n	8002026 <HAL_HCD_HC_Halt+0x3e>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	2201      	movs	r2, #1
 800200a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	78fa      	ldrb	r2, [r7, #3]
 8002014:	4611      	mov	r1, r2
 8002016:	4618      	mov	r0, r3
 8002018:	f004 ff79 	bl	8006f0e <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2200      	movs	r2, #0
 8002020:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8002024:	7bfb      	ldrb	r3, [r7, #15]
}
 8002026:	4618      	mov	r0, r3
 8002028:	3710      	adds	r7, #16
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}
	...

08002030 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b082      	sub	sp, #8
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
 8002038:	4608      	mov	r0, r1
 800203a:	4611      	mov	r1, r2
 800203c:	461a      	mov	r2, r3
 800203e:	4603      	mov	r3, r0
 8002040:	70fb      	strb	r3, [r7, #3]
 8002042:	460b      	mov	r3, r1
 8002044:	70bb      	strb	r3, [r7, #2]
 8002046:	4613      	mov	r3, r2
 8002048:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 800204a:	78fa      	ldrb	r2, [r7, #3]
 800204c:	6879      	ldr	r1, [r7, #4]
 800204e:	4613      	mov	r3, r2
 8002050:	011b      	lsls	r3, r3, #4
 8002052:	1a9b      	subs	r3, r3, r2
 8002054:	009b      	lsls	r3, r3, #2
 8002056:	440b      	add	r3, r1
 8002058:	3317      	adds	r3, #23
 800205a:	78ba      	ldrb	r2, [r7, #2]
 800205c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 800205e:	78fa      	ldrb	r2, [r7, #3]
 8002060:	6879      	ldr	r1, [r7, #4]
 8002062:	4613      	mov	r3, r2
 8002064:	011b      	lsls	r3, r3, #4
 8002066:	1a9b      	subs	r3, r3, r2
 8002068:	009b      	lsls	r3, r3, #2
 800206a:	440b      	add	r3, r1
 800206c:	3326      	adds	r3, #38	@ 0x26
 800206e:	787a      	ldrb	r2, [r7, #1]
 8002070:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8002072:	7c3b      	ldrb	r3, [r7, #16]
 8002074:	2b00      	cmp	r3, #0
 8002076:	d114      	bne.n	80020a2 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8002078:	78fa      	ldrb	r2, [r7, #3]
 800207a:	6879      	ldr	r1, [r7, #4]
 800207c:	4613      	mov	r3, r2
 800207e:	011b      	lsls	r3, r3, #4
 8002080:	1a9b      	subs	r3, r3, r2
 8002082:	009b      	lsls	r3, r3, #2
 8002084:	440b      	add	r3, r1
 8002086:	332a      	adds	r3, #42	@ 0x2a
 8002088:	2203      	movs	r2, #3
 800208a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 800208c:	78fa      	ldrb	r2, [r7, #3]
 800208e:	6879      	ldr	r1, [r7, #4]
 8002090:	4613      	mov	r3, r2
 8002092:	011b      	lsls	r3, r3, #4
 8002094:	1a9b      	subs	r3, r3, r2
 8002096:	009b      	lsls	r3, r3, #2
 8002098:	440b      	add	r3, r1
 800209a:	3319      	adds	r3, #25
 800209c:	7f3a      	ldrb	r2, [r7, #28]
 800209e:	701a      	strb	r2, [r3, #0]
 80020a0:	e009      	b.n	80020b6 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80020a2:	78fa      	ldrb	r2, [r7, #3]
 80020a4:	6879      	ldr	r1, [r7, #4]
 80020a6:	4613      	mov	r3, r2
 80020a8:	011b      	lsls	r3, r3, #4
 80020aa:	1a9b      	subs	r3, r3, r2
 80020ac:	009b      	lsls	r3, r3, #2
 80020ae:	440b      	add	r3, r1
 80020b0:	332a      	adds	r3, #42	@ 0x2a
 80020b2:	2202      	movs	r2, #2
 80020b4:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 80020b6:	787b      	ldrb	r3, [r7, #1]
 80020b8:	2b03      	cmp	r3, #3
 80020ba:	f200 8102 	bhi.w	80022c2 <HAL_HCD_HC_SubmitRequest+0x292>
 80020be:	a201      	add	r2, pc, #4	@ (adr r2, 80020c4 <HAL_HCD_HC_SubmitRequest+0x94>)
 80020c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020c4:	080020d5 	.word	0x080020d5
 80020c8:	080022ad 	.word	0x080022ad
 80020cc:	08002199 	.word	0x08002199
 80020d0:	08002223 	.word	0x08002223
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 80020d4:	7c3b      	ldrb	r3, [r7, #16]
 80020d6:	2b01      	cmp	r3, #1
 80020d8:	f040 80f5 	bne.w	80022c6 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 80020dc:	78bb      	ldrb	r3, [r7, #2]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d12d      	bne.n	800213e <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 80020e2:	8b3b      	ldrh	r3, [r7, #24]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d109      	bne.n	80020fc <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 80020e8:	78fa      	ldrb	r2, [r7, #3]
 80020ea:	6879      	ldr	r1, [r7, #4]
 80020ec:	4613      	mov	r3, r2
 80020ee:	011b      	lsls	r3, r3, #4
 80020f0:	1a9b      	subs	r3, r3, r2
 80020f2:	009b      	lsls	r3, r3, #2
 80020f4:	440b      	add	r3, r1
 80020f6:	333d      	adds	r3, #61	@ 0x3d
 80020f8:	2201      	movs	r2, #1
 80020fa:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 80020fc:	78fa      	ldrb	r2, [r7, #3]
 80020fe:	6879      	ldr	r1, [r7, #4]
 8002100:	4613      	mov	r3, r2
 8002102:	011b      	lsls	r3, r3, #4
 8002104:	1a9b      	subs	r3, r3, r2
 8002106:	009b      	lsls	r3, r3, #2
 8002108:	440b      	add	r3, r1
 800210a:	333d      	adds	r3, #61	@ 0x3d
 800210c:	781b      	ldrb	r3, [r3, #0]
 800210e:	2b00      	cmp	r3, #0
 8002110:	d10a      	bne.n	8002128 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002112:	78fa      	ldrb	r2, [r7, #3]
 8002114:	6879      	ldr	r1, [r7, #4]
 8002116:	4613      	mov	r3, r2
 8002118:	011b      	lsls	r3, r3, #4
 800211a:	1a9b      	subs	r3, r3, r2
 800211c:	009b      	lsls	r3, r3, #2
 800211e:	440b      	add	r3, r1
 8002120:	332a      	adds	r3, #42	@ 0x2a
 8002122:	2200      	movs	r2, #0
 8002124:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8002126:	e0ce      	b.n	80022c6 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002128:	78fa      	ldrb	r2, [r7, #3]
 800212a:	6879      	ldr	r1, [r7, #4]
 800212c:	4613      	mov	r3, r2
 800212e:	011b      	lsls	r3, r3, #4
 8002130:	1a9b      	subs	r3, r3, r2
 8002132:	009b      	lsls	r3, r3, #2
 8002134:	440b      	add	r3, r1
 8002136:	332a      	adds	r3, #42	@ 0x2a
 8002138:	2202      	movs	r2, #2
 800213a:	701a      	strb	r2, [r3, #0]
      break;
 800213c:	e0c3      	b.n	80022c6 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 800213e:	78fa      	ldrb	r2, [r7, #3]
 8002140:	6879      	ldr	r1, [r7, #4]
 8002142:	4613      	mov	r3, r2
 8002144:	011b      	lsls	r3, r3, #4
 8002146:	1a9b      	subs	r3, r3, r2
 8002148:	009b      	lsls	r3, r3, #2
 800214a:	440b      	add	r3, r1
 800214c:	331a      	adds	r3, #26
 800214e:	781b      	ldrb	r3, [r3, #0]
 8002150:	2b01      	cmp	r3, #1
 8002152:	f040 80b8 	bne.w	80022c6 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8002156:	78fa      	ldrb	r2, [r7, #3]
 8002158:	6879      	ldr	r1, [r7, #4]
 800215a:	4613      	mov	r3, r2
 800215c:	011b      	lsls	r3, r3, #4
 800215e:	1a9b      	subs	r3, r3, r2
 8002160:	009b      	lsls	r3, r3, #2
 8002162:	440b      	add	r3, r1
 8002164:	333c      	adds	r3, #60	@ 0x3c
 8002166:	781b      	ldrb	r3, [r3, #0]
 8002168:	2b00      	cmp	r3, #0
 800216a:	d10a      	bne.n	8002182 <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800216c:	78fa      	ldrb	r2, [r7, #3]
 800216e:	6879      	ldr	r1, [r7, #4]
 8002170:	4613      	mov	r3, r2
 8002172:	011b      	lsls	r3, r3, #4
 8002174:	1a9b      	subs	r3, r3, r2
 8002176:	009b      	lsls	r3, r3, #2
 8002178:	440b      	add	r3, r1
 800217a:	332a      	adds	r3, #42	@ 0x2a
 800217c:	2200      	movs	r2, #0
 800217e:	701a      	strb	r2, [r3, #0]
      break;
 8002180:	e0a1      	b.n	80022c6 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002182:	78fa      	ldrb	r2, [r7, #3]
 8002184:	6879      	ldr	r1, [r7, #4]
 8002186:	4613      	mov	r3, r2
 8002188:	011b      	lsls	r3, r3, #4
 800218a:	1a9b      	subs	r3, r3, r2
 800218c:	009b      	lsls	r3, r3, #2
 800218e:	440b      	add	r3, r1
 8002190:	332a      	adds	r3, #42	@ 0x2a
 8002192:	2202      	movs	r2, #2
 8002194:	701a      	strb	r2, [r3, #0]
      break;
 8002196:	e096      	b.n	80022c6 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8002198:	78bb      	ldrb	r3, [r7, #2]
 800219a:	2b00      	cmp	r3, #0
 800219c:	d120      	bne.n	80021e0 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800219e:	78fa      	ldrb	r2, [r7, #3]
 80021a0:	6879      	ldr	r1, [r7, #4]
 80021a2:	4613      	mov	r3, r2
 80021a4:	011b      	lsls	r3, r3, #4
 80021a6:	1a9b      	subs	r3, r3, r2
 80021a8:	009b      	lsls	r3, r3, #2
 80021aa:	440b      	add	r3, r1
 80021ac:	333d      	adds	r3, #61	@ 0x3d
 80021ae:	781b      	ldrb	r3, [r3, #0]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d10a      	bne.n	80021ca <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80021b4:	78fa      	ldrb	r2, [r7, #3]
 80021b6:	6879      	ldr	r1, [r7, #4]
 80021b8:	4613      	mov	r3, r2
 80021ba:	011b      	lsls	r3, r3, #4
 80021bc:	1a9b      	subs	r3, r3, r2
 80021be:	009b      	lsls	r3, r3, #2
 80021c0:	440b      	add	r3, r1
 80021c2:	332a      	adds	r3, #42	@ 0x2a
 80021c4:	2200      	movs	r2, #0
 80021c6:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80021c8:	e07e      	b.n	80022c8 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80021ca:	78fa      	ldrb	r2, [r7, #3]
 80021cc:	6879      	ldr	r1, [r7, #4]
 80021ce:	4613      	mov	r3, r2
 80021d0:	011b      	lsls	r3, r3, #4
 80021d2:	1a9b      	subs	r3, r3, r2
 80021d4:	009b      	lsls	r3, r3, #2
 80021d6:	440b      	add	r3, r1
 80021d8:	332a      	adds	r3, #42	@ 0x2a
 80021da:	2202      	movs	r2, #2
 80021dc:	701a      	strb	r2, [r3, #0]
      break;
 80021de:	e073      	b.n	80022c8 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80021e0:	78fa      	ldrb	r2, [r7, #3]
 80021e2:	6879      	ldr	r1, [r7, #4]
 80021e4:	4613      	mov	r3, r2
 80021e6:	011b      	lsls	r3, r3, #4
 80021e8:	1a9b      	subs	r3, r3, r2
 80021ea:	009b      	lsls	r3, r3, #2
 80021ec:	440b      	add	r3, r1
 80021ee:	333c      	adds	r3, #60	@ 0x3c
 80021f0:	781b      	ldrb	r3, [r3, #0]
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d10a      	bne.n	800220c <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80021f6:	78fa      	ldrb	r2, [r7, #3]
 80021f8:	6879      	ldr	r1, [r7, #4]
 80021fa:	4613      	mov	r3, r2
 80021fc:	011b      	lsls	r3, r3, #4
 80021fe:	1a9b      	subs	r3, r3, r2
 8002200:	009b      	lsls	r3, r3, #2
 8002202:	440b      	add	r3, r1
 8002204:	332a      	adds	r3, #42	@ 0x2a
 8002206:	2200      	movs	r2, #0
 8002208:	701a      	strb	r2, [r3, #0]
      break;
 800220a:	e05d      	b.n	80022c8 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800220c:	78fa      	ldrb	r2, [r7, #3]
 800220e:	6879      	ldr	r1, [r7, #4]
 8002210:	4613      	mov	r3, r2
 8002212:	011b      	lsls	r3, r3, #4
 8002214:	1a9b      	subs	r3, r3, r2
 8002216:	009b      	lsls	r3, r3, #2
 8002218:	440b      	add	r3, r1
 800221a:	332a      	adds	r3, #42	@ 0x2a
 800221c:	2202      	movs	r2, #2
 800221e:	701a      	strb	r2, [r3, #0]
      break;
 8002220:	e052      	b.n	80022c8 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8002222:	78bb      	ldrb	r3, [r7, #2]
 8002224:	2b00      	cmp	r3, #0
 8002226:	d120      	bne.n	800226a <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002228:	78fa      	ldrb	r2, [r7, #3]
 800222a:	6879      	ldr	r1, [r7, #4]
 800222c:	4613      	mov	r3, r2
 800222e:	011b      	lsls	r3, r3, #4
 8002230:	1a9b      	subs	r3, r3, r2
 8002232:	009b      	lsls	r3, r3, #2
 8002234:	440b      	add	r3, r1
 8002236:	333d      	adds	r3, #61	@ 0x3d
 8002238:	781b      	ldrb	r3, [r3, #0]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d10a      	bne.n	8002254 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800223e:	78fa      	ldrb	r2, [r7, #3]
 8002240:	6879      	ldr	r1, [r7, #4]
 8002242:	4613      	mov	r3, r2
 8002244:	011b      	lsls	r3, r3, #4
 8002246:	1a9b      	subs	r3, r3, r2
 8002248:	009b      	lsls	r3, r3, #2
 800224a:	440b      	add	r3, r1
 800224c:	332a      	adds	r3, #42	@ 0x2a
 800224e:	2200      	movs	r2, #0
 8002250:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002252:	e039      	b.n	80022c8 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002254:	78fa      	ldrb	r2, [r7, #3]
 8002256:	6879      	ldr	r1, [r7, #4]
 8002258:	4613      	mov	r3, r2
 800225a:	011b      	lsls	r3, r3, #4
 800225c:	1a9b      	subs	r3, r3, r2
 800225e:	009b      	lsls	r3, r3, #2
 8002260:	440b      	add	r3, r1
 8002262:	332a      	adds	r3, #42	@ 0x2a
 8002264:	2202      	movs	r2, #2
 8002266:	701a      	strb	r2, [r3, #0]
      break;
 8002268:	e02e      	b.n	80022c8 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800226a:	78fa      	ldrb	r2, [r7, #3]
 800226c:	6879      	ldr	r1, [r7, #4]
 800226e:	4613      	mov	r3, r2
 8002270:	011b      	lsls	r3, r3, #4
 8002272:	1a9b      	subs	r3, r3, r2
 8002274:	009b      	lsls	r3, r3, #2
 8002276:	440b      	add	r3, r1
 8002278:	333c      	adds	r3, #60	@ 0x3c
 800227a:	781b      	ldrb	r3, [r3, #0]
 800227c:	2b00      	cmp	r3, #0
 800227e:	d10a      	bne.n	8002296 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002280:	78fa      	ldrb	r2, [r7, #3]
 8002282:	6879      	ldr	r1, [r7, #4]
 8002284:	4613      	mov	r3, r2
 8002286:	011b      	lsls	r3, r3, #4
 8002288:	1a9b      	subs	r3, r3, r2
 800228a:	009b      	lsls	r3, r3, #2
 800228c:	440b      	add	r3, r1
 800228e:	332a      	adds	r3, #42	@ 0x2a
 8002290:	2200      	movs	r2, #0
 8002292:	701a      	strb	r2, [r3, #0]
      break;
 8002294:	e018      	b.n	80022c8 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002296:	78fa      	ldrb	r2, [r7, #3]
 8002298:	6879      	ldr	r1, [r7, #4]
 800229a:	4613      	mov	r3, r2
 800229c:	011b      	lsls	r3, r3, #4
 800229e:	1a9b      	subs	r3, r3, r2
 80022a0:	009b      	lsls	r3, r3, #2
 80022a2:	440b      	add	r3, r1
 80022a4:	332a      	adds	r3, #42	@ 0x2a
 80022a6:	2202      	movs	r2, #2
 80022a8:	701a      	strb	r2, [r3, #0]
      break;
 80022aa:	e00d      	b.n	80022c8 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80022ac:	78fa      	ldrb	r2, [r7, #3]
 80022ae:	6879      	ldr	r1, [r7, #4]
 80022b0:	4613      	mov	r3, r2
 80022b2:	011b      	lsls	r3, r3, #4
 80022b4:	1a9b      	subs	r3, r3, r2
 80022b6:	009b      	lsls	r3, r3, #2
 80022b8:	440b      	add	r3, r1
 80022ba:	332a      	adds	r3, #42	@ 0x2a
 80022bc:	2200      	movs	r2, #0
 80022be:	701a      	strb	r2, [r3, #0]
      break;
 80022c0:	e002      	b.n	80022c8 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 80022c2:	bf00      	nop
 80022c4:	e000      	b.n	80022c8 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 80022c6:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80022c8:	78fa      	ldrb	r2, [r7, #3]
 80022ca:	6879      	ldr	r1, [r7, #4]
 80022cc:	4613      	mov	r3, r2
 80022ce:	011b      	lsls	r3, r3, #4
 80022d0:	1a9b      	subs	r3, r3, r2
 80022d2:	009b      	lsls	r3, r3, #2
 80022d4:	440b      	add	r3, r1
 80022d6:	332c      	adds	r3, #44	@ 0x2c
 80022d8:	697a      	ldr	r2, [r7, #20]
 80022da:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80022dc:	78fa      	ldrb	r2, [r7, #3]
 80022de:	8b39      	ldrh	r1, [r7, #24]
 80022e0:	6878      	ldr	r0, [r7, #4]
 80022e2:	4613      	mov	r3, r2
 80022e4:	011b      	lsls	r3, r3, #4
 80022e6:	1a9b      	subs	r3, r3, r2
 80022e8:	009b      	lsls	r3, r3, #2
 80022ea:	4403      	add	r3, r0
 80022ec:	3334      	adds	r3, #52	@ 0x34
 80022ee:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80022f0:	78fa      	ldrb	r2, [r7, #3]
 80022f2:	6879      	ldr	r1, [r7, #4]
 80022f4:	4613      	mov	r3, r2
 80022f6:	011b      	lsls	r3, r3, #4
 80022f8:	1a9b      	subs	r3, r3, r2
 80022fa:	009b      	lsls	r3, r3, #2
 80022fc:	440b      	add	r3, r1
 80022fe:	334c      	adds	r3, #76	@ 0x4c
 8002300:	2200      	movs	r2, #0
 8002302:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8002304:	78fa      	ldrb	r2, [r7, #3]
 8002306:	6879      	ldr	r1, [r7, #4]
 8002308:	4613      	mov	r3, r2
 800230a:	011b      	lsls	r3, r3, #4
 800230c:	1a9b      	subs	r3, r3, r2
 800230e:	009b      	lsls	r3, r3, #2
 8002310:	440b      	add	r3, r1
 8002312:	3338      	adds	r3, #56	@ 0x38
 8002314:	2200      	movs	r2, #0
 8002316:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002318:	78fa      	ldrb	r2, [r7, #3]
 800231a:	6879      	ldr	r1, [r7, #4]
 800231c:	4613      	mov	r3, r2
 800231e:	011b      	lsls	r3, r3, #4
 8002320:	1a9b      	subs	r3, r3, r2
 8002322:	009b      	lsls	r3, r3, #2
 8002324:	440b      	add	r3, r1
 8002326:	3315      	adds	r3, #21
 8002328:	78fa      	ldrb	r2, [r7, #3]
 800232a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 800232c:	78fa      	ldrb	r2, [r7, #3]
 800232e:	6879      	ldr	r1, [r7, #4]
 8002330:	4613      	mov	r3, r2
 8002332:	011b      	lsls	r3, r3, #4
 8002334:	1a9b      	subs	r3, r3, r2
 8002336:	009b      	lsls	r3, r3, #2
 8002338:	440b      	add	r3, r1
 800233a:	334d      	adds	r3, #77	@ 0x4d
 800233c:	2200      	movs	r2, #0
 800233e:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6818      	ldr	r0, [r3, #0]
 8002344:	78fa      	ldrb	r2, [r7, #3]
 8002346:	4613      	mov	r3, r2
 8002348:	011b      	lsls	r3, r3, #4
 800234a:	1a9b      	subs	r3, r3, r2
 800234c:	009b      	lsls	r3, r3, #2
 800234e:	3310      	adds	r3, #16
 8002350:	687a      	ldr	r2, [r7, #4]
 8002352:	4413      	add	r3, r2
 8002354:	1d19      	adds	r1, r3, #4
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	799b      	ldrb	r3, [r3, #6]
 800235a:	461a      	mov	r2, r3
 800235c:	f004 fb4c 	bl	80069f8 <USB_HC_StartXfer>
 8002360:	4603      	mov	r3, r0
}
 8002362:	4618      	mov	r0, r3
 8002364:	3708      	adds	r7, #8
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}
 800236a:	bf00      	nop

0800236c <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b086      	sub	sp, #24
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800237a:	693b      	ldr	r3, [r7, #16]
 800237c:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	4618      	mov	r0, r3
 8002384:	f004 f840 	bl	8006408 <USB_GetMode>
 8002388:	4603      	mov	r3, r0
 800238a:	2b01      	cmp	r3, #1
 800238c:	f040 80fb 	bne.w	8002586 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4618      	mov	r0, r3
 8002396:	f004 f803 	bl	80063a0 <USB_ReadInterrupts>
 800239a:	4603      	mov	r3, r0
 800239c:	2b00      	cmp	r3, #0
 800239e:	f000 80f1 	beq.w	8002584 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	4618      	mov	r0, r3
 80023a8:	f003 fffa 	bl	80063a0 <USB_ReadInterrupts>
 80023ac:	4603      	mov	r3, r0
 80023ae:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80023b2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80023b6:	d104      	bne.n	80023c2 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80023c0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	4618      	mov	r0, r3
 80023c8:	f003 ffea 	bl	80063a0 <USB_ReadInterrupts>
 80023cc:	4603      	mov	r3, r0
 80023ce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80023d2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80023d6:	d104      	bne.n	80023e2 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80023e0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	4618      	mov	r0, r3
 80023e8:	f003 ffda 	bl	80063a0 <USB_ReadInterrupts>
 80023ec:	4603      	mov	r3, r0
 80023ee:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80023f2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80023f6:	d104      	bne.n	8002402 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002400:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	4618      	mov	r0, r3
 8002408:	f003 ffca 	bl	80063a0 <USB_ReadInterrupts>
 800240c:	4603      	mov	r3, r0
 800240e:	f003 0302 	and.w	r3, r3, #2
 8002412:	2b02      	cmp	r3, #2
 8002414:	d103      	bne.n	800241e <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	2202      	movs	r2, #2
 800241c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	4618      	mov	r0, r3
 8002424:	f003 ffbc 	bl	80063a0 <USB_ReadInterrupts>
 8002428:	4603      	mov	r3, r0
 800242a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800242e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002432:	d120      	bne.n	8002476 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800243c:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f003 0301 	and.w	r3, r3, #1
 800244a:	2b00      	cmp	r3, #0
 800244c:	d113      	bne.n	8002476 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 800244e:	2110      	movs	r1, #16
 8002450:	6938      	ldr	r0, [r7, #16]
 8002452:	f003 feaf 	bl	80061b4 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8002456:	6938      	ldr	r0, [r7, #16]
 8002458:	f003 fede 	bl	8006218 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	7a5b      	ldrb	r3, [r3, #9]
 8002460:	2b02      	cmp	r3, #2
 8002462:	d105      	bne.n	8002470 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	2101      	movs	r1, #1
 800246a:	4618      	mov	r0, r3
 800246c:	f004 f8d0 	bl	8006610 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8002470:	6878      	ldr	r0, [r7, #4]
 8002472:	f00b f8d5 	bl	800d620 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	4618      	mov	r0, r3
 800247c:	f003 ff90 	bl	80063a0 <USB_ReadInterrupts>
 8002480:	4603      	mov	r3, r0
 8002482:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002486:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800248a:	d102      	bne.n	8002492 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 800248c:	6878      	ldr	r0, [r7, #4]
 800248e:	f001 fd33 	bl	8003ef8 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4618      	mov	r0, r3
 8002498:	f003 ff82 	bl	80063a0 <USB_ReadInterrupts>
 800249c:	4603      	mov	r3, r0
 800249e:	f003 0308 	and.w	r3, r3, #8
 80024a2:	2b08      	cmp	r3, #8
 80024a4:	d106      	bne.n	80024b4 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80024a6:	6878      	ldr	r0, [r7, #4]
 80024a8:	f00b f89e 	bl	800d5e8 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	2208      	movs	r2, #8
 80024b2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4618      	mov	r0, r3
 80024ba:	f003 ff71 	bl	80063a0 <USB_ReadInterrupts>
 80024be:	4603      	mov	r3, r0
 80024c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024c4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80024c8:	d139      	bne.n	800253e <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4618      	mov	r0, r3
 80024d0:	f004 fd0c 	bl	8006eec <USB_HC_ReadInterrupt>
 80024d4:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80024d6:	2300      	movs	r3, #0
 80024d8:	617b      	str	r3, [r7, #20]
 80024da:	e025      	b.n	8002528 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80024dc:	697b      	ldr	r3, [r7, #20]
 80024de:	f003 030f 	and.w	r3, r3, #15
 80024e2:	68ba      	ldr	r2, [r7, #8]
 80024e4:	fa22 f303 	lsr.w	r3, r2, r3
 80024e8:	f003 0301 	and.w	r3, r3, #1
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d018      	beq.n	8002522 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80024f0:	697b      	ldr	r3, [r7, #20]
 80024f2:	015a      	lsls	r2, r3, #5
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	4413      	add	r3, r2
 80024f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002502:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002506:	d106      	bne.n	8002516 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8002508:	697b      	ldr	r3, [r7, #20]
 800250a:	b2db      	uxtb	r3, r3
 800250c:	4619      	mov	r1, r3
 800250e:	6878      	ldr	r0, [r7, #4]
 8002510:	f000 f905 	bl	800271e <HCD_HC_IN_IRQHandler>
 8002514:	e005      	b.n	8002522 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8002516:	697b      	ldr	r3, [r7, #20]
 8002518:	b2db      	uxtb	r3, r3
 800251a:	4619      	mov	r1, r3
 800251c:	6878      	ldr	r0, [r7, #4]
 800251e:	f000 ff67 	bl	80033f0 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002522:	697b      	ldr	r3, [r7, #20]
 8002524:	3301      	adds	r3, #1
 8002526:	617b      	str	r3, [r7, #20]
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	795b      	ldrb	r3, [r3, #5]
 800252c:	461a      	mov	r2, r3
 800252e:	697b      	ldr	r3, [r7, #20]
 8002530:	4293      	cmp	r3, r2
 8002532:	d3d3      	bcc.n	80024dc <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800253c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4618      	mov	r0, r3
 8002544:	f003 ff2c 	bl	80063a0 <USB_ReadInterrupts>
 8002548:	4603      	mov	r3, r0
 800254a:	f003 0310 	and.w	r3, r3, #16
 800254e:	2b10      	cmp	r3, #16
 8002550:	d101      	bne.n	8002556 <HAL_HCD_IRQHandler+0x1ea>
 8002552:	2301      	movs	r3, #1
 8002554:	e000      	b.n	8002558 <HAL_HCD_IRQHandler+0x1ec>
 8002556:	2300      	movs	r3, #0
 8002558:	2b00      	cmp	r3, #0
 800255a:	d014      	beq.n	8002586 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	699a      	ldr	r2, [r3, #24]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f022 0210 	bic.w	r2, r2, #16
 800256a:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 800256c:	6878      	ldr	r0, [r7, #4]
 800256e:	f001 fbe4 	bl	8003d3a <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	699a      	ldr	r2, [r3, #24]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f042 0210 	orr.w	r2, r2, #16
 8002580:	619a      	str	r2, [r3, #24]
 8002582:	e000      	b.n	8002586 <HAL_HCD_IRQHandler+0x21a>
      return;
 8002584:	bf00      	nop
    }
  }
}
 8002586:	3718      	adds	r7, #24
 8002588:	46bd      	mov	sp, r7
 800258a:	bd80      	pop	{r7, pc}

0800258c <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b082      	sub	sp, #8
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800259a:	2b01      	cmp	r3, #1
 800259c:	d101      	bne.n	80025a2 <HAL_HCD_Start+0x16>
 800259e:	2302      	movs	r3, #2
 80025a0:	e013      	b.n	80025ca <HAL_HCD_Start+0x3e>
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2201      	movs	r2, #1
 80025a6:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	2101      	movs	r1, #1
 80025b0:	4618      	mov	r0, r3
 80025b2:	f004 f894 	bl	80066de <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4618      	mov	r0, r3
 80025bc:	f003 fd8c 	bl	80060d8 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2200      	movs	r2, #0
 80025c4:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80025c8:	2300      	movs	r3, #0
}
 80025ca:	4618      	mov	r0, r3
 80025cc:	3708      	adds	r7, #8
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd80      	pop	{r7, pc}

080025d2 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80025d2:	b580      	push	{r7, lr}
 80025d4:	b082      	sub	sp, #8
 80025d6:	af00      	add	r7, sp, #0
 80025d8:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80025e0:	2b01      	cmp	r3, #1
 80025e2:	d101      	bne.n	80025e8 <HAL_HCD_Stop+0x16>
 80025e4:	2302      	movs	r3, #2
 80025e6:	e00d      	b.n	8002604 <HAL_HCD_Stop+0x32>
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2201      	movs	r2, #1
 80025ec:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4618      	mov	r0, r3
 80025f6:	f004 fde7 	bl	80071c8 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	2200      	movs	r2, #0
 80025fe:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8002602:	2300      	movs	r3, #0
}
 8002604:	4618      	mov	r0, r3
 8002606:	3708      	adds	r7, #8
 8002608:	46bd      	mov	sp, r7
 800260a:	bd80      	pop	{r7, pc}

0800260c <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b082      	sub	sp, #8
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	4618      	mov	r0, r3
 800261a:	f004 f836 	bl	800668a <USB_ResetPort>
 800261e:	4603      	mov	r3, r0
}
 8002620:	4618      	mov	r0, r3
 8002622:	3708      	adds	r7, #8
 8002624:	46bd      	mov	sp, r7
 8002626:	bd80      	pop	{r7, pc}

08002628 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8002628:	b480      	push	{r7}
 800262a:	b083      	sub	sp, #12
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
 8002630:	460b      	mov	r3, r1
 8002632:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8002634:	78fa      	ldrb	r2, [r7, #3]
 8002636:	6879      	ldr	r1, [r7, #4]
 8002638:	4613      	mov	r3, r2
 800263a:	011b      	lsls	r3, r3, #4
 800263c:	1a9b      	subs	r3, r3, r2
 800263e:	009b      	lsls	r3, r3, #2
 8002640:	440b      	add	r3, r1
 8002642:	334c      	adds	r3, #76	@ 0x4c
 8002644:	781b      	ldrb	r3, [r3, #0]
}
 8002646:	4618      	mov	r0, r3
 8002648:	370c      	adds	r7, #12
 800264a:	46bd      	mov	sp, r7
 800264c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002650:	4770      	bx	lr

08002652 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8002652:	b480      	push	{r7}
 8002654:	b083      	sub	sp, #12
 8002656:	af00      	add	r7, sp, #0
 8002658:	6078      	str	r0, [r7, #4]
 800265a:	460b      	mov	r3, r1
 800265c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 800265e:	78fa      	ldrb	r2, [r7, #3]
 8002660:	6879      	ldr	r1, [r7, #4]
 8002662:	4613      	mov	r3, r2
 8002664:	011b      	lsls	r3, r3, #4
 8002666:	1a9b      	subs	r3, r3, r2
 8002668:	009b      	lsls	r3, r3, #2
 800266a:	440b      	add	r3, r1
 800266c:	3338      	adds	r3, #56	@ 0x38
 800266e:	681b      	ldr	r3, [r3, #0]
}
 8002670:	4618      	mov	r0, r3
 8002672:	370c      	adds	r7, #12
 8002674:	46bd      	mov	sp, r7
 8002676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267a:	4770      	bx	lr

0800267c <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b082      	sub	sp, #8
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	4618      	mov	r0, r3
 800268a:	f004 f878 	bl	800677e <USB_GetCurrentFrame>
 800268e:	4603      	mov	r3, r0
}
 8002690:	4618      	mov	r0, r3
 8002692:	3708      	adds	r7, #8
 8002694:	46bd      	mov	sp, r7
 8002696:	bd80      	pop	{r7, pc}

08002698 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b082      	sub	sp, #8
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	4618      	mov	r0, r3
 80026a6:	f004 f853 	bl	8006750 <USB_GetHostSpeed>
 80026aa:	4603      	mov	r3, r0
}
 80026ac:	4618      	mov	r0, r3
 80026ae:	3708      	adds	r7, #8
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bd80      	pop	{r7, pc}

080026b4 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80026b4:	b480      	push	{r7}
 80026b6:	b083      	sub	sp, #12
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
 80026bc:	460b      	mov	r3, r1
 80026be:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 80026c0:	78fa      	ldrb	r2, [r7, #3]
 80026c2:	6879      	ldr	r1, [r7, #4]
 80026c4:	4613      	mov	r3, r2
 80026c6:	011b      	lsls	r3, r3, #4
 80026c8:	1a9b      	subs	r3, r3, r2
 80026ca:	009b      	lsls	r3, r3, #2
 80026cc:	440b      	add	r3, r1
 80026ce:	331a      	adds	r3, #26
 80026d0:	2200      	movs	r2, #0
 80026d2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 80026d4:	78fa      	ldrb	r2, [r7, #3]
 80026d6:	6879      	ldr	r1, [r7, #4]
 80026d8:	4613      	mov	r3, r2
 80026da:	011b      	lsls	r3, r3, #4
 80026dc:	1a9b      	subs	r3, r3, r2
 80026de:	009b      	lsls	r3, r3, #2
 80026e0:	440b      	add	r3, r1
 80026e2:	331b      	adds	r3, #27
 80026e4:	2200      	movs	r2, #0
 80026e6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 80026e8:	78fa      	ldrb	r2, [r7, #3]
 80026ea:	6879      	ldr	r1, [r7, #4]
 80026ec:	4613      	mov	r3, r2
 80026ee:	011b      	lsls	r3, r3, #4
 80026f0:	1a9b      	subs	r3, r3, r2
 80026f2:	009b      	lsls	r3, r3, #2
 80026f4:	440b      	add	r3, r1
 80026f6:	3325      	adds	r3, #37	@ 0x25
 80026f8:	2200      	movs	r2, #0
 80026fa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 80026fc:	78fa      	ldrb	r2, [r7, #3]
 80026fe:	6879      	ldr	r1, [r7, #4]
 8002700:	4613      	mov	r3, r2
 8002702:	011b      	lsls	r3, r3, #4
 8002704:	1a9b      	subs	r3, r3, r2
 8002706:	009b      	lsls	r3, r3, #2
 8002708:	440b      	add	r3, r1
 800270a:	3324      	adds	r3, #36	@ 0x24
 800270c:	2200      	movs	r2, #0
 800270e:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8002710:	2300      	movs	r3, #0
}
 8002712:	4618      	mov	r0, r3
 8002714:	370c      	adds	r7, #12
 8002716:	46bd      	mov	sp, r7
 8002718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271c:	4770      	bx	lr

0800271e <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800271e:	b580      	push	{r7, lr}
 8002720:	b086      	sub	sp, #24
 8002722:	af00      	add	r7, sp, #0
 8002724:	6078      	str	r0, [r7, #4]
 8002726:	460b      	mov	r3, r1
 8002728:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002730:	697b      	ldr	r3, [r7, #20]
 8002732:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	78fa      	ldrb	r2, [r7, #3]
 800273a:	4611      	mov	r1, r2
 800273c:	4618      	mov	r0, r3
 800273e:	f003 fe42 	bl	80063c6 <USB_ReadChInterrupts>
 8002742:	4603      	mov	r3, r0
 8002744:	f003 0304 	and.w	r3, r3, #4
 8002748:	2b04      	cmp	r3, #4
 800274a:	d11a      	bne.n	8002782 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 800274c:	78fb      	ldrb	r3, [r7, #3]
 800274e:	015a      	lsls	r2, r3, #5
 8002750:	693b      	ldr	r3, [r7, #16]
 8002752:	4413      	add	r3, r2
 8002754:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002758:	461a      	mov	r2, r3
 800275a:	2304      	movs	r3, #4
 800275c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800275e:	78fa      	ldrb	r2, [r7, #3]
 8002760:	6879      	ldr	r1, [r7, #4]
 8002762:	4613      	mov	r3, r2
 8002764:	011b      	lsls	r3, r3, #4
 8002766:	1a9b      	subs	r3, r3, r2
 8002768:	009b      	lsls	r3, r3, #2
 800276a:	440b      	add	r3, r1
 800276c:	334d      	adds	r3, #77	@ 0x4d
 800276e:	2207      	movs	r2, #7
 8002770:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	78fa      	ldrb	r2, [r7, #3]
 8002778:	4611      	mov	r1, r2
 800277a:	4618      	mov	r0, r3
 800277c:	f004 fbc7 	bl	8006f0e <USB_HC_Halt>
 8002780:	e09e      	b.n	80028c0 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	78fa      	ldrb	r2, [r7, #3]
 8002788:	4611      	mov	r1, r2
 800278a:	4618      	mov	r0, r3
 800278c:	f003 fe1b 	bl	80063c6 <USB_ReadChInterrupts>
 8002790:	4603      	mov	r3, r0
 8002792:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002796:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800279a:	d11b      	bne.n	80027d4 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 800279c:	78fb      	ldrb	r3, [r7, #3]
 800279e:	015a      	lsls	r2, r3, #5
 80027a0:	693b      	ldr	r3, [r7, #16]
 80027a2:	4413      	add	r3, r2
 80027a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80027a8:	461a      	mov	r2, r3
 80027aa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80027ae:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 80027b0:	78fa      	ldrb	r2, [r7, #3]
 80027b2:	6879      	ldr	r1, [r7, #4]
 80027b4:	4613      	mov	r3, r2
 80027b6:	011b      	lsls	r3, r3, #4
 80027b8:	1a9b      	subs	r3, r3, r2
 80027ba:	009b      	lsls	r3, r3, #2
 80027bc:	440b      	add	r3, r1
 80027be:	334d      	adds	r3, #77	@ 0x4d
 80027c0:	2208      	movs	r2, #8
 80027c2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	78fa      	ldrb	r2, [r7, #3]
 80027ca:	4611      	mov	r1, r2
 80027cc:	4618      	mov	r0, r3
 80027ce:	f004 fb9e 	bl	8006f0e <USB_HC_Halt>
 80027d2:	e075      	b.n	80028c0 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	78fa      	ldrb	r2, [r7, #3]
 80027da:	4611      	mov	r1, r2
 80027dc:	4618      	mov	r0, r3
 80027de:	f003 fdf2 	bl	80063c6 <USB_ReadChInterrupts>
 80027e2:	4603      	mov	r3, r0
 80027e4:	f003 0308 	and.w	r3, r3, #8
 80027e8:	2b08      	cmp	r3, #8
 80027ea:	d11a      	bne.n	8002822 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80027ec:	78fb      	ldrb	r3, [r7, #3]
 80027ee:	015a      	lsls	r2, r3, #5
 80027f0:	693b      	ldr	r3, [r7, #16]
 80027f2:	4413      	add	r3, r2
 80027f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80027f8:	461a      	mov	r2, r3
 80027fa:	2308      	movs	r3, #8
 80027fc:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80027fe:	78fa      	ldrb	r2, [r7, #3]
 8002800:	6879      	ldr	r1, [r7, #4]
 8002802:	4613      	mov	r3, r2
 8002804:	011b      	lsls	r3, r3, #4
 8002806:	1a9b      	subs	r3, r3, r2
 8002808:	009b      	lsls	r3, r3, #2
 800280a:	440b      	add	r3, r1
 800280c:	334d      	adds	r3, #77	@ 0x4d
 800280e:	2206      	movs	r2, #6
 8002810:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	78fa      	ldrb	r2, [r7, #3]
 8002818:	4611      	mov	r1, r2
 800281a:	4618      	mov	r0, r3
 800281c:	f004 fb77 	bl	8006f0e <USB_HC_Halt>
 8002820:	e04e      	b.n	80028c0 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	78fa      	ldrb	r2, [r7, #3]
 8002828:	4611      	mov	r1, r2
 800282a:	4618      	mov	r0, r3
 800282c:	f003 fdcb 	bl	80063c6 <USB_ReadChInterrupts>
 8002830:	4603      	mov	r3, r0
 8002832:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002836:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800283a:	d11b      	bne.n	8002874 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 800283c:	78fb      	ldrb	r3, [r7, #3]
 800283e:	015a      	lsls	r2, r3, #5
 8002840:	693b      	ldr	r3, [r7, #16]
 8002842:	4413      	add	r3, r2
 8002844:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002848:	461a      	mov	r2, r3
 800284a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800284e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8002850:	78fa      	ldrb	r2, [r7, #3]
 8002852:	6879      	ldr	r1, [r7, #4]
 8002854:	4613      	mov	r3, r2
 8002856:	011b      	lsls	r3, r3, #4
 8002858:	1a9b      	subs	r3, r3, r2
 800285a:	009b      	lsls	r3, r3, #2
 800285c:	440b      	add	r3, r1
 800285e:	334d      	adds	r3, #77	@ 0x4d
 8002860:	2209      	movs	r2, #9
 8002862:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	78fa      	ldrb	r2, [r7, #3]
 800286a:	4611      	mov	r1, r2
 800286c:	4618      	mov	r0, r3
 800286e:	f004 fb4e 	bl	8006f0e <USB_HC_Halt>
 8002872:	e025      	b.n	80028c0 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	78fa      	ldrb	r2, [r7, #3]
 800287a:	4611      	mov	r1, r2
 800287c:	4618      	mov	r0, r3
 800287e:	f003 fda2 	bl	80063c6 <USB_ReadChInterrupts>
 8002882:	4603      	mov	r3, r0
 8002884:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002888:	2b80      	cmp	r3, #128	@ 0x80
 800288a:	d119      	bne.n	80028c0 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 800288c:	78fb      	ldrb	r3, [r7, #3]
 800288e:	015a      	lsls	r2, r3, #5
 8002890:	693b      	ldr	r3, [r7, #16]
 8002892:	4413      	add	r3, r2
 8002894:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002898:	461a      	mov	r2, r3
 800289a:	2380      	movs	r3, #128	@ 0x80
 800289c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800289e:	78fa      	ldrb	r2, [r7, #3]
 80028a0:	6879      	ldr	r1, [r7, #4]
 80028a2:	4613      	mov	r3, r2
 80028a4:	011b      	lsls	r3, r3, #4
 80028a6:	1a9b      	subs	r3, r3, r2
 80028a8:	009b      	lsls	r3, r3, #2
 80028aa:	440b      	add	r3, r1
 80028ac:	334d      	adds	r3, #77	@ 0x4d
 80028ae:	2207      	movs	r2, #7
 80028b0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	78fa      	ldrb	r2, [r7, #3]
 80028b8:	4611      	mov	r1, r2
 80028ba:	4618      	mov	r0, r3
 80028bc:	f004 fb27 	bl	8006f0e <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	78fa      	ldrb	r2, [r7, #3]
 80028c6:	4611      	mov	r1, r2
 80028c8:	4618      	mov	r0, r3
 80028ca:	f003 fd7c 	bl	80063c6 <USB_ReadChInterrupts>
 80028ce:	4603      	mov	r3, r0
 80028d0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80028d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80028d8:	d112      	bne.n	8002900 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	78fa      	ldrb	r2, [r7, #3]
 80028e0:	4611      	mov	r1, r2
 80028e2:	4618      	mov	r0, r3
 80028e4:	f004 fb13 	bl	8006f0e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80028e8:	78fb      	ldrb	r3, [r7, #3]
 80028ea:	015a      	lsls	r2, r3, #5
 80028ec:	693b      	ldr	r3, [r7, #16]
 80028ee:	4413      	add	r3, r2
 80028f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80028f4:	461a      	mov	r2, r3
 80028f6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80028fa:	6093      	str	r3, [r2, #8]
 80028fc:	f000 bd75 	b.w	80033ea <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	78fa      	ldrb	r2, [r7, #3]
 8002906:	4611      	mov	r1, r2
 8002908:	4618      	mov	r0, r3
 800290a:	f003 fd5c 	bl	80063c6 <USB_ReadChInterrupts>
 800290e:	4603      	mov	r3, r0
 8002910:	f003 0301 	and.w	r3, r3, #1
 8002914:	2b01      	cmp	r3, #1
 8002916:	f040 8128 	bne.w	8002b6a <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800291a:	78fb      	ldrb	r3, [r7, #3]
 800291c:	015a      	lsls	r2, r3, #5
 800291e:	693b      	ldr	r3, [r7, #16]
 8002920:	4413      	add	r3, r2
 8002922:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002926:	461a      	mov	r2, r3
 8002928:	2320      	movs	r3, #32
 800292a:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 800292c:	78fa      	ldrb	r2, [r7, #3]
 800292e:	6879      	ldr	r1, [r7, #4]
 8002930:	4613      	mov	r3, r2
 8002932:	011b      	lsls	r3, r3, #4
 8002934:	1a9b      	subs	r3, r3, r2
 8002936:	009b      	lsls	r3, r3, #2
 8002938:	440b      	add	r3, r1
 800293a:	331b      	adds	r3, #27
 800293c:	781b      	ldrb	r3, [r3, #0]
 800293e:	2b01      	cmp	r3, #1
 8002940:	d119      	bne.n	8002976 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002942:	78fa      	ldrb	r2, [r7, #3]
 8002944:	6879      	ldr	r1, [r7, #4]
 8002946:	4613      	mov	r3, r2
 8002948:	011b      	lsls	r3, r3, #4
 800294a:	1a9b      	subs	r3, r3, r2
 800294c:	009b      	lsls	r3, r3, #2
 800294e:	440b      	add	r3, r1
 8002950:	331b      	adds	r3, #27
 8002952:	2200      	movs	r2, #0
 8002954:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002956:	78fb      	ldrb	r3, [r7, #3]
 8002958:	015a      	lsls	r2, r3, #5
 800295a:	693b      	ldr	r3, [r7, #16]
 800295c:	4413      	add	r3, r2
 800295e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	78fa      	ldrb	r2, [r7, #3]
 8002966:	0151      	lsls	r1, r2, #5
 8002968:	693a      	ldr	r2, [r7, #16]
 800296a:	440a      	add	r2, r1
 800296c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002970:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002974:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	799b      	ldrb	r3, [r3, #6]
 800297a:	2b00      	cmp	r3, #0
 800297c:	d01b      	beq.n	80029b6 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 800297e:	78fa      	ldrb	r2, [r7, #3]
 8002980:	6879      	ldr	r1, [r7, #4]
 8002982:	4613      	mov	r3, r2
 8002984:	011b      	lsls	r3, r3, #4
 8002986:	1a9b      	subs	r3, r3, r2
 8002988:	009b      	lsls	r3, r3, #2
 800298a:	440b      	add	r3, r1
 800298c:	3330      	adds	r3, #48	@ 0x30
 800298e:	6819      	ldr	r1, [r3, #0]
 8002990:	78fb      	ldrb	r3, [r7, #3]
 8002992:	015a      	lsls	r2, r3, #5
 8002994:	693b      	ldr	r3, [r7, #16]
 8002996:	4413      	add	r3, r2
 8002998:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800299c:	691b      	ldr	r3, [r3, #16]
 800299e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029a2:	78fa      	ldrb	r2, [r7, #3]
 80029a4:	1ac9      	subs	r1, r1, r3
 80029a6:	6878      	ldr	r0, [r7, #4]
 80029a8:	4613      	mov	r3, r2
 80029aa:	011b      	lsls	r3, r3, #4
 80029ac:	1a9b      	subs	r3, r3, r2
 80029ae:	009b      	lsls	r3, r3, #2
 80029b0:	4403      	add	r3, r0
 80029b2:	3338      	adds	r3, #56	@ 0x38
 80029b4:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 80029b6:	78fa      	ldrb	r2, [r7, #3]
 80029b8:	6879      	ldr	r1, [r7, #4]
 80029ba:	4613      	mov	r3, r2
 80029bc:	011b      	lsls	r3, r3, #4
 80029be:	1a9b      	subs	r3, r3, r2
 80029c0:	009b      	lsls	r3, r3, #2
 80029c2:	440b      	add	r3, r1
 80029c4:	334d      	adds	r3, #77	@ 0x4d
 80029c6:	2201      	movs	r2, #1
 80029c8:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 80029ca:	78fa      	ldrb	r2, [r7, #3]
 80029cc:	6879      	ldr	r1, [r7, #4]
 80029ce:	4613      	mov	r3, r2
 80029d0:	011b      	lsls	r3, r3, #4
 80029d2:	1a9b      	subs	r3, r3, r2
 80029d4:	009b      	lsls	r3, r3, #2
 80029d6:	440b      	add	r3, r1
 80029d8:	3344      	adds	r3, #68	@ 0x44
 80029da:	2200      	movs	r2, #0
 80029dc:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80029de:	78fb      	ldrb	r3, [r7, #3]
 80029e0:	015a      	lsls	r2, r3, #5
 80029e2:	693b      	ldr	r3, [r7, #16]
 80029e4:	4413      	add	r3, r2
 80029e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80029ea:	461a      	mov	r2, r3
 80029ec:	2301      	movs	r3, #1
 80029ee:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80029f0:	78fa      	ldrb	r2, [r7, #3]
 80029f2:	6879      	ldr	r1, [r7, #4]
 80029f4:	4613      	mov	r3, r2
 80029f6:	011b      	lsls	r3, r3, #4
 80029f8:	1a9b      	subs	r3, r3, r2
 80029fa:	009b      	lsls	r3, r3, #2
 80029fc:	440b      	add	r3, r1
 80029fe:	3326      	adds	r3, #38	@ 0x26
 8002a00:	781b      	ldrb	r3, [r3, #0]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d00a      	beq.n	8002a1c <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002a06:	78fa      	ldrb	r2, [r7, #3]
 8002a08:	6879      	ldr	r1, [r7, #4]
 8002a0a:	4613      	mov	r3, r2
 8002a0c:	011b      	lsls	r3, r3, #4
 8002a0e:	1a9b      	subs	r3, r3, r2
 8002a10:	009b      	lsls	r3, r3, #2
 8002a12:	440b      	add	r3, r1
 8002a14:	3326      	adds	r3, #38	@ 0x26
 8002a16:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002a18:	2b02      	cmp	r3, #2
 8002a1a:	d110      	bne.n	8002a3e <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	78fa      	ldrb	r2, [r7, #3]
 8002a22:	4611      	mov	r1, r2
 8002a24:	4618      	mov	r0, r3
 8002a26:	f004 fa72 	bl	8006f0e <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002a2a:	78fb      	ldrb	r3, [r7, #3]
 8002a2c:	015a      	lsls	r2, r3, #5
 8002a2e:	693b      	ldr	r3, [r7, #16]
 8002a30:	4413      	add	r3, r2
 8002a32:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a36:	461a      	mov	r2, r3
 8002a38:	2310      	movs	r3, #16
 8002a3a:	6093      	str	r3, [r2, #8]
 8002a3c:	e03d      	b.n	8002aba <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8002a3e:	78fa      	ldrb	r2, [r7, #3]
 8002a40:	6879      	ldr	r1, [r7, #4]
 8002a42:	4613      	mov	r3, r2
 8002a44:	011b      	lsls	r3, r3, #4
 8002a46:	1a9b      	subs	r3, r3, r2
 8002a48:	009b      	lsls	r3, r3, #2
 8002a4a:	440b      	add	r3, r1
 8002a4c:	3326      	adds	r3, #38	@ 0x26
 8002a4e:	781b      	ldrb	r3, [r3, #0]
 8002a50:	2b03      	cmp	r3, #3
 8002a52:	d00a      	beq.n	8002a6a <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8002a54:	78fa      	ldrb	r2, [r7, #3]
 8002a56:	6879      	ldr	r1, [r7, #4]
 8002a58:	4613      	mov	r3, r2
 8002a5a:	011b      	lsls	r3, r3, #4
 8002a5c:	1a9b      	subs	r3, r3, r2
 8002a5e:	009b      	lsls	r3, r3, #2
 8002a60:	440b      	add	r3, r1
 8002a62:	3326      	adds	r3, #38	@ 0x26
 8002a64:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8002a66:	2b01      	cmp	r3, #1
 8002a68:	d127      	bne.n	8002aba <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8002a6a:	78fb      	ldrb	r3, [r7, #3]
 8002a6c:	015a      	lsls	r2, r3, #5
 8002a6e:	693b      	ldr	r3, [r7, #16]
 8002a70:	4413      	add	r3, r2
 8002a72:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	78fa      	ldrb	r2, [r7, #3]
 8002a7a:	0151      	lsls	r1, r2, #5
 8002a7c:	693a      	ldr	r2, [r7, #16]
 8002a7e:	440a      	add	r2, r1
 8002a80:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002a84:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002a88:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002a8a:	78fa      	ldrb	r2, [r7, #3]
 8002a8c:	6879      	ldr	r1, [r7, #4]
 8002a8e:	4613      	mov	r3, r2
 8002a90:	011b      	lsls	r3, r3, #4
 8002a92:	1a9b      	subs	r3, r3, r2
 8002a94:	009b      	lsls	r3, r3, #2
 8002a96:	440b      	add	r3, r1
 8002a98:	334c      	adds	r3, #76	@ 0x4c
 8002a9a:	2201      	movs	r2, #1
 8002a9c:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002a9e:	78fa      	ldrb	r2, [r7, #3]
 8002aa0:	6879      	ldr	r1, [r7, #4]
 8002aa2:	4613      	mov	r3, r2
 8002aa4:	011b      	lsls	r3, r3, #4
 8002aa6:	1a9b      	subs	r3, r3, r2
 8002aa8:	009b      	lsls	r3, r3, #2
 8002aaa:	440b      	add	r3, r1
 8002aac:	334c      	adds	r3, #76	@ 0x4c
 8002aae:	781a      	ldrb	r2, [r3, #0]
 8002ab0:	78fb      	ldrb	r3, [r7, #3]
 8002ab2:	4619      	mov	r1, r3
 8002ab4:	6878      	ldr	r0, [r7, #4]
 8002ab6:	f00a fdc1 	bl	800d63c <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	799b      	ldrb	r3, [r3, #6]
 8002abe:	2b01      	cmp	r3, #1
 8002ac0:	d13b      	bne.n	8002b3a <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8002ac2:	78fa      	ldrb	r2, [r7, #3]
 8002ac4:	6879      	ldr	r1, [r7, #4]
 8002ac6:	4613      	mov	r3, r2
 8002ac8:	011b      	lsls	r3, r3, #4
 8002aca:	1a9b      	subs	r3, r3, r2
 8002acc:	009b      	lsls	r3, r3, #2
 8002ace:	440b      	add	r3, r1
 8002ad0:	3338      	adds	r3, #56	@ 0x38
 8002ad2:	6819      	ldr	r1, [r3, #0]
 8002ad4:	78fa      	ldrb	r2, [r7, #3]
 8002ad6:	6878      	ldr	r0, [r7, #4]
 8002ad8:	4613      	mov	r3, r2
 8002ada:	011b      	lsls	r3, r3, #4
 8002adc:	1a9b      	subs	r3, r3, r2
 8002ade:	009b      	lsls	r3, r3, #2
 8002ae0:	4403      	add	r3, r0
 8002ae2:	3328      	adds	r3, #40	@ 0x28
 8002ae4:	881b      	ldrh	r3, [r3, #0]
 8002ae6:	440b      	add	r3, r1
 8002ae8:	1e59      	subs	r1, r3, #1
 8002aea:	78fa      	ldrb	r2, [r7, #3]
 8002aec:	6878      	ldr	r0, [r7, #4]
 8002aee:	4613      	mov	r3, r2
 8002af0:	011b      	lsls	r3, r3, #4
 8002af2:	1a9b      	subs	r3, r3, r2
 8002af4:	009b      	lsls	r3, r3, #2
 8002af6:	4403      	add	r3, r0
 8002af8:	3328      	adds	r3, #40	@ 0x28
 8002afa:	881b      	ldrh	r3, [r3, #0]
 8002afc:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b00:	f003 0301 	and.w	r3, r3, #1
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	f000 8470 	beq.w	80033ea <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8002b0a:	78fa      	ldrb	r2, [r7, #3]
 8002b0c:	6879      	ldr	r1, [r7, #4]
 8002b0e:	4613      	mov	r3, r2
 8002b10:	011b      	lsls	r3, r3, #4
 8002b12:	1a9b      	subs	r3, r3, r2
 8002b14:	009b      	lsls	r3, r3, #2
 8002b16:	440b      	add	r3, r1
 8002b18:	333c      	adds	r3, #60	@ 0x3c
 8002b1a:	781b      	ldrb	r3, [r3, #0]
 8002b1c:	78fa      	ldrb	r2, [r7, #3]
 8002b1e:	f083 0301 	eor.w	r3, r3, #1
 8002b22:	b2d8      	uxtb	r0, r3
 8002b24:	6879      	ldr	r1, [r7, #4]
 8002b26:	4613      	mov	r3, r2
 8002b28:	011b      	lsls	r3, r3, #4
 8002b2a:	1a9b      	subs	r3, r3, r2
 8002b2c:	009b      	lsls	r3, r3, #2
 8002b2e:	440b      	add	r3, r1
 8002b30:	333c      	adds	r3, #60	@ 0x3c
 8002b32:	4602      	mov	r2, r0
 8002b34:	701a      	strb	r2, [r3, #0]
 8002b36:	f000 bc58 	b.w	80033ea <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8002b3a:	78fa      	ldrb	r2, [r7, #3]
 8002b3c:	6879      	ldr	r1, [r7, #4]
 8002b3e:	4613      	mov	r3, r2
 8002b40:	011b      	lsls	r3, r3, #4
 8002b42:	1a9b      	subs	r3, r3, r2
 8002b44:	009b      	lsls	r3, r3, #2
 8002b46:	440b      	add	r3, r1
 8002b48:	333c      	adds	r3, #60	@ 0x3c
 8002b4a:	781b      	ldrb	r3, [r3, #0]
 8002b4c:	78fa      	ldrb	r2, [r7, #3]
 8002b4e:	f083 0301 	eor.w	r3, r3, #1
 8002b52:	b2d8      	uxtb	r0, r3
 8002b54:	6879      	ldr	r1, [r7, #4]
 8002b56:	4613      	mov	r3, r2
 8002b58:	011b      	lsls	r3, r3, #4
 8002b5a:	1a9b      	subs	r3, r3, r2
 8002b5c:	009b      	lsls	r3, r3, #2
 8002b5e:	440b      	add	r3, r1
 8002b60:	333c      	adds	r3, #60	@ 0x3c
 8002b62:	4602      	mov	r2, r0
 8002b64:	701a      	strb	r2, [r3, #0]
 8002b66:	f000 bc40 	b.w	80033ea <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	78fa      	ldrb	r2, [r7, #3]
 8002b70:	4611      	mov	r1, r2
 8002b72:	4618      	mov	r0, r3
 8002b74:	f003 fc27 	bl	80063c6 <USB_ReadChInterrupts>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	f003 0320 	and.w	r3, r3, #32
 8002b7e:	2b20      	cmp	r3, #32
 8002b80:	d131      	bne.n	8002be6 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002b82:	78fb      	ldrb	r3, [r7, #3]
 8002b84:	015a      	lsls	r2, r3, #5
 8002b86:	693b      	ldr	r3, [r7, #16]
 8002b88:	4413      	add	r3, r2
 8002b8a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b8e:	461a      	mov	r2, r3
 8002b90:	2320      	movs	r3, #32
 8002b92:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8002b94:	78fa      	ldrb	r2, [r7, #3]
 8002b96:	6879      	ldr	r1, [r7, #4]
 8002b98:	4613      	mov	r3, r2
 8002b9a:	011b      	lsls	r3, r3, #4
 8002b9c:	1a9b      	subs	r3, r3, r2
 8002b9e:	009b      	lsls	r3, r3, #2
 8002ba0:	440b      	add	r3, r1
 8002ba2:	331a      	adds	r3, #26
 8002ba4:	781b      	ldrb	r3, [r3, #0]
 8002ba6:	2b01      	cmp	r3, #1
 8002ba8:	f040 841f 	bne.w	80033ea <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8002bac:	78fa      	ldrb	r2, [r7, #3]
 8002bae:	6879      	ldr	r1, [r7, #4]
 8002bb0:	4613      	mov	r3, r2
 8002bb2:	011b      	lsls	r3, r3, #4
 8002bb4:	1a9b      	subs	r3, r3, r2
 8002bb6:	009b      	lsls	r3, r3, #2
 8002bb8:	440b      	add	r3, r1
 8002bba:	331b      	adds	r3, #27
 8002bbc:	2201      	movs	r2, #1
 8002bbe:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8002bc0:	78fa      	ldrb	r2, [r7, #3]
 8002bc2:	6879      	ldr	r1, [r7, #4]
 8002bc4:	4613      	mov	r3, r2
 8002bc6:	011b      	lsls	r3, r3, #4
 8002bc8:	1a9b      	subs	r3, r3, r2
 8002bca:	009b      	lsls	r3, r3, #2
 8002bcc:	440b      	add	r3, r1
 8002bce:	334d      	adds	r3, #77	@ 0x4d
 8002bd0:	2203      	movs	r2, #3
 8002bd2:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	78fa      	ldrb	r2, [r7, #3]
 8002bda:	4611      	mov	r1, r2
 8002bdc:	4618      	mov	r0, r3
 8002bde:	f004 f996 	bl	8006f0e <USB_HC_Halt>
 8002be2:	f000 bc02 	b.w	80033ea <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	78fa      	ldrb	r2, [r7, #3]
 8002bec:	4611      	mov	r1, r2
 8002bee:	4618      	mov	r0, r3
 8002bf0:	f003 fbe9 	bl	80063c6 <USB_ReadChInterrupts>
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	f003 0302 	and.w	r3, r3, #2
 8002bfa:	2b02      	cmp	r3, #2
 8002bfc:	f040 8305 	bne.w	800320a <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8002c00:	78fb      	ldrb	r3, [r7, #3]
 8002c02:	015a      	lsls	r2, r3, #5
 8002c04:	693b      	ldr	r3, [r7, #16]
 8002c06:	4413      	add	r3, r2
 8002c08:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c0c:	461a      	mov	r2, r3
 8002c0e:	2302      	movs	r3, #2
 8002c10:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8002c12:	78fa      	ldrb	r2, [r7, #3]
 8002c14:	6879      	ldr	r1, [r7, #4]
 8002c16:	4613      	mov	r3, r2
 8002c18:	011b      	lsls	r3, r3, #4
 8002c1a:	1a9b      	subs	r3, r3, r2
 8002c1c:	009b      	lsls	r3, r3, #2
 8002c1e:	440b      	add	r3, r1
 8002c20:	334d      	adds	r3, #77	@ 0x4d
 8002c22:	781b      	ldrb	r3, [r3, #0]
 8002c24:	2b01      	cmp	r3, #1
 8002c26:	d114      	bne.n	8002c52 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002c28:	78fa      	ldrb	r2, [r7, #3]
 8002c2a:	6879      	ldr	r1, [r7, #4]
 8002c2c:	4613      	mov	r3, r2
 8002c2e:	011b      	lsls	r3, r3, #4
 8002c30:	1a9b      	subs	r3, r3, r2
 8002c32:	009b      	lsls	r3, r3, #2
 8002c34:	440b      	add	r3, r1
 8002c36:	334d      	adds	r3, #77	@ 0x4d
 8002c38:	2202      	movs	r2, #2
 8002c3a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002c3c:	78fa      	ldrb	r2, [r7, #3]
 8002c3e:	6879      	ldr	r1, [r7, #4]
 8002c40:	4613      	mov	r3, r2
 8002c42:	011b      	lsls	r3, r3, #4
 8002c44:	1a9b      	subs	r3, r3, r2
 8002c46:	009b      	lsls	r3, r3, #2
 8002c48:	440b      	add	r3, r1
 8002c4a:	334c      	adds	r3, #76	@ 0x4c
 8002c4c:	2201      	movs	r2, #1
 8002c4e:	701a      	strb	r2, [r3, #0]
 8002c50:	e2cc      	b.n	80031ec <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8002c52:	78fa      	ldrb	r2, [r7, #3]
 8002c54:	6879      	ldr	r1, [r7, #4]
 8002c56:	4613      	mov	r3, r2
 8002c58:	011b      	lsls	r3, r3, #4
 8002c5a:	1a9b      	subs	r3, r3, r2
 8002c5c:	009b      	lsls	r3, r3, #2
 8002c5e:	440b      	add	r3, r1
 8002c60:	334d      	adds	r3, #77	@ 0x4d
 8002c62:	781b      	ldrb	r3, [r3, #0]
 8002c64:	2b06      	cmp	r3, #6
 8002c66:	d114      	bne.n	8002c92 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002c68:	78fa      	ldrb	r2, [r7, #3]
 8002c6a:	6879      	ldr	r1, [r7, #4]
 8002c6c:	4613      	mov	r3, r2
 8002c6e:	011b      	lsls	r3, r3, #4
 8002c70:	1a9b      	subs	r3, r3, r2
 8002c72:	009b      	lsls	r3, r3, #2
 8002c74:	440b      	add	r3, r1
 8002c76:	334d      	adds	r3, #77	@ 0x4d
 8002c78:	2202      	movs	r2, #2
 8002c7a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8002c7c:	78fa      	ldrb	r2, [r7, #3]
 8002c7e:	6879      	ldr	r1, [r7, #4]
 8002c80:	4613      	mov	r3, r2
 8002c82:	011b      	lsls	r3, r3, #4
 8002c84:	1a9b      	subs	r3, r3, r2
 8002c86:	009b      	lsls	r3, r3, #2
 8002c88:	440b      	add	r3, r1
 8002c8a:	334c      	adds	r3, #76	@ 0x4c
 8002c8c:	2205      	movs	r2, #5
 8002c8e:	701a      	strb	r2, [r3, #0]
 8002c90:	e2ac      	b.n	80031ec <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002c92:	78fa      	ldrb	r2, [r7, #3]
 8002c94:	6879      	ldr	r1, [r7, #4]
 8002c96:	4613      	mov	r3, r2
 8002c98:	011b      	lsls	r3, r3, #4
 8002c9a:	1a9b      	subs	r3, r3, r2
 8002c9c:	009b      	lsls	r3, r3, #2
 8002c9e:	440b      	add	r3, r1
 8002ca0:	334d      	adds	r3, #77	@ 0x4d
 8002ca2:	781b      	ldrb	r3, [r3, #0]
 8002ca4:	2b07      	cmp	r3, #7
 8002ca6:	d00b      	beq.n	8002cc0 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8002ca8:	78fa      	ldrb	r2, [r7, #3]
 8002caa:	6879      	ldr	r1, [r7, #4]
 8002cac:	4613      	mov	r3, r2
 8002cae:	011b      	lsls	r3, r3, #4
 8002cb0:	1a9b      	subs	r3, r3, r2
 8002cb2:	009b      	lsls	r3, r3, #2
 8002cb4:	440b      	add	r3, r1
 8002cb6:	334d      	adds	r3, #77	@ 0x4d
 8002cb8:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002cba:	2b09      	cmp	r3, #9
 8002cbc:	f040 80a6 	bne.w	8002e0c <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002cc0:	78fa      	ldrb	r2, [r7, #3]
 8002cc2:	6879      	ldr	r1, [r7, #4]
 8002cc4:	4613      	mov	r3, r2
 8002cc6:	011b      	lsls	r3, r3, #4
 8002cc8:	1a9b      	subs	r3, r3, r2
 8002cca:	009b      	lsls	r3, r3, #2
 8002ccc:	440b      	add	r3, r1
 8002cce:	334d      	adds	r3, #77	@ 0x4d
 8002cd0:	2202      	movs	r2, #2
 8002cd2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002cd4:	78fa      	ldrb	r2, [r7, #3]
 8002cd6:	6879      	ldr	r1, [r7, #4]
 8002cd8:	4613      	mov	r3, r2
 8002cda:	011b      	lsls	r3, r3, #4
 8002cdc:	1a9b      	subs	r3, r3, r2
 8002cde:	009b      	lsls	r3, r3, #2
 8002ce0:	440b      	add	r3, r1
 8002ce2:	3344      	adds	r3, #68	@ 0x44
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	1c59      	adds	r1, r3, #1
 8002ce8:	6878      	ldr	r0, [r7, #4]
 8002cea:	4613      	mov	r3, r2
 8002cec:	011b      	lsls	r3, r3, #4
 8002cee:	1a9b      	subs	r3, r3, r2
 8002cf0:	009b      	lsls	r3, r3, #2
 8002cf2:	4403      	add	r3, r0
 8002cf4:	3344      	adds	r3, #68	@ 0x44
 8002cf6:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002cf8:	78fa      	ldrb	r2, [r7, #3]
 8002cfa:	6879      	ldr	r1, [r7, #4]
 8002cfc:	4613      	mov	r3, r2
 8002cfe:	011b      	lsls	r3, r3, #4
 8002d00:	1a9b      	subs	r3, r3, r2
 8002d02:	009b      	lsls	r3, r3, #2
 8002d04:	440b      	add	r3, r1
 8002d06:	3344      	adds	r3, #68	@ 0x44
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	2b02      	cmp	r3, #2
 8002d0c:	d943      	bls.n	8002d96 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8002d0e:	78fa      	ldrb	r2, [r7, #3]
 8002d10:	6879      	ldr	r1, [r7, #4]
 8002d12:	4613      	mov	r3, r2
 8002d14:	011b      	lsls	r3, r3, #4
 8002d16:	1a9b      	subs	r3, r3, r2
 8002d18:	009b      	lsls	r3, r3, #2
 8002d1a:	440b      	add	r3, r1
 8002d1c:	3344      	adds	r3, #68	@ 0x44
 8002d1e:	2200      	movs	r2, #0
 8002d20:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8002d22:	78fa      	ldrb	r2, [r7, #3]
 8002d24:	6879      	ldr	r1, [r7, #4]
 8002d26:	4613      	mov	r3, r2
 8002d28:	011b      	lsls	r3, r3, #4
 8002d2a:	1a9b      	subs	r3, r3, r2
 8002d2c:	009b      	lsls	r3, r3, #2
 8002d2e:	440b      	add	r3, r1
 8002d30:	331a      	adds	r3, #26
 8002d32:	781b      	ldrb	r3, [r3, #0]
 8002d34:	2b01      	cmp	r3, #1
 8002d36:	d123      	bne.n	8002d80 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8002d38:	78fa      	ldrb	r2, [r7, #3]
 8002d3a:	6879      	ldr	r1, [r7, #4]
 8002d3c:	4613      	mov	r3, r2
 8002d3e:	011b      	lsls	r3, r3, #4
 8002d40:	1a9b      	subs	r3, r3, r2
 8002d42:	009b      	lsls	r3, r3, #2
 8002d44:	440b      	add	r3, r1
 8002d46:	331b      	adds	r3, #27
 8002d48:	2200      	movs	r2, #0
 8002d4a:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8002d4c:	78fa      	ldrb	r2, [r7, #3]
 8002d4e:	6879      	ldr	r1, [r7, #4]
 8002d50:	4613      	mov	r3, r2
 8002d52:	011b      	lsls	r3, r3, #4
 8002d54:	1a9b      	subs	r3, r3, r2
 8002d56:	009b      	lsls	r3, r3, #2
 8002d58:	440b      	add	r3, r1
 8002d5a:	331c      	adds	r3, #28
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002d60:	78fb      	ldrb	r3, [r7, #3]
 8002d62:	015a      	lsls	r2, r3, #5
 8002d64:	693b      	ldr	r3, [r7, #16]
 8002d66:	4413      	add	r3, r2
 8002d68:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	78fa      	ldrb	r2, [r7, #3]
 8002d70:	0151      	lsls	r1, r2, #5
 8002d72:	693a      	ldr	r2, [r7, #16]
 8002d74:	440a      	add	r2, r1
 8002d76:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002d7a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d7e:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8002d80:	78fa      	ldrb	r2, [r7, #3]
 8002d82:	6879      	ldr	r1, [r7, #4]
 8002d84:	4613      	mov	r3, r2
 8002d86:	011b      	lsls	r3, r3, #4
 8002d88:	1a9b      	subs	r3, r3, r2
 8002d8a:	009b      	lsls	r3, r3, #2
 8002d8c:	440b      	add	r3, r1
 8002d8e:	334c      	adds	r3, #76	@ 0x4c
 8002d90:	2204      	movs	r2, #4
 8002d92:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002d94:	e229      	b.n	80031ea <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002d96:	78fa      	ldrb	r2, [r7, #3]
 8002d98:	6879      	ldr	r1, [r7, #4]
 8002d9a:	4613      	mov	r3, r2
 8002d9c:	011b      	lsls	r3, r3, #4
 8002d9e:	1a9b      	subs	r3, r3, r2
 8002da0:	009b      	lsls	r3, r3, #2
 8002da2:	440b      	add	r3, r1
 8002da4:	334c      	adds	r3, #76	@ 0x4c
 8002da6:	2202      	movs	r2, #2
 8002da8:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002daa:	78fa      	ldrb	r2, [r7, #3]
 8002dac:	6879      	ldr	r1, [r7, #4]
 8002dae:	4613      	mov	r3, r2
 8002db0:	011b      	lsls	r3, r3, #4
 8002db2:	1a9b      	subs	r3, r3, r2
 8002db4:	009b      	lsls	r3, r3, #2
 8002db6:	440b      	add	r3, r1
 8002db8:	3326      	adds	r3, #38	@ 0x26
 8002dba:	781b      	ldrb	r3, [r3, #0]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d00b      	beq.n	8002dd8 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002dc0:	78fa      	ldrb	r2, [r7, #3]
 8002dc2:	6879      	ldr	r1, [r7, #4]
 8002dc4:	4613      	mov	r3, r2
 8002dc6:	011b      	lsls	r3, r3, #4
 8002dc8:	1a9b      	subs	r3, r3, r2
 8002dca:	009b      	lsls	r3, r3, #2
 8002dcc:	440b      	add	r3, r1
 8002dce:	3326      	adds	r3, #38	@ 0x26
 8002dd0:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002dd2:	2b02      	cmp	r3, #2
 8002dd4:	f040 8209 	bne.w	80031ea <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002dd8:	78fb      	ldrb	r3, [r7, #3]
 8002dda:	015a      	lsls	r2, r3, #5
 8002ddc:	693b      	ldr	r3, [r7, #16]
 8002dde:	4413      	add	r3, r2
 8002de0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002dee:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002df6:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002df8:	78fb      	ldrb	r3, [r7, #3]
 8002dfa:	015a      	lsls	r2, r3, #5
 8002dfc:	693b      	ldr	r3, [r7, #16]
 8002dfe:	4413      	add	r3, r2
 8002e00:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e04:	461a      	mov	r2, r3
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002e0a:	e1ee      	b.n	80031ea <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8002e0c:	78fa      	ldrb	r2, [r7, #3]
 8002e0e:	6879      	ldr	r1, [r7, #4]
 8002e10:	4613      	mov	r3, r2
 8002e12:	011b      	lsls	r3, r3, #4
 8002e14:	1a9b      	subs	r3, r3, r2
 8002e16:	009b      	lsls	r3, r3, #2
 8002e18:	440b      	add	r3, r1
 8002e1a:	334d      	adds	r3, #77	@ 0x4d
 8002e1c:	781b      	ldrb	r3, [r3, #0]
 8002e1e:	2b05      	cmp	r3, #5
 8002e20:	f040 80c8 	bne.w	8002fb4 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002e24:	78fa      	ldrb	r2, [r7, #3]
 8002e26:	6879      	ldr	r1, [r7, #4]
 8002e28:	4613      	mov	r3, r2
 8002e2a:	011b      	lsls	r3, r3, #4
 8002e2c:	1a9b      	subs	r3, r3, r2
 8002e2e:	009b      	lsls	r3, r3, #2
 8002e30:	440b      	add	r3, r1
 8002e32:	334d      	adds	r3, #77	@ 0x4d
 8002e34:	2202      	movs	r2, #2
 8002e36:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8002e38:	78fa      	ldrb	r2, [r7, #3]
 8002e3a:	6879      	ldr	r1, [r7, #4]
 8002e3c:	4613      	mov	r3, r2
 8002e3e:	011b      	lsls	r3, r3, #4
 8002e40:	1a9b      	subs	r3, r3, r2
 8002e42:	009b      	lsls	r3, r3, #2
 8002e44:	440b      	add	r3, r1
 8002e46:	331b      	adds	r3, #27
 8002e48:	781b      	ldrb	r3, [r3, #0]
 8002e4a:	2b01      	cmp	r3, #1
 8002e4c:	f040 81ce 	bne.w	80031ec <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8002e50:	78fa      	ldrb	r2, [r7, #3]
 8002e52:	6879      	ldr	r1, [r7, #4]
 8002e54:	4613      	mov	r3, r2
 8002e56:	011b      	lsls	r3, r3, #4
 8002e58:	1a9b      	subs	r3, r3, r2
 8002e5a:	009b      	lsls	r3, r3, #2
 8002e5c:	440b      	add	r3, r1
 8002e5e:	3326      	adds	r3, #38	@ 0x26
 8002e60:	781b      	ldrb	r3, [r3, #0]
 8002e62:	2b03      	cmp	r3, #3
 8002e64:	d16b      	bne.n	8002f3e <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8002e66:	78fa      	ldrb	r2, [r7, #3]
 8002e68:	6879      	ldr	r1, [r7, #4]
 8002e6a:	4613      	mov	r3, r2
 8002e6c:	011b      	lsls	r3, r3, #4
 8002e6e:	1a9b      	subs	r3, r3, r2
 8002e70:	009b      	lsls	r3, r3, #2
 8002e72:	440b      	add	r3, r1
 8002e74:	3348      	adds	r3, #72	@ 0x48
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	1c59      	adds	r1, r3, #1
 8002e7a:	6878      	ldr	r0, [r7, #4]
 8002e7c:	4613      	mov	r3, r2
 8002e7e:	011b      	lsls	r3, r3, #4
 8002e80:	1a9b      	subs	r3, r3, r2
 8002e82:	009b      	lsls	r3, r3, #2
 8002e84:	4403      	add	r3, r0
 8002e86:	3348      	adds	r3, #72	@ 0x48
 8002e88:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8002e8a:	78fa      	ldrb	r2, [r7, #3]
 8002e8c:	6879      	ldr	r1, [r7, #4]
 8002e8e:	4613      	mov	r3, r2
 8002e90:	011b      	lsls	r3, r3, #4
 8002e92:	1a9b      	subs	r3, r3, r2
 8002e94:	009b      	lsls	r3, r3, #2
 8002e96:	440b      	add	r3, r1
 8002e98:	3348      	adds	r3, #72	@ 0x48
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	2b02      	cmp	r3, #2
 8002e9e:	d943      	bls.n	8002f28 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8002ea0:	78fa      	ldrb	r2, [r7, #3]
 8002ea2:	6879      	ldr	r1, [r7, #4]
 8002ea4:	4613      	mov	r3, r2
 8002ea6:	011b      	lsls	r3, r3, #4
 8002ea8:	1a9b      	subs	r3, r3, r2
 8002eaa:	009b      	lsls	r3, r3, #2
 8002eac:	440b      	add	r3, r1
 8002eae:	3348      	adds	r3, #72	@ 0x48
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8002eb4:	78fa      	ldrb	r2, [r7, #3]
 8002eb6:	6879      	ldr	r1, [r7, #4]
 8002eb8:	4613      	mov	r3, r2
 8002eba:	011b      	lsls	r3, r3, #4
 8002ebc:	1a9b      	subs	r3, r3, r2
 8002ebe:	009b      	lsls	r3, r3, #2
 8002ec0:	440b      	add	r3, r1
 8002ec2:	331b      	adds	r3, #27
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8002ec8:	78fa      	ldrb	r2, [r7, #3]
 8002eca:	6879      	ldr	r1, [r7, #4]
 8002ecc:	4613      	mov	r3, r2
 8002ece:	011b      	lsls	r3, r3, #4
 8002ed0:	1a9b      	subs	r3, r3, r2
 8002ed2:	009b      	lsls	r3, r3, #2
 8002ed4:	440b      	add	r3, r1
 8002ed6:	3344      	adds	r3, #68	@ 0x44
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	2b02      	cmp	r3, #2
 8002edc:	d809      	bhi.n	8002ef2 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8002ede:	78fa      	ldrb	r2, [r7, #3]
 8002ee0:	6879      	ldr	r1, [r7, #4]
 8002ee2:	4613      	mov	r3, r2
 8002ee4:	011b      	lsls	r3, r3, #4
 8002ee6:	1a9b      	subs	r3, r3, r2
 8002ee8:	009b      	lsls	r3, r3, #2
 8002eea:	440b      	add	r3, r1
 8002eec:	331c      	adds	r3, #28
 8002eee:	2201      	movs	r2, #1
 8002ef0:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002ef2:	78fb      	ldrb	r3, [r7, #3]
 8002ef4:	015a      	lsls	r2, r3, #5
 8002ef6:	693b      	ldr	r3, [r7, #16]
 8002ef8:	4413      	add	r3, r2
 8002efa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002efe:	685b      	ldr	r3, [r3, #4]
 8002f00:	78fa      	ldrb	r2, [r7, #3]
 8002f02:	0151      	lsls	r1, r2, #5
 8002f04:	693a      	ldr	r2, [r7, #16]
 8002f06:	440a      	add	r2, r1
 8002f08:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002f0c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f10:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8002f12:	78fa      	ldrb	r2, [r7, #3]
 8002f14:	6879      	ldr	r1, [r7, #4]
 8002f16:	4613      	mov	r3, r2
 8002f18:	011b      	lsls	r3, r3, #4
 8002f1a:	1a9b      	subs	r3, r3, r2
 8002f1c:	009b      	lsls	r3, r3, #2
 8002f1e:	440b      	add	r3, r1
 8002f20:	334c      	adds	r3, #76	@ 0x4c
 8002f22:	2204      	movs	r2, #4
 8002f24:	701a      	strb	r2, [r3, #0]
 8002f26:	e014      	b.n	8002f52 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002f28:	78fa      	ldrb	r2, [r7, #3]
 8002f2a:	6879      	ldr	r1, [r7, #4]
 8002f2c:	4613      	mov	r3, r2
 8002f2e:	011b      	lsls	r3, r3, #4
 8002f30:	1a9b      	subs	r3, r3, r2
 8002f32:	009b      	lsls	r3, r3, #2
 8002f34:	440b      	add	r3, r1
 8002f36:	334c      	adds	r3, #76	@ 0x4c
 8002f38:	2202      	movs	r2, #2
 8002f3a:	701a      	strb	r2, [r3, #0]
 8002f3c:	e009      	b.n	8002f52 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002f3e:	78fa      	ldrb	r2, [r7, #3]
 8002f40:	6879      	ldr	r1, [r7, #4]
 8002f42:	4613      	mov	r3, r2
 8002f44:	011b      	lsls	r3, r3, #4
 8002f46:	1a9b      	subs	r3, r3, r2
 8002f48:	009b      	lsls	r3, r3, #2
 8002f4a:	440b      	add	r3, r1
 8002f4c:	334c      	adds	r3, #76	@ 0x4c
 8002f4e:	2202      	movs	r2, #2
 8002f50:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002f52:	78fa      	ldrb	r2, [r7, #3]
 8002f54:	6879      	ldr	r1, [r7, #4]
 8002f56:	4613      	mov	r3, r2
 8002f58:	011b      	lsls	r3, r3, #4
 8002f5a:	1a9b      	subs	r3, r3, r2
 8002f5c:	009b      	lsls	r3, r3, #2
 8002f5e:	440b      	add	r3, r1
 8002f60:	3326      	adds	r3, #38	@ 0x26
 8002f62:	781b      	ldrb	r3, [r3, #0]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d00b      	beq.n	8002f80 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002f68:	78fa      	ldrb	r2, [r7, #3]
 8002f6a:	6879      	ldr	r1, [r7, #4]
 8002f6c:	4613      	mov	r3, r2
 8002f6e:	011b      	lsls	r3, r3, #4
 8002f70:	1a9b      	subs	r3, r3, r2
 8002f72:	009b      	lsls	r3, r3, #2
 8002f74:	440b      	add	r3, r1
 8002f76:	3326      	adds	r3, #38	@ 0x26
 8002f78:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002f7a:	2b02      	cmp	r3, #2
 8002f7c:	f040 8136 	bne.w	80031ec <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002f80:	78fb      	ldrb	r3, [r7, #3]
 8002f82:	015a      	lsls	r2, r3, #5
 8002f84:	693b      	ldr	r3, [r7, #16]
 8002f86:	4413      	add	r3, r2
 8002f88:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002f96:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002f9e:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002fa0:	78fb      	ldrb	r3, [r7, #3]
 8002fa2:	015a      	lsls	r2, r3, #5
 8002fa4:	693b      	ldr	r3, [r7, #16]
 8002fa6:	4413      	add	r3, r2
 8002fa8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002fac:	461a      	mov	r2, r3
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	6013      	str	r3, [r2, #0]
 8002fb2:	e11b      	b.n	80031ec <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8002fb4:	78fa      	ldrb	r2, [r7, #3]
 8002fb6:	6879      	ldr	r1, [r7, #4]
 8002fb8:	4613      	mov	r3, r2
 8002fba:	011b      	lsls	r3, r3, #4
 8002fbc:	1a9b      	subs	r3, r3, r2
 8002fbe:	009b      	lsls	r3, r3, #2
 8002fc0:	440b      	add	r3, r1
 8002fc2:	334d      	adds	r3, #77	@ 0x4d
 8002fc4:	781b      	ldrb	r3, [r3, #0]
 8002fc6:	2b03      	cmp	r3, #3
 8002fc8:	f040 8081 	bne.w	80030ce <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002fcc:	78fa      	ldrb	r2, [r7, #3]
 8002fce:	6879      	ldr	r1, [r7, #4]
 8002fd0:	4613      	mov	r3, r2
 8002fd2:	011b      	lsls	r3, r3, #4
 8002fd4:	1a9b      	subs	r3, r3, r2
 8002fd6:	009b      	lsls	r3, r3, #2
 8002fd8:	440b      	add	r3, r1
 8002fda:	334d      	adds	r3, #77	@ 0x4d
 8002fdc:	2202      	movs	r2, #2
 8002fde:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8002fe0:	78fa      	ldrb	r2, [r7, #3]
 8002fe2:	6879      	ldr	r1, [r7, #4]
 8002fe4:	4613      	mov	r3, r2
 8002fe6:	011b      	lsls	r3, r3, #4
 8002fe8:	1a9b      	subs	r3, r3, r2
 8002fea:	009b      	lsls	r3, r3, #2
 8002fec:	440b      	add	r3, r1
 8002fee:	331b      	adds	r3, #27
 8002ff0:	781b      	ldrb	r3, [r3, #0]
 8002ff2:	2b01      	cmp	r3, #1
 8002ff4:	f040 80fa 	bne.w	80031ec <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002ff8:	78fa      	ldrb	r2, [r7, #3]
 8002ffa:	6879      	ldr	r1, [r7, #4]
 8002ffc:	4613      	mov	r3, r2
 8002ffe:	011b      	lsls	r3, r3, #4
 8003000:	1a9b      	subs	r3, r3, r2
 8003002:	009b      	lsls	r3, r3, #2
 8003004:	440b      	add	r3, r1
 8003006:	334c      	adds	r3, #76	@ 0x4c
 8003008:	2202      	movs	r2, #2
 800300a:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800300c:	78fb      	ldrb	r3, [r7, #3]
 800300e:	015a      	lsls	r2, r3, #5
 8003010:	693b      	ldr	r3, [r7, #16]
 8003012:	4413      	add	r3, r2
 8003014:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003018:	685b      	ldr	r3, [r3, #4]
 800301a:	78fa      	ldrb	r2, [r7, #3]
 800301c:	0151      	lsls	r1, r2, #5
 800301e:	693a      	ldr	r2, [r7, #16]
 8003020:	440a      	add	r2, r1
 8003022:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003026:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800302a:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 800302c:	78fb      	ldrb	r3, [r7, #3]
 800302e:	015a      	lsls	r2, r3, #5
 8003030:	693b      	ldr	r3, [r7, #16]
 8003032:	4413      	add	r3, r2
 8003034:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003038:	68db      	ldr	r3, [r3, #12]
 800303a:	78fa      	ldrb	r2, [r7, #3]
 800303c:	0151      	lsls	r1, r2, #5
 800303e:	693a      	ldr	r2, [r7, #16]
 8003040:	440a      	add	r2, r1
 8003042:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003046:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800304a:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 800304c:	78fb      	ldrb	r3, [r7, #3]
 800304e:	015a      	lsls	r2, r3, #5
 8003050:	693b      	ldr	r3, [r7, #16]
 8003052:	4413      	add	r3, r2
 8003054:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003058:	68db      	ldr	r3, [r3, #12]
 800305a:	78fa      	ldrb	r2, [r7, #3]
 800305c:	0151      	lsls	r1, r2, #5
 800305e:	693a      	ldr	r2, [r7, #16]
 8003060:	440a      	add	r2, r1
 8003062:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003066:	f023 0320 	bic.w	r3, r3, #32
 800306a:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800306c:	78fa      	ldrb	r2, [r7, #3]
 800306e:	6879      	ldr	r1, [r7, #4]
 8003070:	4613      	mov	r3, r2
 8003072:	011b      	lsls	r3, r3, #4
 8003074:	1a9b      	subs	r3, r3, r2
 8003076:	009b      	lsls	r3, r3, #2
 8003078:	440b      	add	r3, r1
 800307a:	3326      	adds	r3, #38	@ 0x26
 800307c:	781b      	ldrb	r3, [r3, #0]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d00b      	beq.n	800309a <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003082:	78fa      	ldrb	r2, [r7, #3]
 8003084:	6879      	ldr	r1, [r7, #4]
 8003086:	4613      	mov	r3, r2
 8003088:	011b      	lsls	r3, r3, #4
 800308a:	1a9b      	subs	r3, r3, r2
 800308c:	009b      	lsls	r3, r3, #2
 800308e:	440b      	add	r3, r1
 8003090:	3326      	adds	r3, #38	@ 0x26
 8003092:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003094:	2b02      	cmp	r3, #2
 8003096:	f040 80a9 	bne.w	80031ec <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800309a:	78fb      	ldrb	r3, [r7, #3]
 800309c:	015a      	lsls	r2, r3, #5
 800309e:	693b      	ldr	r3, [r7, #16]
 80030a0:	4413      	add	r3, r2
 80030a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80030b0:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80030b8:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80030ba:	78fb      	ldrb	r3, [r7, #3]
 80030bc:	015a      	lsls	r2, r3, #5
 80030be:	693b      	ldr	r3, [r7, #16]
 80030c0:	4413      	add	r3, r2
 80030c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80030c6:	461a      	mov	r2, r3
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	6013      	str	r3, [r2, #0]
 80030cc:	e08e      	b.n	80031ec <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80030ce:	78fa      	ldrb	r2, [r7, #3]
 80030d0:	6879      	ldr	r1, [r7, #4]
 80030d2:	4613      	mov	r3, r2
 80030d4:	011b      	lsls	r3, r3, #4
 80030d6:	1a9b      	subs	r3, r3, r2
 80030d8:	009b      	lsls	r3, r3, #2
 80030da:	440b      	add	r3, r1
 80030dc:	334d      	adds	r3, #77	@ 0x4d
 80030de:	781b      	ldrb	r3, [r3, #0]
 80030e0:	2b04      	cmp	r3, #4
 80030e2:	d143      	bne.n	800316c <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80030e4:	78fa      	ldrb	r2, [r7, #3]
 80030e6:	6879      	ldr	r1, [r7, #4]
 80030e8:	4613      	mov	r3, r2
 80030ea:	011b      	lsls	r3, r3, #4
 80030ec:	1a9b      	subs	r3, r3, r2
 80030ee:	009b      	lsls	r3, r3, #2
 80030f0:	440b      	add	r3, r1
 80030f2:	334d      	adds	r3, #77	@ 0x4d
 80030f4:	2202      	movs	r2, #2
 80030f6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80030f8:	78fa      	ldrb	r2, [r7, #3]
 80030fa:	6879      	ldr	r1, [r7, #4]
 80030fc:	4613      	mov	r3, r2
 80030fe:	011b      	lsls	r3, r3, #4
 8003100:	1a9b      	subs	r3, r3, r2
 8003102:	009b      	lsls	r3, r3, #2
 8003104:	440b      	add	r3, r1
 8003106:	334c      	adds	r3, #76	@ 0x4c
 8003108:	2202      	movs	r2, #2
 800310a:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800310c:	78fa      	ldrb	r2, [r7, #3]
 800310e:	6879      	ldr	r1, [r7, #4]
 8003110:	4613      	mov	r3, r2
 8003112:	011b      	lsls	r3, r3, #4
 8003114:	1a9b      	subs	r3, r3, r2
 8003116:	009b      	lsls	r3, r3, #2
 8003118:	440b      	add	r3, r1
 800311a:	3326      	adds	r3, #38	@ 0x26
 800311c:	781b      	ldrb	r3, [r3, #0]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d00a      	beq.n	8003138 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003122:	78fa      	ldrb	r2, [r7, #3]
 8003124:	6879      	ldr	r1, [r7, #4]
 8003126:	4613      	mov	r3, r2
 8003128:	011b      	lsls	r3, r3, #4
 800312a:	1a9b      	subs	r3, r3, r2
 800312c:	009b      	lsls	r3, r3, #2
 800312e:	440b      	add	r3, r1
 8003130:	3326      	adds	r3, #38	@ 0x26
 8003132:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003134:	2b02      	cmp	r3, #2
 8003136:	d159      	bne.n	80031ec <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003138:	78fb      	ldrb	r3, [r7, #3]
 800313a:	015a      	lsls	r2, r3, #5
 800313c:	693b      	ldr	r3, [r7, #16]
 800313e:	4413      	add	r3, r2
 8003140:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800314e:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003156:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003158:	78fb      	ldrb	r3, [r7, #3]
 800315a:	015a      	lsls	r2, r3, #5
 800315c:	693b      	ldr	r3, [r7, #16]
 800315e:	4413      	add	r3, r2
 8003160:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003164:	461a      	mov	r2, r3
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	6013      	str	r3, [r2, #0]
 800316a:	e03f      	b.n	80031ec <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 800316c:	78fa      	ldrb	r2, [r7, #3]
 800316e:	6879      	ldr	r1, [r7, #4]
 8003170:	4613      	mov	r3, r2
 8003172:	011b      	lsls	r3, r3, #4
 8003174:	1a9b      	subs	r3, r3, r2
 8003176:	009b      	lsls	r3, r3, #2
 8003178:	440b      	add	r3, r1
 800317a:	334d      	adds	r3, #77	@ 0x4d
 800317c:	781b      	ldrb	r3, [r3, #0]
 800317e:	2b08      	cmp	r3, #8
 8003180:	d126      	bne.n	80031d0 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003182:	78fa      	ldrb	r2, [r7, #3]
 8003184:	6879      	ldr	r1, [r7, #4]
 8003186:	4613      	mov	r3, r2
 8003188:	011b      	lsls	r3, r3, #4
 800318a:	1a9b      	subs	r3, r3, r2
 800318c:	009b      	lsls	r3, r3, #2
 800318e:	440b      	add	r3, r1
 8003190:	334d      	adds	r3, #77	@ 0x4d
 8003192:	2202      	movs	r2, #2
 8003194:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003196:	78fa      	ldrb	r2, [r7, #3]
 8003198:	6879      	ldr	r1, [r7, #4]
 800319a:	4613      	mov	r3, r2
 800319c:	011b      	lsls	r3, r3, #4
 800319e:	1a9b      	subs	r3, r3, r2
 80031a0:	009b      	lsls	r3, r3, #2
 80031a2:	440b      	add	r3, r1
 80031a4:	3344      	adds	r3, #68	@ 0x44
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	1c59      	adds	r1, r3, #1
 80031aa:	6878      	ldr	r0, [r7, #4]
 80031ac:	4613      	mov	r3, r2
 80031ae:	011b      	lsls	r3, r3, #4
 80031b0:	1a9b      	subs	r3, r3, r2
 80031b2:	009b      	lsls	r3, r3, #2
 80031b4:	4403      	add	r3, r0
 80031b6:	3344      	adds	r3, #68	@ 0x44
 80031b8:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 80031ba:	78fa      	ldrb	r2, [r7, #3]
 80031bc:	6879      	ldr	r1, [r7, #4]
 80031be:	4613      	mov	r3, r2
 80031c0:	011b      	lsls	r3, r3, #4
 80031c2:	1a9b      	subs	r3, r3, r2
 80031c4:	009b      	lsls	r3, r3, #2
 80031c6:	440b      	add	r3, r1
 80031c8:	334c      	adds	r3, #76	@ 0x4c
 80031ca:	2204      	movs	r2, #4
 80031cc:	701a      	strb	r2, [r3, #0]
 80031ce:	e00d      	b.n	80031ec <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 80031d0:	78fa      	ldrb	r2, [r7, #3]
 80031d2:	6879      	ldr	r1, [r7, #4]
 80031d4:	4613      	mov	r3, r2
 80031d6:	011b      	lsls	r3, r3, #4
 80031d8:	1a9b      	subs	r3, r3, r2
 80031da:	009b      	lsls	r3, r3, #2
 80031dc:	440b      	add	r3, r1
 80031de:	334d      	adds	r3, #77	@ 0x4d
 80031e0:	781b      	ldrb	r3, [r3, #0]
 80031e2:	2b02      	cmp	r3, #2
 80031e4:	f000 8100 	beq.w	80033e8 <HCD_HC_IN_IRQHandler+0xcca>
 80031e8:	e000      	b.n	80031ec <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80031ea:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80031ec:	78fa      	ldrb	r2, [r7, #3]
 80031ee:	6879      	ldr	r1, [r7, #4]
 80031f0:	4613      	mov	r3, r2
 80031f2:	011b      	lsls	r3, r3, #4
 80031f4:	1a9b      	subs	r3, r3, r2
 80031f6:	009b      	lsls	r3, r3, #2
 80031f8:	440b      	add	r3, r1
 80031fa:	334c      	adds	r3, #76	@ 0x4c
 80031fc:	781a      	ldrb	r2, [r3, #0]
 80031fe:	78fb      	ldrb	r3, [r7, #3]
 8003200:	4619      	mov	r1, r3
 8003202:	6878      	ldr	r0, [r7, #4]
 8003204:	f00a fa1a 	bl	800d63c <HAL_HCD_HC_NotifyURBChange_Callback>
 8003208:	e0ef      	b.n	80033ea <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	78fa      	ldrb	r2, [r7, #3]
 8003210:	4611      	mov	r1, r2
 8003212:	4618      	mov	r0, r3
 8003214:	f003 f8d7 	bl	80063c6 <USB_ReadChInterrupts>
 8003218:	4603      	mov	r3, r0
 800321a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800321e:	2b40      	cmp	r3, #64	@ 0x40
 8003220:	d12f      	bne.n	8003282 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8003222:	78fb      	ldrb	r3, [r7, #3]
 8003224:	015a      	lsls	r2, r3, #5
 8003226:	693b      	ldr	r3, [r7, #16]
 8003228:	4413      	add	r3, r2
 800322a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800322e:	461a      	mov	r2, r3
 8003230:	2340      	movs	r3, #64	@ 0x40
 8003232:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8003234:	78fa      	ldrb	r2, [r7, #3]
 8003236:	6879      	ldr	r1, [r7, #4]
 8003238:	4613      	mov	r3, r2
 800323a:	011b      	lsls	r3, r3, #4
 800323c:	1a9b      	subs	r3, r3, r2
 800323e:	009b      	lsls	r3, r3, #2
 8003240:	440b      	add	r3, r1
 8003242:	334d      	adds	r3, #77	@ 0x4d
 8003244:	2205      	movs	r2, #5
 8003246:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8003248:	78fa      	ldrb	r2, [r7, #3]
 800324a:	6879      	ldr	r1, [r7, #4]
 800324c:	4613      	mov	r3, r2
 800324e:	011b      	lsls	r3, r3, #4
 8003250:	1a9b      	subs	r3, r3, r2
 8003252:	009b      	lsls	r3, r3, #2
 8003254:	440b      	add	r3, r1
 8003256:	331a      	adds	r3, #26
 8003258:	781b      	ldrb	r3, [r3, #0]
 800325a:	2b00      	cmp	r3, #0
 800325c:	d109      	bne.n	8003272 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800325e:	78fa      	ldrb	r2, [r7, #3]
 8003260:	6879      	ldr	r1, [r7, #4]
 8003262:	4613      	mov	r3, r2
 8003264:	011b      	lsls	r3, r3, #4
 8003266:	1a9b      	subs	r3, r3, r2
 8003268:	009b      	lsls	r3, r3, #2
 800326a:	440b      	add	r3, r1
 800326c:	3344      	adds	r3, #68	@ 0x44
 800326e:	2200      	movs	r2, #0
 8003270:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	78fa      	ldrb	r2, [r7, #3]
 8003278:	4611      	mov	r1, r2
 800327a:	4618      	mov	r0, r3
 800327c:	f003 fe47 	bl	8006f0e <USB_HC_Halt>
 8003280:	e0b3      	b.n	80033ea <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	78fa      	ldrb	r2, [r7, #3]
 8003288:	4611      	mov	r1, r2
 800328a:	4618      	mov	r0, r3
 800328c:	f003 f89b 	bl	80063c6 <USB_ReadChInterrupts>
 8003290:	4603      	mov	r3, r0
 8003292:	f003 0310 	and.w	r3, r3, #16
 8003296:	2b10      	cmp	r3, #16
 8003298:	f040 80a7 	bne.w	80033ea <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 800329c:	78fa      	ldrb	r2, [r7, #3]
 800329e:	6879      	ldr	r1, [r7, #4]
 80032a0:	4613      	mov	r3, r2
 80032a2:	011b      	lsls	r3, r3, #4
 80032a4:	1a9b      	subs	r3, r3, r2
 80032a6:	009b      	lsls	r3, r3, #2
 80032a8:	440b      	add	r3, r1
 80032aa:	3326      	adds	r3, #38	@ 0x26
 80032ac:	781b      	ldrb	r3, [r3, #0]
 80032ae:	2b03      	cmp	r3, #3
 80032b0:	d11b      	bne.n	80032ea <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80032b2:	78fa      	ldrb	r2, [r7, #3]
 80032b4:	6879      	ldr	r1, [r7, #4]
 80032b6:	4613      	mov	r3, r2
 80032b8:	011b      	lsls	r3, r3, #4
 80032ba:	1a9b      	subs	r3, r3, r2
 80032bc:	009b      	lsls	r3, r3, #2
 80032be:	440b      	add	r3, r1
 80032c0:	3344      	adds	r3, #68	@ 0x44
 80032c2:	2200      	movs	r2, #0
 80032c4:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 80032c6:	78fa      	ldrb	r2, [r7, #3]
 80032c8:	6879      	ldr	r1, [r7, #4]
 80032ca:	4613      	mov	r3, r2
 80032cc:	011b      	lsls	r3, r3, #4
 80032ce:	1a9b      	subs	r3, r3, r2
 80032d0:	009b      	lsls	r3, r3, #2
 80032d2:	440b      	add	r3, r1
 80032d4:	334d      	adds	r3, #77	@ 0x4d
 80032d6:	2204      	movs	r2, #4
 80032d8:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	78fa      	ldrb	r2, [r7, #3]
 80032e0:	4611      	mov	r1, r2
 80032e2:	4618      	mov	r0, r3
 80032e4:	f003 fe13 	bl	8006f0e <USB_HC_Halt>
 80032e8:	e03f      	b.n	800336a <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80032ea:	78fa      	ldrb	r2, [r7, #3]
 80032ec:	6879      	ldr	r1, [r7, #4]
 80032ee:	4613      	mov	r3, r2
 80032f0:	011b      	lsls	r3, r3, #4
 80032f2:	1a9b      	subs	r3, r3, r2
 80032f4:	009b      	lsls	r3, r3, #2
 80032f6:	440b      	add	r3, r1
 80032f8:	3326      	adds	r3, #38	@ 0x26
 80032fa:	781b      	ldrb	r3, [r3, #0]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d00a      	beq.n	8003316 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003300:	78fa      	ldrb	r2, [r7, #3]
 8003302:	6879      	ldr	r1, [r7, #4]
 8003304:	4613      	mov	r3, r2
 8003306:	011b      	lsls	r3, r3, #4
 8003308:	1a9b      	subs	r3, r3, r2
 800330a:	009b      	lsls	r3, r3, #2
 800330c:	440b      	add	r3, r1
 800330e:	3326      	adds	r3, #38	@ 0x26
 8003310:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003312:	2b02      	cmp	r3, #2
 8003314:	d129      	bne.n	800336a <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003316:	78fa      	ldrb	r2, [r7, #3]
 8003318:	6879      	ldr	r1, [r7, #4]
 800331a:	4613      	mov	r3, r2
 800331c:	011b      	lsls	r3, r3, #4
 800331e:	1a9b      	subs	r3, r3, r2
 8003320:	009b      	lsls	r3, r3, #2
 8003322:	440b      	add	r3, r1
 8003324:	3344      	adds	r3, #68	@ 0x44
 8003326:	2200      	movs	r2, #0
 8003328:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	799b      	ldrb	r3, [r3, #6]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d00a      	beq.n	8003348 <HCD_HC_IN_IRQHandler+0xc2a>
 8003332:	78fa      	ldrb	r2, [r7, #3]
 8003334:	6879      	ldr	r1, [r7, #4]
 8003336:	4613      	mov	r3, r2
 8003338:	011b      	lsls	r3, r3, #4
 800333a:	1a9b      	subs	r3, r3, r2
 800333c:	009b      	lsls	r3, r3, #2
 800333e:	440b      	add	r3, r1
 8003340:	331b      	adds	r3, #27
 8003342:	781b      	ldrb	r3, [r3, #0]
 8003344:	2b01      	cmp	r3, #1
 8003346:	d110      	bne.n	800336a <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8003348:	78fa      	ldrb	r2, [r7, #3]
 800334a:	6879      	ldr	r1, [r7, #4]
 800334c:	4613      	mov	r3, r2
 800334e:	011b      	lsls	r3, r3, #4
 8003350:	1a9b      	subs	r3, r3, r2
 8003352:	009b      	lsls	r3, r3, #2
 8003354:	440b      	add	r3, r1
 8003356:	334d      	adds	r3, #77	@ 0x4d
 8003358:	2204      	movs	r2, #4
 800335a:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	78fa      	ldrb	r2, [r7, #3]
 8003362:	4611      	mov	r1, r2
 8003364:	4618      	mov	r0, r3
 8003366:	f003 fdd2 	bl	8006f0e <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 800336a:	78fa      	ldrb	r2, [r7, #3]
 800336c:	6879      	ldr	r1, [r7, #4]
 800336e:	4613      	mov	r3, r2
 8003370:	011b      	lsls	r3, r3, #4
 8003372:	1a9b      	subs	r3, r3, r2
 8003374:	009b      	lsls	r3, r3, #2
 8003376:	440b      	add	r3, r1
 8003378:	331b      	adds	r3, #27
 800337a:	781b      	ldrb	r3, [r3, #0]
 800337c:	2b01      	cmp	r3, #1
 800337e:	d129      	bne.n	80033d4 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003380:	78fa      	ldrb	r2, [r7, #3]
 8003382:	6879      	ldr	r1, [r7, #4]
 8003384:	4613      	mov	r3, r2
 8003386:	011b      	lsls	r3, r3, #4
 8003388:	1a9b      	subs	r3, r3, r2
 800338a:	009b      	lsls	r3, r3, #2
 800338c:	440b      	add	r3, r1
 800338e:	331b      	adds	r3, #27
 8003390:	2200      	movs	r2, #0
 8003392:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003394:	78fb      	ldrb	r3, [r7, #3]
 8003396:	015a      	lsls	r2, r3, #5
 8003398:	693b      	ldr	r3, [r7, #16]
 800339a:	4413      	add	r3, r2
 800339c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80033a0:	685b      	ldr	r3, [r3, #4]
 80033a2:	78fa      	ldrb	r2, [r7, #3]
 80033a4:	0151      	lsls	r1, r2, #5
 80033a6:	693a      	ldr	r2, [r7, #16]
 80033a8:	440a      	add	r2, r1
 80033aa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80033ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80033b2:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 80033b4:	78fb      	ldrb	r3, [r7, #3]
 80033b6:	015a      	lsls	r2, r3, #5
 80033b8:	693b      	ldr	r3, [r7, #16]
 80033ba:	4413      	add	r3, r2
 80033bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80033c0:	68db      	ldr	r3, [r3, #12]
 80033c2:	78fa      	ldrb	r2, [r7, #3]
 80033c4:	0151      	lsls	r1, r2, #5
 80033c6:	693a      	ldr	r2, [r7, #16]
 80033c8:	440a      	add	r2, r1
 80033ca:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80033ce:	f043 0320 	orr.w	r3, r3, #32
 80033d2:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80033d4:	78fb      	ldrb	r3, [r7, #3]
 80033d6:	015a      	lsls	r2, r3, #5
 80033d8:	693b      	ldr	r3, [r7, #16]
 80033da:	4413      	add	r3, r2
 80033dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80033e0:	461a      	mov	r2, r3
 80033e2:	2310      	movs	r3, #16
 80033e4:	6093      	str	r3, [r2, #8]
 80033e6:	e000      	b.n	80033ea <HCD_HC_IN_IRQHandler+0xccc>
        return;
 80033e8:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 80033ea:	3718      	adds	r7, #24
 80033ec:	46bd      	mov	sp, r7
 80033ee:	bd80      	pop	{r7, pc}

080033f0 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b086      	sub	sp, #24
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
 80033f8:	460b      	mov	r3, r1
 80033fa:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003402:	697b      	ldr	r3, [r7, #20]
 8003404:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	78fa      	ldrb	r2, [r7, #3]
 800340c:	4611      	mov	r1, r2
 800340e:	4618      	mov	r0, r3
 8003410:	f002 ffd9 	bl	80063c6 <USB_ReadChInterrupts>
 8003414:	4603      	mov	r3, r0
 8003416:	f003 0304 	and.w	r3, r3, #4
 800341a:	2b04      	cmp	r3, #4
 800341c:	d11b      	bne.n	8003456 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 800341e:	78fb      	ldrb	r3, [r7, #3]
 8003420:	015a      	lsls	r2, r3, #5
 8003422:	693b      	ldr	r3, [r7, #16]
 8003424:	4413      	add	r3, r2
 8003426:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800342a:	461a      	mov	r2, r3
 800342c:	2304      	movs	r3, #4
 800342e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8003430:	78fa      	ldrb	r2, [r7, #3]
 8003432:	6879      	ldr	r1, [r7, #4]
 8003434:	4613      	mov	r3, r2
 8003436:	011b      	lsls	r3, r3, #4
 8003438:	1a9b      	subs	r3, r3, r2
 800343a:	009b      	lsls	r3, r3, #2
 800343c:	440b      	add	r3, r1
 800343e:	334d      	adds	r3, #77	@ 0x4d
 8003440:	2207      	movs	r2, #7
 8003442:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	78fa      	ldrb	r2, [r7, #3]
 800344a:	4611      	mov	r1, r2
 800344c:	4618      	mov	r0, r3
 800344e:	f003 fd5e 	bl	8006f0e <USB_HC_Halt>
 8003452:	f000 bc6f 	b.w	8003d34 <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	78fa      	ldrb	r2, [r7, #3]
 800345c:	4611      	mov	r1, r2
 800345e:	4618      	mov	r0, r3
 8003460:	f002 ffb1 	bl	80063c6 <USB_ReadChInterrupts>
 8003464:	4603      	mov	r3, r0
 8003466:	f003 0320 	and.w	r3, r3, #32
 800346a:	2b20      	cmp	r3, #32
 800346c:	f040 8082 	bne.w	8003574 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003470:	78fb      	ldrb	r3, [r7, #3]
 8003472:	015a      	lsls	r2, r3, #5
 8003474:	693b      	ldr	r3, [r7, #16]
 8003476:	4413      	add	r3, r2
 8003478:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800347c:	461a      	mov	r2, r3
 800347e:	2320      	movs	r3, #32
 8003480:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8003482:	78fa      	ldrb	r2, [r7, #3]
 8003484:	6879      	ldr	r1, [r7, #4]
 8003486:	4613      	mov	r3, r2
 8003488:	011b      	lsls	r3, r3, #4
 800348a:	1a9b      	subs	r3, r3, r2
 800348c:	009b      	lsls	r3, r3, #2
 800348e:	440b      	add	r3, r1
 8003490:	3319      	adds	r3, #25
 8003492:	781b      	ldrb	r3, [r3, #0]
 8003494:	2b01      	cmp	r3, #1
 8003496:	d124      	bne.n	80034e2 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8003498:	78fa      	ldrb	r2, [r7, #3]
 800349a:	6879      	ldr	r1, [r7, #4]
 800349c:	4613      	mov	r3, r2
 800349e:	011b      	lsls	r3, r3, #4
 80034a0:	1a9b      	subs	r3, r3, r2
 80034a2:	009b      	lsls	r3, r3, #2
 80034a4:	440b      	add	r3, r1
 80034a6:	3319      	adds	r3, #25
 80034a8:	2200      	movs	r2, #0
 80034aa:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80034ac:	78fa      	ldrb	r2, [r7, #3]
 80034ae:	6879      	ldr	r1, [r7, #4]
 80034b0:	4613      	mov	r3, r2
 80034b2:	011b      	lsls	r3, r3, #4
 80034b4:	1a9b      	subs	r3, r3, r2
 80034b6:	009b      	lsls	r3, r3, #2
 80034b8:	440b      	add	r3, r1
 80034ba:	334c      	adds	r3, #76	@ 0x4c
 80034bc:	2202      	movs	r2, #2
 80034be:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80034c0:	78fa      	ldrb	r2, [r7, #3]
 80034c2:	6879      	ldr	r1, [r7, #4]
 80034c4:	4613      	mov	r3, r2
 80034c6:	011b      	lsls	r3, r3, #4
 80034c8:	1a9b      	subs	r3, r3, r2
 80034ca:	009b      	lsls	r3, r3, #2
 80034cc:	440b      	add	r3, r1
 80034ce:	334d      	adds	r3, #77	@ 0x4d
 80034d0:	2203      	movs	r2, #3
 80034d2:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	78fa      	ldrb	r2, [r7, #3]
 80034da:	4611      	mov	r1, r2
 80034dc:	4618      	mov	r0, r3
 80034de:	f003 fd16 	bl	8006f0e <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 80034e2:	78fa      	ldrb	r2, [r7, #3]
 80034e4:	6879      	ldr	r1, [r7, #4]
 80034e6:	4613      	mov	r3, r2
 80034e8:	011b      	lsls	r3, r3, #4
 80034ea:	1a9b      	subs	r3, r3, r2
 80034ec:	009b      	lsls	r3, r3, #2
 80034ee:	440b      	add	r3, r1
 80034f0:	331a      	adds	r3, #26
 80034f2:	781b      	ldrb	r3, [r3, #0]
 80034f4:	2b01      	cmp	r3, #1
 80034f6:	f040 841d 	bne.w	8003d34 <HCD_HC_OUT_IRQHandler+0x944>
 80034fa:	78fa      	ldrb	r2, [r7, #3]
 80034fc:	6879      	ldr	r1, [r7, #4]
 80034fe:	4613      	mov	r3, r2
 8003500:	011b      	lsls	r3, r3, #4
 8003502:	1a9b      	subs	r3, r3, r2
 8003504:	009b      	lsls	r3, r3, #2
 8003506:	440b      	add	r3, r1
 8003508:	331b      	adds	r3, #27
 800350a:	781b      	ldrb	r3, [r3, #0]
 800350c:	2b00      	cmp	r3, #0
 800350e:	f040 8411 	bne.w	8003d34 <HCD_HC_OUT_IRQHandler+0x944>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8003512:	78fa      	ldrb	r2, [r7, #3]
 8003514:	6879      	ldr	r1, [r7, #4]
 8003516:	4613      	mov	r3, r2
 8003518:	011b      	lsls	r3, r3, #4
 800351a:	1a9b      	subs	r3, r3, r2
 800351c:	009b      	lsls	r3, r3, #2
 800351e:	440b      	add	r3, r1
 8003520:	3326      	adds	r3, #38	@ 0x26
 8003522:	781b      	ldrb	r3, [r3, #0]
 8003524:	2b01      	cmp	r3, #1
 8003526:	d009      	beq.n	800353c <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8003528:	78fa      	ldrb	r2, [r7, #3]
 800352a:	6879      	ldr	r1, [r7, #4]
 800352c:	4613      	mov	r3, r2
 800352e:	011b      	lsls	r3, r3, #4
 8003530:	1a9b      	subs	r3, r3, r2
 8003532:	009b      	lsls	r3, r3, #2
 8003534:	440b      	add	r3, r1
 8003536:	331b      	adds	r3, #27
 8003538:	2201      	movs	r2, #1
 800353a:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 800353c:	78fa      	ldrb	r2, [r7, #3]
 800353e:	6879      	ldr	r1, [r7, #4]
 8003540:	4613      	mov	r3, r2
 8003542:	011b      	lsls	r3, r3, #4
 8003544:	1a9b      	subs	r3, r3, r2
 8003546:	009b      	lsls	r3, r3, #2
 8003548:	440b      	add	r3, r1
 800354a:	334d      	adds	r3, #77	@ 0x4d
 800354c:	2203      	movs	r2, #3
 800354e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	78fa      	ldrb	r2, [r7, #3]
 8003556:	4611      	mov	r1, r2
 8003558:	4618      	mov	r0, r3
 800355a:	f003 fcd8 	bl	8006f0e <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 800355e:	78fa      	ldrb	r2, [r7, #3]
 8003560:	6879      	ldr	r1, [r7, #4]
 8003562:	4613      	mov	r3, r2
 8003564:	011b      	lsls	r3, r3, #4
 8003566:	1a9b      	subs	r3, r3, r2
 8003568:	009b      	lsls	r3, r3, #2
 800356a:	440b      	add	r3, r1
 800356c:	3344      	adds	r3, #68	@ 0x44
 800356e:	2200      	movs	r2, #0
 8003570:	601a      	str	r2, [r3, #0]
 8003572:	e3df      	b.n	8003d34 <HCD_HC_OUT_IRQHandler+0x944>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	78fa      	ldrb	r2, [r7, #3]
 800357a:	4611      	mov	r1, r2
 800357c:	4618      	mov	r0, r3
 800357e:	f002 ff22 	bl	80063c6 <USB_ReadChInterrupts>
 8003582:	4603      	mov	r3, r0
 8003584:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003588:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800358c:	d111      	bne.n	80035b2 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 800358e:	78fb      	ldrb	r3, [r7, #3]
 8003590:	015a      	lsls	r2, r3, #5
 8003592:	693b      	ldr	r3, [r7, #16]
 8003594:	4413      	add	r3, r2
 8003596:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800359a:	461a      	mov	r2, r3
 800359c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80035a0:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	78fa      	ldrb	r2, [r7, #3]
 80035a8:	4611      	mov	r1, r2
 80035aa:	4618      	mov	r0, r3
 80035ac:	f003 fcaf 	bl	8006f0e <USB_HC_Halt>
 80035b0:	e3c0      	b.n	8003d34 <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	78fa      	ldrb	r2, [r7, #3]
 80035b8:	4611      	mov	r1, r2
 80035ba:	4618      	mov	r0, r3
 80035bc:	f002 ff03 	bl	80063c6 <USB_ReadChInterrupts>
 80035c0:	4603      	mov	r3, r0
 80035c2:	f003 0301 	and.w	r3, r3, #1
 80035c6:	2b01      	cmp	r3, #1
 80035c8:	d168      	bne.n	800369c <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80035ca:	78fa      	ldrb	r2, [r7, #3]
 80035cc:	6879      	ldr	r1, [r7, #4]
 80035ce:	4613      	mov	r3, r2
 80035d0:	011b      	lsls	r3, r3, #4
 80035d2:	1a9b      	subs	r3, r3, r2
 80035d4:	009b      	lsls	r3, r3, #2
 80035d6:	440b      	add	r3, r1
 80035d8:	3344      	adds	r3, #68	@ 0x44
 80035da:	2200      	movs	r2, #0
 80035dc:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	78fa      	ldrb	r2, [r7, #3]
 80035e4:	4611      	mov	r1, r2
 80035e6:	4618      	mov	r0, r3
 80035e8:	f002 feed 	bl	80063c6 <USB_ReadChInterrupts>
 80035ec:	4603      	mov	r3, r0
 80035ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035f2:	2b40      	cmp	r3, #64	@ 0x40
 80035f4:	d112      	bne.n	800361c <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80035f6:	78fa      	ldrb	r2, [r7, #3]
 80035f8:	6879      	ldr	r1, [r7, #4]
 80035fa:	4613      	mov	r3, r2
 80035fc:	011b      	lsls	r3, r3, #4
 80035fe:	1a9b      	subs	r3, r3, r2
 8003600:	009b      	lsls	r3, r3, #2
 8003602:	440b      	add	r3, r1
 8003604:	3319      	adds	r3, #25
 8003606:	2201      	movs	r2, #1
 8003608:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800360a:	78fb      	ldrb	r3, [r7, #3]
 800360c:	015a      	lsls	r2, r3, #5
 800360e:	693b      	ldr	r3, [r7, #16]
 8003610:	4413      	add	r3, r2
 8003612:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003616:	461a      	mov	r2, r3
 8003618:	2340      	movs	r3, #64	@ 0x40
 800361a:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 800361c:	78fa      	ldrb	r2, [r7, #3]
 800361e:	6879      	ldr	r1, [r7, #4]
 8003620:	4613      	mov	r3, r2
 8003622:	011b      	lsls	r3, r3, #4
 8003624:	1a9b      	subs	r3, r3, r2
 8003626:	009b      	lsls	r3, r3, #2
 8003628:	440b      	add	r3, r1
 800362a:	331b      	adds	r3, #27
 800362c:	781b      	ldrb	r3, [r3, #0]
 800362e:	2b00      	cmp	r3, #0
 8003630:	d019      	beq.n	8003666 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003632:	78fa      	ldrb	r2, [r7, #3]
 8003634:	6879      	ldr	r1, [r7, #4]
 8003636:	4613      	mov	r3, r2
 8003638:	011b      	lsls	r3, r3, #4
 800363a:	1a9b      	subs	r3, r3, r2
 800363c:	009b      	lsls	r3, r3, #2
 800363e:	440b      	add	r3, r1
 8003640:	331b      	adds	r3, #27
 8003642:	2200      	movs	r2, #0
 8003644:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003646:	78fb      	ldrb	r3, [r7, #3]
 8003648:	015a      	lsls	r2, r3, #5
 800364a:	693b      	ldr	r3, [r7, #16]
 800364c:	4413      	add	r3, r2
 800364e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003652:	685b      	ldr	r3, [r3, #4]
 8003654:	78fa      	ldrb	r2, [r7, #3]
 8003656:	0151      	lsls	r1, r2, #5
 8003658:	693a      	ldr	r2, [r7, #16]
 800365a:	440a      	add	r2, r1
 800365c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003660:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003664:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8003666:	78fb      	ldrb	r3, [r7, #3]
 8003668:	015a      	lsls	r2, r3, #5
 800366a:	693b      	ldr	r3, [r7, #16]
 800366c:	4413      	add	r3, r2
 800366e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003672:	461a      	mov	r2, r3
 8003674:	2301      	movs	r3, #1
 8003676:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8003678:	78fa      	ldrb	r2, [r7, #3]
 800367a:	6879      	ldr	r1, [r7, #4]
 800367c:	4613      	mov	r3, r2
 800367e:	011b      	lsls	r3, r3, #4
 8003680:	1a9b      	subs	r3, r3, r2
 8003682:	009b      	lsls	r3, r3, #2
 8003684:	440b      	add	r3, r1
 8003686:	334d      	adds	r3, #77	@ 0x4d
 8003688:	2201      	movs	r2, #1
 800368a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	78fa      	ldrb	r2, [r7, #3]
 8003692:	4611      	mov	r1, r2
 8003694:	4618      	mov	r0, r3
 8003696:	f003 fc3a 	bl	8006f0e <USB_HC_Halt>
 800369a:	e34b      	b.n	8003d34 <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	78fa      	ldrb	r2, [r7, #3]
 80036a2:	4611      	mov	r1, r2
 80036a4:	4618      	mov	r0, r3
 80036a6:	f002 fe8e 	bl	80063c6 <USB_ReadChInterrupts>
 80036aa:	4603      	mov	r3, r0
 80036ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036b0:	2b40      	cmp	r3, #64	@ 0x40
 80036b2:	d139      	bne.n	8003728 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 80036b4:	78fa      	ldrb	r2, [r7, #3]
 80036b6:	6879      	ldr	r1, [r7, #4]
 80036b8:	4613      	mov	r3, r2
 80036ba:	011b      	lsls	r3, r3, #4
 80036bc:	1a9b      	subs	r3, r3, r2
 80036be:	009b      	lsls	r3, r3, #2
 80036c0:	440b      	add	r3, r1
 80036c2:	334d      	adds	r3, #77	@ 0x4d
 80036c4:	2205      	movs	r2, #5
 80036c6:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80036c8:	78fa      	ldrb	r2, [r7, #3]
 80036ca:	6879      	ldr	r1, [r7, #4]
 80036cc:	4613      	mov	r3, r2
 80036ce:	011b      	lsls	r3, r3, #4
 80036d0:	1a9b      	subs	r3, r3, r2
 80036d2:	009b      	lsls	r3, r3, #2
 80036d4:	440b      	add	r3, r1
 80036d6:	331a      	adds	r3, #26
 80036d8:	781b      	ldrb	r3, [r3, #0]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d109      	bne.n	80036f2 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80036de:	78fa      	ldrb	r2, [r7, #3]
 80036e0:	6879      	ldr	r1, [r7, #4]
 80036e2:	4613      	mov	r3, r2
 80036e4:	011b      	lsls	r3, r3, #4
 80036e6:	1a9b      	subs	r3, r3, r2
 80036e8:	009b      	lsls	r3, r3, #2
 80036ea:	440b      	add	r3, r1
 80036ec:	3319      	adds	r3, #25
 80036ee:	2201      	movs	r2, #1
 80036f0:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 80036f2:	78fa      	ldrb	r2, [r7, #3]
 80036f4:	6879      	ldr	r1, [r7, #4]
 80036f6:	4613      	mov	r3, r2
 80036f8:	011b      	lsls	r3, r3, #4
 80036fa:	1a9b      	subs	r3, r3, r2
 80036fc:	009b      	lsls	r3, r3, #2
 80036fe:	440b      	add	r3, r1
 8003700:	3344      	adds	r3, #68	@ 0x44
 8003702:	2200      	movs	r2, #0
 8003704:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	78fa      	ldrb	r2, [r7, #3]
 800370c:	4611      	mov	r1, r2
 800370e:	4618      	mov	r0, r3
 8003710:	f003 fbfd 	bl	8006f0e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8003714:	78fb      	ldrb	r3, [r7, #3]
 8003716:	015a      	lsls	r2, r3, #5
 8003718:	693b      	ldr	r3, [r7, #16]
 800371a:	4413      	add	r3, r2
 800371c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003720:	461a      	mov	r2, r3
 8003722:	2340      	movs	r3, #64	@ 0x40
 8003724:	6093      	str	r3, [r2, #8]
 8003726:	e305      	b.n	8003d34 <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	78fa      	ldrb	r2, [r7, #3]
 800372e:	4611      	mov	r1, r2
 8003730:	4618      	mov	r0, r3
 8003732:	f002 fe48 	bl	80063c6 <USB_ReadChInterrupts>
 8003736:	4603      	mov	r3, r0
 8003738:	f003 0308 	and.w	r3, r3, #8
 800373c:	2b08      	cmp	r3, #8
 800373e:	d11a      	bne.n	8003776 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8003740:	78fb      	ldrb	r3, [r7, #3]
 8003742:	015a      	lsls	r2, r3, #5
 8003744:	693b      	ldr	r3, [r7, #16]
 8003746:	4413      	add	r3, r2
 8003748:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800374c:	461a      	mov	r2, r3
 800374e:	2308      	movs	r3, #8
 8003750:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8003752:	78fa      	ldrb	r2, [r7, #3]
 8003754:	6879      	ldr	r1, [r7, #4]
 8003756:	4613      	mov	r3, r2
 8003758:	011b      	lsls	r3, r3, #4
 800375a:	1a9b      	subs	r3, r3, r2
 800375c:	009b      	lsls	r3, r3, #2
 800375e:	440b      	add	r3, r1
 8003760:	334d      	adds	r3, #77	@ 0x4d
 8003762:	2206      	movs	r2, #6
 8003764:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	78fa      	ldrb	r2, [r7, #3]
 800376c:	4611      	mov	r1, r2
 800376e:	4618      	mov	r0, r3
 8003770:	f003 fbcd 	bl	8006f0e <USB_HC_Halt>
 8003774:	e2de      	b.n	8003d34 <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	78fa      	ldrb	r2, [r7, #3]
 800377c:	4611      	mov	r1, r2
 800377e:	4618      	mov	r0, r3
 8003780:	f002 fe21 	bl	80063c6 <USB_ReadChInterrupts>
 8003784:	4603      	mov	r3, r0
 8003786:	f003 0310 	and.w	r3, r3, #16
 800378a:	2b10      	cmp	r3, #16
 800378c:	d144      	bne.n	8003818 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 800378e:	78fa      	ldrb	r2, [r7, #3]
 8003790:	6879      	ldr	r1, [r7, #4]
 8003792:	4613      	mov	r3, r2
 8003794:	011b      	lsls	r3, r3, #4
 8003796:	1a9b      	subs	r3, r3, r2
 8003798:	009b      	lsls	r3, r3, #2
 800379a:	440b      	add	r3, r1
 800379c:	3344      	adds	r3, #68	@ 0x44
 800379e:	2200      	movs	r2, #0
 80037a0:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 80037a2:	78fa      	ldrb	r2, [r7, #3]
 80037a4:	6879      	ldr	r1, [r7, #4]
 80037a6:	4613      	mov	r3, r2
 80037a8:	011b      	lsls	r3, r3, #4
 80037aa:	1a9b      	subs	r3, r3, r2
 80037ac:	009b      	lsls	r3, r3, #2
 80037ae:	440b      	add	r3, r1
 80037b0:	334d      	adds	r3, #77	@ 0x4d
 80037b2:	2204      	movs	r2, #4
 80037b4:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 80037b6:	78fa      	ldrb	r2, [r7, #3]
 80037b8:	6879      	ldr	r1, [r7, #4]
 80037ba:	4613      	mov	r3, r2
 80037bc:	011b      	lsls	r3, r3, #4
 80037be:	1a9b      	subs	r3, r3, r2
 80037c0:	009b      	lsls	r3, r3, #2
 80037c2:	440b      	add	r3, r1
 80037c4:	3319      	adds	r3, #25
 80037c6:	781b      	ldrb	r3, [r3, #0]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d114      	bne.n	80037f6 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 80037cc:	78fa      	ldrb	r2, [r7, #3]
 80037ce:	6879      	ldr	r1, [r7, #4]
 80037d0:	4613      	mov	r3, r2
 80037d2:	011b      	lsls	r3, r3, #4
 80037d4:	1a9b      	subs	r3, r3, r2
 80037d6:	009b      	lsls	r3, r3, #2
 80037d8:	440b      	add	r3, r1
 80037da:	3318      	adds	r3, #24
 80037dc:	781b      	ldrb	r3, [r3, #0]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d109      	bne.n	80037f6 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 80037e2:	78fa      	ldrb	r2, [r7, #3]
 80037e4:	6879      	ldr	r1, [r7, #4]
 80037e6:	4613      	mov	r3, r2
 80037e8:	011b      	lsls	r3, r3, #4
 80037ea:	1a9b      	subs	r3, r3, r2
 80037ec:	009b      	lsls	r3, r3, #2
 80037ee:	440b      	add	r3, r1
 80037f0:	3319      	adds	r3, #25
 80037f2:	2201      	movs	r2, #1
 80037f4:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	78fa      	ldrb	r2, [r7, #3]
 80037fc:	4611      	mov	r1, r2
 80037fe:	4618      	mov	r0, r3
 8003800:	f003 fb85 	bl	8006f0e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003804:	78fb      	ldrb	r3, [r7, #3]
 8003806:	015a      	lsls	r2, r3, #5
 8003808:	693b      	ldr	r3, [r7, #16]
 800380a:	4413      	add	r3, r2
 800380c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003810:	461a      	mov	r2, r3
 8003812:	2310      	movs	r3, #16
 8003814:	6093      	str	r3, [r2, #8]
 8003816:	e28d      	b.n	8003d34 <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	78fa      	ldrb	r2, [r7, #3]
 800381e:	4611      	mov	r1, r2
 8003820:	4618      	mov	r0, r3
 8003822:	f002 fdd0 	bl	80063c6 <USB_ReadChInterrupts>
 8003826:	4603      	mov	r3, r0
 8003828:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800382c:	2b80      	cmp	r3, #128	@ 0x80
 800382e:	d169      	bne.n	8003904 <HCD_HC_OUT_IRQHandler+0x514>
  {
    if (hhcd->Init.dma_enable == 0U)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	799b      	ldrb	r3, [r3, #6]
 8003834:	2b00      	cmp	r3, #0
 8003836:	d111      	bne.n	800385c <HCD_HC_OUT_IRQHandler+0x46c>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8003838:	78fa      	ldrb	r2, [r7, #3]
 800383a:	6879      	ldr	r1, [r7, #4]
 800383c:	4613      	mov	r3, r2
 800383e:	011b      	lsls	r3, r3, #4
 8003840:	1a9b      	subs	r3, r3, r2
 8003842:	009b      	lsls	r3, r3, #2
 8003844:	440b      	add	r3, r1
 8003846:	334d      	adds	r3, #77	@ 0x4d
 8003848:	2207      	movs	r2, #7
 800384a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	78fa      	ldrb	r2, [r7, #3]
 8003852:	4611      	mov	r1, r2
 8003854:	4618      	mov	r0, r3
 8003856:	f003 fb5a 	bl	8006f0e <USB_HC_Halt>
 800385a:	e049      	b.n	80038f0 <HCD_HC_OUT_IRQHandler+0x500>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 800385c:	78fa      	ldrb	r2, [r7, #3]
 800385e:	6879      	ldr	r1, [r7, #4]
 8003860:	4613      	mov	r3, r2
 8003862:	011b      	lsls	r3, r3, #4
 8003864:	1a9b      	subs	r3, r3, r2
 8003866:	009b      	lsls	r3, r3, #2
 8003868:	440b      	add	r3, r1
 800386a:	3344      	adds	r3, #68	@ 0x44
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	1c59      	adds	r1, r3, #1
 8003870:	6878      	ldr	r0, [r7, #4]
 8003872:	4613      	mov	r3, r2
 8003874:	011b      	lsls	r3, r3, #4
 8003876:	1a9b      	subs	r3, r3, r2
 8003878:	009b      	lsls	r3, r3, #2
 800387a:	4403      	add	r3, r0
 800387c:	3344      	adds	r3, #68	@ 0x44
 800387e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003880:	78fa      	ldrb	r2, [r7, #3]
 8003882:	6879      	ldr	r1, [r7, #4]
 8003884:	4613      	mov	r3, r2
 8003886:	011b      	lsls	r3, r3, #4
 8003888:	1a9b      	subs	r3, r3, r2
 800388a:	009b      	lsls	r3, r3, #2
 800388c:	440b      	add	r3, r1
 800388e:	3344      	adds	r3, #68	@ 0x44
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	2b02      	cmp	r3, #2
 8003894:	d922      	bls.n	80038dc <HCD_HC_OUT_IRQHandler+0x4ec>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003896:	78fa      	ldrb	r2, [r7, #3]
 8003898:	6879      	ldr	r1, [r7, #4]
 800389a:	4613      	mov	r3, r2
 800389c:	011b      	lsls	r3, r3, #4
 800389e:	1a9b      	subs	r3, r3, r2
 80038a0:	009b      	lsls	r3, r3, #2
 80038a2:	440b      	add	r3, r1
 80038a4:	3344      	adds	r3, #68	@ 0x44
 80038a6:	2200      	movs	r2, #0
 80038a8:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80038aa:	78fa      	ldrb	r2, [r7, #3]
 80038ac:	6879      	ldr	r1, [r7, #4]
 80038ae:	4613      	mov	r3, r2
 80038b0:	011b      	lsls	r3, r3, #4
 80038b2:	1a9b      	subs	r3, r3, r2
 80038b4:	009b      	lsls	r3, r3, #2
 80038b6:	440b      	add	r3, r1
 80038b8:	334c      	adds	r3, #76	@ 0x4c
 80038ba:	2204      	movs	r2, #4
 80038bc:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80038be:	78fa      	ldrb	r2, [r7, #3]
 80038c0:	6879      	ldr	r1, [r7, #4]
 80038c2:	4613      	mov	r3, r2
 80038c4:	011b      	lsls	r3, r3, #4
 80038c6:	1a9b      	subs	r3, r3, r2
 80038c8:	009b      	lsls	r3, r3, #2
 80038ca:	440b      	add	r3, r1
 80038cc:	334c      	adds	r3, #76	@ 0x4c
 80038ce:	781a      	ldrb	r2, [r3, #0]
 80038d0:	78fb      	ldrb	r3, [r7, #3]
 80038d2:	4619      	mov	r1, r3
 80038d4:	6878      	ldr	r0, [r7, #4]
 80038d6:	f009 feb1 	bl	800d63c <HAL_HCD_HC_NotifyURBChange_Callback>
 80038da:	e009      	b.n	80038f0 <HCD_HC_OUT_IRQHandler+0x500>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80038dc:	78fa      	ldrb	r2, [r7, #3]
 80038de:	6879      	ldr	r1, [r7, #4]
 80038e0:	4613      	mov	r3, r2
 80038e2:	011b      	lsls	r3, r3, #4
 80038e4:	1a9b      	subs	r3, r3, r2
 80038e6:	009b      	lsls	r3, r3, #2
 80038e8:	440b      	add	r3, r1
 80038ea:	334c      	adds	r3, #76	@ 0x4c
 80038ec:	2202      	movs	r2, #2
 80038ee:	701a      	strb	r2, [r3, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80038f0:	78fb      	ldrb	r3, [r7, #3]
 80038f2:	015a      	lsls	r2, r3, #5
 80038f4:	693b      	ldr	r3, [r7, #16]
 80038f6:	4413      	add	r3, r2
 80038f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80038fc:	461a      	mov	r2, r3
 80038fe:	2380      	movs	r3, #128	@ 0x80
 8003900:	6093      	str	r3, [r2, #8]
 8003902:	e217      	b.n	8003d34 <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	78fa      	ldrb	r2, [r7, #3]
 800390a:	4611      	mov	r1, r2
 800390c:	4618      	mov	r0, r3
 800390e:	f002 fd5a 	bl	80063c6 <USB_ReadChInterrupts>
 8003912:	4603      	mov	r3, r0
 8003914:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003918:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800391c:	d11b      	bne.n	8003956 <HCD_HC_OUT_IRQHandler+0x566>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800391e:	78fa      	ldrb	r2, [r7, #3]
 8003920:	6879      	ldr	r1, [r7, #4]
 8003922:	4613      	mov	r3, r2
 8003924:	011b      	lsls	r3, r3, #4
 8003926:	1a9b      	subs	r3, r3, r2
 8003928:	009b      	lsls	r3, r3, #2
 800392a:	440b      	add	r3, r1
 800392c:	334d      	adds	r3, #77	@ 0x4d
 800392e:	2209      	movs	r2, #9
 8003930:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	78fa      	ldrb	r2, [r7, #3]
 8003938:	4611      	mov	r1, r2
 800393a:	4618      	mov	r0, r3
 800393c:	f003 fae7 	bl	8006f0e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8003940:	78fb      	ldrb	r3, [r7, #3]
 8003942:	015a      	lsls	r2, r3, #5
 8003944:	693b      	ldr	r3, [r7, #16]
 8003946:	4413      	add	r3, r2
 8003948:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800394c:	461a      	mov	r2, r3
 800394e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003952:	6093      	str	r3, [r2, #8]
 8003954:	e1ee      	b.n	8003d34 <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	78fa      	ldrb	r2, [r7, #3]
 800395c:	4611      	mov	r1, r2
 800395e:	4618      	mov	r0, r3
 8003960:	f002 fd31 	bl	80063c6 <USB_ReadChInterrupts>
 8003964:	4603      	mov	r3, r0
 8003966:	f003 0302 	and.w	r3, r3, #2
 800396a:	2b02      	cmp	r3, #2
 800396c:	f040 81df 	bne.w	8003d2e <HCD_HC_OUT_IRQHandler+0x93e>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8003970:	78fb      	ldrb	r3, [r7, #3]
 8003972:	015a      	lsls	r2, r3, #5
 8003974:	693b      	ldr	r3, [r7, #16]
 8003976:	4413      	add	r3, r2
 8003978:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800397c:	461a      	mov	r2, r3
 800397e:	2302      	movs	r3, #2
 8003980:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8003982:	78fa      	ldrb	r2, [r7, #3]
 8003984:	6879      	ldr	r1, [r7, #4]
 8003986:	4613      	mov	r3, r2
 8003988:	011b      	lsls	r3, r3, #4
 800398a:	1a9b      	subs	r3, r3, r2
 800398c:	009b      	lsls	r3, r3, #2
 800398e:	440b      	add	r3, r1
 8003990:	334d      	adds	r3, #77	@ 0x4d
 8003992:	781b      	ldrb	r3, [r3, #0]
 8003994:	2b01      	cmp	r3, #1
 8003996:	f040 8093 	bne.w	8003ac0 <HCD_HC_OUT_IRQHandler+0x6d0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800399a:	78fa      	ldrb	r2, [r7, #3]
 800399c:	6879      	ldr	r1, [r7, #4]
 800399e:	4613      	mov	r3, r2
 80039a0:	011b      	lsls	r3, r3, #4
 80039a2:	1a9b      	subs	r3, r3, r2
 80039a4:	009b      	lsls	r3, r3, #2
 80039a6:	440b      	add	r3, r1
 80039a8:	334d      	adds	r3, #77	@ 0x4d
 80039aa:	2202      	movs	r2, #2
 80039ac:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80039ae:	78fa      	ldrb	r2, [r7, #3]
 80039b0:	6879      	ldr	r1, [r7, #4]
 80039b2:	4613      	mov	r3, r2
 80039b4:	011b      	lsls	r3, r3, #4
 80039b6:	1a9b      	subs	r3, r3, r2
 80039b8:	009b      	lsls	r3, r3, #2
 80039ba:	440b      	add	r3, r1
 80039bc:	334c      	adds	r3, #76	@ 0x4c
 80039be:	2201      	movs	r2, #1
 80039c0:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80039c2:	78fa      	ldrb	r2, [r7, #3]
 80039c4:	6879      	ldr	r1, [r7, #4]
 80039c6:	4613      	mov	r3, r2
 80039c8:	011b      	lsls	r3, r3, #4
 80039ca:	1a9b      	subs	r3, r3, r2
 80039cc:	009b      	lsls	r3, r3, #2
 80039ce:	440b      	add	r3, r1
 80039d0:	3326      	adds	r3, #38	@ 0x26
 80039d2:	781b      	ldrb	r3, [r3, #0]
 80039d4:	2b02      	cmp	r3, #2
 80039d6:	d00b      	beq.n	80039f0 <HCD_HC_OUT_IRQHandler+0x600>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 80039d8:	78fa      	ldrb	r2, [r7, #3]
 80039da:	6879      	ldr	r1, [r7, #4]
 80039dc:	4613      	mov	r3, r2
 80039de:	011b      	lsls	r3, r3, #4
 80039e0:	1a9b      	subs	r3, r3, r2
 80039e2:	009b      	lsls	r3, r3, #2
 80039e4:	440b      	add	r3, r1
 80039e6:	3326      	adds	r3, #38	@ 0x26
 80039e8:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80039ea:	2b03      	cmp	r3, #3
 80039ec:	f040 8190 	bne.w	8003d10 <HCD_HC_OUT_IRQHandler+0x920>
      {
        if (hhcd->Init.dma_enable == 0U)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	799b      	ldrb	r3, [r3, #6]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d115      	bne.n	8003a24 <HCD_HC_OUT_IRQHandler+0x634>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 80039f8:	78fa      	ldrb	r2, [r7, #3]
 80039fa:	6879      	ldr	r1, [r7, #4]
 80039fc:	4613      	mov	r3, r2
 80039fe:	011b      	lsls	r3, r3, #4
 8003a00:	1a9b      	subs	r3, r3, r2
 8003a02:	009b      	lsls	r3, r3, #2
 8003a04:	440b      	add	r3, r1
 8003a06:	333d      	adds	r3, #61	@ 0x3d
 8003a08:	781b      	ldrb	r3, [r3, #0]
 8003a0a:	78fa      	ldrb	r2, [r7, #3]
 8003a0c:	f083 0301 	eor.w	r3, r3, #1
 8003a10:	b2d8      	uxtb	r0, r3
 8003a12:	6879      	ldr	r1, [r7, #4]
 8003a14:	4613      	mov	r3, r2
 8003a16:	011b      	lsls	r3, r3, #4
 8003a18:	1a9b      	subs	r3, r3, r2
 8003a1a:	009b      	lsls	r3, r3, #2
 8003a1c:	440b      	add	r3, r1
 8003a1e:	333d      	adds	r3, #61	@ 0x3d
 8003a20:	4602      	mov	r2, r0
 8003a22:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	799b      	ldrb	r3, [r3, #6]
 8003a28:	2b01      	cmp	r3, #1
 8003a2a:	f040 8171 	bne.w	8003d10 <HCD_HC_OUT_IRQHandler+0x920>
 8003a2e:	78fa      	ldrb	r2, [r7, #3]
 8003a30:	6879      	ldr	r1, [r7, #4]
 8003a32:	4613      	mov	r3, r2
 8003a34:	011b      	lsls	r3, r3, #4
 8003a36:	1a9b      	subs	r3, r3, r2
 8003a38:	009b      	lsls	r3, r3, #2
 8003a3a:	440b      	add	r3, r1
 8003a3c:	3334      	adds	r3, #52	@ 0x34
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	f000 8165 	beq.w	8003d10 <HCD_HC_OUT_IRQHandler+0x920>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8003a46:	78fa      	ldrb	r2, [r7, #3]
 8003a48:	6879      	ldr	r1, [r7, #4]
 8003a4a:	4613      	mov	r3, r2
 8003a4c:	011b      	lsls	r3, r3, #4
 8003a4e:	1a9b      	subs	r3, r3, r2
 8003a50:	009b      	lsls	r3, r3, #2
 8003a52:	440b      	add	r3, r1
 8003a54:	3334      	adds	r3, #52	@ 0x34
 8003a56:	6819      	ldr	r1, [r3, #0]
 8003a58:	78fa      	ldrb	r2, [r7, #3]
 8003a5a:	6878      	ldr	r0, [r7, #4]
 8003a5c:	4613      	mov	r3, r2
 8003a5e:	011b      	lsls	r3, r3, #4
 8003a60:	1a9b      	subs	r3, r3, r2
 8003a62:	009b      	lsls	r3, r3, #2
 8003a64:	4403      	add	r3, r0
 8003a66:	3328      	adds	r3, #40	@ 0x28
 8003a68:	881b      	ldrh	r3, [r3, #0]
 8003a6a:	440b      	add	r3, r1
 8003a6c:	1e59      	subs	r1, r3, #1
 8003a6e:	78fa      	ldrb	r2, [r7, #3]
 8003a70:	6878      	ldr	r0, [r7, #4]
 8003a72:	4613      	mov	r3, r2
 8003a74:	011b      	lsls	r3, r3, #4
 8003a76:	1a9b      	subs	r3, r3, r2
 8003a78:	009b      	lsls	r3, r3, #2
 8003a7a:	4403      	add	r3, r0
 8003a7c:	3328      	adds	r3, #40	@ 0x28
 8003a7e:	881b      	ldrh	r3, [r3, #0]
 8003a80:	fbb1 f3f3 	udiv	r3, r1, r3
 8003a84:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8003a86:	68bb      	ldr	r3, [r7, #8]
 8003a88:	f003 0301 	and.w	r3, r3, #1
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	f000 813f 	beq.w	8003d10 <HCD_HC_OUT_IRQHandler+0x920>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8003a92:	78fa      	ldrb	r2, [r7, #3]
 8003a94:	6879      	ldr	r1, [r7, #4]
 8003a96:	4613      	mov	r3, r2
 8003a98:	011b      	lsls	r3, r3, #4
 8003a9a:	1a9b      	subs	r3, r3, r2
 8003a9c:	009b      	lsls	r3, r3, #2
 8003a9e:	440b      	add	r3, r1
 8003aa0:	333d      	adds	r3, #61	@ 0x3d
 8003aa2:	781b      	ldrb	r3, [r3, #0]
 8003aa4:	78fa      	ldrb	r2, [r7, #3]
 8003aa6:	f083 0301 	eor.w	r3, r3, #1
 8003aaa:	b2d8      	uxtb	r0, r3
 8003aac:	6879      	ldr	r1, [r7, #4]
 8003aae:	4613      	mov	r3, r2
 8003ab0:	011b      	lsls	r3, r3, #4
 8003ab2:	1a9b      	subs	r3, r3, r2
 8003ab4:	009b      	lsls	r3, r3, #2
 8003ab6:	440b      	add	r3, r1
 8003ab8:	333d      	adds	r3, #61	@ 0x3d
 8003aba:	4602      	mov	r2, r0
 8003abc:	701a      	strb	r2, [r3, #0]
 8003abe:	e127      	b.n	8003d10 <HCD_HC_OUT_IRQHandler+0x920>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8003ac0:	78fa      	ldrb	r2, [r7, #3]
 8003ac2:	6879      	ldr	r1, [r7, #4]
 8003ac4:	4613      	mov	r3, r2
 8003ac6:	011b      	lsls	r3, r3, #4
 8003ac8:	1a9b      	subs	r3, r3, r2
 8003aca:	009b      	lsls	r3, r3, #2
 8003acc:	440b      	add	r3, r1
 8003ace:	334d      	adds	r3, #77	@ 0x4d
 8003ad0:	781b      	ldrb	r3, [r3, #0]
 8003ad2:	2b03      	cmp	r3, #3
 8003ad4:	d120      	bne.n	8003b18 <HCD_HC_OUT_IRQHandler+0x728>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003ad6:	78fa      	ldrb	r2, [r7, #3]
 8003ad8:	6879      	ldr	r1, [r7, #4]
 8003ada:	4613      	mov	r3, r2
 8003adc:	011b      	lsls	r3, r3, #4
 8003ade:	1a9b      	subs	r3, r3, r2
 8003ae0:	009b      	lsls	r3, r3, #2
 8003ae2:	440b      	add	r3, r1
 8003ae4:	334d      	adds	r3, #77	@ 0x4d
 8003ae6:	2202      	movs	r2, #2
 8003ae8:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003aea:	78fa      	ldrb	r2, [r7, #3]
 8003aec:	6879      	ldr	r1, [r7, #4]
 8003aee:	4613      	mov	r3, r2
 8003af0:	011b      	lsls	r3, r3, #4
 8003af2:	1a9b      	subs	r3, r3, r2
 8003af4:	009b      	lsls	r3, r3, #2
 8003af6:	440b      	add	r3, r1
 8003af8:	331b      	adds	r3, #27
 8003afa:	781b      	ldrb	r3, [r3, #0]
 8003afc:	2b01      	cmp	r3, #1
 8003afe:	f040 8107 	bne.w	8003d10 <HCD_HC_OUT_IRQHandler+0x920>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003b02:	78fa      	ldrb	r2, [r7, #3]
 8003b04:	6879      	ldr	r1, [r7, #4]
 8003b06:	4613      	mov	r3, r2
 8003b08:	011b      	lsls	r3, r3, #4
 8003b0a:	1a9b      	subs	r3, r3, r2
 8003b0c:	009b      	lsls	r3, r3, #2
 8003b0e:	440b      	add	r3, r1
 8003b10:	334c      	adds	r3, #76	@ 0x4c
 8003b12:	2202      	movs	r2, #2
 8003b14:	701a      	strb	r2, [r3, #0]
 8003b16:	e0fb      	b.n	8003d10 <HCD_HC_OUT_IRQHandler+0x920>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8003b18:	78fa      	ldrb	r2, [r7, #3]
 8003b1a:	6879      	ldr	r1, [r7, #4]
 8003b1c:	4613      	mov	r3, r2
 8003b1e:	011b      	lsls	r3, r3, #4
 8003b20:	1a9b      	subs	r3, r3, r2
 8003b22:	009b      	lsls	r3, r3, #2
 8003b24:	440b      	add	r3, r1
 8003b26:	334d      	adds	r3, #77	@ 0x4d
 8003b28:	781b      	ldrb	r3, [r3, #0]
 8003b2a:	2b04      	cmp	r3, #4
 8003b2c:	d13a      	bne.n	8003ba4 <HCD_HC_OUT_IRQHandler+0x7b4>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003b2e:	78fa      	ldrb	r2, [r7, #3]
 8003b30:	6879      	ldr	r1, [r7, #4]
 8003b32:	4613      	mov	r3, r2
 8003b34:	011b      	lsls	r3, r3, #4
 8003b36:	1a9b      	subs	r3, r3, r2
 8003b38:	009b      	lsls	r3, r3, #2
 8003b3a:	440b      	add	r3, r1
 8003b3c:	334d      	adds	r3, #77	@ 0x4d
 8003b3e:	2202      	movs	r2, #2
 8003b40:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003b42:	78fa      	ldrb	r2, [r7, #3]
 8003b44:	6879      	ldr	r1, [r7, #4]
 8003b46:	4613      	mov	r3, r2
 8003b48:	011b      	lsls	r3, r3, #4
 8003b4a:	1a9b      	subs	r3, r3, r2
 8003b4c:	009b      	lsls	r3, r3, #2
 8003b4e:	440b      	add	r3, r1
 8003b50:	334c      	adds	r3, #76	@ 0x4c
 8003b52:	2202      	movs	r2, #2
 8003b54:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003b56:	78fa      	ldrb	r2, [r7, #3]
 8003b58:	6879      	ldr	r1, [r7, #4]
 8003b5a:	4613      	mov	r3, r2
 8003b5c:	011b      	lsls	r3, r3, #4
 8003b5e:	1a9b      	subs	r3, r3, r2
 8003b60:	009b      	lsls	r3, r3, #2
 8003b62:	440b      	add	r3, r1
 8003b64:	331b      	adds	r3, #27
 8003b66:	781b      	ldrb	r3, [r3, #0]
 8003b68:	2b01      	cmp	r3, #1
 8003b6a:	f040 80d1 	bne.w	8003d10 <HCD_HC_OUT_IRQHandler+0x920>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8003b6e:	78fa      	ldrb	r2, [r7, #3]
 8003b70:	6879      	ldr	r1, [r7, #4]
 8003b72:	4613      	mov	r3, r2
 8003b74:	011b      	lsls	r3, r3, #4
 8003b76:	1a9b      	subs	r3, r3, r2
 8003b78:	009b      	lsls	r3, r3, #2
 8003b7a:	440b      	add	r3, r1
 8003b7c:	331b      	adds	r3, #27
 8003b7e:	2200      	movs	r2, #0
 8003b80:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003b82:	78fb      	ldrb	r3, [r7, #3]
 8003b84:	015a      	lsls	r2, r3, #5
 8003b86:	693b      	ldr	r3, [r7, #16]
 8003b88:	4413      	add	r3, r2
 8003b8a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	78fa      	ldrb	r2, [r7, #3]
 8003b92:	0151      	lsls	r1, r2, #5
 8003b94:	693a      	ldr	r2, [r7, #16]
 8003b96:	440a      	add	r2, r1
 8003b98:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003b9c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ba0:	6053      	str	r3, [r2, #4]
 8003ba2:	e0b5      	b.n	8003d10 <HCD_HC_OUT_IRQHandler+0x920>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8003ba4:	78fa      	ldrb	r2, [r7, #3]
 8003ba6:	6879      	ldr	r1, [r7, #4]
 8003ba8:	4613      	mov	r3, r2
 8003baa:	011b      	lsls	r3, r3, #4
 8003bac:	1a9b      	subs	r3, r3, r2
 8003bae:	009b      	lsls	r3, r3, #2
 8003bb0:	440b      	add	r3, r1
 8003bb2:	334d      	adds	r3, #77	@ 0x4d
 8003bb4:	781b      	ldrb	r3, [r3, #0]
 8003bb6:	2b05      	cmp	r3, #5
 8003bb8:	d114      	bne.n	8003be4 <HCD_HC_OUT_IRQHandler+0x7f4>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003bba:	78fa      	ldrb	r2, [r7, #3]
 8003bbc:	6879      	ldr	r1, [r7, #4]
 8003bbe:	4613      	mov	r3, r2
 8003bc0:	011b      	lsls	r3, r3, #4
 8003bc2:	1a9b      	subs	r3, r3, r2
 8003bc4:	009b      	lsls	r3, r3, #2
 8003bc6:	440b      	add	r3, r1
 8003bc8:	334d      	adds	r3, #77	@ 0x4d
 8003bca:	2202      	movs	r2, #2
 8003bcc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8003bce:	78fa      	ldrb	r2, [r7, #3]
 8003bd0:	6879      	ldr	r1, [r7, #4]
 8003bd2:	4613      	mov	r3, r2
 8003bd4:	011b      	lsls	r3, r3, #4
 8003bd6:	1a9b      	subs	r3, r3, r2
 8003bd8:	009b      	lsls	r3, r3, #2
 8003bda:	440b      	add	r3, r1
 8003bdc:	334c      	adds	r3, #76	@ 0x4c
 8003bde:	2202      	movs	r2, #2
 8003be0:	701a      	strb	r2, [r3, #0]
 8003be2:	e095      	b.n	8003d10 <HCD_HC_OUT_IRQHandler+0x920>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8003be4:	78fa      	ldrb	r2, [r7, #3]
 8003be6:	6879      	ldr	r1, [r7, #4]
 8003be8:	4613      	mov	r3, r2
 8003bea:	011b      	lsls	r3, r3, #4
 8003bec:	1a9b      	subs	r3, r3, r2
 8003bee:	009b      	lsls	r3, r3, #2
 8003bf0:	440b      	add	r3, r1
 8003bf2:	334d      	adds	r3, #77	@ 0x4d
 8003bf4:	781b      	ldrb	r3, [r3, #0]
 8003bf6:	2b06      	cmp	r3, #6
 8003bf8:	d114      	bne.n	8003c24 <HCD_HC_OUT_IRQHandler+0x834>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003bfa:	78fa      	ldrb	r2, [r7, #3]
 8003bfc:	6879      	ldr	r1, [r7, #4]
 8003bfe:	4613      	mov	r3, r2
 8003c00:	011b      	lsls	r3, r3, #4
 8003c02:	1a9b      	subs	r3, r3, r2
 8003c04:	009b      	lsls	r3, r3, #2
 8003c06:	440b      	add	r3, r1
 8003c08:	334d      	adds	r3, #77	@ 0x4d
 8003c0a:	2202      	movs	r2, #2
 8003c0c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8003c0e:	78fa      	ldrb	r2, [r7, #3]
 8003c10:	6879      	ldr	r1, [r7, #4]
 8003c12:	4613      	mov	r3, r2
 8003c14:	011b      	lsls	r3, r3, #4
 8003c16:	1a9b      	subs	r3, r3, r2
 8003c18:	009b      	lsls	r3, r3, #2
 8003c1a:	440b      	add	r3, r1
 8003c1c:	334c      	adds	r3, #76	@ 0x4c
 8003c1e:	2205      	movs	r2, #5
 8003c20:	701a      	strb	r2, [r3, #0]
 8003c22:	e075      	b.n	8003d10 <HCD_HC_OUT_IRQHandler+0x920>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003c24:	78fa      	ldrb	r2, [r7, #3]
 8003c26:	6879      	ldr	r1, [r7, #4]
 8003c28:	4613      	mov	r3, r2
 8003c2a:	011b      	lsls	r3, r3, #4
 8003c2c:	1a9b      	subs	r3, r3, r2
 8003c2e:	009b      	lsls	r3, r3, #2
 8003c30:	440b      	add	r3, r1
 8003c32:	334d      	adds	r3, #77	@ 0x4d
 8003c34:	781b      	ldrb	r3, [r3, #0]
 8003c36:	2b07      	cmp	r3, #7
 8003c38:	d00a      	beq.n	8003c50 <HCD_HC_OUT_IRQHandler+0x860>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8003c3a:	78fa      	ldrb	r2, [r7, #3]
 8003c3c:	6879      	ldr	r1, [r7, #4]
 8003c3e:	4613      	mov	r3, r2
 8003c40:	011b      	lsls	r3, r3, #4
 8003c42:	1a9b      	subs	r3, r3, r2
 8003c44:	009b      	lsls	r3, r3, #2
 8003c46:	440b      	add	r3, r1
 8003c48:	334d      	adds	r3, #77	@ 0x4d
 8003c4a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003c4c:	2b09      	cmp	r3, #9
 8003c4e:	d170      	bne.n	8003d32 <HCD_HC_OUT_IRQHandler+0x942>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003c50:	78fa      	ldrb	r2, [r7, #3]
 8003c52:	6879      	ldr	r1, [r7, #4]
 8003c54:	4613      	mov	r3, r2
 8003c56:	011b      	lsls	r3, r3, #4
 8003c58:	1a9b      	subs	r3, r3, r2
 8003c5a:	009b      	lsls	r3, r3, #2
 8003c5c:	440b      	add	r3, r1
 8003c5e:	334d      	adds	r3, #77	@ 0x4d
 8003c60:	2202      	movs	r2, #2
 8003c62:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003c64:	78fa      	ldrb	r2, [r7, #3]
 8003c66:	6879      	ldr	r1, [r7, #4]
 8003c68:	4613      	mov	r3, r2
 8003c6a:	011b      	lsls	r3, r3, #4
 8003c6c:	1a9b      	subs	r3, r3, r2
 8003c6e:	009b      	lsls	r3, r3, #2
 8003c70:	440b      	add	r3, r1
 8003c72:	3344      	adds	r3, #68	@ 0x44
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	1c59      	adds	r1, r3, #1
 8003c78:	6878      	ldr	r0, [r7, #4]
 8003c7a:	4613      	mov	r3, r2
 8003c7c:	011b      	lsls	r3, r3, #4
 8003c7e:	1a9b      	subs	r3, r3, r2
 8003c80:	009b      	lsls	r3, r3, #2
 8003c82:	4403      	add	r3, r0
 8003c84:	3344      	adds	r3, #68	@ 0x44
 8003c86:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003c88:	78fa      	ldrb	r2, [r7, #3]
 8003c8a:	6879      	ldr	r1, [r7, #4]
 8003c8c:	4613      	mov	r3, r2
 8003c8e:	011b      	lsls	r3, r3, #4
 8003c90:	1a9b      	subs	r3, r3, r2
 8003c92:	009b      	lsls	r3, r3, #2
 8003c94:	440b      	add	r3, r1
 8003c96:	3344      	adds	r3, #68	@ 0x44
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	2b02      	cmp	r3, #2
 8003c9c:	d914      	bls.n	8003cc8 <HCD_HC_OUT_IRQHandler+0x8d8>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003c9e:	78fa      	ldrb	r2, [r7, #3]
 8003ca0:	6879      	ldr	r1, [r7, #4]
 8003ca2:	4613      	mov	r3, r2
 8003ca4:	011b      	lsls	r3, r3, #4
 8003ca6:	1a9b      	subs	r3, r3, r2
 8003ca8:	009b      	lsls	r3, r3, #2
 8003caa:	440b      	add	r3, r1
 8003cac:	3344      	adds	r3, #68	@ 0x44
 8003cae:	2200      	movs	r2, #0
 8003cb0:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003cb2:	78fa      	ldrb	r2, [r7, #3]
 8003cb4:	6879      	ldr	r1, [r7, #4]
 8003cb6:	4613      	mov	r3, r2
 8003cb8:	011b      	lsls	r3, r3, #4
 8003cba:	1a9b      	subs	r3, r3, r2
 8003cbc:	009b      	lsls	r3, r3, #2
 8003cbe:	440b      	add	r3, r1
 8003cc0:	334c      	adds	r3, #76	@ 0x4c
 8003cc2:	2204      	movs	r2, #4
 8003cc4:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003cc6:	e022      	b.n	8003d0e <HCD_HC_OUT_IRQHandler+0x91e>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003cc8:	78fa      	ldrb	r2, [r7, #3]
 8003cca:	6879      	ldr	r1, [r7, #4]
 8003ccc:	4613      	mov	r3, r2
 8003cce:	011b      	lsls	r3, r3, #4
 8003cd0:	1a9b      	subs	r3, r3, r2
 8003cd2:	009b      	lsls	r3, r3, #2
 8003cd4:	440b      	add	r3, r1
 8003cd6:	334c      	adds	r3, #76	@ 0x4c
 8003cd8:	2202      	movs	r2, #2
 8003cda:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003cdc:	78fb      	ldrb	r3, [r7, #3]
 8003cde:	015a      	lsls	r2, r3, #5
 8003ce0:	693b      	ldr	r3, [r7, #16]
 8003ce2:	4413      	add	r3, r2
 8003ce4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003cf2:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003cfa:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003cfc:	78fb      	ldrb	r3, [r7, #3]
 8003cfe:	015a      	lsls	r2, r3, #5
 8003d00:	693b      	ldr	r3, [r7, #16]
 8003d02:	4413      	add	r3, r2
 8003d04:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d08:	461a      	mov	r2, r3
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003d0e:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003d10:	78fa      	ldrb	r2, [r7, #3]
 8003d12:	6879      	ldr	r1, [r7, #4]
 8003d14:	4613      	mov	r3, r2
 8003d16:	011b      	lsls	r3, r3, #4
 8003d18:	1a9b      	subs	r3, r3, r2
 8003d1a:	009b      	lsls	r3, r3, #2
 8003d1c:	440b      	add	r3, r1
 8003d1e:	334c      	adds	r3, #76	@ 0x4c
 8003d20:	781a      	ldrb	r2, [r3, #0]
 8003d22:	78fb      	ldrb	r3, [r7, #3]
 8003d24:	4619      	mov	r1, r3
 8003d26:	6878      	ldr	r0, [r7, #4]
 8003d28:	f009 fc88 	bl	800d63c <HAL_HCD_HC_NotifyURBChange_Callback>
 8003d2c:	e002      	b.n	8003d34 <HCD_HC_OUT_IRQHandler+0x944>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8003d2e:	bf00      	nop
 8003d30:	e000      	b.n	8003d34 <HCD_HC_OUT_IRQHandler+0x944>
      return;
 8003d32:	bf00      	nop
  }
}
 8003d34:	3718      	adds	r7, #24
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bd80      	pop	{r7, pc}

08003d3a <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003d3a:	b580      	push	{r7, lr}
 8003d3c:	b08a      	sub	sp, #40	@ 0x28
 8003d3e:	af00      	add	r7, sp, #0
 8003d40:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003d48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d4a:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	6a1b      	ldr	r3, [r3, #32]
 8003d52:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8003d54:	69fb      	ldr	r3, [r7, #28]
 8003d56:	f003 030f 	and.w	r3, r3, #15
 8003d5a:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8003d5c:	69fb      	ldr	r3, [r7, #28]
 8003d5e:	0c5b      	lsrs	r3, r3, #17
 8003d60:	f003 030f 	and.w	r3, r3, #15
 8003d64:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003d66:	69fb      	ldr	r3, [r7, #28]
 8003d68:	091b      	lsrs	r3, r3, #4
 8003d6a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003d6e:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8003d70:	697b      	ldr	r3, [r7, #20]
 8003d72:	2b02      	cmp	r3, #2
 8003d74:	d004      	beq.n	8003d80 <HCD_RXQLVL_IRQHandler+0x46>
 8003d76:	697b      	ldr	r3, [r7, #20]
 8003d78:	2b05      	cmp	r3, #5
 8003d7a:	f000 80b6 	beq.w	8003eea <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8003d7e:	e0b7      	b.n	8003ef0 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8003d80:	693b      	ldr	r3, [r7, #16]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	f000 80b3 	beq.w	8003eee <HCD_RXQLVL_IRQHandler+0x1b4>
 8003d88:	6879      	ldr	r1, [r7, #4]
 8003d8a:	69ba      	ldr	r2, [r7, #24]
 8003d8c:	4613      	mov	r3, r2
 8003d8e:	011b      	lsls	r3, r3, #4
 8003d90:	1a9b      	subs	r3, r3, r2
 8003d92:	009b      	lsls	r3, r3, #2
 8003d94:	440b      	add	r3, r1
 8003d96:	332c      	adds	r3, #44	@ 0x2c
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	f000 80a7 	beq.w	8003eee <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8003da0:	6879      	ldr	r1, [r7, #4]
 8003da2:	69ba      	ldr	r2, [r7, #24]
 8003da4:	4613      	mov	r3, r2
 8003da6:	011b      	lsls	r3, r3, #4
 8003da8:	1a9b      	subs	r3, r3, r2
 8003daa:	009b      	lsls	r3, r3, #2
 8003dac:	440b      	add	r3, r1
 8003dae:	3338      	adds	r3, #56	@ 0x38
 8003db0:	681a      	ldr	r2, [r3, #0]
 8003db2:	693b      	ldr	r3, [r7, #16]
 8003db4:	18d1      	adds	r1, r2, r3
 8003db6:	6878      	ldr	r0, [r7, #4]
 8003db8:	69ba      	ldr	r2, [r7, #24]
 8003dba:	4613      	mov	r3, r2
 8003dbc:	011b      	lsls	r3, r3, #4
 8003dbe:	1a9b      	subs	r3, r3, r2
 8003dc0:	009b      	lsls	r3, r3, #2
 8003dc2:	4403      	add	r3, r0
 8003dc4:	3334      	adds	r3, #52	@ 0x34
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	4299      	cmp	r1, r3
 8003dca:	f200 8083 	bhi.w	8003ed4 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6818      	ldr	r0, [r3, #0]
 8003dd2:	6879      	ldr	r1, [r7, #4]
 8003dd4:	69ba      	ldr	r2, [r7, #24]
 8003dd6:	4613      	mov	r3, r2
 8003dd8:	011b      	lsls	r3, r3, #4
 8003dda:	1a9b      	subs	r3, r3, r2
 8003ddc:	009b      	lsls	r3, r3, #2
 8003dde:	440b      	add	r3, r1
 8003de0:	332c      	adds	r3, #44	@ 0x2c
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	693a      	ldr	r2, [r7, #16]
 8003de6:	b292      	uxth	r2, r2
 8003de8:	4619      	mov	r1, r3
 8003dea:	f002 fa81 	bl	80062f0 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8003dee:	6879      	ldr	r1, [r7, #4]
 8003df0:	69ba      	ldr	r2, [r7, #24]
 8003df2:	4613      	mov	r3, r2
 8003df4:	011b      	lsls	r3, r3, #4
 8003df6:	1a9b      	subs	r3, r3, r2
 8003df8:	009b      	lsls	r3, r3, #2
 8003dfa:	440b      	add	r3, r1
 8003dfc:	332c      	adds	r3, #44	@ 0x2c
 8003dfe:	681a      	ldr	r2, [r3, #0]
 8003e00:	693b      	ldr	r3, [r7, #16]
 8003e02:	18d1      	adds	r1, r2, r3
 8003e04:	6878      	ldr	r0, [r7, #4]
 8003e06:	69ba      	ldr	r2, [r7, #24]
 8003e08:	4613      	mov	r3, r2
 8003e0a:	011b      	lsls	r3, r3, #4
 8003e0c:	1a9b      	subs	r3, r3, r2
 8003e0e:	009b      	lsls	r3, r3, #2
 8003e10:	4403      	add	r3, r0
 8003e12:	332c      	adds	r3, #44	@ 0x2c
 8003e14:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8003e16:	6879      	ldr	r1, [r7, #4]
 8003e18:	69ba      	ldr	r2, [r7, #24]
 8003e1a:	4613      	mov	r3, r2
 8003e1c:	011b      	lsls	r3, r3, #4
 8003e1e:	1a9b      	subs	r3, r3, r2
 8003e20:	009b      	lsls	r3, r3, #2
 8003e22:	440b      	add	r3, r1
 8003e24:	3338      	adds	r3, #56	@ 0x38
 8003e26:	681a      	ldr	r2, [r3, #0]
 8003e28:	693b      	ldr	r3, [r7, #16]
 8003e2a:	18d1      	adds	r1, r2, r3
 8003e2c:	6878      	ldr	r0, [r7, #4]
 8003e2e:	69ba      	ldr	r2, [r7, #24]
 8003e30:	4613      	mov	r3, r2
 8003e32:	011b      	lsls	r3, r3, #4
 8003e34:	1a9b      	subs	r3, r3, r2
 8003e36:	009b      	lsls	r3, r3, #2
 8003e38:	4403      	add	r3, r0
 8003e3a:	3338      	adds	r3, #56	@ 0x38
 8003e3c:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8003e3e:	69bb      	ldr	r3, [r7, #24]
 8003e40:	015a      	lsls	r2, r3, #5
 8003e42:	6a3b      	ldr	r3, [r7, #32]
 8003e44:	4413      	add	r3, r2
 8003e46:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e4a:	691b      	ldr	r3, [r3, #16]
 8003e4c:	0cdb      	lsrs	r3, r3, #19
 8003e4e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003e52:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8003e54:	6879      	ldr	r1, [r7, #4]
 8003e56:	69ba      	ldr	r2, [r7, #24]
 8003e58:	4613      	mov	r3, r2
 8003e5a:	011b      	lsls	r3, r3, #4
 8003e5c:	1a9b      	subs	r3, r3, r2
 8003e5e:	009b      	lsls	r3, r3, #2
 8003e60:	440b      	add	r3, r1
 8003e62:	3328      	adds	r3, #40	@ 0x28
 8003e64:	881b      	ldrh	r3, [r3, #0]
 8003e66:	461a      	mov	r2, r3
 8003e68:	693b      	ldr	r3, [r7, #16]
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	d13f      	bne.n	8003eee <HCD_RXQLVL_IRQHandler+0x1b4>
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d03c      	beq.n	8003eee <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8003e74:	69bb      	ldr	r3, [r7, #24]
 8003e76:	015a      	lsls	r2, r3, #5
 8003e78:	6a3b      	ldr	r3, [r7, #32]
 8003e7a:	4413      	add	r3, r2
 8003e7c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003e84:	68bb      	ldr	r3, [r7, #8]
 8003e86:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003e8a:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003e8c:	68bb      	ldr	r3, [r7, #8]
 8003e8e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003e92:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8003e94:	69bb      	ldr	r3, [r7, #24]
 8003e96:	015a      	lsls	r2, r3, #5
 8003e98:	6a3b      	ldr	r3, [r7, #32]
 8003e9a:	4413      	add	r3, r2
 8003e9c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ea0:	461a      	mov	r2, r3
 8003ea2:	68bb      	ldr	r3, [r7, #8]
 8003ea4:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8003ea6:	6879      	ldr	r1, [r7, #4]
 8003ea8:	69ba      	ldr	r2, [r7, #24]
 8003eaa:	4613      	mov	r3, r2
 8003eac:	011b      	lsls	r3, r3, #4
 8003eae:	1a9b      	subs	r3, r3, r2
 8003eb0:	009b      	lsls	r3, r3, #2
 8003eb2:	440b      	add	r3, r1
 8003eb4:	333c      	adds	r3, #60	@ 0x3c
 8003eb6:	781b      	ldrb	r3, [r3, #0]
 8003eb8:	f083 0301 	eor.w	r3, r3, #1
 8003ebc:	b2d8      	uxtb	r0, r3
 8003ebe:	6879      	ldr	r1, [r7, #4]
 8003ec0:	69ba      	ldr	r2, [r7, #24]
 8003ec2:	4613      	mov	r3, r2
 8003ec4:	011b      	lsls	r3, r3, #4
 8003ec6:	1a9b      	subs	r3, r3, r2
 8003ec8:	009b      	lsls	r3, r3, #2
 8003eca:	440b      	add	r3, r1
 8003ecc:	333c      	adds	r3, #60	@ 0x3c
 8003ece:	4602      	mov	r2, r0
 8003ed0:	701a      	strb	r2, [r3, #0]
      break;
 8003ed2:	e00c      	b.n	8003eee <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8003ed4:	6879      	ldr	r1, [r7, #4]
 8003ed6:	69ba      	ldr	r2, [r7, #24]
 8003ed8:	4613      	mov	r3, r2
 8003eda:	011b      	lsls	r3, r3, #4
 8003edc:	1a9b      	subs	r3, r3, r2
 8003ede:	009b      	lsls	r3, r3, #2
 8003ee0:	440b      	add	r3, r1
 8003ee2:	334c      	adds	r3, #76	@ 0x4c
 8003ee4:	2204      	movs	r2, #4
 8003ee6:	701a      	strb	r2, [r3, #0]
      break;
 8003ee8:	e001      	b.n	8003eee <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8003eea:	bf00      	nop
 8003eec:	e000      	b.n	8003ef0 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8003eee:	bf00      	nop
  }
}
 8003ef0:	bf00      	nop
 8003ef2:	3728      	adds	r7, #40	@ 0x28
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	bd80      	pop	{r7, pc}

08003ef8 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b086      	sub	sp, #24
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003f06:	697b      	ldr	r3, [r7, #20]
 8003f08:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8003f0a:	693b      	ldr	r3, [r7, #16]
 8003f0c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8003f14:	693b      	ldr	r3, [r7, #16]
 8003f16:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8003f1e:	68bb      	ldr	r3, [r7, #8]
 8003f20:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8003f24:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	f003 0302 	and.w	r3, r3, #2
 8003f2c:	2b02      	cmp	r3, #2
 8003f2e:	d10b      	bne.n	8003f48 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	f003 0301 	and.w	r3, r3, #1
 8003f36:	2b01      	cmp	r3, #1
 8003f38:	d102      	bne.n	8003f40 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8003f3a:	6878      	ldr	r0, [r7, #4]
 8003f3c:	f009 fb62 	bl	800d604 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8003f40:	68bb      	ldr	r3, [r7, #8]
 8003f42:	f043 0302 	orr.w	r3, r3, #2
 8003f46:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	f003 0308 	and.w	r3, r3, #8
 8003f4e:	2b08      	cmp	r3, #8
 8003f50:	d132      	bne.n	8003fb8 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8003f52:	68bb      	ldr	r3, [r7, #8]
 8003f54:	f043 0308 	orr.w	r3, r3, #8
 8003f58:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	f003 0304 	and.w	r3, r3, #4
 8003f60:	2b04      	cmp	r3, #4
 8003f62:	d126      	bne.n	8003fb2 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	7a5b      	ldrb	r3, [r3, #9]
 8003f68:	2b02      	cmp	r3, #2
 8003f6a:	d113      	bne.n	8003f94 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8003f72:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003f76:	d106      	bne.n	8003f86 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	2102      	movs	r1, #2
 8003f7e:	4618      	mov	r0, r3
 8003f80:	f002 fb46 	bl	8006610 <USB_InitFSLSPClkSel>
 8003f84:	e011      	b.n	8003faa <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	2101      	movs	r1, #1
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	f002 fb3f 	bl	8006610 <USB_InitFSLSPClkSel>
 8003f92:	e00a      	b.n	8003faa <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	79db      	ldrb	r3, [r3, #7]
 8003f98:	2b01      	cmp	r3, #1
 8003f9a:	d106      	bne.n	8003faa <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8003f9c:	693b      	ldr	r3, [r7, #16]
 8003f9e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003fa2:	461a      	mov	r2, r3
 8003fa4:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8003fa8:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8003faa:	6878      	ldr	r0, [r7, #4]
 8003fac:	f009 fb54 	bl	800d658 <HAL_HCD_PortEnabled_Callback>
 8003fb0:	e002      	b.n	8003fb8 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8003fb2:	6878      	ldr	r0, [r7, #4]
 8003fb4:	f009 fb5e 	bl	800d674 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	f003 0320 	and.w	r3, r3, #32
 8003fbe:	2b20      	cmp	r3, #32
 8003fc0:	d103      	bne.n	8003fca <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8003fc2:	68bb      	ldr	r3, [r7, #8]
 8003fc4:	f043 0320 	orr.w	r3, r3, #32
 8003fc8:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8003fca:	693b      	ldr	r3, [r7, #16]
 8003fcc:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003fd0:	461a      	mov	r2, r3
 8003fd2:	68bb      	ldr	r3, [r7, #8]
 8003fd4:	6013      	str	r3, [r2, #0]
}
 8003fd6:	bf00      	nop
 8003fd8:	3718      	adds	r7, #24
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	bd80      	pop	{r7, pc}
	...

08003fe0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b084      	sub	sp, #16
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d101      	bne.n	8003ff2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003fee:	2301      	movs	r3, #1
 8003ff0:	e12b      	b.n	800424a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ff8:	b2db      	uxtb	r3, r3
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d106      	bne.n	800400c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2200      	movs	r2, #0
 8004002:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004006:	6878      	ldr	r0, [r7, #4]
 8004008:	f7fc fdb4 	bl	8000b74 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2224      	movs	r2, #36	@ 0x24
 8004010:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	681a      	ldr	r2, [r3, #0]
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f022 0201 	bic.w	r2, r2, #1
 8004022:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	681a      	ldr	r2, [r3, #0]
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004032:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	681a      	ldr	r2, [r3, #0]
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004042:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004044:	f001 fb32 	bl	80056ac <HAL_RCC_GetPCLK1Freq>
 8004048:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	4a81      	ldr	r2, [pc, #516]	@ (8004254 <HAL_I2C_Init+0x274>)
 8004050:	4293      	cmp	r3, r2
 8004052:	d807      	bhi.n	8004064 <HAL_I2C_Init+0x84>
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	4a80      	ldr	r2, [pc, #512]	@ (8004258 <HAL_I2C_Init+0x278>)
 8004058:	4293      	cmp	r3, r2
 800405a:	bf94      	ite	ls
 800405c:	2301      	movls	r3, #1
 800405e:	2300      	movhi	r3, #0
 8004060:	b2db      	uxtb	r3, r3
 8004062:	e006      	b.n	8004072 <HAL_I2C_Init+0x92>
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	4a7d      	ldr	r2, [pc, #500]	@ (800425c <HAL_I2C_Init+0x27c>)
 8004068:	4293      	cmp	r3, r2
 800406a:	bf94      	ite	ls
 800406c:	2301      	movls	r3, #1
 800406e:	2300      	movhi	r3, #0
 8004070:	b2db      	uxtb	r3, r3
 8004072:	2b00      	cmp	r3, #0
 8004074:	d001      	beq.n	800407a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004076:	2301      	movs	r3, #1
 8004078:	e0e7      	b.n	800424a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	4a78      	ldr	r2, [pc, #480]	@ (8004260 <HAL_I2C_Init+0x280>)
 800407e:	fba2 2303 	umull	r2, r3, r2, r3
 8004082:	0c9b      	lsrs	r3, r3, #18
 8004084:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	685b      	ldr	r3, [r3, #4]
 800408c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	68ba      	ldr	r2, [r7, #8]
 8004096:	430a      	orrs	r2, r1
 8004098:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	6a1b      	ldr	r3, [r3, #32]
 80040a0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	4a6a      	ldr	r2, [pc, #424]	@ (8004254 <HAL_I2C_Init+0x274>)
 80040aa:	4293      	cmp	r3, r2
 80040ac:	d802      	bhi.n	80040b4 <HAL_I2C_Init+0xd4>
 80040ae:	68bb      	ldr	r3, [r7, #8]
 80040b0:	3301      	adds	r3, #1
 80040b2:	e009      	b.n	80040c8 <HAL_I2C_Init+0xe8>
 80040b4:	68bb      	ldr	r3, [r7, #8]
 80040b6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80040ba:	fb02 f303 	mul.w	r3, r2, r3
 80040be:	4a69      	ldr	r2, [pc, #420]	@ (8004264 <HAL_I2C_Init+0x284>)
 80040c0:	fba2 2303 	umull	r2, r3, r2, r3
 80040c4:	099b      	lsrs	r3, r3, #6
 80040c6:	3301      	adds	r3, #1
 80040c8:	687a      	ldr	r2, [r7, #4]
 80040ca:	6812      	ldr	r2, [r2, #0]
 80040cc:	430b      	orrs	r3, r1
 80040ce:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	69db      	ldr	r3, [r3, #28]
 80040d6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80040da:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	685b      	ldr	r3, [r3, #4]
 80040e2:	495c      	ldr	r1, [pc, #368]	@ (8004254 <HAL_I2C_Init+0x274>)
 80040e4:	428b      	cmp	r3, r1
 80040e6:	d819      	bhi.n	800411c <HAL_I2C_Init+0x13c>
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	1e59      	subs	r1, r3, #1
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	685b      	ldr	r3, [r3, #4]
 80040f0:	005b      	lsls	r3, r3, #1
 80040f2:	fbb1 f3f3 	udiv	r3, r1, r3
 80040f6:	1c59      	adds	r1, r3, #1
 80040f8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80040fc:	400b      	ands	r3, r1
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d00a      	beq.n	8004118 <HAL_I2C_Init+0x138>
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	1e59      	subs	r1, r3, #1
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	005b      	lsls	r3, r3, #1
 800410c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004110:	3301      	adds	r3, #1
 8004112:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004116:	e051      	b.n	80041bc <HAL_I2C_Init+0x1dc>
 8004118:	2304      	movs	r3, #4
 800411a:	e04f      	b.n	80041bc <HAL_I2C_Init+0x1dc>
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	689b      	ldr	r3, [r3, #8]
 8004120:	2b00      	cmp	r3, #0
 8004122:	d111      	bne.n	8004148 <HAL_I2C_Init+0x168>
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	1e58      	subs	r0, r3, #1
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6859      	ldr	r1, [r3, #4]
 800412c:	460b      	mov	r3, r1
 800412e:	005b      	lsls	r3, r3, #1
 8004130:	440b      	add	r3, r1
 8004132:	fbb0 f3f3 	udiv	r3, r0, r3
 8004136:	3301      	adds	r3, #1
 8004138:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800413c:	2b00      	cmp	r3, #0
 800413e:	bf0c      	ite	eq
 8004140:	2301      	moveq	r3, #1
 8004142:	2300      	movne	r3, #0
 8004144:	b2db      	uxtb	r3, r3
 8004146:	e012      	b.n	800416e <HAL_I2C_Init+0x18e>
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	1e58      	subs	r0, r3, #1
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6859      	ldr	r1, [r3, #4]
 8004150:	460b      	mov	r3, r1
 8004152:	009b      	lsls	r3, r3, #2
 8004154:	440b      	add	r3, r1
 8004156:	0099      	lsls	r1, r3, #2
 8004158:	440b      	add	r3, r1
 800415a:	fbb0 f3f3 	udiv	r3, r0, r3
 800415e:	3301      	adds	r3, #1
 8004160:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004164:	2b00      	cmp	r3, #0
 8004166:	bf0c      	ite	eq
 8004168:	2301      	moveq	r3, #1
 800416a:	2300      	movne	r3, #0
 800416c:	b2db      	uxtb	r3, r3
 800416e:	2b00      	cmp	r3, #0
 8004170:	d001      	beq.n	8004176 <HAL_I2C_Init+0x196>
 8004172:	2301      	movs	r3, #1
 8004174:	e022      	b.n	80041bc <HAL_I2C_Init+0x1dc>
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	689b      	ldr	r3, [r3, #8]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d10e      	bne.n	800419c <HAL_I2C_Init+0x1bc>
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	1e58      	subs	r0, r3, #1
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6859      	ldr	r1, [r3, #4]
 8004186:	460b      	mov	r3, r1
 8004188:	005b      	lsls	r3, r3, #1
 800418a:	440b      	add	r3, r1
 800418c:	fbb0 f3f3 	udiv	r3, r0, r3
 8004190:	3301      	adds	r3, #1
 8004192:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004196:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800419a:	e00f      	b.n	80041bc <HAL_I2C_Init+0x1dc>
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	1e58      	subs	r0, r3, #1
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6859      	ldr	r1, [r3, #4]
 80041a4:	460b      	mov	r3, r1
 80041a6:	009b      	lsls	r3, r3, #2
 80041a8:	440b      	add	r3, r1
 80041aa:	0099      	lsls	r1, r3, #2
 80041ac:	440b      	add	r3, r1
 80041ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80041b2:	3301      	adds	r3, #1
 80041b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80041b8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80041bc:	6879      	ldr	r1, [r7, #4]
 80041be:	6809      	ldr	r1, [r1, #0]
 80041c0:	4313      	orrs	r3, r2
 80041c2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	69da      	ldr	r2, [r3, #28]
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6a1b      	ldr	r3, [r3, #32]
 80041d6:	431a      	orrs	r2, r3
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	430a      	orrs	r2, r1
 80041de:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	689b      	ldr	r3, [r3, #8]
 80041e6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80041ea:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80041ee:	687a      	ldr	r2, [r7, #4]
 80041f0:	6911      	ldr	r1, [r2, #16]
 80041f2:	687a      	ldr	r2, [r7, #4]
 80041f4:	68d2      	ldr	r2, [r2, #12]
 80041f6:	4311      	orrs	r1, r2
 80041f8:	687a      	ldr	r2, [r7, #4]
 80041fa:	6812      	ldr	r2, [r2, #0]
 80041fc:	430b      	orrs	r3, r1
 80041fe:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	68db      	ldr	r3, [r3, #12]
 8004206:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	695a      	ldr	r2, [r3, #20]
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	699b      	ldr	r3, [r3, #24]
 8004212:	431a      	orrs	r2, r3
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	430a      	orrs	r2, r1
 800421a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	681a      	ldr	r2, [r3, #0]
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f042 0201 	orr.w	r2, r2, #1
 800422a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2200      	movs	r2, #0
 8004230:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2220      	movs	r2, #32
 8004236:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	2200      	movs	r2, #0
 800423e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2200      	movs	r2, #0
 8004244:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004248:	2300      	movs	r3, #0
}
 800424a:	4618      	mov	r0, r3
 800424c:	3710      	adds	r7, #16
 800424e:	46bd      	mov	sp, r7
 8004250:	bd80      	pop	{r7, pc}
 8004252:	bf00      	nop
 8004254:	000186a0 	.word	0x000186a0
 8004258:	001e847f 	.word	0x001e847f
 800425c:	003d08ff 	.word	0x003d08ff
 8004260:	431bde83 	.word	0x431bde83
 8004264:	10624dd3 	.word	0x10624dd3

08004268 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b088      	sub	sp, #32
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d101      	bne.n	800427a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8004276:	2301      	movs	r3, #1
 8004278:	e128      	b.n	80044cc <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004280:	b2db      	uxtb	r3, r3
 8004282:	2b00      	cmp	r3, #0
 8004284:	d109      	bne.n	800429a <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	2200      	movs	r2, #0
 800428a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	4a90      	ldr	r2, [pc, #576]	@ (80044d4 <HAL_I2S_Init+0x26c>)
 8004292:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8004294:	6878      	ldr	r0, [r7, #4]
 8004296:	f7fc fcb5 	bl	8000c04 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2202      	movs	r2, #2
 800429e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	69db      	ldr	r3, [r3, #28]
 80042a8:	687a      	ldr	r2, [r7, #4]
 80042aa:	6812      	ldr	r2, [r2, #0]
 80042ac:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80042b0:	f023 030f 	bic.w	r3, r3, #15
 80042b4:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	2202      	movs	r2, #2
 80042bc:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	695b      	ldr	r3, [r3, #20]
 80042c2:	2b02      	cmp	r3, #2
 80042c4:	d060      	beq.n	8004388 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	68db      	ldr	r3, [r3, #12]
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d102      	bne.n	80042d4 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80042ce:	2310      	movs	r3, #16
 80042d0:	617b      	str	r3, [r7, #20]
 80042d2:	e001      	b.n	80042d8 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80042d4:	2320      	movs	r3, #32
 80042d6:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	689b      	ldr	r3, [r3, #8]
 80042dc:	2b20      	cmp	r3, #32
 80042de:	d802      	bhi.n	80042e6 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80042e0:	697b      	ldr	r3, [r7, #20]
 80042e2:	005b      	lsls	r3, r3, #1
 80042e4:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80042e6:	2001      	movs	r0, #1
 80042e8:	f001 fb08 	bl	80058fc <HAL_RCCEx_GetPeriphCLKFreq>
 80042ec:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	691b      	ldr	r3, [r3, #16]
 80042f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80042f6:	d125      	bne.n	8004344 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	68db      	ldr	r3, [r3, #12]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d010      	beq.n	8004322 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004300:	697b      	ldr	r3, [r7, #20]
 8004302:	009b      	lsls	r3, r3, #2
 8004304:	68fa      	ldr	r2, [r7, #12]
 8004306:	fbb2 f2f3 	udiv	r2, r2, r3
 800430a:	4613      	mov	r3, r2
 800430c:	009b      	lsls	r3, r3, #2
 800430e:	4413      	add	r3, r2
 8004310:	005b      	lsls	r3, r3, #1
 8004312:	461a      	mov	r2, r3
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	695b      	ldr	r3, [r3, #20]
 8004318:	fbb2 f3f3 	udiv	r3, r2, r3
 800431c:	3305      	adds	r3, #5
 800431e:	613b      	str	r3, [r7, #16]
 8004320:	e01f      	b.n	8004362 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004322:	697b      	ldr	r3, [r7, #20]
 8004324:	00db      	lsls	r3, r3, #3
 8004326:	68fa      	ldr	r2, [r7, #12]
 8004328:	fbb2 f2f3 	udiv	r2, r2, r3
 800432c:	4613      	mov	r3, r2
 800432e:	009b      	lsls	r3, r3, #2
 8004330:	4413      	add	r3, r2
 8004332:	005b      	lsls	r3, r3, #1
 8004334:	461a      	mov	r2, r3
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	695b      	ldr	r3, [r3, #20]
 800433a:	fbb2 f3f3 	udiv	r3, r2, r3
 800433e:	3305      	adds	r3, #5
 8004340:	613b      	str	r3, [r7, #16]
 8004342:	e00e      	b.n	8004362 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004344:	68fa      	ldr	r2, [r7, #12]
 8004346:	697b      	ldr	r3, [r7, #20]
 8004348:	fbb2 f2f3 	udiv	r2, r2, r3
 800434c:	4613      	mov	r3, r2
 800434e:	009b      	lsls	r3, r3, #2
 8004350:	4413      	add	r3, r2
 8004352:	005b      	lsls	r3, r3, #1
 8004354:	461a      	mov	r2, r3
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	695b      	ldr	r3, [r3, #20]
 800435a:	fbb2 f3f3 	udiv	r3, r2, r3
 800435e:	3305      	adds	r3, #5
 8004360:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8004362:	693b      	ldr	r3, [r7, #16]
 8004364:	4a5c      	ldr	r2, [pc, #368]	@ (80044d8 <HAL_I2S_Init+0x270>)
 8004366:	fba2 2303 	umull	r2, r3, r2, r3
 800436a:	08db      	lsrs	r3, r3, #3
 800436c:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800436e:	693b      	ldr	r3, [r7, #16]
 8004370:	f003 0301 	and.w	r3, r3, #1
 8004374:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8004376:	693a      	ldr	r2, [r7, #16]
 8004378:	69bb      	ldr	r3, [r7, #24]
 800437a:	1ad3      	subs	r3, r2, r3
 800437c:	085b      	lsrs	r3, r3, #1
 800437e:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8004380:	69bb      	ldr	r3, [r7, #24]
 8004382:	021b      	lsls	r3, r3, #8
 8004384:	61bb      	str	r3, [r7, #24]
 8004386:	e003      	b.n	8004390 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8004388:	2302      	movs	r3, #2
 800438a:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 800438c:	2300      	movs	r3, #0
 800438e:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8004390:	69fb      	ldr	r3, [r7, #28]
 8004392:	2b01      	cmp	r3, #1
 8004394:	d902      	bls.n	800439c <HAL_I2S_Init+0x134>
 8004396:	69fb      	ldr	r3, [r7, #28]
 8004398:	2bff      	cmp	r3, #255	@ 0xff
 800439a:	d907      	bls.n	80043ac <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043a0:	f043 0210 	orr.w	r2, r3, #16
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 80043a8:	2301      	movs	r3, #1
 80043aa:	e08f      	b.n	80044cc <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	691a      	ldr	r2, [r3, #16]
 80043b0:	69bb      	ldr	r3, [r7, #24]
 80043b2:	ea42 0103 	orr.w	r1, r2, r3
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	69fa      	ldr	r2, [r7, #28]
 80043bc:	430a      	orrs	r2, r1
 80043be:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	69db      	ldr	r3, [r3, #28]
 80043c6:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80043ca:	f023 030f 	bic.w	r3, r3, #15
 80043ce:	687a      	ldr	r2, [r7, #4]
 80043d0:	6851      	ldr	r1, [r2, #4]
 80043d2:	687a      	ldr	r2, [r7, #4]
 80043d4:	6892      	ldr	r2, [r2, #8]
 80043d6:	4311      	orrs	r1, r2
 80043d8:	687a      	ldr	r2, [r7, #4]
 80043da:	68d2      	ldr	r2, [r2, #12]
 80043dc:	4311      	orrs	r1, r2
 80043de:	687a      	ldr	r2, [r7, #4]
 80043e0:	6992      	ldr	r2, [r2, #24]
 80043e2:	430a      	orrs	r2, r1
 80043e4:	431a      	orrs	r2, r3
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80043ee:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6a1b      	ldr	r3, [r3, #32]
 80043f4:	2b01      	cmp	r3, #1
 80043f6:	d161      	bne.n	80044bc <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	4a38      	ldr	r2, [pc, #224]	@ (80044dc <HAL_I2S_Init+0x274>)
 80043fc:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	4a37      	ldr	r2, [pc, #220]	@ (80044e0 <HAL_I2S_Init+0x278>)
 8004404:	4293      	cmp	r3, r2
 8004406:	d101      	bne.n	800440c <HAL_I2S_Init+0x1a4>
 8004408:	4b36      	ldr	r3, [pc, #216]	@ (80044e4 <HAL_I2S_Init+0x27c>)
 800440a:	e001      	b.n	8004410 <HAL_I2S_Init+0x1a8>
 800440c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004410:	69db      	ldr	r3, [r3, #28]
 8004412:	687a      	ldr	r2, [r7, #4]
 8004414:	6812      	ldr	r2, [r2, #0]
 8004416:	4932      	ldr	r1, [pc, #200]	@ (80044e0 <HAL_I2S_Init+0x278>)
 8004418:	428a      	cmp	r2, r1
 800441a:	d101      	bne.n	8004420 <HAL_I2S_Init+0x1b8>
 800441c:	4a31      	ldr	r2, [pc, #196]	@ (80044e4 <HAL_I2S_Init+0x27c>)
 800441e:	e001      	b.n	8004424 <HAL_I2S_Init+0x1bc>
 8004420:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8004424:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8004428:	f023 030f 	bic.w	r3, r3, #15
 800442c:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	4a2b      	ldr	r2, [pc, #172]	@ (80044e0 <HAL_I2S_Init+0x278>)
 8004434:	4293      	cmp	r3, r2
 8004436:	d101      	bne.n	800443c <HAL_I2S_Init+0x1d4>
 8004438:	4b2a      	ldr	r3, [pc, #168]	@ (80044e4 <HAL_I2S_Init+0x27c>)
 800443a:	e001      	b.n	8004440 <HAL_I2S_Init+0x1d8>
 800443c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004440:	2202      	movs	r2, #2
 8004442:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	4a25      	ldr	r2, [pc, #148]	@ (80044e0 <HAL_I2S_Init+0x278>)
 800444a:	4293      	cmp	r3, r2
 800444c:	d101      	bne.n	8004452 <HAL_I2S_Init+0x1ea>
 800444e:	4b25      	ldr	r3, [pc, #148]	@ (80044e4 <HAL_I2S_Init+0x27c>)
 8004450:	e001      	b.n	8004456 <HAL_I2S_Init+0x1ee>
 8004452:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004456:	69db      	ldr	r3, [r3, #28]
 8004458:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	685b      	ldr	r3, [r3, #4]
 800445e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004462:	d003      	beq.n	800446c <HAL_I2S_Init+0x204>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d103      	bne.n	8004474 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 800446c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004470:	613b      	str	r3, [r7, #16]
 8004472:	e001      	b.n	8004478 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8004474:	2300      	movs	r3, #0
 8004476:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8004478:	693b      	ldr	r3, [r7, #16]
 800447a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	689b      	ldr	r3, [r3, #8]
 8004480:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004482:	4313      	orrs	r3, r2
 8004484:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	68db      	ldr	r3, [r3, #12]
 800448a:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800448c:	4313      	orrs	r3, r2
 800448e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	699b      	ldr	r3, [r3, #24]
 8004494:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004496:	4313      	orrs	r3, r2
 8004498:	b29a      	uxth	r2, r3
 800449a:	897b      	ldrh	r3, [r7, #10]
 800449c:	4313      	orrs	r3, r2
 800449e:	b29b      	uxth	r3, r3
 80044a0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80044a4:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	4a0d      	ldr	r2, [pc, #52]	@ (80044e0 <HAL_I2S_Init+0x278>)
 80044ac:	4293      	cmp	r3, r2
 80044ae:	d101      	bne.n	80044b4 <HAL_I2S_Init+0x24c>
 80044b0:	4b0c      	ldr	r3, [pc, #48]	@ (80044e4 <HAL_I2S_Init+0x27c>)
 80044b2:	e001      	b.n	80044b8 <HAL_I2S_Init+0x250>
 80044b4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80044b8:	897a      	ldrh	r2, [r7, #10]
 80044ba:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2200      	movs	r2, #0
 80044c0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2201      	movs	r2, #1
 80044c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 80044ca:	2300      	movs	r3, #0
}
 80044cc:	4618      	mov	r0, r3
 80044ce:	3720      	adds	r7, #32
 80044d0:	46bd      	mov	sp, r7
 80044d2:	bd80      	pop	{r7, pc}
 80044d4:	08004805 	.word	0x08004805
 80044d8:	cccccccd 	.word	0xcccccccd
 80044dc:	08004919 	.word	0x08004919
 80044e0:	40003800 	.word	0x40003800
 80044e4:	40003400 	.word	0x40003400

080044e8 <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b086      	sub	sp, #24
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	60f8      	str	r0, [r7, #12]
 80044f0:	60b9      	str	r1, [r7, #8]
 80044f2:	4613      	mov	r3, r2
 80044f4:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 80044f6:	68bb      	ldr	r3, [r7, #8]
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d002      	beq.n	8004502 <HAL_I2S_Receive_DMA+0x1a>
 80044fc:	88fb      	ldrh	r3, [r7, #6]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d101      	bne.n	8004506 <HAL_I2S_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 8004502:	2301      	movs	r3, #1
 8004504:	e0a1      	b.n	800464a <HAL_I2S_Receive_DMA+0x162>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800450c:	b2db      	uxtb	r3, r3
 800450e:	2b01      	cmp	r3, #1
 8004510:	d101      	bne.n	8004516 <HAL_I2S_Receive_DMA+0x2e>
 8004512:	2302      	movs	r3, #2
 8004514:	e099      	b.n	800464a <HAL_I2S_Receive_DMA+0x162>
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	2201      	movs	r2, #1
 800451a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004524:	b2db      	uxtb	r3, r3
 8004526:	2b01      	cmp	r3, #1
 8004528:	d005      	beq.n	8004536 <HAL_I2S_Receive_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	2200      	movs	r2, #0
 800452e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_BUSY;
 8004532:	2302      	movs	r3, #2
 8004534:	e089      	b.n	800464a <HAL_I2S_Receive_DMA+0x162>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	2204      	movs	r2, #4
 800453a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	2200      	movs	r2, #0
 8004542:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pRxBuffPtr = pData;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	68ba      	ldr	r2, [r7, #8]
 8004548:	62da      	str	r2, [r3, #44]	@ 0x2c

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	69db      	ldr	r3, [r3, #28]
 8004550:	f003 0307 	and.w	r3, r3, #7
 8004554:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8004556:	697b      	ldr	r3, [r7, #20]
 8004558:	2b03      	cmp	r3, #3
 800455a:	d002      	beq.n	8004562 <HAL_I2S_Receive_DMA+0x7a>
 800455c:	697b      	ldr	r3, [r7, #20]
 800455e:	2b05      	cmp	r3, #5
 8004560:	d10a      	bne.n	8004578 <HAL_I2S_Receive_DMA+0x90>
  {
    hi2s->RxXferSize = (Size << 1U);
 8004562:	88fb      	ldrh	r3, [r7, #6]
 8004564:	005b      	lsls	r3, r3, #1
 8004566:	b29a      	uxth	r2, r3
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = (Size << 1U);
 800456c:	88fb      	ldrh	r3, [r7, #6]
 800456e:	005b      	lsls	r3, r3, #1
 8004570:	b29a      	uxth	r2, r3
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	865a      	strh	r2, [r3, #50]	@ 0x32
 8004576:	e005      	b.n	8004584 <HAL_I2S_Receive_DMA+0x9c>
  }
  else
  {
    hi2s->RxXferSize = Size;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	88fa      	ldrh	r2, [r7, #6]
 800457c:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = Size;
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	88fa      	ldrh	r2, [r7, #6]
 8004582:	865a      	strh	r2, [r3, #50]	@ 0x32
  }

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004588:	4a32      	ldr	r2, [pc, #200]	@ (8004654 <HAL_I2S_Receive_DMA+0x16c>)
 800458a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004590:	4a31      	ldr	r2, [pc, #196]	@ (8004658 <HAL_I2S_Receive_DMA+0x170>)
 8004592:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004598:	4a30      	ldr	r2, [pc, #192]	@ (800465c <HAL_I2S_Receive_DMA+0x174>)
 800459a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Check if Master Receiver mode is selected */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	69db      	ldr	r3, [r3, #28]
 80045a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045a6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80045aa:	d10a      	bne.n	80045c2 <HAL_I2S_Receive_DMA+0xda>
  {
    /* Clear the Overrun Flag by a read operation to the SPI_DR register followed by a read
    access to the SPI_SR register. */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80045ac:	2300      	movs	r3, #0
 80045ae:	613b      	str	r3, [r7, #16]
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	68db      	ldr	r3, [r3, #12]
 80045b6:	613b      	str	r3, [r7, #16]
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	689b      	ldr	r3, [r3, #8]
 80045be:	613b      	str	r3, [r7, #16]
 80045c0:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	330c      	adds	r3, #12
 80045cc:	4619      	mov	r1, r3
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045d2:	461a      	mov	r2, r3
                                 hi2s->RxXferSize))
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 80045d8:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 80045da:	f7fc ff6f 	bl	80014bc <HAL_DMA_Start_IT>
 80045de:	4603      	mov	r3, r0
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d00f      	beq.n	8004604 <HAL_I2S_Receive_DMA+0x11c>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045e8:	f043 0208 	orr.w	r2, r3, #8
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	2201      	movs	r2, #1
 80045f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	2200      	movs	r2, #0
 80045fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 8004600:	2301      	movs	r3, #1
 8004602:	e022      	b.n	800464a <HAL_I2S_Receive_DMA+0x162>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	69db      	ldr	r3, [r3, #28]
 800460a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800460e:	2b00      	cmp	r3, #0
 8004610:	d107      	bne.n	8004622 <HAL_I2S_Receive_DMA+0x13a>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	69da      	ldr	r2, [r3, #28]
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004620:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	685b      	ldr	r3, [r3, #4]
 8004628:	f003 0301 	and.w	r3, r3, #1
 800462c:	2b00      	cmp	r3, #0
 800462e:	d107      	bne.n	8004640 <HAL_I2S_Receive_DMA+0x158>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	685a      	ldr	r2, [r3, #4]
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f042 0201 	orr.w	r2, r2, #1
 800463e:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	2200      	movs	r2, #0
 8004644:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  return HAL_OK;
 8004648:	2300      	movs	r3, #0
}
 800464a:	4618      	mov	r0, r3
 800464c:	3718      	adds	r7, #24
 800464e:	46bd      	mov	sp, r7
 8004650:	bd80      	pop	{r7, pc}
 8004652:	bf00      	nop
 8004654:	080046e3 	.word	0x080046e3
 8004658:	080046a1 	.word	0x080046a1
 800465c:	080046ff 	.word	0x080046ff

08004660 <HAL_I2S_IRQHandler>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b082      	sub	sp, #8
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
  /* Call the IrqHandler ISR set during HAL_I2S_INIT */
  hi2s->IrqHandlerISR(hi2s);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800466c:	6878      	ldr	r0, [r7, #4]
 800466e:	4798      	blx	r3
}
 8004670:	bf00      	nop
 8004672:	3708      	adds	r7, #8
 8004674:	46bd      	mov	sp, r7
 8004676:	bd80      	pop	{r7, pc}

08004678 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004678:	b480      	push	{r7}
 800467a:	b083      	sub	sp, #12
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8004680:	bf00      	nop
 8004682:	370c      	adds	r7, #12
 8004684:	46bd      	mov	sp, r7
 8004686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468a:	4770      	bx	lr

0800468c <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 800468c:	b480      	push	{r7}
 800468e:	b083      	sub	sp, #12
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8004694:	bf00      	nop
 8004696:	370c      	adds	r7, #12
 8004698:	46bd      	mov	sp, r7
 800469a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469e:	4770      	bx	lr

080046a0 <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b084      	sub	sp, #16
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046ac:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	69db      	ldr	r3, [r3, #28]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d10e      	bne.n	80046d4 <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	685a      	ldr	r2, [r3, #4]
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f022 0201 	bic.w	r2, r2, #1
 80046c4:	605a      	str	r2, [r3, #4]
    hi2s->RxXferCount = 0U;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	2200      	movs	r2, #0
 80046ca:	865a      	strh	r2, [r3, #50]	@ 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	2201      	movs	r2, #1
 80046d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 80046d4:	68f8      	ldr	r0, [r7, #12]
 80046d6:	f7fb ff51 	bl	800057c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80046da:	bf00      	nop
 80046dc:	3710      	adds	r7, #16
 80046de:	46bd      	mov	sp, r7
 80046e0:	bd80      	pop	{r7, pc}

080046e2 <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80046e2:	b580      	push	{r7, lr}
 80046e4:	b084      	sub	sp, #16
 80046e6:	af00      	add	r7, sp, #0
 80046e8:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046ee:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 80046f0:	68f8      	ldr	r0, [r7, #12]
 80046f2:	f7fb ff5d 	bl	80005b0 <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80046f6:	bf00      	nop
 80046f8:	3710      	adds	r7, #16
 80046fa:	46bd      	mov	sp, r7
 80046fc:	bd80      	pop	{r7, pc}

080046fe <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 80046fe:	b580      	push	{r7, lr}
 8004700:	b084      	sub	sp, #16
 8004702:	af00      	add	r7, sp, #0
 8004704:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800470a:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	685a      	ldr	r2, [r3, #4]
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f022 0203 	bic.w	r2, r2, #3
 800471a:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	2200      	movs	r2, #0
 8004720:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	2200      	movs	r2, #0
 8004726:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	2201      	movs	r2, #1
 800472c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004734:	f043 0208 	orr.w	r2, r3, #8
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 800473c:	68f8      	ldr	r0, [r7, #12]
 800473e:	f7ff ffa5 	bl	800468c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8004742:	bf00      	nop
 8004744:	3710      	adds	r7, #16
 8004746:	46bd      	mov	sp, r7
 8004748:	bd80      	pop	{r7, pc}

0800474a <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 800474a:	b580      	push	{r7, lr}
 800474c:	b082      	sub	sp, #8
 800474e:	af00      	add	r7, sp, #0
 8004750:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004756:	881a      	ldrh	r2, [r3, #0]
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004762:	1c9a      	adds	r2, r3, #2
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800476c:	b29b      	uxth	r3, r3
 800476e:	3b01      	subs	r3, #1
 8004770:	b29a      	uxth	r2, r3
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800477a:	b29b      	uxth	r3, r3
 800477c:	2b00      	cmp	r3, #0
 800477e:	d10e      	bne.n	800479e <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	685a      	ldr	r2, [r3, #4]
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800478e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2201      	movs	r2, #1
 8004794:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8004798:	6878      	ldr	r0, [r7, #4]
 800479a:	f7ff ff6d 	bl	8004678 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800479e:	bf00      	nop
 80047a0:	3708      	adds	r7, #8
 80047a2:	46bd      	mov	sp, r7
 80047a4:	bd80      	pop	{r7, pc}

080047a6 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80047a6:	b580      	push	{r7, lr}
 80047a8:	b082      	sub	sp, #8
 80047aa:	af00      	add	r7, sp, #0
 80047ac:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	68da      	ldr	r2, [r3, #12]
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047b8:	b292      	uxth	r2, r2
 80047ba:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047c0:	1c9a      	adds	r2, r3, #2
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80047ca:	b29b      	uxth	r3, r3
 80047cc:	3b01      	subs	r3, #1
 80047ce:	b29a      	uxth	r2, r3
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80047d8:	b29b      	uxth	r3, r3
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d10e      	bne.n	80047fc <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	685a      	ldr	r2, [r3, #4]
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80047ec:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	2201      	movs	r2, #1
 80047f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80047f6:	6878      	ldr	r0, [r7, #4]
 80047f8:	f7fb fec0 	bl	800057c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80047fc:	bf00      	nop
 80047fe:	3708      	adds	r7, #8
 8004800:	46bd      	mov	sp, r7
 8004802:	bd80      	pop	{r7, pc}

08004804 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b086      	sub	sp, #24
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	689b      	ldr	r3, [r3, #8]
 8004812:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800481a:	b2db      	uxtb	r3, r3
 800481c:	2b04      	cmp	r3, #4
 800481e:	d13a      	bne.n	8004896 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8004820:	697b      	ldr	r3, [r7, #20]
 8004822:	f003 0301 	and.w	r3, r3, #1
 8004826:	2b01      	cmp	r3, #1
 8004828:	d109      	bne.n	800483e <I2S_IRQHandler+0x3a>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	685b      	ldr	r3, [r3, #4]
 8004830:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004834:	2b40      	cmp	r3, #64	@ 0x40
 8004836:	d102      	bne.n	800483e <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8004838:	6878      	ldr	r0, [r7, #4]
 800483a:	f7ff ffb4 	bl	80047a6 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800483e:	697b      	ldr	r3, [r7, #20]
 8004840:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004844:	2b40      	cmp	r3, #64	@ 0x40
 8004846:	d126      	bne.n	8004896 <I2S_IRQHandler+0x92>
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	685b      	ldr	r3, [r3, #4]
 800484e:	f003 0320 	and.w	r3, r3, #32
 8004852:	2b20      	cmp	r3, #32
 8004854:	d11f      	bne.n	8004896 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	685a      	ldr	r2, [r3, #4]
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004864:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004866:	2300      	movs	r3, #0
 8004868:	613b      	str	r3, [r7, #16]
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	68db      	ldr	r3, [r3, #12]
 8004870:	613b      	str	r3, [r7, #16]
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	689b      	ldr	r3, [r3, #8]
 8004878:	613b      	str	r3, [r7, #16]
 800487a:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2201      	movs	r2, #1
 8004880:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004888:	f043 0202 	orr.w	r2, r3, #2
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004890:	6878      	ldr	r0, [r7, #4]
 8004892:	f7ff fefb 	bl	800468c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800489c:	b2db      	uxtb	r3, r3
 800489e:	2b03      	cmp	r3, #3
 80048a0:	d136      	bne.n	8004910 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80048a2:	697b      	ldr	r3, [r7, #20]
 80048a4:	f003 0302 	and.w	r3, r3, #2
 80048a8:	2b02      	cmp	r3, #2
 80048aa:	d109      	bne.n	80048c0 <I2S_IRQHandler+0xbc>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	685b      	ldr	r3, [r3, #4]
 80048b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048b6:	2b80      	cmp	r3, #128	@ 0x80
 80048b8:	d102      	bne.n	80048c0 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80048ba:	6878      	ldr	r0, [r7, #4]
 80048bc:	f7ff ff45 	bl	800474a <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80048c0:	697b      	ldr	r3, [r7, #20]
 80048c2:	f003 0308 	and.w	r3, r3, #8
 80048c6:	2b08      	cmp	r3, #8
 80048c8:	d122      	bne.n	8004910 <I2S_IRQHandler+0x10c>
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	685b      	ldr	r3, [r3, #4]
 80048d0:	f003 0320 	and.w	r3, r3, #32
 80048d4:	2b20      	cmp	r3, #32
 80048d6:	d11b      	bne.n	8004910 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	685a      	ldr	r2, [r3, #4]
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80048e6:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80048e8:	2300      	movs	r3, #0
 80048ea:	60fb      	str	r3, [r7, #12]
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	689b      	ldr	r3, [r3, #8]
 80048f2:	60fb      	str	r3, [r7, #12]
 80048f4:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2201      	movs	r2, #1
 80048fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004902:	f043 0204 	orr.w	r2, r3, #4
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800490a:	6878      	ldr	r0, [r7, #4]
 800490c:	f7ff febe 	bl	800468c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004910:	bf00      	nop
 8004912:	3718      	adds	r7, #24
 8004914:	46bd      	mov	sp, r7
 8004916:	bd80      	pop	{r7, pc}

08004918 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	b088      	sub	sp, #32
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	689b      	ldr	r3, [r3, #8]
 8004926:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	4a92      	ldr	r2, [pc, #584]	@ (8004b78 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800492e:	4293      	cmp	r3, r2
 8004930:	d101      	bne.n	8004936 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8004932:	4b92      	ldr	r3, [pc, #584]	@ (8004b7c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004934:	e001      	b.n	800493a <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8004936:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800493a:	689b      	ldr	r3, [r3, #8]
 800493c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	4a8b      	ldr	r2, [pc, #556]	@ (8004b78 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800494c:	4293      	cmp	r3, r2
 800494e:	d101      	bne.n	8004954 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8004950:	4b8a      	ldr	r3, [pc, #552]	@ (8004b7c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004952:	e001      	b.n	8004958 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8004954:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	685b      	ldr	r3, [r3, #4]
 8004960:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004964:	d004      	beq.n	8004970 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	685b      	ldr	r3, [r3, #4]
 800496a:	2b00      	cmp	r3, #0
 800496c:	f040 8099 	bne.w	8004aa2 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8004970:	69fb      	ldr	r3, [r7, #28]
 8004972:	f003 0302 	and.w	r3, r3, #2
 8004976:	2b02      	cmp	r3, #2
 8004978:	d107      	bne.n	800498a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800497a:	697b      	ldr	r3, [r7, #20]
 800497c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004980:	2b00      	cmp	r3, #0
 8004982:	d002      	beq.n	800498a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8004984:	6878      	ldr	r0, [r7, #4]
 8004986:	f000 f925 	bl	8004bd4 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800498a:	69bb      	ldr	r3, [r7, #24]
 800498c:	f003 0301 	and.w	r3, r3, #1
 8004990:	2b01      	cmp	r3, #1
 8004992:	d107      	bne.n	80049a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8004994:	693b      	ldr	r3, [r7, #16]
 8004996:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800499a:	2b00      	cmp	r3, #0
 800499c:	d002      	beq.n	80049a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800499e:	6878      	ldr	r0, [r7, #4]
 80049a0:	f000 f9c8 	bl	8004d34 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80049a4:	69bb      	ldr	r3, [r7, #24]
 80049a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049aa:	2b40      	cmp	r3, #64	@ 0x40
 80049ac:	d13a      	bne.n	8004a24 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 80049ae:	693b      	ldr	r3, [r7, #16]
 80049b0:	f003 0320 	and.w	r3, r3, #32
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d035      	beq.n	8004a24 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	4a6e      	ldr	r2, [pc, #440]	@ (8004b78 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80049be:	4293      	cmp	r3, r2
 80049c0:	d101      	bne.n	80049c6 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 80049c2:	4b6e      	ldr	r3, [pc, #440]	@ (8004b7c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80049c4:	e001      	b.n	80049ca <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 80049c6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80049ca:	685a      	ldr	r2, [r3, #4]
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	4969      	ldr	r1, [pc, #420]	@ (8004b78 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80049d2:	428b      	cmp	r3, r1
 80049d4:	d101      	bne.n	80049da <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80049d6:	4b69      	ldr	r3, [pc, #420]	@ (8004b7c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80049d8:	e001      	b.n	80049de <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80049da:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80049de:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80049e2:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	685a      	ldr	r2, [r3, #4]
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80049f2:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80049f4:	2300      	movs	r3, #0
 80049f6:	60fb      	str	r3, [r7, #12]
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	68db      	ldr	r3, [r3, #12]
 80049fe:	60fb      	str	r3, [r7, #12]
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	689b      	ldr	r3, [r3, #8]
 8004a06:	60fb      	str	r3, [r7, #12]
 8004a08:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2201      	movs	r2, #1
 8004a0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a16:	f043 0202 	orr.w	r2, r3, #2
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004a1e:	6878      	ldr	r0, [r7, #4]
 8004a20:	f7ff fe34 	bl	800468c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004a24:	69fb      	ldr	r3, [r7, #28]
 8004a26:	f003 0308 	and.w	r3, r3, #8
 8004a2a:	2b08      	cmp	r3, #8
 8004a2c:	f040 80c3 	bne.w	8004bb6 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8004a30:	697b      	ldr	r3, [r7, #20]
 8004a32:	f003 0320 	and.w	r3, r3, #32
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	f000 80bd 	beq.w	8004bb6 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	685a      	ldr	r2, [r3, #4]
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004a4a:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4a49      	ldr	r2, [pc, #292]	@ (8004b78 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d101      	bne.n	8004a5a <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8004a56:	4b49      	ldr	r3, [pc, #292]	@ (8004b7c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004a58:	e001      	b.n	8004a5e <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8004a5a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004a5e:	685a      	ldr	r2, [r3, #4]
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	4944      	ldr	r1, [pc, #272]	@ (8004b78 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004a66:	428b      	cmp	r3, r1
 8004a68:	d101      	bne.n	8004a6e <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8004a6a:	4b44      	ldr	r3, [pc, #272]	@ (8004b7c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004a6c:	e001      	b.n	8004a72 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8004a6e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004a72:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004a76:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004a78:	2300      	movs	r3, #0
 8004a7a:	60bb      	str	r3, [r7, #8]
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	689b      	ldr	r3, [r3, #8]
 8004a82:	60bb      	str	r3, [r7, #8]
 8004a84:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2201      	movs	r2, #1
 8004a8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a92:	f043 0204 	orr.w	r2, r3, #4
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004a9a:	6878      	ldr	r0, [r7, #4]
 8004a9c:	f7ff fdf6 	bl	800468c <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004aa0:	e089      	b.n	8004bb6 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8004aa2:	69bb      	ldr	r3, [r7, #24]
 8004aa4:	f003 0302 	and.w	r3, r3, #2
 8004aa8:	2b02      	cmp	r3, #2
 8004aaa:	d107      	bne.n	8004abc <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8004aac:	693b      	ldr	r3, [r7, #16]
 8004aae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d002      	beq.n	8004abc <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8004ab6:	6878      	ldr	r0, [r7, #4]
 8004ab8:	f000 f8be 	bl	8004c38 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8004abc:	69fb      	ldr	r3, [r7, #28]
 8004abe:	f003 0301 	and.w	r3, r3, #1
 8004ac2:	2b01      	cmp	r3, #1
 8004ac4:	d107      	bne.n	8004ad6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8004ac6:	697b      	ldr	r3, [r7, #20]
 8004ac8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d002      	beq.n	8004ad6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8004ad0:	6878      	ldr	r0, [r7, #4]
 8004ad2:	f000 f8fd 	bl	8004cd0 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004ad6:	69fb      	ldr	r3, [r7, #28]
 8004ad8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004adc:	2b40      	cmp	r3, #64	@ 0x40
 8004ade:	d12f      	bne.n	8004b40 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8004ae0:	697b      	ldr	r3, [r7, #20]
 8004ae2:	f003 0320 	and.w	r3, r3, #32
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d02a      	beq.n	8004b40 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	685a      	ldr	r2, [r3, #4]
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004af8:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	4a1e      	ldr	r2, [pc, #120]	@ (8004b78 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004b00:	4293      	cmp	r3, r2
 8004b02:	d101      	bne.n	8004b08 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8004b04:	4b1d      	ldr	r3, [pc, #116]	@ (8004b7c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004b06:	e001      	b.n	8004b0c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8004b08:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004b0c:	685a      	ldr	r2, [r3, #4]
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	4919      	ldr	r1, [pc, #100]	@ (8004b78 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004b14:	428b      	cmp	r3, r1
 8004b16:	d101      	bne.n	8004b1c <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8004b18:	4b18      	ldr	r3, [pc, #96]	@ (8004b7c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004b1a:	e001      	b.n	8004b20 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8004b1c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004b20:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004b24:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	2201      	movs	r2, #1
 8004b2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b32:	f043 0202 	orr.w	r2, r3, #2
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004b3a:	6878      	ldr	r0, [r7, #4]
 8004b3c:	f7ff fda6 	bl	800468c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004b40:	69bb      	ldr	r3, [r7, #24]
 8004b42:	f003 0308 	and.w	r3, r3, #8
 8004b46:	2b08      	cmp	r3, #8
 8004b48:	d136      	bne.n	8004bb8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8004b4a:	693b      	ldr	r3, [r7, #16]
 8004b4c:	f003 0320 	and.w	r3, r3, #32
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d031      	beq.n	8004bb8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	4a07      	ldr	r2, [pc, #28]	@ (8004b78 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004b5a:	4293      	cmp	r3, r2
 8004b5c:	d101      	bne.n	8004b62 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8004b5e:	4b07      	ldr	r3, [pc, #28]	@ (8004b7c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004b60:	e001      	b.n	8004b66 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8004b62:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004b66:	685a      	ldr	r2, [r3, #4]
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	4902      	ldr	r1, [pc, #8]	@ (8004b78 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004b6e:	428b      	cmp	r3, r1
 8004b70:	d106      	bne.n	8004b80 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8004b72:	4b02      	ldr	r3, [pc, #8]	@ (8004b7c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004b74:	e006      	b.n	8004b84 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8004b76:	bf00      	nop
 8004b78:	40003800 	.word	0x40003800
 8004b7c:	40003400 	.word	0x40003400
 8004b80:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004b84:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004b88:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	685a      	ldr	r2, [r3, #4]
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004b98:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2201      	movs	r2, #1
 8004b9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ba6:	f043 0204 	orr.w	r2, r3, #4
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004bae:	6878      	ldr	r0, [r7, #4]
 8004bb0:	f7ff fd6c 	bl	800468c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004bb4:	e000      	b.n	8004bb8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004bb6:	bf00      	nop
}
 8004bb8:	bf00      	nop
 8004bba:	3720      	adds	r7, #32
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	bd80      	pop	{r7, pc}

08004bc0 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	b083      	sub	sp, #12
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8004bc8:	bf00      	nop
 8004bca:	370c      	adds	r7, #12
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd2:	4770      	bx	lr

08004bd4 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b082      	sub	sp, #8
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004be0:	1c99      	adds	r1, r3, #2
 8004be2:	687a      	ldr	r2, [r7, #4]
 8004be4:	6251      	str	r1, [r2, #36]	@ 0x24
 8004be6:	881a      	ldrh	r2, [r3, #0]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bf2:	b29b      	uxth	r3, r3
 8004bf4:	3b01      	subs	r3, #1
 8004bf6:	b29a      	uxth	r2, r3
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c00:	b29b      	uxth	r3, r3
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d113      	bne.n	8004c2e <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	685a      	ldr	r2, [r3, #4]
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004c14:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004c1a:	b29b      	uxth	r3, r3
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d106      	bne.n	8004c2e <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2201      	movs	r2, #1
 8004c24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004c28:	6878      	ldr	r0, [r7, #4]
 8004c2a:	f7ff ffc9 	bl	8004bc0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004c2e:	bf00      	nop
 8004c30:	3708      	adds	r7, #8
 8004c32:	46bd      	mov	sp, r7
 8004c34:	bd80      	pop	{r7, pc}
	...

08004c38 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b082      	sub	sp, #8
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c44:	1c99      	adds	r1, r3, #2
 8004c46:	687a      	ldr	r2, [r7, #4]
 8004c48:	6251      	str	r1, [r2, #36]	@ 0x24
 8004c4a:	8819      	ldrh	r1, [r3, #0]
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4a1d      	ldr	r2, [pc, #116]	@ (8004cc8 <I2SEx_TxISR_I2SExt+0x90>)
 8004c52:	4293      	cmp	r3, r2
 8004c54:	d101      	bne.n	8004c5a <I2SEx_TxISR_I2SExt+0x22>
 8004c56:	4b1d      	ldr	r3, [pc, #116]	@ (8004ccc <I2SEx_TxISR_I2SExt+0x94>)
 8004c58:	e001      	b.n	8004c5e <I2SEx_TxISR_I2SExt+0x26>
 8004c5a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004c5e:	460a      	mov	r2, r1
 8004c60:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c66:	b29b      	uxth	r3, r3
 8004c68:	3b01      	subs	r3, #1
 8004c6a:	b29a      	uxth	r2, r3
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c74:	b29b      	uxth	r3, r3
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d121      	bne.n	8004cbe <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	4a12      	ldr	r2, [pc, #72]	@ (8004cc8 <I2SEx_TxISR_I2SExt+0x90>)
 8004c80:	4293      	cmp	r3, r2
 8004c82:	d101      	bne.n	8004c88 <I2SEx_TxISR_I2SExt+0x50>
 8004c84:	4b11      	ldr	r3, [pc, #68]	@ (8004ccc <I2SEx_TxISR_I2SExt+0x94>)
 8004c86:	e001      	b.n	8004c8c <I2SEx_TxISR_I2SExt+0x54>
 8004c88:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004c8c:	685a      	ldr	r2, [r3, #4]
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	490d      	ldr	r1, [pc, #52]	@ (8004cc8 <I2SEx_TxISR_I2SExt+0x90>)
 8004c94:	428b      	cmp	r3, r1
 8004c96:	d101      	bne.n	8004c9c <I2SEx_TxISR_I2SExt+0x64>
 8004c98:	4b0c      	ldr	r3, [pc, #48]	@ (8004ccc <I2SEx_TxISR_I2SExt+0x94>)
 8004c9a:	e001      	b.n	8004ca0 <I2SEx_TxISR_I2SExt+0x68>
 8004c9c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004ca0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004ca4:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004caa:	b29b      	uxth	r3, r3
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d106      	bne.n	8004cbe <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2201      	movs	r2, #1
 8004cb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004cb8:	6878      	ldr	r0, [r7, #4]
 8004cba:	f7ff ff81 	bl	8004bc0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004cbe:	bf00      	nop
 8004cc0:	3708      	adds	r7, #8
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	bd80      	pop	{r7, pc}
 8004cc6:	bf00      	nop
 8004cc8:	40003800 	.word	0x40003800
 8004ccc:	40003400 	.word	0x40003400

08004cd0 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b082      	sub	sp, #8
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	68d8      	ldr	r0, [r3, #12]
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ce2:	1c99      	adds	r1, r3, #2
 8004ce4:	687a      	ldr	r2, [r7, #4]
 8004ce6:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8004ce8:	b282      	uxth	r2, r0
 8004cea:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004cf0:	b29b      	uxth	r3, r3
 8004cf2:	3b01      	subs	r3, #1
 8004cf4:	b29a      	uxth	r2, r3
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004cfe:	b29b      	uxth	r3, r3
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d113      	bne.n	8004d2c <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	685a      	ldr	r2, [r3, #4]
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004d12:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d18:	b29b      	uxth	r3, r3
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d106      	bne.n	8004d2c <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2201      	movs	r2, #1
 8004d22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004d26:	6878      	ldr	r0, [r7, #4]
 8004d28:	f7ff ff4a 	bl	8004bc0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004d2c:	bf00      	nop
 8004d2e:	3708      	adds	r7, #8
 8004d30:	46bd      	mov	sp, r7
 8004d32:	bd80      	pop	{r7, pc}

08004d34 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b082      	sub	sp, #8
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	4a20      	ldr	r2, [pc, #128]	@ (8004dc4 <I2SEx_RxISR_I2SExt+0x90>)
 8004d42:	4293      	cmp	r3, r2
 8004d44:	d101      	bne.n	8004d4a <I2SEx_RxISR_I2SExt+0x16>
 8004d46:	4b20      	ldr	r3, [pc, #128]	@ (8004dc8 <I2SEx_RxISR_I2SExt+0x94>)
 8004d48:	e001      	b.n	8004d4e <I2SEx_RxISR_I2SExt+0x1a>
 8004d4a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004d4e:	68d8      	ldr	r0, [r3, #12]
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d54:	1c99      	adds	r1, r3, #2
 8004d56:	687a      	ldr	r2, [r7, #4]
 8004d58:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8004d5a:	b282      	uxth	r2, r0
 8004d5c:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004d62:	b29b      	uxth	r3, r3
 8004d64:	3b01      	subs	r3, #1
 8004d66:	b29a      	uxth	r2, r3
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004d70:	b29b      	uxth	r3, r3
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d121      	bne.n	8004dba <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	4a12      	ldr	r2, [pc, #72]	@ (8004dc4 <I2SEx_RxISR_I2SExt+0x90>)
 8004d7c:	4293      	cmp	r3, r2
 8004d7e:	d101      	bne.n	8004d84 <I2SEx_RxISR_I2SExt+0x50>
 8004d80:	4b11      	ldr	r3, [pc, #68]	@ (8004dc8 <I2SEx_RxISR_I2SExt+0x94>)
 8004d82:	e001      	b.n	8004d88 <I2SEx_RxISR_I2SExt+0x54>
 8004d84:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004d88:	685a      	ldr	r2, [r3, #4]
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	490d      	ldr	r1, [pc, #52]	@ (8004dc4 <I2SEx_RxISR_I2SExt+0x90>)
 8004d90:	428b      	cmp	r3, r1
 8004d92:	d101      	bne.n	8004d98 <I2SEx_RxISR_I2SExt+0x64>
 8004d94:	4b0c      	ldr	r3, [pc, #48]	@ (8004dc8 <I2SEx_RxISR_I2SExt+0x94>)
 8004d96:	e001      	b.n	8004d9c <I2SEx_RxISR_I2SExt+0x68>
 8004d98:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004d9c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004da0:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004da6:	b29b      	uxth	r3, r3
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d106      	bne.n	8004dba <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2201      	movs	r2, #1
 8004db0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004db4:	6878      	ldr	r0, [r7, #4]
 8004db6:	f7ff ff03 	bl	8004bc0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004dba:	bf00      	nop
 8004dbc:	3708      	adds	r7, #8
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	bd80      	pop	{r7, pc}
 8004dc2:	bf00      	nop
 8004dc4:	40003800 	.word	0x40003800
 8004dc8:	40003400 	.word	0x40003400

08004dcc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b086      	sub	sp, #24
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d101      	bne.n	8004dde <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004dda:	2301      	movs	r3, #1
 8004ddc:	e267      	b.n	80052ae <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f003 0301 	and.w	r3, r3, #1
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d075      	beq.n	8004ed6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004dea:	4b88      	ldr	r3, [pc, #544]	@ (800500c <HAL_RCC_OscConfig+0x240>)
 8004dec:	689b      	ldr	r3, [r3, #8]
 8004dee:	f003 030c 	and.w	r3, r3, #12
 8004df2:	2b04      	cmp	r3, #4
 8004df4:	d00c      	beq.n	8004e10 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004df6:	4b85      	ldr	r3, [pc, #532]	@ (800500c <HAL_RCC_OscConfig+0x240>)
 8004df8:	689b      	ldr	r3, [r3, #8]
 8004dfa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004dfe:	2b08      	cmp	r3, #8
 8004e00:	d112      	bne.n	8004e28 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004e02:	4b82      	ldr	r3, [pc, #520]	@ (800500c <HAL_RCC_OscConfig+0x240>)
 8004e04:	685b      	ldr	r3, [r3, #4]
 8004e06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e0a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004e0e:	d10b      	bne.n	8004e28 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e10:	4b7e      	ldr	r3, [pc, #504]	@ (800500c <HAL_RCC_OscConfig+0x240>)
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d05b      	beq.n	8004ed4 <HAL_RCC_OscConfig+0x108>
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	685b      	ldr	r3, [r3, #4]
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d157      	bne.n	8004ed4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004e24:	2301      	movs	r3, #1
 8004e26:	e242      	b.n	80052ae <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	685b      	ldr	r3, [r3, #4]
 8004e2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e30:	d106      	bne.n	8004e40 <HAL_RCC_OscConfig+0x74>
 8004e32:	4b76      	ldr	r3, [pc, #472]	@ (800500c <HAL_RCC_OscConfig+0x240>)
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	4a75      	ldr	r2, [pc, #468]	@ (800500c <HAL_RCC_OscConfig+0x240>)
 8004e38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e3c:	6013      	str	r3, [r2, #0]
 8004e3e:	e01d      	b.n	8004e7c <HAL_RCC_OscConfig+0xb0>
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	685b      	ldr	r3, [r3, #4]
 8004e44:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004e48:	d10c      	bne.n	8004e64 <HAL_RCC_OscConfig+0x98>
 8004e4a:	4b70      	ldr	r3, [pc, #448]	@ (800500c <HAL_RCC_OscConfig+0x240>)
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	4a6f      	ldr	r2, [pc, #444]	@ (800500c <HAL_RCC_OscConfig+0x240>)
 8004e50:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004e54:	6013      	str	r3, [r2, #0]
 8004e56:	4b6d      	ldr	r3, [pc, #436]	@ (800500c <HAL_RCC_OscConfig+0x240>)
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	4a6c      	ldr	r2, [pc, #432]	@ (800500c <HAL_RCC_OscConfig+0x240>)
 8004e5c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e60:	6013      	str	r3, [r2, #0]
 8004e62:	e00b      	b.n	8004e7c <HAL_RCC_OscConfig+0xb0>
 8004e64:	4b69      	ldr	r3, [pc, #420]	@ (800500c <HAL_RCC_OscConfig+0x240>)
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	4a68      	ldr	r2, [pc, #416]	@ (800500c <HAL_RCC_OscConfig+0x240>)
 8004e6a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e6e:	6013      	str	r3, [r2, #0]
 8004e70:	4b66      	ldr	r3, [pc, #408]	@ (800500c <HAL_RCC_OscConfig+0x240>)
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	4a65      	ldr	r2, [pc, #404]	@ (800500c <HAL_RCC_OscConfig+0x240>)
 8004e76:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004e7a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	685b      	ldr	r3, [r3, #4]
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d013      	beq.n	8004eac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e84:	f7fc f93e 	bl	8001104 <HAL_GetTick>
 8004e88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e8a:	e008      	b.n	8004e9e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004e8c:	f7fc f93a 	bl	8001104 <HAL_GetTick>
 8004e90:	4602      	mov	r2, r0
 8004e92:	693b      	ldr	r3, [r7, #16]
 8004e94:	1ad3      	subs	r3, r2, r3
 8004e96:	2b64      	cmp	r3, #100	@ 0x64
 8004e98:	d901      	bls.n	8004e9e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004e9a:	2303      	movs	r3, #3
 8004e9c:	e207      	b.n	80052ae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e9e:	4b5b      	ldr	r3, [pc, #364]	@ (800500c <HAL_RCC_OscConfig+0x240>)
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d0f0      	beq.n	8004e8c <HAL_RCC_OscConfig+0xc0>
 8004eaa:	e014      	b.n	8004ed6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004eac:	f7fc f92a 	bl	8001104 <HAL_GetTick>
 8004eb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004eb2:	e008      	b.n	8004ec6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004eb4:	f7fc f926 	bl	8001104 <HAL_GetTick>
 8004eb8:	4602      	mov	r2, r0
 8004eba:	693b      	ldr	r3, [r7, #16]
 8004ebc:	1ad3      	subs	r3, r2, r3
 8004ebe:	2b64      	cmp	r3, #100	@ 0x64
 8004ec0:	d901      	bls.n	8004ec6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004ec2:	2303      	movs	r3, #3
 8004ec4:	e1f3      	b.n	80052ae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ec6:	4b51      	ldr	r3, [pc, #324]	@ (800500c <HAL_RCC_OscConfig+0x240>)
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d1f0      	bne.n	8004eb4 <HAL_RCC_OscConfig+0xe8>
 8004ed2:	e000      	b.n	8004ed6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ed4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f003 0302 	and.w	r3, r3, #2
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d063      	beq.n	8004faa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004ee2:	4b4a      	ldr	r3, [pc, #296]	@ (800500c <HAL_RCC_OscConfig+0x240>)
 8004ee4:	689b      	ldr	r3, [r3, #8]
 8004ee6:	f003 030c 	and.w	r3, r3, #12
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d00b      	beq.n	8004f06 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004eee:	4b47      	ldr	r3, [pc, #284]	@ (800500c <HAL_RCC_OscConfig+0x240>)
 8004ef0:	689b      	ldr	r3, [r3, #8]
 8004ef2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004ef6:	2b08      	cmp	r3, #8
 8004ef8:	d11c      	bne.n	8004f34 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004efa:	4b44      	ldr	r3, [pc, #272]	@ (800500c <HAL_RCC_OscConfig+0x240>)
 8004efc:	685b      	ldr	r3, [r3, #4]
 8004efe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d116      	bne.n	8004f34 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f06:	4b41      	ldr	r3, [pc, #260]	@ (800500c <HAL_RCC_OscConfig+0x240>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f003 0302 	and.w	r3, r3, #2
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d005      	beq.n	8004f1e <HAL_RCC_OscConfig+0x152>
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	68db      	ldr	r3, [r3, #12]
 8004f16:	2b01      	cmp	r3, #1
 8004f18:	d001      	beq.n	8004f1e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004f1a:	2301      	movs	r3, #1
 8004f1c:	e1c7      	b.n	80052ae <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f1e:	4b3b      	ldr	r3, [pc, #236]	@ (800500c <HAL_RCC_OscConfig+0x240>)
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	691b      	ldr	r3, [r3, #16]
 8004f2a:	00db      	lsls	r3, r3, #3
 8004f2c:	4937      	ldr	r1, [pc, #220]	@ (800500c <HAL_RCC_OscConfig+0x240>)
 8004f2e:	4313      	orrs	r3, r2
 8004f30:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f32:	e03a      	b.n	8004faa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	68db      	ldr	r3, [r3, #12]
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d020      	beq.n	8004f7e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004f3c:	4b34      	ldr	r3, [pc, #208]	@ (8005010 <HAL_RCC_OscConfig+0x244>)
 8004f3e:	2201      	movs	r2, #1
 8004f40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f42:	f7fc f8df 	bl	8001104 <HAL_GetTick>
 8004f46:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f48:	e008      	b.n	8004f5c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004f4a:	f7fc f8db 	bl	8001104 <HAL_GetTick>
 8004f4e:	4602      	mov	r2, r0
 8004f50:	693b      	ldr	r3, [r7, #16]
 8004f52:	1ad3      	subs	r3, r2, r3
 8004f54:	2b02      	cmp	r3, #2
 8004f56:	d901      	bls.n	8004f5c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004f58:	2303      	movs	r3, #3
 8004f5a:	e1a8      	b.n	80052ae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f5c:	4b2b      	ldr	r3, [pc, #172]	@ (800500c <HAL_RCC_OscConfig+0x240>)
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f003 0302 	and.w	r3, r3, #2
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d0f0      	beq.n	8004f4a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f68:	4b28      	ldr	r3, [pc, #160]	@ (800500c <HAL_RCC_OscConfig+0x240>)
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	691b      	ldr	r3, [r3, #16]
 8004f74:	00db      	lsls	r3, r3, #3
 8004f76:	4925      	ldr	r1, [pc, #148]	@ (800500c <HAL_RCC_OscConfig+0x240>)
 8004f78:	4313      	orrs	r3, r2
 8004f7a:	600b      	str	r3, [r1, #0]
 8004f7c:	e015      	b.n	8004faa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004f7e:	4b24      	ldr	r3, [pc, #144]	@ (8005010 <HAL_RCC_OscConfig+0x244>)
 8004f80:	2200      	movs	r2, #0
 8004f82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f84:	f7fc f8be 	bl	8001104 <HAL_GetTick>
 8004f88:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f8a:	e008      	b.n	8004f9e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004f8c:	f7fc f8ba 	bl	8001104 <HAL_GetTick>
 8004f90:	4602      	mov	r2, r0
 8004f92:	693b      	ldr	r3, [r7, #16]
 8004f94:	1ad3      	subs	r3, r2, r3
 8004f96:	2b02      	cmp	r3, #2
 8004f98:	d901      	bls.n	8004f9e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004f9a:	2303      	movs	r3, #3
 8004f9c:	e187      	b.n	80052ae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f9e:	4b1b      	ldr	r3, [pc, #108]	@ (800500c <HAL_RCC_OscConfig+0x240>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f003 0302 	and.w	r3, r3, #2
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d1f0      	bne.n	8004f8c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f003 0308 	and.w	r3, r3, #8
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d036      	beq.n	8005024 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	695b      	ldr	r3, [r3, #20]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d016      	beq.n	8004fec <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004fbe:	4b15      	ldr	r3, [pc, #84]	@ (8005014 <HAL_RCC_OscConfig+0x248>)
 8004fc0:	2201      	movs	r2, #1
 8004fc2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fc4:	f7fc f89e 	bl	8001104 <HAL_GetTick>
 8004fc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004fca:	e008      	b.n	8004fde <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004fcc:	f7fc f89a 	bl	8001104 <HAL_GetTick>
 8004fd0:	4602      	mov	r2, r0
 8004fd2:	693b      	ldr	r3, [r7, #16]
 8004fd4:	1ad3      	subs	r3, r2, r3
 8004fd6:	2b02      	cmp	r3, #2
 8004fd8:	d901      	bls.n	8004fde <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004fda:	2303      	movs	r3, #3
 8004fdc:	e167      	b.n	80052ae <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004fde:	4b0b      	ldr	r3, [pc, #44]	@ (800500c <HAL_RCC_OscConfig+0x240>)
 8004fe0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004fe2:	f003 0302 	and.w	r3, r3, #2
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d0f0      	beq.n	8004fcc <HAL_RCC_OscConfig+0x200>
 8004fea:	e01b      	b.n	8005024 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004fec:	4b09      	ldr	r3, [pc, #36]	@ (8005014 <HAL_RCC_OscConfig+0x248>)
 8004fee:	2200      	movs	r2, #0
 8004ff0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ff2:	f7fc f887 	bl	8001104 <HAL_GetTick>
 8004ff6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ff8:	e00e      	b.n	8005018 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004ffa:	f7fc f883 	bl	8001104 <HAL_GetTick>
 8004ffe:	4602      	mov	r2, r0
 8005000:	693b      	ldr	r3, [r7, #16]
 8005002:	1ad3      	subs	r3, r2, r3
 8005004:	2b02      	cmp	r3, #2
 8005006:	d907      	bls.n	8005018 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005008:	2303      	movs	r3, #3
 800500a:	e150      	b.n	80052ae <HAL_RCC_OscConfig+0x4e2>
 800500c:	40023800 	.word	0x40023800
 8005010:	42470000 	.word	0x42470000
 8005014:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005018:	4b88      	ldr	r3, [pc, #544]	@ (800523c <HAL_RCC_OscConfig+0x470>)
 800501a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800501c:	f003 0302 	and.w	r3, r3, #2
 8005020:	2b00      	cmp	r3, #0
 8005022:	d1ea      	bne.n	8004ffa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f003 0304 	and.w	r3, r3, #4
 800502c:	2b00      	cmp	r3, #0
 800502e:	f000 8097 	beq.w	8005160 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005032:	2300      	movs	r3, #0
 8005034:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005036:	4b81      	ldr	r3, [pc, #516]	@ (800523c <HAL_RCC_OscConfig+0x470>)
 8005038:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800503a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800503e:	2b00      	cmp	r3, #0
 8005040:	d10f      	bne.n	8005062 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005042:	2300      	movs	r3, #0
 8005044:	60bb      	str	r3, [r7, #8]
 8005046:	4b7d      	ldr	r3, [pc, #500]	@ (800523c <HAL_RCC_OscConfig+0x470>)
 8005048:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800504a:	4a7c      	ldr	r2, [pc, #496]	@ (800523c <HAL_RCC_OscConfig+0x470>)
 800504c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005050:	6413      	str	r3, [r2, #64]	@ 0x40
 8005052:	4b7a      	ldr	r3, [pc, #488]	@ (800523c <HAL_RCC_OscConfig+0x470>)
 8005054:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005056:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800505a:	60bb      	str	r3, [r7, #8]
 800505c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800505e:	2301      	movs	r3, #1
 8005060:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005062:	4b77      	ldr	r3, [pc, #476]	@ (8005240 <HAL_RCC_OscConfig+0x474>)
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800506a:	2b00      	cmp	r3, #0
 800506c:	d118      	bne.n	80050a0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800506e:	4b74      	ldr	r3, [pc, #464]	@ (8005240 <HAL_RCC_OscConfig+0x474>)
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	4a73      	ldr	r2, [pc, #460]	@ (8005240 <HAL_RCC_OscConfig+0x474>)
 8005074:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005078:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800507a:	f7fc f843 	bl	8001104 <HAL_GetTick>
 800507e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005080:	e008      	b.n	8005094 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005082:	f7fc f83f 	bl	8001104 <HAL_GetTick>
 8005086:	4602      	mov	r2, r0
 8005088:	693b      	ldr	r3, [r7, #16]
 800508a:	1ad3      	subs	r3, r2, r3
 800508c:	2b02      	cmp	r3, #2
 800508e:	d901      	bls.n	8005094 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005090:	2303      	movs	r3, #3
 8005092:	e10c      	b.n	80052ae <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005094:	4b6a      	ldr	r3, [pc, #424]	@ (8005240 <HAL_RCC_OscConfig+0x474>)
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800509c:	2b00      	cmp	r3, #0
 800509e:	d0f0      	beq.n	8005082 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	689b      	ldr	r3, [r3, #8]
 80050a4:	2b01      	cmp	r3, #1
 80050a6:	d106      	bne.n	80050b6 <HAL_RCC_OscConfig+0x2ea>
 80050a8:	4b64      	ldr	r3, [pc, #400]	@ (800523c <HAL_RCC_OscConfig+0x470>)
 80050aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050ac:	4a63      	ldr	r2, [pc, #396]	@ (800523c <HAL_RCC_OscConfig+0x470>)
 80050ae:	f043 0301 	orr.w	r3, r3, #1
 80050b2:	6713      	str	r3, [r2, #112]	@ 0x70
 80050b4:	e01c      	b.n	80050f0 <HAL_RCC_OscConfig+0x324>
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	689b      	ldr	r3, [r3, #8]
 80050ba:	2b05      	cmp	r3, #5
 80050bc:	d10c      	bne.n	80050d8 <HAL_RCC_OscConfig+0x30c>
 80050be:	4b5f      	ldr	r3, [pc, #380]	@ (800523c <HAL_RCC_OscConfig+0x470>)
 80050c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050c2:	4a5e      	ldr	r2, [pc, #376]	@ (800523c <HAL_RCC_OscConfig+0x470>)
 80050c4:	f043 0304 	orr.w	r3, r3, #4
 80050c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80050ca:	4b5c      	ldr	r3, [pc, #368]	@ (800523c <HAL_RCC_OscConfig+0x470>)
 80050cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050ce:	4a5b      	ldr	r2, [pc, #364]	@ (800523c <HAL_RCC_OscConfig+0x470>)
 80050d0:	f043 0301 	orr.w	r3, r3, #1
 80050d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80050d6:	e00b      	b.n	80050f0 <HAL_RCC_OscConfig+0x324>
 80050d8:	4b58      	ldr	r3, [pc, #352]	@ (800523c <HAL_RCC_OscConfig+0x470>)
 80050da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050dc:	4a57      	ldr	r2, [pc, #348]	@ (800523c <HAL_RCC_OscConfig+0x470>)
 80050de:	f023 0301 	bic.w	r3, r3, #1
 80050e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80050e4:	4b55      	ldr	r3, [pc, #340]	@ (800523c <HAL_RCC_OscConfig+0x470>)
 80050e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050e8:	4a54      	ldr	r2, [pc, #336]	@ (800523c <HAL_RCC_OscConfig+0x470>)
 80050ea:	f023 0304 	bic.w	r3, r3, #4
 80050ee:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	689b      	ldr	r3, [r3, #8]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d015      	beq.n	8005124 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050f8:	f7fc f804 	bl	8001104 <HAL_GetTick>
 80050fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050fe:	e00a      	b.n	8005116 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005100:	f7fc f800 	bl	8001104 <HAL_GetTick>
 8005104:	4602      	mov	r2, r0
 8005106:	693b      	ldr	r3, [r7, #16]
 8005108:	1ad3      	subs	r3, r2, r3
 800510a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800510e:	4293      	cmp	r3, r2
 8005110:	d901      	bls.n	8005116 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005112:	2303      	movs	r3, #3
 8005114:	e0cb      	b.n	80052ae <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005116:	4b49      	ldr	r3, [pc, #292]	@ (800523c <HAL_RCC_OscConfig+0x470>)
 8005118:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800511a:	f003 0302 	and.w	r3, r3, #2
 800511e:	2b00      	cmp	r3, #0
 8005120:	d0ee      	beq.n	8005100 <HAL_RCC_OscConfig+0x334>
 8005122:	e014      	b.n	800514e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005124:	f7fb ffee 	bl	8001104 <HAL_GetTick>
 8005128:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800512a:	e00a      	b.n	8005142 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800512c:	f7fb ffea 	bl	8001104 <HAL_GetTick>
 8005130:	4602      	mov	r2, r0
 8005132:	693b      	ldr	r3, [r7, #16]
 8005134:	1ad3      	subs	r3, r2, r3
 8005136:	f241 3288 	movw	r2, #5000	@ 0x1388
 800513a:	4293      	cmp	r3, r2
 800513c:	d901      	bls.n	8005142 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800513e:	2303      	movs	r3, #3
 8005140:	e0b5      	b.n	80052ae <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005142:	4b3e      	ldr	r3, [pc, #248]	@ (800523c <HAL_RCC_OscConfig+0x470>)
 8005144:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005146:	f003 0302 	and.w	r3, r3, #2
 800514a:	2b00      	cmp	r3, #0
 800514c:	d1ee      	bne.n	800512c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800514e:	7dfb      	ldrb	r3, [r7, #23]
 8005150:	2b01      	cmp	r3, #1
 8005152:	d105      	bne.n	8005160 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005154:	4b39      	ldr	r3, [pc, #228]	@ (800523c <HAL_RCC_OscConfig+0x470>)
 8005156:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005158:	4a38      	ldr	r2, [pc, #224]	@ (800523c <HAL_RCC_OscConfig+0x470>)
 800515a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800515e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	699b      	ldr	r3, [r3, #24]
 8005164:	2b00      	cmp	r3, #0
 8005166:	f000 80a1 	beq.w	80052ac <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800516a:	4b34      	ldr	r3, [pc, #208]	@ (800523c <HAL_RCC_OscConfig+0x470>)
 800516c:	689b      	ldr	r3, [r3, #8]
 800516e:	f003 030c 	and.w	r3, r3, #12
 8005172:	2b08      	cmp	r3, #8
 8005174:	d05c      	beq.n	8005230 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	699b      	ldr	r3, [r3, #24]
 800517a:	2b02      	cmp	r3, #2
 800517c:	d141      	bne.n	8005202 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800517e:	4b31      	ldr	r3, [pc, #196]	@ (8005244 <HAL_RCC_OscConfig+0x478>)
 8005180:	2200      	movs	r2, #0
 8005182:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005184:	f7fb ffbe 	bl	8001104 <HAL_GetTick>
 8005188:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800518a:	e008      	b.n	800519e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800518c:	f7fb ffba 	bl	8001104 <HAL_GetTick>
 8005190:	4602      	mov	r2, r0
 8005192:	693b      	ldr	r3, [r7, #16]
 8005194:	1ad3      	subs	r3, r2, r3
 8005196:	2b02      	cmp	r3, #2
 8005198:	d901      	bls.n	800519e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800519a:	2303      	movs	r3, #3
 800519c:	e087      	b.n	80052ae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800519e:	4b27      	ldr	r3, [pc, #156]	@ (800523c <HAL_RCC_OscConfig+0x470>)
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d1f0      	bne.n	800518c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	69da      	ldr	r2, [r3, #28]
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6a1b      	ldr	r3, [r3, #32]
 80051b2:	431a      	orrs	r2, r3
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051b8:	019b      	lsls	r3, r3, #6
 80051ba:	431a      	orrs	r2, r3
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051c0:	085b      	lsrs	r3, r3, #1
 80051c2:	3b01      	subs	r3, #1
 80051c4:	041b      	lsls	r3, r3, #16
 80051c6:	431a      	orrs	r2, r3
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051cc:	061b      	lsls	r3, r3, #24
 80051ce:	491b      	ldr	r1, [pc, #108]	@ (800523c <HAL_RCC_OscConfig+0x470>)
 80051d0:	4313      	orrs	r3, r2
 80051d2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80051d4:	4b1b      	ldr	r3, [pc, #108]	@ (8005244 <HAL_RCC_OscConfig+0x478>)
 80051d6:	2201      	movs	r2, #1
 80051d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051da:	f7fb ff93 	bl	8001104 <HAL_GetTick>
 80051de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80051e0:	e008      	b.n	80051f4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80051e2:	f7fb ff8f 	bl	8001104 <HAL_GetTick>
 80051e6:	4602      	mov	r2, r0
 80051e8:	693b      	ldr	r3, [r7, #16]
 80051ea:	1ad3      	subs	r3, r2, r3
 80051ec:	2b02      	cmp	r3, #2
 80051ee:	d901      	bls.n	80051f4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80051f0:	2303      	movs	r3, #3
 80051f2:	e05c      	b.n	80052ae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80051f4:	4b11      	ldr	r3, [pc, #68]	@ (800523c <HAL_RCC_OscConfig+0x470>)
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d0f0      	beq.n	80051e2 <HAL_RCC_OscConfig+0x416>
 8005200:	e054      	b.n	80052ac <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005202:	4b10      	ldr	r3, [pc, #64]	@ (8005244 <HAL_RCC_OscConfig+0x478>)
 8005204:	2200      	movs	r2, #0
 8005206:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005208:	f7fb ff7c 	bl	8001104 <HAL_GetTick>
 800520c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800520e:	e008      	b.n	8005222 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005210:	f7fb ff78 	bl	8001104 <HAL_GetTick>
 8005214:	4602      	mov	r2, r0
 8005216:	693b      	ldr	r3, [r7, #16]
 8005218:	1ad3      	subs	r3, r2, r3
 800521a:	2b02      	cmp	r3, #2
 800521c:	d901      	bls.n	8005222 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800521e:	2303      	movs	r3, #3
 8005220:	e045      	b.n	80052ae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005222:	4b06      	ldr	r3, [pc, #24]	@ (800523c <HAL_RCC_OscConfig+0x470>)
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800522a:	2b00      	cmp	r3, #0
 800522c:	d1f0      	bne.n	8005210 <HAL_RCC_OscConfig+0x444>
 800522e:	e03d      	b.n	80052ac <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	699b      	ldr	r3, [r3, #24]
 8005234:	2b01      	cmp	r3, #1
 8005236:	d107      	bne.n	8005248 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005238:	2301      	movs	r3, #1
 800523a:	e038      	b.n	80052ae <HAL_RCC_OscConfig+0x4e2>
 800523c:	40023800 	.word	0x40023800
 8005240:	40007000 	.word	0x40007000
 8005244:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005248:	4b1b      	ldr	r3, [pc, #108]	@ (80052b8 <HAL_RCC_OscConfig+0x4ec>)
 800524a:	685b      	ldr	r3, [r3, #4]
 800524c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	699b      	ldr	r3, [r3, #24]
 8005252:	2b01      	cmp	r3, #1
 8005254:	d028      	beq.n	80052a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005260:	429a      	cmp	r2, r3
 8005262:	d121      	bne.n	80052a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800526e:	429a      	cmp	r2, r3
 8005270:	d11a      	bne.n	80052a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005272:	68fa      	ldr	r2, [r7, #12]
 8005274:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005278:	4013      	ands	r3, r2
 800527a:	687a      	ldr	r2, [r7, #4]
 800527c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800527e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005280:	4293      	cmp	r3, r2
 8005282:	d111      	bne.n	80052a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800528e:	085b      	lsrs	r3, r3, #1
 8005290:	3b01      	subs	r3, #1
 8005292:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005294:	429a      	cmp	r2, r3
 8005296:	d107      	bne.n	80052a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052a2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80052a4:	429a      	cmp	r2, r3
 80052a6:	d001      	beq.n	80052ac <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80052a8:	2301      	movs	r3, #1
 80052aa:	e000      	b.n	80052ae <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80052ac:	2300      	movs	r3, #0
}
 80052ae:	4618      	mov	r0, r3
 80052b0:	3718      	adds	r7, #24
 80052b2:	46bd      	mov	sp, r7
 80052b4:	bd80      	pop	{r7, pc}
 80052b6:	bf00      	nop
 80052b8:	40023800 	.word	0x40023800

080052bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80052bc:	b580      	push	{r7, lr}
 80052be:	b084      	sub	sp, #16
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	6078      	str	r0, [r7, #4]
 80052c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d101      	bne.n	80052d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80052cc:	2301      	movs	r3, #1
 80052ce:	e0cc      	b.n	800546a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80052d0:	4b68      	ldr	r3, [pc, #416]	@ (8005474 <HAL_RCC_ClockConfig+0x1b8>)
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	f003 0307 	and.w	r3, r3, #7
 80052d8:	683a      	ldr	r2, [r7, #0]
 80052da:	429a      	cmp	r2, r3
 80052dc:	d90c      	bls.n	80052f8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052de:	4b65      	ldr	r3, [pc, #404]	@ (8005474 <HAL_RCC_ClockConfig+0x1b8>)
 80052e0:	683a      	ldr	r2, [r7, #0]
 80052e2:	b2d2      	uxtb	r2, r2
 80052e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80052e6:	4b63      	ldr	r3, [pc, #396]	@ (8005474 <HAL_RCC_ClockConfig+0x1b8>)
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f003 0307 	and.w	r3, r3, #7
 80052ee:	683a      	ldr	r2, [r7, #0]
 80052f0:	429a      	cmp	r2, r3
 80052f2:	d001      	beq.n	80052f8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80052f4:	2301      	movs	r3, #1
 80052f6:	e0b8      	b.n	800546a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f003 0302 	and.w	r3, r3, #2
 8005300:	2b00      	cmp	r3, #0
 8005302:	d020      	beq.n	8005346 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f003 0304 	and.w	r3, r3, #4
 800530c:	2b00      	cmp	r3, #0
 800530e:	d005      	beq.n	800531c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005310:	4b59      	ldr	r3, [pc, #356]	@ (8005478 <HAL_RCC_ClockConfig+0x1bc>)
 8005312:	689b      	ldr	r3, [r3, #8]
 8005314:	4a58      	ldr	r2, [pc, #352]	@ (8005478 <HAL_RCC_ClockConfig+0x1bc>)
 8005316:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800531a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f003 0308 	and.w	r3, r3, #8
 8005324:	2b00      	cmp	r3, #0
 8005326:	d005      	beq.n	8005334 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005328:	4b53      	ldr	r3, [pc, #332]	@ (8005478 <HAL_RCC_ClockConfig+0x1bc>)
 800532a:	689b      	ldr	r3, [r3, #8]
 800532c:	4a52      	ldr	r2, [pc, #328]	@ (8005478 <HAL_RCC_ClockConfig+0x1bc>)
 800532e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005332:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005334:	4b50      	ldr	r3, [pc, #320]	@ (8005478 <HAL_RCC_ClockConfig+0x1bc>)
 8005336:	689b      	ldr	r3, [r3, #8]
 8005338:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	689b      	ldr	r3, [r3, #8]
 8005340:	494d      	ldr	r1, [pc, #308]	@ (8005478 <HAL_RCC_ClockConfig+0x1bc>)
 8005342:	4313      	orrs	r3, r2
 8005344:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f003 0301 	and.w	r3, r3, #1
 800534e:	2b00      	cmp	r3, #0
 8005350:	d044      	beq.n	80053dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	685b      	ldr	r3, [r3, #4]
 8005356:	2b01      	cmp	r3, #1
 8005358:	d107      	bne.n	800536a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800535a:	4b47      	ldr	r3, [pc, #284]	@ (8005478 <HAL_RCC_ClockConfig+0x1bc>)
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005362:	2b00      	cmp	r3, #0
 8005364:	d119      	bne.n	800539a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005366:	2301      	movs	r3, #1
 8005368:	e07f      	b.n	800546a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	685b      	ldr	r3, [r3, #4]
 800536e:	2b02      	cmp	r3, #2
 8005370:	d003      	beq.n	800537a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005376:	2b03      	cmp	r3, #3
 8005378:	d107      	bne.n	800538a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800537a:	4b3f      	ldr	r3, [pc, #252]	@ (8005478 <HAL_RCC_ClockConfig+0x1bc>)
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005382:	2b00      	cmp	r3, #0
 8005384:	d109      	bne.n	800539a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005386:	2301      	movs	r3, #1
 8005388:	e06f      	b.n	800546a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800538a:	4b3b      	ldr	r3, [pc, #236]	@ (8005478 <HAL_RCC_ClockConfig+0x1bc>)
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f003 0302 	and.w	r3, r3, #2
 8005392:	2b00      	cmp	r3, #0
 8005394:	d101      	bne.n	800539a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005396:	2301      	movs	r3, #1
 8005398:	e067      	b.n	800546a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800539a:	4b37      	ldr	r3, [pc, #220]	@ (8005478 <HAL_RCC_ClockConfig+0x1bc>)
 800539c:	689b      	ldr	r3, [r3, #8]
 800539e:	f023 0203 	bic.w	r2, r3, #3
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	685b      	ldr	r3, [r3, #4]
 80053a6:	4934      	ldr	r1, [pc, #208]	@ (8005478 <HAL_RCC_ClockConfig+0x1bc>)
 80053a8:	4313      	orrs	r3, r2
 80053aa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80053ac:	f7fb feaa 	bl	8001104 <HAL_GetTick>
 80053b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80053b2:	e00a      	b.n	80053ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80053b4:	f7fb fea6 	bl	8001104 <HAL_GetTick>
 80053b8:	4602      	mov	r2, r0
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	1ad3      	subs	r3, r2, r3
 80053be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053c2:	4293      	cmp	r3, r2
 80053c4:	d901      	bls.n	80053ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80053c6:	2303      	movs	r3, #3
 80053c8:	e04f      	b.n	800546a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80053ca:	4b2b      	ldr	r3, [pc, #172]	@ (8005478 <HAL_RCC_ClockConfig+0x1bc>)
 80053cc:	689b      	ldr	r3, [r3, #8]
 80053ce:	f003 020c 	and.w	r2, r3, #12
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	685b      	ldr	r3, [r3, #4]
 80053d6:	009b      	lsls	r3, r3, #2
 80053d8:	429a      	cmp	r2, r3
 80053da:	d1eb      	bne.n	80053b4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80053dc:	4b25      	ldr	r3, [pc, #148]	@ (8005474 <HAL_RCC_ClockConfig+0x1b8>)
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f003 0307 	and.w	r3, r3, #7
 80053e4:	683a      	ldr	r2, [r7, #0]
 80053e6:	429a      	cmp	r2, r3
 80053e8:	d20c      	bcs.n	8005404 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80053ea:	4b22      	ldr	r3, [pc, #136]	@ (8005474 <HAL_RCC_ClockConfig+0x1b8>)
 80053ec:	683a      	ldr	r2, [r7, #0]
 80053ee:	b2d2      	uxtb	r2, r2
 80053f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80053f2:	4b20      	ldr	r3, [pc, #128]	@ (8005474 <HAL_RCC_ClockConfig+0x1b8>)
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f003 0307 	and.w	r3, r3, #7
 80053fa:	683a      	ldr	r2, [r7, #0]
 80053fc:	429a      	cmp	r2, r3
 80053fe:	d001      	beq.n	8005404 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005400:	2301      	movs	r3, #1
 8005402:	e032      	b.n	800546a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f003 0304 	and.w	r3, r3, #4
 800540c:	2b00      	cmp	r3, #0
 800540e:	d008      	beq.n	8005422 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005410:	4b19      	ldr	r3, [pc, #100]	@ (8005478 <HAL_RCC_ClockConfig+0x1bc>)
 8005412:	689b      	ldr	r3, [r3, #8]
 8005414:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	68db      	ldr	r3, [r3, #12]
 800541c:	4916      	ldr	r1, [pc, #88]	@ (8005478 <HAL_RCC_ClockConfig+0x1bc>)
 800541e:	4313      	orrs	r3, r2
 8005420:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f003 0308 	and.w	r3, r3, #8
 800542a:	2b00      	cmp	r3, #0
 800542c:	d009      	beq.n	8005442 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800542e:	4b12      	ldr	r3, [pc, #72]	@ (8005478 <HAL_RCC_ClockConfig+0x1bc>)
 8005430:	689b      	ldr	r3, [r3, #8]
 8005432:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	691b      	ldr	r3, [r3, #16]
 800543a:	00db      	lsls	r3, r3, #3
 800543c:	490e      	ldr	r1, [pc, #56]	@ (8005478 <HAL_RCC_ClockConfig+0x1bc>)
 800543e:	4313      	orrs	r3, r2
 8005440:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005442:	f000 f821 	bl	8005488 <HAL_RCC_GetSysClockFreq>
 8005446:	4602      	mov	r2, r0
 8005448:	4b0b      	ldr	r3, [pc, #44]	@ (8005478 <HAL_RCC_ClockConfig+0x1bc>)
 800544a:	689b      	ldr	r3, [r3, #8]
 800544c:	091b      	lsrs	r3, r3, #4
 800544e:	f003 030f 	and.w	r3, r3, #15
 8005452:	490a      	ldr	r1, [pc, #40]	@ (800547c <HAL_RCC_ClockConfig+0x1c0>)
 8005454:	5ccb      	ldrb	r3, [r1, r3]
 8005456:	fa22 f303 	lsr.w	r3, r2, r3
 800545a:	4a09      	ldr	r2, [pc, #36]	@ (8005480 <HAL_RCC_ClockConfig+0x1c4>)
 800545c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800545e:	4b09      	ldr	r3, [pc, #36]	@ (8005484 <HAL_RCC_ClockConfig+0x1c8>)
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	4618      	mov	r0, r3
 8005464:	f7fb fcd2 	bl	8000e0c <HAL_InitTick>

  return HAL_OK;
 8005468:	2300      	movs	r3, #0
}
 800546a:	4618      	mov	r0, r3
 800546c:	3710      	adds	r7, #16
 800546e:	46bd      	mov	sp, r7
 8005470:	bd80      	pop	{r7, pc}
 8005472:	bf00      	nop
 8005474:	40023c00 	.word	0x40023c00
 8005478:	40023800 	.word	0x40023800
 800547c:	08010398 	.word	0x08010398
 8005480:	20000000 	.word	0x20000000
 8005484:	20000004 	.word	0x20000004

08005488 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005488:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800548c:	b094      	sub	sp, #80	@ 0x50
 800548e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005490:	2300      	movs	r3, #0
 8005492:	647b      	str	r3, [r7, #68]	@ 0x44
 8005494:	2300      	movs	r3, #0
 8005496:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005498:	2300      	movs	r3, #0
 800549a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800549c:	2300      	movs	r3, #0
 800549e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80054a0:	4b79      	ldr	r3, [pc, #484]	@ (8005688 <HAL_RCC_GetSysClockFreq+0x200>)
 80054a2:	689b      	ldr	r3, [r3, #8]
 80054a4:	f003 030c 	and.w	r3, r3, #12
 80054a8:	2b08      	cmp	r3, #8
 80054aa:	d00d      	beq.n	80054c8 <HAL_RCC_GetSysClockFreq+0x40>
 80054ac:	2b08      	cmp	r3, #8
 80054ae:	f200 80e1 	bhi.w	8005674 <HAL_RCC_GetSysClockFreq+0x1ec>
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d002      	beq.n	80054bc <HAL_RCC_GetSysClockFreq+0x34>
 80054b6:	2b04      	cmp	r3, #4
 80054b8:	d003      	beq.n	80054c2 <HAL_RCC_GetSysClockFreq+0x3a>
 80054ba:	e0db      	b.n	8005674 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80054bc:	4b73      	ldr	r3, [pc, #460]	@ (800568c <HAL_RCC_GetSysClockFreq+0x204>)
 80054be:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 80054c0:	e0db      	b.n	800567a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80054c2:	4b73      	ldr	r3, [pc, #460]	@ (8005690 <HAL_RCC_GetSysClockFreq+0x208>)
 80054c4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80054c6:	e0d8      	b.n	800567a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80054c8:	4b6f      	ldr	r3, [pc, #444]	@ (8005688 <HAL_RCC_GetSysClockFreq+0x200>)
 80054ca:	685b      	ldr	r3, [r3, #4]
 80054cc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80054d0:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80054d2:	4b6d      	ldr	r3, [pc, #436]	@ (8005688 <HAL_RCC_GetSysClockFreq+0x200>)
 80054d4:	685b      	ldr	r3, [r3, #4]
 80054d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d063      	beq.n	80055a6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80054de:	4b6a      	ldr	r3, [pc, #424]	@ (8005688 <HAL_RCC_GetSysClockFreq+0x200>)
 80054e0:	685b      	ldr	r3, [r3, #4]
 80054e2:	099b      	lsrs	r3, r3, #6
 80054e4:	2200      	movs	r2, #0
 80054e6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80054e8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80054ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054f0:	633b      	str	r3, [r7, #48]	@ 0x30
 80054f2:	2300      	movs	r3, #0
 80054f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80054f6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80054fa:	4622      	mov	r2, r4
 80054fc:	462b      	mov	r3, r5
 80054fe:	f04f 0000 	mov.w	r0, #0
 8005502:	f04f 0100 	mov.w	r1, #0
 8005506:	0159      	lsls	r1, r3, #5
 8005508:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800550c:	0150      	lsls	r0, r2, #5
 800550e:	4602      	mov	r2, r0
 8005510:	460b      	mov	r3, r1
 8005512:	4621      	mov	r1, r4
 8005514:	1a51      	subs	r1, r2, r1
 8005516:	6139      	str	r1, [r7, #16]
 8005518:	4629      	mov	r1, r5
 800551a:	eb63 0301 	sbc.w	r3, r3, r1
 800551e:	617b      	str	r3, [r7, #20]
 8005520:	f04f 0200 	mov.w	r2, #0
 8005524:	f04f 0300 	mov.w	r3, #0
 8005528:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800552c:	4659      	mov	r1, fp
 800552e:	018b      	lsls	r3, r1, #6
 8005530:	4651      	mov	r1, sl
 8005532:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005536:	4651      	mov	r1, sl
 8005538:	018a      	lsls	r2, r1, #6
 800553a:	4651      	mov	r1, sl
 800553c:	ebb2 0801 	subs.w	r8, r2, r1
 8005540:	4659      	mov	r1, fp
 8005542:	eb63 0901 	sbc.w	r9, r3, r1
 8005546:	f04f 0200 	mov.w	r2, #0
 800554a:	f04f 0300 	mov.w	r3, #0
 800554e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005552:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005556:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800555a:	4690      	mov	r8, r2
 800555c:	4699      	mov	r9, r3
 800555e:	4623      	mov	r3, r4
 8005560:	eb18 0303 	adds.w	r3, r8, r3
 8005564:	60bb      	str	r3, [r7, #8]
 8005566:	462b      	mov	r3, r5
 8005568:	eb49 0303 	adc.w	r3, r9, r3
 800556c:	60fb      	str	r3, [r7, #12]
 800556e:	f04f 0200 	mov.w	r2, #0
 8005572:	f04f 0300 	mov.w	r3, #0
 8005576:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800557a:	4629      	mov	r1, r5
 800557c:	024b      	lsls	r3, r1, #9
 800557e:	4621      	mov	r1, r4
 8005580:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005584:	4621      	mov	r1, r4
 8005586:	024a      	lsls	r2, r1, #9
 8005588:	4610      	mov	r0, r2
 800558a:	4619      	mov	r1, r3
 800558c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800558e:	2200      	movs	r2, #0
 8005590:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005592:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005594:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005598:	f7fa fe16 	bl	80001c8 <__aeabi_uldivmod>
 800559c:	4602      	mov	r2, r0
 800559e:	460b      	mov	r3, r1
 80055a0:	4613      	mov	r3, r2
 80055a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80055a4:	e058      	b.n	8005658 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80055a6:	4b38      	ldr	r3, [pc, #224]	@ (8005688 <HAL_RCC_GetSysClockFreq+0x200>)
 80055a8:	685b      	ldr	r3, [r3, #4]
 80055aa:	099b      	lsrs	r3, r3, #6
 80055ac:	2200      	movs	r2, #0
 80055ae:	4618      	mov	r0, r3
 80055b0:	4611      	mov	r1, r2
 80055b2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80055b6:	623b      	str	r3, [r7, #32]
 80055b8:	2300      	movs	r3, #0
 80055ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80055bc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80055c0:	4642      	mov	r2, r8
 80055c2:	464b      	mov	r3, r9
 80055c4:	f04f 0000 	mov.w	r0, #0
 80055c8:	f04f 0100 	mov.w	r1, #0
 80055cc:	0159      	lsls	r1, r3, #5
 80055ce:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80055d2:	0150      	lsls	r0, r2, #5
 80055d4:	4602      	mov	r2, r0
 80055d6:	460b      	mov	r3, r1
 80055d8:	4641      	mov	r1, r8
 80055da:	ebb2 0a01 	subs.w	sl, r2, r1
 80055de:	4649      	mov	r1, r9
 80055e0:	eb63 0b01 	sbc.w	fp, r3, r1
 80055e4:	f04f 0200 	mov.w	r2, #0
 80055e8:	f04f 0300 	mov.w	r3, #0
 80055ec:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80055f0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80055f4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80055f8:	ebb2 040a 	subs.w	r4, r2, sl
 80055fc:	eb63 050b 	sbc.w	r5, r3, fp
 8005600:	f04f 0200 	mov.w	r2, #0
 8005604:	f04f 0300 	mov.w	r3, #0
 8005608:	00eb      	lsls	r3, r5, #3
 800560a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800560e:	00e2      	lsls	r2, r4, #3
 8005610:	4614      	mov	r4, r2
 8005612:	461d      	mov	r5, r3
 8005614:	4643      	mov	r3, r8
 8005616:	18e3      	adds	r3, r4, r3
 8005618:	603b      	str	r3, [r7, #0]
 800561a:	464b      	mov	r3, r9
 800561c:	eb45 0303 	adc.w	r3, r5, r3
 8005620:	607b      	str	r3, [r7, #4]
 8005622:	f04f 0200 	mov.w	r2, #0
 8005626:	f04f 0300 	mov.w	r3, #0
 800562a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800562e:	4629      	mov	r1, r5
 8005630:	028b      	lsls	r3, r1, #10
 8005632:	4621      	mov	r1, r4
 8005634:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005638:	4621      	mov	r1, r4
 800563a:	028a      	lsls	r2, r1, #10
 800563c:	4610      	mov	r0, r2
 800563e:	4619      	mov	r1, r3
 8005640:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005642:	2200      	movs	r2, #0
 8005644:	61bb      	str	r3, [r7, #24]
 8005646:	61fa      	str	r2, [r7, #28]
 8005648:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800564c:	f7fa fdbc 	bl	80001c8 <__aeabi_uldivmod>
 8005650:	4602      	mov	r2, r0
 8005652:	460b      	mov	r3, r1
 8005654:	4613      	mov	r3, r2
 8005656:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005658:	4b0b      	ldr	r3, [pc, #44]	@ (8005688 <HAL_RCC_GetSysClockFreq+0x200>)
 800565a:	685b      	ldr	r3, [r3, #4]
 800565c:	0c1b      	lsrs	r3, r3, #16
 800565e:	f003 0303 	and.w	r3, r3, #3
 8005662:	3301      	adds	r3, #1
 8005664:	005b      	lsls	r3, r3, #1
 8005666:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8005668:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800566a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800566c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005670:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005672:	e002      	b.n	800567a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005674:	4b05      	ldr	r3, [pc, #20]	@ (800568c <HAL_RCC_GetSysClockFreq+0x204>)
 8005676:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005678:	bf00      	nop
    }
  }
  return sysclockfreq;
 800567a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800567c:	4618      	mov	r0, r3
 800567e:	3750      	adds	r7, #80	@ 0x50
 8005680:	46bd      	mov	sp, r7
 8005682:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005686:	bf00      	nop
 8005688:	40023800 	.word	0x40023800
 800568c:	00f42400 	.word	0x00f42400
 8005690:	007a1200 	.word	0x007a1200

08005694 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005694:	b480      	push	{r7}
 8005696:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005698:	4b03      	ldr	r3, [pc, #12]	@ (80056a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800569a:	681b      	ldr	r3, [r3, #0]
}
 800569c:	4618      	mov	r0, r3
 800569e:	46bd      	mov	sp, r7
 80056a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a4:	4770      	bx	lr
 80056a6:	bf00      	nop
 80056a8:	20000000 	.word	0x20000000

080056ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80056ac:	b580      	push	{r7, lr}
 80056ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80056b0:	f7ff fff0 	bl	8005694 <HAL_RCC_GetHCLKFreq>
 80056b4:	4602      	mov	r2, r0
 80056b6:	4b05      	ldr	r3, [pc, #20]	@ (80056cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80056b8:	689b      	ldr	r3, [r3, #8]
 80056ba:	0a9b      	lsrs	r3, r3, #10
 80056bc:	f003 0307 	and.w	r3, r3, #7
 80056c0:	4903      	ldr	r1, [pc, #12]	@ (80056d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80056c2:	5ccb      	ldrb	r3, [r1, r3]
 80056c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80056c8:	4618      	mov	r0, r3
 80056ca:	bd80      	pop	{r7, pc}
 80056cc:	40023800 	.word	0x40023800
 80056d0:	080103a8 	.word	0x080103a8

080056d4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80056d4:	b480      	push	{r7}
 80056d6:	b083      	sub	sp, #12
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]
 80056dc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	220f      	movs	r2, #15
 80056e2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80056e4:	4b12      	ldr	r3, [pc, #72]	@ (8005730 <HAL_RCC_GetClockConfig+0x5c>)
 80056e6:	689b      	ldr	r3, [r3, #8]
 80056e8:	f003 0203 	and.w	r2, r3, #3
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80056f0:	4b0f      	ldr	r3, [pc, #60]	@ (8005730 <HAL_RCC_GetClockConfig+0x5c>)
 80056f2:	689b      	ldr	r3, [r3, #8]
 80056f4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80056fc:	4b0c      	ldr	r3, [pc, #48]	@ (8005730 <HAL_RCC_GetClockConfig+0x5c>)
 80056fe:	689b      	ldr	r3, [r3, #8]
 8005700:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005708:	4b09      	ldr	r3, [pc, #36]	@ (8005730 <HAL_RCC_GetClockConfig+0x5c>)
 800570a:	689b      	ldr	r3, [r3, #8]
 800570c:	08db      	lsrs	r3, r3, #3
 800570e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005716:	4b07      	ldr	r3, [pc, #28]	@ (8005734 <HAL_RCC_GetClockConfig+0x60>)
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f003 0207 	and.w	r2, r3, #7
 800571e:	683b      	ldr	r3, [r7, #0]
 8005720:	601a      	str	r2, [r3, #0]
}
 8005722:	bf00      	nop
 8005724:	370c      	adds	r7, #12
 8005726:	46bd      	mov	sp, r7
 8005728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572c:	4770      	bx	lr
 800572e:	bf00      	nop
 8005730:	40023800 	.word	0x40023800
 8005734:	40023c00 	.word	0x40023c00

08005738 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b086      	sub	sp, #24
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005740:	2300      	movs	r3, #0
 8005742:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005744:	2300      	movs	r3, #0
 8005746:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f003 0301 	and.w	r3, r3, #1
 8005750:	2b00      	cmp	r3, #0
 8005752:	d105      	bne.n	8005760 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800575c:	2b00      	cmp	r3, #0
 800575e:	d035      	beq.n	80057cc <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005760:	4b62      	ldr	r3, [pc, #392]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8005762:	2200      	movs	r2, #0
 8005764:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005766:	f7fb fccd 	bl	8001104 <HAL_GetTick>
 800576a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800576c:	e008      	b.n	8005780 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800576e:	f7fb fcc9 	bl	8001104 <HAL_GetTick>
 8005772:	4602      	mov	r2, r0
 8005774:	697b      	ldr	r3, [r7, #20]
 8005776:	1ad3      	subs	r3, r2, r3
 8005778:	2b02      	cmp	r3, #2
 800577a:	d901      	bls.n	8005780 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800577c:	2303      	movs	r3, #3
 800577e:	e0b0      	b.n	80058e2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005780:	4b5b      	ldr	r3, [pc, #364]	@ (80058f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005788:	2b00      	cmp	r3, #0
 800578a:	d1f0      	bne.n	800576e <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	685b      	ldr	r3, [r3, #4]
 8005790:	019a      	lsls	r2, r3, #6
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	689b      	ldr	r3, [r3, #8]
 8005796:	071b      	lsls	r3, r3, #28
 8005798:	4955      	ldr	r1, [pc, #340]	@ (80058f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800579a:	4313      	orrs	r3, r2
 800579c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80057a0:	4b52      	ldr	r3, [pc, #328]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80057a2:	2201      	movs	r2, #1
 80057a4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80057a6:	f7fb fcad 	bl	8001104 <HAL_GetTick>
 80057aa:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80057ac:	e008      	b.n	80057c0 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80057ae:	f7fb fca9 	bl	8001104 <HAL_GetTick>
 80057b2:	4602      	mov	r2, r0
 80057b4:	697b      	ldr	r3, [r7, #20]
 80057b6:	1ad3      	subs	r3, r2, r3
 80057b8:	2b02      	cmp	r3, #2
 80057ba:	d901      	bls.n	80057c0 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80057bc:	2303      	movs	r3, #3
 80057be:	e090      	b.n	80058e2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80057c0:	4b4b      	ldr	r3, [pc, #300]	@ (80058f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d0f0      	beq.n	80057ae <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f003 0302 	and.w	r3, r3, #2
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	f000 8083 	beq.w	80058e0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80057da:	2300      	movs	r3, #0
 80057dc:	60fb      	str	r3, [r7, #12]
 80057de:	4b44      	ldr	r3, [pc, #272]	@ (80058f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80057e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057e2:	4a43      	ldr	r2, [pc, #268]	@ (80058f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80057e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80057e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80057ea:	4b41      	ldr	r3, [pc, #260]	@ (80058f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80057ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057f2:	60fb      	str	r3, [r7, #12]
 80057f4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80057f6:	4b3f      	ldr	r3, [pc, #252]	@ (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	4a3e      	ldr	r2, [pc, #248]	@ (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80057fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005800:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005802:	f7fb fc7f 	bl	8001104 <HAL_GetTick>
 8005806:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005808:	e008      	b.n	800581c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800580a:	f7fb fc7b 	bl	8001104 <HAL_GetTick>
 800580e:	4602      	mov	r2, r0
 8005810:	697b      	ldr	r3, [r7, #20]
 8005812:	1ad3      	subs	r3, r2, r3
 8005814:	2b02      	cmp	r3, #2
 8005816:	d901      	bls.n	800581c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8005818:	2303      	movs	r3, #3
 800581a:	e062      	b.n	80058e2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800581c:	4b35      	ldr	r3, [pc, #212]	@ (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005824:	2b00      	cmp	r3, #0
 8005826:	d0f0      	beq.n	800580a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005828:	4b31      	ldr	r3, [pc, #196]	@ (80058f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800582a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800582c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005830:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005832:	693b      	ldr	r3, [r7, #16]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d02f      	beq.n	8005898 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	68db      	ldr	r3, [r3, #12]
 800583c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005840:	693a      	ldr	r2, [r7, #16]
 8005842:	429a      	cmp	r2, r3
 8005844:	d028      	beq.n	8005898 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005846:	4b2a      	ldr	r3, [pc, #168]	@ (80058f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005848:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800584a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800584e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005850:	4b29      	ldr	r3, [pc, #164]	@ (80058f8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005852:	2201      	movs	r2, #1
 8005854:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005856:	4b28      	ldr	r3, [pc, #160]	@ (80058f8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005858:	2200      	movs	r2, #0
 800585a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800585c:	4a24      	ldr	r2, [pc, #144]	@ (80058f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800585e:	693b      	ldr	r3, [r7, #16]
 8005860:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005862:	4b23      	ldr	r3, [pc, #140]	@ (80058f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005864:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005866:	f003 0301 	and.w	r3, r3, #1
 800586a:	2b01      	cmp	r3, #1
 800586c:	d114      	bne.n	8005898 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800586e:	f7fb fc49 	bl	8001104 <HAL_GetTick>
 8005872:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005874:	e00a      	b.n	800588c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005876:	f7fb fc45 	bl	8001104 <HAL_GetTick>
 800587a:	4602      	mov	r2, r0
 800587c:	697b      	ldr	r3, [r7, #20]
 800587e:	1ad3      	subs	r3, r2, r3
 8005880:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005884:	4293      	cmp	r3, r2
 8005886:	d901      	bls.n	800588c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8005888:	2303      	movs	r3, #3
 800588a:	e02a      	b.n	80058e2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800588c:	4b18      	ldr	r3, [pc, #96]	@ (80058f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800588e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005890:	f003 0302 	and.w	r3, r3, #2
 8005894:	2b00      	cmp	r3, #0
 8005896:	d0ee      	beq.n	8005876 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	68db      	ldr	r3, [r3, #12]
 800589c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80058a0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80058a4:	d10d      	bne.n	80058c2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80058a6:	4b12      	ldr	r3, [pc, #72]	@ (80058f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80058a8:	689b      	ldr	r3, [r3, #8]
 80058aa:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	68db      	ldr	r3, [r3, #12]
 80058b2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80058b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80058ba:	490d      	ldr	r1, [pc, #52]	@ (80058f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80058bc:	4313      	orrs	r3, r2
 80058be:	608b      	str	r3, [r1, #8]
 80058c0:	e005      	b.n	80058ce <HAL_RCCEx_PeriphCLKConfig+0x196>
 80058c2:	4b0b      	ldr	r3, [pc, #44]	@ (80058f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80058c4:	689b      	ldr	r3, [r3, #8]
 80058c6:	4a0a      	ldr	r2, [pc, #40]	@ (80058f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80058c8:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80058cc:	6093      	str	r3, [r2, #8]
 80058ce:	4b08      	ldr	r3, [pc, #32]	@ (80058f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80058d0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	68db      	ldr	r3, [r3, #12]
 80058d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80058da:	4905      	ldr	r1, [pc, #20]	@ (80058f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80058dc:	4313      	orrs	r3, r2
 80058de:	670b      	str	r3, [r1, #112]	@ 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80058e0:	2300      	movs	r3, #0
}
 80058e2:	4618      	mov	r0, r3
 80058e4:	3718      	adds	r7, #24
 80058e6:	46bd      	mov	sp, r7
 80058e8:	bd80      	pop	{r7, pc}
 80058ea:	bf00      	nop
 80058ec:	42470068 	.word	0x42470068
 80058f0:	40023800 	.word	0x40023800
 80058f4:	40007000 	.word	0x40007000
 80058f8:	42470e40 	.word	0x42470e40

080058fc <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80058fc:	b480      	push	{r7}
 80058fe:	b087      	sub	sp, #28
 8005900:	af00      	add	r7, sp, #0
 8005902:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8005904:	2300      	movs	r3, #0
 8005906:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8005908:	2300      	movs	r3, #0
 800590a:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 800590c:	2300      	movs	r3, #0
 800590e:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8005910:	2300      	movs	r3, #0
 8005912:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2b01      	cmp	r3, #1
 8005918:	d13f      	bne.n	800599a <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800591a:	4b24      	ldr	r3, [pc, #144]	@ (80059ac <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800591c:	689b      	ldr	r3, [r3, #8]
 800591e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005922:	60fb      	str	r3, [r7, #12]
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d006      	beq.n	8005938 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005930:	d12f      	bne.n	8005992 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8005932:	4b1f      	ldr	r3, [pc, #124]	@ (80059b0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005934:	617b      	str	r3, [r7, #20]
          break;
 8005936:	e02f      	b.n	8005998 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005938:	4b1c      	ldr	r3, [pc, #112]	@ (80059ac <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800593a:	685b      	ldr	r3, [r3, #4]
 800593c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005940:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005944:	d108      	bne.n	8005958 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005946:	4b19      	ldr	r3, [pc, #100]	@ (80059ac <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005948:	685b      	ldr	r3, [r3, #4]
 800594a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800594e:	4a19      	ldr	r2, [pc, #100]	@ (80059b4 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8005950:	fbb2 f3f3 	udiv	r3, r2, r3
 8005954:	613b      	str	r3, [r7, #16]
 8005956:	e007      	b.n	8005968 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005958:	4b14      	ldr	r3, [pc, #80]	@ (80059ac <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800595a:	685b      	ldr	r3, [r3, #4]
 800595c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005960:	4a15      	ldr	r2, [pc, #84]	@ (80059b8 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8005962:	fbb2 f3f3 	udiv	r3, r2, r3
 8005966:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8005968:	4b10      	ldr	r3, [pc, #64]	@ (80059ac <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800596a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800596e:	099b      	lsrs	r3, r3, #6
 8005970:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005974:	693b      	ldr	r3, [r7, #16]
 8005976:	fb02 f303 	mul.w	r3, r2, r3
 800597a:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800597c:	4b0b      	ldr	r3, [pc, #44]	@ (80059ac <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800597e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005982:	0f1b      	lsrs	r3, r3, #28
 8005984:	f003 0307 	and.w	r3, r3, #7
 8005988:	68ba      	ldr	r2, [r7, #8]
 800598a:	fbb2 f3f3 	udiv	r3, r2, r3
 800598e:	617b      	str	r3, [r7, #20]
          break;
 8005990:	e002      	b.n	8005998 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8005992:	2300      	movs	r3, #0
 8005994:	617b      	str	r3, [r7, #20]
          break;
 8005996:	bf00      	nop
        }
      }
      break;
 8005998:	e000      	b.n	800599c <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
  default:
    {
       break;
 800599a:	bf00      	nop
    }
  }
  return frequency;
 800599c:	697b      	ldr	r3, [r7, #20]
}
 800599e:	4618      	mov	r0, r3
 80059a0:	371c      	adds	r7, #28
 80059a2:	46bd      	mov	sp, r7
 80059a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a8:	4770      	bx	lr
 80059aa:	bf00      	nop
 80059ac:	40023800 	.word	0x40023800
 80059b0:	00bb8000 	.word	0x00bb8000
 80059b4:	007a1200 	.word	0x007a1200
 80059b8:	00f42400 	.word	0x00f42400

080059bc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80059bc:	b580      	push	{r7, lr}
 80059be:	b082      	sub	sp, #8
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d101      	bne.n	80059ce <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80059ca:	2301      	movs	r3, #1
 80059cc:	e07b      	b.n	8005ac6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d108      	bne.n	80059e8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	685b      	ldr	r3, [r3, #4]
 80059da:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80059de:	d009      	beq.n	80059f4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2200      	movs	r2, #0
 80059e4:	61da      	str	r2, [r3, #28]
 80059e6:	e005      	b.n	80059f4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2200      	movs	r2, #0
 80059ec:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2200      	movs	r2, #0
 80059f2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2200      	movs	r2, #0
 80059f8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005a00:	b2db      	uxtb	r3, r3
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d106      	bne.n	8005a14 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	2200      	movs	r2, #0
 8005a0a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005a0e:	6878      	ldr	r0, [r7, #4]
 8005a10:	f7fb f9b4 	bl	8000d7c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2202      	movs	r2, #2
 8005a18:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	681a      	ldr	r2, [r3, #0]
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005a2a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	685b      	ldr	r3, [r3, #4]
 8005a30:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	689b      	ldr	r3, [r3, #8]
 8005a38:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005a3c:	431a      	orrs	r2, r3
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	68db      	ldr	r3, [r3, #12]
 8005a42:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005a46:	431a      	orrs	r2, r3
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	691b      	ldr	r3, [r3, #16]
 8005a4c:	f003 0302 	and.w	r3, r3, #2
 8005a50:	431a      	orrs	r2, r3
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	695b      	ldr	r3, [r3, #20]
 8005a56:	f003 0301 	and.w	r3, r3, #1
 8005a5a:	431a      	orrs	r2, r3
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	699b      	ldr	r3, [r3, #24]
 8005a60:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005a64:	431a      	orrs	r2, r3
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	69db      	ldr	r3, [r3, #28]
 8005a6a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005a6e:	431a      	orrs	r2, r3
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	6a1b      	ldr	r3, [r3, #32]
 8005a74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a78:	ea42 0103 	orr.w	r1, r2, r3
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a80:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	430a      	orrs	r2, r1
 8005a8a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	699b      	ldr	r3, [r3, #24]
 8005a90:	0c1b      	lsrs	r3, r3, #16
 8005a92:	f003 0104 	and.w	r1, r3, #4
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a9a:	f003 0210 	and.w	r2, r3, #16
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	430a      	orrs	r2, r1
 8005aa4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	69da      	ldr	r2, [r3, #28]
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005ab4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2200      	movs	r2, #0
 8005aba:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2201      	movs	r2, #1
 8005ac0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005ac4:	2300      	movs	r3, #0
}
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	3708      	adds	r7, #8
 8005aca:	46bd      	mov	sp, r7
 8005acc:	bd80      	pop	{r7, pc}

08005ace <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005ace:	b580      	push	{r7, lr}
 8005ad0:	b082      	sub	sp, #8
 8005ad2:	af00      	add	r7, sp, #0
 8005ad4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d101      	bne.n	8005ae0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005adc:	2301      	movs	r3, #1
 8005ade:	e041      	b.n	8005b64 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ae6:	b2db      	uxtb	r3, r3
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d106      	bne.n	8005afa <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2200      	movs	r2, #0
 8005af0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005af4:	6878      	ldr	r0, [r7, #4]
 8005af6:	f000 f839 	bl	8005b6c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2202      	movs	r2, #2
 8005afe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681a      	ldr	r2, [r3, #0]
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	3304      	adds	r3, #4
 8005b0a:	4619      	mov	r1, r3
 8005b0c:	4610      	mov	r0, r2
 8005b0e:	f000 f9bf 	bl	8005e90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	2201      	movs	r2, #1
 8005b16:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	2201      	movs	r2, #1
 8005b1e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	2201      	movs	r2, #1
 8005b26:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2201      	movs	r2, #1
 8005b2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2201      	movs	r2, #1
 8005b36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	2201      	movs	r2, #1
 8005b3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	2201      	movs	r2, #1
 8005b46:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	2201      	movs	r2, #1
 8005b4e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	2201      	movs	r2, #1
 8005b56:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	2201      	movs	r2, #1
 8005b5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005b62:	2300      	movs	r3, #0
}
 8005b64:	4618      	mov	r0, r3
 8005b66:	3708      	adds	r7, #8
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	bd80      	pop	{r7, pc}

08005b6c <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005b6c:	b480      	push	{r7}
 8005b6e:	b083      	sub	sp, #12
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005b74:	bf00      	nop
 8005b76:	370c      	adds	r7, #12
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7e:	4770      	bx	lr

08005b80 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005b80:	b480      	push	{r7}
 8005b82:	b085      	sub	sp, #20
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b8e:	b2db      	uxtb	r3, r3
 8005b90:	2b01      	cmp	r3, #1
 8005b92:	d001      	beq.n	8005b98 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005b94:	2301      	movs	r3, #1
 8005b96:	e04e      	b.n	8005c36 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2202      	movs	r2, #2
 8005b9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	68da      	ldr	r2, [r3, #12]
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f042 0201 	orr.w	r2, r2, #1
 8005bae:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	4a23      	ldr	r2, [pc, #140]	@ (8005c44 <HAL_TIM_Base_Start_IT+0xc4>)
 8005bb6:	4293      	cmp	r3, r2
 8005bb8:	d022      	beq.n	8005c00 <HAL_TIM_Base_Start_IT+0x80>
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005bc2:	d01d      	beq.n	8005c00 <HAL_TIM_Base_Start_IT+0x80>
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	4a1f      	ldr	r2, [pc, #124]	@ (8005c48 <HAL_TIM_Base_Start_IT+0xc8>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d018      	beq.n	8005c00 <HAL_TIM_Base_Start_IT+0x80>
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	4a1e      	ldr	r2, [pc, #120]	@ (8005c4c <HAL_TIM_Base_Start_IT+0xcc>)
 8005bd4:	4293      	cmp	r3, r2
 8005bd6:	d013      	beq.n	8005c00 <HAL_TIM_Base_Start_IT+0x80>
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	4a1c      	ldr	r2, [pc, #112]	@ (8005c50 <HAL_TIM_Base_Start_IT+0xd0>)
 8005bde:	4293      	cmp	r3, r2
 8005be0:	d00e      	beq.n	8005c00 <HAL_TIM_Base_Start_IT+0x80>
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	4a1b      	ldr	r2, [pc, #108]	@ (8005c54 <HAL_TIM_Base_Start_IT+0xd4>)
 8005be8:	4293      	cmp	r3, r2
 8005bea:	d009      	beq.n	8005c00 <HAL_TIM_Base_Start_IT+0x80>
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	4a19      	ldr	r2, [pc, #100]	@ (8005c58 <HAL_TIM_Base_Start_IT+0xd8>)
 8005bf2:	4293      	cmp	r3, r2
 8005bf4:	d004      	beq.n	8005c00 <HAL_TIM_Base_Start_IT+0x80>
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	4a18      	ldr	r2, [pc, #96]	@ (8005c5c <HAL_TIM_Base_Start_IT+0xdc>)
 8005bfc:	4293      	cmp	r3, r2
 8005bfe:	d111      	bne.n	8005c24 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	689b      	ldr	r3, [r3, #8]
 8005c06:	f003 0307 	and.w	r3, r3, #7
 8005c0a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	2b06      	cmp	r3, #6
 8005c10:	d010      	beq.n	8005c34 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	681a      	ldr	r2, [r3, #0]
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	f042 0201 	orr.w	r2, r2, #1
 8005c20:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c22:	e007      	b.n	8005c34 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	681a      	ldr	r2, [r3, #0]
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f042 0201 	orr.w	r2, r2, #1
 8005c32:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005c34:	2300      	movs	r3, #0
}
 8005c36:	4618      	mov	r0, r3
 8005c38:	3714      	adds	r7, #20
 8005c3a:	46bd      	mov	sp, r7
 8005c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c40:	4770      	bx	lr
 8005c42:	bf00      	nop
 8005c44:	40010000 	.word	0x40010000
 8005c48:	40000400 	.word	0x40000400
 8005c4c:	40000800 	.word	0x40000800
 8005c50:	40000c00 	.word	0x40000c00
 8005c54:	40010400 	.word	0x40010400
 8005c58:	40014000 	.word	0x40014000
 8005c5c:	40001800 	.word	0x40001800

08005c60 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005c60:	b580      	push	{r7, lr}
 8005c62:	b084      	sub	sp, #16
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	68db      	ldr	r3, [r3, #12]
 8005c6e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	691b      	ldr	r3, [r3, #16]
 8005c76:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005c78:	68bb      	ldr	r3, [r7, #8]
 8005c7a:	f003 0302 	and.w	r3, r3, #2
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d020      	beq.n	8005cc4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	f003 0302 	and.w	r3, r3, #2
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d01b      	beq.n	8005cc4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	f06f 0202 	mvn.w	r2, #2
 8005c94:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	2201      	movs	r2, #1
 8005c9a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	699b      	ldr	r3, [r3, #24]
 8005ca2:	f003 0303 	and.w	r3, r3, #3
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d003      	beq.n	8005cb2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005caa:	6878      	ldr	r0, [r7, #4]
 8005cac:	f000 f8d2 	bl	8005e54 <HAL_TIM_IC_CaptureCallback>
 8005cb0:	e005      	b.n	8005cbe <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005cb2:	6878      	ldr	r0, [r7, #4]
 8005cb4:	f000 f8c4 	bl	8005e40 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005cb8:	6878      	ldr	r0, [r7, #4]
 8005cba:	f000 f8d5 	bl	8005e68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005cc4:	68bb      	ldr	r3, [r7, #8]
 8005cc6:	f003 0304 	and.w	r3, r3, #4
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d020      	beq.n	8005d10 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	f003 0304 	and.w	r3, r3, #4
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d01b      	beq.n	8005d10 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f06f 0204 	mvn.w	r2, #4
 8005ce0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	2202      	movs	r2, #2
 8005ce6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	699b      	ldr	r3, [r3, #24]
 8005cee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d003      	beq.n	8005cfe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005cf6:	6878      	ldr	r0, [r7, #4]
 8005cf8:	f000 f8ac 	bl	8005e54 <HAL_TIM_IC_CaptureCallback>
 8005cfc:	e005      	b.n	8005d0a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005cfe:	6878      	ldr	r0, [r7, #4]
 8005d00:	f000 f89e 	bl	8005e40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d04:	6878      	ldr	r0, [r7, #4]
 8005d06:	f000 f8af 	bl	8005e68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005d10:	68bb      	ldr	r3, [r7, #8]
 8005d12:	f003 0308 	and.w	r3, r3, #8
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d020      	beq.n	8005d5c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	f003 0308 	and.w	r3, r3, #8
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d01b      	beq.n	8005d5c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f06f 0208 	mvn.w	r2, #8
 8005d2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2204      	movs	r2, #4
 8005d32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	69db      	ldr	r3, [r3, #28]
 8005d3a:	f003 0303 	and.w	r3, r3, #3
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d003      	beq.n	8005d4a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d42:	6878      	ldr	r0, [r7, #4]
 8005d44:	f000 f886 	bl	8005e54 <HAL_TIM_IC_CaptureCallback>
 8005d48:	e005      	b.n	8005d56 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d4a:	6878      	ldr	r0, [r7, #4]
 8005d4c:	f000 f878 	bl	8005e40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d50:	6878      	ldr	r0, [r7, #4]
 8005d52:	f000 f889 	bl	8005e68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	2200      	movs	r2, #0
 8005d5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005d5c:	68bb      	ldr	r3, [r7, #8]
 8005d5e:	f003 0310 	and.w	r3, r3, #16
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d020      	beq.n	8005da8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	f003 0310 	and.w	r3, r3, #16
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d01b      	beq.n	8005da8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	f06f 0210 	mvn.w	r2, #16
 8005d78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	2208      	movs	r2, #8
 8005d7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	69db      	ldr	r3, [r3, #28]
 8005d86:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d003      	beq.n	8005d96 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d8e:	6878      	ldr	r0, [r7, #4]
 8005d90:	f000 f860 	bl	8005e54 <HAL_TIM_IC_CaptureCallback>
 8005d94:	e005      	b.n	8005da2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d96:	6878      	ldr	r0, [r7, #4]
 8005d98:	f000 f852 	bl	8005e40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d9c:	6878      	ldr	r0, [r7, #4]
 8005d9e:	f000 f863 	bl	8005e68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2200      	movs	r2, #0
 8005da6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005da8:	68bb      	ldr	r3, [r7, #8]
 8005daa:	f003 0301 	and.w	r3, r3, #1
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d00c      	beq.n	8005dcc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	f003 0301 	and.w	r3, r3, #1
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d007      	beq.n	8005dcc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f06f 0201 	mvn.w	r2, #1
 8005dc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005dc6:	6878      	ldr	r0, [r7, #4]
 8005dc8:	f7fa fe72 	bl	8000ab0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005dcc:	68bb      	ldr	r3, [r7, #8]
 8005dce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d00c      	beq.n	8005df0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d007      	beq.n	8005df0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005de8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005dea:	6878      	ldr	r0, [r7, #4]
 8005dec:	f000 f906 	bl	8005ffc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005df0:	68bb      	ldr	r3, [r7, #8]
 8005df2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d00c      	beq.n	8005e14 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d007      	beq.n	8005e14 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005e0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005e0e:	6878      	ldr	r0, [r7, #4]
 8005e10:	f000 f834 	bl	8005e7c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005e14:	68bb      	ldr	r3, [r7, #8]
 8005e16:	f003 0320 	and.w	r3, r3, #32
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d00c      	beq.n	8005e38 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	f003 0320 	and.w	r3, r3, #32
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d007      	beq.n	8005e38 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f06f 0220 	mvn.w	r2, #32
 8005e30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005e32:	6878      	ldr	r0, [r7, #4]
 8005e34:	f000 f8d8 	bl	8005fe8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005e38:	bf00      	nop
 8005e3a:	3710      	adds	r7, #16
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	bd80      	pop	{r7, pc}

08005e40 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005e40:	b480      	push	{r7}
 8005e42:	b083      	sub	sp, #12
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005e48:	bf00      	nop
 8005e4a:	370c      	adds	r7, #12
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e52:	4770      	bx	lr

08005e54 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005e54:	b480      	push	{r7}
 8005e56:	b083      	sub	sp, #12
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005e5c:	bf00      	nop
 8005e5e:	370c      	adds	r7, #12
 8005e60:	46bd      	mov	sp, r7
 8005e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e66:	4770      	bx	lr

08005e68 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005e68:	b480      	push	{r7}
 8005e6a:	b083      	sub	sp, #12
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005e70:	bf00      	nop
 8005e72:	370c      	adds	r7, #12
 8005e74:	46bd      	mov	sp, r7
 8005e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7a:	4770      	bx	lr

08005e7c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005e7c:	b480      	push	{r7}
 8005e7e:	b083      	sub	sp, #12
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005e84:	bf00      	nop
 8005e86:	370c      	adds	r7, #12
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8e:	4770      	bx	lr

08005e90 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005e90:	b480      	push	{r7}
 8005e92:	b085      	sub	sp, #20
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
 8005e98:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	4a46      	ldr	r2, [pc, #280]	@ (8005fbc <TIM_Base_SetConfig+0x12c>)
 8005ea4:	4293      	cmp	r3, r2
 8005ea6:	d013      	beq.n	8005ed0 <TIM_Base_SetConfig+0x40>
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005eae:	d00f      	beq.n	8005ed0 <TIM_Base_SetConfig+0x40>
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	4a43      	ldr	r2, [pc, #268]	@ (8005fc0 <TIM_Base_SetConfig+0x130>)
 8005eb4:	4293      	cmp	r3, r2
 8005eb6:	d00b      	beq.n	8005ed0 <TIM_Base_SetConfig+0x40>
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	4a42      	ldr	r2, [pc, #264]	@ (8005fc4 <TIM_Base_SetConfig+0x134>)
 8005ebc:	4293      	cmp	r3, r2
 8005ebe:	d007      	beq.n	8005ed0 <TIM_Base_SetConfig+0x40>
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	4a41      	ldr	r2, [pc, #260]	@ (8005fc8 <TIM_Base_SetConfig+0x138>)
 8005ec4:	4293      	cmp	r3, r2
 8005ec6:	d003      	beq.n	8005ed0 <TIM_Base_SetConfig+0x40>
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	4a40      	ldr	r2, [pc, #256]	@ (8005fcc <TIM_Base_SetConfig+0x13c>)
 8005ecc:	4293      	cmp	r3, r2
 8005ece:	d108      	bne.n	8005ee2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ed6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ed8:	683b      	ldr	r3, [r7, #0]
 8005eda:	685b      	ldr	r3, [r3, #4]
 8005edc:	68fa      	ldr	r2, [r7, #12]
 8005ede:	4313      	orrs	r3, r2
 8005ee0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	4a35      	ldr	r2, [pc, #212]	@ (8005fbc <TIM_Base_SetConfig+0x12c>)
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	d02b      	beq.n	8005f42 <TIM_Base_SetConfig+0xb2>
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ef0:	d027      	beq.n	8005f42 <TIM_Base_SetConfig+0xb2>
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	4a32      	ldr	r2, [pc, #200]	@ (8005fc0 <TIM_Base_SetConfig+0x130>)
 8005ef6:	4293      	cmp	r3, r2
 8005ef8:	d023      	beq.n	8005f42 <TIM_Base_SetConfig+0xb2>
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	4a31      	ldr	r2, [pc, #196]	@ (8005fc4 <TIM_Base_SetConfig+0x134>)
 8005efe:	4293      	cmp	r3, r2
 8005f00:	d01f      	beq.n	8005f42 <TIM_Base_SetConfig+0xb2>
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	4a30      	ldr	r2, [pc, #192]	@ (8005fc8 <TIM_Base_SetConfig+0x138>)
 8005f06:	4293      	cmp	r3, r2
 8005f08:	d01b      	beq.n	8005f42 <TIM_Base_SetConfig+0xb2>
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	4a2f      	ldr	r2, [pc, #188]	@ (8005fcc <TIM_Base_SetConfig+0x13c>)
 8005f0e:	4293      	cmp	r3, r2
 8005f10:	d017      	beq.n	8005f42 <TIM_Base_SetConfig+0xb2>
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	4a2e      	ldr	r2, [pc, #184]	@ (8005fd0 <TIM_Base_SetConfig+0x140>)
 8005f16:	4293      	cmp	r3, r2
 8005f18:	d013      	beq.n	8005f42 <TIM_Base_SetConfig+0xb2>
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	4a2d      	ldr	r2, [pc, #180]	@ (8005fd4 <TIM_Base_SetConfig+0x144>)
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d00f      	beq.n	8005f42 <TIM_Base_SetConfig+0xb2>
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	4a2c      	ldr	r2, [pc, #176]	@ (8005fd8 <TIM_Base_SetConfig+0x148>)
 8005f26:	4293      	cmp	r3, r2
 8005f28:	d00b      	beq.n	8005f42 <TIM_Base_SetConfig+0xb2>
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	4a2b      	ldr	r2, [pc, #172]	@ (8005fdc <TIM_Base_SetConfig+0x14c>)
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	d007      	beq.n	8005f42 <TIM_Base_SetConfig+0xb2>
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	4a2a      	ldr	r2, [pc, #168]	@ (8005fe0 <TIM_Base_SetConfig+0x150>)
 8005f36:	4293      	cmp	r3, r2
 8005f38:	d003      	beq.n	8005f42 <TIM_Base_SetConfig+0xb2>
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	4a29      	ldr	r2, [pc, #164]	@ (8005fe4 <TIM_Base_SetConfig+0x154>)
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	d108      	bne.n	8005f54 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f48:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	68db      	ldr	r3, [r3, #12]
 8005f4e:	68fa      	ldr	r2, [r7, #12]
 8005f50:	4313      	orrs	r3, r2
 8005f52:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005f5a:	683b      	ldr	r3, [r7, #0]
 8005f5c:	695b      	ldr	r3, [r3, #20]
 8005f5e:	4313      	orrs	r3, r2
 8005f60:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	68fa      	ldr	r2, [r7, #12]
 8005f66:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	689a      	ldr	r2, [r3, #8]
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005f70:	683b      	ldr	r3, [r7, #0]
 8005f72:	681a      	ldr	r2, [r3, #0]
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	4a10      	ldr	r2, [pc, #64]	@ (8005fbc <TIM_Base_SetConfig+0x12c>)
 8005f7c:	4293      	cmp	r3, r2
 8005f7e:	d003      	beq.n	8005f88 <TIM_Base_SetConfig+0xf8>
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	4a12      	ldr	r2, [pc, #72]	@ (8005fcc <TIM_Base_SetConfig+0x13c>)
 8005f84:	4293      	cmp	r3, r2
 8005f86:	d103      	bne.n	8005f90 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005f88:	683b      	ldr	r3, [r7, #0]
 8005f8a:	691a      	ldr	r2, [r3, #16]
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2201      	movs	r2, #1
 8005f94:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	691b      	ldr	r3, [r3, #16]
 8005f9a:	f003 0301 	and.w	r3, r3, #1
 8005f9e:	2b01      	cmp	r3, #1
 8005fa0:	d105      	bne.n	8005fae <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	691b      	ldr	r3, [r3, #16]
 8005fa6:	f023 0201 	bic.w	r2, r3, #1
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	611a      	str	r2, [r3, #16]
  }
}
 8005fae:	bf00      	nop
 8005fb0:	3714      	adds	r7, #20
 8005fb2:	46bd      	mov	sp, r7
 8005fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb8:	4770      	bx	lr
 8005fba:	bf00      	nop
 8005fbc:	40010000 	.word	0x40010000
 8005fc0:	40000400 	.word	0x40000400
 8005fc4:	40000800 	.word	0x40000800
 8005fc8:	40000c00 	.word	0x40000c00
 8005fcc:	40010400 	.word	0x40010400
 8005fd0:	40014000 	.word	0x40014000
 8005fd4:	40014400 	.word	0x40014400
 8005fd8:	40014800 	.word	0x40014800
 8005fdc:	40001800 	.word	0x40001800
 8005fe0:	40001c00 	.word	0x40001c00
 8005fe4:	40002000 	.word	0x40002000

08005fe8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005fe8:	b480      	push	{r7}
 8005fea:	b083      	sub	sp, #12
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005ff0:	bf00      	nop
 8005ff2:	370c      	adds	r7, #12
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffa:	4770      	bx	lr

08005ffc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005ffc:	b480      	push	{r7}
 8005ffe:	b083      	sub	sp, #12
 8006000:	af00      	add	r7, sp, #0
 8006002:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006004:	bf00      	nop
 8006006:	370c      	adds	r7, #12
 8006008:	46bd      	mov	sp, r7
 800600a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600e:	4770      	bx	lr

08006010 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006010:	b084      	sub	sp, #16
 8006012:	b580      	push	{r7, lr}
 8006014:	b084      	sub	sp, #16
 8006016:	af00      	add	r7, sp, #0
 8006018:	6078      	str	r0, [r7, #4]
 800601a:	f107 001c 	add.w	r0, r7, #28
 800601e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006022:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006026:	2b01      	cmp	r3, #1
 8006028:	d123      	bne.n	8006072 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800602e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	68db      	ldr	r3, [r3, #12]
 800603a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800603e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006042:	687a      	ldr	r2, [r7, #4]
 8006044:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	68db      	ldr	r3, [r3, #12]
 800604a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006052:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006056:	2b01      	cmp	r3, #1
 8006058:	d105      	bne.n	8006066 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	68db      	ldr	r3, [r3, #12]
 800605e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006066:	6878      	ldr	r0, [r7, #4]
 8006068:	f000 f9dc 	bl	8006424 <USB_CoreReset>
 800606c:	4603      	mov	r3, r0
 800606e:	73fb      	strb	r3, [r7, #15]
 8006070:	e01b      	b.n	80060aa <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	68db      	ldr	r3, [r3, #12]
 8006076:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800607e:	6878      	ldr	r0, [r7, #4]
 8006080:	f000 f9d0 	bl	8006424 <USB_CoreReset>
 8006084:	4603      	mov	r3, r0
 8006086:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006088:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800608c:	2b00      	cmp	r3, #0
 800608e:	d106      	bne.n	800609e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006094:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	639a      	str	r2, [r3, #56]	@ 0x38
 800609c:	e005      	b.n	80060aa <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060a2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80060aa:	7fbb      	ldrb	r3, [r7, #30]
 80060ac:	2b01      	cmp	r3, #1
 80060ae:	d10b      	bne.n	80060c8 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	689b      	ldr	r3, [r3, #8]
 80060b4:	f043 0206 	orr.w	r2, r3, #6
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	689b      	ldr	r3, [r3, #8]
 80060c0:	f043 0220 	orr.w	r2, r3, #32
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80060c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80060ca:	4618      	mov	r0, r3
 80060cc:	3710      	adds	r7, #16
 80060ce:	46bd      	mov	sp, r7
 80060d0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80060d4:	b004      	add	sp, #16
 80060d6:	4770      	bx	lr

080060d8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80060d8:	b480      	push	{r7}
 80060da:	b083      	sub	sp, #12
 80060dc:	af00      	add	r7, sp, #0
 80060de:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	689b      	ldr	r3, [r3, #8]
 80060e4:	f043 0201 	orr.w	r2, r3, #1
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80060ec:	2300      	movs	r3, #0
}
 80060ee:	4618      	mov	r0, r3
 80060f0:	370c      	adds	r7, #12
 80060f2:	46bd      	mov	sp, r7
 80060f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f8:	4770      	bx	lr

080060fa <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80060fa:	b480      	push	{r7}
 80060fc:	b083      	sub	sp, #12
 80060fe:	af00      	add	r7, sp, #0
 8006100:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	689b      	ldr	r3, [r3, #8]
 8006106:	f023 0201 	bic.w	r2, r3, #1
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800610e:	2300      	movs	r3, #0
}
 8006110:	4618      	mov	r0, r3
 8006112:	370c      	adds	r7, #12
 8006114:	46bd      	mov	sp, r7
 8006116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611a:	4770      	bx	lr

0800611c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800611c:	b580      	push	{r7, lr}
 800611e:	b084      	sub	sp, #16
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]
 8006124:	460b      	mov	r3, r1
 8006126:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006128:	2300      	movs	r3, #0
 800612a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	68db      	ldr	r3, [r3, #12]
 8006130:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006138:	78fb      	ldrb	r3, [r7, #3]
 800613a:	2b01      	cmp	r3, #1
 800613c:	d115      	bne.n	800616a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	68db      	ldr	r3, [r3, #12]
 8006142:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800614a:	200a      	movs	r0, #10
 800614c:	f7fa ffe6 	bl	800111c <HAL_Delay>
      ms += 10U;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	330a      	adds	r3, #10
 8006154:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006156:	6878      	ldr	r0, [r7, #4]
 8006158:	f000 f956 	bl	8006408 <USB_GetMode>
 800615c:	4603      	mov	r3, r0
 800615e:	2b01      	cmp	r3, #1
 8006160:	d01e      	beq.n	80061a0 <USB_SetCurrentMode+0x84>
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	2bc7      	cmp	r3, #199	@ 0xc7
 8006166:	d9f0      	bls.n	800614a <USB_SetCurrentMode+0x2e>
 8006168:	e01a      	b.n	80061a0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800616a:	78fb      	ldrb	r3, [r7, #3]
 800616c:	2b00      	cmp	r3, #0
 800616e:	d115      	bne.n	800619c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	68db      	ldr	r3, [r3, #12]
 8006174:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800617c:	200a      	movs	r0, #10
 800617e:	f7fa ffcd 	bl	800111c <HAL_Delay>
      ms += 10U;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	330a      	adds	r3, #10
 8006186:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006188:	6878      	ldr	r0, [r7, #4]
 800618a:	f000 f93d 	bl	8006408 <USB_GetMode>
 800618e:	4603      	mov	r3, r0
 8006190:	2b00      	cmp	r3, #0
 8006192:	d005      	beq.n	80061a0 <USB_SetCurrentMode+0x84>
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	2bc7      	cmp	r3, #199	@ 0xc7
 8006198:	d9f0      	bls.n	800617c <USB_SetCurrentMode+0x60>
 800619a:	e001      	b.n	80061a0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800619c:	2301      	movs	r3, #1
 800619e:	e005      	b.n	80061ac <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	2bc8      	cmp	r3, #200	@ 0xc8
 80061a4:	d101      	bne.n	80061aa <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80061a6:	2301      	movs	r3, #1
 80061a8:	e000      	b.n	80061ac <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80061aa:	2300      	movs	r3, #0
}
 80061ac:	4618      	mov	r0, r3
 80061ae:	3710      	adds	r7, #16
 80061b0:	46bd      	mov	sp, r7
 80061b2:	bd80      	pop	{r7, pc}

080061b4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80061b4:	b480      	push	{r7}
 80061b6:	b085      	sub	sp, #20
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
 80061bc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80061be:	2300      	movs	r3, #0
 80061c0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	3301      	adds	r3, #1
 80061c6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80061ce:	d901      	bls.n	80061d4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80061d0:	2303      	movs	r3, #3
 80061d2:	e01b      	b.n	800620c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	691b      	ldr	r3, [r3, #16]
 80061d8:	2b00      	cmp	r3, #0
 80061da:	daf2      	bge.n	80061c2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80061dc:	2300      	movs	r3, #0
 80061de:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	019b      	lsls	r3, r3, #6
 80061e4:	f043 0220 	orr.w	r2, r3, #32
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	3301      	adds	r3, #1
 80061f0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80061f8:	d901      	bls.n	80061fe <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80061fa:	2303      	movs	r3, #3
 80061fc:	e006      	b.n	800620c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	691b      	ldr	r3, [r3, #16]
 8006202:	f003 0320 	and.w	r3, r3, #32
 8006206:	2b20      	cmp	r3, #32
 8006208:	d0f0      	beq.n	80061ec <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800620a:	2300      	movs	r3, #0
}
 800620c:	4618      	mov	r0, r3
 800620e:	3714      	adds	r7, #20
 8006210:	46bd      	mov	sp, r7
 8006212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006216:	4770      	bx	lr

08006218 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006218:	b480      	push	{r7}
 800621a:	b085      	sub	sp, #20
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006220:	2300      	movs	r3, #0
 8006222:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	3301      	adds	r3, #1
 8006228:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006230:	d901      	bls.n	8006236 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006232:	2303      	movs	r3, #3
 8006234:	e018      	b.n	8006268 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	691b      	ldr	r3, [r3, #16]
 800623a:	2b00      	cmp	r3, #0
 800623c:	daf2      	bge.n	8006224 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800623e:	2300      	movs	r3, #0
 8006240:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	2210      	movs	r2, #16
 8006246:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	3301      	adds	r3, #1
 800624c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006254:	d901      	bls.n	800625a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006256:	2303      	movs	r3, #3
 8006258:	e006      	b.n	8006268 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	691b      	ldr	r3, [r3, #16]
 800625e:	f003 0310 	and.w	r3, r3, #16
 8006262:	2b10      	cmp	r3, #16
 8006264:	d0f0      	beq.n	8006248 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006266:	2300      	movs	r3, #0
}
 8006268:	4618      	mov	r0, r3
 800626a:	3714      	adds	r7, #20
 800626c:	46bd      	mov	sp, r7
 800626e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006272:	4770      	bx	lr

08006274 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006274:	b480      	push	{r7}
 8006276:	b089      	sub	sp, #36	@ 0x24
 8006278:	af00      	add	r7, sp, #0
 800627a:	60f8      	str	r0, [r7, #12]
 800627c:	60b9      	str	r1, [r7, #8]
 800627e:	4611      	mov	r1, r2
 8006280:	461a      	mov	r2, r3
 8006282:	460b      	mov	r3, r1
 8006284:	71fb      	strb	r3, [r7, #7]
 8006286:	4613      	mov	r3, r2
 8006288:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800628e:	68bb      	ldr	r3, [r7, #8]
 8006290:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8006292:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006296:	2b00      	cmp	r3, #0
 8006298:	d123      	bne.n	80062e2 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800629a:	88bb      	ldrh	r3, [r7, #4]
 800629c:	3303      	adds	r3, #3
 800629e:	089b      	lsrs	r3, r3, #2
 80062a0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80062a2:	2300      	movs	r3, #0
 80062a4:	61bb      	str	r3, [r7, #24]
 80062a6:	e018      	b.n	80062da <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80062a8:	79fb      	ldrb	r3, [r7, #7]
 80062aa:	031a      	lsls	r2, r3, #12
 80062ac:	697b      	ldr	r3, [r7, #20]
 80062ae:	4413      	add	r3, r2
 80062b0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80062b4:	461a      	mov	r2, r3
 80062b6:	69fb      	ldr	r3, [r7, #28]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	6013      	str	r3, [r2, #0]
      pSrc++;
 80062bc:	69fb      	ldr	r3, [r7, #28]
 80062be:	3301      	adds	r3, #1
 80062c0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80062c2:	69fb      	ldr	r3, [r7, #28]
 80062c4:	3301      	adds	r3, #1
 80062c6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80062c8:	69fb      	ldr	r3, [r7, #28]
 80062ca:	3301      	adds	r3, #1
 80062cc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80062ce:	69fb      	ldr	r3, [r7, #28]
 80062d0:	3301      	adds	r3, #1
 80062d2:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80062d4:	69bb      	ldr	r3, [r7, #24]
 80062d6:	3301      	adds	r3, #1
 80062d8:	61bb      	str	r3, [r7, #24]
 80062da:	69ba      	ldr	r2, [r7, #24]
 80062dc:	693b      	ldr	r3, [r7, #16]
 80062de:	429a      	cmp	r2, r3
 80062e0:	d3e2      	bcc.n	80062a8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80062e2:	2300      	movs	r3, #0
}
 80062e4:	4618      	mov	r0, r3
 80062e6:	3724      	adds	r7, #36	@ 0x24
 80062e8:	46bd      	mov	sp, r7
 80062ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ee:	4770      	bx	lr

080062f0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80062f0:	b480      	push	{r7}
 80062f2:	b08b      	sub	sp, #44	@ 0x2c
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	60f8      	str	r0, [r7, #12]
 80062f8:	60b9      	str	r1, [r7, #8]
 80062fa:	4613      	mov	r3, r2
 80062fc:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8006302:	68bb      	ldr	r3, [r7, #8]
 8006304:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8006306:	88fb      	ldrh	r3, [r7, #6]
 8006308:	089b      	lsrs	r3, r3, #2
 800630a:	b29b      	uxth	r3, r3
 800630c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800630e:	88fb      	ldrh	r3, [r7, #6]
 8006310:	f003 0303 	and.w	r3, r3, #3
 8006314:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8006316:	2300      	movs	r3, #0
 8006318:	623b      	str	r3, [r7, #32]
 800631a:	e014      	b.n	8006346 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800631c:	69bb      	ldr	r3, [r7, #24]
 800631e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006322:	681a      	ldr	r2, [r3, #0]
 8006324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006326:	601a      	str	r2, [r3, #0]
    pDest++;
 8006328:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800632a:	3301      	adds	r3, #1
 800632c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800632e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006330:	3301      	adds	r3, #1
 8006332:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006334:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006336:	3301      	adds	r3, #1
 8006338:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800633a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800633c:	3301      	adds	r3, #1
 800633e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8006340:	6a3b      	ldr	r3, [r7, #32]
 8006342:	3301      	adds	r3, #1
 8006344:	623b      	str	r3, [r7, #32]
 8006346:	6a3a      	ldr	r2, [r7, #32]
 8006348:	697b      	ldr	r3, [r7, #20]
 800634a:	429a      	cmp	r2, r3
 800634c:	d3e6      	bcc.n	800631c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800634e:	8bfb      	ldrh	r3, [r7, #30]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d01e      	beq.n	8006392 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006354:	2300      	movs	r3, #0
 8006356:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006358:	69bb      	ldr	r3, [r7, #24]
 800635a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800635e:	461a      	mov	r2, r3
 8006360:	f107 0310 	add.w	r3, r7, #16
 8006364:	6812      	ldr	r2, [r2, #0]
 8006366:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006368:	693a      	ldr	r2, [r7, #16]
 800636a:	6a3b      	ldr	r3, [r7, #32]
 800636c:	b2db      	uxtb	r3, r3
 800636e:	00db      	lsls	r3, r3, #3
 8006370:	fa22 f303 	lsr.w	r3, r2, r3
 8006374:	b2da      	uxtb	r2, r3
 8006376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006378:	701a      	strb	r2, [r3, #0]
      i++;
 800637a:	6a3b      	ldr	r3, [r7, #32]
 800637c:	3301      	adds	r3, #1
 800637e:	623b      	str	r3, [r7, #32]
      pDest++;
 8006380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006382:	3301      	adds	r3, #1
 8006384:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8006386:	8bfb      	ldrh	r3, [r7, #30]
 8006388:	3b01      	subs	r3, #1
 800638a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800638c:	8bfb      	ldrh	r3, [r7, #30]
 800638e:	2b00      	cmp	r3, #0
 8006390:	d1ea      	bne.n	8006368 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006394:	4618      	mov	r0, r3
 8006396:	372c      	adds	r7, #44	@ 0x2c
 8006398:	46bd      	mov	sp, r7
 800639a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800639e:	4770      	bx	lr

080063a0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80063a0:	b480      	push	{r7}
 80063a2:	b085      	sub	sp, #20
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	695b      	ldr	r3, [r3, #20]
 80063ac:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	699b      	ldr	r3, [r3, #24]
 80063b2:	68fa      	ldr	r2, [r7, #12]
 80063b4:	4013      	ands	r3, r2
 80063b6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80063b8:	68fb      	ldr	r3, [r7, #12]
}
 80063ba:	4618      	mov	r0, r3
 80063bc:	3714      	adds	r7, #20
 80063be:	46bd      	mov	sp, r7
 80063c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c4:	4770      	bx	lr

080063c6 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 80063c6:	b480      	push	{r7}
 80063c8:	b085      	sub	sp, #20
 80063ca:	af00      	add	r7, sp, #0
 80063cc:	6078      	str	r0, [r7, #4]
 80063ce:	460b      	mov	r3, r1
 80063d0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 80063d6:	78fb      	ldrb	r3, [r7, #3]
 80063d8:	015a      	lsls	r2, r3, #5
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	4413      	add	r3, r2
 80063de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80063e2:	689b      	ldr	r3, [r3, #8]
 80063e4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 80063e6:	78fb      	ldrb	r3, [r7, #3]
 80063e8:	015a      	lsls	r2, r3, #5
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	4413      	add	r3, r2
 80063ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80063f2:	68db      	ldr	r3, [r3, #12]
 80063f4:	68ba      	ldr	r2, [r7, #8]
 80063f6:	4013      	ands	r3, r2
 80063f8:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80063fa:	68bb      	ldr	r3, [r7, #8]
}
 80063fc:	4618      	mov	r0, r3
 80063fe:	3714      	adds	r7, #20
 8006400:	46bd      	mov	sp, r7
 8006402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006406:	4770      	bx	lr

08006408 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006408:	b480      	push	{r7}
 800640a:	b083      	sub	sp, #12
 800640c:	af00      	add	r7, sp, #0
 800640e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	695b      	ldr	r3, [r3, #20]
 8006414:	f003 0301 	and.w	r3, r3, #1
}
 8006418:	4618      	mov	r0, r3
 800641a:	370c      	adds	r7, #12
 800641c:	46bd      	mov	sp, r7
 800641e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006422:	4770      	bx	lr

08006424 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006424:	b480      	push	{r7}
 8006426:	b085      	sub	sp, #20
 8006428:	af00      	add	r7, sp, #0
 800642a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800642c:	2300      	movs	r3, #0
 800642e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	3301      	adds	r3, #1
 8006434:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800643c:	d901      	bls.n	8006442 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800643e:	2303      	movs	r3, #3
 8006440:	e01b      	b.n	800647a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	691b      	ldr	r3, [r3, #16]
 8006446:	2b00      	cmp	r3, #0
 8006448:	daf2      	bge.n	8006430 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800644a:	2300      	movs	r3, #0
 800644c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	691b      	ldr	r3, [r3, #16]
 8006452:	f043 0201 	orr.w	r2, r3, #1
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	3301      	adds	r3, #1
 800645e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006466:	d901      	bls.n	800646c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006468:	2303      	movs	r3, #3
 800646a:	e006      	b.n	800647a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	691b      	ldr	r3, [r3, #16]
 8006470:	f003 0301 	and.w	r3, r3, #1
 8006474:	2b01      	cmp	r3, #1
 8006476:	d0f0      	beq.n	800645a <USB_CoreReset+0x36>

  return HAL_OK;
 8006478:	2300      	movs	r3, #0
}
 800647a:	4618      	mov	r0, r3
 800647c:	3714      	adds	r7, #20
 800647e:	46bd      	mov	sp, r7
 8006480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006484:	4770      	bx	lr
	...

08006488 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006488:	b084      	sub	sp, #16
 800648a:	b580      	push	{r7, lr}
 800648c:	b086      	sub	sp, #24
 800648e:	af00      	add	r7, sp, #0
 8006490:	6078      	str	r0, [r7, #4]
 8006492:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8006496:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800649a:	2300      	movs	r3, #0
 800649c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80064a8:	461a      	mov	r2, r3
 80064aa:	2300      	movs	r3, #0
 80064ac:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064b2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064be:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064ca:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	68db      	ldr	r3, [r3, #12]
 80064d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d119      	bne.n	8006512 <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80064de:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80064e2:	2b01      	cmp	r3, #1
 80064e4:	d10a      	bne.n	80064fc <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	68fa      	ldr	r2, [r7, #12]
 80064f0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80064f4:	f043 0304 	orr.w	r3, r3, #4
 80064f8:	6013      	str	r3, [r2, #0]
 80064fa:	e014      	b.n	8006526 <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	68fa      	ldr	r2, [r7, #12]
 8006506:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800650a:	f023 0304 	bic.w	r3, r3, #4
 800650e:	6013      	str	r3, [r2, #0]
 8006510:	e009      	b.n	8006526 <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	68fa      	ldr	r2, [r7, #12]
 800651c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006520:	f023 0304 	bic.w	r3, r3, #4
 8006524:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006526:	2110      	movs	r1, #16
 8006528:	6878      	ldr	r0, [r7, #4]
 800652a:	f7ff fe43 	bl	80061b4 <USB_FlushTxFifo>
 800652e:	4603      	mov	r3, r0
 8006530:	2b00      	cmp	r3, #0
 8006532:	d001      	beq.n	8006538 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 8006534:	2301      	movs	r3, #1
 8006536:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006538:	6878      	ldr	r0, [r7, #4]
 800653a:	f7ff fe6d 	bl	8006218 <USB_FlushRxFifo>
 800653e:	4603      	mov	r3, r0
 8006540:	2b00      	cmp	r3, #0
 8006542:	d001      	beq.n	8006548 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 8006544:	2301      	movs	r3, #1
 8006546:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8006548:	2300      	movs	r3, #0
 800654a:	613b      	str	r3, [r7, #16]
 800654c:	e015      	b.n	800657a <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 800654e:	693b      	ldr	r3, [r7, #16]
 8006550:	015a      	lsls	r2, r3, #5
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	4413      	add	r3, r2
 8006556:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800655a:	461a      	mov	r2, r3
 800655c:	f04f 33ff 	mov.w	r3, #4294967295
 8006560:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8006562:	693b      	ldr	r3, [r7, #16]
 8006564:	015a      	lsls	r2, r3, #5
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	4413      	add	r3, r2
 800656a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800656e:	461a      	mov	r2, r3
 8006570:	2300      	movs	r3, #0
 8006572:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8006574:	693b      	ldr	r3, [r7, #16]
 8006576:	3301      	adds	r3, #1
 8006578:	613b      	str	r3, [r7, #16]
 800657a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800657e:	461a      	mov	r2, r3
 8006580:	693b      	ldr	r3, [r7, #16]
 8006582:	4293      	cmp	r3, r2
 8006584:	d3e3      	bcc.n	800654e <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	2200      	movs	r2, #0
 800658a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	f04f 32ff 	mov.w	r2, #4294967295
 8006592:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	4a18      	ldr	r2, [pc, #96]	@ (80065f8 <USB_HostInit+0x170>)
 8006598:	4293      	cmp	r3, r2
 800659a:	d10b      	bne.n	80065b4 <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80065a2:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	4a15      	ldr	r2, [pc, #84]	@ (80065fc <USB_HostInit+0x174>)
 80065a8:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	4a14      	ldr	r2, [pc, #80]	@ (8006600 <USB_HostInit+0x178>)
 80065ae:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 80065b2:	e009      	b.n	80065c8 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	2280      	movs	r2, #128	@ 0x80
 80065b8:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	4a11      	ldr	r2, [pc, #68]	@ (8006604 <USB_HostInit+0x17c>)
 80065be:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	4a11      	ldr	r2, [pc, #68]	@ (8006608 <USB_HostInit+0x180>)
 80065c4:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80065c8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d105      	bne.n	80065dc <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	699b      	ldr	r3, [r3, #24]
 80065d4:	f043 0210 	orr.w	r2, r3, #16
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	699a      	ldr	r2, [r3, #24]
 80065e0:	4b0a      	ldr	r3, [pc, #40]	@ (800660c <USB_HostInit+0x184>)
 80065e2:	4313      	orrs	r3, r2
 80065e4:	687a      	ldr	r2, [r7, #4]
 80065e6:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 80065e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80065ea:	4618      	mov	r0, r3
 80065ec:	3718      	adds	r7, #24
 80065ee:	46bd      	mov	sp, r7
 80065f0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80065f4:	b004      	add	sp, #16
 80065f6:	4770      	bx	lr
 80065f8:	40040000 	.word	0x40040000
 80065fc:	01000200 	.word	0x01000200
 8006600:	00e00300 	.word	0x00e00300
 8006604:	00600080 	.word	0x00600080
 8006608:	004000e0 	.word	0x004000e0
 800660c:	a3200008 	.word	0xa3200008

08006610 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8006610:	b480      	push	{r7}
 8006612:	b085      	sub	sp, #20
 8006614:	af00      	add	r7, sp, #0
 8006616:	6078      	str	r0, [r7, #4]
 8006618:	460b      	mov	r3, r1
 800661a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	68fa      	ldr	r2, [r7, #12]
 800662a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800662e:	f023 0303 	bic.w	r3, r3, #3
 8006632:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800663a:	681a      	ldr	r2, [r3, #0]
 800663c:	78fb      	ldrb	r3, [r7, #3]
 800663e:	f003 0303 	and.w	r3, r3, #3
 8006642:	68f9      	ldr	r1, [r7, #12]
 8006644:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8006648:	4313      	orrs	r3, r2
 800664a:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800664c:	78fb      	ldrb	r3, [r7, #3]
 800664e:	2b01      	cmp	r3, #1
 8006650:	d107      	bne.n	8006662 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006658:	461a      	mov	r2, r3
 800665a:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800665e:	6053      	str	r3, [r2, #4]
 8006660:	e00c      	b.n	800667c <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8006662:	78fb      	ldrb	r3, [r7, #3]
 8006664:	2b02      	cmp	r3, #2
 8006666:	d107      	bne.n	8006678 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800666e:	461a      	mov	r2, r3
 8006670:	f241 7370 	movw	r3, #6000	@ 0x1770
 8006674:	6053      	str	r3, [r2, #4]
 8006676:	e001      	b.n	800667c <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8006678:	2301      	movs	r3, #1
 800667a:	e000      	b.n	800667e <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 800667c:	2300      	movs	r3, #0
}
 800667e:	4618      	mov	r0, r3
 8006680:	3714      	adds	r7, #20
 8006682:	46bd      	mov	sp, r7
 8006684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006688:	4770      	bx	lr

0800668a <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 800668a:	b580      	push	{r7, lr}
 800668c:	b084      	sub	sp, #16
 800668e:	af00      	add	r7, sp, #0
 8006690:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8006696:	2300      	movs	r3, #0
 8006698:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80066a4:	68bb      	ldr	r3, [r7, #8]
 80066a6:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80066aa:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 80066ac:	68bb      	ldr	r3, [r7, #8]
 80066ae:	68fa      	ldr	r2, [r7, #12]
 80066b0:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80066b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80066b8:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 80066ba:	2064      	movs	r0, #100	@ 0x64
 80066bc:	f7fa fd2e 	bl	800111c <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 80066c0:	68bb      	ldr	r3, [r7, #8]
 80066c2:	68fa      	ldr	r2, [r7, #12]
 80066c4:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80066c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80066cc:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 80066ce:	200a      	movs	r0, #10
 80066d0:	f7fa fd24 	bl	800111c <HAL_Delay>

  return HAL_OK;
 80066d4:	2300      	movs	r3, #0
}
 80066d6:	4618      	mov	r0, r3
 80066d8:	3710      	adds	r7, #16
 80066da:	46bd      	mov	sp, r7
 80066dc:	bd80      	pop	{r7, pc}

080066de <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 80066de:	b480      	push	{r7}
 80066e0:	b085      	sub	sp, #20
 80066e2:	af00      	add	r7, sp, #0
 80066e4:	6078      	str	r0, [r7, #4]
 80066e6:	460b      	mov	r3, r1
 80066e8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80066ee:	2300      	movs	r3, #0
 80066f0:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80066fc:	68bb      	ldr	r3, [r7, #8]
 80066fe:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8006702:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8006704:	68bb      	ldr	r3, [r7, #8]
 8006706:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800670a:	2b00      	cmp	r3, #0
 800670c:	d109      	bne.n	8006722 <USB_DriveVbus+0x44>
 800670e:	78fb      	ldrb	r3, [r7, #3]
 8006710:	2b01      	cmp	r3, #1
 8006712:	d106      	bne.n	8006722 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8006714:	68bb      	ldr	r3, [r7, #8]
 8006716:	68fa      	ldr	r2, [r7, #12]
 8006718:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800671c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006720:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8006722:	68bb      	ldr	r3, [r7, #8]
 8006724:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006728:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800672c:	d109      	bne.n	8006742 <USB_DriveVbus+0x64>
 800672e:	78fb      	ldrb	r3, [r7, #3]
 8006730:	2b00      	cmp	r3, #0
 8006732:	d106      	bne.n	8006742 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8006734:	68bb      	ldr	r3, [r7, #8]
 8006736:	68fa      	ldr	r2, [r7, #12]
 8006738:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800673c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006740:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8006742:	2300      	movs	r3, #0
}
 8006744:	4618      	mov	r0, r3
 8006746:	3714      	adds	r7, #20
 8006748:	46bd      	mov	sp, r7
 800674a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674e:	4770      	bx	lr

08006750 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8006750:	b480      	push	{r7}
 8006752:	b085      	sub	sp, #20
 8006754:	af00      	add	r7, sp, #0
 8006756:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800675c:	2300      	movs	r3, #0
 800675e:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800676a:	68bb      	ldr	r3, [r7, #8]
 800676c:	0c5b      	lsrs	r3, r3, #17
 800676e:	f003 0303 	and.w	r3, r3, #3
}
 8006772:	4618      	mov	r0, r3
 8006774:	3714      	adds	r7, #20
 8006776:	46bd      	mov	sp, r7
 8006778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677c:	4770      	bx	lr

0800677e <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 800677e:	b480      	push	{r7}
 8006780:	b085      	sub	sp, #20
 8006782:	af00      	add	r7, sp, #0
 8006784:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006790:	689b      	ldr	r3, [r3, #8]
 8006792:	b29b      	uxth	r3, r3
}
 8006794:	4618      	mov	r0, r3
 8006796:	3714      	adds	r7, #20
 8006798:	46bd      	mov	sp, r7
 800679a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679e:	4770      	bx	lr

080067a0 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 80067a0:	b580      	push	{r7, lr}
 80067a2:	b088      	sub	sp, #32
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
 80067a8:	4608      	mov	r0, r1
 80067aa:	4611      	mov	r1, r2
 80067ac:	461a      	mov	r2, r3
 80067ae:	4603      	mov	r3, r0
 80067b0:	70fb      	strb	r3, [r7, #3]
 80067b2:	460b      	mov	r3, r1
 80067b4:	70bb      	strb	r3, [r7, #2]
 80067b6:	4613      	mov	r3, r2
 80067b8:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 80067ba:	2300      	movs	r3, #0
 80067bc:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 80067c2:	78fb      	ldrb	r3, [r7, #3]
 80067c4:	015a      	lsls	r2, r3, #5
 80067c6:	693b      	ldr	r3, [r7, #16]
 80067c8:	4413      	add	r3, r2
 80067ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80067ce:	461a      	mov	r2, r3
 80067d0:	f04f 33ff 	mov.w	r3, #4294967295
 80067d4:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 80067d6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80067da:	2b03      	cmp	r3, #3
 80067dc:	d87c      	bhi.n	80068d8 <USB_HC_Init+0x138>
 80067de:	a201      	add	r2, pc, #4	@ (adr r2, 80067e4 <USB_HC_Init+0x44>)
 80067e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067e4:	080067f5 	.word	0x080067f5
 80067e8:	0800689b 	.word	0x0800689b
 80067ec:	080067f5 	.word	0x080067f5
 80067f0:	0800685d 	.word	0x0800685d
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80067f4:	78fb      	ldrb	r3, [r7, #3]
 80067f6:	015a      	lsls	r2, r3, #5
 80067f8:	693b      	ldr	r3, [r7, #16]
 80067fa:	4413      	add	r3, r2
 80067fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006800:	461a      	mov	r2, r3
 8006802:	f240 439d 	movw	r3, #1181	@ 0x49d
 8006806:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8006808:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800680c:	2b00      	cmp	r3, #0
 800680e:	da10      	bge.n	8006832 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8006810:	78fb      	ldrb	r3, [r7, #3]
 8006812:	015a      	lsls	r2, r3, #5
 8006814:	693b      	ldr	r3, [r7, #16]
 8006816:	4413      	add	r3, r2
 8006818:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800681c:	68db      	ldr	r3, [r3, #12]
 800681e:	78fa      	ldrb	r2, [r7, #3]
 8006820:	0151      	lsls	r1, r2, #5
 8006822:	693a      	ldr	r2, [r7, #16]
 8006824:	440a      	add	r2, r1
 8006826:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800682a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800682e:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8006830:	e055      	b.n	80068de <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	4a6f      	ldr	r2, [pc, #444]	@ (80069f4 <USB_HC_Init+0x254>)
 8006836:	4293      	cmp	r3, r2
 8006838:	d151      	bne.n	80068de <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800683a:	78fb      	ldrb	r3, [r7, #3]
 800683c:	015a      	lsls	r2, r3, #5
 800683e:	693b      	ldr	r3, [r7, #16]
 8006840:	4413      	add	r3, r2
 8006842:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006846:	68db      	ldr	r3, [r3, #12]
 8006848:	78fa      	ldrb	r2, [r7, #3]
 800684a:	0151      	lsls	r1, r2, #5
 800684c:	693a      	ldr	r2, [r7, #16]
 800684e:	440a      	add	r2, r1
 8006850:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006854:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8006858:	60d3      	str	r3, [r2, #12]
      break;
 800685a:	e040      	b.n	80068de <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800685c:	78fb      	ldrb	r3, [r7, #3]
 800685e:	015a      	lsls	r2, r3, #5
 8006860:	693b      	ldr	r3, [r7, #16]
 8006862:	4413      	add	r3, r2
 8006864:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006868:	461a      	mov	r2, r3
 800686a:	f240 639d 	movw	r3, #1693	@ 0x69d
 800686e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8006870:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006874:	2b00      	cmp	r3, #0
 8006876:	da34      	bge.n	80068e2 <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8006878:	78fb      	ldrb	r3, [r7, #3]
 800687a:	015a      	lsls	r2, r3, #5
 800687c:	693b      	ldr	r3, [r7, #16]
 800687e:	4413      	add	r3, r2
 8006880:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006884:	68db      	ldr	r3, [r3, #12]
 8006886:	78fa      	ldrb	r2, [r7, #3]
 8006888:	0151      	lsls	r1, r2, #5
 800688a:	693a      	ldr	r2, [r7, #16]
 800688c:	440a      	add	r2, r1
 800688e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006892:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006896:	60d3      	str	r3, [r2, #12]
      }

      break;
 8006898:	e023      	b.n	80068e2 <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800689a:	78fb      	ldrb	r3, [r7, #3]
 800689c:	015a      	lsls	r2, r3, #5
 800689e:	693b      	ldr	r3, [r7, #16]
 80068a0:	4413      	add	r3, r2
 80068a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80068a6:	461a      	mov	r2, r3
 80068a8:	f240 2325 	movw	r3, #549	@ 0x225
 80068ac:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80068ae:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	da17      	bge.n	80068e6 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 80068b6:	78fb      	ldrb	r3, [r7, #3]
 80068b8:	015a      	lsls	r2, r3, #5
 80068ba:	693b      	ldr	r3, [r7, #16]
 80068bc:	4413      	add	r3, r2
 80068be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80068c2:	68db      	ldr	r3, [r3, #12]
 80068c4:	78fa      	ldrb	r2, [r7, #3]
 80068c6:	0151      	lsls	r1, r2, #5
 80068c8:	693a      	ldr	r2, [r7, #16]
 80068ca:	440a      	add	r2, r1
 80068cc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80068d0:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 80068d4:	60d3      	str	r3, [r2, #12]
      }
      break;
 80068d6:	e006      	b.n	80068e6 <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 80068d8:	2301      	movs	r3, #1
 80068da:	77fb      	strb	r3, [r7, #31]
      break;
 80068dc:	e004      	b.n	80068e8 <USB_HC_Init+0x148>
      break;
 80068de:	bf00      	nop
 80068e0:	e002      	b.n	80068e8 <USB_HC_Init+0x148>
      break;
 80068e2:	bf00      	nop
 80068e4:	e000      	b.n	80068e8 <USB_HC_Init+0x148>
      break;
 80068e6:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 80068e8:	78fb      	ldrb	r3, [r7, #3]
 80068ea:	015a      	lsls	r2, r3, #5
 80068ec:	693b      	ldr	r3, [r7, #16]
 80068ee:	4413      	add	r3, r2
 80068f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80068f4:	461a      	mov	r2, r3
 80068f6:	2300      	movs	r3, #0
 80068f8:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 80068fa:	78fb      	ldrb	r3, [r7, #3]
 80068fc:	015a      	lsls	r2, r3, #5
 80068fe:	693b      	ldr	r3, [r7, #16]
 8006900:	4413      	add	r3, r2
 8006902:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006906:	68db      	ldr	r3, [r3, #12]
 8006908:	78fa      	ldrb	r2, [r7, #3]
 800690a:	0151      	lsls	r1, r2, #5
 800690c:	693a      	ldr	r2, [r7, #16]
 800690e:	440a      	add	r2, r1
 8006910:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006914:	f043 0302 	orr.w	r3, r3, #2
 8006918:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800691a:	693b      	ldr	r3, [r7, #16]
 800691c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006920:	699a      	ldr	r2, [r3, #24]
 8006922:	78fb      	ldrb	r3, [r7, #3]
 8006924:	f003 030f 	and.w	r3, r3, #15
 8006928:	2101      	movs	r1, #1
 800692a:	fa01 f303 	lsl.w	r3, r1, r3
 800692e:	6939      	ldr	r1, [r7, #16]
 8006930:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8006934:	4313      	orrs	r3, r2
 8006936:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	699b      	ldr	r3, [r3, #24]
 800693c:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8006944:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006948:	2b00      	cmp	r3, #0
 800694a:	da03      	bge.n	8006954 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800694c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006950:	61bb      	str	r3, [r7, #24]
 8006952:	e001      	b.n	8006958 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 8006954:	2300      	movs	r3, #0
 8006956:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8006958:	6878      	ldr	r0, [r7, #4]
 800695a:	f7ff fef9 	bl	8006750 <USB_GetHostSpeed>
 800695e:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8006960:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006964:	2b02      	cmp	r3, #2
 8006966:	d106      	bne.n	8006976 <USB_HC_Init+0x1d6>
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	2b02      	cmp	r3, #2
 800696c:	d003      	beq.n	8006976 <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800696e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8006972:	617b      	str	r3, [r7, #20]
 8006974:	e001      	b.n	800697a <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8006976:	2300      	movs	r3, #0
 8006978:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800697a:	787b      	ldrb	r3, [r7, #1]
 800697c:	059b      	lsls	r3, r3, #22
 800697e:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8006982:	78bb      	ldrb	r3, [r7, #2]
 8006984:	02db      	lsls	r3, r3, #11
 8006986:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800698a:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800698c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006990:	049b      	lsls	r3, r3, #18
 8006992:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8006996:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8006998:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800699a:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800699e:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80069a0:	69bb      	ldr	r3, [r7, #24]
 80069a2:	431a      	orrs	r2, r3
 80069a4:	697b      	ldr	r3, [r7, #20]
 80069a6:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80069a8:	78fa      	ldrb	r2, [r7, #3]
 80069aa:	0151      	lsls	r1, r2, #5
 80069ac:	693a      	ldr	r2, [r7, #16]
 80069ae:	440a      	add	r2, r1
 80069b0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80069b4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80069b8:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 80069ba:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80069be:	2b03      	cmp	r3, #3
 80069c0:	d003      	beq.n	80069ca <USB_HC_Init+0x22a>
 80069c2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80069c6:	2b01      	cmp	r3, #1
 80069c8:	d10f      	bne.n	80069ea <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80069ca:	78fb      	ldrb	r3, [r7, #3]
 80069cc:	015a      	lsls	r2, r3, #5
 80069ce:	693b      	ldr	r3, [r7, #16]
 80069d0:	4413      	add	r3, r2
 80069d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	78fa      	ldrb	r2, [r7, #3]
 80069da:	0151      	lsls	r1, r2, #5
 80069dc:	693a      	ldr	r2, [r7, #16]
 80069de:	440a      	add	r2, r1
 80069e0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80069e4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80069e8:	6013      	str	r3, [r2, #0]
  }

  return ret;
 80069ea:	7ffb      	ldrb	r3, [r7, #31]
}
 80069ec:	4618      	mov	r0, r3
 80069ee:	3720      	adds	r7, #32
 80069f0:	46bd      	mov	sp, r7
 80069f2:	bd80      	pop	{r7, pc}
 80069f4:	40040000 	.word	0x40040000

080069f8 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 80069f8:	b580      	push	{r7, lr}
 80069fa:	b08c      	sub	sp, #48	@ 0x30
 80069fc:	af02      	add	r7, sp, #8
 80069fe:	60f8      	str	r0, [r7, #12]
 8006a00:	60b9      	str	r1, [r7, #8]
 8006a02:	4613      	mov	r3, r2
 8006a04:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8006a0a:	68bb      	ldr	r3, [r7, #8]
 8006a0c:	785b      	ldrb	r3, [r3, #1]
 8006a0e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8006a10:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006a14:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	4a5d      	ldr	r2, [pc, #372]	@ (8006b90 <USB_HC_StartXfer+0x198>)
 8006a1a:	4293      	cmp	r3, r2
 8006a1c:	d12f      	bne.n	8006a7e <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 8006a1e:	79fb      	ldrb	r3, [r7, #7]
 8006a20:	2b01      	cmp	r3, #1
 8006a22:	d11c      	bne.n	8006a5e <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 8006a24:	68bb      	ldr	r3, [r7, #8]
 8006a26:	7c9b      	ldrb	r3, [r3, #18]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d003      	beq.n	8006a34 <USB_HC_StartXfer+0x3c>
 8006a2c:	68bb      	ldr	r3, [r7, #8]
 8006a2e:	7c9b      	ldrb	r3, [r3, #18]
 8006a30:	2b02      	cmp	r3, #2
 8006a32:	d124      	bne.n	8006a7e <USB_HC_StartXfer+0x86>
 8006a34:	68bb      	ldr	r3, [r7, #8]
 8006a36:	799b      	ldrb	r3, [r3, #6]
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d120      	bne.n	8006a7e <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8006a3c:	69fb      	ldr	r3, [r7, #28]
 8006a3e:	015a      	lsls	r2, r3, #5
 8006a40:	6a3b      	ldr	r3, [r7, #32]
 8006a42:	4413      	add	r3, r2
 8006a44:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006a48:	68db      	ldr	r3, [r3, #12]
 8006a4a:	69fa      	ldr	r2, [r7, #28]
 8006a4c:	0151      	lsls	r1, r2, #5
 8006a4e:	6a3a      	ldr	r2, [r7, #32]
 8006a50:	440a      	add	r2, r1
 8006a52:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006a56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a5a:	60d3      	str	r3, [r2, #12]
 8006a5c:	e00f      	b.n	8006a7e <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 8006a5e:	68bb      	ldr	r3, [r7, #8]
 8006a60:	791b      	ldrb	r3, [r3, #4]
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d10b      	bne.n	8006a7e <USB_HC_StartXfer+0x86>
 8006a66:	68bb      	ldr	r3, [r7, #8]
 8006a68:	795b      	ldrb	r3, [r3, #5]
 8006a6a:	2b01      	cmp	r3, #1
 8006a6c:	d107      	bne.n	8006a7e <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 8006a6e:	68bb      	ldr	r3, [r7, #8]
 8006a70:	785b      	ldrb	r3, [r3, #1]
 8006a72:	4619      	mov	r1, r3
 8006a74:	68f8      	ldr	r0, [r7, #12]
 8006a76:	f000 fb6b 	bl	8007150 <USB_DoPing>
        return HAL_OK;
 8006a7a:	2300      	movs	r3, #0
 8006a7c:	e232      	b.n	8006ee4 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8006a7e:	68bb      	ldr	r3, [r7, #8]
 8006a80:	799b      	ldrb	r3, [r3, #6]
 8006a82:	2b01      	cmp	r3, #1
 8006a84:	d158      	bne.n	8006b38 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8006a86:	2301      	movs	r3, #1
 8006a88:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8006a8a:	68bb      	ldr	r3, [r7, #8]
 8006a8c:	78db      	ldrb	r3, [r3, #3]
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d007      	beq.n	8006aa2 <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006a92:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006a94:	68ba      	ldr	r2, [r7, #8]
 8006a96:	8a92      	ldrh	r2, [r2, #20]
 8006a98:	fb03 f202 	mul.w	r2, r3, r2
 8006a9c:	68bb      	ldr	r3, [r7, #8]
 8006a9e:	61da      	str	r2, [r3, #28]
 8006aa0:	e07c      	b.n	8006b9c <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8006aa2:	68bb      	ldr	r3, [r7, #8]
 8006aa4:	7c9b      	ldrb	r3, [r3, #18]
 8006aa6:	2b01      	cmp	r3, #1
 8006aa8:	d130      	bne.n	8006b0c <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8006aaa:	68bb      	ldr	r3, [r7, #8]
 8006aac:	6a1b      	ldr	r3, [r3, #32]
 8006aae:	2bbc      	cmp	r3, #188	@ 0xbc
 8006ab0:	d918      	bls.n	8006ae4 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8006ab2:	68bb      	ldr	r3, [r7, #8]
 8006ab4:	8a9b      	ldrh	r3, [r3, #20]
 8006ab6:	461a      	mov	r2, r3
 8006ab8:	68bb      	ldr	r3, [r7, #8]
 8006aba:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8006abc:	68bb      	ldr	r3, [r7, #8]
 8006abe:	69da      	ldr	r2, [r3, #28]
 8006ac0:	68bb      	ldr	r3, [r7, #8]
 8006ac2:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8006ac4:	68bb      	ldr	r3, [r7, #8]
 8006ac6:	68db      	ldr	r3, [r3, #12]
 8006ac8:	2b01      	cmp	r3, #1
 8006aca:	d003      	beq.n	8006ad4 <USB_HC_StartXfer+0xdc>
 8006acc:	68bb      	ldr	r3, [r7, #8]
 8006ace:	68db      	ldr	r3, [r3, #12]
 8006ad0:	2b02      	cmp	r3, #2
 8006ad2:	d103      	bne.n	8006adc <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8006ad4:	68bb      	ldr	r3, [r7, #8]
 8006ad6:	2202      	movs	r2, #2
 8006ad8:	60da      	str	r2, [r3, #12]
 8006ada:	e05f      	b.n	8006b9c <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8006adc:	68bb      	ldr	r3, [r7, #8]
 8006ade:	2201      	movs	r2, #1
 8006ae0:	60da      	str	r2, [r3, #12]
 8006ae2:	e05b      	b.n	8006b9c <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8006ae4:	68bb      	ldr	r3, [r7, #8]
 8006ae6:	6a1a      	ldr	r2, [r3, #32]
 8006ae8:	68bb      	ldr	r3, [r7, #8]
 8006aea:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8006aec:	68bb      	ldr	r3, [r7, #8]
 8006aee:	68db      	ldr	r3, [r3, #12]
 8006af0:	2b01      	cmp	r3, #1
 8006af2:	d007      	beq.n	8006b04 <USB_HC_StartXfer+0x10c>
 8006af4:	68bb      	ldr	r3, [r7, #8]
 8006af6:	68db      	ldr	r3, [r3, #12]
 8006af8:	2b02      	cmp	r3, #2
 8006afa:	d003      	beq.n	8006b04 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8006afc:	68bb      	ldr	r3, [r7, #8]
 8006afe:	2204      	movs	r2, #4
 8006b00:	60da      	str	r2, [r3, #12]
 8006b02:	e04b      	b.n	8006b9c <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8006b04:	68bb      	ldr	r3, [r7, #8]
 8006b06:	2203      	movs	r2, #3
 8006b08:	60da      	str	r2, [r3, #12]
 8006b0a:	e047      	b.n	8006b9c <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8006b0c:	79fb      	ldrb	r3, [r7, #7]
 8006b0e:	2b01      	cmp	r3, #1
 8006b10:	d10d      	bne.n	8006b2e <USB_HC_StartXfer+0x136>
 8006b12:	68bb      	ldr	r3, [r7, #8]
 8006b14:	6a1b      	ldr	r3, [r3, #32]
 8006b16:	68ba      	ldr	r2, [r7, #8]
 8006b18:	8a92      	ldrh	r2, [r2, #20]
 8006b1a:	4293      	cmp	r3, r2
 8006b1c:	d907      	bls.n	8006b2e <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006b1e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006b20:	68ba      	ldr	r2, [r7, #8]
 8006b22:	8a92      	ldrh	r2, [r2, #20]
 8006b24:	fb03 f202 	mul.w	r2, r3, r2
 8006b28:	68bb      	ldr	r3, [r7, #8]
 8006b2a:	61da      	str	r2, [r3, #28]
 8006b2c:	e036      	b.n	8006b9c <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8006b2e:	68bb      	ldr	r3, [r7, #8]
 8006b30:	6a1a      	ldr	r2, [r3, #32]
 8006b32:	68bb      	ldr	r3, [r7, #8]
 8006b34:	61da      	str	r2, [r3, #28]
 8006b36:	e031      	b.n	8006b9c <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8006b38:	68bb      	ldr	r3, [r7, #8]
 8006b3a:	6a1b      	ldr	r3, [r3, #32]
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d018      	beq.n	8006b72 <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8006b40:	68bb      	ldr	r3, [r7, #8]
 8006b42:	6a1b      	ldr	r3, [r3, #32]
 8006b44:	68ba      	ldr	r2, [r7, #8]
 8006b46:	8a92      	ldrh	r2, [r2, #20]
 8006b48:	4413      	add	r3, r2
 8006b4a:	3b01      	subs	r3, #1
 8006b4c:	68ba      	ldr	r2, [r7, #8]
 8006b4e:	8a92      	ldrh	r2, [r2, #20]
 8006b50:	fbb3 f3f2 	udiv	r3, r3, r2
 8006b54:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 8006b56:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8006b58:	8b7b      	ldrh	r3, [r7, #26]
 8006b5a:	429a      	cmp	r2, r3
 8006b5c:	d90b      	bls.n	8006b76 <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8006b5e:	8b7b      	ldrh	r3, [r7, #26]
 8006b60:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006b62:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006b64:	68ba      	ldr	r2, [r7, #8]
 8006b66:	8a92      	ldrh	r2, [r2, #20]
 8006b68:	fb03 f202 	mul.w	r2, r3, r2
 8006b6c:	68bb      	ldr	r3, [r7, #8]
 8006b6e:	61da      	str	r2, [r3, #28]
 8006b70:	e001      	b.n	8006b76 <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 8006b72:	2301      	movs	r3, #1
 8006b74:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8006b76:	68bb      	ldr	r3, [r7, #8]
 8006b78:	78db      	ldrb	r3, [r3, #3]
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d00a      	beq.n	8006b94 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006b7e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006b80:	68ba      	ldr	r2, [r7, #8]
 8006b82:	8a92      	ldrh	r2, [r2, #20]
 8006b84:	fb03 f202 	mul.w	r2, r3, r2
 8006b88:	68bb      	ldr	r3, [r7, #8]
 8006b8a:	61da      	str	r2, [r3, #28]
 8006b8c:	e006      	b.n	8006b9c <USB_HC_StartXfer+0x1a4>
 8006b8e:	bf00      	nop
 8006b90:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8006b94:	68bb      	ldr	r3, [r7, #8]
 8006b96:	6a1a      	ldr	r2, [r3, #32]
 8006b98:	68bb      	ldr	r3, [r7, #8]
 8006b9a:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006b9c:	68bb      	ldr	r3, [r7, #8]
 8006b9e:	69db      	ldr	r3, [r3, #28]
 8006ba0:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006ba4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006ba6:	04d9      	lsls	r1, r3, #19
 8006ba8:	4ba3      	ldr	r3, [pc, #652]	@ (8006e38 <USB_HC_StartXfer+0x440>)
 8006baa:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006bac:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8006bae:	68bb      	ldr	r3, [r7, #8]
 8006bb0:	7d9b      	ldrb	r3, [r3, #22]
 8006bb2:	075b      	lsls	r3, r3, #29
 8006bb4:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006bb8:	69f9      	ldr	r1, [r7, #28]
 8006bba:	0148      	lsls	r0, r1, #5
 8006bbc:	6a39      	ldr	r1, [r7, #32]
 8006bbe:	4401      	add	r1, r0
 8006bc0:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006bc4:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006bc6:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8006bc8:	79fb      	ldrb	r3, [r7, #7]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d009      	beq.n	8006be2 <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8006bce:	68bb      	ldr	r3, [r7, #8]
 8006bd0:	6999      	ldr	r1, [r3, #24]
 8006bd2:	69fb      	ldr	r3, [r7, #28]
 8006bd4:	015a      	lsls	r2, r3, #5
 8006bd6:	6a3b      	ldr	r3, [r7, #32]
 8006bd8:	4413      	add	r3, r2
 8006bda:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006bde:	460a      	mov	r2, r1
 8006be0:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8006be2:	6a3b      	ldr	r3, [r7, #32]
 8006be4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006be8:	689b      	ldr	r3, [r3, #8]
 8006bea:	f003 0301 	and.w	r3, r3, #1
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	bf0c      	ite	eq
 8006bf2:	2301      	moveq	r3, #1
 8006bf4:	2300      	movne	r3, #0
 8006bf6:	b2db      	uxtb	r3, r3
 8006bf8:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8006bfa:	69fb      	ldr	r3, [r7, #28]
 8006bfc:	015a      	lsls	r2, r3, #5
 8006bfe:	6a3b      	ldr	r3, [r7, #32]
 8006c00:	4413      	add	r3, r2
 8006c02:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	69fa      	ldr	r2, [r7, #28]
 8006c0a:	0151      	lsls	r1, r2, #5
 8006c0c:	6a3a      	ldr	r2, [r7, #32]
 8006c0e:	440a      	add	r2, r1
 8006c10:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006c14:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006c18:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8006c1a:	69fb      	ldr	r3, [r7, #28]
 8006c1c:	015a      	lsls	r2, r3, #5
 8006c1e:	6a3b      	ldr	r3, [r7, #32]
 8006c20:	4413      	add	r3, r2
 8006c22:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006c26:	681a      	ldr	r2, [r3, #0]
 8006c28:	7e7b      	ldrb	r3, [r7, #25]
 8006c2a:	075b      	lsls	r3, r3, #29
 8006c2c:	69f9      	ldr	r1, [r7, #28]
 8006c2e:	0148      	lsls	r0, r1, #5
 8006c30:	6a39      	ldr	r1, [r7, #32]
 8006c32:	4401      	add	r1, r0
 8006c34:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8006c38:	4313      	orrs	r3, r2
 8006c3a:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8006c3c:	68bb      	ldr	r3, [r7, #8]
 8006c3e:	799b      	ldrb	r3, [r3, #6]
 8006c40:	2b01      	cmp	r3, #1
 8006c42:	f040 80c3 	bne.w	8006dcc <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8006c46:	68bb      	ldr	r3, [r7, #8]
 8006c48:	7c5b      	ldrb	r3, [r3, #17]
 8006c4a:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8006c4c:	68ba      	ldr	r2, [r7, #8]
 8006c4e:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8006c50:	4313      	orrs	r3, r2
 8006c52:	69fa      	ldr	r2, [r7, #28]
 8006c54:	0151      	lsls	r1, r2, #5
 8006c56:	6a3a      	ldr	r2, [r7, #32]
 8006c58:	440a      	add	r2, r1
 8006c5a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8006c5e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8006c62:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8006c64:	69fb      	ldr	r3, [r7, #28]
 8006c66:	015a      	lsls	r2, r3, #5
 8006c68:	6a3b      	ldr	r3, [r7, #32]
 8006c6a:	4413      	add	r3, r2
 8006c6c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006c70:	68db      	ldr	r3, [r3, #12]
 8006c72:	69fa      	ldr	r2, [r7, #28]
 8006c74:	0151      	lsls	r1, r2, #5
 8006c76:	6a3a      	ldr	r2, [r7, #32]
 8006c78:	440a      	add	r2, r1
 8006c7a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006c7e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8006c82:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8006c84:	68bb      	ldr	r3, [r7, #8]
 8006c86:	79db      	ldrb	r3, [r3, #7]
 8006c88:	2b01      	cmp	r3, #1
 8006c8a:	d123      	bne.n	8006cd4 <USB_HC_StartXfer+0x2dc>
 8006c8c:	68bb      	ldr	r3, [r7, #8]
 8006c8e:	78db      	ldrb	r3, [r3, #3]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d11f      	bne.n	8006cd4 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8006c94:	69fb      	ldr	r3, [r7, #28]
 8006c96:	015a      	lsls	r2, r3, #5
 8006c98:	6a3b      	ldr	r3, [r7, #32]
 8006c9a:	4413      	add	r3, r2
 8006c9c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006ca0:	685b      	ldr	r3, [r3, #4]
 8006ca2:	69fa      	ldr	r2, [r7, #28]
 8006ca4:	0151      	lsls	r1, r2, #5
 8006ca6:	6a3a      	ldr	r2, [r7, #32]
 8006ca8:	440a      	add	r2, r1
 8006caa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006cae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006cb2:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8006cb4:	69fb      	ldr	r3, [r7, #28]
 8006cb6:	015a      	lsls	r2, r3, #5
 8006cb8:	6a3b      	ldr	r3, [r7, #32]
 8006cba:	4413      	add	r3, r2
 8006cbc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006cc0:	68db      	ldr	r3, [r3, #12]
 8006cc2:	69fa      	ldr	r2, [r7, #28]
 8006cc4:	0151      	lsls	r1, r2, #5
 8006cc6:	6a3a      	ldr	r2, [r7, #32]
 8006cc8:	440a      	add	r2, r1
 8006cca:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006cce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006cd2:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8006cd4:	68bb      	ldr	r3, [r7, #8]
 8006cd6:	7c9b      	ldrb	r3, [r3, #18]
 8006cd8:	2b01      	cmp	r3, #1
 8006cda:	d003      	beq.n	8006ce4 <USB_HC_StartXfer+0x2ec>
 8006cdc:	68bb      	ldr	r3, [r7, #8]
 8006cde:	7c9b      	ldrb	r3, [r3, #18]
 8006ce0:	2b03      	cmp	r3, #3
 8006ce2:	d117      	bne.n	8006d14 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8006ce4:	68bb      	ldr	r3, [r7, #8]
 8006ce6:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8006ce8:	2b01      	cmp	r3, #1
 8006cea:	d113      	bne.n	8006d14 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8006cec:	68bb      	ldr	r3, [r7, #8]
 8006cee:	78db      	ldrb	r3, [r3, #3]
 8006cf0:	2b01      	cmp	r3, #1
 8006cf2:	d10f      	bne.n	8006d14 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8006cf4:	69fb      	ldr	r3, [r7, #28]
 8006cf6:	015a      	lsls	r2, r3, #5
 8006cf8:	6a3b      	ldr	r3, [r7, #32]
 8006cfa:	4413      	add	r3, r2
 8006cfc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006d00:	685b      	ldr	r3, [r3, #4]
 8006d02:	69fa      	ldr	r2, [r7, #28]
 8006d04:	0151      	lsls	r1, r2, #5
 8006d06:	6a3a      	ldr	r2, [r7, #32]
 8006d08:	440a      	add	r2, r1
 8006d0a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006d0e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006d12:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8006d14:	68bb      	ldr	r3, [r7, #8]
 8006d16:	7c9b      	ldrb	r3, [r3, #18]
 8006d18:	2b01      	cmp	r3, #1
 8006d1a:	d162      	bne.n	8006de2 <USB_HC_StartXfer+0x3ea>
 8006d1c:	68bb      	ldr	r3, [r7, #8]
 8006d1e:	78db      	ldrb	r3, [r3, #3]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d15e      	bne.n	8006de2 <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8006d24:	68bb      	ldr	r3, [r7, #8]
 8006d26:	68db      	ldr	r3, [r3, #12]
 8006d28:	3b01      	subs	r3, #1
 8006d2a:	2b03      	cmp	r3, #3
 8006d2c:	d858      	bhi.n	8006de0 <USB_HC_StartXfer+0x3e8>
 8006d2e:	a201      	add	r2, pc, #4	@ (adr r2, 8006d34 <USB_HC_StartXfer+0x33c>)
 8006d30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d34:	08006d45 	.word	0x08006d45
 8006d38:	08006d67 	.word	0x08006d67
 8006d3c:	08006d89 	.word	0x08006d89
 8006d40:	08006dab 	.word	0x08006dab
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8006d44:	69fb      	ldr	r3, [r7, #28]
 8006d46:	015a      	lsls	r2, r3, #5
 8006d48:	6a3b      	ldr	r3, [r7, #32]
 8006d4a:	4413      	add	r3, r2
 8006d4c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006d50:	685b      	ldr	r3, [r3, #4]
 8006d52:	69fa      	ldr	r2, [r7, #28]
 8006d54:	0151      	lsls	r1, r2, #5
 8006d56:	6a3a      	ldr	r2, [r7, #32]
 8006d58:	440a      	add	r2, r1
 8006d5a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006d5e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006d62:	6053      	str	r3, [r2, #4]
          break;
 8006d64:	e03d      	b.n	8006de2 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8006d66:	69fb      	ldr	r3, [r7, #28]
 8006d68:	015a      	lsls	r2, r3, #5
 8006d6a:	6a3b      	ldr	r3, [r7, #32]
 8006d6c:	4413      	add	r3, r2
 8006d6e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006d72:	685b      	ldr	r3, [r3, #4]
 8006d74:	69fa      	ldr	r2, [r7, #28]
 8006d76:	0151      	lsls	r1, r2, #5
 8006d78:	6a3a      	ldr	r2, [r7, #32]
 8006d7a:	440a      	add	r2, r1
 8006d7c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006d80:	f043 030e 	orr.w	r3, r3, #14
 8006d84:	6053      	str	r3, [r2, #4]
          break;
 8006d86:	e02c      	b.n	8006de2 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8006d88:	69fb      	ldr	r3, [r7, #28]
 8006d8a:	015a      	lsls	r2, r3, #5
 8006d8c:	6a3b      	ldr	r3, [r7, #32]
 8006d8e:	4413      	add	r3, r2
 8006d90:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006d94:	685b      	ldr	r3, [r3, #4]
 8006d96:	69fa      	ldr	r2, [r7, #28]
 8006d98:	0151      	lsls	r1, r2, #5
 8006d9a:	6a3a      	ldr	r2, [r7, #32]
 8006d9c:	440a      	add	r2, r1
 8006d9e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006da2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006da6:	6053      	str	r3, [r2, #4]
          break;
 8006da8:	e01b      	b.n	8006de2 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 8006daa:	69fb      	ldr	r3, [r7, #28]
 8006dac:	015a      	lsls	r2, r3, #5
 8006dae:	6a3b      	ldr	r3, [r7, #32]
 8006db0:	4413      	add	r3, r2
 8006db2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006db6:	685b      	ldr	r3, [r3, #4]
 8006db8:	69fa      	ldr	r2, [r7, #28]
 8006dba:	0151      	lsls	r1, r2, #5
 8006dbc:	6a3a      	ldr	r2, [r7, #32]
 8006dbe:	440a      	add	r2, r1
 8006dc0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006dc4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006dc8:	6053      	str	r3, [r2, #4]
          break;
 8006dca:	e00a      	b.n	8006de2 <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8006dcc:	69fb      	ldr	r3, [r7, #28]
 8006dce:	015a      	lsls	r2, r3, #5
 8006dd0:	6a3b      	ldr	r3, [r7, #32]
 8006dd2:	4413      	add	r3, r2
 8006dd4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006dd8:	461a      	mov	r2, r3
 8006dda:	2300      	movs	r3, #0
 8006ddc:	6053      	str	r3, [r2, #4]
 8006dde:	e000      	b.n	8006de2 <USB_HC_StartXfer+0x3ea>
          break;
 8006de0:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006de2:	69fb      	ldr	r3, [r7, #28]
 8006de4:	015a      	lsls	r2, r3, #5
 8006de6:	6a3b      	ldr	r3, [r7, #32]
 8006de8:	4413      	add	r3, r2
 8006dea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006df2:	693b      	ldr	r3, [r7, #16]
 8006df4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006df8:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8006dfa:	68bb      	ldr	r3, [r7, #8]
 8006dfc:	78db      	ldrb	r3, [r3, #3]
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d004      	beq.n	8006e0c <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8006e02:	693b      	ldr	r3, [r7, #16]
 8006e04:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006e08:	613b      	str	r3, [r7, #16]
 8006e0a:	e003      	b.n	8006e14 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8006e0c:	693b      	ldr	r3, [r7, #16]
 8006e0e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006e12:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006e14:	693b      	ldr	r3, [r7, #16]
 8006e16:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006e1a:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006e1c:	69fb      	ldr	r3, [r7, #28]
 8006e1e:	015a      	lsls	r2, r3, #5
 8006e20:	6a3b      	ldr	r3, [r7, #32]
 8006e22:	4413      	add	r3, r2
 8006e24:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006e28:	461a      	mov	r2, r3
 8006e2a:	693b      	ldr	r3, [r7, #16]
 8006e2c:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8006e2e:	79fb      	ldrb	r3, [r7, #7]
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d003      	beq.n	8006e3c <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 8006e34:	2300      	movs	r3, #0
 8006e36:	e055      	b.n	8006ee4 <USB_HC_StartXfer+0x4ec>
 8006e38:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8006e3c:	68bb      	ldr	r3, [r7, #8]
 8006e3e:	78db      	ldrb	r3, [r3, #3]
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d14e      	bne.n	8006ee2 <USB_HC_StartXfer+0x4ea>
 8006e44:	68bb      	ldr	r3, [r7, #8]
 8006e46:	6a1b      	ldr	r3, [r3, #32]
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d04a      	beq.n	8006ee2 <USB_HC_StartXfer+0x4ea>
 8006e4c:	68bb      	ldr	r3, [r7, #8]
 8006e4e:	79db      	ldrb	r3, [r3, #7]
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d146      	bne.n	8006ee2 <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 8006e54:	68bb      	ldr	r3, [r7, #8]
 8006e56:	7c9b      	ldrb	r3, [r3, #18]
 8006e58:	2b03      	cmp	r3, #3
 8006e5a:	d831      	bhi.n	8006ec0 <USB_HC_StartXfer+0x4c8>
 8006e5c:	a201      	add	r2, pc, #4	@ (adr r2, 8006e64 <USB_HC_StartXfer+0x46c>)
 8006e5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e62:	bf00      	nop
 8006e64:	08006e75 	.word	0x08006e75
 8006e68:	08006e99 	.word	0x08006e99
 8006e6c:	08006e75 	.word	0x08006e75
 8006e70:	08006e99 	.word	0x08006e99
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8006e74:	68bb      	ldr	r3, [r7, #8]
 8006e76:	6a1b      	ldr	r3, [r3, #32]
 8006e78:	3303      	adds	r3, #3
 8006e7a:	089b      	lsrs	r3, r3, #2
 8006e7c:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8006e7e:	8afa      	ldrh	r2, [r7, #22]
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e84:	b29b      	uxth	r3, r3
 8006e86:	429a      	cmp	r2, r3
 8006e88:	d91c      	bls.n	8006ec4 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	699b      	ldr	r3, [r3, #24]
 8006e8e:	f043 0220 	orr.w	r2, r3, #32
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	619a      	str	r2, [r3, #24]
        }
        break;
 8006e96:	e015      	b.n	8006ec4 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8006e98:	68bb      	ldr	r3, [r7, #8]
 8006e9a:	6a1b      	ldr	r3, [r3, #32]
 8006e9c:	3303      	adds	r3, #3
 8006e9e:	089b      	lsrs	r3, r3, #2
 8006ea0:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8006ea2:	8afa      	ldrh	r2, [r7, #22]
 8006ea4:	6a3b      	ldr	r3, [r7, #32]
 8006ea6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006eaa:	691b      	ldr	r3, [r3, #16]
 8006eac:	b29b      	uxth	r3, r3
 8006eae:	429a      	cmp	r2, r3
 8006eb0:	d90a      	bls.n	8006ec8 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	699b      	ldr	r3, [r3, #24]
 8006eb6:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	619a      	str	r2, [r3, #24]
        }
        break;
 8006ebe:	e003      	b.n	8006ec8 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 8006ec0:	bf00      	nop
 8006ec2:	e002      	b.n	8006eca <USB_HC_StartXfer+0x4d2>
        break;
 8006ec4:	bf00      	nop
 8006ec6:	e000      	b.n	8006eca <USB_HC_StartXfer+0x4d2>
        break;
 8006ec8:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8006eca:	68bb      	ldr	r3, [r7, #8]
 8006ecc:	6999      	ldr	r1, [r3, #24]
 8006ece:	68bb      	ldr	r3, [r7, #8]
 8006ed0:	785a      	ldrb	r2, [r3, #1]
 8006ed2:	68bb      	ldr	r3, [r7, #8]
 8006ed4:	6a1b      	ldr	r3, [r3, #32]
 8006ed6:	b29b      	uxth	r3, r3
 8006ed8:	2000      	movs	r0, #0
 8006eda:	9000      	str	r0, [sp, #0]
 8006edc:	68f8      	ldr	r0, [r7, #12]
 8006ede:	f7ff f9c9 	bl	8006274 <USB_WritePacket>
  }

  return HAL_OK;
 8006ee2:	2300      	movs	r3, #0
}
 8006ee4:	4618      	mov	r0, r3
 8006ee6:	3728      	adds	r7, #40	@ 0x28
 8006ee8:	46bd      	mov	sp, r7
 8006eea:	bd80      	pop	{r7, pc}

08006eec <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006eec:	b480      	push	{r7}
 8006eee:	b085      	sub	sp, #20
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006efe:	695b      	ldr	r3, [r3, #20]
 8006f00:	b29b      	uxth	r3, r3
}
 8006f02:	4618      	mov	r0, r3
 8006f04:	3714      	adds	r7, #20
 8006f06:	46bd      	mov	sp, r7
 8006f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0c:	4770      	bx	lr

08006f0e <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8006f0e:	b480      	push	{r7}
 8006f10:	b089      	sub	sp, #36	@ 0x24
 8006f12:	af00      	add	r7, sp, #0
 8006f14:	6078      	str	r0, [r7, #4]
 8006f16:	460b      	mov	r3, r1
 8006f18:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8006f1e:	78fb      	ldrb	r3, [r7, #3]
 8006f20:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8006f22:	2300      	movs	r3, #0
 8006f24:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8006f26:	69bb      	ldr	r3, [r7, #24]
 8006f28:	015a      	lsls	r2, r3, #5
 8006f2a:	69fb      	ldr	r3, [r7, #28]
 8006f2c:	4413      	add	r3, r2
 8006f2e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	0c9b      	lsrs	r3, r3, #18
 8006f36:	f003 0303 	and.w	r3, r3, #3
 8006f3a:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8006f3c:	69bb      	ldr	r3, [r7, #24]
 8006f3e:	015a      	lsls	r2, r3, #5
 8006f40:	69fb      	ldr	r3, [r7, #28]
 8006f42:	4413      	add	r3, r2
 8006f44:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	0fdb      	lsrs	r3, r3, #31
 8006f4c:	f003 0301 	and.w	r3, r3, #1
 8006f50:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8006f52:	69bb      	ldr	r3, [r7, #24]
 8006f54:	015a      	lsls	r2, r3, #5
 8006f56:	69fb      	ldr	r3, [r7, #28]
 8006f58:	4413      	add	r3, r2
 8006f5a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f5e:	685b      	ldr	r3, [r3, #4]
 8006f60:	0fdb      	lsrs	r3, r3, #31
 8006f62:	f003 0301 	and.w	r3, r3, #1
 8006f66:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	689b      	ldr	r3, [r3, #8]
 8006f6c:	f003 0320 	and.w	r3, r3, #32
 8006f70:	2b20      	cmp	r3, #32
 8006f72:	d10d      	bne.n	8006f90 <USB_HC_Halt+0x82>
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d10a      	bne.n	8006f90 <USB_HC_Halt+0x82>
 8006f7a:	693b      	ldr	r3, [r7, #16]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d005      	beq.n	8006f8c <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8006f80:	697b      	ldr	r3, [r7, #20]
 8006f82:	2b01      	cmp	r3, #1
 8006f84:	d002      	beq.n	8006f8c <USB_HC_Halt+0x7e>
 8006f86:	697b      	ldr	r3, [r7, #20]
 8006f88:	2b03      	cmp	r3, #3
 8006f8a:	d101      	bne.n	8006f90 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	e0d8      	b.n	8007142 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8006f90:	697b      	ldr	r3, [r7, #20]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d002      	beq.n	8006f9c <USB_HC_Halt+0x8e>
 8006f96:	697b      	ldr	r3, [r7, #20]
 8006f98:	2b02      	cmp	r3, #2
 8006f9a:	d173      	bne.n	8007084 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8006f9c:	69bb      	ldr	r3, [r7, #24]
 8006f9e:	015a      	lsls	r2, r3, #5
 8006fa0:	69fb      	ldr	r3, [r7, #28]
 8006fa2:	4413      	add	r3, r2
 8006fa4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	69ba      	ldr	r2, [r7, #24]
 8006fac:	0151      	lsls	r1, r2, #5
 8006fae:	69fa      	ldr	r2, [r7, #28]
 8006fb0:	440a      	add	r2, r1
 8006fb2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006fb6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006fba:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	689b      	ldr	r3, [r3, #8]
 8006fc0:	f003 0320 	and.w	r3, r3, #32
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d14a      	bne.n	800705e <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fcc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d133      	bne.n	800703c <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8006fd4:	69bb      	ldr	r3, [r7, #24]
 8006fd6:	015a      	lsls	r2, r3, #5
 8006fd8:	69fb      	ldr	r3, [r7, #28]
 8006fda:	4413      	add	r3, r2
 8006fdc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	69ba      	ldr	r2, [r7, #24]
 8006fe4:	0151      	lsls	r1, r2, #5
 8006fe6:	69fa      	ldr	r2, [r7, #28]
 8006fe8:	440a      	add	r2, r1
 8006fea:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006fee:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006ff2:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006ff4:	69bb      	ldr	r3, [r7, #24]
 8006ff6:	015a      	lsls	r2, r3, #5
 8006ff8:	69fb      	ldr	r3, [r7, #28]
 8006ffa:	4413      	add	r3, r2
 8006ffc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	69ba      	ldr	r2, [r7, #24]
 8007004:	0151      	lsls	r1, r2, #5
 8007006:	69fa      	ldr	r2, [r7, #28]
 8007008:	440a      	add	r2, r1
 800700a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800700e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007012:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8007014:	68bb      	ldr	r3, [r7, #8]
 8007016:	3301      	adds	r3, #1
 8007018:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 800701a:	68bb      	ldr	r3, [r7, #8]
 800701c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007020:	d82e      	bhi.n	8007080 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007022:	69bb      	ldr	r3, [r7, #24]
 8007024:	015a      	lsls	r2, r3, #5
 8007026:	69fb      	ldr	r3, [r7, #28]
 8007028:	4413      	add	r3, r2
 800702a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007034:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007038:	d0ec      	beq.n	8007014 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800703a:	e081      	b.n	8007140 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800703c:	69bb      	ldr	r3, [r7, #24]
 800703e:	015a      	lsls	r2, r3, #5
 8007040:	69fb      	ldr	r3, [r7, #28]
 8007042:	4413      	add	r3, r2
 8007044:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	69ba      	ldr	r2, [r7, #24]
 800704c:	0151      	lsls	r1, r2, #5
 800704e:	69fa      	ldr	r2, [r7, #28]
 8007050:	440a      	add	r2, r1
 8007052:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007056:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800705a:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800705c:	e070      	b.n	8007140 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800705e:	69bb      	ldr	r3, [r7, #24]
 8007060:	015a      	lsls	r2, r3, #5
 8007062:	69fb      	ldr	r3, [r7, #28]
 8007064:	4413      	add	r3, r2
 8007066:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	69ba      	ldr	r2, [r7, #24]
 800706e:	0151      	lsls	r1, r2, #5
 8007070:	69fa      	ldr	r2, [r7, #28]
 8007072:	440a      	add	r2, r1
 8007074:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007078:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800707c:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800707e:	e05f      	b.n	8007140 <USB_HC_Halt+0x232>
            break;
 8007080:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007082:	e05d      	b.n	8007140 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007084:	69bb      	ldr	r3, [r7, #24]
 8007086:	015a      	lsls	r2, r3, #5
 8007088:	69fb      	ldr	r3, [r7, #28]
 800708a:	4413      	add	r3, r2
 800708c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	69ba      	ldr	r2, [r7, #24]
 8007094:	0151      	lsls	r1, r2, #5
 8007096:	69fa      	ldr	r2, [r7, #28]
 8007098:	440a      	add	r2, r1
 800709a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800709e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80070a2:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 80070a4:	69fb      	ldr	r3, [r7, #28]
 80070a6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80070aa:	691b      	ldr	r3, [r3, #16]
 80070ac:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d133      	bne.n	800711c <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80070b4:	69bb      	ldr	r3, [r7, #24]
 80070b6:	015a      	lsls	r2, r3, #5
 80070b8:	69fb      	ldr	r3, [r7, #28]
 80070ba:	4413      	add	r3, r2
 80070bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	69ba      	ldr	r2, [r7, #24]
 80070c4:	0151      	lsls	r1, r2, #5
 80070c6:	69fa      	ldr	r2, [r7, #28]
 80070c8:	440a      	add	r2, r1
 80070ca:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80070ce:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80070d2:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80070d4:	69bb      	ldr	r3, [r7, #24]
 80070d6:	015a      	lsls	r2, r3, #5
 80070d8:	69fb      	ldr	r3, [r7, #28]
 80070da:	4413      	add	r3, r2
 80070dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	69ba      	ldr	r2, [r7, #24]
 80070e4:	0151      	lsls	r1, r2, #5
 80070e6:	69fa      	ldr	r2, [r7, #28]
 80070e8:	440a      	add	r2, r1
 80070ea:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80070ee:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80070f2:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 80070f4:	68bb      	ldr	r3, [r7, #8]
 80070f6:	3301      	adds	r3, #1
 80070f8:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 80070fa:	68bb      	ldr	r3, [r7, #8]
 80070fc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007100:	d81d      	bhi.n	800713e <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007102:	69bb      	ldr	r3, [r7, #24]
 8007104:	015a      	lsls	r2, r3, #5
 8007106:	69fb      	ldr	r3, [r7, #28]
 8007108:	4413      	add	r3, r2
 800710a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007114:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007118:	d0ec      	beq.n	80070f4 <USB_HC_Halt+0x1e6>
 800711a:	e011      	b.n	8007140 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800711c:	69bb      	ldr	r3, [r7, #24]
 800711e:	015a      	lsls	r2, r3, #5
 8007120:	69fb      	ldr	r3, [r7, #28]
 8007122:	4413      	add	r3, r2
 8007124:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	69ba      	ldr	r2, [r7, #24]
 800712c:	0151      	lsls	r1, r2, #5
 800712e:	69fa      	ldr	r2, [r7, #28]
 8007130:	440a      	add	r2, r1
 8007132:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007136:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800713a:	6013      	str	r3, [r2, #0]
 800713c:	e000      	b.n	8007140 <USB_HC_Halt+0x232>
          break;
 800713e:	bf00      	nop
    }
  }

  return HAL_OK;
 8007140:	2300      	movs	r3, #0
}
 8007142:	4618      	mov	r0, r3
 8007144:	3724      	adds	r7, #36	@ 0x24
 8007146:	46bd      	mov	sp, r7
 8007148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714c:	4770      	bx	lr
	...

08007150 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8007150:	b480      	push	{r7}
 8007152:	b087      	sub	sp, #28
 8007154:	af00      	add	r7, sp, #0
 8007156:	6078      	str	r0, [r7, #4]
 8007158:	460b      	mov	r3, r1
 800715a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8007160:	78fb      	ldrb	r3, [r7, #3]
 8007162:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8007164:	2301      	movs	r3, #1
 8007166:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	04da      	lsls	r2, r3, #19
 800716c:	4b15      	ldr	r3, [pc, #84]	@ (80071c4 <USB_DoPing+0x74>)
 800716e:	4013      	ands	r3, r2
 8007170:	693a      	ldr	r2, [r7, #16]
 8007172:	0151      	lsls	r1, r2, #5
 8007174:	697a      	ldr	r2, [r7, #20]
 8007176:	440a      	add	r2, r1
 8007178:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800717c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007180:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8007182:	693b      	ldr	r3, [r7, #16]
 8007184:	015a      	lsls	r2, r3, #5
 8007186:	697b      	ldr	r3, [r7, #20]
 8007188:	4413      	add	r3, r2
 800718a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007192:	68bb      	ldr	r3, [r7, #8]
 8007194:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007198:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800719a:	68bb      	ldr	r3, [r7, #8]
 800719c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80071a0:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 80071a2:	693b      	ldr	r3, [r7, #16]
 80071a4:	015a      	lsls	r2, r3, #5
 80071a6:	697b      	ldr	r3, [r7, #20]
 80071a8:	4413      	add	r3, r2
 80071aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80071ae:	461a      	mov	r2, r3
 80071b0:	68bb      	ldr	r3, [r7, #8]
 80071b2:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80071b4:	2300      	movs	r3, #0
}
 80071b6:	4618      	mov	r0, r3
 80071b8:	371c      	adds	r7, #28
 80071ba:	46bd      	mov	sp, r7
 80071bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c0:	4770      	bx	lr
 80071c2:	bf00      	nop
 80071c4:	1ff80000 	.word	0x1ff80000

080071c8 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 80071c8:	b580      	push	{r7, lr}
 80071ca:	b088      	sub	sp, #32
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80071d0:	2300      	movs	r3, #0
 80071d2:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 80071d8:	2300      	movs	r3, #0
 80071da:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 80071dc:	6878      	ldr	r0, [r7, #4]
 80071de:	f7fe ff8c 	bl	80060fa <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80071e2:	2110      	movs	r1, #16
 80071e4:	6878      	ldr	r0, [r7, #4]
 80071e6:	f7fe ffe5 	bl	80061b4 <USB_FlushTxFifo>
 80071ea:	4603      	mov	r3, r0
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d001      	beq.n	80071f4 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 80071f0:	2301      	movs	r3, #1
 80071f2:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80071f4:	6878      	ldr	r0, [r7, #4]
 80071f6:	f7ff f80f 	bl	8006218 <USB_FlushRxFifo>
 80071fa:	4603      	mov	r3, r0
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d001      	beq.n	8007204 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8007200:	2301      	movs	r3, #1
 8007202:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8007204:	2300      	movs	r3, #0
 8007206:	61bb      	str	r3, [r7, #24]
 8007208:	e01f      	b.n	800724a <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800720a:	69bb      	ldr	r3, [r7, #24]
 800720c:	015a      	lsls	r2, r3, #5
 800720e:	697b      	ldr	r3, [r7, #20]
 8007210:	4413      	add	r3, r2
 8007212:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800721a:	693b      	ldr	r3, [r7, #16]
 800721c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007220:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8007222:	693b      	ldr	r3, [r7, #16]
 8007224:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007228:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800722a:	693b      	ldr	r3, [r7, #16]
 800722c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007230:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8007232:	69bb      	ldr	r3, [r7, #24]
 8007234:	015a      	lsls	r2, r3, #5
 8007236:	697b      	ldr	r3, [r7, #20]
 8007238:	4413      	add	r3, r2
 800723a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800723e:	461a      	mov	r2, r3
 8007240:	693b      	ldr	r3, [r7, #16]
 8007242:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8007244:	69bb      	ldr	r3, [r7, #24]
 8007246:	3301      	adds	r3, #1
 8007248:	61bb      	str	r3, [r7, #24]
 800724a:	69bb      	ldr	r3, [r7, #24]
 800724c:	2b0f      	cmp	r3, #15
 800724e:	d9dc      	bls.n	800720a <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8007250:	2300      	movs	r3, #0
 8007252:	61bb      	str	r3, [r7, #24]
 8007254:	e034      	b.n	80072c0 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8007256:	69bb      	ldr	r3, [r7, #24]
 8007258:	015a      	lsls	r2, r3, #5
 800725a:	697b      	ldr	r3, [r7, #20]
 800725c:	4413      	add	r3, r2
 800725e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8007266:	693b      	ldr	r3, [r7, #16]
 8007268:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800726c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800726e:	693b      	ldr	r3, [r7, #16]
 8007270:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007274:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8007276:	693b      	ldr	r3, [r7, #16]
 8007278:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800727c:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800727e:	69bb      	ldr	r3, [r7, #24]
 8007280:	015a      	lsls	r2, r3, #5
 8007282:	697b      	ldr	r3, [r7, #20]
 8007284:	4413      	add	r3, r2
 8007286:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800728a:	461a      	mov	r2, r3
 800728c:	693b      	ldr	r3, [r7, #16]
 800728e:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	3301      	adds	r3, #1
 8007294:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800729c:	d80c      	bhi.n	80072b8 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800729e:	69bb      	ldr	r3, [r7, #24]
 80072a0:	015a      	lsls	r2, r3, #5
 80072a2:	697b      	ldr	r3, [r7, #20]
 80072a4:	4413      	add	r3, r2
 80072a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80072b0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80072b4:	d0ec      	beq.n	8007290 <USB_StopHost+0xc8>
 80072b6:	e000      	b.n	80072ba <USB_StopHost+0xf2>
        break;
 80072b8:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 80072ba:	69bb      	ldr	r3, [r7, #24]
 80072bc:	3301      	adds	r3, #1
 80072be:	61bb      	str	r3, [r7, #24]
 80072c0:	69bb      	ldr	r3, [r7, #24]
 80072c2:	2b0f      	cmp	r3, #15
 80072c4:	d9c7      	bls.n	8007256 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 80072c6:	697b      	ldr	r3, [r7, #20]
 80072c8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80072cc:	461a      	mov	r2, r3
 80072ce:	f04f 33ff 	mov.w	r3, #4294967295
 80072d2:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	f04f 32ff 	mov.w	r2, #4294967295
 80072da:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 80072dc:	6878      	ldr	r0, [r7, #4]
 80072de:	f7fe fefb 	bl	80060d8 <USB_EnableGlobalInt>

  return ret;
 80072e2:	7ffb      	ldrb	r3, [r7, #31]
}
 80072e4:	4618      	mov	r0, r3
 80072e6:	3720      	adds	r7, #32
 80072e8:	46bd      	mov	sp, r7
 80072ea:	bd80      	pop	{r7, pc}

080072ec <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80072ec:	b580      	push	{r7, lr}
 80072ee:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USBH driver ###########################*/
  retUSBH = FATFS_LinkDriver(&USBH_Driver, USBHPath);
 80072f0:	4908      	ldr	r1, [pc, #32]	@ (8007314 <MX_FATFS_Init+0x28>)
 80072f2:	4809      	ldr	r0, [pc, #36]	@ (8007318 <MX_FATFS_Init+0x2c>)
 80072f4:	f005 ffa0 	bl	800d238 <FATFS_LinkDriver>
 80072f8:	4603      	mov	r3, r0
 80072fa:	461a      	mov	r2, r3
 80072fc:	4b07      	ldr	r3, [pc, #28]	@ (800731c <MX_FATFS_Init+0x30>)
 80072fe:	701a      	strb	r2, [r3, #0]
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8007300:	4907      	ldr	r1, [pc, #28]	@ (8007320 <MX_FATFS_Init+0x34>)
 8007302:	4808      	ldr	r0, [pc, #32]	@ (8007324 <MX_FATFS_Init+0x38>)
 8007304:	f005 ff98 	bl	800d238 <FATFS_LinkDriver>
 8007308:	4603      	mov	r3, r0
 800730a:	461a      	mov	r2, r3
 800730c:	4b06      	ldr	r3, [pc, #24]	@ (8007328 <MX_FATFS_Init+0x3c>)
 800730e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8007310:	bf00      	nop
 8007312:	bd80      	pop	{r7, pc}
 8007314:	20000bb8 	.word	0x20000bb8
 8007318:	080103b8 	.word	0x080103b8
 800731c:	20000bb4 	.word	0x20000bb4
 8007320:	20000bc0 	.word	0x20000bc0
 8007324:	2000000c 	.word	0x2000000c
 8007328:	20000bbc 	.word	0x20000bbc

0800732c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800732c:	b480      	push	{r7}
 800732e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8007330:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8007332:	4618      	mov	r0, r3
 8007334:	46bd      	mov	sp, r7
 8007336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733a:	4770      	bx	lr

0800733c <USBH_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_initialize(BYTE lun)
{
 800733c:	b480      	push	{r7}
 800733e:	b083      	sub	sp, #12
 8007340:	af00      	add	r7, sp, #0
 8007342:	4603      	mov	r3, r0
 8007344:	71fb      	strb	r3, [r7, #7]
  /* CAUTION : USB Host library has to be initialized in the application */

  return RES_OK;
 8007346:	2300      	movs	r3, #0
}
 8007348:	4618      	mov	r0, r3
 800734a:	370c      	adds	r7, #12
 800734c:	46bd      	mov	sp, r7
 800734e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007352:	4770      	bx	lr

08007354 <USBH_status>:
  * @brief  Gets Disk Status
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_status(BYTE lun)
{
 8007354:	b580      	push	{r7, lr}
 8007356:	b084      	sub	sp, #16
 8007358:	af00      	add	r7, sp, #0
 800735a:	4603      	mov	r3, r0
 800735c:	71fb      	strb	r3, [r7, #7]
  DRESULT res = RES_ERROR;
 800735e:	2301      	movs	r3, #1
 8007360:	73fb      	strb	r3, [r7, #15]

  if(USBH_MSC_UnitIsReady(&hUSB_Host, lun))
 8007362:	79fb      	ldrb	r3, [r7, #7]
 8007364:	4619      	mov	r1, r3
 8007366:	4808      	ldr	r0, [pc, #32]	@ (8007388 <USBH_status+0x34>)
 8007368:	f000 fe86 	bl	8008078 <USBH_MSC_UnitIsReady>
 800736c:	4603      	mov	r3, r0
 800736e:	2b00      	cmp	r3, #0
 8007370:	d002      	beq.n	8007378 <USBH_status+0x24>
  {
    res = RES_OK;
 8007372:	2300      	movs	r3, #0
 8007374:	73fb      	strb	r3, [r7, #15]
 8007376:	e001      	b.n	800737c <USBH_status+0x28>
  }
  else
  {
    res = RES_ERROR;
 8007378:	2301      	movs	r3, #1
 800737a:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 800737c:	7bfb      	ldrb	r3, [r7, #15]
}
 800737e:	4618      	mov	r0, r3
 8007380:	3710      	adds	r7, #16
 8007382:	46bd      	mov	sp, r7
 8007384:	bd80      	pop	{r7, pc}
 8007386:	bf00      	nop
 8007388:	20000c54 	.word	0x20000c54

0800738c <USBH_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT USBH_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800738c:	b580      	push	{r7, lr}
 800738e:	b094      	sub	sp, #80	@ 0x50
 8007390:	af02      	add	r7, sp, #8
 8007392:	60b9      	str	r1, [r7, #8]
 8007394:	607a      	str	r2, [r7, #4]
 8007396:	603b      	str	r3, [r7, #0]
 8007398:	4603      	mov	r3, r0
 800739a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800739c:	2301      	movs	r3, #1
 800739e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Read(&hUSB_Host, lun, sector, buff, count) == USBH_OK)
 80073a2:	7bf9      	ldrb	r1, [r7, #15]
 80073a4:	683b      	ldr	r3, [r7, #0]
 80073a6:	9300      	str	r3, [sp, #0]
 80073a8:	68bb      	ldr	r3, [r7, #8]
 80073aa:	687a      	ldr	r2, [r7, #4]
 80073ac:	4813      	ldr	r0, [pc, #76]	@ (80073fc <USBH_read+0x70>)
 80073ae:	f000 fead 	bl	800810c <USBH_MSC_Read>
 80073b2:	4603      	mov	r3, r0
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d103      	bne.n	80073c0 <USBH_read+0x34>
  {
    res = RES_OK;
 80073b8:	2300      	movs	r3, #0
 80073ba:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80073be:	e017      	b.n	80073f0 <USBH_read+0x64>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 80073c0:	f107 0210 	add.w	r2, r7, #16
 80073c4:	7bfb      	ldrb	r3, [r7, #15]
 80073c6:	4619      	mov	r1, r3
 80073c8:	480c      	ldr	r0, [pc, #48]	@ (80073fc <USBH_read+0x70>)
 80073ca:	f000 fe7b 	bl	80080c4 <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 80073ce:	7f7b      	ldrb	r3, [r7, #29]
 80073d0:	2b3a      	cmp	r3, #58	@ 0x3a
 80073d2:	d005      	beq.n	80073e0 <USBH_read+0x54>
 80073d4:	2b3a      	cmp	r3, #58	@ 0x3a
 80073d6:	dc07      	bgt.n	80073e8 <USBH_read+0x5c>
 80073d8:	2b04      	cmp	r3, #4
 80073da:	d001      	beq.n	80073e0 <USBH_read+0x54>
 80073dc:	2b28      	cmp	r3, #40	@ 0x28
 80073de:	d103      	bne.n	80073e8 <USBH_read+0x5c>
    {
    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog ("USB Disk is not ready!");
      res = RES_NOTRDY;
 80073e0:	2303      	movs	r3, #3
 80073e2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      break;
 80073e6:	e003      	b.n	80073f0 <USBH_read+0x64>

    default:
      res = RES_ERROR;
 80073e8:	2301      	movs	r3, #1
 80073ea:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      break;
 80073ee:	bf00      	nop
    }
  }

  return res;
 80073f0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 80073f4:	4618      	mov	r0, r3
 80073f6:	3748      	adds	r7, #72	@ 0x48
 80073f8:	46bd      	mov	sp, r7
 80073fa:	bd80      	pop	{r7, pc}
 80073fc:	20000c54 	.word	0x20000c54

08007400 <USBH_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT USBH_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8007400:	b580      	push	{r7, lr}
 8007402:	b094      	sub	sp, #80	@ 0x50
 8007404:	af02      	add	r7, sp, #8
 8007406:	60b9      	str	r1, [r7, #8]
 8007408:	607a      	str	r2, [r7, #4]
 800740a:	603b      	str	r3, [r7, #0]
 800740c:	4603      	mov	r3, r0
 800740e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8007410:	2301      	movs	r3, #1
 8007412:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Write(&hUSB_Host, lun, sector, (BYTE *)buff, count) == USBH_OK)
 8007416:	7bf9      	ldrb	r1, [r7, #15]
 8007418:	683b      	ldr	r3, [r7, #0]
 800741a:	9300      	str	r3, [sp, #0]
 800741c:	68bb      	ldr	r3, [r7, #8]
 800741e:	687a      	ldr	r2, [r7, #4]
 8007420:	4817      	ldr	r0, [pc, #92]	@ (8007480 <USBH_write+0x80>)
 8007422:	f000 fedc 	bl	80081de <USBH_MSC_Write>
 8007426:	4603      	mov	r3, r0
 8007428:	2b00      	cmp	r3, #0
 800742a:	d103      	bne.n	8007434 <USBH_write+0x34>
  {
    res = RES_OK;
 800742c:	2300      	movs	r3, #0
 800742e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8007432:	e01f      	b.n	8007474 <USBH_write+0x74>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 8007434:	f107 0210 	add.w	r2, r7, #16
 8007438:	7bfb      	ldrb	r3, [r7, #15]
 800743a:	4619      	mov	r1, r3
 800743c:	4810      	ldr	r0, [pc, #64]	@ (8007480 <USBH_write+0x80>)
 800743e:	f000 fe41 	bl	80080c4 <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 8007442:	7f7b      	ldrb	r3, [r7, #29]
 8007444:	2b3a      	cmp	r3, #58	@ 0x3a
 8007446:	d00d      	beq.n	8007464 <USBH_write+0x64>
 8007448:	2b3a      	cmp	r3, #58	@ 0x3a
 800744a:	dc0f      	bgt.n	800746c <USBH_write+0x6c>
 800744c:	2b28      	cmp	r3, #40	@ 0x28
 800744e:	d009      	beq.n	8007464 <USBH_write+0x64>
 8007450:	2b28      	cmp	r3, #40	@ 0x28
 8007452:	dc0b      	bgt.n	800746c <USBH_write+0x6c>
 8007454:	2b04      	cmp	r3, #4
 8007456:	d005      	beq.n	8007464 <USBH_write+0x64>
 8007458:	2b27      	cmp	r3, #39	@ 0x27
 800745a:	d107      	bne.n	800746c <USBH_write+0x6c>
    {
    case SCSI_ASC_WRITE_PROTECTED:
      USBH_ErrLog("USB Disk is Write protected!");
      res = RES_WRPRT;
 800745c:	2302      	movs	r3, #2
 800745e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      break;
 8007462:	e007      	b.n	8007474 <USBH_write+0x74>

    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog("USB Disk is not ready!");
      res = RES_NOTRDY;
 8007464:	2303      	movs	r3, #3
 8007466:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      break;
 800746a:	e003      	b.n	8007474 <USBH_write+0x74>

    default:
      res = RES_ERROR;
 800746c:	2301      	movs	r3, #1
 800746e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      break;
 8007472:	bf00      	nop
    }
  }

  return res;
 8007474:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8007478:	4618      	mov	r0, r3
 800747a:	3748      	adds	r7, #72	@ 0x48
 800747c:	46bd      	mov	sp, r7
 800747e:	bd80      	pop	{r7, pc}
 8007480:	20000c54 	.word	0x20000c54

08007484 <USBH_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT USBH_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8007484:	b580      	push	{r7, lr}
 8007486:	b090      	sub	sp, #64	@ 0x40
 8007488:	af00      	add	r7, sp, #0
 800748a:	4603      	mov	r3, r0
 800748c:	603a      	str	r2, [r7, #0]
 800748e:	71fb      	strb	r3, [r7, #7]
 8007490:	460b      	mov	r3, r1
 8007492:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8007494:	2301      	movs	r3, #1
 8007496:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  MSC_LUNTypeDef info;

  switch (cmd)
 800749a:	79bb      	ldrb	r3, [r7, #6]
 800749c:	2b03      	cmp	r3, #3
 800749e:	d852      	bhi.n	8007546 <USBH_ioctl+0xc2>
 80074a0:	a201      	add	r2, pc, #4	@ (adr r2, 80074a8 <USBH_ioctl+0x24>)
 80074a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074a6:	bf00      	nop
 80074a8:	080074b9 	.word	0x080074b9
 80074ac:	080074c1 	.word	0x080074c1
 80074b0:	080074eb 	.word	0x080074eb
 80074b4:	08007517 	.word	0x08007517
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC:
    res = RES_OK;
 80074b8:	2300      	movs	r3, #0
 80074ba:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    break;
 80074be:	e045      	b.n	800754c <USBH_ioctl+0xc8>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 80074c0:	f107 0208 	add.w	r2, r7, #8
 80074c4:	79fb      	ldrb	r3, [r7, #7]
 80074c6:	4619      	mov	r1, r3
 80074c8:	4823      	ldr	r0, [pc, #140]	@ (8007558 <USBH_ioctl+0xd4>)
 80074ca:	f000 fdfb 	bl	80080c4 <USBH_MSC_GetLUNInfo>
 80074ce:	4603      	mov	r3, r0
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d106      	bne.n	80074e2 <USBH_ioctl+0x5e>
    {
      *(DWORD*)buff = info.capacity.block_nbr;
 80074d4:	68fa      	ldr	r2, [r7, #12]
 80074d6:	683b      	ldr	r3, [r7, #0]
 80074d8:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 80074da:	2300      	movs	r3, #0
 80074dc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 80074e0:	e034      	b.n	800754c <USBH_ioctl+0xc8>
      res = RES_ERROR;
 80074e2:	2301      	movs	r3, #1
 80074e4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    break;
 80074e8:	e030      	b.n	800754c <USBH_ioctl+0xc8>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 80074ea:	f107 0208 	add.w	r2, r7, #8
 80074ee:	79fb      	ldrb	r3, [r7, #7]
 80074f0:	4619      	mov	r1, r3
 80074f2:	4819      	ldr	r0, [pc, #100]	@ (8007558 <USBH_ioctl+0xd4>)
 80074f4:	f000 fde6 	bl	80080c4 <USBH_MSC_GetLUNInfo>
 80074f8:	4603      	mov	r3, r0
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d107      	bne.n	800750e <USBH_ioctl+0x8a>
    {
      *(DWORD*)buff = info.capacity.block_size;
 80074fe:	8a3b      	ldrh	r3, [r7, #16]
 8007500:	461a      	mov	r2, r3
 8007502:	683b      	ldr	r3, [r7, #0]
 8007504:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 8007506:	2300      	movs	r3, #0
 8007508:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 800750c:	e01e      	b.n	800754c <USBH_ioctl+0xc8>
      res = RES_ERROR;
 800750e:	2301      	movs	r3, #1
 8007510:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    break;
 8007514:	e01a      	b.n	800754c <USBH_ioctl+0xc8>

    /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :

    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 8007516:	f107 0208 	add.w	r2, r7, #8
 800751a:	79fb      	ldrb	r3, [r7, #7]
 800751c:	4619      	mov	r1, r3
 800751e:	480e      	ldr	r0, [pc, #56]	@ (8007558 <USBH_ioctl+0xd4>)
 8007520:	f000 fdd0 	bl	80080c4 <USBH_MSC_GetLUNInfo>
 8007524:	4603      	mov	r3, r0
 8007526:	2b00      	cmp	r3, #0
 8007528:	d109      	bne.n	800753e <USBH_ioctl+0xba>
    {
      *(DWORD*)buff = info.capacity.block_size / USB_DEFAULT_BLOCK_SIZE;
 800752a:	8a3b      	ldrh	r3, [r7, #16]
 800752c:	0a5b      	lsrs	r3, r3, #9
 800752e:	b29b      	uxth	r3, r3
 8007530:	461a      	mov	r2, r3
 8007532:	683b      	ldr	r3, [r7, #0]
 8007534:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 8007536:	2300      	movs	r3, #0
 8007538:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 800753c:	e006      	b.n	800754c <USBH_ioctl+0xc8>
      res = RES_ERROR;
 800753e:	2301      	movs	r3, #1
 8007540:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    break;
 8007544:	e002      	b.n	800754c <USBH_ioctl+0xc8>

  default:
    res = RES_PARERR;
 8007546:	2304      	movs	r3, #4
 8007548:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  }

  return res;
 800754c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 8007550:	4618      	mov	r0, r3
 8007552:	3740      	adds	r7, #64	@ 0x40
 8007554:	46bd      	mov	sp, r7
 8007556:	bd80      	pop	{r7, pc}
 8007558:	20000c54 	.word	0x20000c54

0800755c <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800755c:	b480      	push	{r7}
 800755e:	b083      	sub	sp, #12
 8007560:	af00      	add	r7, sp, #0
 8007562:	4603      	mov	r3, r0
 8007564:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 8007566:	4b06      	ldr	r3, [pc, #24]	@ (8007580 <USER_initialize+0x24>)
 8007568:	2201      	movs	r2, #1
 800756a:	701a      	strb	r2, [r3, #0]
    return Stat;
 800756c:	4b04      	ldr	r3, [pc, #16]	@ (8007580 <USER_initialize+0x24>)
 800756e:	781b      	ldrb	r3, [r3, #0]
 8007570:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 8007572:	4618      	mov	r0, r3
 8007574:	370c      	adds	r7, #12
 8007576:	46bd      	mov	sp, r7
 8007578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800757c:	4770      	bx	lr
 800757e:	bf00      	nop
 8007580:	20000009 	.word	0x20000009

08007584 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8007584:	b480      	push	{r7}
 8007586:	b083      	sub	sp, #12
 8007588:	af00      	add	r7, sp, #0
 800758a:	4603      	mov	r3, r0
 800758c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 800758e:	4b06      	ldr	r3, [pc, #24]	@ (80075a8 <USER_status+0x24>)
 8007590:	2201      	movs	r2, #1
 8007592:	701a      	strb	r2, [r3, #0]
    return Stat;
 8007594:	4b04      	ldr	r3, [pc, #16]	@ (80075a8 <USER_status+0x24>)
 8007596:	781b      	ldrb	r3, [r3, #0]
 8007598:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800759a:	4618      	mov	r0, r3
 800759c:	370c      	adds	r7, #12
 800759e:	46bd      	mov	sp, r7
 80075a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a4:	4770      	bx	lr
 80075a6:	bf00      	nop
 80075a8:	20000009 	.word	0x20000009

080075ac <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 80075ac:	b480      	push	{r7}
 80075ae:	b085      	sub	sp, #20
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	60b9      	str	r1, [r7, #8]
 80075b4:	607a      	str	r2, [r7, #4]
 80075b6:	603b      	str	r3, [r7, #0]
 80075b8:	4603      	mov	r3, r0
 80075ba:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 80075bc:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 80075be:	4618      	mov	r0, r3
 80075c0:	3714      	adds	r7, #20
 80075c2:	46bd      	mov	sp, r7
 80075c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c8:	4770      	bx	lr

080075ca <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 80075ca:	b480      	push	{r7}
 80075cc:	b085      	sub	sp, #20
 80075ce:	af00      	add	r7, sp, #0
 80075d0:	60b9      	str	r1, [r7, #8]
 80075d2:	607a      	str	r2, [r7, #4]
 80075d4:	603b      	str	r3, [r7, #0]
 80075d6:	4603      	mov	r3, r0
 80075d8:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 80075da:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 80075dc:	4618      	mov	r0, r3
 80075de:	3714      	adds	r7, #20
 80075e0:	46bd      	mov	sp, r7
 80075e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e6:	4770      	bx	lr

080075e8 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 80075e8:	b480      	push	{r7}
 80075ea:	b085      	sub	sp, #20
 80075ec:	af00      	add	r7, sp, #0
 80075ee:	4603      	mov	r3, r0
 80075f0:	603a      	str	r2, [r7, #0]
 80075f2:	71fb      	strb	r3, [r7, #7]
 80075f4:	460b      	mov	r3, r1
 80075f6:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 80075f8:	2301      	movs	r3, #1
 80075fa:	73fb      	strb	r3, [r7, #15]
    return res;
 80075fc:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 80075fe:	4618      	mov	r0, r3
 8007600:	3714      	adds	r7, #20
 8007602:	46bd      	mov	sp, r7
 8007604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007608:	4770      	bx	lr

0800760a <USBH_MSC_InterfaceInit>:
  *         The function init the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800760a:	b590      	push	{r4, r7, lr}
 800760c:	b089      	sub	sp, #36	@ 0x24
 800760e:	af04      	add	r7, sp, #16
 8007610:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  uint8_t interface;
  MSC_HandleTypeDef *MSC_Handle;

  interface = USBH_FindInterface(phost, phost->pActiveClass->ClassCode, MSC_TRANSPARENT, MSC_BOT);
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007618:	7919      	ldrb	r1, [r3, #4]
 800761a:	2350      	movs	r3, #80	@ 0x50
 800761c:	2206      	movs	r2, #6
 800761e:	6878      	ldr	r0, [r7, #4]
 8007620:	f001 fc86 	bl	8008f30 <USBH_FindInterface>
 8007624:	4603      	mov	r3, r0
 8007626:	73fb      	strb	r3, [r7, #15]

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* Not Valid Interface */
 8007628:	7bfb      	ldrb	r3, [r7, #15]
 800762a:	2bff      	cmp	r3, #255	@ 0xff
 800762c:	d002      	beq.n	8007634 <USBH_MSC_InterfaceInit+0x2a>
 800762e:	7bfb      	ldrb	r3, [r7, #15]
 8007630:	2b01      	cmp	r3, #1
 8007632:	d901      	bls.n	8007638 <USBH_MSC_InterfaceInit+0x2e>
  {
    USBH_DbgLog("Cannot Find the interface for %s class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8007634:	2302      	movs	r3, #2
 8007636:	e106      	b.n	8007846 <USBH_MSC_InterfaceInit+0x23c>
  }

  status = USBH_SelectInterface(phost, interface);
 8007638:	7bfb      	ldrb	r3, [r7, #15]
 800763a:	4619      	mov	r1, r3
 800763c:	6878      	ldr	r0, [r7, #4]
 800763e:	f001 fc5b 	bl	8008ef8 <USBH_SelectInterface>
 8007642:	4603      	mov	r3, r0
 8007644:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8007646:	7bbb      	ldrb	r3, [r7, #14]
 8007648:	2b00      	cmp	r3, #0
 800764a:	d001      	beq.n	8007650 <USBH_MSC_InterfaceInit+0x46>
  {
    return USBH_FAIL;
 800764c:	2302      	movs	r3, #2
 800764e:	e0fa      	b.n	8007846 <USBH_MSC_InterfaceInit+0x23c>
  }

  phost->pActiveClass->pData = (MSC_HandleTypeDef *)USBH_malloc(sizeof(MSC_HandleTypeDef));
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 8007656:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800765a:	f008 fd0b 	bl	8010074 <malloc>
 800765e:	4603      	mov	r3, r0
 8007660:	61e3      	str	r3, [r4, #28]
  MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007668:	69db      	ldr	r3, [r3, #28]
 800766a:	60bb      	str	r3, [r7, #8]

  if (MSC_Handle == NULL)
 800766c:	68bb      	ldr	r3, [r7, #8]
 800766e:	2b00      	cmp	r3, #0
 8007670:	d101      	bne.n	8007676 <USBH_MSC_InterfaceInit+0x6c>
  {
    USBH_DbgLog("Cannot allocate memory for MSC Handle");
    return USBH_FAIL;
 8007672:	2302      	movs	r3, #2
 8007674:	e0e7      	b.n	8007846 <USBH_MSC_InterfaceInit+0x23c>
  }

  /* Initialize msc handler */
  (void)USBH_memset(MSC_Handle, 0, sizeof(MSC_HandleTypeDef));
 8007676:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800767a:	2100      	movs	r1, #0
 800767c:	68b8      	ldr	r0, [r7, #8]
 800767e:	f008 fdb7 	bl	80101f0 <memset>

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8007682:	7bfb      	ldrb	r3, [r7, #15]
 8007684:	687a      	ldr	r2, [r7, #4]
 8007686:	211a      	movs	r1, #26
 8007688:	fb01 f303 	mul.w	r3, r1, r3
 800768c:	4413      	add	r3, r2
 800768e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007692:	781b      	ldrb	r3, [r3, #0]
 8007694:	b25b      	sxtb	r3, r3
 8007696:	2b00      	cmp	r3, #0
 8007698:	da16      	bge.n	80076c8 <USBH_MSC_InterfaceInit+0xbe>
  {
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 800769a:	7bfb      	ldrb	r3, [r7, #15]
 800769c:	687a      	ldr	r2, [r7, #4]
 800769e:	211a      	movs	r1, #26
 80076a0:	fb01 f303 	mul.w	r3, r1, r3
 80076a4:	4413      	add	r3, r2
 80076a6:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80076aa:	781a      	ldrb	r2, [r3, #0]
 80076ac:	68bb      	ldr	r3, [r7, #8]
 80076ae:	71da      	strb	r2, [r3, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80076b0:	7bfb      	ldrb	r3, [r7, #15]
 80076b2:	687a      	ldr	r2, [r7, #4]
 80076b4:	211a      	movs	r1, #26
 80076b6:	fb01 f303 	mul.w	r3, r1, r3
 80076ba:	4413      	add	r3, r2
 80076bc:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80076c0:	881a      	ldrh	r2, [r3, #0]
 80076c2:	68bb      	ldr	r3, [r7, #8]
 80076c4:	815a      	strh	r2, [r3, #10]
 80076c6:	e015      	b.n	80076f4 <USBH_MSC_InterfaceInit+0xea>
  }
  else
  {
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 80076c8:	7bfb      	ldrb	r3, [r7, #15]
 80076ca:	687a      	ldr	r2, [r7, #4]
 80076cc:	211a      	movs	r1, #26
 80076ce:	fb01 f303 	mul.w	r3, r1, r3
 80076d2:	4413      	add	r3, r2
 80076d4:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80076d8:	781a      	ldrb	r2, [r3, #0]
 80076da:	68bb      	ldr	r3, [r7, #8]
 80076dc:	719a      	strb	r2, [r3, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80076de:	7bfb      	ldrb	r3, [r7, #15]
 80076e0:	687a      	ldr	r2, [r7, #4]
 80076e2:	211a      	movs	r1, #26
 80076e4:	fb01 f303 	mul.w	r3, r1, r3
 80076e8:	4413      	add	r3, r2
 80076ea:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80076ee:	881a      	ldrh	r2, [r3, #0]
 80076f0:	68bb      	ldr	r3, [r7, #8]
 80076f2:	811a      	strh	r2, [r3, #8]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 80076f4:	7bfb      	ldrb	r3, [r7, #15]
 80076f6:	687a      	ldr	r2, [r7, #4]
 80076f8:	211a      	movs	r1, #26
 80076fa:	fb01 f303 	mul.w	r3, r1, r3
 80076fe:	4413      	add	r3, r2
 8007700:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8007704:	781b      	ldrb	r3, [r3, #0]
 8007706:	b25b      	sxtb	r3, r3
 8007708:	2b00      	cmp	r3, #0
 800770a:	da16      	bge.n	800773a <USBH_MSC_InterfaceInit+0x130>
  {
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 800770c:	7bfb      	ldrb	r3, [r7, #15]
 800770e:	687a      	ldr	r2, [r7, #4]
 8007710:	211a      	movs	r1, #26
 8007712:	fb01 f303 	mul.w	r3, r1, r3
 8007716:	4413      	add	r3, r2
 8007718:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800771c:	781a      	ldrb	r2, [r3, #0]
 800771e:	68bb      	ldr	r3, [r7, #8]
 8007720:	71da      	strb	r2, [r3, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8007722:	7bfb      	ldrb	r3, [r7, #15]
 8007724:	687a      	ldr	r2, [r7, #4]
 8007726:	211a      	movs	r1, #26
 8007728:	fb01 f303 	mul.w	r3, r1, r3
 800772c:	4413      	add	r3, r2
 800772e:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8007732:	881a      	ldrh	r2, [r3, #0]
 8007734:	68bb      	ldr	r3, [r7, #8]
 8007736:	815a      	strh	r2, [r3, #10]
 8007738:	e015      	b.n	8007766 <USBH_MSC_InterfaceInit+0x15c>
  }
  else
  {
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 800773a:	7bfb      	ldrb	r3, [r7, #15]
 800773c:	687a      	ldr	r2, [r7, #4]
 800773e:	211a      	movs	r1, #26
 8007740:	fb01 f303 	mul.w	r3, r1, r3
 8007744:	4413      	add	r3, r2
 8007746:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800774a:	781a      	ldrb	r2, [r3, #0]
 800774c:	68bb      	ldr	r3, [r7, #8]
 800774e:	719a      	strb	r2, [r3, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8007750:	7bfb      	ldrb	r3, [r7, #15]
 8007752:	687a      	ldr	r2, [r7, #4]
 8007754:	211a      	movs	r1, #26
 8007756:	fb01 f303 	mul.w	r3, r1, r3
 800775a:	4413      	add	r3, r2
 800775c:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8007760:	881a      	ldrh	r2, [r3, #0]
 8007762:	68bb      	ldr	r3, [r7, #8]
 8007764:	811a      	strh	r2, [r3, #8]
  }

  MSC_Handle->state = MSC_INIT;
 8007766:	68bb      	ldr	r3, [r7, #8]
 8007768:	2200      	movs	r2, #0
 800776a:	731a      	strb	r2, [r3, #12]
  MSC_Handle->error = MSC_OK;
 800776c:	68bb      	ldr	r3, [r7, #8]
 800776e:	2200      	movs	r2, #0
 8007770:	735a      	strb	r2, [r3, #13]
  MSC_Handle->req_state = MSC_REQ_IDLE;
 8007772:	68bb      	ldr	r3, [r7, #8]
 8007774:	2200      	movs	r2, #0
 8007776:	739a      	strb	r2, [r3, #14]
  MSC_Handle->OutPipe = USBH_AllocPipe(phost, MSC_Handle->OutEp);
 8007778:	68bb      	ldr	r3, [r7, #8]
 800777a:	799b      	ldrb	r3, [r3, #6]
 800777c:	4619      	mov	r1, r3
 800777e:	6878      	ldr	r0, [r7, #4]
 8007780:	f002 ff63 	bl	800a64a <USBH_AllocPipe>
 8007784:	4603      	mov	r3, r0
 8007786:	461a      	mov	r2, r3
 8007788:	68bb      	ldr	r3, [r7, #8]
 800778a:	715a      	strb	r2, [r3, #5]
  MSC_Handle->InPipe = USBH_AllocPipe(phost, MSC_Handle->InEp);
 800778c:	68bb      	ldr	r3, [r7, #8]
 800778e:	79db      	ldrb	r3, [r3, #7]
 8007790:	4619      	mov	r1, r3
 8007792:	6878      	ldr	r0, [r7, #4]
 8007794:	f002 ff59 	bl	800a64a <USBH_AllocPipe>
 8007798:	4603      	mov	r3, r0
 800779a:	461a      	mov	r2, r3
 800779c:	68bb      	ldr	r3, [r7, #8]
 800779e:	711a      	strb	r2, [r3, #4]

  (void)USBH_MSC_BOT_Init(phost);
 80077a0:	6878      	ldr	r0, [r7, #4]
 80077a2:	f000 fdc1 	bl	8008328 <USBH_MSC_BOT_Init>

  /* Open the new channels */
  if ((MSC_Handle->OutEp != 0U) && (MSC_Handle->OutEpSize != 0U))
 80077a6:	68bb      	ldr	r3, [r7, #8]
 80077a8:	799b      	ldrb	r3, [r3, #6]
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d01e      	beq.n	80077ec <USBH_MSC_InterfaceInit+0x1e2>
 80077ae:	68bb      	ldr	r3, [r7, #8]
 80077b0:	891b      	ldrh	r3, [r3, #8]
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d01a      	beq.n	80077ec <USBH_MSC_InterfaceInit+0x1e2>
  {
    (void)USBH_OpenPipe(phost, MSC_Handle->OutPipe, MSC_Handle->OutEp,
 80077b6:	68bb      	ldr	r3, [r7, #8]
 80077b8:	7959      	ldrb	r1, [r3, #5]
 80077ba:	68bb      	ldr	r3, [r7, #8]
 80077bc:	7998      	ldrb	r0, [r3, #6]
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80077ca:	68ba      	ldr	r2, [r7, #8]
 80077cc:	8912      	ldrh	r2, [r2, #8]
 80077ce:	9202      	str	r2, [sp, #8]
 80077d0:	2202      	movs	r2, #2
 80077d2:	9201      	str	r2, [sp, #4]
 80077d4:	9300      	str	r3, [sp, #0]
 80077d6:	4623      	mov	r3, r4
 80077d8:	4602      	mov	r2, r0
 80077da:	6878      	ldr	r0, [r7, #4]
 80077dc:	f002 ff06 	bl	800a5ec <USBH_OpenPipe>
 80077e0:	bf00      	nop
  else
  {
    return USBH_NOT_SUPPORTED;
  }

  if ((MSC_Handle->InEp != 0U) && (MSC_Handle->InEpSize != 0U))
 80077e2:	68bb      	ldr	r3, [r7, #8]
 80077e4:	79db      	ldrb	r3, [r3, #7]
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d02c      	beq.n	8007844 <USBH_MSC_InterfaceInit+0x23a>
 80077ea:	e001      	b.n	80077f0 <USBH_MSC_InterfaceInit+0x1e6>
    return USBH_NOT_SUPPORTED;
 80077ec:	2303      	movs	r3, #3
 80077ee:	e02a      	b.n	8007846 <USBH_MSC_InterfaceInit+0x23c>
  if ((MSC_Handle->InEp != 0U) && (MSC_Handle->InEpSize != 0U))
 80077f0:	68bb      	ldr	r3, [r7, #8]
 80077f2:	895b      	ldrh	r3, [r3, #10]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d025      	beq.n	8007844 <USBH_MSC_InterfaceInit+0x23a>
  {
    (void)USBH_OpenPipe(phost, MSC_Handle->InPipe, MSC_Handle->InEp,
 80077f8:	68bb      	ldr	r3, [r7, #8]
 80077fa:	7919      	ldrb	r1, [r3, #4]
 80077fc:	68bb      	ldr	r3, [r7, #8]
 80077fe:	79d8      	ldrb	r0, [r3, #7]
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800780c:	68ba      	ldr	r2, [r7, #8]
 800780e:	8952      	ldrh	r2, [r2, #10]
 8007810:	9202      	str	r2, [sp, #8]
 8007812:	2202      	movs	r2, #2
 8007814:	9201      	str	r2, [sp, #4]
 8007816:	9300      	str	r3, [sp, #0]
 8007818:	4623      	mov	r3, r4
 800781a:	4602      	mov	r2, r0
 800781c:	6878      	ldr	r0, [r7, #4]
 800781e:	f002 fee5 	bl	800a5ec <USBH_OpenPipe>
 8007822:	bf00      	nop
  else
  {
    return USBH_NOT_SUPPORTED;
  }

  (void)USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 8007824:	68bb      	ldr	r3, [r7, #8]
 8007826:	791b      	ldrb	r3, [r3, #4]
 8007828:	2200      	movs	r2, #0
 800782a:	4619      	mov	r1, r3
 800782c:	6878      	ldr	r0, [r7, #4]
 800782e:	f006 f896 	bl	800d95e <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 0U);
 8007832:	68bb      	ldr	r3, [r7, #8]
 8007834:	795b      	ldrb	r3, [r3, #5]
 8007836:	2200      	movs	r2, #0
 8007838:	4619      	mov	r1, r3
 800783a:	6878      	ldr	r0, [r7, #4]
 800783c:	f006 f88f 	bl	800d95e <USBH_LL_SetToggle>

  return USBH_OK;
 8007840:	2300      	movs	r3, #0
 8007842:	e000      	b.n	8007846 <USBH_MSC_InterfaceInit+0x23c>
    return USBH_NOT_SUPPORTED;
 8007844:	2303      	movs	r3, #3
}
 8007846:	4618      	mov	r0, r3
 8007848:	3714      	adds	r7, #20
 800784a:	46bd      	mov	sp, r7
 800784c:	bd90      	pop	{r4, r7, pc}

0800784e <USBH_MSC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800784e:	b580      	push	{r7, lr}
 8007850:	b084      	sub	sp, #16
 8007852:	af00      	add	r7, sp, #0
 8007854:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800785c:	69db      	ldr	r3, [r3, #28]
 800785e:	60fb      	str	r3, [r7, #12]

  if ((MSC_Handle->OutPipe) != 0U)
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	795b      	ldrb	r3, [r3, #5]
 8007864:	2b00      	cmp	r3, #0
 8007866:	d00e      	beq.n	8007886 <USBH_MSC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, MSC_Handle->OutPipe);
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	795b      	ldrb	r3, [r3, #5]
 800786c:	4619      	mov	r1, r3
 800786e:	6878      	ldr	r0, [r7, #4]
 8007870:	f002 fedb 	bl	800a62a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, MSC_Handle->OutPipe);
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	795b      	ldrb	r3, [r3, #5]
 8007878:	4619      	mov	r1, r3
 800787a:	6878      	ldr	r0, [r7, #4]
 800787c:	f002 ff06 	bl	800a68c <USBH_FreePipe>
    MSC_Handle->OutPipe = 0U;     /* Reset the Channel as Free */
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	2200      	movs	r2, #0
 8007884:	715a      	strb	r2, [r3, #5]
  }

  if ((MSC_Handle->InPipe != 0U))
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	791b      	ldrb	r3, [r3, #4]
 800788a:	2b00      	cmp	r3, #0
 800788c:	d00e      	beq.n	80078ac <USBH_MSC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, MSC_Handle->InPipe);
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	791b      	ldrb	r3, [r3, #4]
 8007892:	4619      	mov	r1, r3
 8007894:	6878      	ldr	r0, [r7, #4]
 8007896:	f002 fec8 	bl	800a62a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, MSC_Handle->InPipe);
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	791b      	ldrb	r3, [r3, #4]
 800789e:	4619      	mov	r1, r3
 80078a0:	6878      	ldr	r0, [r7, #4]
 80078a2:	f002 fef3 	bl	800a68c <USBH_FreePipe>
    MSC_Handle->InPipe = 0U;     /* Reset the Channel as Free */
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	2200      	movs	r2, #0
 80078aa:	711a      	strb	r2, [r3, #4]
  }

  if ((phost->pActiveClass->pData) != NULL)
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80078b2:	69db      	ldr	r3, [r3, #28]
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d00b      	beq.n	80078d0 <USBH_MSC_InterfaceDeInit+0x82>
  {
    USBH_free(phost->pActiveClass->pData);
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80078be:	69db      	ldr	r3, [r3, #28]
 80078c0:	4618      	mov	r0, r3
 80078c2:	f008 fbdf 	bl	8010084 <free>
    phost->pActiveClass->pData = 0U;
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80078cc:	2200      	movs	r2, #0
 80078ce:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 80078d0:	2300      	movs	r3, #0
}
 80078d2:	4618      	mov	r0, r3
 80078d4:	3710      	adds	r7, #16
 80078d6:	46bd      	mov	sp, r7
 80078d8:	bd80      	pop	{r7, pc}

080078da <USBH_MSC_ClassRequest>:
  *         for MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_ClassRequest(USBH_HandleTypeDef *phost)
{
 80078da:	b580      	push	{r7, lr}
 80078dc:	b084      	sub	sp, #16
 80078de:	af00      	add	r7, sp, #0
 80078e0:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80078e8:	69db      	ldr	r3, [r3, #28]
 80078ea:	60bb      	str	r3, [r7, #8]
  USBH_StatusTypeDef status = USBH_BUSY;
 80078ec:	2301      	movs	r3, #1
 80078ee:	73fb      	strb	r3, [r7, #15]
  uint8_t i;

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->req_state)
 80078f0:	68bb      	ldr	r3, [r7, #8]
 80078f2:	7b9b      	ldrb	r3, [r3, #14]
 80078f4:	2b03      	cmp	r3, #3
 80078f6:	d041      	beq.n	800797c <USBH_MSC_ClassRequest+0xa2>
 80078f8:	2b03      	cmp	r3, #3
 80078fa:	dc4b      	bgt.n	8007994 <USBH_MSC_ClassRequest+0xba>
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d001      	beq.n	8007904 <USBH_MSC_ClassRequest+0x2a>
 8007900:	2b02      	cmp	r3, #2
 8007902:	d147      	bne.n	8007994 <USBH_MSC_ClassRequest+0xba>
  {
    case MSC_REQ_IDLE:
    case MSC_REQ_GET_MAX_LUN:
      /* Issue GetMaxLUN request */
      status = USBH_MSC_BOT_REQ_GetMaxLUN(phost, &MSC_Handle->max_lun);
 8007904:	68bb      	ldr	r3, [r7, #8]
 8007906:	4619      	mov	r1, r3
 8007908:	6878      	ldr	r0, [r7, #4]
 800790a:	f000 fcee 	bl	80082ea <USBH_MSC_BOT_REQ_GetMaxLUN>
 800790e:	4603      	mov	r3, r0
 8007910:	73fb      	strb	r3, [r7, #15]

      /* When devices do not support the GetMaxLun request, this should
         be considered as only one logical unit is supported */
      if (status == USBH_NOT_SUPPORTED)
 8007912:	7bfb      	ldrb	r3, [r7, #15]
 8007914:	2b03      	cmp	r3, #3
 8007916:	d104      	bne.n	8007922 <USBH_MSC_ClassRequest+0x48>
      {
        MSC_Handle->max_lun = 0U;
 8007918:	68bb      	ldr	r3, [r7, #8]
 800791a:	2200      	movs	r2, #0
 800791c:	701a      	strb	r2, [r3, #0]
        status = USBH_OK;
 800791e:	2300      	movs	r3, #0
 8007920:	73fb      	strb	r3, [r7, #15]
      }

      if (status == USBH_OK)
 8007922:	7bfb      	ldrb	r3, [r7, #15]
 8007924:	2b00      	cmp	r3, #0
 8007926:	d137      	bne.n	8007998 <USBH_MSC_ClassRequest+0xbe>
      {
        MSC_Handle->max_lun = (MSC_Handle->max_lun > MAX_SUPPORTED_LUN) ? MAX_SUPPORTED_LUN : (MSC_Handle->max_lun + 1U);
 8007928:	68bb      	ldr	r3, [r7, #8]
 800792a:	781b      	ldrb	r3, [r3, #0]
 800792c:	2b02      	cmp	r3, #2
 800792e:	d804      	bhi.n	800793a <USBH_MSC_ClassRequest+0x60>
 8007930:	68bb      	ldr	r3, [r7, #8]
 8007932:	781b      	ldrb	r3, [r3, #0]
 8007934:	3301      	adds	r3, #1
 8007936:	b2da      	uxtb	r2, r3
 8007938:	e000      	b.n	800793c <USBH_MSC_ClassRequest+0x62>
 800793a:	2202      	movs	r2, #2
 800793c:	68bb      	ldr	r3, [r7, #8]
 800793e:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Number of supported LUN: %d", MSC_Handle->max_lun);

        for (i = 0U; i < MSC_Handle->max_lun; i++)
 8007940:	2300      	movs	r3, #0
 8007942:	73bb      	strb	r3, [r7, #14]
 8007944:	e014      	b.n	8007970 <USBH_MSC_ClassRequest+0x96>
        {
          MSC_Handle->unit[i].prev_ready_state = USBH_FAIL;
 8007946:	7bbb      	ldrb	r3, [r7, #14]
 8007948:	68ba      	ldr	r2, [r7, #8]
 800794a:	2134      	movs	r1, #52	@ 0x34
 800794c:	fb01 f303 	mul.w	r3, r1, r3
 8007950:	4413      	add	r3, r2
 8007952:	3392      	adds	r3, #146	@ 0x92
 8007954:	2202      	movs	r2, #2
 8007956:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[i].state_changed = 0U;
 8007958:	7bbb      	ldrb	r3, [r7, #14]
 800795a:	68ba      	ldr	r2, [r7, #8]
 800795c:	2134      	movs	r1, #52	@ 0x34
 800795e:	fb01 f303 	mul.w	r3, r1, r3
 8007962:	4413      	add	r3, r2
 8007964:	33c1      	adds	r3, #193	@ 0xc1
 8007966:	2200      	movs	r2, #0
 8007968:	701a      	strb	r2, [r3, #0]
        for (i = 0U; i < MSC_Handle->max_lun; i++)
 800796a:	7bbb      	ldrb	r3, [r7, #14]
 800796c:	3301      	adds	r3, #1
 800796e:	73bb      	strb	r3, [r7, #14]
 8007970:	68bb      	ldr	r3, [r7, #8]
 8007972:	781b      	ldrb	r3, [r3, #0]
 8007974:	7bba      	ldrb	r2, [r7, #14]
 8007976:	429a      	cmp	r2, r3
 8007978:	d3e5      	bcc.n	8007946 <USBH_MSC_ClassRequest+0x6c>
        }
      }
      break;
 800797a:	e00d      	b.n	8007998 <USBH_MSC_ClassRequest+0xbe>

    case MSC_REQ_ERROR:
      /* a Clear Feature should be issued here */
      if (USBH_ClrFeature(phost, 0x00U) == USBH_OK)
 800797c:	2100      	movs	r1, #0
 800797e:	6878      	ldr	r0, [r7, #4]
 8007980:	f002 f8ae 	bl	8009ae0 <USBH_ClrFeature>
 8007984:	4603      	mov	r3, r0
 8007986:	2b00      	cmp	r3, #0
 8007988:	d108      	bne.n	800799c <USBH_MSC_ClassRequest+0xc2>
      {
        MSC_Handle->req_state = MSC_Handle->prev_req_state;
 800798a:	68bb      	ldr	r3, [r7, #8]
 800798c:	7bda      	ldrb	r2, [r3, #15]
 800798e:	68bb      	ldr	r3, [r7, #8]
 8007990:	739a      	strb	r2, [r3, #14]
      }
      break;
 8007992:	e003      	b.n	800799c <USBH_MSC_ClassRequest+0xc2>

    default:
      break;
 8007994:	bf00      	nop
 8007996:	e002      	b.n	800799e <USBH_MSC_ClassRequest+0xc4>
      break;
 8007998:	bf00      	nop
 800799a:	e000      	b.n	800799e <USBH_MSC_ClassRequest+0xc4>
      break;
 800799c:	bf00      	nop
  }

  return status;
 800799e:	7bfb      	ldrb	r3, [r7, #15]
}
 80079a0:	4618      	mov	r0, r3
 80079a2:	3710      	adds	r7, #16
 80079a4:	46bd      	mov	sp, r7
 80079a6:	bd80      	pop	{r7, pc}

080079a8 <USBH_MSC_Process>:
  *         The function is for managing state machine for MSC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_Process(USBH_HandleTypeDef *phost)
{
 80079a8:	b580      	push	{r7, lr}
 80079aa:	b086      	sub	sp, #24
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80079b6:	69db      	ldr	r3, [r3, #28]
 80079b8:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY;
 80079ba:	2301      	movs	r3, #1
 80079bc:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY;
 80079be:	2301      	movs	r3, #1
 80079c0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ready_status = USBH_BUSY;
 80079c2:	2301      	movs	r3, #1
 80079c4:	73bb      	strb	r3, [r7, #14]

  switch (MSC_Handle->state)
 80079c6:	693b      	ldr	r3, [r7, #16]
 80079c8:	7b1b      	ldrb	r3, [r3, #12]
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d003      	beq.n	80079d6 <USBH_MSC_Process+0x2e>
 80079ce:	2b01      	cmp	r3, #1
 80079d0:	f000 826f 	beq.w	8007eb2 <USBH_MSC_Process+0x50a>
    case MSC_IDLE:
      error = USBH_OK;
      break;

    default:
      break;
 80079d4:	e270      	b.n	8007eb8 <USBH_MSC_Process+0x510>
      if (MSC_Handle->current_lun < MSC_Handle->max_lun)
 80079d6:	693b      	ldr	r3, [r7, #16]
 80079d8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 80079dc:	693a      	ldr	r2, [r7, #16]
 80079de:	7812      	ldrb	r2, [r2, #0]
 80079e0:	4293      	cmp	r3, r2
 80079e2:	f080 824e 	bcs.w	8007e82 <USBH_MSC_Process+0x4da>
        MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 80079e6:	693b      	ldr	r3, [r7, #16]
 80079e8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 80079ec:	4619      	mov	r1, r3
 80079ee:	693a      	ldr	r2, [r7, #16]
 80079f0:	2334      	movs	r3, #52	@ 0x34
 80079f2:	fb01 f303 	mul.w	r3, r1, r3
 80079f6:	4413      	add	r3, r2
 80079f8:	3391      	adds	r3, #145	@ 0x91
 80079fa:	2201      	movs	r2, #1
 80079fc:	701a      	strb	r2, [r3, #0]
        switch (MSC_Handle->unit[MSC_Handle->current_lun].state)
 80079fe:	693b      	ldr	r3, [r7, #16]
 8007a00:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8007a04:	4619      	mov	r1, r3
 8007a06:	693a      	ldr	r2, [r7, #16]
 8007a08:	2334      	movs	r3, #52	@ 0x34
 8007a0a:	fb01 f303 	mul.w	r3, r1, r3
 8007a0e:	4413      	add	r3, r2
 8007a10:	3390      	adds	r3, #144	@ 0x90
 8007a12:	781b      	ldrb	r3, [r3, #0]
 8007a14:	2b08      	cmp	r3, #8
 8007a16:	f200 8242 	bhi.w	8007e9e <USBH_MSC_Process+0x4f6>
 8007a1a:	a201      	add	r2, pc, #4	@ (adr r2, 8007a20 <USBH_MSC_Process+0x78>)
 8007a1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a20:	08007a45 	.word	0x08007a45
 8007a24:	08007e9f 	.word	0x08007e9f
 8007a28:	08007b0d 	.word	0x08007b0d
 8007a2c:	08007c91 	.word	0x08007c91
 8007a30:	08007a6b 	.word	0x08007a6b
 8007a34:	08007d5d 	.word	0x08007d5d
 8007a38:	08007e9f 	.word	0x08007e9f
 8007a3c:	08007e9f 	.word	0x08007e9f
 8007a40:	08007e71 	.word	0x08007e71
            MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_INQUIRY;
 8007a44:	693b      	ldr	r3, [r7, #16]
 8007a46:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8007a4a:	4619      	mov	r1, r3
 8007a4c:	693a      	ldr	r2, [r7, #16]
 8007a4e:	2334      	movs	r3, #52	@ 0x34
 8007a50:	fb01 f303 	mul.w	r3, r1, r3
 8007a54:	4413      	add	r3, r2
 8007a56:	3390      	adds	r3, #144	@ 0x90
 8007a58:	2204      	movs	r2, #4
 8007a5a:	701a      	strb	r2, [r3, #0]
            MSC_Handle->timer = phost->Timer;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	f8d3 23c4 	ldr.w	r2, [r3, #964]	@ 0x3c4
 8007a62:	693b      	ldr	r3, [r7, #16]
 8007a64:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc
            break;
 8007a68:	e222      	b.n	8007eb0 <USBH_MSC_Process+0x508>
            scsi_status = USBH_MSC_SCSI_Inquiry(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].inquiry);
 8007a6a:	693b      	ldr	r3, [r7, #16]
 8007a6c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8007a70:	b2d9      	uxtb	r1, r3
 8007a72:	693b      	ldr	r3, [r7, #16]
 8007a74:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8007a78:	461a      	mov	r2, r3
 8007a7a:	2334      	movs	r3, #52	@ 0x34
 8007a7c:	fb02 f303 	mul.w	r3, r2, r3
 8007a80:	3398      	adds	r3, #152	@ 0x98
 8007a82:	693a      	ldr	r2, [r7, #16]
 8007a84:	4413      	add	r3, r2
 8007a86:	3307      	adds	r3, #7
 8007a88:	461a      	mov	r2, r3
 8007a8a:	6878      	ldr	r0, [r7, #4]
 8007a8c:	f000 ff69 	bl	8008962 <USBH_MSC_SCSI_Inquiry>
 8007a90:	4603      	mov	r3, r0
 8007a92:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 8007a94:	7bfb      	ldrb	r3, [r7, #15]
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d10b      	bne.n	8007ab2 <USBH_MSC_Process+0x10a>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 8007a9a:	693b      	ldr	r3, [r7, #16]
 8007a9c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8007aa0:	4619      	mov	r1, r3
 8007aa2:	693a      	ldr	r2, [r7, #16]
 8007aa4:	2334      	movs	r3, #52	@ 0x34
 8007aa6:	fb01 f303 	mul.w	r3, r1, r3
 8007aaa:	4413      	add	r3, r2
 8007aac:	3390      	adds	r3, #144	@ 0x90
 8007aae:	2202      	movs	r2, #2
 8007ab0:	701a      	strb	r2, [r3, #0]
            if (scsi_status == USBH_FAIL)
 8007ab2:	7bfb      	ldrb	r3, [r7, #15]
 8007ab4:	2b02      	cmp	r3, #2
 8007ab6:	d10c      	bne.n	8007ad2 <USBH_MSC_Process+0x12a>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 8007ab8:	693b      	ldr	r3, [r7, #16]
 8007aba:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8007abe:	4619      	mov	r1, r3
 8007ac0:	693a      	ldr	r2, [r7, #16]
 8007ac2:	2334      	movs	r3, #52	@ 0x34
 8007ac4:	fb01 f303 	mul.w	r3, r1, r3
 8007ac8:	4413      	add	r3, r2
 8007aca:	3390      	adds	r3, #144	@ 0x90
 8007acc:	2205      	movs	r2, #5
 8007ace:	701a      	strb	r2, [r3, #0]
            break;
 8007ad0:	e1e7      	b.n	8007ea2 <USBH_MSC_Process+0x4fa>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 8007ad2:	7bfb      	ldrb	r3, [r7, #15]
 8007ad4:	2b04      	cmp	r3, #4
 8007ad6:	f040 81e4 	bne.w	8007ea2 <USBH_MSC_Process+0x4fa>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8007ada:	693b      	ldr	r3, [r7, #16]
 8007adc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8007ae0:	4619      	mov	r1, r3
 8007ae2:	693a      	ldr	r2, [r7, #16]
 8007ae4:	2334      	movs	r3, #52	@ 0x34
 8007ae6:	fb01 f303 	mul.w	r3, r1, r3
 8007aea:	4413      	add	r3, r2
 8007aec:	3390      	adds	r3, #144	@ 0x90
 8007aee:	2201      	movs	r2, #1
 8007af0:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 8007af2:	693b      	ldr	r3, [r7, #16]
 8007af4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8007af8:	4619      	mov	r1, r3
 8007afa:	693a      	ldr	r2, [r7, #16]
 8007afc:	2334      	movs	r3, #52	@ 0x34
 8007afe:	fb01 f303 	mul.w	r3, r1, r3
 8007b02:	4413      	add	r3, r2
 8007b04:	3391      	adds	r3, #145	@ 0x91
 8007b06:	2202      	movs	r2, #2
 8007b08:	701a      	strb	r2, [r3, #0]
            break;
 8007b0a:	e1ca      	b.n	8007ea2 <USBH_MSC_Process+0x4fa>
            ready_status = USBH_MSC_SCSI_TestUnitReady(phost, (uint8_t)MSC_Handle->current_lun);
 8007b0c:	693b      	ldr	r3, [r7, #16]
 8007b0e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8007b12:	b2db      	uxtb	r3, r3
 8007b14:	4619      	mov	r1, r3
 8007b16:	6878      	ldr	r0, [r7, #4]
 8007b18:	f000 fe66 	bl	80087e8 <USBH_MSC_SCSI_TestUnitReady>
 8007b1c:	4603      	mov	r3, r0
 8007b1e:	73bb      	strb	r3, [r7, #14]
            if (ready_status == USBH_OK)
 8007b20:	7bbb      	ldrb	r3, [r7, #14]
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d149      	bne.n	8007bba <USBH_MSC_Process+0x212>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_OK)
 8007b26:	693b      	ldr	r3, [r7, #16]
 8007b28:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8007b2c:	4619      	mov	r1, r3
 8007b2e:	693a      	ldr	r2, [r7, #16]
 8007b30:	2334      	movs	r3, #52	@ 0x34
 8007b32:	fb01 f303 	mul.w	r3, r1, r3
 8007b36:	4413      	add	r3, r2
 8007b38:	3392      	adds	r3, #146	@ 0x92
 8007b3a:	781b      	ldrb	r3, [r3, #0]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d00c      	beq.n	8007b5a <USBH_MSC_Process+0x1b2>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 8007b40:	693b      	ldr	r3, [r7, #16]
 8007b42:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8007b46:	4619      	mov	r1, r3
 8007b48:	693a      	ldr	r2, [r7, #16]
 8007b4a:	2334      	movs	r3, #52	@ 0x34
 8007b4c:	fb01 f303 	mul.w	r3, r1, r3
 8007b50:	4413      	add	r3, r2
 8007b52:	33c1      	adds	r3, #193	@ 0xc1
 8007b54:	2201      	movs	r2, #1
 8007b56:	701a      	strb	r2, [r3, #0]
 8007b58:	e00b      	b.n	8007b72 <USBH_MSC_Process+0x1ca>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 8007b5a:	693b      	ldr	r3, [r7, #16]
 8007b5c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8007b60:	4619      	mov	r1, r3
 8007b62:	693a      	ldr	r2, [r7, #16]
 8007b64:	2334      	movs	r3, #52	@ 0x34
 8007b66:	fb01 f303 	mul.w	r3, r1, r3
 8007b6a:	4413      	add	r3, r2
 8007b6c:	33c1      	adds	r3, #193	@ 0xc1
 8007b6e:	2200      	movs	r2, #0
 8007b70:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_CAPACITY10;
 8007b72:	693b      	ldr	r3, [r7, #16]
 8007b74:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8007b78:	4619      	mov	r1, r3
 8007b7a:	693a      	ldr	r2, [r7, #16]
 8007b7c:	2334      	movs	r3, #52	@ 0x34
 8007b7e:	fb01 f303 	mul.w	r3, r1, r3
 8007b82:	4413      	add	r3, r2
 8007b84:	3390      	adds	r3, #144	@ 0x90
 8007b86:	2203      	movs	r2, #3
 8007b88:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 8007b8a:	693b      	ldr	r3, [r7, #16]
 8007b8c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8007b90:	4619      	mov	r1, r3
 8007b92:	693a      	ldr	r2, [r7, #16]
 8007b94:	2334      	movs	r3, #52	@ 0x34
 8007b96:	fb01 f303 	mul.w	r3, r1, r3
 8007b9a:	4413      	add	r3, r2
 8007b9c:	3391      	adds	r3, #145	@ 0x91
 8007b9e:	2200      	movs	r2, #0
 8007ba0:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_OK;
 8007ba2:	693b      	ldr	r3, [r7, #16]
 8007ba4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8007ba8:	4619      	mov	r1, r3
 8007baa:	693a      	ldr	r2, [r7, #16]
 8007bac:	2334      	movs	r3, #52	@ 0x34
 8007bae:	fb01 f303 	mul.w	r3, r1, r3
 8007bb2:	4413      	add	r3, r2
 8007bb4:	3392      	adds	r3, #146	@ 0x92
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	701a      	strb	r2, [r3, #0]
            if (ready_status == USBH_FAIL)
 8007bba:	7bbb      	ldrb	r3, [r7, #14]
 8007bbc:	2b02      	cmp	r3, #2
 8007bbe:	d14a      	bne.n	8007c56 <USBH_MSC_Process+0x2ae>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_FAIL)
 8007bc0:	693b      	ldr	r3, [r7, #16]
 8007bc2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8007bc6:	4619      	mov	r1, r3
 8007bc8:	693a      	ldr	r2, [r7, #16]
 8007bca:	2334      	movs	r3, #52	@ 0x34
 8007bcc:	fb01 f303 	mul.w	r3, r1, r3
 8007bd0:	4413      	add	r3, r2
 8007bd2:	3392      	adds	r3, #146	@ 0x92
 8007bd4:	781b      	ldrb	r3, [r3, #0]
 8007bd6:	2b02      	cmp	r3, #2
 8007bd8:	d00c      	beq.n	8007bf4 <USBH_MSC_Process+0x24c>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 8007bda:	693b      	ldr	r3, [r7, #16]
 8007bdc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8007be0:	4619      	mov	r1, r3
 8007be2:	693a      	ldr	r2, [r7, #16]
 8007be4:	2334      	movs	r3, #52	@ 0x34
 8007be6:	fb01 f303 	mul.w	r3, r1, r3
 8007bea:	4413      	add	r3, r2
 8007bec:	33c1      	adds	r3, #193	@ 0xc1
 8007bee:	2201      	movs	r2, #1
 8007bf0:	701a      	strb	r2, [r3, #0]
 8007bf2:	e00b      	b.n	8007c0c <USBH_MSC_Process+0x264>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 8007bf4:	693b      	ldr	r3, [r7, #16]
 8007bf6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8007bfa:	4619      	mov	r1, r3
 8007bfc:	693a      	ldr	r2, [r7, #16]
 8007bfe:	2334      	movs	r3, #52	@ 0x34
 8007c00:	fb01 f303 	mul.w	r3, r1, r3
 8007c04:	4413      	add	r3, r2
 8007c06:	33c1      	adds	r3, #193	@ 0xc1
 8007c08:	2200      	movs	r2, #0
 8007c0a:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 8007c0c:	693b      	ldr	r3, [r7, #16]
 8007c0e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8007c12:	4619      	mov	r1, r3
 8007c14:	693a      	ldr	r2, [r7, #16]
 8007c16:	2334      	movs	r3, #52	@ 0x34
 8007c18:	fb01 f303 	mul.w	r3, r1, r3
 8007c1c:	4413      	add	r3, r2
 8007c1e:	3390      	adds	r3, #144	@ 0x90
 8007c20:	2205      	movs	r2, #5
 8007c22:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 8007c24:	693b      	ldr	r3, [r7, #16]
 8007c26:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8007c2a:	4619      	mov	r1, r3
 8007c2c:	693a      	ldr	r2, [r7, #16]
 8007c2e:	2334      	movs	r3, #52	@ 0x34
 8007c30:	fb01 f303 	mul.w	r3, r1, r3
 8007c34:	4413      	add	r3, r2
 8007c36:	3391      	adds	r3, #145	@ 0x91
 8007c38:	2201      	movs	r2, #1
 8007c3a:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_FAIL;
 8007c3c:	693b      	ldr	r3, [r7, #16]
 8007c3e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8007c42:	4619      	mov	r1, r3
 8007c44:	693a      	ldr	r2, [r7, #16]
 8007c46:	2334      	movs	r3, #52	@ 0x34
 8007c48:	fb01 f303 	mul.w	r3, r1, r3
 8007c4c:	4413      	add	r3, r2
 8007c4e:	3392      	adds	r3, #146	@ 0x92
 8007c50:	2202      	movs	r2, #2
 8007c52:	701a      	strb	r2, [r3, #0]
            break;
 8007c54:	e127      	b.n	8007ea6 <USBH_MSC_Process+0x4fe>
              if (ready_status == USBH_UNRECOVERED_ERROR)
 8007c56:	7bbb      	ldrb	r3, [r7, #14]
 8007c58:	2b04      	cmp	r3, #4
 8007c5a:	f040 8124 	bne.w	8007ea6 <USBH_MSC_Process+0x4fe>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8007c5e:	693b      	ldr	r3, [r7, #16]
 8007c60:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8007c64:	4619      	mov	r1, r3
 8007c66:	693a      	ldr	r2, [r7, #16]
 8007c68:	2334      	movs	r3, #52	@ 0x34
 8007c6a:	fb01 f303 	mul.w	r3, r1, r3
 8007c6e:	4413      	add	r3, r2
 8007c70:	3390      	adds	r3, #144	@ 0x90
 8007c72:	2201      	movs	r2, #1
 8007c74:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 8007c76:	693b      	ldr	r3, [r7, #16]
 8007c78:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8007c7c:	4619      	mov	r1, r3
 8007c7e:	693a      	ldr	r2, [r7, #16]
 8007c80:	2334      	movs	r3, #52	@ 0x34
 8007c82:	fb01 f303 	mul.w	r3, r1, r3
 8007c86:	4413      	add	r3, r2
 8007c88:	3391      	adds	r3, #145	@ 0x91
 8007c8a:	2202      	movs	r2, #2
 8007c8c:	701a      	strb	r2, [r3, #0]
            break;
 8007c8e:	e10a      	b.n	8007ea6 <USBH_MSC_Process+0x4fe>
            scsi_status = USBH_MSC_SCSI_ReadCapacity(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].capacity);
 8007c90:	693b      	ldr	r3, [r7, #16]
 8007c92:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8007c96:	b2d9      	uxtb	r1, r3
 8007c98:	693b      	ldr	r3, [r7, #16]
 8007c9a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8007c9e:	461a      	mov	r2, r3
 8007ca0:	2334      	movs	r3, #52	@ 0x34
 8007ca2:	fb02 f303 	mul.w	r3, r2, r3
 8007ca6:	3390      	adds	r3, #144	@ 0x90
 8007ca8:	693a      	ldr	r2, [r7, #16]
 8007caa:	4413      	add	r3, r2
 8007cac:	3304      	adds	r3, #4
 8007cae:	461a      	mov	r2, r3
 8007cb0:	6878      	ldr	r0, [r7, #4]
 8007cb2:	f000 fddc 	bl	800886e <USBH_MSC_SCSI_ReadCapacity>
 8007cb6:	4603      	mov	r3, r0
 8007cb8:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 8007cba:	7bfb      	ldrb	r3, [r7, #15]
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d120      	bne.n	8007d02 <USBH_MSC_Process+0x35a>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8007cc0:	693b      	ldr	r3, [r7, #16]
 8007cc2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8007cc6:	4619      	mov	r1, r3
 8007cc8:	693a      	ldr	r2, [r7, #16]
 8007cca:	2334      	movs	r3, #52	@ 0x34
 8007ccc:	fb01 f303 	mul.w	r3, r1, r3
 8007cd0:	4413      	add	r3, r2
 8007cd2:	3390      	adds	r3, #144	@ 0x90
 8007cd4:	2201      	movs	r2, #1
 8007cd6:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 8007cd8:	693b      	ldr	r3, [r7, #16]
 8007cda:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8007cde:	4619      	mov	r1, r3
 8007ce0:	693a      	ldr	r2, [r7, #16]
 8007ce2:	2334      	movs	r3, #52	@ 0x34
 8007ce4:	fb01 f303 	mul.w	r3, r1, r3
 8007ce8:	4413      	add	r3, r2
 8007cea:	3391      	adds	r3, #145	@ 0x91
 8007cec:	2200      	movs	r2, #0
 8007cee:	701a      	strb	r2, [r3, #0]
              MSC_Handle->current_lun++;
 8007cf0:	693b      	ldr	r3, [r7, #16]
 8007cf2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8007cf6:	3301      	adds	r3, #1
 8007cf8:	b29a      	uxth	r2, r3
 8007cfa:	693b      	ldr	r3, [r7, #16]
 8007cfc:	f8a3 20f8 	strh.w	r2, [r3, #248]	@ 0xf8
            break;
 8007d00:	e0d3      	b.n	8007eaa <USBH_MSC_Process+0x502>
            else if (scsi_status == USBH_FAIL)
 8007d02:	7bfb      	ldrb	r3, [r7, #15]
 8007d04:	2b02      	cmp	r3, #2
 8007d06:	d10c      	bne.n	8007d22 <USBH_MSC_Process+0x37a>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 8007d08:	693b      	ldr	r3, [r7, #16]
 8007d0a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8007d0e:	4619      	mov	r1, r3
 8007d10:	693a      	ldr	r2, [r7, #16]
 8007d12:	2334      	movs	r3, #52	@ 0x34
 8007d14:	fb01 f303 	mul.w	r3, r1, r3
 8007d18:	4413      	add	r3, r2
 8007d1a:	3390      	adds	r3, #144	@ 0x90
 8007d1c:	2205      	movs	r2, #5
 8007d1e:	701a      	strb	r2, [r3, #0]
            break;
 8007d20:	e0c3      	b.n	8007eaa <USBH_MSC_Process+0x502>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 8007d22:	7bfb      	ldrb	r3, [r7, #15]
 8007d24:	2b04      	cmp	r3, #4
 8007d26:	f040 80c0 	bne.w	8007eaa <USBH_MSC_Process+0x502>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8007d2a:	693b      	ldr	r3, [r7, #16]
 8007d2c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8007d30:	4619      	mov	r1, r3
 8007d32:	693a      	ldr	r2, [r7, #16]
 8007d34:	2334      	movs	r3, #52	@ 0x34
 8007d36:	fb01 f303 	mul.w	r3, r1, r3
 8007d3a:	4413      	add	r3, r2
 8007d3c:	3390      	adds	r3, #144	@ 0x90
 8007d3e:	2201      	movs	r2, #1
 8007d40:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 8007d42:	693b      	ldr	r3, [r7, #16]
 8007d44:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8007d48:	4619      	mov	r1, r3
 8007d4a:	693a      	ldr	r2, [r7, #16]
 8007d4c:	2334      	movs	r3, #52	@ 0x34
 8007d4e:	fb01 f303 	mul.w	r3, r1, r3
 8007d52:	4413      	add	r3, r2
 8007d54:	3391      	adds	r3, #145	@ 0x91
 8007d56:	2202      	movs	r2, #2
 8007d58:	701a      	strb	r2, [r3, #0]
            break;
 8007d5a:	e0a6      	b.n	8007eaa <USBH_MSC_Process+0x502>
            scsi_status = USBH_MSC_SCSI_RequestSense(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].sense);
 8007d5c:	693b      	ldr	r3, [r7, #16]
 8007d5e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8007d62:	b2d9      	uxtb	r1, r3
 8007d64:	693b      	ldr	r3, [r7, #16]
 8007d66:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8007d6a:	461a      	mov	r2, r3
 8007d6c:	2334      	movs	r3, #52	@ 0x34
 8007d6e:	fb02 f303 	mul.w	r3, r2, r3
 8007d72:	3398      	adds	r3, #152	@ 0x98
 8007d74:	693a      	ldr	r2, [r7, #16]
 8007d76:	4413      	add	r3, r2
 8007d78:	3304      	adds	r3, #4
 8007d7a:	461a      	mov	r2, r3
 8007d7c:	6878      	ldr	r0, [r7, #4]
 8007d7e:	f000 fe95 	bl	8008aac <USBH_MSC_SCSI_RequestSense>
 8007d82:	4603      	mov	r3, r0
 8007d84:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 8007d86:	7bfb      	ldrb	r3, [r7, #15]
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d145      	bne.n	8007e18 <USBH_MSC_Process+0x470>
              if ((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 8007d8c:	693b      	ldr	r3, [r7, #16]
 8007d8e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8007d92:	4619      	mov	r1, r3
 8007d94:	693a      	ldr	r2, [r7, #16]
 8007d96:	2334      	movs	r3, #52	@ 0x34
 8007d98:	fb01 f303 	mul.w	r3, r1, r3
 8007d9c:	4413      	add	r3, r2
 8007d9e:	339c      	adds	r3, #156	@ 0x9c
 8007da0:	781b      	ldrb	r3, [r3, #0]
 8007da2:	2b06      	cmp	r3, #6
 8007da4:	d00c      	beq.n	8007dc0 <USBH_MSC_Process+0x418>
                  (MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_NOT_READY))
 8007da6:	693b      	ldr	r3, [r7, #16]
 8007da8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8007dac:	4619      	mov	r1, r3
 8007dae:	693a      	ldr	r2, [r7, #16]
 8007db0:	2334      	movs	r3, #52	@ 0x34
 8007db2:	fb01 f303 	mul.w	r3, r1, r3
 8007db6:	4413      	add	r3, r2
 8007db8:	339c      	adds	r3, #156	@ 0x9c
 8007dba:	781b      	ldrb	r3, [r3, #0]
              if ((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 8007dbc:	2b02      	cmp	r3, #2
 8007dbe:	d117      	bne.n	8007df0 <USBH_MSC_Process+0x448>
                if ((phost->Timer - MSC_Handle->timer) < 10000U)
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	f8d3 23c4 	ldr.w	r2, [r3, #964]	@ 0x3c4
 8007dc6:	693b      	ldr	r3, [r7, #16]
 8007dc8:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 8007dcc:	1ad3      	subs	r3, r2, r3
 8007dce:	f242 720f 	movw	r2, #9999	@ 0x270f
 8007dd2:	4293      	cmp	r3, r2
 8007dd4:	d80c      	bhi.n	8007df0 <USBH_MSC_Process+0x448>
                  MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 8007dd6:	693b      	ldr	r3, [r7, #16]
 8007dd8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8007ddc:	4619      	mov	r1, r3
 8007dde:	693a      	ldr	r2, [r7, #16]
 8007de0:	2334      	movs	r3, #52	@ 0x34
 8007de2:	fb01 f303 	mul.w	r3, r1, r3
 8007de6:	4413      	add	r3, r2
 8007de8:	3390      	adds	r3, #144	@ 0x90
 8007dea:	2202      	movs	r2, #2
 8007dec:	701a      	strb	r2, [r3, #0]
                  break;
 8007dee:	e05f      	b.n	8007eb0 <USBH_MSC_Process+0x508>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8007df0:	693b      	ldr	r3, [r7, #16]
 8007df2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8007df6:	4619      	mov	r1, r3
 8007df8:	693a      	ldr	r2, [r7, #16]
 8007dfa:	2334      	movs	r3, #52	@ 0x34
 8007dfc:	fb01 f303 	mul.w	r3, r1, r3
 8007e00:	4413      	add	r3, r2
 8007e02:	3390      	adds	r3, #144	@ 0x90
 8007e04:	2201      	movs	r2, #1
 8007e06:	701a      	strb	r2, [r3, #0]
              MSC_Handle->current_lun++;
 8007e08:	693b      	ldr	r3, [r7, #16]
 8007e0a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8007e0e:	3301      	adds	r3, #1
 8007e10:	b29a      	uxth	r2, r3
 8007e12:	693b      	ldr	r3, [r7, #16]
 8007e14:	f8a3 20f8 	strh.w	r2, [r3, #248]	@ 0xf8
            if (scsi_status == USBH_FAIL)
 8007e18:	7bfb      	ldrb	r3, [r7, #15]
 8007e1a:	2b02      	cmp	r3, #2
 8007e1c:	d10c      	bne.n	8007e38 <USBH_MSC_Process+0x490>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_UNRECOVERED_ERROR;
 8007e1e:	693b      	ldr	r3, [r7, #16]
 8007e20:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8007e24:	4619      	mov	r1, r3
 8007e26:	693a      	ldr	r2, [r7, #16]
 8007e28:	2334      	movs	r3, #52	@ 0x34
 8007e2a:	fb01 f303 	mul.w	r3, r1, r3
 8007e2e:	4413      	add	r3, r2
 8007e30:	3390      	adds	r3, #144	@ 0x90
 8007e32:	2208      	movs	r2, #8
 8007e34:	701a      	strb	r2, [r3, #0]
            break;
 8007e36:	e03a      	b.n	8007eae <USBH_MSC_Process+0x506>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 8007e38:	7bfb      	ldrb	r3, [r7, #15]
 8007e3a:	2b04      	cmp	r3, #4
 8007e3c:	d137      	bne.n	8007eae <USBH_MSC_Process+0x506>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8007e3e:	693b      	ldr	r3, [r7, #16]
 8007e40:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8007e44:	4619      	mov	r1, r3
 8007e46:	693a      	ldr	r2, [r7, #16]
 8007e48:	2334      	movs	r3, #52	@ 0x34
 8007e4a:	fb01 f303 	mul.w	r3, r1, r3
 8007e4e:	4413      	add	r3, r2
 8007e50:	3390      	adds	r3, #144	@ 0x90
 8007e52:	2201      	movs	r2, #1
 8007e54:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 8007e56:	693b      	ldr	r3, [r7, #16]
 8007e58:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8007e5c:	4619      	mov	r1, r3
 8007e5e:	693a      	ldr	r2, [r7, #16]
 8007e60:	2334      	movs	r3, #52	@ 0x34
 8007e62:	fb01 f303 	mul.w	r3, r1, r3
 8007e66:	4413      	add	r3, r2
 8007e68:	3391      	adds	r3, #145	@ 0x91
 8007e6a:	2202      	movs	r2, #2
 8007e6c:	701a      	strb	r2, [r3, #0]
            break;
 8007e6e:	e01e      	b.n	8007eae <USBH_MSC_Process+0x506>
            MSC_Handle->current_lun++;
 8007e70:	693b      	ldr	r3, [r7, #16]
 8007e72:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8007e76:	3301      	adds	r3, #1
 8007e78:	b29a      	uxth	r2, r3
 8007e7a:	693b      	ldr	r3, [r7, #16]
 8007e7c:	f8a3 20f8 	strh.w	r2, [r3, #248]	@ 0xf8
            break;
 8007e80:	e016      	b.n	8007eb0 <USBH_MSC_Process+0x508>
        MSC_Handle->current_lun = 0U;
 8007e82:	693b      	ldr	r3, [r7, #16]
 8007e84:	2200      	movs	r2, #0
 8007e86:	f8a3 20f8 	strh.w	r2, [r3, #248]	@ 0xf8
        MSC_Handle->state = MSC_IDLE;
 8007e8a:	693b      	ldr	r3, [r7, #16]
 8007e8c:	2201      	movs	r2, #1
 8007e8e:	731a      	strb	r2, [r3, #12]
        phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007e96:	2102      	movs	r1, #2
 8007e98:	6878      	ldr	r0, [r7, #4]
 8007e9a:	4798      	blx	r3
      break;
 8007e9c:	e00c      	b.n	8007eb8 <USBH_MSC_Process+0x510>
            break;
 8007e9e:	bf00      	nop
 8007ea0:	e00a      	b.n	8007eb8 <USBH_MSC_Process+0x510>
            break;
 8007ea2:	bf00      	nop
 8007ea4:	e008      	b.n	8007eb8 <USBH_MSC_Process+0x510>
            break;
 8007ea6:	bf00      	nop
 8007ea8:	e006      	b.n	8007eb8 <USBH_MSC_Process+0x510>
            break;
 8007eaa:	bf00      	nop
 8007eac:	e004      	b.n	8007eb8 <USBH_MSC_Process+0x510>
            break;
 8007eae:	bf00      	nop
      break;
 8007eb0:	e002      	b.n	8007eb8 <USBH_MSC_Process+0x510>
      error = USBH_OK;
 8007eb2:	2300      	movs	r3, #0
 8007eb4:	75fb      	strb	r3, [r7, #23]
      break;
 8007eb6:	bf00      	nop
  }
  return error;
 8007eb8:	7dfb      	ldrb	r3, [r7, #23]
}
 8007eba:	4618      	mov	r0, r3
 8007ebc:	3718      	adds	r7, #24
 8007ebe:	46bd      	mov	sp, r7
 8007ec0:	bd80      	pop	{r7, pc}
 8007ec2:	bf00      	nop

08007ec4 <USBH_MSC_SOFProcess>:
  *         The function is for SOF state
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8007ec4:	b480      	push	{r7}
 8007ec6:	b083      	sub	sp, #12
 8007ec8:	af00      	add	r7, sp, #0
 8007eca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8007ecc:	2300      	movs	r3, #0
}
 8007ece:	4618      	mov	r0, r3
 8007ed0:	370c      	adds	r7, #12
 8007ed2:	46bd      	mov	sp, r7
 8007ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed8:	4770      	bx	lr

08007eda <USBH_MSC_RdWrProcess>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_RdWrProcess(USBH_HandleTypeDef *phost, uint8_t lun)
{
 8007eda:	b580      	push	{r7, lr}
 8007edc:	b088      	sub	sp, #32
 8007ede:	af02      	add	r7, sp, #8
 8007ee0:	6078      	str	r0, [r7, #4]
 8007ee2:	460b      	mov	r3, r1
 8007ee4:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007eec:	69db      	ldr	r3, [r3, #28]
 8007eee:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY;
 8007ef0:	2301      	movs	r3, #1
 8007ef2:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY;
 8007ef4:	2301      	movs	r3, #1
 8007ef6:	73fb      	strb	r3, [r7, #15]

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->unit[lun].state)
 8007ef8:	78fb      	ldrb	r3, [r7, #3]
 8007efa:	693a      	ldr	r2, [r7, #16]
 8007efc:	2134      	movs	r1, #52	@ 0x34
 8007efe:	fb01 f303 	mul.w	r3, r1, r3
 8007f02:	4413      	add	r3, r2
 8007f04:	3390      	adds	r3, #144	@ 0x90
 8007f06:	781b      	ldrb	r3, [r3, #0]
 8007f08:	2b07      	cmp	r3, #7
 8007f0a:	d03c      	beq.n	8007f86 <USBH_MSC_RdWrProcess+0xac>
 8007f0c:	2b07      	cmp	r3, #7
 8007f0e:	f300 80a7 	bgt.w	8008060 <USBH_MSC_RdWrProcess+0x186>
 8007f12:	2b05      	cmp	r3, #5
 8007f14:	d06c      	beq.n	8007ff0 <USBH_MSC_RdWrProcess+0x116>
 8007f16:	2b06      	cmp	r3, #6
 8007f18:	f040 80a2 	bne.w	8008060 <USBH_MSC_RdWrProcess+0x186>
  {

    case MSC_READ:
      scsi_status = USBH_MSC_SCSI_Read(phost, lun, 0U, NULL, 0U);
 8007f1c:	78f9      	ldrb	r1, [r7, #3]
 8007f1e:	2300      	movs	r3, #0
 8007f20:	9300      	str	r3, [sp, #0]
 8007f22:	2300      	movs	r3, #0
 8007f24:	2200      	movs	r2, #0
 8007f26:	6878      	ldr	r0, [r7, #4]
 8007f28:	f000 fea4 	bl	8008c74 <USBH_MSC_SCSI_Read>
 8007f2c:	4603      	mov	r3, r0
 8007f2e:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 8007f30:	7bfb      	ldrb	r3, [r7, #15]
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d10b      	bne.n	8007f4e <USBH_MSC_RdWrProcess+0x74>
      {
        MSC_Handle->unit[lun].state = MSC_IDLE;
 8007f36:	78fb      	ldrb	r3, [r7, #3]
 8007f38:	693a      	ldr	r2, [r7, #16]
 8007f3a:	2134      	movs	r1, #52	@ 0x34
 8007f3c:	fb01 f303 	mul.w	r3, r1, r3
 8007f40:	4413      	add	r3, r2
 8007f42:	3390      	adds	r3, #144	@ 0x90
 8007f44:	2201      	movs	r2, #1
 8007f46:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 8007f48:	2300      	movs	r3, #0
 8007f4a:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007f4c:	e08a      	b.n	8008064 <USBH_MSC_RdWrProcess+0x18a>
      else if (scsi_status == USBH_FAIL)
 8007f4e:	7bfb      	ldrb	r3, [r7, #15]
 8007f50:	2b02      	cmp	r3, #2
 8007f52:	d109      	bne.n	8007f68 <USBH_MSC_RdWrProcess+0x8e>
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 8007f54:	78fb      	ldrb	r3, [r7, #3]
 8007f56:	693a      	ldr	r2, [r7, #16]
 8007f58:	2134      	movs	r1, #52	@ 0x34
 8007f5a:	fb01 f303 	mul.w	r3, r1, r3
 8007f5e:	4413      	add	r3, r2
 8007f60:	3390      	adds	r3, #144	@ 0x90
 8007f62:	2205      	movs	r2, #5
 8007f64:	701a      	strb	r2, [r3, #0]
      break;
 8007f66:	e07d      	b.n	8008064 <USBH_MSC_RdWrProcess+0x18a>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 8007f68:	7bfb      	ldrb	r3, [r7, #15]
 8007f6a:	2b04      	cmp	r3, #4
 8007f6c:	d17a      	bne.n	8008064 <USBH_MSC_RdWrProcess+0x18a>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 8007f6e:	78fb      	ldrb	r3, [r7, #3]
 8007f70:	693a      	ldr	r2, [r7, #16]
 8007f72:	2134      	movs	r1, #52	@ 0x34
 8007f74:	fb01 f303 	mul.w	r3, r1, r3
 8007f78:	4413      	add	r3, r2
 8007f7a:	3390      	adds	r3, #144	@ 0x90
 8007f7c:	2208      	movs	r2, #8
 8007f7e:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 8007f80:	2302      	movs	r3, #2
 8007f82:	75fb      	strb	r3, [r7, #23]
      break;
 8007f84:	e06e      	b.n	8008064 <USBH_MSC_RdWrProcess+0x18a>

    case MSC_WRITE:
      scsi_status = USBH_MSC_SCSI_Write(phost, lun, 0U, NULL, 0U);
 8007f86:	78f9      	ldrb	r1, [r7, #3]
 8007f88:	2300      	movs	r3, #0
 8007f8a:	9300      	str	r3, [sp, #0]
 8007f8c:	2300      	movs	r3, #0
 8007f8e:	2200      	movs	r2, #0
 8007f90:	6878      	ldr	r0, [r7, #4]
 8007f92:	f000 fe04 	bl	8008b9e <USBH_MSC_SCSI_Write>
 8007f96:	4603      	mov	r3, r0
 8007f98:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 8007f9a:	7bfb      	ldrb	r3, [r7, #15]
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d10b      	bne.n	8007fb8 <USBH_MSC_RdWrProcess+0xde>
      {
        MSC_Handle->unit[lun].state = MSC_IDLE;
 8007fa0:	78fb      	ldrb	r3, [r7, #3]
 8007fa2:	693a      	ldr	r2, [r7, #16]
 8007fa4:	2134      	movs	r1, #52	@ 0x34
 8007fa6:	fb01 f303 	mul.w	r3, r1, r3
 8007faa:	4413      	add	r3, r2
 8007fac:	3390      	adds	r3, #144	@ 0x90
 8007fae:	2201      	movs	r2, #1
 8007fb0:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 8007fb2:	2300      	movs	r3, #0
 8007fb4:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007fb6:	e057      	b.n	8008068 <USBH_MSC_RdWrProcess+0x18e>
      else if (scsi_status == USBH_FAIL)
 8007fb8:	7bfb      	ldrb	r3, [r7, #15]
 8007fba:	2b02      	cmp	r3, #2
 8007fbc:	d109      	bne.n	8007fd2 <USBH_MSC_RdWrProcess+0xf8>
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 8007fbe:	78fb      	ldrb	r3, [r7, #3]
 8007fc0:	693a      	ldr	r2, [r7, #16]
 8007fc2:	2134      	movs	r1, #52	@ 0x34
 8007fc4:	fb01 f303 	mul.w	r3, r1, r3
 8007fc8:	4413      	add	r3, r2
 8007fca:	3390      	adds	r3, #144	@ 0x90
 8007fcc:	2205      	movs	r2, #5
 8007fce:	701a      	strb	r2, [r3, #0]
      break;
 8007fd0:	e04a      	b.n	8008068 <USBH_MSC_RdWrProcess+0x18e>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 8007fd2:	7bfb      	ldrb	r3, [r7, #15]
 8007fd4:	2b04      	cmp	r3, #4
 8007fd6:	d147      	bne.n	8008068 <USBH_MSC_RdWrProcess+0x18e>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 8007fd8:	78fb      	ldrb	r3, [r7, #3]
 8007fda:	693a      	ldr	r2, [r7, #16]
 8007fdc:	2134      	movs	r1, #52	@ 0x34
 8007fde:	fb01 f303 	mul.w	r3, r1, r3
 8007fe2:	4413      	add	r3, r2
 8007fe4:	3390      	adds	r3, #144	@ 0x90
 8007fe6:	2208      	movs	r2, #8
 8007fe8:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 8007fea:	2302      	movs	r3, #2
 8007fec:	75fb      	strb	r3, [r7, #23]
      break;
 8007fee:	e03b      	b.n	8008068 <USBH_MSC_RdWrProcess+0x18e>

    case MSC_REQUEST_SENSE:
      scsi_status = USBH_MSC_SCSI_RequestSense(phost, lun, &MSC_Handle->unit[lun].sense);
 8007ff0:	78fb      	ldrb	r3, [r7, #3]
 8007ff2:	2234      	movs	r2, #52	@ 0x34
 8007ff4:	fb02 f303 	mul.w	r3, r2, r3
 8007ff8:	3398      	adds	r3, #152	@ 0x98
 8007ffa:	693a      	ldr	r2, [r7, #16]
 8007ffc:	4413      	add	r3, r2
 8007ffe:	1d1a      	adds	r2, r3, #4
 8008000:	78fb      	ldrb	r3, [r7, #3]
 8008002:	4619      	mov	r1, r3
 8008004:	6878      	ldr	r0, [r7, #4]
 8008006:	f000 fd51 	bl	8008aac <USBH_MSC_SCSI_RequestSense>
 800800a:	4603      	mov	r3, r0
 800800c:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 800800e:	7bfb      	ldrb	r3, [r7, #15]
 8008010:	2b00      	cmp	r3, #0
 8008012:	d113      	bne.n	800803c <USBH_MSC_RdWrProcess+0x162>
      {
        USBH_UsrLog("Sense Key  : %x", MSC_Handle->unit[lun].sense.key);
        USBH_UsrLog("Additional Sense Code : %x", MSC_Handle->unit[lun].sense.asc);
        USBH_UsrLog("Additional Sense Code Qualifier: %x", MSC_Handle->unit[lun].sense.ascq);
        MSC_Handle->unit[lun].state = MSC_IDLE;
 8008014:	78fb      	ldrb	r3, [r7, #3]
 8008016:	693a      	ldr	r2, [r7, #16]
 8008018:	2134      	movs	r1, #52	@ 0x34
 800801a:	fb01 f303 	mul.w	r3, r1, r3
 800801e:	4413      	add	r3, r2
 8008020:	3390      	adds	r3, #144	@ 0x90
 8008022:	2201      	movs	r2, #1
 8008024:	701a      	strb	r2, [r3, #0]
        MSC_Handle->unit[lun].error = MSC_ERROR;
 8008026:	78fb      	ldrb	r3, [r7, #3]
 8008028:	693a      	ldr	r2, [r7, #16]
 800802a:	2134      	movs	r1, #52	@ 0x34
 800802c:	fb01 f303 	mul.w	r3, r1, r3
 8008030:	4413      	add	r3, r2
 8008032:	3391      	adds	r3, #145	@ 0x91
 8008034:	2202      	movs	r2, #2
 8008036:	701a      	strb	r2, [r3, #0]

        error = USBH_FAIL;
 8008038:	2302      	movs	r3, #2
 800803a:	75fb      	strb	r3, [r7, #23]
      }
      if (scsi_status == USBH_FAIL)
 800803c:	7bfb      	ldrb	r3, [r7, #15]
 800803e:	2b02      	cmp	r3, #2
 8008040:	d014      	beq.n	800806c <USBH_MSC_RdWrProcess+0x192>
      {
        USBH_UsrLog("MSC Device NOT ready");
      }
      else
      {
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 8008042:	7bfb      	ldrb	r3, [r7, #15]
 8008044:	2b04      	cmp	r3, #4
 8008046:	d111      	bne.n	800806c <USBH_MSC_RdWrProcess+0x192>
        {
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 8008048:	78fb      	ldrb	r3, [r7, #3]
 800804a:	693a      	ldr	r2, [r7, #16]
 800804c:	2134      	movs	r1, #52	@ 0x34
 800804e:	fb01 f303 	mul.w	r3, r1, r3
 8008052:	4413      	add	r3, r2
 8008054:	3390      	adds	r3, #144	@ 0x90
 8008056:	2208      	movs	r2, #8
 8008058:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 800805a:	2302      	movs	r3, #2
 800805c:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800805e:	e005      	b.n	800806c <USBH_MSC_RdWrProcess+0x192>

    default:
      break;
 8008060:	bf00      	nop
 8008062:	e004      	b.n	800806e <USBH_MSC_RdWrProcess+0x194>
      break;
 8008064:	bf00      	nop
 8008066:	e002      	b.n	800806e <USBH_MSC_RdWrProcess+0x194>
      break;
 8008068:	bf00      	nop
 800806a:	e000      	b.n	800806e <USBH_MSC_RdWrProcess+0x194>
      break;
 800806c:	bf00      	nop

  }
  return error;
 800806e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008070:	4618      	mov	r0, r3
 8008072:	3718      	adds	r7, #24
 8008074:	46bd      	mov	sp, r7
 8008076:	bd80      	pop	{r7, pc}

08008078 <USBH_MSC_UnitIsReady>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval Lun status (0: not ready / 1: ready)
  */
uint8_t USBH_MSC_UnitIsReady(USBH_HandleTypeDef *phost, uint8_t lun)
{
 8008078:	b480      	push	{r7}
 800807a:	b085      	sub	sp, #20
 800807c:	af00      	add	r7, sp, #0
 800807e:	6078      	str	r0, [r7, #4]
 8008080:	460b      	mov	r3, r1
 8008082:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800808a:	69db      	ldr	r3, [r3, #28]
 800808c:	60bb      	str	r3, [r7, #8]
  uint8_t res;

  if ((phost->gState == HOST_CLASS) && (MSC_Handle->unit[lun].error == MSC_OK))
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	781b      	ldrb	r3, [r3, #0]
 8008092:	b2db      	uxtb	r3, r3
 8008094:	2b0b      	cmp	r3, #11
 8008096:	d10c      	bne.n	80080b2 <USBH_MSC_UnitIsReady+0x3a>
 8008098:	78fb      	ldrb	r3, [r7, #3]
 800809a:	68ba      	ldr	r2, [r7, #8]
 800809c:	2134      	movs	r1, #52	@ 0x34
 800809e:	fb01 f303 	mul.w	r3, r1, r3
 80080a2:	4413      	add	r3, r2
 80080a4:	3391      	adds	r3, #145	@ 0x91
 80080a6:	781b      	ldrb	r3, [r3, #0]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d102      	bne.n	80080b2 <USBH_MSC_UnitIsReady+0x3a>
  {
    res = 1U;
 80080ac:	2301      	movs	r3, #1
 80080ae:	73fb      	strb	r3, [r7, #15]
 80080b0:	e001      	b.n	80080b6 <USBH_MSC_UnitIsReady+0x3e>
  }
  else
  {
    res = 0U;
 80080b2:	2300      	movs	r3, #0
 80080b4:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 80080b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80080b8:	4618      	mov	r0, r3
 80080ba:	3714      	adds	r7, #20
 80080bc:	46bd      	mov	sp, r7
 80080be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c2:	4770      	bx	lr

080080c4 <USBH_MSC_GetLUNInfo>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_GetLUNInfo(USBH_HandleTypeDef *phost, uint8_t lun, MSC_LUNTypeDef *info)
{
 80080c4:	b580      	push	{r7, lr}
 80080c6:	b086      	sub	sp, #24
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	60f8      	str	r0, [r7, #12]
 80080cc:	460b      	mov	r3, r1
 80080ce:	607a      	str	r2, [r7, #4]
 80080d0:	72fb      	strb	r3, [r7, #11]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80080d8:	69db      	ldr	r3, [r3, #28]
 80080da:	617b      	str	r3, [r7, #20]
  if (phost->gState == HOST_CLASS)
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	781b      	ldrb	r3, [r3, #0]
 80080e0:	b2db      	uxtb	r3, r3
 80080e2:	2b0b      	cmp	r3, #11
 80080e4:	d10d      	bne.n	8008102 <USBH_MSC_GetLUNInfo+0x3e>
  {
    (void)USBH_memcpy(info, &MSC_Handle->unit[lun], sizeof(MSC_LUNTypeDef));
 80080e6:	7afb      	ldrb	r3, [r7, #11]
 80080e8:	2234      	movs	r2, #52	@ 0x34
 80080ea:	fb02 f303 	mul.w	r3, r2, r3
 80080ee:	3390      	adds	r3, #144	@ 0x90
 80080f0:	697a      	ldr	r2, [r7, #20]
 80080f2:	4413      	add	r3, r2
 80080f4:	2234      	movs	r2, #52	@ 0x34
 80080f6:	4619      	mov	r1, r3
 80080f8:	6878      	ldr	r0, [r7, #4]
 80080fa:	f008 f8bd 	bl	8010278 <memcpy>
    return USBH_OK;
 80080fe:	2300      	movs	r3, #0
 8008100:	e000      	b.n	8008104 <USBH_MSC_GetLUNInfo+0x40>
  }
  else
  {
    return USBH_FAIL;
 8008102:	2302      	movs	r3, #2
  }
}
 8008104:	4618      	mov	r0, r3
 8008106:	3718      	adds	r7, #24
 8008108:	46bd      	mov	sp, r7
 800810a:	bd80      	pop	{r7, pc}

0800810c <USBH_MSC_Read>:
USBH_StatusTypeDef USBH_MSC_Read(USBH_HandleTypeDef *phost,
                                 uint8_t lun,
                                 uint32_t address,
                                 uint8_t *pbuf,
                                 uint32_t length)
{
 800810c:	b580      	push	{r7, lr}
 800810e:	b088      	sub	sp, #32
 8008110:	af02      	add	r7, sp, #8
 8008112:	60f8      	str	r0, [r7, #12]
 8008114:	607a      	str	r2, [r7, #4]
 8008116:	603b      	str	r3, [r7, #0]
 8008118:	460b      	mov	r3, r1
 800811a:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008122:	69db      	ldr	r3, [r3, #28]
 8008124:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 800812c:	b2db      	uxtb	r3, r3
 800812e:	2b00      	cmp	r3, #0
 8008130:	d00e      	beq.n	8008150 <USBH_MSC_Read+0x44>
      (phost->gState != HOST_CLASS) ||
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	781b      	ldrb	r3, [r3, #0]
 8008136:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 8008138:	2b0b      	cmp	r3, #11
 800813a:	d109      	bne.n	8008150 <USBH_MSC_Read+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 800813c:	7afb      	ldrb	r3, [r7, #11]
 800813e:	697a      	ldr	r2, [r7, #20]
 8008140:	2134      	movs	r1, #52	@ 0x34
 8008142:	fb01 f303 	mul.w	r3, r1, r3
 8008146:	4413      	add	r3, r2
 8008148:	3390      	adds	r3, #144	@ 0x90
 800814a:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 800814c:	2b01      	cmp	r3, #1
 800814e:	d001      	beq.n	8008154 <USBH_MSC_Read+0x48>
  {
    return  USBH_FAIL;
 8008150:	2302      	movs	r3, #2
 8008152:	e040      	b.n	80081d6 <USBH_MSC_Read+0xca>
  }

  MSC_Handle->state = MSC_READ;
 8008154:	697b      	ldr	r3, [r7, #20]
 8008156:	2206      	movs	r2, #6
 8008158:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_READ;
 800815a:	7afb      	ldrb	r3, [r7, #11]
 800815c:	697a      	ldr	r2, [r7, #20]
 800815e:	2134      	movs	r1, #52	@ 0x34
 8008160:	fb01 f303 	mul.w	r3, r1, r3
 8008164:	4413      	add	r3, r2
 8008166:	3390      	adds	r3, #144	@ 0x90
 8008168:	2206      	movs	r2, #6
 800816a:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 800816c:	7afb      	ldrb	r3, [r7, #11]
 800816e:	b29a      	uxth	r2, r3
 8008170:	697b      	ldr	r3, [r7, #20]
 8008172:	f8a3 20fa 	strh.w	r2, [r3, #250]	@ 0xfa

  (void)USBH_MSC_SCSI_Read(phost, lun, address, pbuf, length);
 8008176:	7af9      	ldrb	r1, [r7, #11]
 8008178:	6a3b      	ldr	r3, [r7, #32]
 800817a:	9300      	str	r3, [sp, #0]
 800817c:	683b      	ldr	r3, [r7, #0]
 800817e:	687a      	ldr	r2, [r7, #4]
 8008180:	68f8      	ldr	r0, [r7, #12]
 8008182:	f000 fd77 	bl	8008c74 <USBH_MSC_SCSI_Read>

  timeout = phost->Timer;
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800818c:	613b      	str	r3, [r7, #16]

  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800818e:	e016      	b.n	80081be <USBH_MSC_Read+0xb2>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	f8d3 23c4 	ldr.w	r2, [r3, #964]	@ 0x3c4
 8008196:	693b      	ldr	r3, [r7, #16]
 8008198:	1ad2      	subs	r2, r2, r3
 800819a:	6a3b      	ldr	r3, [r7, #32]
 800819c:	f242 7110 	movw	r1, #10000	@ 0x2710
 80081a0:	fb01 f303 	mul.w	r3, r1, r3
 80081a4:	429a      	cmp	r2, r3
 80081a6:	d805      	bhi.n	80081b4 <USBH_MSC_Read+0xa8>
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 80081ae:	b2db      	uxtb	r3, r3
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d104      	bne.n	80081be <USBH_MSC_Read+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 80081b4:	697b      	ldr	r3, [r7, #20]
 80081b6:	2201      	movs	r2, #1
 80081b8:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 80081ba:	2302      	movs	r3, #2
 80081bc:	e00b      	b.n	80081d6 <USBH_MSC_Read+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 80081be:	7afb      	ldrb	r3, [r7, #11]
 80081c0:	4619      	mov	r1, r3
 80081c2:	68f8      	ldr	r0, [r7, #12]
 80081c4:	f7ff fe89 	bl	8007eda <USBH_MSC_RdWrProcess>
 80081c8:	4603      	mov	r3, r0
 80081ca:	2b01      	cmp	r3, #1
 80081cc:	d0e0      	beq.n	8008190 <USBH_MSC_Read+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 80081ce:	697b      	ldr	r3, [r7, #20]
 80081d0:	2201      	movs	r2, #1
 80081d2:	731a      	strb	r2, [r3, #12]

  return USBH_OK;
 80081d4:	2300      	movs	r3, #0
}
 80081d6:	4618      	mov	r0, r3
 80081d8:	3718      	adds	r7, #24
 80081da:	46bd      	mov	sp, r7
 80081dc:	bd80      	pop	{r7, pc}

080081de <USBH_MSC_Write>:
USBH_StatusTypeDef USBH_MSC_Write(USBH_HandleTypeDef *phost,
                                  uint8_t lun,
                                  uint32_t address,
                                  uint8_t *pbuf,
                                  uint32_t length)
{
 80081de:	b580      	push	{r7, lr}
 80081e0:	b088      	sub	sp, #32
 80081e2:	af02      	add	r7, sp, #8
 80081e4:	60f8      	str	r0, [r7, #12]
 80081e6:	607a      	str	r2, [r7, #4]
 80081e8:	603b      	str	r3, [r7, #0]
 80081ea:	460b      	mov	r3, r1
 80081ec:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80081f4:	69db      	ldr	r3, [r3, #28]
 80081f6:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 80081fe:	b2db      	uxtb	r3, r3
 8008200:	2b00      	cmp	r3, #0
 8008202:	d00e      	beq.n	8008222 <USBH_MSC_Write+0x44>
      (phost->gState != HOST_CLASS) ||
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	781b      	ldrb	r3, [r3, #0]
 8008208:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 800820a:	2b0b      	cmp	r3, #11
 800820c:	d109      	bne.n	8008222 <USBH_MSC_Write+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 800820e:	7afb      	ldrb	r3, [r7, #11]
 8008210:	697a      	ldr	r2, [r7, #20]
 8008212:	2134      	movs	r1, #52	@ 0x34
 8008214:	fb01 f303 	mul.w	r3, r1, r3
 8008218:	4413      	add	r3, r2
 800821a:	3390      	adds	r3, #144	@ 0x90
 800821c:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 800821e:	2b01      	cmp	r3, #1
 8008220:	d001      	beq.n	8008226 <USBH_MSC_Write+0x48>
  {
    return  USBH_FAIL;
 8008222:	2302      	movs	r3, #2
 8008224:	e040      	b.n	80082a8 <USBH_MSC_Write+0xca>
  }

  MSC_Handle->state = MSC_WRITE;
 8008226:	697b      	ldr	r3, [r7, #20]
 8008228:	2207      	movs	r2, #7
 800822a:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_WRITE;
 800822c:	7afb      	ldrb	r3, [r7, #11]
 800822e:	697a      	ldr	r2, [r7, #20]
 8008230:	2134      	movs	r1, #52	@ 0x34
 8008232:	fb01 f303 	mul.w	r3, r1, r3
 8008236:	4413      	add	r3, r2
 8008238:	3390      	adds	r3, #144	@ 0x90
 800823a:	2207      	movs	r2, #7
 800823c:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 800823e:	7afb      	ldrb	r3, [r7, #11]
 8008240:	b29a      	uxth	r2, r3
 8008242:	697b      	ldr	r3, [r7, #20]
 8008244:	f8a3 20fa 	strh.w	r2, [r3, #250]	@ 0xfa

  (void)USBH_MSC_SCSI_Write(phost, lun, address, pbuf, length);
 8008248:	7af9      	ldrb	r1, [r7, #11]
 800824a:	6a3b      	ldr	r3, [r7, #32]
 800824c:	9300      	str	r3, [sp, #0]
 800824e:	683b      	ldr	r3, [r7, #0]
 8008250:	687a      	ldr	r2, [r7, #4]
 8008252:	68f8      	ldr	r0, [r7, #12]
 8008254:	f000 fca3 	bl	8008b9e <USBH_MSC_SCSI_Write>

  timeout = phost->Timer;
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800825e:	613b      	str	r3, [r7, #16]
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 8008260:	e016      	b.n	8008290 <USBH_MSC_Write+0xb2>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	f8d3 23c4 	ldr.w	r2, [r3, #964]	@ 0x3c4
 8008268:	693b      	ldr	r3, [r7, #16]
 800826a:	1ad2      	subs	r2, r2, r3
 800826c:	6a3b      	ldr	r3, [r7, #32]
 800826e:	f242 7110 	movw	r1, #10000	@ 0x2710
 8008272:	fb01 f303 	mul.w	r3, r1, r3
 8008276:	429a      	cmp	r2, r3
 8008278:	d805      	bhi.n	8008286 <USBH_MSC_Write+0xa8>
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8008280:	b2db      	uxtb	r3, r3
 8008282:	2b00      	cmp	r3, #0
 8008284:	d104      	bne.n	8008290 <USBH_MSC_Write+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 8008286:	697b      	ldr	r3, [r7, #20]
 8008288:	2201      	movs	r2, #1
 800828a:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 800828c:	2302      	movs	r3, #2
 800828e:	e00b      	b.n	80082a8 <USBH_MSC_Write+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 8008290:	7afb      	ldrb	r3, [r7, #11]
 8008292:	4619      	mov	r1, r3
 8008294:	68f8      	ldr	r0, [r7, #12]
 8008296:	f7ff fe20 	bl	8007eda <USBH_MSC_RdWrProcess>
 800829a:	4603      	mov	r3, r0
 800829c:	2b01      	cmp	r3, #1
 800829e:	d0e0      	beq.n	8008262 <USBH_MSC_Write+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 80082a0:	697b      	ldr	r3, [r7, #20]
 80082a2:	2201      	movs	r2, #1
 80082a4:	731a      	strb	r2, [r3, #12]
  return USBH_OK;
 80082a6:	2300      	movs	r3, #0
}
 80082a8:	4618      	mov	r0, r3
 80082aa:	3718      	adds	r7, #24
 80082ac:	46bd      	mov	sp, r7
 80082ae:	bd80      	pop	{r7, pc}

080082b0 <USBH_MSC_BOT_REQ_Reset>:
  *         The function the MSC BOT Reset request.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_Reset(USBH_HandleTypeDef *phost)
{
 80082b0:	b580      	push	{r7, lr}
 80082b2:	b082      	sub	sp, #8
 80082b4:	af00      	add	r7, sp, #0
 80082b6:	6078      	str	r0, [r7, #4]

  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	2221      	movs	r2, #33	@ 0x21
 80082bc:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_BOT_RESET;
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	22ff      	movs	r2, #255	@ 0xff
 80082c2:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	2200      	movs	r2, #0
 80082c8:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	2200      	movs	r2, #0
 80082ce:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 0U;
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	2200      	movs	r2, #0
 80082d4:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, NULL, 0U);
 80082d6:	2200      	movs	r2, #0
 80082d8:	2100      	movs	r1, #0
 80082da:	6878      	ldr	r0, [r7, #4]
 80082dc:	f001 ff35 	bl	800a14a <USBH_CtlReq>
 80082e0:	4603      	mov	r3, r0
}
 80082e2:	4618      	mov	r0, r3
 80082e4:	3708      	adds	r7, #8
 80082e6:	46bd      	mov	sp, r7
 80082e8:	bd80      	pop	{r7, pc}

080082ea <USBH_MSC_BOT_REQ_GetMaxLUN>:
  * @param  phost: Host handle
  * @param  Maxlun: pointer to Maxlun variable
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_GetMaxLUN(USBH_HandleTypeDef *phost, uint8_t *Maxlun)
{
 80082ea:	b580      	push	{r7, lr}
 80082ec:	b082      	sub	sp, #8
 80082ee:	af00      	add	r7, sp, #0
 80082f0:	6078      	str	r0, [r7, #4]
 80082f2:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	22a1      	movs	r2, #161	@ 0xa1
 80082f8:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_GET_MAX_LUN;
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	22fe      	movs	r2, #254	@ 0xfe
 80082fe:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	2200      	movs	r2, #0
 8008304:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	2200      	movs	r2, #0
 800830a:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 1U;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	2201      	movs	r2, #1
 8008310:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, Maxlun, 1U);
 8008312:	2201      	movs	r2, #1
 8008314:	6839      	ldr	r1, [r7, #0]
 8008316:	6878      	ldr	r0, [r7, #4]
 8008318:	f001 ff17 	bl	800a14a <USBH_CtlReq>
 800831c:	4603      	mov	r3, r0
}
 800831e:	4618      	mov	r0, r3
 8008320:	3708      	adds	r7, #8
 8008322:	46bd      	mov	sp, r7
 8008324:	bd80      	pop	{r7, pc}
	...

08008328 <USBH_MSC_BOT_Init>:
  *         The function Initializes the BOT protocol.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Init(USBH_HandleTypeDef *phost)
{
 8008328:	b480      	push	{r7}
 800832a:	b085      	sub	sp, #20
 800832c:	af00      	add	r7, sp, #0
 800832e:	6078      	str	r0, [r7, #4]

  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008336:	69db      	ldr	r3, [r3, #28]
 8008338:	60fb      	str	r3, [r7, #12]

  MSC_Handle->hbot.cbw.field.Signature = BOT_CBW_SIGNATURE;
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	4a09      	ldr	r2, [pc, #36]	@ (8008364 <USBH_MSC_BOT_Init+0x3c>)
 800833e:	655a      	str	r2, [r3, #84]	@ 0x54
  MSC_Handle->hbot.cbw.field.Tag = BOT_CBW_TAG;
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	4a09      	ldr	r2, [pc, #36]	@ (8008368 <USBH_MSC_BOT_Init+0x40>)
 8008344:	659a      	str	r2, [r3, #88]	@ 0x58
  MSC_Handle->hbot.state = BOT_SEND_CBW;
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	2201      	movs	r2, #1
 800834a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	2201      	movs	r2, #1
 8008352:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52

  return USBH_OK;
 8008356:	2300      	movs	r3, #0
}
 8008358:	4618      	mov	r0, r3
 800835a:	3714      	adds	r7, #20
 800835c:	46bd      	mov	sp, r7
 800835e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008362:	4770      	bx	lr
 8008364:	43425355 	.word	0x43425355
 8008368:	20304050 	.word	0x20304050

0800836c <USBH_MSC_BOT_Process>:
  * @param  phost: Host handle
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Process(USBH_HandleTypeDef *phost, uint8_t lun)
{
 800836c:	b580      	push	{r7, lr}
 800836e:	b088      	sub	sp, #32
 8008370:	af02      	add	r7, sp, #8
 8008372:	6078      	str	r0, [r7, #4]
 8008374:	460b      	mov	r3, r1
 8008376:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_BUSY;
 8008378:	2301      	movs	r3, #1
 800837a:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef   error  = USBH_BUSY;
 800837c:	2301      	movs	r3, #1
 800837e:	75bb      	strb	r3, [r7, #22]
  BOT_CSWStatusTypeDef CSW_Status = BOT_CSW_CMD_FAILED;
 8008380:	2301      	movs	r3, #1
 8008382:	757b      	strb	r3, [r7, #21]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008384:	2300      	movs	r3, #0
 8008386:	753b      	strb	r3, [r7, #20]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800838e:	69db      	ldr	r3, [r3, #28]
 8008390:	613b      	str	r3, [r7, #16]
  uint8_t toggle = 0U;
 8008392:	2300      	movs	r3, #0
 8008394:	73fb      	strb	r3, [r7, #15]

  switch (MSC_Handle->hbot.state)
 8008396:	693b      	ldr	r3, [r7, #16]
 8008398:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800839c:	3b01      	subs	r3, #1
 800839e:	2b0a      	cmp	r3, #10
 80083a0:	f200 819e 	bhi.w	80086e0 <USBH_MSC_BOT_Process+0x374>
 80083a4:	a201      	add	r2, pc, #4	@ (adr r2, 80083ac <USBH_MSC_BOT_Process+0x40>)
 80083a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083aa:	bf00      	nop
 80083ac:	080083d9 	.word	0x080083d9
 80083b0:	08008401 	.word	0x08008401
 80083b4:	0800846b 	.word	0x0800846b
 80083b8:	08008489 	.word	0x08008489
 80083bc:	0800850d 	.word	0x0800850d
 80083c0:	0800852f 	.word	0x0800852f
 80083c4:	080085c7 	.word	0x080085c7
 80083c8:	080085e3 	.word	0x080085e3
 80083cc:	08008635 	.word	0x08008635
 80083d0:	08008665 	.word	0x08008665
 80083d4:	080086c7 	.word	0x080086c7
  {
    case BOT_SEND_CBW:
      MSC_Handle->hbot.cbw.field.LUN = lun;
 80083d8:	693b      	ldr	r3, [r7, #16]
 80083da:	78fa      	ldrb	r2, [r7, #3]
 80083dc:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
      MSC_Handle->hbot.state = BOT_SEND_CBW_WAIT;
 80083e0:	693b      	ldr	r3, [r7, #16]
 80083e2:	2202      	movs	r2, #2
 80083e4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      (void)USBH_BulkSendData(phost, MSC_Handle->hbot.cbw.data,
 80083e8:	693b      	ldr	r3, [r7, #16]
 80083ea:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 80083ee:	693b      	ldr	r3, [r7, #16]
 80083f0:	795b      	ldrb	r3, [r3, #5]
 80083f2:	2201      	movs	r2, #1
 80083f4:	9200      	str	r2, [sp, #0]
 80083f6:	221f      	movs	r2, #31
 80083f8:	6878      	ldr	r0, [r7, #4]
 80083fa:	f002 f8b4 	bl	800a566 <USBH_BulkSendData>
                              BOT_CBW_LENGTH, MSC_Handle->OutPipe, 1U);

      break;
 80083fe:	e17e      	b.n	80086fe <USBH_MSC_BOT_Process+0x392>

    case BOT_SEND_CBW_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 8008400:	693b      	ldr	r3, [r7, #16]
 8008402:	795b      	ldrb	r3, [r3, #5]
 8008404:	4619      	mov	r1, r3
 8008406:	6878      	ldr	r0, [r7, #4]
 8008408:	f005 fa88 	bl	800d91c <USBH_LL_GetURBState>
 800840c:	4603      	mov	r3, r0
 800840e:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 8008410:	7d3b      	ldrb	r3, [r7, #20]
 8008412:	2b01      	cmp	r3, #1
 8008414:	d118      	bne.n	8008448 <USBH_MSC_BOT_Process+0xdc>
      {
        if (MSC_Handle->hbot.cbw.field.DataTransferLength != 0U)
 8008416:	693b      	ldr	r3, [r7, #16]
 8008418:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800841a:	2b00      	cmp	r3, #0
 800841c:	d00f      	beq.n	800843e <USBH_MSC_BOT_Process+0xd2>
        {
          /* If there is Data Transfer Stage */
          if (((MSC_Handle->hbot.cbw.field.Flags) & USB_REQ_DIR_MASK) == USB_D2H)
 800841e:	693b      	ldr	r3, [r7, #16]
 8008420:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 8008424:	b25b      	sxtb	r3, r3
 8008426:	2b00      	cmp	r3, #0
 8008428:	da04      	bge.n	8008434 <USBH_MSC_BOT_Process+0xc8>
          {
            /* Data Direction is IN */
            MSC_Handle->hbot.state = BOT_DATA_IN;
 800842a:	693b      	ldr	r3, [r7, #16]
 800842c:	2203      	movs	r2, #3
 800842e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8008432:	e157      	b.n	80086e4 <USBH_MSC_BOT_Process+0x378>
            MSC_Handle->hbot.state = BOT_DATA_OUT;
 8008434:	693b      	ldr	r3, [r7, #16]
 8008436:	2205      	movs	r2, #5
 8008438:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 800843c:	e152      	b.n	80086e4 <USBH_MSC_BOT_Process+0x378>
          MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 800843e:	693b      	ldr	r3, [r7, #16]
 8008440:	2207      	movs	r2, #7
 8008442:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 8008446:	e14d      	b.n	80086e4 <USBH_MSC_BOT_Process+0x378>
      else if (URB_Status == USBH_URB_NOTREADY)
 8008448:	7d3b      	ldrb	r3, [r7, #20]
 800844a:	2b02      	cmp	r3, #2
 800844c:	d104      	bne.n	8008458 <USBH_MSC_BOT_Process+0xec>
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 800844e:	693b      	ldr	r3, [r7, #16]
 8008450:	2201      	movs	r2, #1
 8008452:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 8008456:	e145      	b.n	80086e4 <USBH_MSC_BOT_Process+0x378>
        if (URB_Status == USBH_URB_STALL)
 8008458:	7d3b      	ldrb	r3, [r7, #20]
 800845a:	2b05      	cmp	r3, #5
 800845c:	f040 8142 	bne.w	80086e4 <USBH_MSC_BOT_Process+0x378>
          MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 8008460:	693b      	ldr	r3, [r7, #16]
 8008462:	220a      	movs	r2, #10
 8008464:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 8008468:	e13c      	b.n	80086e4 <USBH_MSC_BOT_Process+0x378>

    case BOT_DATA_IN:
      /* Send first packet */
      (void)USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 800846a:	693b      	ldr	r3, [r7, #16]
 800846c:	f8d3 108c 	ldr.w	r1, [r3, #140]	@ 0x8c
 8008470:	693b      	ldr	r3, [r7, #16]
 8008472:	895a      	ldrh	r2, [r3, #10]
 8008474:	693b      	ldr	r3, [r7, #16]
 8008476:	791b      	ldrb	r3, [r3, #4]
 8008478:	6878      	ldr	r0, [r7, #4]
 800847a:	f002 f899 	bl	800a5b0 <USBH_BulkReceiveData>
                                 MSC_Handle->InEpSize, MSC_Handle->InPipe);

      MSC_Handle->hbot.state = BOT_DATA_IN_WAIT;
 800847e:	693b      	ldr	r3, [r7, #16]
 8008480:	2204      	movs	r2, #4
 8008482:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

      break;
 8008486:	e13a      	b.n	80086fe <USBH_MSC_BOT_Process+0x392>

    case BOT_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 8008488:	693b      	ldr	r3, [r7, #16]
 800848a:	791b      	ldrb	r3, [r3, #4]
 800848c:	4619      	mov	r1, r3
 800848e:	6878      	ldr	r0, [r7, #4]
 8008490:	f005 fa44 	bl	800d91c <USBH_LL_GetURBState>
 8008494:	4603      	mov	r3, r0
 8008496:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 8008498:	7d3b      	ldrb	r3, [r7, #20]
 800849a:	2b01      	cmp	r3, #1
 800849c:	d12d      	bne.n	80084fa <USBH_MSC_BOT_Process+0x18e>
      {
        /* Adjust Data pointer and data length */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->InEpSize)
 800849e:	693b      	ldr	r3, [r7, #16]
 80084a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80084a2:	693a      	ldr	r2, [r7, #16]
 80084a4:	8952      	ldrh	r2, [r2, #10]
 80084a6:	4293      	cmp	r3, r2
 80084a8:	d910      	bls.n	80084cc <USBH_MSC_BOT_Process+0x160>
        {
          MSC_Handle->hbot.pbuf += MSC_Handle->InEpSize;
 80084aa:	693b      	ldr	r3, [r7, #16]
 80084ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80084b0:	693a      	ldr	r2, [r7, #16]
 80084b2:	8952      	ldrh	r2, [r2, #10]
 80084b4:	441a      	add	r2, r3
 80084b6:	693b      	ldr	r3, [r7, #16]
 80084b8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->InEpSize;
 80084bc:	693b      	ldr	r3, [r7, #16]
 80084be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80084c0:	693a      	ldr	r2, [r7, #16]
 80084c2:	8952      	ldrh	r2, [r2, #10]
 80084c4:	1a9a      	subs	r2, r3, r2
 80084c6:	693b      	ldr	r3, [r7, #16]
 80084c8:	65da      	str	r2, [r3, #92]	@ 0x5c
 80084ca:	e002      	b.n	80084d2 <USBH_MSC_BOT_Process+0x166>
        }
        else
        {
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 80084cc:	693b      	ldr	r3, [r7, #16]
 80084ce:	2200      	movs	r2, #0
 80084d0:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* More Data To be Received */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 80084d2:	693b      	ldr	r3, [r7, #16]
 80084d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d00a      	beq.n	80084f0 <USBH_MSC_BOT_Process+0x184>
        {
          /* Send next packet */
          (void)USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 80084da:	693b      	ldr	r3, [r7, #16]
 80084dc:	f8d3 108c 	ldr.w	r1, [r3, #140]	@ 0x8c
 80084e0:	693b      	ldr	r3, [r7, #16]
 80084e2:	895a      	ldrh	r2, [r3, #10]
 80084e4:	693b      	ldr	r3, [r7, #16]
 80084e6:	791b      	ldrb	r3, [r3, #4]
 80084e8:	6878      	ldr	r0, [r7, #4]
 80084ea:	f002 f861 	bl	800a5b0 <USBH_BulkReceiveData>
#endif
      }
      else
      {
      }
      break;
 80084ee:	e0fb      	b.n	80086e8 <USBH_MSC_BOT_Process+0x37c>
          MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 80084f0:	693b      	ldr	r3, [r7, #16]
 80084f2:	2207      	movs	r2, #7
 80084f4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 80084f8:	e0f6      	b.n	80086e8 <USBH_MSC_BOT_Process+0x37c>
      else if (URB_Status == USBH_URB_STALL)
 80084fa:	7d3b      	ldrb	r3, [r7, #20]
 80084fc:	2b05      	cmp	r3, #5
 80084fe:	f040 80f3 	bne.w	80086e8 <USBH_MSC_BOT_Process+0x37c>
        MSC_Handle->hbot.state  = BOT_ERROR_IN;
 8008502:	693b      	ldr	r3, [r7, #16]
 8008504:	2209      	movs	r2, #9
 8008506:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 800850a:	e0ed      	b.n	80086e8 <USBH_MSC_BOT_Process+0x37c>

    case BOT_DATA_OUT:

      (void)USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 800850c:	693b      	ldr	r3, [r7, #16]
 800850e:	f8d3 108c 	ldr.w	r1, [r3, #140]	@ 0x8c
 8008512:	693b      	ldr	r3, [r7, #16]
 8008514:	891a      	ldrh	r2, [r3, #8]
 8008516:	693b      	ldr	r3, [r7, #16]
 8008518:	795b      	ldrb	r3, [r3, #5]
 800851a:	2001      	movs	r0, #1
 800851c:	9000      	str	r0, [sp, #0]
 800851e:	6878      	ldr	r0, [r7, #4]
 8008520:	f002 f821 	bl	800a566 <USBH_BulkSendData>
                              MSC_Handle->OutEpSize, MSC_Handle->OutPipe, 1U);

      MSC_Handle->hbot.state  = BOT_DATA_OUT_WAIT;
 8008524:	693b      	ldr	r3, [r7, #16]
 8008526:	2206      	movs	r2, #6
 8008528:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 800852c:	e0e7      	b.n	80086fe <USBH_MSC_BOT_Process+0x392>

    case BOT_DATA_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 800852e:	693b      	ldr	r3, [r7, #16]
 8008530:	795b      	ldrb	r3, [r3, #5]
 8008532:	4619      	mov	r1, r3
 8008534:	6878      	ldr	r0, [r7, #4]
 8008536:	f005 f9f1 	bl	800d91c <USBH_LL_GetURBState>
 800853a:	4603      	mov	r3, r0
 800853c:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 800853e:	7d3b      	ldrb	r3, [r7, #20]
 8008540:	2b01      	cmp	r3, #1
 8008542:	d12f      	bne.n	80085a4 <USBH_MSC_BOT_Process+0x238>
      {
        /* Adjust Data pointer and data length */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->OutEpSize)
 8008544:	693b      	ldr	r3, [r7, #16]
 8008546:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008548:	693a      	ldr	r2, [r7, #16]
 800854a:	8912      	ldrh	r2, [r2, #8]
 800854c:	4293      	cmp	r3, r2
 800854e:	d910      	bls.n	8008572 <USBH_MSC_BOT_Process+0x206>
        {
          MSC_Handle->hbot.pbuf += MSC_Handle->OutEpSize;
 8008550:	693b      	ldr	r3, [r7, #16]
 8008552:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008556:	693a      	ldr	r2, [r7, #16]
 8008558:	8912      	ldrh	r2, [r2, #8]
 800855a:	441a      	add	r2, r3
 800855c:	693b      	ldr	r3, [r7, #16]
 800855e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->OutEpSize;
 8008562:	693b      	ldr	r3, [r7, #16]
 8008564:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008566:	693a      	ldr	r2, [r7, #16]
 8008568:	8912      	ldrh	r2, [r2, #8]
 800856a:	1a9a      	subs	r2, r3, r2
 800856c:	693b      	ldr	r3, [r7, #16]
 800856e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008570:	e002      	b.n	8008578 <USBH_MSC_BOT_Process+0x20c>
        }
        else
        {
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 8008572:	693b      	ldr	r3, [r7, #16]
 8008574:	2200      	movs	r2, #0
 8008576:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* More Data To be Sent */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 8008578:	693b      	ldr	r3, [r7, #16]
 800857a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800857c:	2b00      	cmp	r3, #0
 800857e:	d00c      	beq.n	800859a <USBH_MSC_BOT_Process+0x22e>
        {
          (void)USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 8008580:	693b      	ldr	r3, [r7, #16]
 8008582:	f8d3 108c 	ldr.w	r1, [r3, #140]	@ 0x8c
 8008586:	693b      	ldr	r3, [r7, #16]
 8008588:	891a      	ldrh	r2, [r3, #8]
 800858a:	693b      	ldr	r3, [r7, #16]
 800858c:	795b      	ldrb	r3, [r3, #5]
 800858e:	2001      	movs	r0, #1
 8008590:	9000      	str	r0, [sp, #0]
 8008592:	6878      	ldr	r0, [r7, #4]
 8008594:	f001 ffe7 	bl	800a566 <USBH_BulkSendData>
#endif
      }
      else
      {
      }
      break;
 8008598:	e0a8      	b.n	80086ec <USBH_MSC_BOT_Process+0x380>
          MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 800859a:	693b      	ldr	r3, [r7, #16]
 800859c:	2207      	movs	r2, #7
 800859e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 80085a2:	e0a3      	b.n	80086ec <USBH_MSC_BOT_Process+0x380>
      else if (URB_Status == USBH_URB_NOTREADY)
 80085a4:	7d3b      	ldrb	r3, [r7, #20]
 80085a6:	2b02      	cmp	r3, #2
 80085a8:	d104      	bne.n	80085b4 <USBH_MSC_BOT_Process+0x248>
        MSC_Handle->hbot.state  = BOT_DATA_OUT;
 80085aa:	693b      	ldr	r3, [r7, #16]
 80085ac:	2205      	movs	r2, #5
 80085ae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 80085b2:	e09b      	b.n	80086ec <USBH_MSC_BOT_Process+0x380>
      else if (URB_Status == USBH_URB_STALL)
 80085b4:	7d3b      	ldrb	r3, [r7, #20]
 80085b6:	2b05      	cmp	r3, #5
 80085b8:	f040 8098 	bne.w	80086ec <USBH_MSC_BOT_Process+0x380>
        MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 80085bc:	693b      	ldr	r3, [r7, #16]
 80085be:	220a      	movs	r2, #10
 80085c0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 80085c4:	e092      	b.n	80086ec <USBH_MSC_BOT_Process+0x380>

    case BOT_RECEIVE_CSW:

      (void)USBH_BulkReceiveData(phost, MSC_Handle->hbot.csw.data,
 80085c6:	693b      	ldr	r3, [r7, #16]
 80085c8:	f103 0178 	add.w	r1, r3, #120	@ 0x78
 80085cc:	693b      	ldr	r3, [r7, #16]
 80085ce:	791b      	ldrb	r3, [r3, #4]
 80085d0:	220d      	movs	r2, #13
 80085d2:	6878      	ldr	r0, [r7, #4]
 80085d4:	f001 ffec 	bl	800a5b0 <USBH_BulkReceiveData>
                                 BOT_CSW_LENGTH, MSC_Handle->InPipe);

      MSC_Handle->hbot.state  = BOT_RECEIVE_CSW_WAIT;
 80085d8:	693b      	ldr	r3, [r7, #16]
 80085da:	2208      	movs	r2, #8
 80085dc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 80085e0:	e08d      	b.n	80086fe <USBH_MSC_BOT_Process+0x392>

    case BOT_RECEIVE_CSW_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 80085e2:	693b      	ldr	r3, [r7, #16]
 80085e4:	791b      	ldrb	r3, [r3, #4]
 80085e6:	4619      	mov	r1, r3
 80085e8:	6878      	ldr	r0, [r7, #4]
 80085ea:	f005 f997 	bl	800d91c <USBH_LL_GetURBState>
 80085ee:	4603      	mov	r3, r0
 80085f0:	753b      	strb	r3, [r7, #20]

      /* Decode CSW */
      if (URB_Status == USBH_URB_DONE)
 80085f2:	7d3b      	ldrb	r3, [r7, #20]
 80085f4:	2b01      	cmp	r3, #1
 80085f6:	d115      	bne.n	8008624 <USBH_MSC_BOT_Process+0x2b8>
      {
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 80085f8:	693b      	ldr	r3, [r7, #16]
 80085fa:	2201      	movs	r2, #1
 80085fc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 8008600:	693b      	ldr	r3, [r7, #16]
 8008602:	2201      	movs	r2, #1
 8008604:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
        CSW_Status = USBH_MSC_DecodeCSW(phost);
 8008608:	6878      	ldr	r0, [r7, #4]
 800860a:	f000 f8a9 	bl	8008760 <USBH_MSC_DecodeCSW>
 800860e:	4603      	mov	r3, r0
 8008610:	757b      	strb	r3, [r7, #21]

        if (CSW_Status == BOT_CSW_CMD_PASSED)
 8008612:	7d7b      	ldrb	r3, [r7, #21]
 8008614:	2b00      	cmp	r3, #0
 8008616:	d102      	bne.n	800861e <USBH_MSC_BOT_Process+0x2b2>
        {
          status = USBH_OK;
 8008618:	2300      	movs	r3, #0
 800861a:	75fb      	strb	r3, [r7, #23]
#endif
      }
      else
      {
      }
      break;
 800861c:	e068      	b.n	80086f0 <USBH_MSC_BOT_Process+0x384>
          status = USBH_FAIL;
 800861e:	2302      	movs	r3, #2
 8008620:	75fb      	strb	r3, [r7, #23]
      break;
 8008622:	e065      	b.n	80086f0 <USBH_MSC_BOT_Process+0x384>
      else if (URB_Status == USBH_URB_STALL)
 8008624:	7d3b      	ldrb	r3, [r7, #20]
 8008626:	2b05      	cmp	r3, #5
 8008628:	d162      	bne.n	80086f0 <USBH_MSC_BOT_Process+0x384>
        MSC_Handle->hbot.state  = BOT_ERROR_IN;
 800862a:	693b      	ldr	r3, [r7, #16]
 800862c:	2209      	movs	r2, #9
 800862e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 8008632:	e05d      	b.n	80086f0 <USBH_MSC_BOT_Process+0x384>

    case BOT_ERROR_IN:
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_IN);
 8008634:	78fb      	ldrb	r3, [r7, #3]
 8008636:	2200      	movs	r2, #0
 8008638:	4619      	mov	r1, r3
 800863a:	6878      	ldr	r0, [r7, #4]
 800863c:	f000 f864 	bl	8008708 <USBH_MSC_BOT_Abort>
 8008640:	4603      	mov	r3, r0
 8008642:	75bb      	strb	r3, [r7, #22]

      if (error == USBH_OK)
 8008644:	7dbb      	ldrb	r3, [r7, #22]
 8008646:	2b00      	cmp	r3, #0
 8008648:	d104      	bne.n	8008654 <USBH_MSC_BOT_Process+0x2e8>
      {
        MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 800864a:	693b      	ldr	r3, [r7, #16]
 800864c:	2207      	movs	r2, #7
 800864e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
      }
      else
      {
      }
      break;
 8008652:	e04f      	b.n	80086f4 <USBH_MSC_BOT_Process+0x388>
      else if (error == USBH_UNRECOVERED_ERROR)
 8008654:	7dbb      	ldrb	r3, [r7, #22]
 8008656:	2b04      	cmp	r3, #4
 8008658:	d14c      	bne.n	80086f4 <USBH_MSC_BOT_Process+0x388>
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 800865a:	693b      	ldr	r3, [r7, #16]
 800865c:	220b      	movs	r2, #11
 800865e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 8008662:	e047      	b.n	80086f4 <USBH_MSC_BOT_Process+0x388>

    case BOT_ERROR_OUT:
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_OUT);
 8008664:	78fb      	ldrb	r3, [r7, #3]
 8008666:	2201      	movs	r2, #1
 8008668:	4619      	mov	r1, r3
 800866a:	6878      	ldr	r0, [r7, #4]
 800866c:	f000 f84c 	bl	8008708 <USBH_MSC_BOT_Abort>
 8008670:	4603      	mov	r3, r0
 8008672:	75bb      	strb	r3, [r7, #22]

      if (error == USBH_OK)
 8008674:	7dbb      	ldrb	r3, [r7, #22]
 8008676:	2b00      	cmp	r3, #0
 8008678:	d11d      	bne.n	80086b6 <USBH_MSC_BOT_Process+0x34a>
      {

        toggle = USBH_LL_GetToggle(phost, MSC_Handle->OutPipe);
 800867a:	693b      	ldr	r3, [r7, #16]
 800867c:	795b      	ldrb	r3, [r3, #5]
 800867e:	4619      	mov	r1, r3
 8008680:	6878      	ldr	r0, [r7, #4]
 8008682:	f005 f99f 	bl	800d9c4 <USBH_LL_GetToggle>
 8008686:	4603      	mov	r3, r0
 8008688:	73fb      	strb	r3, [r7, #15]
        (void)USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 1U - toggle);
 800868a:	693b      	ldr	r3, [r7, #16]
 800868c:	7959      	ldrb	r1, [r3, #5]
 800868e:	7bfb      	ldrb	r3, [r7, #15]
 8008690:	f1c3 0301 	rsb	r3, r3, #1
 8008694:	b2db      	uxtb	r3, r3
 8008696:	461a      	mov	r2, r3
 8008698:	6878      	ldr	r0, [r7, #4]
 800869a:	f005 f960 	bl	800d95e <USBH_LL_SetToggle>
        (void)USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 800869e:	693b      	ldr	r3, [r7, #16]
 80086a0:	791b      	ldrb	r3, [r3, #4]
 80086a2:	2200      	movs	r2, #0
 80086a4:	4619      	mov	r1, r3
 80086a6:	6878      	ldr	r0, [r7, #4]
 80086a8:	f005 f959 	bl	800d95e <USBH_LL_SetToggle>
        MSC_Handle->hbot.state = BOT_ERROR_IN;
 80086ac:	693b      	ldr	r3, [r7, #16]
 80086ae:	2209      	movs	r2, #9
 80086b0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        if (error == USBH_UNRECOVERED_ERROR)
        {
          MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
        }
      }
      break;
 80086b4:	e020      	b.n	80086f8 <USBH_MSC_BOT_Process+0x38c>
        if (error == USBH_UNRECOVERED_ERROR)
 80086b6:	7dbb      	ldrb	r3, [r7, #22]
 80086b8:	2b04      	cmp	r3, #4
 80086ba:	d11d      	bne.n	80086f8 <USBH_MSC_BOT_Process+0x38c>
          MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 80086bc:	693b      	ldr	r3, [r7, #16]
 80086be:	220b      	movs	r2, #11
 80086c0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 80086c4:	e018      	b.n	80086f8 <USBH_MSC_BOT_Process+0x38c>


    case BOT_UNRECOVERED_ERROR:
      status = USBH_MSC_BOT_REQ_Reset(phost);
 80086c6:	6878      	ldr	r0, [r7, #4]
 80086c8:	f7ff fdf2 	bl	80082b0 <USBH_MSC_BOT_REQ_Reset>
 80086cc:	4603      	mov	r3, r0
 80086ce:	75fb      	strb	r3, [r7, #23]
      if (status == USBH_OK)
 80086d0:	7dfb      	ldrb	r3, [r7, #23]
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d112      	bne.n	80086fc <USBH_MSC_BOT_Process+0x390>
      {
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 80086d6:	693b      	ldr	r3, [r7, #16]
 80086d8:	2201      	movs	r2, #1
 80086da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      }
      break;
 80086de:	e00d      	b.n	80086fc <USBH_MSC_BOT_Process+0x390>

    default:
      break;
 80086e0:	bf00      	nop
 80086e2:	e00c      	b.n	80086fe <USBH_MSC_BOT_Process+0x392>
      break;
 80086e4:	bf00      	nop
 80086e6:	e00a      	b.n	80086fe <USBH_MSC_BOT_Process+0x392>
      break;
 80086e8:	bf00      	nop
 80086ea:	e008      	b.n	80086fe <USBH_MSC_BOT_Process+0x392>
      break;
 80086ec:	bf00      	nop
 80086ee:	e006      	b.n	80086fe <USBH_MSC_BOT_Process+0x392>
      break;
 80086f0:	bf00      	nop
 80086f2:	e004      	b.n	80086fe <USBH_MSC_BOT_Process+0x392>
      break;
 80086f4:	bf00      	nop
 80086f6:	e002      	b.n	80086fe <USBH_MSC_BOT_Process+0x392>
      break;
 80086f8:	bf00      	nop
 80086fa:	e000      	b.n	80086fe <USBH_MSC_BOT_Process+0x392>
      break;
 80086fc:	bf00      	nop
  }
  return status;
 80086fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8008700:	4618      	mov	r0, r3
 8008702:	3718      	adds	r7, #24
 8008704:	46bd      	mov	sp, r7
 8008706:	bd80      	pop	{r7, pc}

08008708 <USBH_MSC_BOT_Abort>:
  * @param  lun: Logical Unit Number
  * @param  dir: direction (0: out / 1 : in)
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_BOT_Abort(USBH_HandleTypeDef *phost, uint8_t lun, uint8_t dir)
{
 8008708:	b580      	push	{r7, lr}
 800870a:	b084      	sub	sp, #16
 800870c:	af00      	add	r7, sp, #0
 800870e:	6078      	str	r0, [r7, #4]
 8008710:	460b      	mov	r3, r1
 8008712:	70fb      	strb	r3, [r7, #3]
 8008714:	4613      	mov	r3, r2
 8008716:	70bb      	strb	r3, [r7, #2]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(lun);

  USBH_StatusTypeDef status = USBH_FAIL;
 8008718:	2302      	movs	r3, #2
 800871a:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008722:	69db      	ldr	r3, [r3, #28]
 8008724:	60bb      	str	r3, [r7, #8]

  switch (dir)
 8008726:	78bb      	ldrb	r3, [r7, #2]
 8008728:	2b00      	cmp	r3, #0
 800872a:	d002      	beq.n	8008732 <USBH_MSC_BOT_Abort+0x2a>
 800872c:	2b01      	cmp	r3, #1
 800872e:	d009      	beq.n	8008744 <USBH_MSC_BOT_Abort+0x3c>
      /*send ClrFeature on Bulk OUT endpoint */
      status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
      break;

    default:
      break;
 8008730:	e011      	b.n	8008756 <USBH_MSC_BOT_Abort+0x4e>
      status = USBH_ClrFeature(phost, MSC_Handle->InEp);
 8008732:	68bb      	ldr	r3, [r7, #8]
 8008734:	79db      	ldrb	r3, [r3, #7]
 8008736:	4619      	mov	r1, r3
 8008738:	6878      	ldr	r0, [r7, #4]
 800873a:	f001 f9d1 	bl	8009ae0 <USBH_ClrFeature>
 800873e:	4603      	mov	r3, r0
 8008740:	73fb      	strb	r3, [r7, #15]
      break;
 8008742:	e008      	b.n	8008756 <USBH_MSC_BOT_Abort+0x4e>
      status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
 8008744:	68bb      	ldr	r3, [r7, #8]
 8008746:	799b      	ldrb	r3, [r3, #6]
 8008748:	4619      	mov	r1, r3
 800874a:	6878      	ldr	r0, [r7, #4]
 800874c:	f001 f9c8 	bl	8009ae0 <USBH_ClrFeature>
 8008750:	4603      	mov	r3, r0
 8008752:	73fb      	strb	r3, [r7, #15]
      break;
 8008754:	bf00      	nop
  }
  return status;
 8008756:	7bfb      	ldrb	r3, [r7, #15]
}
 8008758:	4618      	mov	r0, r3
 800875a:	3710      	adds	r7, #16
 800875c:	46bd      	mov	sp, r7
 800875e:	bd80      	pop	{r7, pc}

08008760 <USBH_MSC_DecodeCSW>:
  *     2. the CSW is 13 (Dh) bytes in length,
  *     3. dCSWTag matches the dCBWTag from the corresponding CBW.
  */

static BOT_CSWStatusTypeDef USBH_MSC_DecodeCSW(USBH_HandleTypeDef *phost)
{
 8008760:	b580      	push	{r7, lr}
 8008762:	b084      	sub	sp, #16
 8008764:	af00      	add	r7, sp, #0
 8008766:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800876e:	69db      	ldr	r3, [r3, #28]
 8008770:	60bb      	str	r3, [r7, #8]
  BOT_CSWStatusTypeDef status = BOT_CSW_CMD_FAILED;
 8008772:	2301      	movs	r3, #1
 8008774:	73fb      	strb	r3, [r7, #15]

  /*Checking if the transfer length is different than 13*/
  if (USBH_LL_GetLastXferSize(phost, MSC_Handle->InPipe) != BOT_CSW_LENGTH)
 8008776:	68bb      	ldr	r3, [r7, #8]
 8008778:	791b      	ldrb	r3, [r3, #4]
 800877a:	4619      	mov	r1, r3
 800877c:	6878      	ldr	r0, [r7, #4]
 800877e:	f005 f83b 	bl	800d7f8 <USBH_LL_GetLastXferSize>
 8008782:	4603      	mov	r3, r0
 8008784:	2b0d      	cmp	r3, #13
 8008786:	d002      	beq.n	800878e <USBH_MSC_DecodeCSW+0x2e>
    Device intends to transfer no data)
    (11) Ho > Do  (Host expects to send data to the device,
    Device intends to receive data from the host)*/


    status = BOT_CSW_PHASE_ERROR;
 8008788:	2302      	movs	r3, #2
 800878a:	73fb      	strb	r3, [r7, #15]
 800878c:	e024      	b.n	80087d8 <USBH_MSC_DecodeCSW+0x78>
  else
  {
    /* CSW length is Correct */

    /* Check validity of the CSW Signature and CSWStatus */
    if (MSC_Handle->hbot.csw.field.Signature == BOT_CSW_SIGNATURE)
 800878e:	68bb      	ldr	r3, [r7, #8]
 8008790:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008792:	4a14      	ldr	r2, [pc, #80]	@ (80087e4 <USBH_MSC_DecodeCSW+0x84>)
 8008794:	4293      	cmp	r3, r2
 8008796:	d11d      	bne.n	80087d4 <USBH_MSC_DecodeCSW+0x74>
    {
      /* Check Condition 1. dCSWSignature is equal to 53425355h */

      if (MSC_Handle->hbot.csw.field.Tag == MSC_Handle->hbot.cbw.field.Tag)
 8008798:	68bb      	ldr	r3, [r7, #8]
 800879a:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 800879c:	68bb      	ldr	r3, [r7, #8]
 800879e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80087a0:	429a      	cmp	r2, r3
 80087a2:	d119      	bne.n	80087d8 <USBH_MSC_DecodeCSW+0x78>
      {
        /* Check Condition 3. dCSWTag matches the dCBWTag from the
        corresponding CBW */

        if (MSC_Handle->hbot.csw.field.Status == 0U)
 80087a4:	68bb      	ldr	r3, [r7, #8]
 80087a6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d102      	bne.n	80087b4 <USBH_MSC_DecodeCSW+0x54>
          (12) Ho = Do (Host expects to send data to the device,
          Device intends to receive data from the host)

          */

          status = BOT_CSW_CMD_PASSED;
 80087ae:	2300      	movs	r3, #0
 80087b0:	73fb      	strb	r3, [r7, #15]
 80087b2:	e011      	b.n	80087d8 <USBH_MSC_DecodeCSW+0x78>
        }
        else if (MSC_Handle->hbot.csw.field.Status == 1U)
 80087b4:	68bb      	ldr	r3, [r7, #8]
 80087b6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80087ba:	2b01      	cmp	r3, #1
 80087bc:	d102      	bne.n	80087c4 <USBH_MSC_DecodeCSW+0x64>
        {
          status = BOT_CSW_CMD_FAILED;
 80087be:	2301      	movs	r3, #1
 80087c0:	73fb      	strb	r3, [r7, #15]
 80087c2:	e009      	b.n	80087d8 <USBH_MSC_DecodeCSW+0x78>
        }

        else if (MSC_Handle->hbot.csw.field.Status == 2U)
 80087c4:	68bb      	ldr	r3, [r7, #8]
 80087c6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80087ca:	2b02      	cmp	r3, #2
 80087cc:	d104      	bne.n	80087d8 <USBH_MSC_DecodeCSW+0x78>
          Di Device intends to send data to the host)
          (13) Ho < Do (Host expects to send data to the device,
          Device intends to receive data from the host)
          */

          status = BOT_CSW_PHASE_ERROR;
 80087ce:	2302      	movs	r3, #2
 80087d0:	73fb      	strb	r3, [r7, #15]
 80087d2:	e001      	b.n	80087d8 <USBH_MSC_DecodeCSW+0x78>
    else
    {
      /* If the CSW Signature is not valid, We sall return the Phase Error to
      Upper Layers for Reset Recovery */

      status = BOT_CSW_PHASE_ERROR;
 80087d4:	2302      	movs	r3, #2
 80087d6:	73fb      	strb	r3, [r7, #15]
    }
  } /* CSW Length Check*/

  return status;
 80087d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80087da:	4618      	mov	r0, r3
 80087dc:	3710      	adds	r7, #16
 80087de:	46bd      	mov	sp, r7
 80087e0:	bd80      	pop	{r7, pc}
 80087e2:	bf00      	nop
 80087e4:	53425355 	.word	0x53425355

080087e8 <USBH_MSC_SCSI_TestUnitReady>:
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_TestUnitReady(USBH_HandleTypeDef *phost,
                                               uint8_t lun)
{
 80087e8:	b580      	push	{r7, lr}
 80087ea:	b084      	sub	sp, #16
 80087ec:	af00      	add	r7, sp, #0
 80087ee:	6078      	str	r0, [r7, #4]
 80087f0:	460b      	mov	r3, r1
 80087f2:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef    error = USBH_FAIL;
 80087f4:	2302      	movs	r3, #2
 80087f6:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80087fe:	69db      	ldr	r3, [r3, #28]
 8008800:	60bb      	str	r3, [r7, #8]

  switch (MSC_Handle->hbot.cmd_state)
 8008802:	68bb      	ldr	r3, [r7, #8]
 8008804:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 8008808:	2b01      	cmp	r3, #1
 800880a:	d002      	beq.n	8008812 <USBH_MSC_SCSI_TestUnitReady+0x2a>
 800880c:	2b02      	cmp	r3, #2
 800880e:	d021      	beq.n	8008854 <USBH_MSC_SCSI_TestUnitReady+0x6c>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 8008810:	e028      	b.n	8008864 <USBH_MSC_SCSI_TestUnitReady+0x7c>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_MODE_TEST_UNIT_READY;
 8008812:	68bb      	ldr	r3, [r7, #8]
 8008814:	2200      	movs	r2, #0
 8008816:	65da      	str	r2, [r3, #92]	@ 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 8008818:	68bb      	ldr	r3, [r7, #8]
 800881a:	2200      	movs	r2, #0
 800881c:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8008820:	68bb      	ldr	r3, [r7, #8]
 8008822:	220a      	movs	r2, #10
 8008824:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 8008828:	68bb      	ldr	r3, [r7, #8]
 800882a:	3363      	adds	r3, #99	@ 0x63
 800882c:	2210      	movs	r2, #16
 800882e:	2100      	movs	r1, #0
 8008830:	4618      	mov	r0, r3
 8008832:	f007 fcdd 	bl	80101f0 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_TEST_UNIT_READY;
 8008836:	68bb      	ldr	r3, [r7, #8]
 8008838:	2200      	movs	r2, #0
 800883a:	f883 2063 	strb.w	r2, [r3, #99]	@ 0x63
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800883e:	68bb      	ldr	r3, [r7, #8]
 8008840:	2201      	movs	r2, #1
 8008842:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8008846:	68bb      	ldr	r3, [r7, #8]
 8008848:	2202      	movs	r2, #2
 800884a:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
      error = USBH_BUSY;
 800884e:	2301      	movs	r3, #1
 8008850:	73fb      	strb	r3, [r7, #15]
      break;
 8008852:	e007      	b.n	8008864 <USBH_MSC_SCSI_TestUnitReady+0x7c>
      error = USBH_MSC_BOT_Process(phost, lun);
 8008854:	78fb      	ldrb	r3, [r7, #3]
 8008856:	4619      	mov	r1, r3
 8008858:	6878      	ldr	r0, [r7, #4]
 800885a:	f7ff fd87 	bl	800836c <USBH_MSC_BOT_Process>
 800885e:	4603      	mov	r3, r0
 8008860:	73fb      	strb	r3, [r7, #15]
      break;
 8008862:	bf00      	nop
  }

  return error;
 8008864:	7bfb      	ldrb	r3, [r7, #15]
}
 8008866:	4618      	mov	r0, r3
 8008868:	3710      	adds	r7, #16
 800886a:	46bd      	mov	sp, r7
 800886c:	bd80      	pop	{r7, pc}

0800886e <USBH_MSC_SCSI_ReadCapacity>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_ReadCapacity(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_CapacityTypeDef *capacity)
{
 800886e:	b580      	push	{r7, lr}
 8008870:	b086      	sub	sp, #24
 8008872:	af00      	add	r7, sp, #0
 8008874:	60f8      	str	r0, [r7, #12]
 8008876:	460b      	mov	r3, r1
 8008878:	607a      	str	r2, [r7, #4]
 800887a:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_BUSY;
 800887c:	2301      	movs	r3, #1
 800887e:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008886:	69db      	ldr	r3, [r3, #28]
 8008888:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800888a:	693b      	ldr	r3, [r7, #16]
 800888c:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 8008890:	2b01      	cmp	r3, #1
 8008892:	d002      	beq.n	800889a <USBH_MSC_SCSI_ReadCapacity+0x2c>
 8008894:	2b02      	cmp	r3, #2
 8008896:	d027      	beq.n	80088e8 <USBH_MSC_SCSI_ReadCapacity+0x7a>
        capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
      }
      break;

    default:
      break;
 8008898:	e05e      	b.n	8008958 <USBH_MSC_SCSI_ReadCapacity+0xea>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_READ_CAPACITY10;
 800889a:	693b      	ldr	r3, [r7, #16]
 800889c:	2208      	movs	r2, #8
 800889e:	65da      	str	r2, [r3, #92]	@ 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 80088a0:	693b      	ldr	r3, [r7, #16]
 80088a2:	2280      	movs	r2, #128	@ 0x80
 80088a4:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 80088a8:	693b      	ldr	r3, [r7, #16]
 80088aa:	220a      	movs	r2, #10
 80088ac:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 80088b0:	693b      	ldr	r3, [r7, #16]
 80088b2:	3363      	adds	r3, #99	@ 0x63
 80088b4:	2210      	movs	r2, #16
 80088b6:	2100      	movs	r1, #0
 80088b8:	4618      	mov	r0, r3
 80088ba:	f007 fc99 	bl	80101f0 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ_CAPACITY10;
 80088be:	693b      	ldr	r3, [r7, #16]
 80088c0:	2225      	movs	r2, #37	@ 0x25
 80088c2:	f883 2063 	strb.w	r2, [r3, #99]	@ 0x63
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 80088c6:	693b      	ldr	r3, [r7, #16]
 80088c8:	2201      	movs	r2, #1
 80088ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 80088ce:	693b      	ldr	r3, [r7, #16]
 80088d0:	2202      	movs	r2, #2
 80088d2:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 80088d6:	693b      	ldr	r3, [r7, #16]
 80088d8:	f103 0210 	add.w	r2, r3, #16
 80088dc:	693b      	ldr	r3, [r7, #16]
 80088de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      error = USBH_BUSY;
 80088e2:	2301      	movs	r3, #1
 80088e4:	75fb      	strb	r3, [r7, #23]
      break;
 80088e6:	e037      	b.n	8008958 <USBH_MSC_SCSI_ReadCapacity+0xea>
      error = USBH_MSC_BOT_Process(phost, lun);
 80088e8:	7afb      	ldrb	r3, [r7, #11]
 80088ea:	4619      	mov	r1, r3
 80088ec:	68f8      	ldr	r0, [r7, #12]
 80088ee:	f7ff fd3d 	bl	800836c <USBH_MSC_BOT_Process>
 80088f2:	4603      	mov	r3, r0
 80088f4:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 80088f6:	7dfb      	ldrb	r3, [r7, #23]
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d12c      	bne.n	8008956 <USBH_MSC_SCSI_ReadCapacity+0xe8>
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 80088fc:	693b      	ldr	r3, [r7, #16]
 80088fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008902:	3303      	adds	r3, #3
 8008904:	781b      	ldrb	r3, [r3, #0]
 8008906:	461a      	mov	r2, r3
 8008908:	693b      	ldr	r3, [r7, #16]
 800890a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800890e:	3302      	adds	r3, #2
 8008910:	781b      	ldrb	r3, [r3, #0]
 8008912:	021b      	lsls	r3, r3, #8
 8008914:	431a      	orrs	r2, r3
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 8008916:	693b      	ldr	r3, [r7, #16]
 8008918:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800891c:	3301      	adds	r3, #1
 800891e:	781b      	ldrb	r3, [r3, #0]
 8008920:	041b      	lsls	r3, r3, #16
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 8008922:	431a      	orrs	r2, r3
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 8008924:	693b      	ldr	r3, [r7, #16]
 8008926:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800892a:	781b      	ldrb	r3, [r3, #0]
 800892c:	061b      	lsls	r3, r3, #24
 800892e:	431a      	orrs	r2, r3
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	601a      	str	r2, [r3, #0]
        capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
 8008934:	693b      	ldr	r3, [r7, #16]
 8008936:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800893a:	3307      	adds	r3, #7
 800893c:	781b      	ldrb	r3, [r3, #0]
 800893e:	461a      	mov	r2, r3
 8008940:	693b      	ldr	r3, [r7, #16]
 8008942:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008946:	3306      	adds	r3, #6
 8008948:	781b      	ldrb	r3, [r3, #0]
 800894a:	021b      	lsls	r3, r3, #8
 800894c:	b29b      	uxth	r3, r3
 800894e:	4313      	orrs	r3, r2
 8008950:	b29a      	uxth	r2, r3
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	809a      	strh	r2, [r3, #4]
      break;
 8008956:	bf00      	nop
  }

  return error;
 8008958:	7dfb      	ldrb	r3, [r7, #23]
}
 800895a:	4618      	mov	r0, r3
 800895c:	3718      	adds	r7, #24
 800895e:	46bd      	mov	sp, r7
 8008960:	bd80      	pop	{r7, pc}

08008962 <USBH_MSC_SCSI_Inquiry>:
  * @param  capacity: pointer to the inquiry structure
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_Inquiry(USBH_HandleTypeDef *phost, uint8_t lun,
                                         SCSI_StdInquiryDataTypeDef *inquiry)
{
 8008962:	b580      	push	{r7, lr}
 8008964:	b086      	sub	sp, #24
 8008966:	af00      	add	r7, sp, #0
 8008968:	60f8      	str	r0, [r7, #12]
 800896a:	460b      	mov	r3, r1
 800896c:	607a      	str	r2, [r7, #4]
 800896e:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef error = USBH_FAIL;
 8008970:	2302      	movs	r3, #2
 8008972:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800897a:	69db      	ldr	r3, [r3, #28]
 800897c:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800897e:	693b      	ldr	r3, [r7, #16]
 8008980:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 8008984:	2b01      	cmp	r3, #1
 8008986:	d002      	beq.n	800898e <USBH_MSC_SCSI_Inquiry+0x2c>
 8008988:	2b02      	cmp	r3, #2
 800898a:	d03d      	beq.n	8008a08 <USBH_MSC_SCSI_Inquiry+0xa6>
        (void)USBH_memcpy(inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
      }
      break;

    default:
      break;
 800898c:	e089      	b.n	8008aa2 <USBH_MSC_SCSI_Inquiry+0x140>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_INQUIRY;
 800898e:	693b      	ldr	r3, [r7, #16]
 8008990:	2224      	movs	r2, #36	@ 0x24
 8008992:	65da      	str	r2, [r3, #92]	@ 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 8008994:	693b      	ldr	r3, [r7, #16]
 8008996:	2280      	movs	r2, #128	@ 0x80
 8008998:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800899c:	693b      	ldr	r3, [r7, #16]
 800899e:	220a      	movs	r2, #10
 80089a0:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_LENGTH);
 80089a4:	693b      	ldr	r3, [r7, #16]
 80089a6:	3363      	adds	r3, #99	@ 0x63
 80089a8:	220a      	movs	r2, #10
 80089aa:	2100      	movs	r1, #0
 80089ac:	4618      	mov	r0, r3
 80089ae:	f007 fc1f 	bl	80101f0 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_INQUIRY;
 80089b2:	693b      	ldr	r3, [r7, #16]
 80089b4:	2212      	movs	r2, #18
 80089b6:	f883 2063 	strb.w	r2, [r3, #99]	@ 0x63
      MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 80089ba:	7afb      	ldrb	r3, [r7, #11]
 80089bc:	015b      	lsls	r3, r3, #5
 80089be:	b2da      	uxtb	r2, r3
 80089c0:	693b      	ldr	r3, [r7, #16]
 80089c2:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
      MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 80089c6:	693b      	ldr	r3, [r7, #16]
 80089c8:	2200      	movs	r2, #0
 80089ca:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 80089ce:	693b      	ldr	r3, [r7, #16]
 80089d0:	2200      	movs	r2, #0
 80089d2:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = 0x24U;
 80089d6:	693b      	ldr	r3, [r7, #16]
 80089d8:	2224      	movs	r2, #36	@ 0x24
 80089da:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 80089de:	693b      	ldr	r3, [r7, #16]
 80089e0:	2200      	movs	r2, #0
 80089e2:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 80089e6:	693b      	ldr	r3, [r7, #16]
 80089e8:	2201      	movs	r2, #1
 80089ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 80089ee:	693b      	ldr	r3, [r7, #16]
 80089f0:	2202      	movs	r2, #2
 80089f2:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 80089f6:	693b      	ldr	r3, [r7, #16]
 80089f8:	f103 0210 	add.w	r2, r3, #16
 80089fc:	693b      	ldr	r3, [r7, #16]
 80089fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      error = USBH_BUSY;
 8008a02:	2301      	movs	r3, #1
 8008a04:	75fb      	strb	r3, [r7, #23]
      break;
 8008a06:	e04c      	b.n	8008aa2 <USBH_MSC_SCSI_Inquiry+0x140>
      error = USBH_MSC_BOT_Process(phost, lun);
 8008a08:	7afb      	ldrb	r3, [r7, #11]
 8008a0a:	4619      	mov	r1, r3
 8008a0c:	68f8      	ldr	r0, [r7, #12]
 8008a0e:	f7ff fcad 	bl	800836c <USBH_MSC_BOT_Process>
 8008a12:	4603      	mov	r3, r0
 8008a14:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 8008a16:	7dfb      	ldrb	r3, [r7, #23]
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d141      	bne.n	8008aa0 <USBH_MSC_SCSI_Inquiry+0x13e>
        (void)USBH_memset(inquiry, 0, sizeof(SCSI_StdInquiryDataTypeDef));
 8008a1c:	2222      	movs	r2, #34	@ 0x22
 8008a1e:	2100      	movs	r1, #0
 8008a20:	6878      	ldr	r0, [r7, #4]
 8008a22:	f007 fbe5 	bl	80101f0 <memset>
        inquiry->DeviceType = MSC_Handle->hbot.pbuf[0] & 0x1FU;
 8008a26:	693b      	ldr	r3, [r7, #16]
 8008a28:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008a2c:	781b      	ldrb	r3, [r3, #0]
 8008a2e:	f003 031f 	and.w	r3, r3, #31
 8008a32:	b2da      	uxtb	r2, r3
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	705a      	strb	r2, [r3, #1]
        inquiry->PeripheralQualifier = MSC_Handle->hbot.pbuf[0] >> 5U;
 8008a38:	693b      	ldr	r3, [r7, #16]
 8008a3a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008a3e:	781b      	ldrb	r3, [r3, #0]
 8008a40:	095b      	lsrs	r3, r3, #5
 8008a42:	b2da      	uxtb	r2, r3
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	701a      	strb	r2, [r3, #0]
        if (((uint32_t)MSC_Handle->hbot.pbuf[1] & 0x80U) == 0x80U)
 8008a48:	693b      	ldr	r3, [r7, #16]
 8008a4a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008a4e:	3301      	adds	r3, #1
 8008a50:	781b      	ldrb	r3, [r3, #0]
 8008a52:	b25b      	sxtb	r3, r3
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	da03      	bge.n	8008a60 <USBH_MSC_SCSI_Inquiry+0xfe>
          inquiry->RemovableMedia = 1U;
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	2201      	movs	r2, #1
 8008a5c:	709a      	strb	r2, [r3, #2]
 8008a5e:	e002      	b.n	8008a66 <USBH_MSC_SCSI_Inquiry+0x104>
          inquiry->RemovableMedia = 0U;
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	2200      	movs	r2, #0
 8008a64:	709a      	strb	r2, [r3, #2]
        (void)USBH_memcpy(inquiry->vendor_id, &MSC_Handle->hbot.pbuf[8], 8U);
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	1cd8      	adds	r0, r3, #3
 8008a6a:	693b      	ldr	r3, [r7, #16]
 8008a6c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008a70:	3308      	adds	r3, #8
 8008a72:	2208      	movs	r2, #8
 8008a74:	4619      	mov	r1, r3
 8008a76:	f007 fbff 	bl	8010278 <memcpy>
        (void)USBH_memcpy(inquiry->product_id, &MSC_Handle->hbot.pbuf[16], 16U);
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	f103 000c 	add.w	r0, r3, #12
 8008a80:	693b      	ldr	r3, [r7, #16]
 8008a82:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008a86:	3310      	adds	r3, #16
 8008a88:	2210      	movs	r2, #16
 8008a8a:	4619      	mov	r1, r3
 8008a8c:	f007 fbf4 	bl	8010278 <memcpy>
        (void)USBH_memcpy(inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	331d      	adds	r3, #29
 8008a94:	693a      	ldr	r2, [r7, #16]
 8008a96:	f8d2 208c 	ldr.w	r2, [r2, #140]	@ 0x8c
 8008a9a:	3220      	adds	r2, #32
 8008a9c:	6812      	ldr	r2, [r2, #0]
 8008a9e:	601a      	str	r2, [r3, #0]
      break;
 8008aa0:	bf00      	nop
  }

  return error;
 8008aa2:	7dfb      	ldrb	r3, [r7, #23]
}
 8008aa4:	4618      	mov	r0, r3
 8008aa6:	3718      	adds	r7, #24
 8008aa8:	46bd      	mov	sp, r7
 8008aaa:	bd80      	pop	{r7, pc}

08008aac <USBH_MSC_SCSI_RequestSense>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_RequestSense(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_SenseTypeDef *sense_data)
{
 8008aac:	b580      	push	{r7, lr}
 8008aae:	b086      	sub	sp, #24
 8008ab0:	af00      	add	r7, sp, #0
 8008ab2:	60f8      	str	r0, [r7, #12]
 8008ab4:	460b      	mov	r3, r1
 8008ab6:	607a      	str	r2, [r7, #4]
 8008ab8:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL;
 8008aba:	2302      	movs	r3, #2
 8008abc:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008ac4:	69db      	ldr	r3, [r3, #28]
 8008ac6:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 8008ac8:	693b      	ldr	r3, [r7, #16]
 8008aca:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 8008ace:	2b01      	cmp	r3, #1
 8008ad0:	d002      	beq.n	8008ad8 <USBH_MSC_SCSI_RequestSense+0x2c>
 8008ad2:	2b02      	cmp	r3, #2
 8008ad4:	d03d      	beq.n	8008b52 <USBH_MSC_SCSI_RequestSense+0xa6>
        sense_data->ascq = MSC_Handle->hbot.pbuf[13];
      }
      break;

    default:
      break;
 8008ad6:	e05d      	b.n	8008b94 <USBH_MSC_SCSI_RequestSense+0xe8>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_REQUEST_SENSE;
 8008ad8:	693b      	ldr	r3, [r7, #16]
 8008ada:	220e      	movs	r2, #14
 8008adc:	65da      	str	r2, [r3, #92]	@ 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 8008ade:	693b      	ldr	r3, [r7, #16]
 8008ae0:	2280      	movs	r2, #128	@ 0x80
 8008ae2:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8008ae6:	693b      	ldr	r3, [r7, #16]
 8008ae8:	220a      	movs	r2, #10
 8008aea:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 8008aee:	693b      	ldr	r3, [r7, #16]
 8008af0:	3363      	adds	r3, #99	@ 0x63
 8008af2:	2210      	movs	r2, #16
 8008af4:	2100      	movs	r1, #0
 8008af6:	4618      	mov	r0, r3
 8008af8:	f007 fb7a 	bl	80101f0 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_REQUEST_SENSE;
 8008afc:	693b      	ldr	r3, [r7, #16]
 8008afe:	2203      	movs	r2, #3
 8008b00:	f883 2063 	strb.w	r2, [r3, #99]	@ 0x63
      MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 8008b04:	7afb      	ldrb	r3, [r7, #11]
 8008b06:	015b      	lsls	r3, r3, #5
 8008b08:	b2da      	uxtb	r2, r3
 8008b0a:	693b      	ldr	r3, [r7, #16]
 8008b0c:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
      MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 8008b10:	693b      	ldr	r3, [r7, #16]
 8008b12:	2200      	movs	r2, #0
 8008b14:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 8008b18:	693b      	ldr	r3, [r7, #16]
 8008b1a:	2200      	movs	r2, #0
 8008b1c:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = DATA_LEN_REQUEST_SENSE;
 8008b20:	693b      	ldr	r3, [r7, #16]
 8008b22:	220e      	movs	r2, #14
 8008b24:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 8008b28:	693b      	ldr	r3, [r7, #16]
 8008b2a:	2200      	movs	r2, #0
 8008b2c:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 8008b30:	693b      	ldr	r3, [r7, #16]
 8008b32:	2201      	movs	r2, #1
 8008b34:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8008b38:	693b      	ldr	r3, [r7, #16]
 8008b3a:	2202      	movs	r2, #2
 8008b3c:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 8008b40:	693b      	ldr	r3, [r7, #16]
 8008b42:	f103 0210 	add.w	r2, r3, #16
 8008b46:	693b      	ldr	r3, [r7, #16]
 8008b48:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      error = USBH_BUSY;
 8008b4c:	2301      	movs	r3, #1
 8008b4e:	75fb      	strb	r3, [r7, #23]
      break;
 8008b50:	e020      	b.n	8008b94 <USBH_MSC_SCSI_RequestSense+0xe8>
      error = USBH_MSC_BOT_Process(phost, lun);
 8008b52:	7afb      	ldrb	r3, [r7, #11]
 8008b54:	4619      	mov	r1, r3
 8008b56:	68f8      	ldr	r0, [r7, #12]
 8008b58:	f7ff fc08 	bl	800836c <USBH_MSC_BOT_Process>
 8008b5c:	4603      	mov	r3, r0
 8008b5e:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 8008b60:	7dfb      	ldrb	r3, [r7, #23]
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d115      	bne.n	8008b92 <USBH_MSC_SCSI_RequestSense+0xe6>
        sense_data->key  = MSC_Handle->hbot.pbuf[2] & 0x0FU;
 8008b66:	693b      	ldr	r3, [r7, #16]
 8008b68:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008b6c:	3302      	adds	r3, #2
 8008b6e:	781b      	ldrb	r3, [r3, #0]
 8008b70:	f003 030f 	and.w	r3, r3, #15
 8008b74:	b2da      	uxtb	r2, r3
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	701a      	strb	r2, [r3, #0]
        sense_data->asc  = MSC_Handle->hbot.pbuf[12];
 8008b7a:	693b      	ldr	r3, [r7, #16]
 8008b7c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008b80:	7b1a      	ldrb	r2, [r3, #12]
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	705a      	strb	r2, [r3, #1]
        sense_data->ascq = MSC_Handle->hbot.pbuf[13];
 8008b86:	693b      	ldr	r3, [r7, #16]
 8008b88:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008b8c:	7b5a      	ldrb	r2, [r3, #13]
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	709a      	strb	r2, [r3, #2]
      break;
 8008b92:	bf00      	nop
  }

  return error;
 8008b94:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b96:	4618      	mov	r0, r3
 8008b98:	3718      	adds	r7, #24
 8008b9a:	46bd      	mov	sp, r7
 8008b9c:	bd80      	pop	{r7, pc}

08008b9e <USBH_MSC_SCSI_Write>:
USBH_StatusTypeDef USBH_MSC_SCSI_Write(USBH_HandleTypeDef *phost,
                                       uint8_t lun,
                                       uint32_t address,
                                       uint8_t *pbuf,
                                       uint32_t length)
{
 8008b9e:	b580      	push	{r7, lr}
 8008ba0:	b086      	sub	sp, #24
 8008ba2:	af00      	add	r7, sp, #0
 8008ba4:	60f8      	str	r0, [r7, #12]
 8008ba6:	607a      	str	r2, [r7, #4]
 8008ba8:	603b      	str	r3, [r7, #0]
 8008baa:	460b      	mov	r3, r1
 8008bac:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL;
 8008bae:	2302      	movs	r3, #2
 8008bb0:	75fb      	strb	r3, [r7, #23]

  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008bb8:	69db      	ldr	r3, [r3, #28]
 8008bba:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 8008bbc:	693b      	ldr	r3, [r7, #16]
 8008bbe:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 8008bc2:	2b01      	cmp	r3, #1
 8008bc4:	d002      	beq.n	8008bcc <USBH_MSC_SCSI_Write+0x2e>
 8008bc6:	2b02      	cmp	r3, #2
 8008bc8:	d047      	beq.n	8008c5a <USBH_MSC_SCSI_Write+0xbc>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 8008bca:	e04e      	b.n	8008c6a <USBH_MSC_SCSI_Write+0xcc>
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 8008bcc:	693b      	ldr	r3, [r7, #16]
 8008bce:	f8b3 3098 	ldrh.w	r3, [r3, #152]	@ 0x98
 8008bd2:	461a      	mov	r2, r3
 8008bd4:	6a3b      	ldr	r3, [r7, #32]
 8008bd6:	fb03 f202 	mul.w	r2, r3, r2
 8008bda:	693b      	ldr	r3, [r7, #16]
 8008bdc:	65da      	str	r2, [r3, #92]	@ 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 8008bde:	693b      	ldr	r3, [r7, #16]
 8008be0:	2200      	movs	r2, #0
 8008be2:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8008be6:	693b      	ldr	r3, [r7, #16]
 8008be8:	220a      	movs	r2, #10
 8008bea:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 8008bee:	693b      	ldr	r3, [r7, #16]
 8008bf0:	3363      	adds	r3, #99	@ 0x63
 8008bf2:	2210      	movs	r2, #16
 8008bf4:	2100      	movs	r1, #0
 8008bf6:	4618      	mov	r0, r3
 8008bf8:	f007 fafa 	bl	80101f0 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_WRITE10;
 8008bfc:	693b      	ldr	r3, [r7, #16]
 8008bfe:	222a      	movs	r2, #42	@ 0x2a
 8008c00:	f883 2063 	strb.w	r2, [r3, #99]	@ 0x63
      MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t *)(void *)&address)[3]);
 8008c04:	79fa      	ldrb	r2, [r7, #7]
 8008c06:	693b      	ldr	r3, [r7, #16]
 8008c08:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t *)(void *)&address)[2]);
 8008c0c:	79ba      	ldrb	r2, [r7, #6]
 8008c0e:	693b      	ldr	r3, [r7, #16]
 8008c10:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t *)(void *)&address)[1]);
 8008c14:	797a      	ldrb	r2, [r7, #5]
 8008c16:	693b      	ldr	r3, [r7, #16]
 8008c18:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t *)(void *)&address)[0]);
 8008c1c:	1d3b      	adds	r3, r7, #4
 8008c1e:	781a      	ldrb	r2, [r3, #0]
 8008c20:	693b      	ldr	r3, [r7, #16]
 8008c22:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
      MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]);
 8008c26:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 8008c2a:	693b      	ldr	r3, [r7, #16]
 8008c2c:	f883 206a 	strb.w	r2, [r3, #106]	@ 0x6a
      MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]);
 8008c30:	f107 0320 	add.w	r3, r7, #32
 8008c34:	781a      	ldrb	r2, [r3, #0]
 8008c36:	693b      	ldr	r3, [r7, #16]
 8008c38:	f883 206b 	strb.w	r2, [r3, #107]	@ 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 8008c3c:	693b      	ldr	r3, [r7, #16]
 8008c3e:	2201      	movs	r2, #1
 8008c40:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8008c44:	693b      	ldr	r3, [r7, #16]
 8008c46:	2202      	movs	r2, #2
 8008c48:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 8008c4c:	693b      	ldr	r3, [r7, #16]
 8008c4e:	683a      	ldr	r2, [r7, #0]
 8008c50:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      error = USBH_BUSY;
 8008c54:	2301      	movs	r3, #1
 8008c56:	75fb      	strb	r3, [r7, #23]
      break;
 8008c58:	e007      	b.n	8008c6a <USBH_MSC_SCSI_Write+0xcc>
      error = USBH_MSC_BOT_Process(phost, lun);
 8008c5a:	7afb      	ldrb	r3, [r7, #11]
 8008c5c:	4619      	mov	r1, r3
 8008c5e:	68f8      	ldr	r0, [r7, #12]
 8008c60:	f7ff fb84 	bl	800836c <USBH_MSC_BOT_Process>
 8008c64:	4603      	mov	r3, r0
 8008c66:	75fb      	strb	r3, [r7, #23]
      break;
 8008c68:	bf00      	nop
  }

  return error;
 8008c6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c6c:	4618      	mov	r0, r3
 8008c6e:	3718      	adds	r7, #24
 8008c70:	46bd      	mov	sp, r7
 8008c72:	bd80      	pop	{r7, pc}

08008c74 <USBH_MSC_SCSI_Read>:
USBH_StatusTypeDef USBH_MSC_SCSI_Read(USBH_HandleTypeDef *phost,
                                      uint8_t lun,
                                      uint32_t address,
                                      uint8_t *pbuf,
                                      uint32_t length)
{
 8008c74:	b580      	push	{r7, lr}
 8008c76:	b086      	sub	sp, #24
 8008c78:	af00      	add	r7, sp, #0
 8008c7a:	60f8      	str	r0, [r7, #12]
 8008c7c:	607a      	str	r2, [r7, #4]
 8008c7e:	603b      	str	r3, [r7, #0]
 8008c80:	460b      	mov	r3, r1
 8008c82:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL;
 8008c84:	2302      	movs	r3, #2
 8008c86:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008c8e:	69db      	ldr	r3, [r3, #28]
 8008c90:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 8008c92:	693b      	ldr	r3, [r7, #16]
 8008c94:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 8008c98:	2b01      	cmp	r3, #1
 8008c9a:	d002      	beq.n	8008ca2 <USBH_MSC_SCSI_Read+0x2e>
 8008c9c:	2b02      	cmp	r3, #2
 8008c9e:	d047      	beq.n	8008d30 <USBH_MSC_SCSI_Read+0xbc>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 8008ca0:	e04e      	b.n	8008d40 <USBH_MSC_SCSI_Read+0xcc>
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 8008ca2:	693b      	ldr	r3, [r7, #16]
 8008ca4:	f8b3 3098 	ldrh.w	r3, [r3, #152]	@ 0x98
 8008ca8:	461a      	mov	r2, r3
 8008caa:	6a3b      	ldr	r3, [r7, #32]
 8008cac:	fb03 f202 	mul.w	r2, r3, r2
 8008cb0:	693b      	ldr	r3, [r7, #16]
 8008cb2:	65da      	str	r2, [r3, #92]	@ 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 8008cb4:	693b      	ldr	r3, [r7, #16]
 8008cb6:	2280      	movs	r2, #128	@ 0x80
 8008cb8:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8008cbc:	693b      	ldr	r3, [r7, #16]
 8008cbe:	220a      	movs	r2, #10
 8008cc0:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 8008cc4:	693b      	ldr	r3, [r7, #16]
 8008cc6:	3363      	adds	r3, #99	@ 0x63
 8008cc8:	2210      	movs	r2, #16
 8008cca:	2100      	movs	r1, #0
 8008ccc:	4618      	mov	r0, r3
 8008cce:	f007 fa8f 	bl	80101f0 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ10;
 8008cd2:	693b      	ldr	r3, [r7, #16]
 8008cd4:	2228      	movs	r2, #40	@ 0x28
 8008cd6:	f883 2063 	strb.w	r2, [r3, #99]	@ 0x63
      MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t *)(void *)&address)[3]);
 8008cda:	79fa      	ldrb	r2, [r7, #7]
 8008cdc:	693b      	ldr	r3, [r7, #16]
 8008cde:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t *)(void *)&address)[2]);
 8008ce2:	79ba      	ldrb	r2, [r7, #6]
 8008ce4:	693b      	ldr	r3, [r7, #16]
 8008ce6:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t *)(void *)&address)[1]);
 8008cea:	797a      	ldrb	r2, [r7, #5]
 8008cec:	693b      	ldr	r3, [r7, #16]
 8008cee:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t *)(void *)&address)[0]);
 8008cf2:	1d3b      	adds	r3, r7, #4
 8008cf4:	781a      	ldrb	r2, [r3, #0]
 8008cf6:	693b      	ldr	r3, [r7, #16]
 8008cf8:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
      MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]);
 8008cfc:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 8008d00:	693b      	ldr	r3, [r7, #16]
 8008d02:	f883 206a 	strb.w	r2, [r3, #106]	@ 0x6a
      MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]);
 8008d06:	f107 0320 	add.w	r3, r7, #32
 8008d0a:	781a      	ldrb	r2, [r3, #0]
 8008d0c:	693b      	ldr	r3, [r7, #16]
 8008d0e:	f883 206b 	strb.w	r2, [r3, #107]	@ 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 8008d12:	693b      	ldr	r3, [r7, #16]
 8008d14:	2201      	movs	r2, #1
 8008d16:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8008d1a:	693b      	ldr	r3, [r7, #16]
 8008d1c:	2202      	movs	r2, #2
 8008d1e:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 8008d22:	693b      	ldr	r3, [r7, #16]
 8008d24:	683a      	ldr	r2, [r7, #0]
 8008d26:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      error = USBH_BUSY;
 8008d2a:	2301      	movs	r3, #1
 8008d2c:	75fb      	strb	r3, [r7, #23]
      break;
 8008d2e:	e007      	b.n	8008d40 <USBH_MSC_SCSI_Read+0xcc>
      error = USBH_MSC_BOT_Process(phost, lun);
 8008d30:	7afb      	ldrb	r3, [r7, #11]
 8008d32:	4619      	mov	r1, r3
 8008d34:	68f8      	ldr	r0, [r7, #12]
 8008d36:	f7ff fb19 	bl	800836c <USBH_MSC_BOT_Process>
 8008d3a:	4603      	mov	r3, r0
 8008d3c:	75fb      	strb	r3, [r7, #23]
      break;
 8008d3e:	bf00      	nop
  }

  return error;
 8008d40:	7dfb      	ldrb	r3, [r7, #23]
}
 8008d42:	4618      	mov	r0, r3
 8008d44:	3718      	adds	r7, #24
 8008d46:	46bd      	mov	sp, r7
 8008d48:	bd80      	pop	{r7, pc}

08008d4a <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8008d4a:	b580      	push	{r7, lr}
 8008d4c:	b084      	sub	sp, #16
 8008d4e:	af00      	add	r7, sp, #0
 8008d50:	60f8      	str	r0, [r7, #12]
 8008d52:	60b9      	str	r1, [r7, #8]
 8008d54:	4613      	mov	r3, r2
 8008d56:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d101      	bne.n	8008d62 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8008d5e:	2302      	movs	r3, #2
 8008d60:	e029      	b.n	8008db6 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	79fa      	ldrb	r2, [r7, #7]
 8008d66:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	2200      	movs	r2, #0
 8008d6e:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	2200      	movs	r2, #0
 8008d76:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8008d7a:	68f8      	ldr	r0, [r7, #12]
 8008d7c:	f000 f81f 	bl	8008dbe <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	2200      	movs	r2, #0
 8008d84:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	2200      	movs	r2, #0
 8008d8c:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	2200      	movs	r2, #0
 8008d94:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	2200      	movs	r2, #0
 8008d9c:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8008da0:	68bb      	ldr	r3, [r7, #8]
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d003      	beq.n	8008dae <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	68ba      	ldr	r2, [r7, #8]
 8008daa:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8008dae:	68f8      	ldr	r0, [r7, #12]
 8008db0:	f004 fc6e 	bl	800d690 <USBH_LL_Init>

  return USBH_OK;
 8008db4:	2300      	movs	r3, #0
}
 8008db6:	4618      	mov	r0, r3
 8008db8:	3710      	adds	r7, #16
 8008dba:	46bd      	mov	sp, r7
 8008dbc:	bd80      	pop	{r7, pc}

08008dbe <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8008dbe:	b580      	push	{r7, lr}
 8008dc0:	b084      	sub	sp, #16
 8008dc2:	af00      	add	r7, sp, #0
 8008dc4:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8008dc6:	2300      	movs	r3, #0
 8008dc8:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8008dca:	2300      	movs	r3, #0
 8008dcc:	60fb      	str	r3, [r7, #12]
 8008dce:	e009      	b.n	8008de4 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 8008dd0:	687a      	ldr	r2, [r7, #4]
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	33e0      	adds	r3, #224	@ 0xe0
 8008dd6:	009b      	lsls	r3, r3, #2
 8008dd8:	4413      	add	r3, r2
 8008dda:	2200      	movs	r2, #0
 8008ddc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	3301      	adds	r3, #1
 8008de2:	60fb      	str	r3, [r7, #12]
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	2b0f      	cmp	r3, #15
 8008de8:	d9f2      	bls.n	8008dd0 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8008dea:	2300      	movs	r3, #0
 8008dec:	60fb      	str	r3, [r7, #12]
 8008dee:	e009      	b.n	8008e04 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 8008df0:	687a      	ldr	r2, [r7, #4]
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	4413      	add	r3, r2
 8008df6:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008dfa:	2200      	movs	r2, #0
 8008dfc:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	3301      	adds	r3, #1
 8008e02:	60fb      	str	r3, [r7, #12]
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008e0a:	d3f1      	bcc.n	8008df0 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	2200      	movs	r2, #0
 8008e10:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	2200      	movs	r2, #0
 8008e16:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	2201      	movs	r2, #1
 8008e1c:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	2200      	movs	r2, #0
 8008e22:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	2201      	movs	r2, #1
 8008e2a:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	2240      	movs	r2, #64	@ 0x40
 8008e30:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	2200      	movs	r2, #0
 8008e36:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	2200      	movs	r2, #0
 8008e3c:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	2201      	movs	r2, #1
 8008e44:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	2200      	movs	r2, #0
 8008e54:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	331c      	adds	r3, #28
 8008e5c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008e60:	2100      	movs	r1, #0
 8008e62:	4618      	mov	r0, r3
 8008e64:	f007 f9c4 	bl	80101f0 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008e6e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008e72:	2100      	movs	r1, #0
 8008e74:	4618      	mov	r0, r3
 8008e76:	f007 f9bb 	bl	80101f0 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8008e80:	2212      	movs	r2, #18
 8008e82:	2100      	movs	r1, #0
 8008e84:	4618      	mov	r0, r3
 8008e86:	f007 f9b3 	bl	80101f0 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8008e90:	223e      	movs	r2, #62	@ 0x3e
 8008e92:	2100      	movs	r1, #0
 8008e94:	4618      	mov	r0, r3
 8008e96:	f007 f9ab 	bl	80101f0 <memset>

  return USBH_OK;
 8008e9a:	2300      	movs	r3, #0
}
 8008e9c:	4618      	mov	r0, r3
 8008e9e:	3710      	adds	r7, #16
 8008ea0:	46bd      	mov	sp, r7
 8008ea2:	bd80      	pop	{r7, pc}

08008ea4 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8008ea4:	b480      	push	{r7}
 8008ea6:	b085      	sub	sp, #20
 8008ea8:	af00      	add	r7, sp, #0
 8008eaa:	6078      	str	r0, [r7, #4]
 8008eac:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8008eae:	2300      	movs	r3, #0
 8008eb0:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8008eb2:	683b      	ldr	r3, [r7, #0]
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d016      	beq.n	8008ee6 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d10e      	bne.n	8008ee0 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008ec8:	1c59      	adds	r1, r3, #1
 8008eca:	687a      	ldr	r2, [r7, #4]
 8008ecc:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 8008ed0:	687a      	ldr	r2, [r7, #4]
 8008ed2:	33de      	adds	r3, #222	@ 0xde
 8008ed4:	6839      	ldr	r1, [r7, #0]
 8008ed6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8008eda:	2300      	movs	r3, #0
 8008edc:	73fb      	strb	r3, [r7, #15]
 8008ede:	e004      	b.n	8008eea <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8008ee0:	2302      	movs	r3, #2
 8008ee2:	73fb      	strb	r3, [r7, #15]
 8008ee4:	e001      	b.n	8008eea <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8008ee6:	2302      	movs	r3, #2
 8008ee8:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008eea:	7bfb      	ldrb	r3, [r7, #15]
}
 8008eec:	4618      	mov	r0, r3
 8008eee:	3714      	adds	r7, #20
 8008ef0:	46bd      	mov	sp, r7
 8008ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ef6:	4770      	bx	lr

08008ef8 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8008ef8:	b480      	push	{r7}
 8008efa:	b085      	sub	sp, #20
 8008efc:	af00      	add	r7, sp, #0
 8008efe:	6078      	str	r0, [r7, #4]
 8008f00:	460b      	mov	r3, r1
 8008f02:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8008f04:	2300      	movs	r3, #0
 8008f06:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8008f0e:	78fa      	ldrb	r2, [r7, #3]
 8008f10:	429a      	cmp	r2, r3
 8008f12:	d204      	bcs.n	8008f1e <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	78fa      	ldrb	r2, [r7, #3]
 8008f18:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 8008f1c:	e001      	b.n	8008f22 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8008f1e:	2302      	movs	r3, #2
 8008f20:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008f22:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f24:	4618      	mov	r0, r3
 8008f26:	3714      	adds	r7, #20
 8008f28:	46bd      	mov	sp, r7
 8008f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f2e:	4770      	bx	lr

08008f30 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8008f30:	b480      	push	{r7}
 8008f32:	b087      	sub	sp, #28
 8008f34:	af00      	add	r7, sp, #0
 8008f36:	6078      	str	r0, [r7, #4]
 8008f38:	4608      	mov	r0, r1
 8008f3a:	4611      	mov	r1, r2
 8008f3c:	461a      	mov	r2, r3
 8008f3e:	4603      	mov	r3, r0
 8008f40:	70fb      	strb	r3, [r7, #3]
 8008f42:	460b      	mov	r3, r1
 8008f44:	70bb      	strb	r3, [r7, #2]
 8008f46:	4613      	mov	r3, r2
 8008f48:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8008f4a:	2300      	movs	r3, #0
 8008f4c:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8008f4e:	2300      	movs	r3, #0
 8008f50:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8008f58:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008f5a:	e025      	b.n	8008fa8 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8008f5c:	7dfb      	ldrb	r3, [r7, #23]
 8008f5e:	221a      	movs	r2, #26
 8008f60:	fb02 f303 	mul.w	r3, r2, r3
 8008f64:	3308      	adds	r3, #8
 8008f66:	68fa      	ldr	r2, [r7, #12]
 8008f68:	4413      	add	r3, r2
 8008f6a:	3302      	adds	r3, #2
 8008f6c:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8008f6e:	693b      	ldr	r3, [r7, #16]
 8008f70:	795b      	ldrb	r3, [r3, #5]
 8008f72:	78fa      	ldrb	r2, [r7, #3]
 8008f74:	429a      	cmp	r2, r3
 8008f76:	d002      	beq.n	8008f7e <USBH_FindInterface+0x4e>
 8008f78:	78fb      	ldrb	r3, [r7, #3]
 8008f7a:	2bff      	cmp	r3, #255	@ 0xff
 8008f7c:	d111      	bne.n	8008fa2 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008f7e:	693b      	ldr	r3, [r7, #16]
 8008f80:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8008f82:	78ba      	ldrb	r2, [r7, #2]
 8008f84:	429a      	cmp	r2, r3
 8008f86:	d002      	beq.n	8008f8e <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008f88:	78bb      	ldrb	r3, [r7, #2]
 8008f8a:	2bff      	cmp	r3, #255	@ 0xff
 8008f8c:	d109      	bne.n	8008fa2 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8008f8e:	693b      	ldr	r3, [r7, #16]
 8008f90:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008f92:	787a      	ldrb	r2, [r7, #1]
 8008f94:	429a      	cmp	r2, r3
 8008f96:	d002      	beq.n	8008f9e <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8008f98:	787b      	ldrb	r3, [r7, #1]
 8008f9a:	2bff      	cmp	r3, #255	@ 0xff
 8008f9c:	d101      	bne.n	8008fa2 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8008f9e:	7dfb      	ldrb	r3, [r7, #23]
 8008fa0:	e006      	b.n	8008fb0 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8008fa2:	7dfb      	ldrb	r3, [r7, #23]
 8008fa4:	3301      	adds	r3, #1
 8008fa6:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008fa8:	7dfb      	ldrb	r3, [r7, #23]
 8008faa:	2b01      	cmp	r3, #1
 8008fac:	d9d6      	bls.n	8008f5c <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8008fae:	23ff      	movs	r3, #255	@ 0xff
}
 8008fb0:	4618      	mov	r0, r3
 8008fb2:	371c      	adds	r7, #28
 8008fb4:	46bd      	mov	sp, r7
 8008fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fba:	4770      	bx	lr

08008fbc <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8008fbc:	b580      	push	{r7, lr}
 8008fbe:	b082      	sub	sp, #8
 8008fc0:	af00      	add	r7, sp, #0
 8008fc2:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8008fc4:	6878      	ldr	r0, [r7, #4]
 8008fc6:	f004 fb9f 	bl	800d708 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8008fca:	2101      	movs	r1, #1
 8008fcc:	6878      	ldr	r0, [r7, #4]
 8008fce:	f004 fcb8 	bl	800d942 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8008fd2:	2300      	movs	r3, #0
}
 8008fd4:	4618      	mov	r0, r3
 8008fd6:	3708      	adds	r7, #8
 8008fd8:	46bd      	mov	sp, r7
 8008fda:	bd80      	pop	{r7, pc}

08008fdc <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8008fdc:	b580      	push	{r7, lr}
 8008fde:	b088      	sub	sp, #32
 8008fe0:	af04      	add	r7, sp, #16
 8008fe2:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8008fe4:	2302      	movs	r3, #2
 8008fe6:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8008fe8:	2300      	movs	r3, #0
 8008fea:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8008ff2:	b2db      	uxtb	r3, r3
 8008ff4:	2b01      	cmp	r3, #1
 8008ff6:	d102      	bne.n	8008ffe <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	2203      	movs	r2, #3
 8008ffc:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	781b      	ldrb	r3, [r3, #0]
 8009002:	b2db      	uxtb	r3, r3
 8009004:	2b0b      	cmp	r3, #11
 8009006:	f200 81bb 	bhi.w	8009380 <USBH_Process+0x3a4>
 800900a:	a201      	add	r2, pc, #4	@ (adr r2, 8009010 <USBH_Process+0x34>)
 800900c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009010:	08009041 	.word	0x08009041
 8009014:	08009073 	.word	0x08009073
 8009018:	080090db 	.word	0x080090db
 800901c:	0800931b 	.word	0x0800931b
 8009020:	08009381 	.word	0x08009381
 8009024:	0800917b 	.word	0x0800917b
 8009028:	080092c1 	.word	0x080092c1
 800902c:	080091b1 	.word	0x080091b1
 8009030:	080091d1 	.word	0x080091d1
 8009034:	080091ef 	.word	0x080091ef
 8009038:	08009233 	.word	0x08009233
 800903c:	08009303 	.word	0x08009303
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8009046:	b2db      	uxtb	r3, r3
 8009048:	2b00      	cmp	r3, #0
 800904a:	f000 819b 	beq.w	8009384 <USBH_Process+0x3a8>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	2201      	movs	r2, #1
 8009052:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8009054:	20c8      	movs	r0, #200	@ 0xc8
 8009056:	f004 fce8 	bl	800da2a <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800905a:	6878      	ldr	r0, [r7, #4]
 800905c:	f004 fbb1 	bl	800d7c2 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	2200      	movs	r2, #0
 8009064:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	2200      	movs	r2, #0
 800906c:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8009070:	e188      	b.n	8009384 <USBH_Process+0x3a8>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8009078:	2b01      	cmp	r3, #1
 800907a:	d107      	bne.n	800908c <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	2200      	movs	r2, #0
 8009080:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	2202      	movs	r2, #2
 8009088:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800908a:	e18a      	b.n	80093a2 <USBH_Process+0x3c6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8009092:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009096:	d914      	bls.n	80090c2 <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800909e:	3301      	adds	r3, #1
 80090a0:	b2da      	uxtb	r2, r3
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 80090ae:	2b03      	cmp	r3, #3
 80090b0:	d903      	bls.n	80090ba <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	220d      	movs	r2, #13
 80090b6:	701a      	strb	r2, [r3, #0]
      break;
 80090b8:	e173      	b.n	80093a2 <USBH_Process+0x3c6>
            phost->gState = HOST_IDLE;
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	2200      	movs	r2, #0
 80090be:	701a      	strb	r2, [r3, #0]
      break;
 80090c0:	e16f      	b.n	80093a2 <USBH_Process+0x3c6>
          phost->Timeout += 10U;
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 80090c8:	f103 020a 	add.w	r2, r3, #10
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 80090d2:	200a      	movs	r0, #10
 80090d4:	f004 fca9 	bl	800da2a <USBH_Delay>
      break;
 80090d8:	e163      	b.n	80093a2 <USBH_Process+0x3c6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d005      	beq.n	80090f0 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80090ea:	2104      	movs	r1, #4
 80090ec:	6878      	ldr	r0, [r7, #4]
 80090ee:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 80090f0:	2064      	movs	r0, #100	@ 0x64
 80090f2:	f004 fc9a 	bl	800da2a <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 80090f6:	6878      	ldr	r0, [r7, #4]
 80090f8:	f004 fb3c 	bl	800d774 <USBH_LL_GetSpeed>
 80090fc:	4603      	mov	r3, r0
 80090fe:	461a      	mov	r2, r3
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

      phost->gState = HOST_ENUMERATION;
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	2205      	movs	r2, #5
 800910a:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800910c:	2100      	movs	r1, #0
 800910e:	6878      	ldr	r0, [r7, #4]
 8009110:	f001 fa9b 	bl	800a64a <USBH_AllocPipe>
 8009114:	4603      	mov	r3, r0
 8009116:	461a      	mov	r2, r3
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800911c:	2180      	movs	r1, #128	@ 0x80
 800911e:	6878      	ldr	r0, [r7, #4]
 8009120:	f001 fa93 	bl	800a64a <USBH_AllocPipe>
 8009124:	4603      	mov	r3, r0
 8009126:	461a      	mov	r2, r3
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	7919      	ldrb	r1, [r3, #4]
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800913c:	687a      	ldr	r2, [r7, #4]
 800913e:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8009140:	9202      	str	r2, [sp, #8]
 8009142:	2200      	movs	r2, #0
 8009144:	9201      	str	r2, [sp, #4]
 8009146:	9300      	str	r3, [sp, #0]
 8009148:	4603      	mov	r3, r0
 800914a:	2280      	movs	r2, #128	@ 0x80
 800914c:	6878      	ldr	r0, [r7, #4]
 800914e:	f001 fa4d 	bl	800a5ec <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	7959      	ldrb	r1, [r3, #5]
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8009162:	687a      	ldr	r2, [r7, #4]
 8009164:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8009166:	9202      	str	r2, [sp, #8]
 8009168:	2200      	movs	r2, #0
 800916a:	9201      	str	r2, [sp, #4]
 800916c:	9300      	str	r3, [sp, #0]
 800916e:	4603      	mov	r3, r0
 8009170:	2200      	movs	r2, #0
 8009172:	6878      	ldr	r0, [r7, #4]
 8009174:	f001 fa3a 	bl	800a5ec <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009178:	e113      	b.n	80093a2 <USBH_Process+0x3c6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800917a:	6878      	ldr	r0, [r7, #4]
 800917c:	f000 f916 	bl	80093ac <USBH_HandleEnum>
 8009180:	4603      	mov	r3, r0
 8009182:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8009184:	7bbb      	ldrb	r3, [r7, #14]
 8009186:	b2db      	uxtb	r3, r3
 8009188:	2b00      	cmp	r3, #0
 800918a:	f040 80fd 	bne.w	8009388 <USBH_Process+0x3ac>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	2200      	movs	r2, #0
 8009192:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 800919c:	2b01      	cmp	r3, #1
 800919e:	d103      	bne.n	80091a8 <USBH_Process+0x1cc>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	2208      	movs	r2, #8
 80091a4:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 80091a6:	e0ef      	b.n	8009388 <USBH_Process+0x3ac>
          phost->gState = HOST_INPUT;
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	2207      	movs	r2, #7
 80091ac:	701a      	strb	r2, [r3, #0]
      break;
 80091ae:	e0eb      	b.n	8009388 <USBH_Process+0x3ac>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	f000 80e8 	beq.w	800938c <USBH_Process+0x3b0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80091c2:	2101      	movs	r1, #1
 80091c4:	6878      	ldr	r0, [r7, #4]
 80091c6:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	2208      	movs	r2, #8
 80091cc:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 80091ce:	e0dd      	b.n	800938c <USBH_Process+0x3b0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 80091d6:	4619      	mov	r1, r3
 80091d8:	6878      	ldr	r0, [r7, #4]
 80091da:	f000 fc3a 	bl	8009a52 <USBH_SetCfg>
 80091de:	4603      	mov	r3, r0
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	f040 80d5 	bne.w	8009390 <USBH_Process+0x3b4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	2209      	movs	r2, #9
 80091ea:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80091ec:	e0d0      	b.n	8009390 <USBH_Process+0x3b4>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 80091f4:	f003 0320 	and.w	r3, r3, #32
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d016      	beq.n	800922a <USBH_Process+0x24e>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 80091fc:	2101      	movs	r1, #1
 80091fe:	6878      	ldr	r0, [r7, #4]
 8009200:	f000 fc4a 	bl	8009a98 <USBH_SetFeature>
 8009204:	4603      	mov	r3, r0
 8009206:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8009208:	7bbb      	ldrb	r3, [r7, #14]
 800920a:	b2db      	uxtb	r3, r3
 800920c:	2b00      	cmp	r3, #0
 800920e:	d103      	bne.n	8009218 <USBH_Process+0x23c>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	220a      	movs	r2, #10
 8009214:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009216:	e0bd      	b.n	8009394 <USBH_Process+0x3b8>
        else if (status == USBH_NOT_SUPPORTED)
 8009218:	7bbb      	ldrb	r3, [r7, #14]
 800921a:	b2db      	uxtb	r3, r3
 800921c:	2b03      	cmp	r3, #3
 800921e:	f040 80b9 	bne.w	8009394 <USBH_Process+0x3b8>
          phost->gState = HOST_CHECK_CLASS;
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	220a      	movs	r2, #10
 8009226:	701a      	strb	r2, [r3, #0]
      break;
 8009228:	e0b4      	b.n	8009394 <USBH_Process+0x3b8>
        phost->gState = HOST_CHECK_CLASS;
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	220a      	movs	r2, #10
 800922e:	701a      	strb	r2, [r3, #0]
      break;
 8009230:	e0b0      	b.n	8009394 <USBH_Process+0x3b8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8009238:	2b00      	cmp	r3, #0
 800923a:	f000 80ad 	beq.w	8009398 <USBH_Process+0x3bc>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	2200      	movs	r2, #0
 8009242:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8009246:	2300      	movs	r3, #0
 8009248:	73fb      	strb	r3, [r7, #15]
 800924a:	e016      	b.n	800927a <USBH_Process+0x29e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800924c:	7bfa      	ldrb	r2, [r7, #15]
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	32de      	adds	r2, #222	@ 0xde
 8009252:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009256:	791a      	ldrb	r2, [r3, #4]
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 800925e:	429a      	cmp	r2, r3
 8009260:	d108      	bne.n	8009274 <USBH_Process+0x298>
          {
            phost->pActiveClass = phost->pClass[idx];
 8009262:	7bfa      	ldrb	r2, [r7, #15]
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	32de      	adds	r2, #222	@ 0xde
 8009268:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 8009272:	e005      	b.n	8009280 <USBH_Process+0x2a4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8009274:	7bfb      	ldrb	r3, [r7, #15]
 8009276:	3301      	adds	r3, #1
 8009278:	73fb      	strb	r3, [r7, #15]
 800927a:	7bfb      	ldrb	r3, [r7, #15]
 800927c:	2b00      	cmp	r3, #0
 800927e:	d0e5      	beq.n	800924c <USBH_Process+0x270>
          }
        }

        if (phost->pActiveClass != NULL)
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009286:	2b00      	cmp	r3, #0
 8009288:	d016      	beq.n	80092b8 <USBH_Process+0x2dc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009290:	689b      	ldr	r3, [r3, #8]
 8009292:	6878      	ldr	r0, [r7, #4]
 8009294:	4798      	blx	r3
 8009296:	4603      	mov	r3, r0
 8009298:	2b00      	cmp	r3, #0
 800929a:	d109      	bne.n	80092b0 <USBH_Process+0x2d4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	2206      	movs	r2, #6
 80092a0:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80092a8:	2103      	movs	r1, #3
 80092aa:	6878      	ldr	r0, [r7, #4]
 80092ac:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80092ae:	e073      	b.n	8009398 <USBH_Process+0x3bc>
            phost->gState = HOST_ABORT_STATE;
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	220d      	movs	r2, #13
 80092b4:	701a      	strb	r2, [r3, #0]
      break;
 80092b6:	e06f      	b.n	8009398 <USBH_Process+0x3bc>
          phost->gState = HOST_ABORT_STATE;
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	220d      	movs	r2, #13
 80092bc:	701a      	strb	r2, [r3, #0]
      break;
 80092be:	e06b      	b.n	8009398 <USBH_Process+0x3bc>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d017      	beq.n	80092fa <USBH_Process+0x31e>
      {
        status = phost->pActiveClass->Requests(phost);
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80092d0:	691b      	ldr	r3, [r3, #16]
 80092d2:	6878      	ldr	r0, [r7, #4]
 80092d4:	4798      	blx	r3
 80092d6:	4603      	mov	r3, r0
 80092d8:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80092da:	7bbb      	ldrb	r3, [r7, #14]
 80092dc:	b2db      	uxtb	r3, r3
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d103      	bne.n	80092ea <USBH_Process+0x30e>
        {
          phost->gState = HOST_CLASS;
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	220b      	movs	r2, #11
 80092e6:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80092e8:	e058      	b.n	800939c <USBH_Process+0x3c0>
        else if (status == USBH_FAIL)
 80092ea:	7bbb      	ldrb	r3, [r7, #14]
 80092ec:	b2db      	uxtb	r3, r3
 80092ee:	2b02      	cmp	r3, #2
 80092f0:	d154      	bne.n	800939c <USBH_Process+0x3c0>
          phost->gState = HOST_ABORT_STATE;
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	220d      	movs	r2, #13
 80092f6:	701a      	strb	r2, [r3, #0]
      break;
 80092f8:	e050      	b.n	800939c <USBH_Process+0x3c0>
        phost->gState = HOST_ABORT_STATE;
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	220d      	movs	r2, #13
 80092fe:	701a      	strb	r2, [r3, #0]
      break;
 8009300:	e04c      	b.n	800939c <USBH_Process+0x3c0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009308:	2b00      	cmp	r3, #0
 800930a:	d049      	beq.n	80093a0 <USBH_Process+0x3c4>
      {
        phost->pActiveClass->BgndProcess(phost);
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009312:	695b      	ldr	r3, [r3, #20]
 8009314:	6878      	ldr	r0, [r7, #4]
 8009316:	4798      	blx	r3
      }
      break;
 8009318:	e042      	b.n	80093a0 <USBH_Process+0x3c4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	2200      	movs	r2, #0
 800931e:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 8009322:	6878      	ldr	r0, [r7, #4]
 8009324:	f7ff fd4b 	bl	8008dbe <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800932e:	2b00      	cmp	r3, #0
 8009330:	d009      	beq.n	8009346 <USBH_Process+0x36a>
      {
        phost->pActiveClass->DeInit(phost);
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009338:	68db      	ldr	r3, [r3, #12]
 800933a:	6878      	ldr	r0, [r7, #4]
 800933c:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	2200      	movs	r2, #0
 8009342:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800934c:	2b00      	cmp	r3, #0
 800934e:	d005      	beq.n	800935c <USBH_Process+0x380>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009356:	2105      	movs	r1, #5
 8009358:	6878      	ldr	r0, [r7, #4]
 800935a:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8009362:	b2db      	uxtb	r3, r3
 8009364:	2b01      	cmp	r3, #1
 8009366:	d107      	bne.n	8009378 <USBH_Process+0x39c>
      {
        phost->device.is_ReEnumerated = 0U;
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	2200      	movs	r2, #0
 800936c:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8009370:	6878      	ldr	r0, [r7, #4]
 8009372:	f7ff fe23 	bl	8008fbc <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009376:	e014      	b.n	80093a2 <USBH_Process+0x3c6>
        (void)USBH_LL_Start(phost);
 8009378:	6878      	ldr	r0, [r7, #4]
 800937a:	f004 f9c5 	bl	800d708 <USBH_LL_Start>
      break;
 800937e:	e010      	b.n	80093a2 <USBH_Process+0x3c6>

    case HOST_ABORT_STATE:
    default :
      break;
 8009380:	bf00      	nop
 8009382:	e00e      	b.n	80093a2 <USBH_Process+0x3c6>
      break;
 8009384:	bf00      	nop
 8009386:	e00c      	b.n	80093a2 <USBH_Process+0x3c6>
      break;
 8009388:	bf00      	nop
 800938a:	e00a      	b.n	80093a2 <USBH_Process+0x3c6>
    break;
 800938c:	bf00      	nop
 800938e:	e008      	b.n	80093a2 <USBH_Process+0x3c6>
      break;
 8009390:	bf00      	nop
 8009392:	e006      	b.n	80093a2 <USBH_Process+0x3c6>
      break;
 8009394:	bf00      	nop
 8009396:	e004      	b.n	80093a2 <USBH_Process+0x3c6>
      break;
 8009398:	bf00      	nop
 800939a:	e002      	b.n	80093a2 <USBH_Process+0x3c6>
      break;
 800939c:	bf00      	nop
 800939e:	e000      	b.n	80093a2 <USBH_Process+0x3c6>
      break;
 80093a0:	bf00      	nop
  }
  return USBH_OK;
 80093a2:	2300      	movs	r3, #0
}
 80093a4:	4618      	mov	r0, r3
 80093a6:	3710      	adds	r7, #16
 80093a8:	46bd      	mov	sp, r7
 80093aa:	bd80      	pop	{r7, pc}

080093ac <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 80093ac:	b580      	push	{r7, lr}
 80093ae:	b088      	sub	sp, #32
 80093b0:	af04      	add	r7, sp, #16
 80093b2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 80093b4:	2301      	movs	r3, #1
 80093b6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 80093b8:	2301      	movs	r3, #1
 80093ba:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	785b      	ldrb	r3, [r3, #1]
 80093c0:	2b07      	cmp	r3, #7
 80093c2:	f200 81bd 	bhi.w	8009740 <USBH_HandleEnum+0x394>
 80093c6:	a201      	add	r2, pc, #4	@ (adr r2, 80093cc <USBH_HandleEnum+0x20>)
 80093c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093cc:	080093ed 	.word	0x080093ed
 80093d0:	080094a7 	.word	0x080094a7
 80093d4:	08009511 	.word	0x08009511
 80093d8:	0800959b 	.word	0x0800959b
 80093dc:	08009605 	.word	0x08009605
 80093e0:	08009675 	.word	0x08009675
 80093e4:	080096bb 	.word	0x080096bb
 80093e8:	08009701 	.word	0x08009701
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 80093ec:	2108      	movs	r1, #8
 80093ee:	6878      	ldr	r0, [r7, #4]
 80093f0:	f000 fa4c 	bl	800988c <USBH_Get_DevDesc>
 80093f4:	4603      	mov	r3, r0
 80093f6:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80093f8:	7bbb      	ldrb	r3, [r7, #14]
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d12e      	bne.n	800945c <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	2201      	movs	r2, #1
 800940c:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	7919      	ldrb	r1, [r3, #4]
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800941e:	687a      	ldr	r2, [r7, #4]
 8009420:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8009422:	9202      	str	r2, [sp, #8]
 8009424:	2200      	movs	r2, #0
 8009426:	9201      	str	r2, [sp, #4]
 8009428:	9300      	str	r3, [sp, #0]
 800942a:	4603      	mov	r3, r0
 800942c:	2280      	movs	r2, #128	@ 0x80
 800942e:	6878      	ldr	r0, [r7, #4]
 8009430:	f001 f8dc 	bl	800a5ec <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	7959      	ldrb	r1, [r3, #5]
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009444:	687a      	ldr	r2, [r7, #4]
 8009446:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009448:	9202      	str	r2, [sp, #8]
 800944a:	2200      	movs	r2, #0
 800944c:	9201      	str	r2, [sp, #4]
 800944e:	9300      	str	r3, [sp, #0]
 8009450:	4603      	mov	r3, r0
 8009452:	2200      	movs	r2, #0
 8009454:	6878      	ldr	r0, [r7, #4]
 8009456:	f001 f8c9 	bl	800a5ec <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800945a:	e173      	b.n	8009744 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800945c:	7bbb      	ldrb	r3, [r7, #14]
 800945e:	2b03      	cmp	r3, #3
 8009460:	f040 8170 	bne.w	8009744 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800946a:	3301      	adds	r3, #1
 800946c:	b2da      	uxtb	r2, r3
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800947a:	2b03      	cmp	r3, #3
 800947c:	d903      	bls.n	8009486 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	220d      	movs	r2, #13
 8009482:	701a      	strb	r2, [r3, #0]
      break;
 8009484:	e15e      	b.n	8009744 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	795b      	ldrb	r3, [r3, #5]
 800948a:	4619      	mov	r1, r3
 800948c:	6878      	ldr	r0, [r7, #4]
 800948e:	f001 f8fd 	bl	800a68c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	791b      	ldrb	r3, [r3, #4]
 8009496:	4619      	mov	r1, r3
 8009498:	6878      	ldr	r0, [r7, #4]
 800949a:	f001 f8f7 	bl	800a68c <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	2200      	movs	r2, #0
 80094a2:	701a      	strb	r2, [r3, #0]
      break;
 80094a4:	e14e      	b.n	8009744 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 80094a6:	2112      	movs	r1, #18
 80094a8:	6878      	ldr	r0, [r7, #4]
 80094aa:	f000 f9ef 	bl	800988c <USBH_Get_DevDesc>
 80094ae:	4603      	mov	r3, r0
 80094b0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80094b2:	7bbb      	ldrb	r3, [r7, #14]
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d103      	bne.n	80094c0 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	2202      	movs	r2, #2
 80094bc:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80094be:	e143      	b.n	8009748 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80094c0:	7bbb      	ldrb	r3, [r7, #14]
 80094c2:	2b03      	cmp	r3, #3
 80094c4:	f040 8140 	bne.w	8009748 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80094ce:	3301      	adds	r3, #1
 80094d0:	b2da      	uxtb	r2, r3
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80094de:	2b03      	cmp	r3, #3
 80094e0:	d903      	bls.n	80094ea <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	220d      	movs	r2, #13
 80094e6:	701a      	strb	r2, [r3, #0]
      break;
 80094e8:	e12e      	b.n	8009748 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	795b      	ldrb	r3, [r3, #5]
 80094ee:	4619      	mov	r1, r3
 80094f0:	6878      	ldr	r0, [r7, #4]
 80094f2:	f001 f8cb 	bl	800a68c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	791b      	ldrb	r3, [r3, #4]
 80094fa:	4619      	mov	r1, r3
 80094fc:	6878      	ldr	r0, [r7, #4]
 80094fe:	f001 f8c5 	bl	800a68c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	2200      	movs	r2, #0
 8009506:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	2200      	movs	r2, #0
 800950c:	701a      	strb	r2, [r3, #0]
      break;
 800950e:	e11b      	b.n	8009748 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8009510:	2101      	movs	r1, #1
 8009512:	6878      	ldr	r0, [r7, #4]
 8009514:	f000 fa79 	bl	8009a0a <USBH_SetAddress>
 8009518:	4603      	mov	r3, r0
 800951a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800951c:	7bbb      	ldrb	r3, [r7, #14]
 800951e:	2b00      	cmp	r3, #0
 8009520:	d130      	bne.n	8009584 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 8009522:	2002      	movs	r0, #2
 8009524:	f004 fa81 	bl	800da2a <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	2201      	movs	r2, #1
 800952c:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	2203      	movs	r2, #3
 8009534:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	7919      	ldrb	r1, [r3, #4]
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009546:	687a      	ldr	r2, [r7, #4]
 8009548:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800954a:	9202      	str	r2, [sp, #8]
 800954c:	2200      	movs	r2, #0
 800954e:	9201      	str	r2, [sp, #4]
 8009550:	9300      	str	r3, [sp, #0]
 8009552:	4603      	mov	r3, r0
 8009554:	2280      	movs	r2, #128	@ 0x80
 8009556:	6878      	ldr	r0, [r7, #4]
 8009558:	f001 f848 	bl	800a5ec <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	7959      	ldrb	r1, [r3, #5]
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800956c:	687a      	ldr	r2, [r7, #4]
 800956e:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009570:	9202      	str	r2, [sp, #8]
 8009572:	2200      	movs	r2, #0
 8009574:	9201      	str	r2, [sp, #4]
 8009576:	9300      	str	r3, [sp, #0]
 8009578:	4603      	mov	r3, r0
 800957a:	2200      	movs	r2, #0
 800957c:	6878      	ldr	r0, [r7, #4]
 800957e:	f001 f835 	bl	800a5ec <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8009582:	e0e3      	b.n	800974c <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009584:	7bbb      	ldrb	r3, [r7, #14]
 8009586:	2b03      	cmp	r3, #3
 8009588:	f040 80e0 	bne.w	800974c <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	220d      	movs	r2, #13
 8009590:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	2200      	movs	r2, #0
 8009596:	705a      	strb	r2, [r3, #1]
      break;
 8009598:	e0d8      	b.n	800974c <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800959a:	2109      	movs	r1, #9
 800959c:	6878      	ldr	r0, [r7, #4]
 800959e:	f000 f9a1 	bl	80098e4 <USBH_Get_CfgDesc>
 80095a2:	4603      	mov	r3, r0
 80095a4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80095a6:	7bbb      	ldrb	r3, [r7, #14]
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d103      	bne.n	80095b4 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	2204      	movs	r2, #4
 80095b0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80095b2:	e0cd      	b.n	8009750 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80095b4:	7bbb      	ldrb	r3, [r7, #14]
 80095b6:	2b03      	cmp	r3, #3
 80095b8:	f040 80ca 	bne.w	8009750 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80095c2:	3301      	adds	r3, #1
 80095c4:	b2da      	uxtb	r2, r3
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80095d2:	2b03      	cmp	r3, #3
 80095d4:	d903      	bls.n	80095de <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	220d      	movs	r2, #13
 80095da:	701a      	strb	r2, [r3, #0]
      break;
 80095dc:	e0b8      	b.n	8009750 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	795b      	ldrb	r3, [r3, #5]
 80095e2:	4619      	mov	r1, r3
 80095e4:	6878      	ldr	r0, [r7, #4]
 80095e6:	f001 f851 	bl	800a68c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	791b      	ldrb	r3, [r3, #4]
 80095ee:	4619      	mov	r1, r3
 80095f0:	6878      	ldr	r0, [r7, #4]
 80095f2:	f001 f84b 	bl	800a68c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	2200      	movs	r2, #0
 80095fa:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	2200      	movs	r2, #0
 8009600:	701a      	strb	r2, [r3, #0]
      break;
 8009602:	e0a5      	b.n	8009750 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 800960a:	4619      	mov	r1, r3
 800960c:	6878      	ldr	r0, [r7, #4]
 800960e:	f000 f969 	bl	80098e4 <USBH_Get_CfgDesc>
 8009612:	4603      	mov	r3, r0
 8009614:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009616:	7bbb      	ldrb	r3, [r7, #14]
 8009618:	2b00      	cmp	r3, #0
 800961a:	d103      	bne.n	8009624 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	2205      	movs	r2, #5
 8009620:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8009622:	e097      	b.n	8009754 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009624:	7bbb      	ldrb	r3, [r7, #14]
 8009626:	2b03      	cmp	r3, #3
 8009628:	f040 8094 	bne.w	8009754 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009632:	3301      	adds	r3, #1
 8009634:	b2da      	uxtb	r2, r3
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009642:	2b03      	cmp	r3, #3
 8009644:	d903      	bls.n	800964e <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	220d      	movs	r2, #13
 800964a:	701a      	strb	r2, [r3, #0]
      break;
 800964c:	e082      	b.n	8009754 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	795b      	ldrb	r3, [r3, #5]
 8009652:	4619      	mov	r1, r3
 8009654:	6878      	ldr	r0, [r7, #4]
 8009656:	f001 f819 	bl	800a68c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	791b      	ldrb	r3, [r3, #4]
 800965e:	4619      	mov	r1, r3
 8009660:	6878      	ldr	r0, [r7, #4]
 8009662:	f001 f813 	bl	800a68c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	2200      	movs	r2, #0
 800966a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	2200      	movs	r2, #0
 8009670:	701a      	strb	r2, [r3, #0]
      break;
 8009672:	e06f      	b.n	8009754 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 800967a:	2b00      	cmp	r3, #0
 800967c:	d019      	beq.n	80096b2 <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800968a:	23ff      	movs	r3, #255	@ 0xff
 800968c:	6878      	ldr	r0, [r7, #4]
 800968e:	f000 f953 	bl	8009938 <USBH_Get_StringDesc>
 8009692:	4603      	mov	r3, r0
 8009694:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009696:	7bbb      	ldrb	r3, [r7, #14]
 8009698:	2b00      	cmp	r3, #0
 800969a:	d103      	bne.n	80096a4 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	2206      	movs	r2, #6
 80096a0:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 80096a2:	e059      	b.n	8009758 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80096a4:	7bbb      	ldrb	r3, [r7, #14]
 80096a6:	2b03      	cmp	r3, #3
 80096a8:	d156      	bne.n	8009758 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	2206      	movs	r2, #6
 80096ae:	705a      	strb	r2, [r3, #1]
      break;
 80096b0:	e052      	b.n	8009758 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	2206      	movs	r2, #6
 80096b6:	705a      	strb	r2, [r3, #1]
      break;
 80096b8:	e04e      	b.n	8009758 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d019      	beq.n	80096f8 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80096d0:	23ff      	movs	r3, #255	@ 0xff
 80096d2:	6878      	ldr	r0, [r7, #4]
 80096d4:	f000 f930 	bl	8009938 <USBH_Get_StringDesc>
 80096d8:	4603      	mov	r3, r0
 80096da:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80096dc:	7bbb      	ldrb	r3, [r7, #14]
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d103      	bne.n	80096ea <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	2207      	movs	r2, #7
 80096e6:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 80096e8:	e038      	b.n	800975c <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80096ea:	7bbb      	ldrb	r3, [r7, #14]
 80096ec:	2b03      	cmp	r3, #3
 80096ee:	d135      	bne.n	800975c <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	2207      	movs	r2, #7
 80096f4:	705a      	strb	r2, [r3, #1]
      break;
 80096f6:	e031      	b.n	800975c <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	2207      	movs	r2, #7
 80096fc:	705a      	strb	r2, [r3, #1]
      break;
 80096fe:	e02d      	b.n	800975c <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 8009706:	2b00      	cmp	r3, #0
 8009708:	d017      	beq.n	800973a <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8009716:	23ff      	movs	r3, #255	@ 0xff
 8009718:	6878      	ldr	r0, [r7, #4]
 800971a:	f000 f90d 	bl	8009938 <USBH_Get_StringDesc>
 800971e:	4603      	mov	r3, r0
 8009720:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009722:	7bbb      	ldrb	r3, [r7, #14]
 8009724:	2b00      	cmp	r3, #0
 8009726:	d102      	bne.n	800972e <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8009728:	2300      	movs	r3, #0
 800972a:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800972c:	e018      	b.n	8009760 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800972e:	7bbb      	ldrb	r3, [r7, #14]
 8009730:	2b03      	cmp	r3, #3
 8009732:	d115      	bne.n	8009760 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 8009734:	2300      	movs	r3, #0
 8009736:	73fb      	strb	r3, [r7, #15]
      break;
 8009738:	e012      	b.n	8009760 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 800973a:	2300      	movs	r3, #0
 800973c:	73fb      	strb	r3, [r7, #15]
      break;
 800973e:	e00f      	b.n	8009760 <USBH_HandleEnum+0x3b4>

    default:
      break;
 8009740:	bf00      	nop
 8009742:	e00e      	b.n	8009762 <USBH_HandleEnum+0x3b6>
      break;
 8009744:	bf00      	nop
 8009746:	e00c      	b.n	8009762 <USBH_HandleEnum+0x3b6>
      break;
 8009748:	bf00      	nop
 800974a:	e00a      	b.n	8009762 <USBH_HandleEnum+0x3b6>
      break;
 800974c:	bf00      	nop
 800974e:	e008      	b.n	8009762 <USBH_HandleEnum+0x3b6>
      break;
 8009750:	bf00      	nop
 8009752:	e006      	b.n	8009762 <USBH_HandleEnum+0x3b6>
      break;
 8009754:	bf00      	nop
 8009756:	e004      	b.n	8009762 <USBH_HandleEnum+0x3b6>
      break;
 8009758:	bf00      	nop
 800975a:	e002      	b.n	8009762 <USBH_HandleEnum+0x3b6>
      break;
 800975c:	bf00      	nop
 800975e:	e000      	b.n	8009762 <USBH_HandleEnum+0x3b6>
      break;
 8009760:	bf00      	nop
  }
  return Status;
 8009762:	7bfb      	ldrb	r3, [r7, #15]
}
 8009764:	4618      	mov	r0, r3
 8009766:	3710      	adds	r7, #16
 8009768:	46bd      	mov	sp, r7
 800976a:	bd80      	pop	{r7, pc}

0800976c <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800976c:	b480      	push	{r7}
 800976e:	b083      	sub	sp, #12
 8009770:	af00      	add	r7, sp, #0
 8009772:	6078      	str	r0, [r7, #4]
 8009774:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	683a      	ldr	r2, [r7, #0]
 800977a:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 800977e:	bf00      	nop
 8009780:	370c      	adds	r7, #12
 8009782:	46bd      	mov	sp, r7
 8009784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009788:	4770      	bx	lr

0800978a <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800978a:	b580      	push	{r7, lr}
 800978c:	b082      	sub	sp, #8
 800978e:	af00      	add	r7, sp, #0
 8009790:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009798:	1c5a      	adds	r2, r3, #1
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 80097a0:	6878      	ldr	r0, [r7, #4]
 80097a2:	f000 f804 	bl	80097ae <USBH_HandleSof>
}
 80097a6:	bf00      	nop
 80097a8:	3708      	adds	r7, #8
 80097aa:	46bd      	mov	sp, r7
 80097ac:	bd80      	pop	{r7, pc}

080097ae <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 80097ae:	b580      	push	{r7, lr}
 80097b0:	b082      	sub	sp, #8
 80097b2:	af00      	add	r7, sp, #0
 80097b4:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	781b      	ldrb	r3, [r3, #0]
 80097ba:	b2db      	uxtb	r3, r3
 80097bc:	2b0b      	cmp	r3, #11
 80097be:	d10a      	bne.n	80097d6 <USBH_HandleSof+0x28>
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d005      	beq.n	80097d6 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80097d0:	699b      	ldr	r3, [r3, #24]
 80097d2:	6878      	ldr	r0, [r7, #4]
 80097d4:	4798      	blx	r3
  }
}
 80097d6:	bf00      	nop
 80097d8:	3708      	adds	r7, #8
 80097da:	46bd      	mov	sp, r7
 80097dc:	bd80      	pop	{r7, pc}

080097de <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 80097de:	b480      	push	{r7}
 80097e0:	b083      	sub	sp, #12
 80097e2:	af00      	add	r7, sp, #0
 80097e4:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	2201      	movs	r2, #1
 80097ea:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 80097ee:	bf00      	nop
}
 80097f0:	370c      	adds	r7, #12
 80097f2:	46bd      	mov	sp, r7
 80097f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f8:	4770      	bx	lr

080097fa <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 80097fa:	b480      	push	{r7}
 80097fc:	b083      	sub	sp, #12
 80097fe:	af00      	add	r7, sp, #0
 8009800:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	2200      	movs	r2, #0
 8009806:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  return;
 800980a:	bf00      	nop
}
 800980c:	370c      	adds	r7, #12
 800980e:	46bd      	mov	sp, r7
 8009810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009814:	4770      	bx	lr

08009816 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8009816:	b480      	push	{r7}
 8009818:	b083      	sub	sp, #12
 800981a:	af00      	add	r7, sp, #0
 800981c:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	2201      	movs	r2, #1
 8009822:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	2200      	movs	r2, #0
 800982a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	2200      	movs	r2, #0
 8009832:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8009836:	2300      	movs	r3, #0
}
 8009838:	4618      	mov	r0, r3
 800983a:	370c      	adds	r7, #12
 800983c:	46bd      	mov	sp, r7
 800983e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009842:	4770      	bx	lr

08009844 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8009844:	b580      	push	{r7, lr}
 8009846:	b082      	sub	sp, #8
 8009848:	af00      	add	r7, sp, #0
 800984a:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	2201      	movs	r2, #1
 8009850:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	2200      	movs	r2, #0
 8009858:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	2200      	movs	r2, #0
 8009860:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8009864:	6878      	ldr	r0, [r7, #4]
 8009866:	f003 ff6a 	bl	800d73e <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	791b      	ldrb	r3, [r3, #4]
 800986e:	4619      	mov	r1, r3
 8009870:	6878      	ldr	r0, [r7, #4]
 8009872:	f000 ff0b 	bl	800a68c <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	795b      	ldrb	r3, [r3, #5]
 800987a:	4619      	mov	r1, r3
 800987c:	6878      	ldr	r0, [r7, #4]
 800987e:	f000 ff05 	bl	800a68c <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8009882:	2300      	movs	r3, #0
}
 8009884:	4618      	mov	r0, r3
 8009886:	3708      	adds	r7, #8
 8009888:	46bd      	mov	sp, r7
 800988a:	bd80      	pop	{r7, pc}

0800988c <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800988c:	b580      	push	{r7, lr}
 800988e:	b086      	sub	sp, #24
 8009890:	af02      	add	r7, sp, #8
 8009892:	6078      	str	r0, [r7, #4]
 8009894:	460b      	mov	r3, r1
 8009896:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8009898:	887b      	ldrh	r3, [r7, #2]
 800989a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800989e:	d901      	bls.n	80098a4 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80098a0:	2303      	movs	r3, #3
 80098a2:	e01b      	b.n	80098dc <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 80098aa:	887b      	ldrh	r3, [r7, #2]
 80098ac:	9300      	str	r3, [sp, #0]
 80098ae:	4613      	mov	r3, r2
 80098b0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80098b4:	2100      	movs	r1, #0
 80098b6:	6878      	ldr	r0, [r7, #4]
 80098b8:	f000 f872 	bl	80099a0 <USBH_GetDescriptor>
 80098bc:	4603      	mov	r3, r0
 80098be:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 80098c0:	7bfb      	ldrb	r3, [r7, #15]
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d109      	bne.n	80098da <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80098cc:	887a      	ldrh	r2, [r7, #2]
 80098ce:	4619      	mov	r1, r3
 80098d0:	6878      	ldr	r0, [r7, #4]
 80098d2:	f000 f929 	bl	8009b28 <USBH_ParseDevDesc>
 80098d6:	4603      	mov	r3, r0
 80098d8:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80098da:	7bfb      	ldrb	r3, [r7, #15]
}
 80098dc:	4618      	mov	r0, r3
 80098de:	3710      	adds	r7, #16
 80098e0:	46bd      	mov	sp, r7
 80098e2:	bd80      	pop	{r7, pc}

080098e4 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 80098e4:	b580      	push	{r7, lr}
 80098e6:	b086      	sub	sp, #24
 80098e8:	af02      	add	r7, sp, #8
 80098ea:	6078      	str	r0, [r7, #4]
 80098ec:	460b      	mov	r3, r1
 80098ee:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	331c      	adds	r3, #28
 80098f4:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 80098f6:	887b      	ldrh	r3, [r7, #2]
 80098f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80098fc:	d901      	bls.n	8009902 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80098fe:	2303      	movs	r3, #3
 8009900:	e016      	b.n	8009930 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8009902:	887b      	ldrh	r3, [r7, #2]
 8009904:	9300      	str	r3, [sp, #0]
 8009906:	68bb      	ldr	r3, [r7, #8]
 8009908:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800990c:	2100      	movs	r1, #0
 800990e:	6878      	ldr	r0, [r7, #4]
 8009910:	f000 f846 	bl	80099a0 <USBH_GetDescriptor>
 8009914:	4603      	mov	r3, r0
 8009916:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8009918:	7bfb      	ldrb	r3, [r7, #15]
 800991a:	2b00      	cmp	r3, #0
 800991c:	d107      	bne.n	800992e <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800991e:	887b      	ldrh	r3, [r7, #2]
 8009920:	461a      	mov	r2, r3
 8009922:	68b9      	ldr	r1, [r7, #8]
 8009924:	6878      	ldr	r0, [r7, #4]
 8009926:	f000 f9af 	bl	8009c88 <USBH_ParseCfgDesc>
 800992a:	4603      	mov	r3, r0
 800992c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800992e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009930:	4618      	mov	r0, r3
 8009932:	3710      	adds	r7, #16
 8009934:	46bd      	mov	sp, r7
 8009936:	bd80      	pop	{r7, pc}

08009938 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 8009938:	b580      	push	{r7, lr}
 800993a:	b088      	sub	sp, #32
 800993c:	af02      	add	r7, sp, #8
 800993e:	60f8      	str	r0, [r7, #12]
 8009940:	607a      	str	r2, [r7, #4]
 8009942:	461a      	mov	r2, r3
 8009944:	460b      	mov	r3, r1
 8009946:	72fb      	strb	r3, [r7, #11]
 8009948:	4613      	mov	r3, r2
 800994a:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 800994c:	893b      	ldrh	r3, [r7, #8]
 800994e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009952:	d802      	bhi.n	800995a <USBH_Get_StringDesc+0x22>
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	2b00      	cmp	r3, #0
 8009958:	d101      	bne.n	800995e <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800995a:	2303      	movs	r3, #3
 800995c:	e01c      	b.n	8009998 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 800995e:	7afb      	ldrb	r3, [r7, #11]
 8009960:	b29b      	uxth	r3, r3
 8009962:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8009966:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800996e:	893b      	ldrh	r3, [r7, #8]
 8009970:	9300      	str	r3, [sp, #0]
 8009972:	460b      	mov	r3, r1
 8009974:	2100      	movs	r1, #0
 8009976:	68f8      	ldr	r0, [r7, #12]
 8009978:	f000 f812 	bl	80099a0 <USBH_GetDescriptor>
 800997c:	4603      	mov	r3, r0
 800997e:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8009980:	7dfb      	ldrb	r3, [r7, #23]
 8009982:	2b00      	cmp	r3, #0
 8009984:	d107      	bne.n	8009996 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800998c:	893a      	ldrh	r2, [r7, #8]
 800998e:	6879      	ldr	r1, [r7, #4]
 8009990:	4618      	mov	r0, r3
 8009992:	f000 fb8d 	bl	800a0b0 <USBH_ParseStringDesc>
  }

  return status;
 8009996:	7dfb      	ldrb	r3, [r7, #23]
}
 8009998:	4618      	mov	r0, r3
 800999a:	3718      	adds	r7, #24
 800999c:	46bd      	mov	sp, r7
 800999e:	bd80      	pop	{r7, pc}

080099a0 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 80099a0:	b580      	push	{r7, lr}
 80099a2:	b084      	sub	sp, #16
 80099a4:	af00      	add	r7, sp, #0
 80099a6:	60f8      	str	r0, [r7, #12]
 80099a8:	607b      	str	r3, [r7, #4]
 80099aa:	460b      	mov	r3, r1
 80099ac:	72fb      	strb	r3, [r7, #11]
 80099ae:	4613      	mov	r3, r2
 80099b0:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	789b      	ldrb	r3, [r3, #2]
 80099b6:	2b01      	cmp	r3, #1
 80099b8:	d11c      	bne.n	80099f4 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 80099ba:	7afb      	ldrb	r3, [r7, #11]
 80099bc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80099c0:	b2da      	uxtb	r2, r3
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	2206      	movs	r2, #6
 80099ca:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	893a      	ldrh	r2, [r7, #8]
 80099d0:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 80099d2:	893b      	ldrh	r3, [r7, #8]
 80099d4:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80099d8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80099dc:	d104      	bne.n	80099e8 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	f240 4209 	movw	r2, #1033	@ 0x409
 80099e4:	829a      	strh	r2, [r3, #20]
 80099e6:	e002      	b.n	80099ee <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	2200      	movs	r2, #0
 80099ec:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	8b3a      	ldrh	r2, [r7, #24]
 80099f2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 80099f4:	8b3b      	ldrh	r3, [r7, #24]
 80099f6:	461a      	mov	r2, r3
 80099f8:	6879      	ldr	r1, [r7, #4]
 80099fa:	68f8      	ldr	r0, [r7, #12]
 80099fc:	f000 fba5 	bl	800a14a <USBH_CtlReq>
 8009a00:	4603      	mov	r3, r0
}
 8009a02:	4618      	mov	r0, r3
 8009a04:	3710      	adds	r7, #16
 8009a06:	46bd      	mov	sp, r7
 8009a08:	bd80      	pop	{r7, pc}

08009a0a <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8009a0a:	b580      	push	{r7, lr}
 8009a0c:	b082      	sub	sp, #8
 8009a0e:	af00      	add	r7, sp, #0
 8009a10:	6078      	str	r0, [r7, #4]
 8009a12:	460b      	mov	r3, r1
 8009a14:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	789b      	ldrb	r3, [r3, #2]
 8009a1a:	2b01      	cmp	r3, #1
 8009a1c:	d10f      	bne.n	8009a3e <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	2200      	movs	r2, #0
 8009a22:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	2205      	movs	r2, #5
 8009a28:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8009a2a:	78fb      	ldrb	r3, [r7, #3]
 8009a2c:	b29a      	uxth	r2, r3
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	2200      	movs	r2, #0
 8009a36:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	2200      	movs	r2, #0
 8009a3c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009a3e:	2200      	movs	r2, #0
 8009a40:	2100      	movs	r1, #0
 8009a42:	6878      	ldr	r0, [r7, #4]
 8009a44:	f000 fb81 	bl	800a14a <USBH_CtlReq>
 8009a48:	4603      	mov	r3, r0
}
 8009a4a:	4618      	mov	r0, r3
 8009a4c:	3708      	adds	r7, #8
 8009a4e:	46bd      	mov	sp, r7
 8009a50:	bd80      	pop	{r7, pc}

08009a52 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8009a52:	b580      	push	{r7, lr}
 8009a54:	b082      	sub	sp, #8
 8009a56:	af00      	add	r7, sp, #0
 8009a58:	6078      	str	r0, [r7, #4]
 8009a5a:	460b      	mov	r3, r1
 8009a5c:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	789b      	ldrb	r3, [r3, #2]
 8009a62:	2b01      	cmp	r3, #1
 8009a64:	d10e      	bne.n	8009a84 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	2200      	movs	r2, #0
 8009a6a:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	2209      	movs	r2, #9
 8009a70:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	887a      	ldrh	r2, [r7, #2]
 8009a76:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	2200      	movs	r2, #0
 8009a7c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	2200      	movs	r2, #0
 8009a82:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009a84:	2200      	movs	r2, #0
 8009a86:	2100      	movs	r1, #0
 8009a88:	6878      	ldr	r0, [r7, #4]
 8009a8a:	f000 fb5e 	bl	800a14a <USBH_CtlReq>
 8009a8e:	4603      	mov	r3, r0
}
 8009a90:	4618      	mov	r0, r3
 8009a92:	3708      	adds	r7, #8
 8009a94:	46bd      	mov	sp, r7
 8009a96:	bd80      	pop	{r7, pc}

08009a98 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8009a98:	b580      	push	{r7, lr}
 8009a9a:	b082      	sub	sp, #8
 8009a9c:	af00      	add	r7, sp, #0
 8009a9e:	6078      	str	r0, [r7, #4]
 8009aa0:	460b      	mov	r3, r1
 8009aa2:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	789b      	ldrb	r3, [r3, #2]
 8009aa8:	2b01      	cmp	r3, #1
 8009aaa:	d10f      	bne.n	8009acc <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	2200      	movs	r2, #0
 8009ab0:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	2203      	movs	r2, #3
 8009ab6:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8009ab8:	78fb      	ldrb	r3, [r7, #3]
 8009aba:	b29a      	uxth	r2, r3
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	2200      	movs	r2, #0
 8009ac4:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	2200      	movs	r2, #0
 8009aca:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009acc:	2200      	movs	r2, #0
 8009ace:	2100      	movs	r1, #0
 8009ad0:	6878      	ldr	r0, [r7, #4]
 8009ad2:	f000 fb3a 	bl	800a14a <USBH_CtlReq>
 8009ad6:	4603      	mov	r3, r0
}
 8009ad8:	4618      	mov	r0, r3
 8009ada:	3708      	adds	r7, #8
 8009adc:	46bd      	mov	sp, r7
 8009ade:	bd80      	pop	{r7, pc}

08009ae0 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8009ae0:	b580      	push	{r7, lr}
 8009ae2:	b082      	sub	sp, #8
 8009ae4:	af00      	add	r7, sp, #0
 8009ae6:	6078      	str	r0, [r7, #4]
 8009ae8:	460b      	mov	r3, r1
 8009aea:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	789b      	ldrb	r3, [r3, #2]
 8009af0:	2b01      	cmp	r3, #1
 8009af2:	d10f      	bne.n	8009b14 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	2202      	movs	r2, #2
 8009af8:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	2201      	movs	r2, #1
 8009afe:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	2200      	movs	r2, #0
 8009b04:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8009b06:	78fb      	ldrb	r3, [r7, #3]
 8009b08:	b29a      	uxth	r2, r3
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	2200      	movs	r2, #0
 8009b12:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009b14:	2200      	movs	r2, #0
 8009b16:	2100      	movs	r1, #0
 8009b18:	6878      	ldr	r0, [r7, #4]
 8009b1a:	f000 fb16 	bl	800a14a <USBH_CtlReq>
 8009b1e:	4603      	mov	r3, r0
}
 8009b20:	4618      	mov	r0, r3
 8009b22:	3708      	adds	r7, #8
 8009b24:	46bd      	mov	sp, r7
 8009b26:	bd80      	pop	{r7, pc}

08009b28 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8009b28:	b480      	push	{r7}
 8009b2a:	b087      	sub	sp, #28
 8009b2c:	af00      	add	r7, sp, #0
 8009b2e:	60f8      	str	r0, [r7, #12]
 8009b30:	60b9      	str	r1, [r7, #8]
 8009b32:	4613      	mov	r3, r2
 8009b34:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8009b3c:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 8009b3e:	2300      	movs	r3, #0
 8009b40:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 8009b42:	68bb      	ldr	r3, [r7, #8]
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d101      	bne.n	8009b4c <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8009b48:	2302      	movs	r3, #2
 8009b4a:	e094      	b.n	8009c76 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 8009b4c:	68bb      	ldr	r3, [r7, #8]
 8009b4e:	781a      	ldrb	r2, [r3, #0]
 8009b50:	693b      	ldr	r3, [r7, #16]
 8009b52:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8009b54:	68bb      	ldr	r3, [r7, #8]
 8009b56:	785a      	ldrb	r2, [r3, #1]
 8009b58:	693b      	ldr	r3, [r7, #16]
 8009b5a:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8009b5c:	68bb      	ldr	r3, [r7, #8]
 8009b5e:	3302      	adds	r3, #2
 8009b60:	781b      	ldrb	r3, [r3, #0]
 8009b62:	461a      	mov	r2, r3
 8009b64:	68bb      	ldr	r3, [r7, #8]
 8009b66:	3303      	adds	r3, #3
 8009b68:	781b      	ldrb	r3, [r3, #0]
 8009b6a:	021b      	lsls	r3, r3, #8
 8009b6c:	b29b      	uxth	r3, r3
 8009b6e:	4313      	orrs	r3, r2
 8009b70:	b29a      	uxth	r2, r3
 8009b72:	693b      	ldr	r3, [r7, #16]
 8009b74:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 8009b76:	68bb      	ldr	r3, [r7, #8]
 8009b78:	791a      	ldrb	r2, [r3, #4]
 8009b7a:	693b      	ldr	r3, [r7, #16]
 8009b7c:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 8009b7e:	68bb      	ldr	r3, [r7, #8]
 8009b80:	795a      	ldrb	r2, [r3, #5]
 8009b82:	693b      	ldr	r3, [r7, #16]
 8009b84:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 8009b86:	68bb      	ldr	r3, [r7, #8]
 8009b88:	799a      	ldrb	r2, [r3, #6]
 8009b8a:	693b      	ldr	r3, [r7, #16]
 8009b8c:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 8009b8e:	68bb      	ldr	r3, [r7, #8]
 8009b90:	79da      	ldrb	r2, [r3, #7]
 8009b92:	693b      	ldr	r3, [r7, #16]
 8009b94:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d004      	beq.n	8009baa <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8009ba6:	2b01      	cmp	r3, #1
 8009ba8:	d11b      	bne.n	8009be2 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 8009baa:	693b      	ldr	r3, [r7, #16]
 8009bac:	79db      	ldrb	r3, [r3, #7]
 8009bae:	2b20      	cmp	r3, #32
 8009bb0:	dc0f      	bgt.n	8009bd2 <USBH_ParseDevDesc+0xaa>
 8009bb2:	2b08      	cmp	r3, #8
 8009bb4:	db0f      	blt.n	8009bd6 <USBH_ParseDevDesc+0xae>
 8009bb6:	3b08      	subs	r3, #8
 8009bb8:	4a32      	ldr	r2, [pc, #200]	@ (8009c84 <USBH_ParseDevDesc+0x15c>)
 8009bba:	fa22 f303 	lsr.w	r3, r2, r3
 8009bbe:	f003 0301 	and.w	r3, r3, #1
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	bf14      	ite	ne
 8009bc6:	2301      	movne	r3, #1
 8009bc8:	2300      	moveq	r3, #0
 8009bca:	b2db      	uxtb	r3, r3
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d106      	bne.n	8009bde <USBH_ParseDevDesc+0xb6>
 8009bd0:	e001      	b.n	8009bd6 <USBH_ParseDevDesc+0xae>
 8009bd2:	2b40      	cmp	r3, #64	@ 0x40
 8009bd4:	d003      	beq.n	8009bde <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 8009bd6:	693b      	ldr	r3, [r7, #16]
 8009bd8:	2208      	movs	r2, #8
 8009bda:	71da      	strb	r2, [r3, #7]
        break;
 8009bdc:	e000      	b.n	8009be0 <USBH_ParseDevDesc+0xb8>
        break;
 8009bde:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8009be0:	e00e      	b.n	8009c00 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009be8:	2b02      	cmp	r3, #2
 8009bea:	d107      	bne.n	8009bfc <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8009bec:	693b      	ldr	r3, [r7, #16]
 8009bee:	79db      	ldrb	r3, [r3, #7]
 8009bf0:	2b08      	cmp	r3, #8
 8009bf2:	d005      	beq.n	8009c00 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8009bf4:	693b      	ldr	r3, [r7, #16]
 8009bf6:	2208      	movs	r2, #8
 8009bf8:	71da      	strb	r2, [r3, #7]
 8009bfa:	e001      	b.n	8009c00 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8009bfc:	2303      	movs	r3, #3
 8009bfe:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8009c00:	88fb      	ldrh	r3, [r7, #6]
 8009c02:	2b08      	cmp	r3, #8
 8009c04:	d936      	bls.n	8009c74 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 8009c06:	68bb      	ldr	r3, [r7, #8]
 8009c08:	3308      	adds	r3, #8
 8009c0a:	781b      	ldrb	r3, [r3, #0]
 8009c0c:	461a      	mov	r2, r3
 8009c0e:	68bb      	ldr	r3, [r7, #8]
 8009c10:	3309      	adds	r3, #9
 8009c12:	781b      	ldrb	r3, [r3, #0]
 8009c14:	021b      	lsls	r3, r3, #8
 8009c16:	b29b      	uxth	r3, r3
 8009c18:	4313      	orrs	r3, r2
 8009c1a:	b29a      	uxth	r2, r3
 8009c1c:	693b      	ldr	r3, [r7, #16]
 8009c1e:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8009c20:	68bb      	ldr	r3, [r7, #8]
 8009c22:	330a      	adds	r3, #10
 8009c24:	781b      	ldrb	r3, [r3, #0]
 8009c26:	461a      	mov	r2, r3
 8009c28:	68bb      	ldr	r3, [r7, #8]
 8009c2a:	330b      	adds	r3, #11
 8009c2c:	781b      	ldrb	r3, [r3, #0]
 8009c2e:	021b      	lsls	r3, r3, #8
 8009c30:	b29b      	uxth	r3, r3
 8009c32:	4313      	orrs	r3, r2
 8009c34:	b29a      	uxth	r2, r3
 8009c36:	693b      	ldr	r3, [r7, #16]
 8009c38:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 8009c3a:	68bb      	ldr	r3, [r7, #8]
 8009c3c:	330c      	adds	r3, #12
 8009c3e:	781b      	ldrb	r3, [r3, #0]
 8009c40:	461a      	mov	r2, r3
 8009c42:	68bb      	ldr	r3, [r7, #8]
 8009c44:	330d      	adds	r3, #13
 8009c46:	781b      	ldrb	r3, [r3, #0]
 8009c48:	021b      	lsls	r3, r3, #8
 8009c4a:	b29b      	uxth	r3, r3
 8009c4c:	4313      	orrs	r3, r2
 8009c4e:	b29a      	uxth	r2, r3
 8009c50:	693b      	ldr	r3, [r7, #16]
 8009c52:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8009c54:	68bb      	ldr	r3, [r7, #8]
 8009c56:	7b9a      	ldrb	r2, [r3, #14]
 8009c58:	693b      	ldr	r3, [r7, #16]
 8009c5a:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8009c5c:	68bb      	ldr	r3, [r7, #8]
 8009c5e:	7bda      	ldrb	r2, [r3, #15]
 8009c60:	693b      	ldr	r3, [r7, #16]
 8009c62:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8009c64:	68bb      	ldr	r3, [r7, #8]
 8009c66:	7c1a      	ldrb	r2, [r3, #16]
 8009c68:	693b      	ldr	r3, [r7, #16]
 8009c6a:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8009c6c:	68bb      	ldr	r3, [r7, #8]
 8009c6e:	7c5a      	ldrb	r2, [r3, #17]
 8009c70:	693b      	ldr	r3, [r7, #16]
 8009c72:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8009c74:	7dfb      	ldrb	r3, [r7, #23]
}
 8009c76:	4618      	mov	r0, r3
 8009c78:	371c      	adds	r7, #28
 8009c7a:	46bd      	mov	sp, r7
 8009c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c80:	4770      	bx	lr
 8009c82:	bf00      	nop
 8009c84:	01000101 	.word	0x01000101

08009c88 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8009c88:	b580      	push	{r7, lr}
 8009c8a:	b08c      	sub	sp, #48	@ 0x30
 8009c8c:	af00      	add	r7, sp, #0
 8009c8e:	60f8      	str	r0, [r7, #12]
 8009c90:	60b9      	str	r1, [r7, #8]
 8009c92:	4613      	mov	r3, r2
 8009c94:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8009c9c:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8009c9e:	2300      	movs	r3, #0
 8009ca0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8009ca4:	2300      	movs	r3, #0
 8009ca6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 8009caa:	2300      	movs	r3, #0
 8009cac:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8009cb0:	68bb      	ldr	r3, [r7, #8]
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d101      	bne.n	8009cba <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 8009cb6:	2302      	movs	r3, #2
 8009cb8:	e0da      	b.n	8009e70 <USBH_ParseCfgDesc+0x1e8>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 8009cba:	68bb      	ldr	r3, [r7, #8]
 8009cbc:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 8009cbe:	68bb      	ldr	r3, [r7, #8]
 8009cc0:	781a      	ldrb	r2, [r3, #0]
 8009cc2:	6a3b      	ldr	r3, [r7, #32]
 8009cc4:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8009cc6:	68bb      	ldr	r3, [r7, #8]
 8009cc8:	785a      	ldrb	r2, [r3, #1]
 8009cca:	6a3b      	ldr	r3, [r7, #32]
 8009ccc:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8009cce:	68bb      	ldr	r3, [r7, #8]
 8009cd0:	3302      	adds	r3, #2
 8009cd2:	781b      	ldrb	r3, [r3, #0]
 8009cd4:	461a      	mov	r2, r3
 8009cd6:	68bb      	ldr	r3, [r7, #8]
 8009cd8:	3303      	adds	r3, #3
 8009cda:	781b      	ldrb	r3, [r3, #0]
 8009cdc:	021b      	lsls	r3, r3, #8
 8009cde:	b29b      	uxth	r3, r3
 8009ce0:	4313      	orrs	r3, r2
 8009ce2:	b29b      	uxth	r3, r3
 8009ce4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009ce8:	bf28      	it	cs
 8009cea:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8009cee:	b29a      	uxth	r2, r3
 8009cf0:	6a3b      	ldr	r3, [r7, #32]
 8009cf2:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 8009cf4:	68bb      	ldr	r3, [r7, #8]
 8009cf6:	791a      	ldrb	r2, [r3, #4]
 8009cf8:	6a3b      	ldr	r3, [r7, #32]
 8009cfa:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 8009cfc:	68bb      	ldr	r3, [r7, #8]
 8009cfe:	795a      	ldrb	r2, [r3, #5]
 8009d00:	6a3b      	ldr	r3, [r7, #32]
 8009d02:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 8009d04:	68bb      	ldr	r3, [r7, #8]
 8009d06:	799a      	ldrb	r2, [r3, #6]
 8009d08:	6a3b      	ldr	r3, [r7, #32]
 8009d0a:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 8009d0c:	68bb      	ldr	r3, [r7, #8]
 8009d0e:	79da      	ldrb	r2, [r3, #7]
 8009d10:	6a3b      	ldr	r3, [r7, #32]
 8009d12:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 8009d14:	68bb      	ldr	r3, [r7, #8]
 8009d16:	7a1a      	ldrb	r2, [r3, #8]
 8009d18:	6a3b      	ldr	r3, [r7, #32]
 8009d1a:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength != USB_CONFIGURATION_DESC_SIZE)
 8009d1c:	6a3b      	ldr	r3, [r7, #32]
 8009d1e:	781b      	ldrb	r3, [r3, #0]
 8009d20:	2b09      	cmp	r3, #9
 8009d22:	d002      	beq.n	8009d2a <USBH_ParseCfgDesc+0xa2>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8009d24:	6a3b      	ldr	r3, [r7, #32]
 8009d26:	2209      	movs	r2, #9
 8009d28:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8009d2a:	88fb      	ldrh	r3, [r7, #6]
 8009d2c:	2b09      	cmp	r3, #9
 8009d2e:	f240 809d 	bls.w	8009e6c <USBH_ParseCfgDesc+0x1e4>
  {
    ptr = USB_LEN_CFG_DESC;
 8009d32:	2309      	movs	r3, #9
 8009d34:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8009d36:	2300      	movs	r3, #0
 8009d38:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009d3a:	e081      	b.n	8009e40 <USBH_ParseCfgDesc+0x1b8>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009d3c:	f107 0316 	add.w	r3, r7, #22
 8009d40:	4619      	mov	r1, r3
 8009d42:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009d44:	f000 f9e7 	bl	800a116 <USBH_GetNextDesc>
 8009d48:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8009d4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d4c:	785b      	ldrb	r3, [r3, #1]
 8009d4e:	2b04      	cmp	r3, #4
 8009d50:	d176      	bne.n	8009e40 <USBH_ParseCfgDesc+0x1b8>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8009d52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d54:	781b      	ldrb	r3, [r3, #0]
 8009d56:	2b09      	cmp	r3, #9
 8009d58:	d002      	beq.n	8009d60 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8009d5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d5c:	2209      	movs	r2, #9
 8009d5e:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8009d60:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009d64:	221a      	movs	r2, #26
 8009d66:	fb02 f303 	mul.w	r3, r2, r3
 8009d6a:	3308      	adds	r3, #8
 8009d6c:	6a3a      	ldr	r2, [r7, #32]
 8009d6e:	4413      	add	r3, r2
 8009d70:	3302      	adds	r3, #2
 8009d72:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8009d74:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009d76:	69f8      	ldr	r0, [r7, #28]
 8009d78:	f000 f87e 	bl	8009e78 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8009d7c:	2300      	movs	r3, #0
 8009d7e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8009d82:	2300      	movs	r3, #0
 8009d84:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8009d86:	e043      	b.n	8009e10 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009d88:	f107 0316 	add.w	r3, r7, #22
 8009d8c:	4619      	mov	r1, r3
 8009d8e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009d90:	f000 f9c1 	bl	800a116 <USBH_GetNextDesc>
 8009d94:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009d96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d98:	785b      	ldrb	r3, [r3, #1]
 8009d9a:	2b05      	cmp	r3, #5
 8009d9c:	d138      	bne.n	8009e10 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8009d9e:	69fb      	ldr	r3, [r7, #28]
 8009da0:	795b      	ldrb	r3, [r3, #5]
 8009da2:	2b01      	cmp	r3, #1
 8009da4:	d113      	bne.n	8009dce <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8009da6:	69fb      	ldr	r3, [r7, #28]
 8009da8:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 8009daa:	2b02      	cmp	r3, #2
 8009dac:	d003      	beq.n	8009db6 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8009dae:	69fb      	ldr	r3, [r7, #28]
 8009db0:	799b      	ldrb	r3, [r3, #6]
 8009db2:	2b03      	cmp	r3, #3
 8009db4:	d10b      	bne.n	8009dce <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009db6:	69fb      	ldr	r3, [r7, #28]
 8009db8:	79db      	ldrb	r3, [r3, #7]
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d10b      	bne.n	8009dd6 <USBH_ParseCfgDesc+0x14e>
 8009dbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009dc0:	781b      	ldrb	r3, [r3, #0]
 8009dc2:	2b09      	cmp	r3, #9
 8009dc4:	d007      	beq.n	8009dd6 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 8009dc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009dc8:	2209      	movs	r2, #9
 8009dca:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009dcc:	e003      	b.n	8009dd6 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8009dce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009dd0:	2207      	movs	r2, #7
 8009dd2:	701a      	strb	r2, [r3, #0]
 8009dd4:	e000      	b.n	8009dd8 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009dd6:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8009dd8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009ddc:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009de0:	3201      	adds	r2, #1
 8009de2:	00d2      	lsls	r2, r2, #3
 8009de4:	211a      	movs	r1, #26
 8009de6:	fb01 f303 	mul.w	r3, r1, r3
 8009dea:	4413      	add	r3, r2
 8009dec:	3308      	adds	r3, #8
 8009dee:	6a3a      	ldr	r2, [r7, #32]
 8009df0:	4413      	add	r3, r2
 8009df2:	3304      	adds	r3, #4
 8009df4:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8009df6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009df8:	69b9      	ldr	r1, [r7, #24]
 8009dfa:	68f8      	ldr	r0, [r7, #12]
 8009dfc:	f000 f870 	bl	8009ee0 <USBH_ParseEPDesc>
 8009e00:	4603      	mov	r3, r0
 8009e02:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8009e06:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009e0a:	3301      	adds	r3, #1
 8009e0c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8009e10:	69fb      	ldr	r3, [r7, #28]
 8009e12:	791b      	ldrb	r3, [r3, #4]
 8009e14:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009e18:	429a      	cmp	r2, r3
 8009e1a:	d204      	bcs.n	8009e26 <USBH_ParseCfgDesc+0x19e>
 8009e1c:	6a3b      	ldr	r3, [r7, #32]
 8009e1e:	885a      	ldrh	r2, [r3, #2]
 8009e20:	8afb      	ldrh	r3, [r7, #22]
 8009e22:	429a      	cmp	r2, r3
 8009e24:	d8b0      	bhi.n	8009d88 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8009e26:	69fb      	ldr	r3, [r7, #28]
 8009e28:	791b      	ldrb	r3, [r3, #4]
 8009e2a:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009e2e:	429a      	cmp	r2, r3
 8009e30:	d201      	bcs.n	8009e36 <USBH_ParseCfgDesc+0x1ae>
        {
          return USBH_NOT_SUPPORTED;
 8009e32:	2303      	movs	r3, #3
 8009e34:	e01c      	b.n	8009e70 <USBH_ParseCfgDesc+0x1e8>
        }

        if_ix++;
 8009e36:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009e3a:	3301      	adds	r3, #1
 8009e3c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009e40:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009e44:	2b01      	cmp	r3, #1
 8009e46:	d805      	bhi.n	8009e54 <USBH_ParseCfgDesc+0x1cc>
 8009e48:	6a3b      	ldr	r3, [r7, #32]
 8009e4a:	885a      	ldrh	r2, [r3, #2]
 8009e4c:	8afb      	ldrh	r3, [r7, #22]
 8009e4e:	429a      	cmp	r2, r3
 8009e50:	f63f af74 	bhi.w	8009d3c <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8009e54:	6a3b      	ldr	r3, [r7, #32]
 8009e56:	791b      	ldrb	r3, [r3, #4]
 8009e58:	2b02      	cmp	r3, #2
 8009e5a:	bf28      	it	cs
 8009e5c:	2302      	movcs	r3, #2
 8009e5e:	b2db      	uxtb	r3, r3
 8009e60:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8009e64:	429a      	cmp	r2, r3
 8009e66:	d201      	bcs.n	8009e6c <USBH_ParseCfgDesc+0x1e4>
    {
      return USBH_NOT_SUPPORTED;
 8009e68:	2303      	movs	r3, #3
 8009e6a:	e001      	b.n	8009e70 <USBH_ParseCfgDesc+0x1e8>
    }
  }

  return status;
 8009e6c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8009e70:	4618      	mov	r0, r3
 8009e72:	3730      	adds	r7, #48	@ 0x30
 8009e74:	46bd      	mov	sp, r7
 8009e76:	bd80      	pop	{r7, pc}

08009e78 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8009e78:	b480      	push	{r7}
 8009e7a:	b083      	sub	sp, #12
 8009e7c:	af00      	add	r7, sp, #0
 8009e7e:	6078      	str	r0, [r7, #4]
 8009e80:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8009e82:	683b      	ldr	r3, [r7, #0]
 8009e84:	781a      	ldrb	r2, [r3, #0]
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 8009e8a:	683b      	ldr	r3, [r7, #0]
 8009e8c:	785a      	ldrb	r2, [r3, #1]
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8009e92:	683b      	ldr	r3, [r7, #0]
 8009e94:	789a      	ldrb	r2, [r3, #2]
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 8009e9a:	683b      	ldr	r3, [r7, #0]
 8009e9c:	78da      	ldrb	r2, [r3, #3]
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = MIN(*(uint8_t *)(buf + 4U), USBH_MAX_NUM_ENDPOINTS);
 8009ea2:	683b      	ldr	r3, [r7, #0]
 8009ea4:	3304      	adds	r3, #4
 8009ea6:	781b      	ldrb	r3, [r3, #0]
 8009ea8:	2b02      	cmp	r3, #2
 8009eaa:	bf28      	it	cs
 8009eac:	2302      	movcs	r3, #2
 8009eae:	b2da      	uxtb	r2, r3
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 8009eb4:	683b      	ldr	r3, [r7, #0]
 8009eb6:	795a      	ldrb	r2, [r3, #5]
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 8009ebc:	683b      	ldr	r3, [r7, #0]
 8009ebe:	799a      	ldrb	r2, [r3, #6]
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8009ec4:	683b      	ldr	r3, [r7, #0]
 8009ec6:	79da      	ldrb	r2, [r3, #7]
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 8009ecc:	683b      	ldr	r3, [r7, #0]
 8009ece:	7a1a      	ldrb	r2, [r3, #8]
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	721a      	strb	r2, [r3, #8]
}
 8009ed4:	bf00      	nop
 8009ed6:	370c      	adds	r7, #12
 8009ed8:	46bd      	mov	sp, r7
 8009eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ede:	4770      	bx	lr

08009ee0 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 8009ee0:	b480      	push	{r7}
 8009ee2:	b087      	sub	sp, #28
 8009ee4:	af00      	add	r7, sp, #0
 8009ee6:	60f8      	str	r0, [r7, #12]
 8009ee8:	60b9      	str	r1, [r7, #8]
 8009eea:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8009eec:	2300      	movs	r3, #0
 8009eee:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	781a      	ldrb	r2, [r3, #0]
 8009ef4:	68bb      	ldr	r3, [r7, #8]
 8009ef6:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	785a      	ldrb	r2, [r3, #1]
 8009efc:	68bb      	ldr	r3, [r7, #8]
 8009efe:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	789a      	ldrb	r2, [r3, #2]
 8009f04:	68bb      	ldr	r3, [r7, #8]
 8009f06:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	78da      	ldrb	r2, [r3, #3]
 8009f0c:	68bb      	ldr	r3, [r7, #8]
 8009f0e:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	3304      	adds	r3, #4
 8009f14:	781b      	ldrb	r3, [r3, #0]
 8009f16:	461a      	mov	r2, r3
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	3305      	adds	r3, #5
 8009f1c:	781b      	ldrb	r3, [r3, #0]
 8009f1e:	021b      	lsls	r3, r3, #8
 8009f20:	b29b      	uxth	r3, r3
 8009f22:	4313      	orrs	r3, r2
 8009f24:	b29a      	uxth	r2, r3
 8009f26:	68bb      	ldr	r3, [r7, #8]
 8009f28:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	799a      	ldrb	r2, [r3, #6]
 8009f2e:	68bb      	ldr	r3, [r7, #8]
 8009f30:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8009f32:	68bb      	ldr	r3, [r7, #8]
 8009f34:	889b      	ldrh	r3, [r3, #4]
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d009      	beq.n	8009f4e <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8009f3a:	68bb      	ldr	r3, [r7, #8]
 8009f3c:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8009f3e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009f42:	d804      	bhi.n	8009f4e <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8009f44:	68bb      	ldr	r3, [r7, #8]
 8009f46:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8009f48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009f4c:	d901      	bls.n	8009f52 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 8009f4e:	2303      	movs	r3, #3
 8009f50:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d136      	bne.n	8009fca <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8009f5c:	68bb      	ldr	r3, [r7, #8]
 8009f5e:	78db      	ldrb	r3, [r3, #3]
 8009f60:	f003 0303 	and.w	r3, r3, #3
 8009f64:	2b02      	cmp	r3, #2
 8009f66:	d108      	bne.n	8009f7a <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 8009f68:	68bb      	ldr	r3, [r7, #8]
 8009f6a:	889b      	ldrh	r3, [r3, #4]
 8009f6c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009f70:	f240 8097 	bls.w	800a0a2 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009f74:	2303      	movs	r3, #3
 8009f76:	75fb      	strb	r3, [r7, #23]
 8009f78:	e093      	b.n	800a0a2 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8009f7a:	68bb      	ldr	r3, [r7, #8]
 8009f7c:	78db      	ldrb	r3, [r3, #3]
 8009f7e:	f003 0303 	and.w	r3, r3, #3
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	d107      	bne.n	8009f96 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8009f86:	68bb      	ldr	r3, [r7, #8]
 8009f88:	889b      	ldrh	r3, [r3, #4]
 8009f8a:	2b40      	cmp	r3, #64	@ 0x40
 8009f8c:	f240 8089 	bls.w	800a0a2 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009f90:	2303      	movs	r3, #3
 8009f92:	75fb      	strb	r3, [r7, #23]
 8009f94:	e085      	b.n	800a0a2 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8009f96:	68bb      	ldr	r3, [r7, #8]
 8009f98:	78db      	ldrb	r3, [r3, #3]
 8009f9a:	f003 0303 	and.w	r3, r3, #3
 8009f9e:	2b01      	cmp	r3, #1
 8009fa0:	d005      	beq.n	8009fae <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8009fa2:	68bb      	ldr	r3, [r7, #8]
 8009fa4:	78db      	ldrb	r3, [r3, #3]
 8009fa6:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8009faa:	2b03      	cmp	r3, #3
 8009fac:	d10a      	bne.n	8009fc4 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009fae:	68bb      	ldr	r3, [r7, #8]
 8009fb0:	799b      	ldrb	r3, [r3, #6]
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	d003      	beq.n	8009fbe <USBH_ParseEPDesc+0xde>
 8009fb6:	68bb      	ldr	r3, [r7, #8]
 8009fb8:	799b      	ldrb	r3, [r3, #6]
 8009fba:	2b10      	cmp	r3, #16
 8009fbc:	d970      	bls.n	800a0a0 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 8009fbe:	2303      	movs	r3, #3
 8009fc0:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009fc2:	e06d      	b.n	800a0a0 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8009fc4:	2303      	movs	r3, #3
 8009fc6:	75fb      	strb	r3, [r7, #23]
 8009fc8:	e06b      	b.n	800a0a2 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8009fca:	68fb      	ldr	r3, [r7, #12]
 8009fcc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009fd0:	2b01      	cmp	r3, #1
 8009fd2:	d13c      	bne.n	800a04e <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8009fd4:	68bb      	ldr	r3, [r7, #8]
 8009fd6:	78db      	ldrb	r3, [r3, #3]
 8009fd8:	f003 0303 	and.w	r3, r3, #3
 8009fdc:	2b02      	cmp	r3, #2
 8009fde:	d005      	beq.n	8009fec <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 8009fe0:	68bb      	ldr	r3, [r7, #8]
 8009fe2:	78db      	ldrb	r3, [r3, #3]
 8009fe4:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	d106      	bne.n	8009ffa <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8009fec:	68bb      	ldr	r3, [r7, #8]
 8009fee:	889b      	ldrh	r3, [r3, #4]
 8009ff0:	2b40      	cmp	r3, #64	@ 0x40
 8009ff2:	d956      	bls.n	800a0a2 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009ff4:	2303      	movs	r3, #3
 8009ff6:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8009ff8:	e053      	b.n	800a0a2 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8009ffa:	68bb      	ldr	r3, [r7, #8]
 8009ffc:	78db      	ldrb	r3, [r3, #3]
 8009ffe:	f003 0303 	and.w	r3, r3, #3
 800a002:	2b01      	cmp	r3, #1
 800a004:	d10e      	bne.n	800a024 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 800a006:	68bb      	ldr	r3, [r7, #8]
 800a008:	799b      	ldrb	r3, [r3, #6]
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d007      	beq.n	800a01e <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 800a00e:	68bb      	ldr	r3, [r7, #8]
 800a010:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 800a012:	2b10      	cmp	r3, #16
 800a014:	d803      	bhi.n	800a01e <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 800a016:	68bb      	ldr	r3, [r7, #8]
 800a018:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 800a01a:	2b40      	cmp	r3, #64	@ 0x40
 800a01c:	d941      	bls.n	800a0a2 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a01e:	2303      	movs	r3, #3
 800a020:	75fb      	strb	r3, [r7, #23]
 800a022:	e03e      	b.n	800a0a2 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800a024:	68bb      	ldr	r3, [r7, #8]
 800a026:	78db      	ldrb	r3, [r3, #3]
 800a028:	f003 0303 	and.w	r3, r3, #3
 800a02c:	2b03      	cmp	r3, #3
 800a02e:	d10b      	bne.n	800a048 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 800a030:	68bb      	ldr	r3, [r7, #8]
 800a032:	799b      	ldrb	r3, [r3, #6]
 800a034:	2b00      	cmp	r3, #0
 800a036:	d004      	beq.n	800a042 <USBH_ParseEPDesc+0x162>
 800a038:	68bb      	ldr	r3, [r7, #8]
 800a03a:	889b      	ldrh	r3, [r3, #4]
 800a03c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a040:	d32f      	bcc.n	800a0a2 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a042:	2303      	movs	r3, #3
 800a044:	75fb      	strb	r3, [r7, #23]
 800a046:	e02c      	b.n	800a0a2 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800a048:	2303      	movs	r3, #3
 800a04a:	75fb      	strb	r3, [r7, #23]
 800a04c:	e029      	b.n	800a0a2 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a054:	2b02      	cmp	r3, #2
 800a056:	d120      	bne.n	800a09a <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800a058:	68bb      	ldr	r3, [r7, #8]
 800a05a:	78db      	ldrb	r3, [r3, #3]
 800a05c:	f003 0303 	and.w	r3, r3, #3
 800a060:	2b00      	cmp	r3, #0
 800a062:	d106      	bne.n	800a072 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 800a064:	68bb      	ldr	r3, [r7, #8]
 800a066:	889b      	ldrh	r3, [r3, #4]
 800a068:	2b08      	cmp	r3, #8
 800a06a:	d01a      	beq.n	800a0a2 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a06c:	2303      	movs	r3, #3
 800a06e:	75fb      	strb	r3, [r7, #23]
 800a070:	e017      	b.n	800a0a2 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800a072:	68bb      	ldr	r3, [r7, #8]
 800a074:	78db      	ldrb	r3, [r3, #3]
 800a076:	f003 0303 	and.w	r3, r3, #3
 800a07a:	2b03      	cmp	r3, #3
 800a07c:	d10a      	bne.n	800a094 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 800a07e:	68bb      	ldr	r3, [r7, #8]
 800a080:	799b      	ldrb	r3, [r3, #6]
 800a082:	2b00      	cmp	r3, #0
 800a084:	d003      	beq.n	800a08e <USBH_ParseEPDesc+0x1ae>
 800a086:	68bb      	ldr	r3, [r7, #8]
 800a088:	889b      	ldrh	r3, [r3, #4]
 800a08a:	2b08      	cmp	r3, #8
 800a08c:	d909      	bls.n	800a0a2 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a08e:	2303      	movs	r3, #3
 800a090:	75fb      	strb	r3, [r7, #23]
 800a092:	e006      	b.n	800a0a2 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800a094:	2303      	movs	r3, #3
 800a096:	75fb      	strb	r3, [r7, #23]
 800a098:	e003      	b.n	800a0a2 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800a09a:	2303      	movs	r3, #3
 800a09c:	75fb      	strb	r3, [r7, #23]
 800a09e:	e000      	b.n	800a0a2 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800a0a0:	bf00      	nop
  }

  return status;
 800a0a2:	7dfb      	ldrb	r3, [r7, #23]
}
 800a0a4:	4618      	mov	r0, r3
 800a0a6:	371c      	adds	r7, #28
 800a0a8:	46bd      	mov	sp, r7
 800a0aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ae:	4770      	bx	lr

0800a0b0 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800a0b0:	b480      	push	{r7}
 800a0b2:	b087      	sub	sp, #28
 800a0b4:	af00      	add	r7, sp, #0
 800a0b6:	60f8      	str	r0, [r7, #12]
 800a0b8:	60b9      	str	r1, [r7, #8]
 800a0ba:	4613      	mov	r3, r2
 800a0bc:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800a0be:	68fb      	ldr	r3, [r7, #12]
 800a0c0:	3301      	adds	r3, #1
 800a0c2:	781b      	ldrb	r3, [r3, #0]
 800a0c4:	2b03      	cmp	r3, #3
 800a0c6:	d120      	bne.n	800a10a <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	781b      	ldrb	r3, [r3, #0]
 800a0cc:	1e9a      	subs	r2, r3, #2
 800a0ce:	88fb      	ldrh	r3, [r7, #6]
 800a0d0:	4293      	cmp	r3, r2
 800a0d2:	bf28      	it	cs
 800a0d4:	4613      	movcs	r3, r2
 800a0d6:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	3302      	adds	r3, #2
 800a0dc:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800a0de:	2300      	movs	r3, #0
 800a0e0:	82fb      	strh	r3, [r7, #22]
 800a0e2:	e00b      	b.n	800a0fc <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800a0e4:	8afb      	ldrh	r3, [r7, #22]
 800a0e6:	68fa      	ldr	r2, [r7, #12]
 800a0e8:	4413      	add	r3, r2
 800a0ea:	781a      	ldrb	r2, [r3, #0]
 800a0ec:	68bb      	ldr	r3, [r7, #8]
 800a0ee:	701a      	strb	r2, [r3, #0]
      pdest++;
 800a0f0:	68bb      	ldr	r3, [r7, #8]
 800a0f2:	3301      	adds	r3, #1
 800a0f4:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800a0f6:	8afb      	ldrh	r3, [r7, #22]
 800a0f8:	3302      	adds	r3, #2
 800a0fa:	82fb      	strh	r3, [r7, #22]
 800a0fc:	8afa      	ldrh	r2, [r7, #22]
 800a0fe:	8abb      	ldrh	r3, [r7, #20]
 800a100:	429a      	cmp	r2, r3
 800a102:	d3ef      	bcc.n	800a0e4 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800a104:	68bb      	ldr	r3, [r7, #8]
 800a106:	2200      	movs	r2, #0
 800a108:	701a      	strb	r2, [r3, #0]
  }
}
 800a10a:	bf00      	nop
 800a10c:	371c      	adds	r7, #28
 800a10e:	46bd      	mov	sp, r7
 800a110:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a114:	4770      	bx	lr

0800a116 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800a116:	b480      	push	{r7}
 800a118:	b085      	sub	sp, #20
 800a11a:	af00      	add	r7, sp, #0
 800a11c:	6078      	str	r0, [r7, #4]
 800a11e:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800a120:	683b      	ldr	r3, [r7, #0]
 800a122:	881b      	ldrh	r3, [r3, #0]
 800a124:	687a      	ldr	r2, [r7, #4]
 800a126:	7812      	ldrb	r2, [r2, #0]
 800a128:	4413      	add	r3, r2
 800a12a:	b29a      	uxth	r2, r3
 800a12c:	683b      	ldr	r3, [r7, #0]
 800a12e:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	781b      	ldrb	r3, [r3, #0]
 800a134:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	4413      	add	r3, r2
 800a13a:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800a13c:	68fb      	ldr	r3, [r7, #12]
}
 800a13e:	4618      	mov	r0, r3
 800a140:	3714      	adds	r7, #20
 800a142:	46bd      	mov	sp, r7
 800a144:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a148:	4770      	bx	lr

0800a14a <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800a14a:	b580      	push	{r7, lr}
 800a14c:	b086      	sub	sp, #24
 800a14e:	af00      	add	r7, sp, #0
 800a150:	60f8      	str	r0, [r7, #12]
 800a152:	60b9      	str	r1, [r7, #8]
 800a154:	4613      	mov	r3, r2
 800a156:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800a158:	2301      	movs	r3, #1
 800a15a:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	789b      	ldrb	r3, [r3, #2]
 800a160:	2b01      	cmp	r3, #1
 800a162:	d002      	beq.n	800a16a <USBH_CtlReq+0x20>
 800a164:	2b02      	cmp	r3, #2
 800a166:	d00f      	beq.n	800a188 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800a168:	e027      	b.n	800a1ba <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	68ba      	ldr	r2, [r7, #8]
 800a16e:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800a170:	68fb      	ldr	r3, [r7, #12]
 800a172:	88fa      	ldrh	r2, [r7, #6]
 800a174:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	2201      	movs	r2, #1
 800a17a:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	2202      	movs	r2, #2
 800a180:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800a182:	2301      	movs	r3, #1
 800a184:	75fb      	strb	r3, [r7, #23]
      break;
 800a186:	e018      	b.n	800a1ba <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800a188:	68f8      	ldr	r0, [r7, #12]
 800a18a:	f000 f81b 	bl	800a1c4 <USBH_HandleControl>
 800a18e:	4603      	mov	r3, r0
 800a190:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800a192:	7dfb      	ldrb	r3, [r7, #23]
 800a194:	2b00      	cmp	r3, #0
 800a196:	d002      	beq.n	800a19e <USBH_CtlReq+0x54>
 800a198:	7dfb      	ldrb	r3, [r7, #23]
 800a19a:	2b03      	cmp	r3, #3
 800a19c:	d106      	bne.n	800a1ac <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	2201      	movs	r2, #1
 800a1a2:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	2200      	movs	r2, #0
 800a1a8:	761a      	strb	r2, [r3, #24]
      break;
 800a1aa:	e005      	b.n	800a1b8 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800a1ac:	7dfb      	ldrb	r3, [r7, #23]
 800a1ae:	2b02      	cmp	r3, #2
 800a1b0:	d102      	bne.n	800a1b8 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	2201      	movs	r2, #1
 800a1b6:	709a      	strb	r2, [r3, #2]
      break;
 800a1b8:	bf00      	nop
  }
  return status;
 800a1ba:	7dfb      	ldrb	r3, [r7, #23]
}
 800a1bc:	4618      	mov	r0, r3
 800a1be:	3718      	adds	r7, #24
 800a1c0:	46bd      	mov	sp, r7
 800a1c2:	bd80      	pop	{r7, pc}

0800a1c4 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800a1c4:	b580      	push	{r7, lr}
 800a1c6:	b086      	sub	sp, #24
 800a1c8:	af02      	add	r7, sp, #8
 800a1ca:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800a1cc:	2301      	movs	r3, #1
 800a1ce:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800a1d0:	2300      	movs	r3, #0
 800a1d2:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	7e1b      	ldrb	r3, [r3, #24]
 800a1d8:	3b01      	subs	r3, #1
 800a1da:	2b0a      	cmp	r3, #10
 800a1dc:	f200 8156 	bhi.w	800a48c <USBH_HandleControl+0x2c8>
 800a1e0:	a201      	add	r2, pc, #4	@ (adr r2, 800a1e8 <USBH_HandleControl+0x24>)
 800a1e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1e6:	bf00      	nop
 800a1e8:	0800a215 	.word	0x0800a215
 800a1ec:	0800a22f 	.word	0x0800a22f
 800a1f0:	0800a299 	.word	0x0800a299
 800a1f4:	0800a2bf 	.word	0x0800a2bf
 800a1f8:	0800a2f7 	.word	0x0800a2f7
 800a1fc:	0800a321 	.word	0x0800a321
 800a200:	0800a373 	.word	0x0800a373
 800a204:	0800a395 	.word	0x0800a395
 800a208:	0800a3d1 	.word	0x0800a3d1
 800a20c:	0800a3f7 	.word	0x0800a3f7
 800a210:	0800a435 	.word	0x0800a435
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	f103 0110 	add.w	r1, r3, #16
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	795b      	ldrb	r3, [r3, #5]
 800a21e:	461a      	mov	r2, r3
 800a220:	6878      	ldr	r0, [r7, #4]
 800a222:	f000 f943 	bl	800a4ac <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	2202      	movs	r2, #2
 800a22a:	761a      	strb	r2, [r3, #24]
      break;
 800a22c:	e139      	b.n	800a4a2 <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	795b      	ldrb	r3, [r3, #5]
 800a232:	4619      	mov	r1, r3
 800a234:	6878      	ldr	r0, [r7, #4]
 800a236:	f003 fb71 	bl	800d91c <USBH_LL_GetURBState>
 800a23a:	4603      	mov	r3, r0
 800a23c:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800a23e:	7bbb      	ldrb	r3, [r7, #14]
 800a240:	2b01      	cmp	r3, #1
 800a242:	d11e      	bne.n	800a282 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	7c1b      	ldrb	r3, [r3, #16]
 800a248:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800a24c:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	8adb      	ldrh	r3, [r3, #22]
 800a252:	2b00      	cmp	r3, #0
 800a254:	d00a      	beq.n	800a26c <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800a256:	7b7b      	ldrb	r3, [r7, #13]
 800a258:	2b80      	cmp	r3, #128	@ 0x80
 800a25a:	d103      	bne.n	800a264 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	2203      	movs	r2, #3
 800a260:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800a262:	e115      	b.n	800a490 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	2205      	movs	r2, #5
 800a268:	761a      	strb	r2, [r3, #24]
      break;
 800a26a:	e111      	b.n	800a490 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 800a26c:	7b7b      	ldrb	r3, [r7, #13]
 800a26e:	2b80      	cmp	r3, #128	@ 0x80
 800a270:	d103      	bne.n	800a27a <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	2209      	movs	r2, #9
 800a276:	761a      	strb	r2, [r3, #24]
      break;
 800a278:	e10a      	b.n	800a490 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	2207      	movs	r2, #7
 800a27e:	761a      	strb	r2, [r3, #24]
      break;
 800a280:	e106      	b.n	800a490 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800a282:	7bbb      	ldrb	r3, [r7, #14]
 800a284:	2b04      	cmp	r3, #4
 800a286:	d003      	beq.n	800a290 <USBH_HandleControl+0xcc>
 800a288:	7bbb      	ldrb	r3, [r7, #14]
 800a28a:	2b02      	cmp	r3, #2
 800a28c:	f040 8100 	bne.w	800a490 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	220b      	movs	r2, #11
 800a294:	761a      	strb	r2, [r3, #24]
      break;
 800a296:	e0fb      	b.n	800a490 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a29e:	b29a      	uxth	r2, r3
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	6899      	ldr	r1, [r3, #8]
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	899a      	ldrh	r2, [r3, #12]
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	791b      	ldrb	r3, [r3, #4]
 800a2b0:	6878      	ldr	r0, [r7, #4]
 800a2b2:	f000 f93a 	bl	800a52a <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	2204      	movs	r2, #4
 800a2ba:	761a      	strb	r2, [r3, #24]
      break;
 800a2bc:	e0f1      	b.n	800a4a2 <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	791b      	ldrb	r3, [r3, #4]
 800a2c2:	4619      	mov	r1, r3
 800a2c4:	6878      	ldr	r0, [r7, #4]
 800a2c6:	f003 fb29 	bl	800d91c <USBH_LL_GetURBState>
 800a2ca:	4603      	mov	r3, r0
 800a2cc:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800a2ce:	7bbb      	ldrb	r3, [r7, #14]
 800a2d0:	2b01      	cmp	r3, #1
 800a2d2:	d102      	bne.n	800a2da <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	2209      	movs	r2, #9
 800a2d8:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800a2da:	7bbb      	ldrb	r3, [r7, #14]
 800a2dc:	2b05      	cmp	r3, #5
 800a2de:	d102      	bne.n	800a2e6 <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800a2e0:	2303      	movs	r3, #3
 800a2e2:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800a2e4:	e0d6      	b.n	800a494 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 800a2e6:	7bbb      	ldrb	r3, [r7, #14]
 800a2e8:	2b04      	cmp	r3, #4
 800a2ea:	f040 80d3 	bne.w	800a494 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	220b      	movs	r2, #11
 800a2f2:	761a      	strb	r2, [r3, #24]
      break;
 800a2f4:	e0ce      	b.n	800a494 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	6899      	ldr	r1, [r3, #8]
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	899a      	ldrh	r2, [r3, #12]
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	795b      	ldrb	r3, [r3, #5]
 800a302:	2001      	movs	r0, #1
 800a304:	9000      	str	r0, [sp, #0]
 800a306:	6878      	ldr	r0, [r7, #4]
 800a308:	f000 f8ea 	bl	800a4e0 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a312:	b29a      	uxth	r2, r3
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	2206      	movs	r2, #6
 800a31c:	761a      	strb	r2, [r3, #24]
      break;
 800a31e:	e0c0      	b.n	800a4a2 <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	795b      	ldrb	r3, [r3, #5]
 800a324:	4619      	mov	r1, r3
 800a326:	6878      	ldr	r0, [r7, #4]
 800a328:	f003 faf8 	bl	800d91c <USBH_LL_GetURBState>
 800a32c:	4603      	mov	r3, r0
 800a32e:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800a330:	7bbb      	ldrb	r3, [r7, #14]
 800a332:	2b01      	cmp	r3, #1
 800a334:	d103      	bne.n	800a33e <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	2207      	movs	r2, #7
 800a33a:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800a33c:	e0ac      	b.n	800a498 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 800a33e:	7bbb      	ldrb	r3, [r7, #14]
 800a340:	2b05      	cmp	r3, #5
 800a342:	d105      	bne.n	800a350 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	220c      	movs	r2, #12
 800a348:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800a34a:	2303      	movs	r3, #3
 800a34c:	73fb      	strb	r3, [r7, #15]
      break;
 800a34e:	e0a3      	b.n	800a498 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 800a350:	7bbb      	ldrb	r3, [r7, #14]
 800a352:	2b02      	cmp	r3, #2
 800a354:	d103      	bne.n	800a35e <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	2205      	movs	r2, #5
 800a35a:	761a      	strb	r2, [r3, #24]
      break;
 800a35c:	e09c      	b.n	800a498 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 800a35e:	7bbb      	ldrb	r3, [r7, #14]
 800a360:	2b04      	cmp	r3, #4
 800a362:	f040 8099 	bne.w	800a498 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	220b      	movs	r2, #11
 800a36a:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800a36c:	2302      	movs	r3, #2
 800a36e:	73fb      	strb	r3, [r7, #15]
      break;
 800a370:	e092      	b.n	800a498 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	791b      	ldrb	r3, [r3, #4]
 800a376:	2200      	movs	r2, #0
 800a378:	2100      	movs	r1, #0
 800a37a:	6878      	ldr	r0, [r7, #4]
 800a37c:	f000 f8d5 	bl	800a52a <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a386:	b29a      	uxth	r2, r3
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	2208      	movs	r2, #8
 800a390:	761a      	strb	r2, [r3, #24]

      break;
 800a392:	e086      	b.n	800a4a2 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	791b      	ldrb	r3, [r3, #4]
 800a398:	4619      	mov	r1, r3
 800a39a:	6878      	ldr	r0, [r7, #4]
 800a39c:	f003 fabe 	bl	800d91c <USBH_LL_GetURBState>
 800a3a0:	4603      	mov	r3, r0
 800a3a2:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800a3a4:	7bbb      	ldrb	r3, [r7, #14]
 800a3a6:	2b01      	cmp	r3, #1
 800a3a8:	d105      	bne.n	800a3b6 <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	220d      	movs	r2, #13
 800a3ae:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800a3b0:	2300      	movs	r3, #0
 800a3b2:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800a3b4:	e072      	b.n	800a49c <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 800a3b6:	7bbb      	ldrb	r3, [r7, #14]
 800a3b8:	2b04      	cmp	r3, #4
 800a3ba:	d103      	bne.n	800a3c4 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	220b      	movs	r2, #11
 800a3c0:	761a      	strb	r2, [r3, #24]
      break;
 800a3c2:	e06b      	b.n	800a49c <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 800a3c4:	7bbb      	ldrb	r3, [r7, #14]
 800a3c6:	2b05      	cmp	r3, #5
 800a3c8:	d168      	bne.n	800a49c <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 800a3ca:	2303      	movs	r3, #3
 800a3cc:	73fb      	strb	r3, [r7, #15]
      break;
 800a3ce:	e065      	b.n	800a49c <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	795b      	ldrb	r3, [r3, #5]
 800a3d4:	2201      	movs	r2, #1
 800a3d6:	9200      	str	r2, [sp, #0]
 800a3d8:	2200      	movs	r2, #0
 800a3da:	2100      	movs	r1, #0
 800a3dc:	6878      	ldr	r0, [r7, #4]
 800a3de:	f000 f87f 	bl	800a4e0 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a3e8:	b29a      	uxth	r2, r3
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	220a      	movs	r2, #10
 800a3f2:	761a      	strb	r2, [r3, #24]
      break;
 800a3f4:	e055      	b.n	800a4a2 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	795b      	ldrb	r3, [r3, #5]
 800a3fa:	4619      	mov	r1, r3
 800a3fc:	6878      	ldr	r0, [r7, #4]
 800a3fe:	f003 fa8d 	bl	800d91c <USBH_LL_GetURBState>
 800a402:	4603      	mov	r3, r0
 800a404:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800a406:	7bbb      	ldrb	r3, [r7, #14]
 800a408:	2b01      	cmp	r3, #1
 800a40a:	d105      	bne.n	800a418 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 800a40c:	2300      	movs	r3, #0
 800a40e:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	220d      	movs	r2, #13
 800a414:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800a416:	e043      	b.n	800a4a0 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 800a418:	7bbb      	ldrb	r3, [r7, #14]
 800a41a:	2b02      	cmp	r3, #2
 800a41c:	d103      	bne.n	800a426 <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	2209      	movs	r2, #9
 800a422:	761a      	strb	r2, [r3, #24]
      break;
 800a424:	e03c      	b.n	800a4a0 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 800a426:	7bbb      	ldrb	r3, [r7, #14]
 800a428:	2b04      	cmp	r3, #4
 800a42a:	d139      	bne.n	800a4a0 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	220b      	movs	r2, #11
 800a430:	761a      	strb	r2, [r3, #24]
      break;
 800a432:	e035      	b.n	800a4a0 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	7e5b      	ldrb	r3, [r3, #25]
 800a438:	3301      	adds	r3, #1
 800a43a:	b2da      	uxtb	r2, r3
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	765a      	strb	r2, [r3, #25]
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	7e5b      	ldrb	r3, [r3, #25]
 800a444:	2b02      	cmp	r3, #2
 800a446:	d806      	bhi.n	800a456 <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	2201      	movs	r2, #1
 800a44c:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	2201      	movs	r2, #1
 800a452:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800a454:	e025      	b.n	800a4a2 <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a45c:	2106      	movs	r1, #6
 800a45e:	6878      	ldr	r0, [r7, #4]
 800a460:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	2200      	movs	r2, #0
 800a466:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	795b      	ldrb	r3, [r3, #5]
 800a46c:	4619      	mov	r1, r3
 800a46e:	6878      	ldr	r0, [r7, #4]
 800a470:	f000 f90c 	bl	800a68c <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	791b      	ldrb	r3, [r3, #4]
 800a478:	4619      	mov	r1, r3
 800a47a:	6878      	ldr	r0, [r7, #4]
 800a47c:	f000 f906 	bl	800a68c <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	2200      	movs	r2, #0
 800a484:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800a486:	2302      	movs	r3, #2
 800a488:	73fb      	strb	r3, [r7, #15]
      break;
 800a48a:	e00a      	b.n	800a4a2 <USBH_HandleControl+0x2de>

    default:
      break;
 800a48c:	bf00      	nop
 800a48e:	e008      	b.n	800a4a2 <USBH_HandleControl+0x2de>
      break;
 800a490:	bf00      	nop
 800a492:	e006      	b.n	800a4a2 <USBH_HandleControl+0x2de>
      break;
 800a494:	bf00      	nop
 800a496:	e004      	b.n	800a4a2 <USBH_HandleControl+0x2de>
      break;
 800a498:	bf00      	nop
 800a49a:	e002      	b.n	800a4a2 <USBH_HandleControl+0x2de>
      break;
 800a49c:	bf00      	nop
 800a49e:	e000      	b.n	800a4a2 <USBH_HandleControl+0x2de>
      break;
 800a4a0:	bf00      	nop
  }

  return status;
 800a4a2:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4a4:	4618      	mov	r0, r3
 800a4a6:	3710      	adds	r7, #16
 800a4a8:	46bd      	mov	sp, r7
 800a4aa:	bd80      	pop	{r7, pc}

0800a4ac <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800a4ac:	b580      	push	{r7, lr}
 800a4ae:	b088      	sub	sp, #32
 800a4b0:	af04      	add	r7, sp, #16
 800a4b2:	60f8      	str	r0, [r7, #12]
 800a4b4:	60b9      	str	r1, [r7, #8]
 800a4b6:	4613      	mov	r3, r2
 800a4b8:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a4ba:	79f9      	ldrb	r1, [r7, #7]
 800a4bc:	2300      	movs	r3, #0
 800a4be:	9303      	str	r3, [sp, #12]
 800a4c0:	2308      	movs	r3, #8
 800a4c2:	9302      	str	r3, [sp, #8]
 800a4c4:	68bb      	ldr	r3, [r7, #8]
 800a4c6:	9301      	str	r3, [sp, #4]
 800a4c8:	2300      	movs	r3, #0
 800a4ca:	9300      	str	r3, [sp, #0]
 800a4cc:	2300      	movs	r3, #0
 800a4ce:	2200      	movs	r2, #0
 800a4d0:	68f8      	ldr	r0, [r7, #12]
 800a4d2:	f003 f9f2 	bl	800d8ba <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800a4d6:	2300      	movs	r3, #0
}
 800a4d8:	4618      	mov	r0, r3
 800a4da:	3710      	adds	r7, #16
 800a4dc:	46bd      	mov	sp, r7
 800a4de:	bd80      	pop	{r7, pc}

0800a4e0 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800a4e0:	b580      	push	{r7, lr}
 800a4e2:	b088      	sub	sp, #32
 800a4e4:	af04      	add	r7, sp, #16
 800a4e6:	60f8      	str	r0, [r7, #12]
 800a4e8:	60b9      	str	r1, [r7, #8]
 800a4ea:	4611      	mov	r1, r2
 800a4ec:	461a      	mov	r2, r3
 800a4ee:	460b      	mov	r3, r1
 800a4f0:	80fb      	strh	r3, [r7, #6]
 800a4f2:	4613      	mov	r3, r2
 800a4f4:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	d001      	beq.n	800a504 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800a500:	2300      	movs	r3, #0
 800a502:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a504:	7979      	ldrb	r1, [r7, #5]
 800a506:	7e3b      	ldrb	r3, [r7, #24]
 800a508:	9303      	str	r3, [sp, #12]
 800a50a:	88fb      	ldrh	r3, [r7, #6]
 800a50c:	9302      	str	r3, [sp, #8]
 800a50e:	68bb      	ldr	r3, [r7, #8]
 800a510:	9301      	str	r3, [sp, #4]
 800a512:	2301      	movs	r3, #1
 800a514:	9300      	str	r3, [sp, #0]
 800a516:	2300      	movs	r3, #0
 800a518:	2200      	movs	r2, #0
 800a51a:	68f8      	ldr	r0, [r7, #12]
 800a51c:	f003 f9cd 	bl	800d8ba <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800a520:	2300      	movs	r3, #0
}
 800a522:	4618      	mov	r0, r3
 800a524:	3710      	adds	r7, #16
 800a526:	46bd      	mov	sp, r7
 800a528:	bd80      	pop	{r7, pc}

0800a52a <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800a52a:	b580      	push	{r7, lr}
 800a52c:	b088      	sub	sp, #32
 800a52e:	af04      	add	r7, sp, #16
 800a530:	60f8      	str	r0, [r7, #12]
 800a532:	60b9      	str	r1, [r7, #8]
 800a534:	4611      	mov	r1, r2
 800a536:	461a      	mov	r2, r3
 800a538:	460b      	mov	r3, r1
 800a53a:	80fb      	strh	r3, [r7, #6]
 800a53c:	4613      	mov	r3, r2
 800a53e:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a540:	7979      	ldrb	r1, [r7, #5]
 800a542:	2300      	movs	r3, #0
 800a544:	9303      	str	r3, [sp, #12]
 800a546:	88fb      	ldrh	r3, [r7, #6]
 800a548:	9302      	str	r3, [sp, #8]
 800a54a:	68bb      	ldr	r3, [r7, #8]
 800a54c:	9301      	str	r3, [sp, #4]
 800a54e:	2301      	movs	r3, #1
 800a550:	9300      	str	r3, [sp, #0]
 800a552:	2300      	movs	r3, #0
 800a554:	2201      	movs	r2, #1
 800a556:	68f8      	ldr	r0, [r7, #12]
 800a558:	f003 f9af 	bl	800d8ba <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800a55c:	2300      	movs	r3, #0

}
 800a55e:	4618      	mov	r0, r3
 800a560:	3710      	adds	r7, #16
 800a562:	46bd      	mov	sp, r7
 800a564:	bd80      	pop	{r7, pc}

0800a566 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800a566:	b580      	push	{r7, lr}
 800a568:	b088      	sub	sp, #32
 800a56a:	af04      	add	r7, sp, #16
 800a56c:	60f8      	str	r0, [r7, #12]
 800a56e:	60b9      	str	r1, [r7, #8]
 800a570:	4611      	mov	r1, r2
 800a572:	461a      	mov	r2, r3
 800a574:	460b      	mov	r3, r1
 800a576:	80fb      	strh	r3, [r7, #6]
 800a578:	4613      	mov	r3, r2
 800a57a:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a582:	2b00      	cmp	r3, #0
 800a584:	d001      	beq.n	800a58a <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800a586:	2300      	movs	r3, #0
 800a588:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a58a:	7979      	ldrb	r1, [r7, #5]
 800a58c:	7e3b      	ldrb	r3, [r7, #24]
 800a58e:	9303      	str	r3, [sp, #12]
 800a590:	88fb      	ldrh	r3, [r7, #6]
 800a592:	9302      	str	r3, [sp, #8]
 800a594:	68bb      	ldr	r3, [r7, #8]
 800a596:	9301      	str	r3, [sp, #4]
 800a598:	2301      	movs	r3, #1
 800a59a:	9300      	str	r3, [sp, #0]
 800a59c:	2302      	movs	r3, #2
 800a59e:	2200      	movs	r2, #0
 800a5a0:	68f8      	ldr	r0, [r7, #12]
 800a5a2:	f003 f98a 	bl	800d8ba <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800a5a6:	2300      	movs	r3, #0
}
 800a5a8:	4618      	mov	r0, r3
 800a5aa:	3710      	adds	r7, #16
 800a5ac:	46bd      	mov	sp, r7
 800a5ae:	bd80      	pop	{r7, pc}

0800a5b0 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800a5b0:	b580      	push	{r7, lr}
 800a5b2:	b088      	sub	sp, #32
 800a5b4:	af04      	add	r7, sp, #16
 800a5b6:	60f8      	str	r0, [r7, #12]
 800a5b8:	60b9      	str	r1, [r7, #8]
 800a5ba:	4611      	mov	r1, r2
 800a5bc:	461a      	mov	r2, r3
 800a5be:	460b      	mov	r3, r1
 800a5c0:	80fb      	strh	r3, [r7, #6]
 800a5c2:	4613      	mov	r3, r2
 800a5c4:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a5c6:	7979      	ldrb	r1, [r7, #5]
 800a5c8:	2300      	movs	r3, #0
 800a5ca:	9303      	str	r3, [sp, #12]
 800a5cc:	88fb      	ldrh	r3, [r7, #6]
 800a5ce:	9302      	str	r3, [sp, #8]
 800a5d0:	68bb      	ldr	r3, [r7, #8]
 800a5d2:	9301      	str	r3, [sp, #4]
 800a5d4:	2301      	movs	r3, #1
 800a5d6:	9300      	str	r3, [sp, #0]
 800a5d8:	2302      	movs	r3, #2
 800a5da:	2201      	movs	r2, #1
 800a5dc:	68f8      	ldr	r0, [r7, #12]
 800a5de:	f003 f96c 	bl	800d8ba <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800a5e2:	2300      	movs	r3, #0
}
 800a5e4:	4618      	mov	r0, r3
 800a5e6:	3710      	adds	r7, #16
 800a5e8:	46bd      	mov	sp, r7
 800a5ea:	bd80      	pop	{r7, pc}

0800a5ec <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800a5ec:	b580      	push	{r7, lr}
 800a5ee:	b086      	sub	sp, #24
 800a5f0:	af04      	add	r7, sp, #16
 800a5f2:	6078      	str	r0, [r7, #4]
 800a5f4:	4608      	mov	r0, r1
 800a5f6:	4611      	mov	r1, r2
 800a5f8:	461a      	mov	r2, r3
 800a5fa:	4603      	mov	r3, r0
 800a5fc:	70fb      	strb	r3, [r7, #3]
 800a5fe:	460b      	mov	r3, r1
 800a600:	70bb      	strb	r3, [r7, #2]
 800a602:	4613      	mov	r3, r2
 800a604:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800a606:	7878      	ldrb	r0, [r7, #1]
 800a608:	78ba      	ldrb	r2, [r7, #2]
 800a60a:	78f9      	ldrb	r1, [r7, #3]
 800a60c:	8b3b      	ldrh	r3, [r7, #24]
 800a60e:	9302      	str	r3, [sp, #8]
 800a610:	7d3b      	ldrb	r3, [r7, #20]
 800a612:	9301      	str	r3, [sp, #4]
 800a614:	7c3b      	ldrb	r3, [r7, #16]
 800a616:	9300      	str	r3, [sp, #0]
 800a618:	4603      	mov	r3, r0
 800a61a:	6878      	ldr	r0, [r7, #4]
 800a61c:	f003 f8ff 	bl	800d81e <USBH_LL_OpenPipe>

  return USBH_OK;
 800a620:	2300      	movs	r3, #0
}
 800a622:	4618      	mov	r0, r3
 800a624:	3708      	adds	r7, #8
 800a626:	46bd      	mov	sp, r7
 800a628:	bd80      	pop	{r7, pc}

0800a62a <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800a62a:	b580      	push	{r7, lr}
 800a62c:	b082      	sub	sp, #8
 800a62e:	af00      	add	r7, sp, #0
 800a630:	6078      	str	r0, [r7, #4]
 800a632:	460b      	mov	r3, r1
 800a634:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800a636:	78fb      	ldrb	r3, [r7, #3]
 800a638:	4619      	mov	r1, r3
 800a63a:	6878      	ldr	r0, [r7, #4]
 800a63c:	f003 f91e 	bl	800d87c <USBH_LL_ClosePipe>

  return USBH_OK;
 800a640:	2300      	movs	r3, #0
}
 800a642:	4618      	mov	r0, r3
 800a644:	3708      	adds	r7, #8
 800a646:	46bd      	mov	sp, r7
 800a648:	bd80      	pop	{r7, pc}

0800a64a <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800a64a:	b580      	push	{r7, lr}
 800a64c:	b084      	sub	sp, #16
 800a64e:	af00      	add	r7, sp, #0
 800a650:	6078      	str	r0, [r7, #4]
 800a652:	460b      	mov	r3, r1
 800a654:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800a656:	6878      	ldr	r0, [r7, #4]
 800a658:	f000 f836 	bl	800a6c8 <USBH_GetFreePipe>
 800a65c:	4603      	mov	r3, r0
 800a65e:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800a660:	89fb      	ldrh	r3, [r7, #14]
 800a662:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a666:	4293      	cmp	r3, r2
 800a668:	d00a      	beq.n	800a680 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800a66a:	78fa      	ldrb	r2, [r7, #3]
 800a66c:	89fb      	ldrh	r3, [r7, #14]
 800a66e:	f003 030f 	and.w	r3, r3, #15
 800a672:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a676:	6879      	ldr	r1, [r7, #4]
 800a678:	33e0      	adds	r3, #224	@ 0xe0
 800a67a:	009b      	lsls	r3, r3, #2
 800a67c:	440b      	add	r3, r1
 800a67e:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800a680:	89fb      	ldrh	r3, [r7, #14]
 800a682:	b2db      	uxtb	r3, r3
}
 800a684:	4618      	mov	r0, r3
 800a686:	3710      	adds	r7, #16
 800a688:	46bd      	mov	sp, r7
 800a68a:	bd80      	pop	{r7, pc}

0800a68c <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800a68c:	b480      	push	{r7}
 800a68e:	b083      	sub	sp, #12
 800a690:	af00      	add	r7, sp, #0
 800a692:	6078      	str	r0, [r7, #4]
 800a694:	460b      	mov	r3, r1
 800a696:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800a698:	78fb      	ldrb	r3, [r7, #3]
 800a69a:	2b0f      	cmp	r3, #15
 800a69c:	d80d      	bhi.n	800a6ba <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800a69e:	78fb      	ldrb	r3, [r7, #3]
 800a6a0:	687a      	ldr	r2, [r7, #4]
 800a6a2:	33e0      	adds	r3, #224	@ 0xe0
 800a6a4:	009b      	lsls	r3, r3, #2
 800a6a6:	4413      	add	r3, r2
 800a6a8:	685a      	ldr	r2, [r3, #4]
 800a6aa:	78fb      	ldrb	r3, [r7, #3]
 800a6ac:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800a6b0:	6879      	ldr	r1, [r7, #4]
 800a6b2:	33e0      	adds	r3, #224	@ 0xe0
 800a6b4:	009b      	lsls	r3, r3, #2
 800a6b6:	440b      	add	r3, r1
 800a6b8:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800a6ba:	2300      	movs	r3, #0
}
 800a6bc:	4618      	mov	r0, r3
 800a6be:	370c      	adds	r7, #12
 800a6c0:	46bd      	mov	sp, r7
 800a6c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6c6:	4770      	bx	lr

0800a6c8 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800a6c8:	b480      	push	{r7}
 800a6ca:	b085      	sub	sp, #20
 800a6cc:	af00      	add	r7, sp, #0
 800a6ce:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800a6d0:	2300      	movs	r3, #0
 800a6d2:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800a6d4:	2300      	movs	r3, #0
 800a6d6:	73fb      	strb	r3, [r7, #15]
 800a6d8:	e00f      	b.n	800a6fa <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800a6da:	7bfb      	ldrb	r3, [r7, #15]
 800a6dc:	687a      	ldr	r2, [r7, #4]
 800a6de:	33e0      	adds	r3, #224	@ 0xe0
 800a6e0:	009b      	lsls	r3, r3, #2
 800a6e2:	4413      	add	r3, r2
 800a6e4:	685b      	ldr	r3, [r3, #4]
 800a6e6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d102      	bne.n	800a6f4 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800a6ee:	7bfb      	ldrb	r3, [r7, #15]
 800a6f0:	b29b      	uxth	r3, r3
 800a6f2:	e007      	b.n	800a704 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800a6f4:	7bfb      	ldrb	r3, [r7, #15]
 800a6f6:	3301      	adds	r3, #1
 800a6f8:	73fb      	strb	r3, [r7, #15]
 800a6fa:	7bfb      	ldrb	r3, [r7, #15]
 800a6fc:	2b0f      	cmp	r3, #15
 800a6fe:	d9ec      	bls.n	800a6da <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800a700:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 800a704:	4618      	mov	r0, r3
 800a706:	3714      	adds	r7, #20
 800a708:	46bd      	mov	sp, r7
 800a70a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a70e:	4770      	bx	lr

0800a710 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800a710:	b580      	push	{r7, lr}
 800a712:	b084      	sub	sp, #16
 800a714:	af00      	add	r7, sp, #0
 800a716:	4603      	mov	r3, r0
 800a718:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800a71a:	79fb      	ldrb	r3, [r7, #7]
 800a71c:	4a08      	ldr	r2, [pc, #32]	@ (800a740 <disk_status+0x30>)
 800a71e:	009b      	lsls	r3, r3, #2
 800a720:	4413      	add	r3, r2
 800a722:	685b      	ldr	r3, [r3, #4]
 800a724:	685b      	ldr	r3, [r3, #4]
 800a726:	79fa      	ldrb	r2, [r7, #7]
 800a728:	4905      	ldr	r1, [pc, #20]	@ (800a740 <disk_status+0x30>)
 800a72a:	440a      	add	r2, r1
 800a72c:	7b12      	ldrb	r2, [r2, #12]
 800a72e:	4610      	mov	r0, r2
 800a730:	4798      	blx	r3
 800a732:	4603      	mov	r3, r0
 800a734:	73fb      	strb	r3, [r7, #15]
  return stat;
 800a736:	7bfb      	ldrb	r3, [r7, #15]
}
 800a738:	4618      	mov	r0, r3
 800a73a:	3710      	adds	r7, #16
 800a73c:	46bd      	mov	sp, r7
 800a73e:	bd80      	pop	{r7, pc}
 800a740:	20000bf0 	.word	0x20000bf0

0800a744 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800a744:	b580      	push	{r7, lr}
 800a746:	b084      	sub	sp, #16
 800a748:	af00      	add	r7, sp, #0
 800a74a:	4603      	mov	r3, r0
 800a74c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800a74e:	2300      	movs	r3, #0
 800a750:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800a752:	79fb      	ldrb	r3, [r7, #7]
 800a754:	4a0e      	ldr	r2, [pc, #56]	@ (800a790 <disk_initialize+0x4c>)
 800a756:	5cd3      	ldrb	r3, [r2, r3]
 800a758:	2b00      	cmp	r3, #0
 800a75a:	d114      	bne.n	800a786 <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800a75c:	79fb      	ldrb	r3, [r7, #7]
 800a75e:	4a0c      	ldr	r2, [pc, #48]	@ (800a790 <disk_initialize+0x4c>)
 800a760:	009b      	lsls	r3, r3, #2
 800a762:	4413      	add	r3, r2
 800a764:	685b      	ldr	r3, [r3, #4]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	79fa      	ldrb	r2, [r7, #7]
 800a76a:	4909      	ldr	r1, [pc, #36]	@ (800a790 <disk_initialize+0x4c>)
 800a76c:	440a      	add	r2, r1
 800a76e:	7b12      	ldrb	r2, [r2, #12]
 800a770:	4610      	mov	r0, r2
 800a772:	4798      	blx	r3
 800a774:	4603      	mov	r3, r0
 800a776:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 800a778:	7bfb      	ldrb	r3, [r7, #15]
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d103      	bne.n	800a786 <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 800a77e:	79fb      	ldrb	r3, [r7, #7]
 800a780:	4a03      	ldr	r2, [pc, #12]	@ (800a790 <disk_initialize+0x4c>)
 800a782:	2101      	movs	r1, #1
 800a784:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 800a786:	7bfb      	ldrb	r3, [r7, #15]
}
 800a788:	4618      	mov	r0, r3
 800a78a:	3710      	adds	r7, #16
 800a78c:	46bd      	mov	sp, r7
 800a78e:	bd80      	pop	{r7, pc}
 800a790:	20000bf0 	.word	0x20000bf0

0800a794 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800a794:	b590      	push	{r4, r7, lr}
 800a796:	b087      	sub	sp, #28
 800a798:	af00      	add	r7, sp, #0
 800a79a:	60b9      	str	r1, [r7, #8]
 800a79c:	607a      	str	r2, [r7, #4]
 800a79e:	603b      	str	r3, [r7, #0]
 800a7a0:	4603      	mov	r3, r0
 800a7a2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800a7a4:	7bfb      	ldrb	r3, [r7, #15]
 800a7a6:	4a0a      	ldr	r2, [pc, #40]	@ (800a7d0 <disk_read+0x3c>)
 800a7a8:	009b      	lsls	r3, r3, #2
 800a7aa:	4413      	add	r3, r2
 800a7ac:	685b      	ldr	r3, [r3, #4]
 800a7ae:	689c      	ldr	r4, [r3, #8]
 800a7b0:	7bfb      	ldrb	r3, [r7, #15]
 800a7b2:	4a07      	ldr	r2, [pc, #28]	@ (800a7d0 <disk_read+0x3c>)
 800a7b4:	4413      	add	r3, r2
 800a7b6:	7b18      	ldrb	r0, [r3, #12]
 800a7b8:	683b      	ldr	r3, [r7, #0]
 800a7ba:	687a      	ldr	r2, [r7, #4]
 800a7bc:	68b9      	ldr	r1, [r7, #8]
 800a7be:	47a0      	blx	r4
 800a7c0:	4603      	mov	r3, r0
 800a7c2:	75fb      	strb	r3, [r7, #23]
  return res;
 800a7c4:	7dfb      	ldrb	r3, [r7, #23]
}
 800a7c6:	4618      	mov	r0, r3
 800a7c8:	371c      	adds	r7, #28
 800a7ca:	46bd      	mov	sp, r7
 800a7cc:	bd90      	pop	{r4, r7, pc}
 800a7ce:	bf00      	nop
 800a7d0:	20000bf0 	.word	0x20000bf0

0800a7d4 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800a7d4:	b590      	push	{r4, r7, lr}
 800a7d6:	b087      	sub	sp, #28
 800a7d8:	af00      	add	r7, sp, #0
 800a7da:	60b9      	str	r1, [r7, #8]
 800a7dc:	607a      	str	r2, [r7, #4]
 800a7de:	603b      	str	r3, [r7, #0]
 800a7e0:	4603      	mov	r3, r0
 800a7e2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800a7e4:	7bfb      	ldrb	r3, [r7, #15]
 800a7e6:	4a0a      	ldr	r2, [pc, #40]	@ (800a810 <disk_write+0x3c>)
 800a7e8:	009b      	lsls	r3, r3, #2
 800a7ea:	4413      	add	r3, r2
 800a7ec:	685b      	ldr	r3, [r3, #4]
 800a7ee:	68dc      	ldr	r4, [r3, #12]
 800a7f0:	7bfb      	ldrb	r3, [r7, #15]
 800a7f2:	4a07      	ldr	r2, [pc, #28]	@ (800a810 <disk_write+0x3c>)
 800a7f4:	4413      	add	r3, r2
 800a7f6:	7b18      	ldrb	r0, [r3, #12]
 800a7f8:	683b      	ldr	r3, [r7, #0]
 800a7fa:	687a      	ldr	r2, [r7, #4]
 800a7fc:	68b9      	ldr	r1, [r7, #8]
 800a7fe:	47a0      	blx	r4
 800a800:	4603      	mov	r3, r0
 800a802:	75fb      	strb	r3, [r7, #23]
  return res;
 800a804:	7dfb      	ldrb	r3, [r7, #23]
}
 800a806:	4618      	mov	r0, r3
 800a808:	371c      	adds	r7, #28
 800a80a:	46bd      	mov	sp, r7
 800a80c:	bd90      	pop	{r4, r7, pc}
 800a80e:	bf00      	nop
 800a810:	20000bf0 	.word	0x20000bf0

0800a814 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800a814:	b580      	push	{r7, lr}
 800a816:	b084      	sub	sp, #16
 800a818:	af00      	add	r7, sp, #0
 800a81a:	4603      	mov	r3, r0
 800a81c:	603a      	str	r2, [r7, #0]
 800a81e:	71fb      	strb	r3, [r7, #7]
 800a820:	460b      	mov	r3, r1
 800a822:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800a824:	79fb      	ldrb	r3, [r7, #7]
 800a826:	4a09      	ldr	r2, [pc, #36]	@ (800a84c <disk_ioctl+0x38>)
 800a828:	009b      	lsls	r3, r3, #2
 800a82a:	4413      	add	r3, r2
 800a82c:	685b      	ldr	r3, [r3, #4]
 800a82e:	691b      	ldr	r3, [r3, #16]
 800a830:	79fa      	ldrb	r2, [r7, #7]
 800a832:	4906      	ldr	r1, [pc, #24]	@ (800a84c <disk_ioctl+0x38>)
 800a834:	440a      	add	r2, r1
 800a836:	7b10      	ldrb	r0, [r2, #12]
 800a838:	79b9      	ldrb	r1, [r7, #6]
 800a83a:	683a      	ldr	r2, [r7, #0]
 800a83c:	4798      	blx	r3
 800a83e:	4603      	mov	r3, r0
 800a840:	73fb      	strb	r3, [r7, #15]
  return res;
 800a842:	7bfb      	ldrb	r3, [r7, #15]
}
 800a844:	4618      	mov	r0, r3
 800a846:	3710      	adds	r7, #16
 800a848:	46bd      	mov	sp, r7
 800a84a:	bd80      	pop	{r7, pc}
 800a84c:	20000bf0 	.word	0x20000bf0

0800a850 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800a850:	b480      	push	{r7}
 800a852:	b085      	sub	sp, #20
 800a854:	af00      	add	r7, sp, #0
 800a856:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	3301      	adds	r3, #1
 800a85c:	781b      	ldrb	r3, [r3, #0]
 800a85e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800a860:	89fb      	ldrh	r3, [r7, #14]
 800a862:	021b      	lsls	r3, r3, #8
 800a864:	b21a      	sxth	r2, r3
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	781b      	ldrb	r3, [r3, #0]
 800a86a:	b21b      	sxth	r3, r3
 800a86c:	4313      	orrs	r3, r2
 800a86e:	b21b      	sxth	r3, r3
 800a870:	81fb      	strh	r3, [r7, #14]
	return rv;
 800a872:	89fb      	ldrh	r3, [r7, #14]
}
 800a874:	4618      	mov	r0, r3
 800a876:	3714      	adds	r7, #20
 800a878:	46bd      	mov	sp, r7
 800a87a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a87e:	4770      	bx	lr

0800a880 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800a880:	b480      	push	{r7}
 800a882:	b085      	sub	sp, #20
 800a884:	af00      	add	r7, sp, #0
 800a886:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	3303      	adds	r3, #3
 800a88c:	781b      	ldrb	r3, [r3, #0]
 800a88e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	021b      	lsls	r3, r3, #8
 800a894:	687a      	ldr	r2, [r7, #4]
 800a896:	3202      	adds	r2, #2
 800a898:	7812      	ldrb	r2, [r2, #0]
 800a89a:	4313      	orrs	r3, r2
 800a89c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	021b      	lsls	r3, r3, #8
 800a8a2:	687a      	ldr	r2, [r7, #4]
 800a8a4:	3201      	adds	r2, #1
 800a8a6:	7812      	ldrb	r2, [r2, #0]
 800a8a8:	4313      	orrs	r3, r2
 800a8aa:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800a8ac:	68fb      	ldr	r3, [r7, #12]
 800a8ae:	021b      	lsls	r3, r3, #8
 800a8b0:	687a      	ldr	r2, [r7, #4]
 800a8b2:	7812      	ldrb	r2, [r2, #0]
 800a8b4:	4313      	orrs	r3, r2
 800a8b6:	60fb      	str	r3, [r7, #12]
	return rv;
 800a8b8:	68fb      	ldr	r3, [r7, #12]
}
 800a8ba:	4618      	mov	r0, r3
 800a8bc:	3714      	adds	r7, #20
 800a8be:	46bd      	mov	sp, r7
 800a8c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8c4:	4770      	bx	lr

0800a8c6 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800a8c6:	b480      	push	{r7}
 800a8c8:	b083      	sub	sp, #12
 800a8ca:	af00      	add	r7, sp, #0
 800a8cc:	6078      	str	r0, [r7, #4]
 800a8ce:	460b      	mov	r3, r1
 800a8d0:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	1c5a      	adds	r2, r3, #1
 800a8d6:	607a      	str	r2, [r7, #4]
 800a8d8:	887a      	ldrh	r2, [r7, #2]
 800a8da:	b2d2      	uxtb	r2, r2
 800a8dc:	701a      	strb	r2, [r3, #0]
 800a8de:	887b      	ldrh	r3, [r7, #2]
 800a8e0:	0a1b      	lsrs	r3, r3, #8
 800a8e2:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	1c5a      	adds	r2, r3, #1
 800a8e8:	607a      	str	r2, [r7, #4]
 800a8ea:	887a      	ldrh	r2, [r7, #2]
 800a8ec:	b2d2      	uxtb	r2, r2
 800a8ee:	701a      	strb	r2, [r3, #0]
}
 800a8f0:	bf00      	nop
 800a8f2:	370c      	adds	r7, #12
 800a8f4:	46bd      	mov	sp, r7
 800a8f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8fa:	4770      	bx	lr

0800a8fc <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800a8fc:	b480      	push	{r7}
 800a8fe:	b083      	sub	sp, #12
 800a900:	af00      	add	r7, sp, #0
 800a902:	6078      	str	r0, [r7, #4]
 800a904:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	1c5a      	adds	r2, r3, #1
 800a90a:	607a      	str	r2, [r7, #4]
 800a90c:	683a      	ldr	r2, [r7, #0]
 800a90e:	b2d2      	uxtb	r2, r2
 800a910:	701a      	strb	r2, [r3, #0]
 800a912:	683b      	ldr	r3, [r7, #0]
 800a914:	0a1b      	lsrs	r3, r3, #8
 800a916:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	1c5a      	adds	r2, r3, #1
 800a91c:	607a      	str	r2, [r7, #4]
 800a91e:	683a      	ldr	r2, [r7, #0]
 800a920:	b2d2      	uxtb	r2, r2
 800a922:	701a      	strb	r2, [r3, #0]
 800a924:	683b      	ldr	r3, [r7, #0]
 800a926:	0a1b      	lsrs	r3, r3, #8
 800a928:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	1c5a      	adds	r2, r3, #1
 800a92e:	607a      	str	r2, [r7, #4]
 800a930:	683a      	ldr	r2, [r7, #0]
 800a932:	b2d2      	uxtb	r2, r2
 800a934:	701a      	strb	r2, [r3, #0]
 800a936:	683b      	ldr	r3, [r7, #0]
 800a938:	0a1b      	lsrs	r3, r3, #8
 800a93a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	1c5a      	adds	r2, r3, #1
 800a940:	607a      	str	r2, [r7, #4]
 800a942:	683a      	ldr	r2, [r7, #0]
 800a944:	b2d2      	uxtb	r2, r2
 800a946:	701a      	strb	r2, [r3, #0]
}
 800a948:	bf00      	nop
 800a94a:	370c      	adds	r7, #12
 800a94c:	46bd      	mov	sp, r7
 800a94e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a952:	4770      	bx	lr

0800a954 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800a954:	b480      	push	{r7}
 800a956:	b087      	sub	sp, #28
 800a958:	af00      	add	r7, sp, #0
 800a95a:	60f8      	str	r0, [r7, #12]
 800a95c:	60b9      	str	r1, [r7, #8]
 800a95e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800a964:	68bb      	ldr	r3, [r7, #8]
 800a966:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d00d      	beq.n	800a98a <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800a96e:	693a      	ldr	r2, [r7, #16]
 800a970:	1c53      	adds	r3, r2, #1
 800a972:	613b      	str	r3, [r7, #16]
 800a974:	697b      	ldr	r3, [r7, #20]
 800a976:	1c59      	adds	r1, r3, #1
 800a978:	6179      	str	r1, [r7, #20]
 800a97a:	7812      	ldrb	r2, [r2, #0]
 800a97c:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	3b01      	subs	r3, #1
 800a982:	607b      	str	r3, [r7, #4]
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	2b00      	cmp	r3, #0
 800a988:	d1f1      	bne.n	800a96e <mem_cpy+0x1a>
	}
}
 800a98a:	bf00      	nop
 800a98c:	371c      	adds	r7, #28
 800a98e:	46bd      	mov	sp, r7
 800a990:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a994:	4770      	bx	lr

0800a996 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800a996:	b480      	push	{r7}
 800a998:	b087      	sub	sp, #28
 800a99a:	af00      	add	r7, sp, #0
 800a99c:	60f8      	str	r0, [r7, #12]
 800a99e:	60b9      	str	r1, [r7, #8]
 800a9a0:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800a9a6:	697b      	ldr	r3, [r7, #20]
 800a9a8:	1c5a      	adds	r2, r3, #1
 800a9aa:	617a      	str	r2, [r7, #20]
 800a9ac:	68ba      	ldr	r2, [r7, #8]
 800a9ae:	b2d2      	uxtb	r2, r2
 800a9b0:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	3b01      	subs	r3, #1
 800a9b6:	607b      	str	r3, [r7, #4]
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d1f3      	bne.n	800a9a6 <mem_set+0x10>
}
 800a9be:	bf00      	nop
 800a9c0:	bf00      	nop
 800a9c2:	371c      	adds	r7, #28
 800a9c4:	46bd      	mov	sp, r7
 800a9c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ca:	4770      	bx	lr

0800a9cc <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800a9cc:	b480      	push	{r7}
 800a9ce:	b089      	sub	sp, #36	@ 0x24
 800a9d0:	af00      	add	r7, sp, #0
 800a9d2:	60f8      	str	r0, [r7, #12]
 800a9d4:	60b9      	str	r1, [r7, #8]
 800a9d6:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	61fb      	str	r3, [r7, #28]
 800a9dc:	68bb      	ldr	r3, [r7, #8]
 800a9de:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800a9e0:	2300      	movs	r3, #0
 800a9e2:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800a9e4:	69fb      	ldr	r3, [r7, #28]
 800a9e6:	1c5a      	adds	r2, r3, #1
 800a9e8:	61fa      	str	r2, [r7, #28]
 800a9ea:	781b      	ldrb	r3, [r3, #0]
 800a9ec:	4619      	mov	r1, r3
 800a9ee:	69bb      	ldr	r3, [r7, #24]
 800a9f0:	1c5a      	adds	r2, r3, #1
 800a9f2:	61ba      	str	r2, [r7, #24]
 800a9f4:	781b      	ldrb	r3, [r3, #0]
 800a9f6:	1acb      	subs	r3, r1, r3
 800a9f8:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	3b01      	subs	r3, #1
 800a9fe:	607b      	str	r3, [r7, #4]
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d002      	beq.n	800aa0c <mem_cmp+0x40>
 800aa06:	697b      	ldr	r3, [r7, #20]
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d0eb      	beq.n	800a9e4 <mem_cmp+0x18>

	return r;
 800aa0c:	697b      	ldr	r3, [r7, #20]
}
 800aa0e:	4618      	mov	r0, r3
 800aa10:	3724      	adds	r7, #36	@ 0x24
 800aa12:	46bd      	mov	sp, r7
 800aa14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa18:	4770      	bx	lr

0800aa1a <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800aa1a:	b480      	push	{r7}
 800aa1c:	b083      	sub	sp, #12
 800aa1e:	af00      	add	r7, sp, #0
 800aa20:	6078      	str	r0, [r7, #4]
 800aa22:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800aa24:	e002      	b.n	800aa2c <chk_chr+0x12>
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	3301      	adds	r3, #1
 800aa2a:	607b      	str	r3, [r7, #4]
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	781b      	ldrb	r3, [r3, #0]
 800aa30:	2b00      	cmp	r3, #0
 800aa32:	d005      	beq.n	800aa40 <chk_chr+0x26>
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	781b      	ldrb	r3, [r3, #0]
 800aa38:	461a      	mov	r2, r3
 800aa3a:	683b      	ldr	r3, [r7, #0]
 800aa3c:	4293      	cmp	r3, r2
 800aa3e:	d1f2      	bne.n	800aa26 <chk_chr+0xc>
	return *str;
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	781b      	ldrb	r3, [r3, #0]
}
 800aa44:	4618      	mov	r0, r3
 800aa46:	370c      	adds	r7, #12
 800aa48:	46bd      	mov	sp, r7
 800aa4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa4e:	4770      	bx	lr

0800aa50 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800aa50:	b480      	push	{r7}
 800aa52:	b085      	sub	sp, #20
 800aa54:	af00      	add	r7, sp, #0
 800aa56:	6078      	str	r0, [r7, #4]
 800aa58:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800aa5a:	2300      	movs	r3, #0
 800aa5c:	60bb      	str	r3, [r7, #8]
 800aa5e:	68bb      	ldr	r3, [r7, #8]
 800aa60:	60fb      	str	r3, [r7, #12]
 800aa62:	e029      	b.n	800aab8 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800aa64:	4a27      	ldr	r2, [pc, #156]	@ (800ab04 <chk_lock+0xb4>)
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	011b      	lsls	r3, r3, #4
 800aa6a:	4413      	add	r3, r2
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	d01d      	beq.n	800aaae <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800aa72:	4a24      	ldr	r2, [pc, #144]	@ (800ab04 <chk_lock+0xb4>)
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	011b      	lsls	r3, r3, #4
 800aa78:	4413      	add	r3, r2
 800aa7a:	681a      	ldr	r2, [r3, #0]
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	429a      	cmp	r2, r3
 800aa82:	d116      	bne.n	800aab2 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800aa84:	4a1f      	ldr	r2, [pc, #124]	@ (800ab04 <chk_lock+0xb4>)
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	011b      	lsls	r3, r3, #4
 800aa8a:	4413      	add	r3, r2
 800aa8c:	3304      	adds	r3, #4
 800aa8e:	681a      	ldr	r2, [r3, #0]
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800aa94:	429a      	cmp	r2, r3
 800aa96:	d10c      	bne.n	800aab2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800aa98:	4a1a      	ldr	r2, [pc, #104]	@ (800ab04 <chk_lock+0xb4>)
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	011b      	lsls	r3, r3, #4
 800aa9e:	4413      	add	r3, r2
 800aaa0:	3308      	adds	r3, #8
 800aaa2:	681a      	ldr	r2, [r3, #0]
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800aaa8:	429a      	cmp	r2, r3
 800aaaa:	d102      	bne.n	800aab2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800aaac:	e007      	b.n	800aabe <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800aaae:	2301      	movs	r3, #1
 800aab0:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	3301      	adds	r3, #1
 800aab6:	60fb      	str	r3, [r7, #12]
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	2b01      	cmp	r3, #1
 800aabc:	d9d2      	bls.n	800aa64 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800aabe:	68fb      	ldr	r3, [r7, #12]
 800aac0:	2b02      	cmp	r3, #2
 800aac2:	d109      	bne.n	800aad8 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800aac4:	68bb      	ldr	r3, [r7, #8]
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	d102      	bne.n	800aad0 <chk_lock+0x80>
 800aaca:	683b      	ldr	r3, [r7, #0]
 800aacc:	2b02      	cmp	r3, #2
 800aace:	d101      	bne.n	800aad4 <chk_lock+0x84>
 800aad0:	2300      	movs	r3, #0
 800aad2:	e010      	b.n	800aaf6 <chk_lock+0xa6>
 800aad4:	2312      	movs	r3, #18
 800aad6:	e00e      	b.n	800aaf6 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800aad8:	683b      	ldr	r3, [r7, #0]
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d108      	bne.n	800aaf0 <chk_lock+0xa0>
 800aade:	4a09      	ldr	r2, [pc, #36]	@ (800ab04 <chk_lock+0xb4>)
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	011b      	lsls	r3, r3, #4
 800aae4:	4413      	add	r3, r2
 800aae6:	330c      	adds	r3, #12
 800aae8:	881b      	ldrh	r3, [r3, #0]
 800aaea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aaee:	d101      	bne.n	800aaf4 <chk_lock+0xa4>
 800aaf0:	2310      	movs	r3, #16
 800aaf2:	e000      	b.n	800aaf6 <chk_lock+0xa6>
 800aaf4:	2300      	movs	r3, #0
}
 800aaf6:	4618      	mov	r0, r3
 800aaf8:	3714      	adds	r7, #20
 800aafa:	46bd      	mov	sp, r7
 800aafc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab00:	4770      	bx	lr
 800ab02:	bf00      	nop
 800ab04:	20000bd0 	.word	0x20000bd0

0800ab08 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800ab08:	b480      	push	{r7}
 800ab0a:	b083      	sub	sp, #12
 800ab0c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800ab0e:	2300      	movs	r3, #0
 800ab10:	607b      	str	r3, [r7, #4]
 800ab12:	e002      	b.n	800ab1a <enq_lock+0x12>
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	3301      	adds	r3, #1
 800ab18:	607b      	str	r3, [r7, #4]
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	2b01      	cmp	r3, #1
 800ab1e:	d806      	bhi.n	800ab2e <enq_lock+0x26>
 800ab20:	4a09      	ldr	r2, [pc, #36]	@ (800ab48 <enq_lock+0x40>)
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	011b      	lsls	r3, r3, #4
 800ab26:	4413      	add	r3, r2
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d1f2      	bne.n	800ab14 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	2b02      	cmp	r3, #2
 800ab32:	bf14      	ite	ne
 800ab34:	2301      	movne	r3, #1
 800ab36:	2300      	moveq	r3, #0
 800ab38:	b2db      	uxtb	r3, r3
}
 800ab3a:	4618      	mov	r0, r3
 800ab3c:	370c      	adds	r7, #12
 800ab3e:	46bd      	mov	sp, r7
 800ab40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab44:	4770      	bx	lr
 800ab46:	bf00      	nop
 800ab48:	20000bd0 	.word	0x20000bd0

0800ab4c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800ab4c:	b480      	push	{r7}
 800ab4e:	b085      	sub	sp, #20
 800ab50:	af00      	add	r7, sp, #0
 800ab52:	6078      	str	r0, [r7, #4]
 800ab54:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800ab56:	2300      	movs	r3, #0
 800ab58:	60fb      	str	r3, [r7, #12]
 800ab5a:	e01f      	b.n	800ab9c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800ab5c:	4a41      	ldr	r2, [pc, #260]	@ (800ac64 <inc_lock+0x118>)
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	011b      	lsls	r3, r3, #4
 800ab62:	4413      	add	r3, r2
 800ab64:	681a      	ldr	r2, [r3, #0]
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	429a      	cmp	r2, r3
 800ab6c:	d113      	bne.n	800ab96 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800ab6e:	4a3d      	ldr	r2, [pc, #244]	@ (800ac64 <inc_lock+0x118>)
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	011b      	lsls	r3, r3, #4
 800ab74:	4413      	add	r3, r2
 800ab76:	3304      	adds	r3, #4
 800ab78:	681a      	ldr	r2, [r3, #0]
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800ab7e:	429a      	cmp	r2, r3
 800ab80:	d109      	bne.n	800ab96 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800ab82:	4a38      	ldr	r2, [pc, #224]	@ (800ac64 <inc_lock+0x118>)
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	011b      	lsls	r3, r3, #4
 800ab88:	4413      	add	r3, r2
 800ab8a:	3308      	adds	r3, #8
 800ab8c:	681a      	ldr	r2, [r3, #0]
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800ab92:	429a      	cmp	r2, r3
 800ab94:	d006      	beq.n	800aba4 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	3301      	adds	r3, #1
 800ab9a:	60fb      	str	r3, [r7, #12]
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	2b01      	cmp	r3, #1
 800aba0:	d9dc      	bls.n	800ab5c <inc_lock+0x10>
 800aba2:	e000      	b.n	800aba6 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800aba4:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	2b02      	cmp	r3, #2
 800abaa:	d132      	bne.n	800ac12 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800abac:	2300      	movs	r3, #0
 800abae:	60fb      	str	r3, [r7, #12]
 800abb0:	e002      	b.n	800abb8 <inc_lock+0x6c>
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	3301      	adds	r3, #1
 800abb6:	60fb      	str	r3, [r7, #12]
 800abb8:	68fb      	ldr	r3, [r7, #12]
 800abba:	2b01      	cmp	r3, #1
 800abbc:	d806      	bhi.n	800abcc <inc_lock+0x80>
 800abbe:	4a29      	ldr	r2, [pc, #164]	@ (800ac64 <inc_lock+0x118>)
 800abc0:	68fb      	ldr	r3, [r7, #12]
 800abc2:	011b      	lsls	r3, r3, #4
 800abc4:	4413      	add	r3, r2
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d1f2      	bne.n	800abb2 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	2b02      	cmp	r3, #2
 800abd0:	d101      	bne.n	800abd6 <inc_lock+0x8a>
 800abd2:	2300      	movs	r3, #0
 800abd4:	e040      	b.n	800ac58 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	681a      	ldr	r2, [r3, #0]
 800abda:	4922      	ldr	r1, [pc, #136]	@ (800ac64 <inc_lock+0x118>)
 800abdc:	68fb      	ldr	r3, [r7, #12]
 800abde:	011b      	lsls	r3, r3, #4
 800abe0:	440b      	add	r3, r1
 800abe2:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	689a      	ldr	r2, [r3, #8]
 800abe8:	491e      	ldr	r1, [pc, #120]	@ (800ac64 <inc_lock+0x118>)
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	011b      	lsls	r3, r3, #4
 800abee:	440b      	add	r3, r1
 800abf0:	3304      	adds	r3, #4
 800abf2:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	695a      	ldr	r2, [r3, #20]
 800abf8:	491a      	ldr	r1, [pc, #104]	@ (800ac64 <inc_lock+0x118>)
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	011b      	lsls	r3, r3, #4
 800abfe:	440b      	add	r3, r1
 800ac00:	3308      	adds	r3, #8
 800ac02:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800ac04:	4a17      	ldr	r2, [pc, #92]	@ (800ac64 <inc_lock+0x118>)
 800ac06:	68fb      	ldr	r3, [r7, #12]
 800ac08:	011b      	lsls	r3, r3, #4
 800ac0a:	4413      	add	r3, r2
 800ac0c:	330c      	adds	r3, #12
 800ac0e:	2200      	movs	r2, #0
 800ac10:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800ac12:	683b      	ldr	r3, [r7, #0]
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	d009      	beq.n	800ac2c <inc_lock+0xe0>
 800ac18:	4a12      	ldr	r2, [pc, #72]	@ (800ac64 <inc_lock+0x118>)
 800ac1a:	68fb      	ldr	r3, [r7, #12]
 800ac1c:	011b      	lsls	r3, r3, #4
 800ac1e:	4413      	add	r3, r2
 800ac20:	330c      	adds	r3, #12
 800ac22:	881b      	ldrh	r3, [r3, #0]
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	d001      	beq.n	800ac2c <inc_lock+0xe0>
 800ac28:	2300      	movs	r3, #0
 800ac2a:	e015      	b.n	800ac58 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800ac2c:	683b      	ldr	r3, [r7, #0]
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d108      	bne.n	800ac44 <inc_lock+0xf8>
 800ac32:	4a0c      	ldr	r2, [pc, #48]	@ (800ac64 <inc_lock+0x118>)
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	011b      	lsls	r3, r3, #4
 800ac38:	4413      	add	r3, r2
 800ac3a:	330c      	adds	r3, #12
 800ac3c:	881b      	ldrh	r3, [r3, #0]
 800ac3e:	3301      	adds	r3, #1
 800ac40:	b29a      	uxth	r2, r3
 800ac42:	e001      	b.n	800ac48 <inc_lock+0xfc>
 800ac44:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800ac48:	4906      	ldr	r1, [pc, #24]	@ (800ac64 <inc_lock+0x118>)
 800ac4a:	68fb      	ldr	r3, [r7, #12]
 800ac4c:	011b      	lsls	r3, r3, #4
 800ac4e:	440b      	add	r3, r1
 800ac50:	330c      	adds	r3, #12
 800ac52:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	3301      	adds	r3, #1
}
 800ac58:	4618      	mov	r0, r3
 800ac5a:	3714      	adds	r7, #20
 800ac5c:	46bd      	mov	sp, r7
 800ac5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac62:	4770      	bx	lr
 800ac64:	20000bd0 	.word	0x20000bd0

0800ac68 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800ac68:	b480      	push	{r7}
 800ac6a:	b085      	sub	sp, #20
 800ac6c:	af00      	add	r7, sp, #0
 800ac6e:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	3b01      	subs	r3, #1
 800ac74:	607b      	str	r3, [r7, #4]
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	2b01      	cmp	r3, #1
 800ac7a:	d825      	bhi.n	800acc8 <dec_lock+0x60>
		n = Files[i].ctr;
 800ac7c:	4a17      	ldr	r2, [pc, #92]	@ (800acdc <dec_lock+0x74>)
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	011b      	lsls	r3, r3, #4
 800ac82:	4413      	add	r3, r2
 800ac84:	330c      	adds	r3, #12
 800ac86:	881b      	ldrh	r3, [r3, #0]
 800ac88:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800ac8a:	89fb      	ldrh	r3, [r7, #14]
 800ac8c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ac90:	d101      	bne.n	800ac96 <dec_lock+0x2e>
 800ac92:	2300      	movs	r3, #0
 800ac94:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800ac96:	89fb      	ldrh	r3, [r7, #14]
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d002      	beq.n	800aca2 <dec_lock+0x3a>
 800ac9c:	89fb      	ldrh	r3, [r7, #14]
 800ac9e:	3b01      	subs	r3, #1
 800aca0:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800aca2:	4a0e      	ldr	r2, [pc, #56]	@ (800acdc <dec_lock+0x74>)
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	011b      	lsls	r3, r3, #4
 800aca8:	4413      	add	r3, r2
 800acaa:	330c      	adds	r3, #12
 800acac:	89fa      	ldrh	r2, [r7, #14]
 800acae:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800acb0:	89fb      	ldrh	r3, [r7, #14]
 800acb2:	2b00      	cmp	r3, #0
 800acb4:	d105      	bne.n	800acc2 <dec_lock+0x5a>
 800acb6:	4a09      	ldr	r2, [pc, #36]	@ (800acdc <dec_lock+0x74>)
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	011b      	lsls	r3, r3, #4
 800acbc:	4413      	add	r3, r2
 800acbe:	2200      	movs	r2, #0
 800acc0:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800acc2:	2300      	movs	r3, #0
 800acc4:	737b      	strb	r3, [r7, #13]
 800acc6:	e001      	b.n	800accc <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800acc8:	2302      	movs	r3, #2
 800acca:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800accc:	7b7b      	ldrb	r3, [r7, #13]
}
 800acce:	4618      	mov	r0, r3
 800acd0:	3714      	adds	r7, #20
 800acd2:	46bd      	mov	sp, r7
 800acd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acd8:	4770      	bx	lr
 800acda:	bf00      	nop
 800acdc:	20000bd0 	.word	0x20000bd0

0800ace0 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800ace0:	b480      	push	{r7}
 800ace2:	b085      	sub	sp, #20
 800ace4:	af00      	add	r7, sp, #0
 800ace6:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800ace8:	2300      	movs	r3, #0
 800acea:	60fb      	str	r3, [r7, #12]
 800acec:	e010      	b.n	800ad10 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800acee:	4a0d      	ldr	r2, [pc, #52]	@ (800ad24 <clear_lock+0x44>)
 800acf0:	68fb      	ldr	r3, [r7, #12]
 800acf2:	011b      	lsls	r3, r3, #4
 800acf4:	4413      	add	r3, r2
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	687a      	ldr	r2, [r7, #4]
 800acfa:	429a      	cmp	r2, r3
 800acfc:	d105      	bne.n	800ad0a <clear_lock+0x2a>
 800acfe:	4a09      	ldr	r2, [pc, #36]	@ (800ad24 <clear_lock+0x44>)
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	011b      	lsls	r3, r3, #4
 800ad04:	4413      	add	r3, r2
 800ad06:	2200      	movs	r2, #0
 800ad08:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800ad0a:	68fb      	ldr	r3, [r7, #12]
 800ad0c:	3301      	adds	r3, #1
 800ad0e:	60fb      	str	r3, [r7, #12]
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	2b01      	cmp	r3, #1
 800ad14:	d9eb      	bls.n	800acee <clear_lock+0xe>
	}
}
 800ad16:	bf00      	nop
 800ad18:	bf00      	nop
 800ad1a:	3714      	adds	r7, #20
 800ad1c:	46bd      	mov	sp, r7
 800ad1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad22:	4770      	bx	lr
 800ad24:	20000bd0 	.word	0x20000bd0

0800ad28 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800ad28:	b580      	push	{r7, lr}
 800ad2a:	b086      	sub	sp, #24
 800ad2c:	af00      	add	r7, sp, #0
 800ad2e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800ad30:	2300      	movs	r3, #0
 800ad32:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	78db      	ldrb	r3, [r3, #3]
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	d034      	beq.n	800ada6 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ad40:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	7858      	ldrb	r0, [r3, #1]
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800ad4c:	2301      	movs	r3, #1
 800ad4e:	697a      	ldr	r2, [r7, #20]
 800ad50:	f7ff fd40 	bl	800a7d4 <disk_write>
 800ad54:	4603      	mov	r3, r0
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	d002      	beq.n	800ad60 <sync_window+0x38>
			res = FR_DISK_ERR;
 800ad5a:	2301      	movs	r3, #1
 800ad5c:	73fb      	strb	r3, [r7, #15]
 800ad5e:	e022      	b.n	800ada6 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	2200      	movs	r2, #0
 800ad64:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad6a:	697a      	ldr	r2, [r7, #20]
 800ad6c:	1ad2      	subs	r2, r2, r3
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	69db      	ldr	r3, [r3, #28]
 800ad72:	429a      	cmp	r2, r3
 800ad74:	d217      	bcs.n	800ada6 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	789b      	ldrb	r3, [r3, #2]
 800ad7a:	613b      	str	r3, [r7, #16]
 800ad7c:	e010      	b.n	800ada0 <sync_window+0x78>
					wsect += fs->fsize;
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	69db      	ldr	r3, [r3, #28]
 800ad82:	697a      	ldr	r2, [r7, #20]
 800ad84:	4413      	add	r3, r2
 800ad86:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	7858      	ldrb	r0, [r3, #1]
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800ad92:	2301      	movs	r3, #1
 800ad94:	697a      	ldr	r2, [r7, #20]
 800ad96:	f7ff fd1d 	bl	800a7d4 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800ad9a:	693b      	ldr	r3, [r7, #16]
 800ad9c:	3b01      	subs	r3, #1
 800ad9e:	613b      	str	r3, [r7, #16]
 800ada0:	693b      	ldr	r3, [r7, #16]
 800ada2:	2b01      	cmp	r3, #1
 800ada4:	d8eb      	bhi.n	800ad7e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800ada6:	7bfb      	ldrb	r3, [r7, #15]
}
 800ada8:	4618      	mov	r0, r3
 800adaa:	3718      	adds	r7, #24
 800adac:	46bd      	mov	sp, r7
 800adae:	bd80      	pop	{r7, pc}

0800adb0 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800adb0:	b580      	push	{r7, lr}
 800adb2:	b084      	sub	sp, #16
 800adb4:	af00      	add	r7, sp, #0
 800adb6:	6078      	str	r0, [r7, #4]
 800adb8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800adba:	2300      	movs	r3, #0
 800adbc:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800adc2:	683a      	ldr	r2, [r7, #0]
 800adc4:	429a      	cmp	r2, r3
 800adc6:	d01b      	beq.n	800ae00 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800adc8:	6878      	ldr	r0, [r7, #4]
 800adca:	f7ff ffad 	bl	800ad28 <sync_window>
 800adce:	4603      	mov	r3, r0
 800add0:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800add2:	7bfb      	ldrb	r3, [r7, #15]
 800add4:	2b00      	cmp	r3, #0
 800add6:	d113      	bne.n	800ae00 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	7858      	ldrb	r0, [r3, #1]
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800ade2:	2301      	movs	r3, #1
 800ade4:	683a      	ldr	r2, [r7, #0]
 800ade6:	f7ff fcd5 	bl	800a794 <disk_read>
 800adea:	4603      	mov	r3, r0
 800adec:	2b00      	cmp	r3, #0
 800adee:	d004      	beq.n	800adfa <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800adf0:	f04f 33ff 	mov.w	r3, #4294967295
 800adf4:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800adf6:	2301      	movs	r3, #1
 800adf8:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	683a      	ldr	r2, [r7, #0]
 800adfe:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 800ae00:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae02:	4618      	mov	r0, r3
 800ae04:	3710      	adds	r7, #16
 800ae06:	46bd      	mov	sp, r7
 800ae08:	bd80      	pop	{r7, pc}
	...

0800ae0c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800ae0c:	b580      	push	{r7, lr}
 800ae0e:	b084      	sub	sp, #16
 800ae10:	af00      	add	r7, sp, #0
 800ae12:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800ae14:	6878      	ldr	r0, [r7, #4]
 800ae16:	f7ff ff87 	bl	800ad28 <sync_window>
 800ae1a:	4603      	mov	r3, r0
 800ae1c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800ae1e:	7bfb      	ldrb	r3, [r7, #15]
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	d158      	bne.n	800aed6 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	781b      	ldrb	r3, [r3, #0]
 800ae28:	2b03      	cmp	r3, #3
 800ae2a:	d148      	bne.n	800aebe <sync_fs+0xb2>
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	791b      	ldrb	r3, [r3, #4]
 800ae30:	2b01      	cmp	r3, #1
 800ae32:	d144      	bne.n	800aebe <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	3334      	adds	r3, #52	@ 0x34
 800ae38:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ae3c:	2100      	movs	r1, #0
 800ae3e:	4618      	mov	r0, r3
 800ae40:	f7ff fda9 	bl	800a996 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	3334      	adds	r3, #52	@ 0x34
 800ae48:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800ae4c:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800ae50:	4618      	mov	r0, r3
 800ae52:	f7ff fd38 	bl	800a8c6 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	3334      	adds	r3, #52	@ 0x34
 800ae5a:	4921      	ldr	r1, [pc, #132]	@ (800aee0 <sync_fs+0xd4>)
 800ae5c:	4618      	mov	r0, r3
 800ae5e:	f7ff fd4d 	bl	800a8fc <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	3334      	adds	r3, #52	@ 0x34
 800ae66:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800ae6a:	491e      	ldr	r1, [pc, #120]	@ (800aee4 <sync_fs+0xd8>)
 800ae6c:	4618      	mov	r0, r3
 800ae6e:	f7ff fd45 	bl	800a8fc <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	3334      	adds	r3, #52	@ 0x34
 800ae76:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	695b      	ldr	r3, [r3, #20]
 800ae7e:	4619      	mov	r1, r3
 800ae80:	4610      	mov	r0, r2
 800ae82:	f7ff fd3b 	bl	800a8fc <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	3334      	adds	r3, #52	@ 0x34
 800ae8a:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	691b      	ldr	r3, [r3, #16]
 800ae92:	4619      	mov	r1, r3
 800ae94:	4610      	mov	r0, r2
 800ae96:	f7ff fd31 	bl	800a8fc <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	6a1b      	ldr	r3, [r3, #32]
 800ae9e:	1c5a      	adds	r2, r3, #1
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	7858      	ldrb	r0, [r3, #1]
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800aeb2:	2301      	movs	r3, #1
 800aeb4:	f7ff fc8e 	bl	800a7d4 <disk_write>
			fs->fsi_flag = 0;
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	2200      	movs	r2, #0
 800aebc:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	785b      	ldrb	r3, [r3, #1]
 800aec2:	2200      	movs	r2, #0
 800aec4:	2100      	movs	r1, #0
 800aec6:	4618      	mov	r0, r3
 800aec8:	f7ff fca4 	bl	800a814 <disk_ioctl>
 800aecc:	4603      	mov	r3, r0
 800aece:	2b00      	cmp	r3, #0
 800aed0:	d001      	beq.n	800aed6 <sync_fs+0xca>
 800aed2:	2301      	movs	r3, #1
 800aed4:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800aed6:	7bfb      	ldrb	r3, [r7, #15]
}
 800aed8:	4618      	mov	r0, r3
 800aeda:	3710      	adds	r7, #16
 800aedc:	46bd      	mov	sp, r7
 800aede:	bd80      	pop	{r7, pc}
 800aee0:	41615252 	.word	0x41615252
 800aee4:	61417272 	.word	0x61417272

0800aee8 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800aee8:	b480      	push	{r7}
 800aeea:	b083      	sub	sp, #12
 800aeec:	af00      	add	r7, sp, #0
 800aeee:	6078      	str	r0, [r7, #4]
 800aef0:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800aef2:	683b      	ldr	r3, [r7, #0]
 800aef4:	3b02      	subs	r3, #2
 800aef6:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	699b      	ldr	r3, [r3, #24]
 800aefc:	3b02      	subs	r3, #2
 800aefe:	683a      	ldr	r2, [r7, #0]
 800af00:	429a      	cmp	r2, r3
 800af02:	d301      	bcc.n	800af08 <clust2sect+0x20>
 800af04:	2300      	movs	r3, #0
 800af06:	e008      	b.n	800af1a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	895b      	ldrh	r3, [r3, #10]
 800af0c:	461a      	mov	r2, r3
 800af0e:	683b      	ldr	r3, [r7, #0]
 800af10:	fb03 f202 	mul.w	r2, r3, r2
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af18:	4413      	add	r3, r2
}
 800af1a:	4618      	mov	r0, r3
 800af1c:	370c      	adds	r7, #12
 800af1e:	46bd      	mov	sp, r7
 800af20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af24:	4770      	bx	lr

0800af26 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800af26:	b580      	push	{r7, lr}
 800af28:	b086      	sub	sp, #24
 800af2a:	af00      	add	r7, sp, #0
 800af2c:	6078      	str	r0, [r7, #4]
 800af2e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800af36:	683b      	ldr	r3, [r7, #0]
 800af38:	2b01      	cmp	r3, #1
 800af3a:	d904      	bls.n	800af46 <get_fat+0x20>
 800af3c:	693b      	ldr	r3, [r7, #16]
 800af3e:	699b      	ldr	r3, [r3, #24]
 800af40:	683a      	ldr	r2, [r7, #0]
 800af42:	429a      	cmp	r2, r3
 800af44:	d302      	bcc.n	800af4c <get_fat+0x26>
		val = 1;	/* Internal error */
 800af46:	2301      	movs	r3, #1
 800af48:	617b      	str	r3, [r7, #20]
 800af4a:	e08e      	b.n	800b06a <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800af4c:	f04f 33ff 	mov.w	r3, #4294967295
 800af50:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800af52:	693b      	ldr	r3, [r7, #16]
 800af54:	781b      	ldrb	r3, [r3, #0]
 800af56:	2b03      	cmp	r3, #3
 800af58:	d061      	beq.n	800b01e <get_fat+0xf8>
 800af5a:	2b03      	cmp	r3, #3
 800af5c:	dc7b      	bgt.n	800b056 <get_fat+0x130>
 800af5e:	2b01      	cmp	r3, #1
 800af60:	d002      	beq.n	800af68 <get_fat+0x42>
 800af62:	2b02      	cmp	r3, #2
 800af64:	d041      	beq.n	800afea <get_fat+0xc4>
 800af66:	e076      	b.n	800b056 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800af68:	683b      	ldr	r3, [r7, #0]
 800af6a:	60fb      	str	r3, [r7, #12]
 800af6c:	68fb      	ldr	r3, [r7, #12]
 800af6e:	085b      	lsrs	r3, r3, #1
 800af70:	68fa      	ldr	r2, [r7, #12]
 800af72:	4413      	add	r3, r2
 800af74:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800af76:	693b      	ldr	r3, [r7, #16]
 800af78:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	0a5b      	lsrs	r3, r3, #9
 800af7e:	4413      	add	r3, r2
 800af80:	4619      	mov	r1, r3
 800af82:	6938      	ldr	r0, [r7, #16]
 800af84:	f7ff ff14 	bl	800adb0 <move_window>
 800af88:	4603      	mov	r3, r0
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	d166      	bne.n	800b05c <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800af8e:	68fb      	ldr	r3, [r7, #12]
 800af90:	1c5a      	adds	r2, r3, #1
 800af92:	60fa      	str	r2, [r7, #12]
 800af94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800af98:	693a      	ldr	r2, [r7, #16]
 800af9a:	4413      	add	r3, r2
 800af9c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800afa0:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800afa2:	693b      	ldr	r3, [r7, #16]
 800afa4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800afa6:	68fb      	ldr	r3, [r7, #12]
 800afa8:	0a5b      	lsrs	r3, r3, #9
 800afaa:	4413      	add	r3, r2
 800afac:	4619      	mov	r1, r3
 800afae:	6938      	ldr	r0, [r7, #16]
 800afb0:	f7ff fefe 	bl	800adb0 <move_window>
 800afb4:	4603      	mov	r3, r0
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d152      	bne.n	800b060 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800afba:	68fb      	ldr	r3, [r7, #12]
 800afbc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800afc0:	693a      	ldr	r2, [r7, #16]
 800afc2:	4413      	add	r3, r2
 800afc4:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800afc8:	021b      	lsls	r3, r3, #8
 800afca:	68ba      	ldr	r2, [r7, #8]
 800afcc:	4313      	orrs	r3, r2
 800afce:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800afd0:	683b      	ldr	r3, [r7, #0]
 800afd2:	f003 0301 	and.w	r3, r3, #1
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d002      	beq.n	800afe0 <get_fat+0xba>
 800afda:	68bb      	ldr	r3, [r7, #8]
 800afdc:	091b      	lsrs	r3, r3, #4
 800afde:	e002      	b.n	800afe6 <get_fat+0xc0>
 800afe0:	68bb      	ldr	r3, [r7, #8]
 800afe2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800afe6:	617b      	str	r3, [r7, #20]
			break;
 800afe8:	e03f      	b.n	800b06a <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800afea:	693b      	ldr	r3, [r7, #16]
 800afec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800afee:	683b      	ldr	r3, [r7, #0]
 800aff0:	0a1b      	lsrs	r3, r3, #8
 800aff2:	4413      	add	r3, r2
 800aff4:	4619      	mov	r1, r3
 800aff6:	6938      	ldr	r0, [r7, #16]
 800aff8:	f7ff feda 	bl	800adb0 <move_window>
 800affc:	4603      	mov	r3, r0
 800affe:	2b00      	cmp	r3, #0
 800b000:	d130      	bne.n	800b064 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800b002:	693b      	ldr	r3, [r7, #16]
 800b004:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800b008:	683b      	ldr	r3, [r7, #0]
 800b00a:	005b      	lsls	r3, r3, #1
 800b00c:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800b010:	4413      	add	r3, r2
 800b012:	4618      	mov	r0, r3
 800b014:	f7ff fc1c 	bl	800a850 <ld_word>
 800b018:	4603      	mov	r3, r0
 800b01a:	617b      	str	r3, [r7, #20]
			break;
 800b01c:	e025      	b.n	800b06a <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800b01e:	693b      	ldr	r3, [r7, #16]
 800b020:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b022:	683b      	ldr	r3, [r7, #0]
 800b024:	09db      	lsrs	r3, r3, #7
 800b026:	4413      	add	r3, r2
 800b028:	4619      	mov	r1, r3
 800b02a:	6938      	ldr	r0, [r7, #16]
 800b02c:	f7ff fec0 	bl	800adb0 <move_window>
 800b030:	4603      	mov	r3, r0
 800b032:	2b00      	cmp	r3, #0
 800b034:	d118      	bne.n	800b068 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800b036:	693b      	ldr	r3, [r7, #16]
 800b038:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800b03c:	683b      	ldr	r3, [r7, #0]
 800b03e:	009b      	lsls	r3, r3, #2
 800b040:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800b044:	4413      	add	r3, r2
 800b046:	4618      	mov	r0, r3
 800b048:	f7ff fc1a 	bl	800a880 <ld_dword>
 800b04c:	4603      	mov	r3, r0
 800b04e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800b052:	617b      	str	r3, [r7, #20]
			break;
 800b054:	e009      	b.n	800b06a <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800b056:	2301      	movs	r3, #1
 800b058:	617b      	str	r3, [r7, #20]
 800b05a:	e006      	b.n	800b06a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b05c:	bf00      	nop
 800b05e:	e004      	b.n	800b06a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b060:	bf00      	nop
 800b062:	e002      	b.n	800b06a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800b064:	bf00      	nop
 800b066:	e000      	b.n	800b06a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800b068:	bf00      	nop
		}
	}

	return val;
 800b06a:	697b      	ldr	r3, [r7, #20]
}
 800b06c:	4618      	mov	r0, r3
 800b06e:	3718      	adds	r7, #24
 800b070:	46bd      	mov	sp, r7
 800b072:	bd80      	pop	{r7, pc}

0800b074 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800b074:	b590      	push	{r4, r7, lr}
 800b076:	b089      	sub	sp, #36	@ 0x24
 800b078:	af00      	add	r7, sp, #0
 800b07a:	60f8      	str	r0, [r7, #12]
 800b07c:	60b9      	str	r1, [r7, #8]
 800b07e:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800b080:	2302      	movs	r3, #2
 800b082:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800b084:	68bb      	ldr	r3, [r7, #8]
 800b086:	2b01      	cmp	r3, #1
 800b088:	f240 80d9 	bls.w	800b23e <put_fat+0x1ca>
 800b08c:	68fb      	ldr	r3, [r7, #12]
 800b08e:	699b      	ldr	r3, [r3, #24]
 800b090:	68ba      	ldr	r2, [r7, #8]
 800b092:	429a      	cmp	r2, r3
 800b094:	f080 80d3 	bcs.w	800b23e <put_fat+0x1ca>
		switch (fs->fs_type) {
 800b098:	68fb      	ldr	r3, [r7, #12]
 800b09a:	781b      	ldrb	r3, [r3, #0]
 800b09c:	2b03      	cmp	r3, #3
 800b09e:	f000 8096 	beq.w	800b1ce <put_fat+0x15a>
 800b0a2:	2b03      	cmp	r3, #3
 800b0a4:	f300 80cb 	bgt.w	800b23e <put_fat+0x1ca>
 800b0a8:	2b01      	cmp	r3, #1
 800b0aa:	d002      	beq.n	800b0b2 <put_fat+0x3e>
 800b0ac:	2b02      	cmp	r3, #2
 800b0ae:	d06e      	beq.n	800b18e <put_fat+0x11a>
 800b0b0:	e0c5      	b.n	800b23e <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800b0b2:	68bb      	ldr	r3, [r7, #8]
 800b0b4:	61bb      	str	r3, [r7, #24]
 800b0b6:	69bb      	ldr	r3, [r7, #24]
 800b0b8:	085b      	lsrs	r3, r3, #1
 800b0ba:	69ba      	ldr	r2, [r7, #24]
 800b0bc:	4413      	add	r3, r2
 800b0be:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b0c4:	69bb      	ldr	r3, [r7, #24]
 800b0c6:	0a5b      	lsrs	r3, r3, #9
 800b0c8:	4413      	add	r3, r2
 800b0ca:	4619      	mov	r1, r3
 800b0cc:	68f8      	ldr	r0, [r7, #12]
 800b0ce:	f7ff fe6f 	bl	800adb0 <move_window>
 800b0d2:	4603      	mov	r3, r0
 800b0d4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b0d6:	7ffb      	ldrb	r3, [r7, #31]
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	f040 80a9 	bne.w	800b230 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800b0e4:	69bb      	ldr	r3, [r7, #24]
 800b0e6:	1c59      	adds	r1, r3, #1
 800b0e8:	61b9      	str	r1, [r7, #24]
 800b0ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b0ee:	4413      	add	r3, r2
 800b0f0:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800b0f2:	68bb      	ldr	r3, [r7, #8]
 800b0f4:	f003 0301 	and.w	r3, r3, #1
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	d00d      	beq.n	800b118 <put_fat+0xa4>
 800b0fc:	697b      	ldr	r3, [r7, #20]
 800b0fe:	781b      	ldrb	r3, [r3, #0]
 800b100:	b25b      	sxtb	r3, r3
 800b102:	f003 030f 	and.w	r3, r3, #15
 800b106:	b25a      	sxtb	r2, r3
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	b2db      	uxtb	r3, r3
 800b10c:	011b      	lsls	r3, r3, #4
 800b10e:	b25b      	sxtb	r3, r3
 800b110:	4313      	orrs	r3, r2
 800b112:	b25b      	sxtb	r3, r3
 800b114:	b2db      	uxtb	r3, r3
 800b116:	e001      	b.n	800b11c <put_fat+0xa8>
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	b2db      	uxtb	r3, r3
 800b11c:	697a      	ldr	r2, [r7, #20]
 800b11e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800b120:	68fb      	ldr	r3, [r7, #12]
 800b122:	2201      	movs	r2, #1
 800b124:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800b126:	68fb      	ldr	r3, [r7, #12]
 800b128:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b12a:	69bb      	ldr	r3, [r7, #24]
 800b12c:	0a5b      	lsrs	r3, r3, #9
 800b12e:	4413      	add	r3, r2
 800b130:	4619      	mov	r1, r3
 800b132:	68f8      	ldr	r0, [r7, #12]
 800b134:	f7ff fe3c 	bl	800adb0 <move_window>
 800b138:	4603      	mov	r3, r0
 800b13a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b13c:	7ffb      	ldrb	r3, [r7, #31]
 800b13e:	2b00      	cmp	r3, #0
 800b140:	d178      	bne.n	800b234 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800b142:	68fb      	ldr	r3, [r7, #12]
 800b144:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800b148:	69bb      	ldr	r3, [r7, #24]
 800b14a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b14e:	4413      	add	r3, r2
 800b150:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800b152:	68bb      	ldr	r3, [r7, #8]
 800b154:	f003 0301 	and.w	r3, r3, #1
 800b158:	2b00      	cmp	r3, #0
 800b15a:	d003      	beq.n	800b164 <put_fat+0xf0>
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	091b      	lsrs	r3, r3, #4
 800b160:	b2db      	uxtb	r3, r3
 800b162:	e00e      	b.n	800b182 <put_fat+0x10e>
 800b164:	697b      	ldr	r3, [r7, #20]
 800b166:	781b      	ldrb	r3, [r3, #0]
 800b168:	b25b      	sxtb	r3, r3
 800b16a:	f023 030f 	bic.w	r3, r3, #15
 800b16e:	b25a      	sxtb	r2, r3
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	0a1b      	lsrs	r3, r3, #8
 800b174:	b25b      	sxtb	r3, r3
 800b176:	f003 030f 	and.w	r3, r3, #15
 800b17a:	b25b      	sxtb	r3, r3
 800b17c:	4313      	orrs	r3, r2
 800b17e:	b25b      	sxtb	r3, r3
 800b180:	b2db      	uxtb	r3, r3
 800b182:	697a      	ldr	r2, [r7, #20]
 800b184:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	2201      	movs	r2, #1
 800b18a:	70da      	strb	r2, [r3, #3]
			break;
 800b18c:	e057      	b.n	800b23e <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b192:	68bb      	ldr	r3, [r7, #8]
 800b194:	0a1b      	lsrs	r3, r3, #8
 800b196:	4413      	add	r3, r2
 800b198:	4619      	mov	r1, r3
 800b19a:	68f8      	ldr	r0, [r7, #12]
 800b19c:	f7ff fe08 	bl	800adb0 <move_window>
 800b1a0:	4603      	mov	r3, r0
 800b1a2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b1a4:	7ffb      	ldrb	r3, [r7, #31]
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d146      	bne.n	800b238 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800b1aa:	68fb      	ldr	r3, [r7, #12]
 800b1ac:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800b1b0:	68bb      	ldr	r3, [r7, #8]
 800b1b2:	005b      	lsls	r3, r3, #1
 800b1b4:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800b1b8:	4413      	add	r3, r2
 800b1ba:	687a      	ldr	r2, [r7, #4]
 800b1bc:	b292      	uxth	r2, r2
 800b1be:	4611      	mov	r1, r2
 800b1c0:	4618      	mov	r0, r3
 800b1c2:	f7ff fb80 	bl	800a8c6 <st_word>
			fs->wflag = 1;
 800b1c6:	68fb      	ldr	r3, [r7, #12]
 800b1c8:	2201      	movs	r2, #1
 800b1ca:	70da      	strb	r2, [r3, #3]
			break;
 800b1cc:	e037      	b.n	800b23e <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800b1ce:	68fb      	ldr	r3, [r7, #12]
 800b1d0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b1d2:	68bb      	ldr	r3, [r7, #8]
 800b1d4:	09db      	lsrs	r3, r3, #7
 800b1d6:	4413      	add	r3, r2
 800b1d8:	4619      	mov	r1, r3
 800b1da:	68f8      	ldr	r0, [r7, #12]
 800b1dc:	f7ff fde8 	bl	800adb0 <move_window>
 800b1e0:	4603      	mov	r3, r0
 800b1e2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b1e4:	7ffb      	ldrb	r3, [r7, #31]
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	d128      	bne.n	800b23c <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800b1f0:	68fb      	ldr	r3, [r7, #12]
 800b1f2:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800b1f6:	68bb      	ldr	r3, [r7, #8]
 800b1f8:	009b      	lsls	r3, r3, #2
 800b1fa:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800b1fe:	4413      	add	r3, r2
 800b200:	4618      	mov	r0, r3
 800b202:	f7ff fb3d 	bl	800a880 <ld_dword>
 800b206:	4603      	mov	r3, r0
 800b208:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800b20c:	4323      	orrs	r3, r4
 800b20e:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800b216:	68bb      	ldr	r3, [r7, #8]
 800b218:	009b      	lsls	r3, r3, #2
 800b21a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800b21e:	4413      	add	r3, r2
 800b220:	6879      	ldr	r1, [r7, #4]
 800b222:	4618      	mov	r0, r3
 800b224:	f7ff fb6a 	bl	800a8fc <st_dword>
			fs->wflag = 1;
 800b228:	68fb      	ldr	r3, [r7, #12]
 800b22a:	2201      	movs	r2, #1
 800b22c:	70da      	strb	r2, [r3, #3]
			break;
 800b22e:	e006      	b.n	800b23e <put_fat+0x1ca>
			if (res != FR_OK) break;
 800b230:	bf00      	nop
 800b232:	e004      	b.n	800b23e <put_fat+0x1ca>
			if (res != FR_OK) break;
 800b234:	bf00      	nop
 800b236:	e002      	b.n	800b23e <put_fat+0x1ca>
			if (res != FR_OK) break;
 800b238:	bf00      	nop
 800b23a:	e000      	b.n	800b23e <put_fat+0x1ca>
			if (res != FR_OK) break;
 800b23c:	bf00      	nop
		}
	}
	return res;
 800b23e:	7ffb      	ldrb	r3, [r7, #31]
}
 800b240:	4618      	mov	r0, r3
 800b242:	3724      	adds	r7, #36	@ 0x24
 800b244:	46bd      	mov	sp, r7
 800b246:	bd90      	pop	{r4, r7, pc}

0800b248 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800b248:	b580      	push	{r7, lr}
 800b24a:	b088      	sub	sp, #32
 800b24c:	af00      	add	r7, sp, #0
 800b24e:	60f8      	str	r0, [r7, #12]
 800b250:	60b9      	str	r1, [r7, #8]
 800b252:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800b254:	2300      	movs	r3, #0
 800b256:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800b258:	68fb      	ldr	r3, [r7, #12]
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800b25e:	68bb      	ldr	r3, [r7, #8]
 800b260:	2b01      	cmp	r3, #1
 800b262:	d904      	bls.n	800b26e <remove_chain+0x26>
 800b264:	69bb      	ldr	r3, [r7, #24]
 800b266:	699b      	ldr	r3, [r3, #24]
 800b268:	68ba      	ldr	r2, [r7, #8]
 800b26a:	429a      	cmp	r2, r3
 800b26c:	d301      	bcc.n	800b272 <remove_chain+0x2a>
 800b26e:	2302      	movs	r3, #2
 800b270:	e04b      	b.n	800b30a <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	2b00      	cmp	r3, #0
 800b276:	d00c      	beq.n	800b292 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800b278:	f04f 32ff 	mov.w	r2, #4294967295
 800b27c:	6879      	ldr	r1, [r7, #4]
 800b27e:	69b8      	ldr	r0, [r7, #24]
 800b280:	f7ff fef8 	bl	800b074 <put_fat>
 800b284:	4603      	mov	r3, r0
 800b286:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800b288:	7ffb      	ldrb	r3, [r7, #31]
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d001      	beq.n	800b292 <remove_chain+0x4a>
 800b28e:	7ffb      	ldrb	r3, [r7, #31]
 800b290:	e03b      	b.n	800b30a <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800b292:	68b9      	ldr	r1, [r7, #8]
 800b294:	68f8      	ldr	r0, [r7, #12]
 800b296:	f7ff fe46 	bl	800af26 <get_fat>
 800b29a:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800b29c:	697b      	ldr	r3, [r7, #20]
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	d031      	beq.n	800b306 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800b2a2:	697b      	ldr	r3, [r7, #20]
 800b2a4:	2b01      	cmp	r3, #1
 800b2a6:	d101      	bne.n	800b2ac <remove_chain+0x64>
 800b2a8:	2302      	movs	r3, #2
 800b2aa:	e02e      	b.n	800b30a <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800b2ac:	697b      	ldr	r3, [r7, #20]
 800b2ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b2b2:	d101      	bne.n	800b2b8 <remove_chain+0x70>
 800b2b4:	2301      	movs	r3, #1
 800b2b6:	e028      	b.n	800b30a <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800b2b8:	2200      	movs	r2, #0
 800b2ba:	68b9      	ldr	r1, [r7, #8]
 800b2bc:	69b8      	ldr	r0, [r7, #24]
 800b2be:	f7ff fed9 	bl	800b074 <put_fat>
 800b2c2:	4603      	mov	r3, r0
 800b2c4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800b2c6:	7ffb      	ldrb	r3, [r7, #31]
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	d001      	beq.n	800b2d0 <remove_chain+0x88>
 800b2cc:	7ffb      	ldrb	r3, [r7, #31]
 800b2ce:	e01c      	b.n	800b30a <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800b2d0:	69bb      	ldr	r3, [r7, #24]
 800b2d2:	695a      	ldr	r2, [r3, #20]
 800b2d4:	69bb      	ldr	r3, [r7, #24]
 800b2d6:	699b      	ldr	r3, [r3, #24]
 800b2d8:	3b02      	subs	r3, #2
 800b2da:	429a      	cmp	r2, r3
 800b2dc:	d20b      	bcs.n	800b2f6 <remove_chain+0xae>
			fs->free_clst++;
 800b2de:	69bb      	ldr	r3, [r7, #24]
 800b2e0:	695b      	ldr	r3, [r3, #20]
 800b2e2:	1c5a      	adds	r2, r3, #1
 800b2e4:	69bb      	ldr	r3, [r7, #24]
 800b2e6:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800b2e8:	69bb      	ldr	r3, [r7, #24]
 800b2ea:	791b      	ldrb	r3, [r3, #4]
 800b2ec:	f043 0301 	orr.w	r3, r3, #1
 800b2f0:	b2da      	uxtb	r2, r3
 800b2f2:	69bb      	ldr	r3, [r7, #24]
 800b2f4:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800b2f6:	697b      	ldr	r3, [r7, #20]
 800b2f8:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800b2fa:	69bb      	ldr	r3, [r7, #24]
 800b2fc:	699b      	ldr	r3, [r3, #24]
 800b2fe:	68ba      	ldr	r2, [r7, #8]
 800b300:	429a      	cmp	r2, r3
 800b302:	d3c6      	bcc.n	800b292 <remove_chain+0x4a>
 800b304:	e000      	b.n	800b308 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800b306:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800b308:	2300      	movs	r3, #0
}
 800b30a:	4618      	mov	r0, r3
 800b30c:	3720      	adds	r7, #32
 800b30e:	46bd      	mov	sp, r7
 800b310:	bd80      	pop	{r7, pc}

0800b312 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800b312:	b580      	push	{r7, lr}
 800b314:	b088      	sub	sp, #32
 800b316:	af00      	add	r7, sp, #0
 800b318:	6078      	str	r0, [r7, #4]
 800b31a:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	681b      	ldr	r3, [r3, #0]
 800b320:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800b322:	683b      	ldr	r3, [r7, #0]
 800b324:	2b00      	cmp	r3, #0
 800b326:	d10d      	bne.n	800b344 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800b328:	693b      	ldr	r3, [r7, #16]
 800b32a:	691b      	ldr	r3, [r3, #16]
 800b32c:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800b32e:	69bb      	ldr	r3, [r7, #24]
 800b330:	2b00      	cmp	r3, #0
 800b332:	d004      	beq.n	800b33e <create_chain+0x2c>
 800b334:	693b      	ldr	r3, [r7, #16]
 800b336:	699b      	ldr	r3, [r3, #24]
 800b338:	69ba      	ldr	r2, [r7, #24]
 800b33a:	429a      	cmp	r2, r3
 800b33c:	d31b      	bcc.n	800b376 <create_chain+0x64>
 800b33e:	2301      	movs	r3, #1
 800b340:	61bb      	str	r3, [r7, #24]
 800b342:	e018      	b.n	800b376 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800b344:	6839      	ldr	r1, [r7, #0]
 800b346:	6878      	ldr	r0, [r7, #4]
 800b348:	f7ff fded 	bl	800af26 <get_fat>
 800b34c:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800b34e:	68fb      	ldr	r3, [r7, #12]
 800b350:	2b01      	cmp	r3, #1
 800b352:	d801      	bhi.n	800b358 <create_chain+0x46>
 800b354:	2301      	movs	r3, #1
 800b356:	e070      	b.n	800b43a <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b35e:	d101      	bne.n	800b364 <create_chain+0x52>
 800b360:	68fb      	ldr	r3, [r7, #12]
 800b362:	e06a      	b.n	800b43a <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800b364:	693b      	ldr	r3, [r7, #16]
 800b366:	699b      	ldr	r3, [r3, #24]
 800b368:	68fa      	ldr	r2, [r7, #12]
 800b36a:	429a      	cmp	r2, r3
 800b36c:	d201      	bcs.n	800b372 <create_chain+0x60>
 800b36e:	68fb      	ldr	r3, [r7, #12]
 800b370:	e063      	b.n	800b43a <create_chain+0x128>
		scl = clst;
 800b372:	683b      	ldr	r3, [r7, #0]
 800b374:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800b376:	69bb      	ldr	r3, [r7, #24]
 800b378:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800b37a:	69fb      	ldr	r3, [r7, #28]
 800b37c:	3301      	adds	r3, #1
 800b37e:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800b380:	693b      	ldr	r3, [r7, #16]
 800b382:	699b      	ldr	r3, [r3, #24]
 800b384:	69fa      	ldr	r2, [r7, #28]
 800b386:	429a      	cmp	r2, r3
 800b388:	d307      	bcc.n	800b39a <create_chain+0x88>
				ncl = 2;
 800b38a:	2302      	movs	r3, #2
 800b38c:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800b38e:	69fa      	ldr	r2, [r7, #28]
 800b390:	69bb      	ldr	r3, [r7, #24]
 800b392:	429a      	cmp	r2, r3
 800b394:	d901      	bls.n	800b39a <create_chain+0x88>
 800b396:	2300      	movs	r3, #0
 800b398:	e04f      	b.n	800b43a <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800b39a:	69f9      	ldr	r1, [r7, #28]
 800b39c:	6878      	ldr	r0, [r7, #4]
 800b39e:	f7ff fdc2 	bl	800af26 <get_fat>
 800b3a2:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	2b00      	cmp	r3, #0
 800b3a8:	d00e      	beq.n	800b3c8 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800b3aa:	68fb      	ldr	r3, [r7, #12]
 800b3ac:	2b01      	cmp	r3, #1
 800b3ae:	d003      	beq.n	800b3b8 <create_chain+0xa6>
 800b3b0:	68fb      	ldr	r3, [r7, #12]
 800b3b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b3b6:	d101      	bne.n	800b3bc <create_chain+0xaa>
 800b3b8:	68fb      	ldr	r3, [r7, #12]
 800b3ba:	e03e      	b.n	800b43a <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800b3bc:	69fa      	ldr	r2, [r7, #28]
 800b3be:	69bb      	ldr	r3, [r7, #24]
 800b3c0:	429a      	cmp	r2, r3
 800b3c2:	d1da      	bne.n	800b37a <create_chain+0x68>
 800b3c4:	2300      	movs	r3, #0
 800b3c6:	e038      	b.n	800b43a <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800b3c8:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800b3ca:	f04f 32ff 	mov.w	r2, #4294967295
 800b3ce:	69f9      	ldr	r1, [r7, #28]
 800b3d0:	6938      	ldr	r0, [r7, #16]
 800b3d2:	f7ff fe4f 	bl	800b074 <put_fat>
 800b3d6:	4603      	mov	r3, r0
 800b3d8:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800b3da:	7dfb      	ldrb	r3, [r7, #23]
 800b3dc:	2b00      	cmp	r3, #0
 800b3de:	d109      	bne.n	800b3f4 <create_chain+0xe2>
 800b3e0:	683b      	ldr	r3, [r7, #0]
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	d006      	beq.n	800b3f4 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800b3e6:	69fa      	ldr	r2, [r7, #28]
 800b3e8:	6839      	ldr	r1, [r7, #0]
 800b3ea:	6938      	ldr	r0, [r7, #16]
 800b3ec:	f7ff fe42 	bl	800b074 <put_fat>
 800b3f0:	4603      	mov	r3, r0
 800b3f2:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800b3f4:	7dfb      	ldrb	r3, [r7, #23]
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d116      	bne.n	800b428 <create_chain+0x116>
		fs->last_clst = ncl;
 800b3fa:	693b      	ldr	r3, [r7, #16]
 800b3fc:	69fa      	ldr	r2, [r7, #28]
 800b3fe:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800b400:	693b      	ldr	r3, [r7, #16]
 800b402:	695a      	ldr	r2, [r3, #20]
 800b404:	693b      	ldr	r3, [r7, #16]
 800b406:	699b      	ldr	r3, [r3, #24]
 800b408:	3b02      	subs	r3, #2
 800b40a:	429a      	cmp	r2, r3
 800b40c:	d804      	bhi.n	800b418 <create_chain+0x106>
 800b40e:	693b      	ldr	r3, [r7, #16]
 800b410:	695b      	ldr	r3, [r3, #20]
 800b412:	1e5a      	subs	r2, r3, #1
 800b414:	693b      	ldr	r3, [r7, #16]
 800b416:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800b418:	693b      	ldr	r3, [r7, #16]
 800b41a:	791b      	ldrb	r3, [r3, #4]
 800b41c:	f043 0301 	orr.w	r3, r3, #1
 800b420:	b2da      	uxtb	r2, r3
 800b422:	693b      	ldr	r3, [r7, #16]
 800b424:	711a      	strb	r2, [r3, #4]
 800b426:	e007      	b.n	800b438 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800b428:	7dfb      	ldrb	r3, [r7, #23]
 800b42a:	2b01      	cmp	r3, #1
 800b42c:	d102      	bne.n	800b434 <create_chain+0x122>
 800b42e:	f04f 33ff 	mov.w	r3, #4294967295
 800b432:	e000      	b.n	800b436 <create_chain+0x124>
 800b434:	2301      	movs	r3, #1
 800b436:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800b438:	69fb      	ldr	r3, [r7, #28]
}
 800b43a:	4618      	mov	r0, r3
 800b43c:	3720      	adds	r7, #32
 800b43e:	46bd      	mov	sp, r7
 800b440:	bd80      	pop	{r7, pc}

0800b442 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800b442:	b480      	push	{r7}
 800b444:	b087      	sub	sp, #28
 800b446:	af00      	add	r7, sp, #0
 800b448:	6078      	str	r0, [r7, #4]
 800b44a:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b456:	3304      	adds	r3, #4
 800b458:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800b45a:	683b      	ldr	r3, [r7, #0]
 800b45c:	0a5b      	lsrs	r3, r3, #9
 800b45e:	68fa      	ldr	r2, [r7, #12]
 800b460:	8952      	ldrh	r2, [r2, #10]
 800b462:	fbb3 f3f2 	udiv	r3, r3, r2
 800b466:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800b468:	693b      	ldr	r3, [r7, #16]
 800b46a:	1d1a      	adds	r2, r3, #4
 800b46c:	613a      	str	r2, [r7, #16]
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800b472:	68bb      	ldr	r3, [r7, #8]
 800b474:	2b00      	cmp	r3, #0
 800b476:	d101      	bne.n	800b47c <clmt_clust+0x3a>
 800b478:	2300      	movs	r3, #0
 800b47a:	e010      	b.n	800b49e <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800b47c:	697a      	ldr	r2, [r7, #20]
 800b47e:	68bb      	ldr	r3, [r7, #8]
 800b480:	429a      	cmp	r2, r3
 800b482:	d307      	bcc.n	800b494 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800b484:	697a      	ldr	r2, [r7, #20]
 800b486:	68bb      	ldr	r3, [r7, #8]
 800b488:	1ad3      	subs	r3, r2, r3
 800b48a:	617b      	str	r3, [r7, #20]
 800b48c:	693b      	ldr	r3, [r7, #16]
 800b48e:	3304      	adds	r3, #4
 800b490:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800b492:	e7e9      	b.n	800b468 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800b494:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800b496:	693b      	ldr	r3, [r7, #16]
 800b498:	681a      	ldr	r2, [r3, #0]
 800b49a:	697b      	ldr	r3, [r7, #20]
 800b49c:	4413      	add	r3, r2
}
 800b49e:	4618      	mov	r0, r3
 800b4a0:	371c      	adds	r7, #28
 800b4a2:	46bd      	mov	sp, r7
 800b4a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4a8:	4770      	bx	lr

0800b4aa <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800b4aa:	b580      	push	{r7, lr}
 800b4ac:	b086      	sub	sp, #24
 800b4ae:	af00      	add	r7, sp, #0
 800b4b0:	6078      	str	r0, [r7, #4]
 800b4b2:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	681b      	ldr	r3, [r3, #0]
 800b4b8:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800b4ba:	683b      	ldr	r3, [r7, #0]
 800b4bc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b4c0:	d204      	bcs.n	800b4cc <dir_sdi+0x22>
 800b4c2:	683b      	ldr	r3, [r7, #0]
 800b4c4:	f003 031f 	and.w	r3, r3, #31
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	d001      	beq.n	800b4d0 <dir_sdi+0x26>
		return FR_INT_ERR;
 800b4cc:	2302      	movs	r3, #2
 800b4ce:	e063      	b.n	800b598 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	683a      	ldr	r2, [r7, #0]
 800b4d4:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	689b      	ldr	r3, [r3, #8]
 800b4da:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800b4dc:	697b      	ldr	r3, [r7, #20]
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	d106      	bne.n	800b4f0 <dir_sdi+0x46>
 800b4e2:	693b      	ldr	r3, [r7, #16]
 800b4e4:	781b      	ldrb	r3, [r3, #0]
 800b4e6:	2b02      	cmp	r3, #2
 800b4e8:	d902      	bls.n	800b4f0 <dir_sdi+0x46>
		clst = fs->dirbase;
 800b4ea:	693b      	ldr	r3, [r7, #16]
 800b4ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4ee:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800b4f0:	697b      	ldr	r3, [r7, #20]
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d10c      	bne.n	800b510 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800b4f6:	683b      	ldr	r3, [r7, #0]
 800b4f8:	095b      	lsrs	r3, r3, #5
 800b4fa:	693a      	ldr	r2, [r7, #16]
 800b4fc:	8912      	ldrh	r2, [r2, #8]
 800b4fe:	4293      	cmp	r3, r2
 800b500:	d301      	bcc.n	800b506 <dir_sdi+0x5c>
 800b502:	2302      	movs	r3, #2
 800b504:	e048      	b.n	800b598 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800b506:	693b      	ldr	r3, [r7, #16]
 800b508:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	61da      	str	r2, [r3, #28]
 800b50e:	e029      	b.n	800b564 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800b510:	693b      	ldr	r3, [r7, #16]
 800b512:	895b      	ldrh	r3, [r3, #10]
 800b514:	025b      	lsls	r3, r3, #9
 800b516:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800b518:	e019      	b.n	800b54e <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	6979      	ldr	r1, [r7, #20]
 800b51e:	4618      	mov	r0, r3
 800b520:	f7ff fd01 	bl	800af26 <get_fat>
 800b524:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800b526:	697b      	ldr	r3, [r7, #20]
 800b528:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b52c:	d101      	bne.n	800b532 <dir_sdi+0x88>
 800b52e:	2301      	movs	r3, #1
 800b530:	e032      	b.n	800b598 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800b532:	697b      	ldr	r3, [r7, #20]
 800b534:	2b01      	cmp	r3, #1
 800b536:	d904      	bls.n	800b542 <dir_sdi+0x98>
 800b538:	693b      	ldr	r3, [r7, #16]
 800b53a:	699b      	ldr	r3, [r3, #24]
 800b53c:	697a      	ldr	r2, [r7, #20]
 800b53e:	429a      	cmp	r2, r3
 800b540:	d301      	bcc.n	800b546 <dir_sdi+0x9c>
 800b542:	2302      	movs	r3, #2
 800b544:	e028      	b.n	800b598 <dir_sdi+0xee>
			ofs -= csz;
 800b546:	683a      	ldr	r2, [r7, #0]
 800b548:	68fb      	ldr	r3, [r7, #12]
 800b54a:	1ad3      	subs	r3, r2, r3
 800b54c:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800b54e:	683a      	ldr	r2, [r7, #0]
 800b550:	68fb      	ldr	r3, [r7, #12]
 800b552:	429a      	cmp	r2, r3
 800b554:	d2e1      	bcs.n	800b51a <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800b556:	6979      	ldr	r1, [r7, #20]
 800b558:	6938      	ldr	r0, [r7, #16]
 800b55a:	f7ff fcc5 	bl	800aee8 <clust2sect>
 800b55e:	4602      	mov	r2, r0
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	697a      	ldr	r2, [r7, #20]
 800b568:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	69db      	ldr	r3, [r3, #28]
 800b56e:	2b00      	cmp	r3, #0
 800b570:	d101      	bne.n	800b576 <dir_sdi+0xcc>
 800b572:	2302      	movs	r3, #2
 800b574:	e010      	b.n	800b598 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	69da      	ldr	r2, [r3, #28]
 800b57a:	683b      	ldr	r3, [r7, #0]
 800b57c:	0a5b      	lsrs	r3, r3, #9
 800b57e:	441a      	add	r2, r3
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800b584:	693b      	ldr	r3, [r7, #16]
 800b586:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800b58a:	683b      	ldr	r3, [r7, #0]
 800b58c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b590:	441a      	add	r2, r3
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800b596:	2300      	movs	r3, #0
}
 800b598:	4618      	mov	r0, r3
 800b59a:	3718      	adds	r7, #24
 800b59c:	46bd      	mov	sp, r7
 800b59e:	bd80      	pop	{r7, pc}

0800b5a0 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800b5a0:	b580      	push	{r7, lr}
 800b5a2:	b086      	sub	sp, #24
 800b5a4:	af00      	add	r7, sp, #0
 800b5a6:	6078      	str	r0, [r7, #4]
 800b5a8:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	695b      	ldr	r3, [r3, #20]
 800b5b4:	3320      	adds	r3, #32
 800b5b6:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	69db      	ldr	r3, [r3, #28]
 800b5bc:	2b00      	cmp	r3, #0
 800b5be:	d003      	beq.n	800b5c8 <dir_next+0x28>
 800b5c0:	68bb      	ldr	r3, [r7, #8]
 800b5c2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b5c6:	d301      	bcc.n	800b5cc <dir_next+0x2c>
 800b5c8:	2304      	movs	r3, #4
 800b5ca:	e0aa      	b.n	800b722 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800b5cc:	68bb      	ldr	r3, [r7, #8]
 800b5ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	f040 8098 	bne.w	800b708 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	69db      	ldr	r3, [r3, #28]
 800b5dc:	1c5a      	adds	r2, r3, #1
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	699b      	ldr	r3, [r3, #24]
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	d10b      	bne.n	800b602 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800b5ea:	68bb      	ldr	r3, [r7, #8]
 800b5ec:	095b      	lsrs	r3, r3, #5
 800b5ee:	68fa      	ldr	r2, [r7, #12]
 800b5f0:	8912      	ldrh	r2, [r2, #8]
 800b5f2:	4293      	cmp	r3, r2
 800b5f4:	f0c0 8088 	bcc.w	800b708 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	2200      	movs	r2, #0
 800b5fc:	61da      	str	r2, [r3, #28]
 800b5fe:	2304      	movs	r3, #4
 800b600:	e08f      	b.n	800b722 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800b602:	68bb      	ldr	r3, [r7, #8]
 800b604:	0a5b      	lsrs	r3, r3, #9
 800b606:	68fa      	ldr	r2, [r7, #12]
 800b608:	8952      	ldrh	r2, [r2, #10]
 800b60a:	3a01      	subs	r2, #1
 800b60c:	4013      	ands	r3, r2
 800b60e:	2b00      	cmp	r3, #0
 800b610:	d17a      	bne.n	800b708 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800b612:	687a      	ldr	r2, [r7, #4]
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	699b      	ldr	r3, [r3, #24]
 800b618:	4619      	mov	r1, r3
 800b61a:	4610      	mov	r0, r2
 800b61c:	f7ff fc83 	bl	800af26 <get_fat>
 800b620:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800b622:	697b      	ldr	r3, [r7, #20]
 800b624:	2b01      	cmp	r3, #1
 800b626:	d801      	bhi.n	800b62c <dir_next+0x8c>
 800b628:	2302      	movs	r3, #2
 800b62a:	e07a      	b.n	800b722 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800b62c:	697b      	ldr	r3, [r7, #20]
 800b62e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b632:	d101      	bne.n	800b638 <dir_next+0x98>
 800b634:	2301      	movs	r3, #1
 800b636:	e074      	b.n	800b722 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	699b      	ldr	r3, [r3, #24]
 800b63c:	697a      	ldr	r2, [r7, #20]
 800b63e:	429a      	cmp	r2, r3
 800b640:	d358      	bcc.n	800b6f4 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800b642:	683b      	ldr	r3, [r7, #0]
 800b644:	2b00      	cmp	r3, #0
 800b646:	d104      	bne.n	800b652 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	2200      	movs	r2, #0
 800b64c:	61da      	str	r2, [r3, #28]
 800b64e:	2304      	movs	r3, #4
 800b650:	e067      	b.n	800b722 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800b652:	687a      	ldr	r2, [r7, #4]
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	699b      	ldr	r3, [r3, #24]
 800b658:	4619      	mov	r1, r3
 800b65a:	4610      	mov	r0, r2
 800b65c:	f7ff fe59 	bl	800b312 <create_chain>
 800b660:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800b662:	697b      	ldr	r3, [r7, #20]
 800b664:	2b00      	cmp	r3, #0
 800b666:	d101      	bne.n	800b66c <dir_next+0xcc>
 800b668:	2307      	movs	r3, #7
 800b66a:	e05a      	b.n	800b722 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800b66c:	697b      	ldr	r3, [r7, #20]
 800b66e:	2b01      	cmp	r3, #1
 800b670:	d101      	bne.n	800b676 <dir_next+0xd6>
 800b672:	2302      	movs	r3, #2
 800b674:	e055      	b.n	800b722 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800b676:	697b      	ldr	r3, [r7, #20]
 800b678:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b67c:	d101      	bne.n	800b682 <dir_next+0xe2>
 800b67e:	2301      	movs	r3, #1
 800b680:	e04f      	b.n	800b722 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800b682:	68f8      	ldr	r0, [r7, #12]
 800b684:	f7ff fb50 	bl	800ad28 <sync_window>
 800b688:	4603      	mov	r3, r0
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	d001      	beq.n	800b692 <dir_next+0xf2>
 800b68e:	2301      	movs	r3, #1
 800b690:	e047      	b.n	800b722 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800b692:	68fb      	ldr	r3, [r7, #12]
 800b694:	3334      	adds	r3, #52	@ 0x34
 800b696:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b69a:	2100      	movs	r1, #0
 800b69c:	4618      	mov	r0, r3
 800b69e:	f7ff f97a 	bl	800a996 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800b6a2:	2300      	movs	r3, #0
 800b6a4:	613b      	str	r3, [r7, #16]
 800b6a6:	6979      	ldr	r1, [r7, #20]
 800b6a8:	68f8      	ldr	r0, [r7, #12]
 800b6aa:	f7ff fc1d 	bl	800aee8 <clust2sect>
 800b6ae:	4602      	mov	r2, r0
 800b6b0:	68fb      	ldr	r3, [r7, #12]
 800b6b2:	631a      	str	r2, [r3, #48]	@ 0x30
 800b6b4:	e012      	b.n	800b6dc <dir_next+0x13c>
						fs->wflag = 1;
 800b6b6:	68fb      	ldr	r3, [r7, #12]
 800b6b8:	2201      	movs	r2, #1
 800b6ba:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800b6bc:	68f8      	ldr	r0, [r7, #12]
 800b6be:	f7ff fb33 	bl	800ad28 <sync_window>
 800b6c2:	4603      	mov	r3, r0
 800b6c4:	2b00      	cmp	r3, #0
 800b6c6:	d001      	beq.n	800b6cc <dir_next+0x12c>
 800b6c8:	2301      	movs	r3, #1
 800b6ca:	e02a      	b.n	800b722 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800b6cc:	693b      	ldr	r3, [r7, #16]
 800b6ce:	3301      	adds	r3, #1
 800b6d0:	613b      	str	r3, [r7, #16]
 800b6d2:	68fb      	ldr	r3, [r7, #12]
 800b6d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b6d6:	1c5a      	adds	r2, r3, #1
 800b6d8:	68fb      	ldr	r3, [r7, #12]
 800b6da:	631a      	str	r2, [r3, #48]	@ 0x30
 800b6dc:	68fb      	ldr	r3, [r7, #12]
 800b6de:	895b      	ldrh	r3, [r3, #10]
 800b6e0:	461a      	mov	r2, r3
 800b6e2:	693b      	ldr	r3, [r7, #16]
 800b6e4:	4293      	cmp	r3, r2
 800b6e6:	d3e6      	bcc.n	800b6b6 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800b6e8:	68fb      	ldr	r3, [r7, #12]
 800b6ea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b6ec:	693b      	ldr	r3, [r7, #16]
 800b6ee:	1ad2      	subs	r2, r2, r3
 800b6f0:	68fb      	ldr	r3, [r7, #12]
 800b6f2:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	697a      	ldr	r2, [r7, #20]
 800b6f8:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800b6fa:	6979      	ldr	r1, [r7, #20]
 800b6fc:	68f8      	ldr	r0, [r7, #12]
 800b6fe:	f7ff fbf3 	bl	800aee8 <clust2sect>
 800b702:	4602      	mov	r2, r0
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	68ba      	ldr	r2, [r7, #8]
 800b70c:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800b70e:	68fb      	ldr	r3, [r7, #12]
 800b710:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800b714:	68bb      	ldr	r3, [r7, #8]
 800b716:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b71a:	441a      	add	r2, r3
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800b720:	2300      	movs	r3, #0
}
 800b722:	4618      	mov	r0, r3
 800b724:	3718      	adds	r7, #24
 800b726:	46bd      	mov	sp, r7
 800b728:	bd80      	pop	{r7, pc}

0800b72a <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800b72a:	b580      	push	{r7, lr}
 800b72c:	b086      	sub	sp, #24
 800b72e:	af00      	add	r7, sp, #0
 800b730:	6078      	str	r0, [r7, #4]
 800b732:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	681b      	ldr	r3, [r3, #0]
 800b738:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800b73a:	2100      	movs	r1, #0
 800b73c:	6878      	ldr	r0, [r7, #4]
 800b73e:	f7ff feb4 	bl	800b4aa <dir_sdi>
 800b742:	4603      	mov	r3, r0
 800b744:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800b746:	7dfb      	ldrb	r3, [r7, #23]
 800b748:	2b00      	cmp	r3, #0
 800b74a:	d12b      	bne.n	800b7a4 <dir_alloc+0x7a>
		n = 0;
 800b74c:	2300      	movs	r3, #0
 800b74e:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	69db      	ldr	r3, [r3, #28]
 800b754:	4619      	mov	r1, r3
 800b756:	68f8      	ldr	r0, [r7, #12]
 800b758:	f7ff fb2a 	bl	800adb0 <move_window>
 800b75c:	4603      	mov	r3, r0
 800b75e:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800b760:	7dfb      	ldrb	r3, [r7, #23]
 800b762:	2b00      	cmp	r3, #0
 800b764:	d11d      	bne.n	800b7a2 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	6a1b      	ldr	r3, [r3, #32]
 800b76a:	781b      	ldrb	r3, [r3, #0]
 800b76c:	2be5      	cmp	r3, #229	@ 0xe5
 800b76e:	d004      	beq.n	800b77a <dir_alloc+0x50>
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	6a1b      	ldr	r3, [r3, #32]
 800b774:	781b      	ldrb	r3, [r3, #0]
 800b776:	2b00      	cmp	r3, #0
 800b778:	d107      	bne.n	800b78a <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800b77a:	693b      	ldr	r3, [r7, #16]
 800b77c:	3301      	adds	r3, #1
 800b77e:	613b      	str	r3, [r7, #16]
 800b780:	693a      	ldr	r2, [r7, #16]
 800b782:	683b      	ldr	r3, [r7, #0]
 800b784:	429a      	cmp	r2, r3
 800b786:	d102      	bne.n	800b78e <dir_alloc+0x64>
 800b788:	e00c      	b.n	800b7a4 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800b78a:	2300      	movs	r3, #0
 800b78c:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800b78e:	2101      	movs	r1, #1
 800b790:	6878      	ldr	r0, [r7, #4]
 800b792:	f7ff ff05 	bl	800b5a0 <dir_next>
 800b796:	4603      	mov	r3, r0
 800b798:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800b79a:	7dfb      	ldrb	r3, [r7, #23]
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	d0d7      	beq.n	800b750 <dir_alloc+0x26>
 800b7a0:	e000      	b.n	800b7a4 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800b7a2:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800b7a4:	7dfb      	ldrb	r3, [r7, #23]
 800b7a6:	2b04      	cmp	r3, #4
 800b7a8:	d101      	bne.n	800b7ae <dir_alloc+0x84>
 800b7aa:	2307      	movs	r3, #7
 800b7ac:	75fb      	strb	r3, [r7, #23]
	return res;
 800b7ae:	7dfb      	ldrb	r3, [r7, #23]
}
 800b7b0:	4618      	mov	r0, r3
 800b7b2:	3718      	adds	r7, #24
 800b7b4:	46bd      	mov	sp, r7
 800b7b6:	bd80      	pop	{r7, pc}

0800b7b8 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800b7b8:	b580      	push	{r7, lr}
 800b7ba:	b084      	sub	sp, #16
 800b7bc:	af00      	add	r7, sp, #0
 800b7be:	6078      	str	r0, [r7, #4]
 800b7c0:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800b7c2:	683b      	ldr	r3, [r7, #0]
 800b7c4:	331a      	adds	r3, #26
 800b7c6:	4618      	mov	r0, r3
 800b7c8:	f7ff f842 	bl	800a850 <ld_word>
 800b7cc:	4603      	mov	r3, r0
 800b7ce:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	781b      	ldrb	r3, [r3, #0]
 800b7d4:	2b03      	cmp	r3, #3
 800b7d6:	d109      	bne.n	800b7ec <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800b7d8:	683b      	ldr	r3, [r7, #0]
 800b7da:	3314      	adds	r3, #20
 800b7dc:	4618      	mov	r0, r3
 800b7de:	f7ff f837 	bl	800a850 <ld_word>
 800b7e2:	4603      	mov	r3, r0
 800b7e4:	041b      	lsls	r3, r3, #16
 800b7e6:	68fa      	ldr	r2, [r7, #12]
 800b7e8:	4313      	orrs	r3, r2
 800b7ea:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800b7ec:	68fb      	ldr	r3, [r7, #12]
}
 800b7ee:	4618      	mov	r0, r3
 800b7f0:	3710      	adds	r7, #16
 800b7f2:	46bd      	mov	sp, r7
 800b7f4:	bd80      	pop	{r7, pc}

0800b7f6 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800b7f6:	b580      	push	{r7, lr}
 800b7f8:	b084      	sub	sp, #16
 800b7fa:	af00      	add	r7, sp, #0
 800b7fc:	60f8      	str	r0, [r7, #12]
 800b7fe:	60b9      	str	r1, [r7, #8]
 800b800:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800b802:	68bb      	ldr	r3, [r7, #8]
 800b804:	331a      	adds	r3, #26
 800b806:	687a      	ldr	r2, [r7, #4]
 800b808:	b292      	uxth	r2, r2
 800b80a:	4611      	mov	r1, r2
 800b80c:	4618      	mov	r0, r3
 800b80e:	f7ff f85a 	bl	800a8c6 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800b812:	68fb      	ldr	r3, [r7, #12]
 800b814:	781b      	ldrb	r3, [r3, #0]
 800b816:	2b03      	cmp	r3, #3
 800b818:	d109      	bne.n	800b82e <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800b81a:	68bb      	ldr	r3, [r7, #8]
 800b81c:	f103 0214 	add.w	r2, r3, #20
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	0c1b      	lsrs	r3, r3, #16
 800b824:	b29b      	uxth	r3, r3
 800b826:	4619      	mov	r1, r3
 800b828:	4610      	mov	r0, r2
 800b82a:	f7ff f84c 	bl	800a8c6 <st_word>
	}
}
 800b82e:	bf00      	nop
 800b830:	3710      	adds	r7, #16
 800b832:	46bd      	mov	sp, r7
 800b834:	bd80      	pop	{r7, pc}
	...

0800b838 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800b838:	b590      	push	{r4, r7, lr}
 800b83a:	b087      	sub	sp, #28
 800b83c:	af00      	add	r7, sp, #0
 800b83e:	6078      	str	r0, [r7, #4]
 800b840:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800b842:	683b      	ldr	r3, [r7, #0]
 800b844:	331a      	adds	r3, #26
 800b846:	4618      	mov	r0, r3
 800b848:	f7ff f802 	bl	800a850 <ld_word>
 800b84c:	4603      	mov	r3, r0
 800b84e:	2b00      	cmp	r3, #0
 800b850:	d001      	beq.n	800b856 <cmp_lfn+0x1e>
 800b852:	2300      	movs	r3, #0
 800b854:	e059      	b.n	800b90a <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800b856:	683b      	ldr	r3, [r7, #0]
 800b858:	781b      	ldrb	r3, [r3, #0]
 800b85a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b85e:	1e5a      	subs	r2, r3, #1
 800b860:	4613      	mov	r3, r2
 800b862:	005b      	lsls	r3, r3, #1
 800b864:	4413      	add	r3, r2
 800b866:	009b      	lsls	r3, r3, #2
 800b868:	4413      	add	r3, r2
 800b86a:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800b86c:	2301      	movs	r3, #1
 800b86e:	81fb      	strh	r3, [r7, #14]
 800b870:	2300      	movs	r3, #0
 800b872:	613b      	str	r3, [r7, #16]
 800b874:	e033      	b.n	800b8de <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800b876:	4a27      	ldr	r2, [pc, #156]	@ (800b914 <cmp_lfn+0xdc>)
 800b878:	693b      	ldr	r3, [r7, #16]
 800b87a:	4413      	add	r3, r2
 800b87c:	781b      	ldrb	r3, [r3, #0]
 800b87e:	461a      	mov	r2, r3
 800b880:	683b      	ldr	r3, [r7, #0]
 800b882:	4413      	add	r3, r2
 800b884:	4618      	mov	r0, r3
 800b886:	f7fe ffe3 	bl	800a850 <ld_word>
 800b88a:	4603      	mov	r3, r0
 800b88c:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800b88e:	89fb      	ldrh	r3, [r7, #14]
 800b890:	2b00      	cmp	r3, #0
 800b892:	d01a      	beq.n	800b8ca <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800b894:	697b      	ldr	r3, [r7, #20]
 800b896:	2bfe      	cmp	r3, #254	@ 0xfe
 800b898:	d812      	bhi.n	800b8c0 <cmp_lfn+0x88>
 800b89a:	89bb      	ldrh	r3, [r7, #12]
 800b89c:	4618      	mov	r0, r3
 800b89e:	f001 fd17 	bl	800d2d0 <ff_wtoupper>
 800b8a2:	4603      	mov	r3, r0
 800b8a4:	461c      	mov	r4, r3
 800b8a6:	697b      	ldr	r3, [r7, #20]
 800b8a8:	1c5a      	adds	r2, r3, #1
 800b8aa:	617a      	str	r2, [r7, #20]
 800b8ac:	005b      	lsls	r3, r3, #1
 800b8ae:	687a      	ldr	r2, [r7, #4]
 800b8b0:	4413      	add	r3, r2
 800b8b2:	881b      	ldrh	r3, [r3, #0]
 800b8b4:	4618      	mov	r0, r3
 800b8b6:	f001 fd0b 	bl	800d2d0 <ff_wtoupper>
 800b8ba:	4603      	mov	r3, r0
 800b8bc:	429c      	cmp	r4, r3
 800b8be:	d001      	beq.n	800b8c4 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800b8c0:	2300      	movs	r3, #0
 800b8c2:	e022      	b.n	800b90a <cmp_lfn+0xd2>
			}
			wc = uc;
 800b8c4:	89bb      	ldrh	r3, [r7, #12]
 800b8c6:	81fb      	strh	r3, [r7, #14]
 800b8c8:	e006      	b.n	800b8d8 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800b8ca:	89bb      	ldrh	r3, [r7, #12]
 800b8cc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800b8d0:	4293      	cmp	r3, r2
 800b8d2:	d001      	beq.n	800b8d8 <cmp_lfn+0xa0>
 800b8d4:	2300      	movs	r3, #0
 800b8d6:	e018      	b.n	800b90a <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800b8d8:	693b      	ldr	r3, [r7, #16]
 800b8da:	3301      	adds	r3, #1
 800b8dc:	613b      	str	r3, [r7, #16]
 800b8de:	693b      	ldr	r3, [r7, #16]
 800b8e0:	2b0c      	cmp	r3, #12
 800b8e2:	d9c8      	bls.n	800b876 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800b8e4:	683b      	ldr	r3, [r7, #0]
 800b8e6:	781b      	ldrb	r3, [r3, #0]
 800b8e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b8ec:	2b00      	cmp	r3, #0
 800b8ee:	d00b      	beq.n	800b908 <cmp_lfn+0xd0>
 800b8f0:	89fb      	ldrh	r3, [r7, #14]
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	d008      	beq.n	800b908 <cmp_lfn+0xd0>
 800b8f6:	697b      	ldr	r3, [r7, #20]
 800b8f8:	005b      	lsls	r3, r3, #1
 800b8fa:	687a      	ldr	r2, [r7, #4]
 800b8fc:	4413      	add	r3, r2
 800b8fe:	881b      	ldrh	r3, [r3, #0]
 800b900:	2b00      	cmp	r3, #0
 800b902:	d001      	beq.n	800b908 <cmp_lfn+0xd0>
 800b904:	2300      	movs	r3, #0
 800b906:	e000      	b.n	800b90a <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800b908:	2301      	movs	r3, #1
}
 800b90a:	4618      	mov	r0, r3
 800b90c:	371c      	adds	r7, #28
 800b90e:	46bd      	mov	sp, r7
 800b910:	bd90      	pop	{r4, r7, pc}
 800b912:	bf00      	nop
 800b914:	0801044c 	.word	0x0801044c

0800b918 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800b918:	b580      	push	{r7, lr}
 800b91a:	b088      	sub	sp, #32
 800b91c:	af00      	add	r7, sp, #0
 800b91e:	60f8      	str	r0, [r7, #12]
 800b920:	60b9      	str	r1, [r7, #8]
 800b922:	4611      	mov	r1, r2
 800b924:	461a      	mov	r2, r3
 800b926:	460b      	mov	r3, r1
 800b928:	71fb      	strb	r3, [r7, #7]
 800b92a:	4613      	mov	r3, r2
 800b92c:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800b92e:	68bb      	ldr	r3, [r7, #8]
 800b930:	330d      	adds	r3, #13
 800b932:	79ba      	ldrb	r2, [r7, #6]
 800b934:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800b936:	68bb      	ldr	r3, [r7, #8]
 800b938:	330b      	adds	r3, #11
 800b93a:	220f      	movs	r2, #15
 800b93c:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800b93e:	68bb      	ldr	r3, [r7, #8]
 800b940:	330c      	adds	r3, #12
 800b942:	2200      	movs	r2, #0
 800b944:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800b946:	68bb      	ldr	r3, [r7, #8]
 800b948:	331a      	adds	r3, #26
 800b94a:	2100      	movs	r1, #0
 800b94c:	4618      	mov	r0, r3
 800b94e:	f7fe ffba 	bl	800a8c6 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800b952:	79fb      	ldrb	r3, [r7, #7]
 800b954:	1e5a      	subs	r2, r3, #1
 800b956:	4613      	mov	r3, r2
 800b958:	005b      	lsls	r3, r3, #1
 800b95a:	4413      	add	r3, r2
 800b95c:	009b      	lsls	r3, r3, #2
 800b95e:	4413      	add	r3, r2
 800b960:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800b962:	2300      	movs	r3, #0
 800b964:	82fb      	strh	r3, [r7, #22]
 800b966:	2300      	movs	r3, #0
 800b968:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800b96a:	8afb      	ldrh	r3, [r7, #22]
 800b96c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800b970:	4293      	cmp	r3, r2
 800b972:	d007      	beq.n	800b984 <put_lfn+0x6c>
 800b974:	69fb      	ldr	r3, [r7, #28]
 800b976:	1c5a      	adds	r2, r3, #1
 800b978:	61fa      	str	r2, [r7, #28]
 800b97a:	005b      	lsls	r3, r3, #1
 800b97c:	68fa      	ldr	r2, [r7, #12]
 800b97e:	4413      	add	r3, r2
 800b980:	881b      	ldrh	r3, [r3, #0]
 800b982:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800b984:	4a17      	ldr	r2, [pc, #92]	@ (800b9e4 <put_lfn+0xcc>)
 800b986:	69bb      	ldr	r3, [r7, #24]
 800b988:	4413      	add	r3, r2
 800b98a:	781b      	ldrb	r3, [r3, #0]
 800b98c:	461a      	mov	r2, r3
 800b98e:	68bb      	ldr	r3, [r7, #8]
 800b990:	4413      	add	r3, r2
 800b992:	8afa      	ldrh	r2, [r7, #22]
 800b994:	4611      	mov	r1, r2
 800b996:	4618      	mov	r0, r3
 800b998:	f7fe ff95 	bl	800a8c6 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800b99c:	8afb      	ldrh	r3, [r7, #22]
 800b99e:	2b00      	cmp	r3, #0
 800b9a0:	d102      	bne.n	800b9a8 <put_lfn+0x90>
 800b9a2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b9a6:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800b9a8:	69bb      	ldr	r3, [r7, #24]
 800b9aa:	3301      	adds	r3, #1
 800b9ac:	61bb      	str	r3, [r7, #24]
 800b9ae:	69bb      	ldr	r3, [r7, #24]
 800b9b0:	2b0c      	cmp	r3, #12
 800b9b2:	d9da      	bls.n	800b96a <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800b9b4:	8afb      	ldrh	r3, [r7, #22]
 800b9b6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800b9ba:	4293      	cmp	r3, r2
 800b9bc:	d006      	beq.n	800b9cc <put_lfn+0xb4>
 800b9be:	69fb      	ldr	r3, [r7, #28]
 800b9c0:	005b      	lsls	r3, r3, #1
 800b9c2:	68fa      	ldr	r2, [r7, #12]
 800b9c4:	4413      	add	r3, r2
 800b9c6:	881b      	ldrh	r3, [r3, #0]
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	d103      	bne.n	800b9d4 <put_lfn+0xbc>
 800b9cc:	79fb      	ldrb	r3, [r7, #7]
 800b9ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b9d2:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800b9d4:	68bb      	ldr	r3, [r7, #8]
 800b9d6:	79fa      	ldrb	r2, [r7, #7]
 800b9d8:	701a      	strb	r2, [r3, #0]
}
 800b9da:	bf00      	nop
 800b9dc:	3720      	adds	r7, #32
 800b9de:	46bd      	mov	sp, r7
 800b9e0:	bd80      	pop	{r7, pc}
 800b9e2:	bf00      	nop
 800b9e4:	0801044c 	.word	0x0801044c

0800b9e8 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800b9e8:	b580      	push	{r7, lr}
 800b9ea:	b08c      	sub	sp, #48	@ 0x30
 800b9ec:	af00      	add	r7, sp, #0
 800b9ee:	60f8      	str	r0, [r7, #12]
 800b9f0:	60b9      	str	r1, [r7, #8]
 800b9f2:	607a      	str	r2, [r7, #4]
 800b9f4:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800b9f6:	220b      	movs	r2, #11
 800b9f8:	68b9      	ldr	r1, [r7, #8]
 800b9fa:	68f8      	ldr	r0, [r7, #12]
 800b9fc:	f7fe ffaa 	bl	800a954 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800ba00:	683b      	ldr	r3, [r7, #0]
 800ba02:	2b05      	cmp	r3, #5
 800ba04:	d92b      	bls.n	800ba5e <gen_numname+0x76>
		sr = seq;
 800ba06:	683b      	ldr	r3, [r7, #0]
 800ba08:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800ba0a:	e022      	b.n	800ba52 <gen_numname+0x6a>
			wc = *lfn++;
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	1c9a      	adds	r2, r3, #2
 800ba10:	607a      	str	r2, [r7, #4]
 800ba12:	881b      	ldrh	r3, [r3, #0]
 800ba14:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 800ba16:	2300      	movs	r3, #0
 800ba18:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ba1a:	e017      	b.n	800ba4c <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 800ba1c:	69fb      	ldr	r3, [r7, #28]
 800ba1e:	005a      	lsls	r2, r3, #1
 800ba20:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800ba22:	f003 0301 	and.w	r3, r3, #1
 800ba26:	4413      	add	r3, r2
 800ba28:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800ba2a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800ba2c:	085b      	lsrs	r3, r3, #1
 800ba2e:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800ba30:	69fb      	ldr	r3, [r7, #28]
 800ba32:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d005      	beq.n	800ba46 <gen_numname+0x5e>
 800ba3a:	69fb      	ldr	r3, [r7, #28]
 800ba3c:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 800ba40:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 800ba44:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800ba46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba48:	3301      	adds	r3, #1
 800ba4a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ba4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba4e:	2b0f      	cmp	r3, #15
 800ba50:	d9e4      	bls.n	800ba1c <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	881b      	ldrh	r3, [r3, #0]
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	d1d8      	bne.n	800ba0c <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800ba5a:	69fb      	ldr	r3, [r7, #28]
 800ba5c:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800ba5e:	2307      	movs	r3, #7
 800ba60:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800ba62:	683b      	ldr	r3, [r7, #0]
 800ba64:	b2db      	uxtb	r3, r3
 800ba66:	f003 030f 	and.w	r3, r3, #15
 800ba6a:	b2db      	uxtb	r3, r3
 800ba6c:	3330      	adds	r3, #48	@ 0x30
 800ba6e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 800ba72:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ba76:	2b39      	cmp	r3, #57	@ 0x39
 800ba78:	d904      	bls.n	800ba84 <gen_numname+0x9c>
 800ba7a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ba7e:	3307      	adds	r3, #7
 800ba80:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 800ba84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba86:	1e5a      	subs	r2, r3, #1
 800ba88:	62ba      	str	r2, [r7, #40]	@ 0x28
 800ba8a:	3330      	adds	r3, #48	@ 0x30
 800ba8c:	443b      	add	r3, r7
 800ba8e:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800ba92:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800ba96:	683b      	ldr	r3, [r7, #0]
 800ba98:	091b      	lsrs	r3, r3, #4
 800ba9a:	603b      	str	r3, [r7, #0]
	} while (seq);
 800ba9c:	683b      	ldr	r3, [r7, #0]
 800ba9e:	2b00      	cmp	r3, #0
 800baa0:	d1df      	bne.n	800ba62 <gen_numname+0x7a>
	ns[i] = '~';
 800baa2:	f107 0214 	add.w	r2, r7, #20
 800baa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800baa8:	4413      	add	r3, r2
 800baaa:	227e      	movs	r2, #126	@ 0x7e
 800baac:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800baae:	2300      	movs	r3, #0
 800bab0:	627b      	str	r3, [r7, #36]	@ 0x24
 800bab2:	e002      	b.n	800baba <gen_numname+0xd2>
 800bab4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bab6:	3301      	adds	r3, #1
 800bab8:	627b      	str	r3, [r7, #36]	@ 0x24
 800baba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800babc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800babe:	429a      	cmp	r2, r3
 800bac0:	d205      	bcs.n	800bace <gen_numname+0xe6>
 800bac2:	68fa      	ldr	r2, [r7, #12]
 800bac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bac6:	4413      	add	r3, r2
 800bac8:	781b      	ldrb	r3, [r3, #0]
 800baca:	2b20      	cmp	r3, #32
 800bacc:	d1f2      	bne.n	800bab4 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800bace:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bad0:	2b07      	cmp	r3, #7
 800bad2:	d807      	bhi.n	800bae4 <gen_numname+0xfc>
 800bad4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bad6:	1c5a      	adds	r2, r3, #1
 800bad8:	62ba      	str	r2, [r7, #40]	@ 0x28
 800bada:	3330      	adds	r3, #48	@ 0x30
 800badc:	443b      	add	r3, r7
 800bade:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800bae2:	e000      	b.n	800bae6 <gen_numname+0xfe>
 800bae4:	2120      	movs	r1, #32
 800bae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bae8:	1c5a      	adds	r2, r3, #1
 800baea:	627a      	str	r2, [r7, #36]	@ 0x24
 800baec:	68fa      	ldr	r2, [r7, #12]
 800baee:	4413      	add	r3, r2
 800baf0:	460a      	mov	r2, r1
 800baf2:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800baf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800baf6:	2b07      	cmp	r3, #7
 800baf8:	d9e9      	bls.n	800bace <gen_numname+0xe6>
}
 800bafa:	bf00      	nop
 800bafc:	bf00      	nop
 800bafe:	3730      	adds	r7, #48	@ 0x30
 800bb00:	46bd      	mov	sp, r7
 800bb02:	bd80      	pop	{r7, pc}

0800bb04 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800bb04:	b480      	push	{r7}
 800bb06:	b085      	sub	sp, #20
 800bb08:	af00      	add	r7, sp, #0
 800bb0a:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800bb0c:	2300      	movs	r3, #0
 800bb0e:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800bb10:	230b      	movs	r3, #11
 800bb12:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800bb14:	7bfb      	ldrb	r3, [r7, #15]
 800bb16:	b2da      	uxtb	r2, r3
 800bb18:	0852      	lsrs	r2, r2, #1
 800bb1a:	01db      	lsls	r3, r3, #7
 800bb1c:	4313      	orrs	r3, r2
 800bb1e:	b2da      	uxtb	r2, r3
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	1c59      	adds	r1, r3, #1
 800bb24:	6079      	str	r1, [r7, #4]
 800bb26:	781b      	ldrb	r3, [r3, #0]
 800bb28:	4413      	add	r3, r2
 800bb2a:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800bb2c:	68bb      	ldr	r3, [r7, #8]
 800bb2e:	3b01      	subs	r3, #1
 800bb30:	60bb      	str	r3, [r7, #8]
 800bb32:	68bb      	ldr	r3, [r7, #8]
 800bb34:	2b00      	cmp	r3, #0
 800bb36:	d1ed      	bne.n	800bb14 <sum_sfn+0x10>
	return sum;
 800bb38:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb3a:	4618      	mov	r0, r3
 800bb3c:	3714      	adds	r7, #20
 800bb3e:	46bd      	mov	sp, r7
 800bb40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb44:	4770      	bx	lr

0800bb46 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800bb46:	b580      	push	{r7, lr}
 800bb48:	b086      	sub	sp, #24
 800bb4a:	af00      	add	r7, sp, #0
 800bb4c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	681b      	ldr	r3, [r3, #0]
 800bb52:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800bb54:	2100      	movs	r1, #0
 800bb56:	6878      	ldr	r0, [r7, #4]
 800bb58:	f7ff fca7 	bl	800b4aa <dir_sdi>
 800bb5c:	4603      	mov	r3, r0
 800bb5e:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800bb60:	7dfb      	ldrb	r3, [r7, #23]
 800bb62:	2b00      	cmp	r3, #0
 800bb64:	d001      	beq.n	800bb6a <dir_find+0x24>
 800bb66:	7dfb      	ldrb	r3, [r7, #23]
 800bb68:	e0a9      	b.n	800bcbe <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800bb6a:	23ff      	movs	r3, #255	@ 0xff
 800bb6c:	753b      	strb	r3, [r7, #20]
 800bb6e:	7d3b      	ldrb	r3, [r7, #20]
 800bb70:	757b      	strb	r3, [r7, #21]
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	f04f 32ff 	mov.w	r2, #4294967295
 800bb78:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	69db      	ldr	r3, [r3, #28]
 800bb7e:	4619      	mov	r1, r3
 800bb80:	6938      	ldr	r0, [r7, #16]
 800bb82:	f7ff f915 	bl	800adb0 <move_window>
 800bb86:	4603      	mov	r3, r0
 800bb88:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800bb8a:	7dfb      	ldrb	r3, [r7, #23]
 800bb8c:	2b00      	cmp	r3, #0
 800bb8e:	f040 8090 	bne.w	800bcb2 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	6a1b      	ldr	r3, [r3, #32]
 800bb96:	781b      	ldrb	r3, [r3, #0]
 800bb98:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800bb9a:	7dbb      	ldrb	r3, [r7, #22]
 800bb9c:	2b00      	cmp	r3, #0
 800bb9e:	d102      	bne.n	800bba6 <dir_find+0x60>
 800bba0:	2304      	movs	r3, #4
 800bba2:	75fb      	strb	r3, [r7, #23]
 800bba4:	e08a      	b.n	800bcbc <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	6a1b      	ldr	r3, [r3, #32]
 800bbaa:	330b      	adds	r3, #11
 800bbac:	781b      	ldrb	r3, [r3, #0]
 800bbae:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bbb2:	73fb      	strb	r3, [r7, #15]
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	7bfa      	ldrb	r2, [r7, #15]
 800bbb8:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800bbba:	7dbb      	ldrb	r3, [r7, #22]
 800bbbc:	2be5      	cmp	r3, #229	@ 0xe5
 800bbbe:	d007      	beq.n	800bbd0 <dir_find+0x8a>
 800bbc0:	7bfb      	ldrb	r3, [r7, #15]
 800bbc2:	f003 0308 	and.w	r3, r3, #8
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	d009      	beq.n	800bbde <dir_find+0x98>
 800bbca:	7bfb      	ldrb	r3, [r7, #15]
 800bbcc:	2b0f      	cmp	r3, #15
 800bbce:	d006      	beq.n	800bbde <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800bbd0:	23ff      	movs	r3, #255	@ 0xff
 800bbd2:	757b      	strb	r3, [r7, #21]
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	f04f 32ff 	mov.w	r2, #4294967295
 800bbda:	631a      	str	r2, [r3, #48]	@ 0x30
 800bbdc:	e05e      	b.n	800bc9c <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800bbde:	7bfb      	ldrb	r3, [r7, #15]
 800bbe0:	2b0f      	cmp	r3, #15
 800bbe2:	d136      	bne.n	800bc52 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800bbea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	d154      	bne.n	800bc9c <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800bbf2:	7dbb      	ldrb	r3, [r7, #22]
 800bbf4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	d00d      	beq.n	800bc18 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	6a1b      	ldr	r3, [r3, #32]
 800bc00:	7b5b      	ldrb	r3, [r3, #13]
 800bc02:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800bc04:	7dbb      	ldrb	r3, [r7, #22]
 800bc06:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bc0a:	75bb      	strb	r3, [r7, #22]
 800bc0c:	7dbb      	ldrb	r3, [r7, #22]
 800bc0e:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	695a      	ldr	r2, [r3, #20]
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800bc18:	7dba      	ldrb	r2, [r7, #22]
 800bc1a:	7d7b      	ldrb	r3, [r7, #21]
 800bc1c:	429a      	cmp	r2, r3
 800bc1e:	d115      	bne.n	800bc4c <dir_find+0x106>
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	6a1b      	ldr	r3, [r3, #32]
 800bc24:	330d      	adds	r3, #13
 800bc26:	781b      	ldrb	r3, [r3, #0]
 800bc28:	7d3a      	ldrb	r2, [r7, #20]
 800bc2a:	429a      	cmp	r2, r3
 800bc2c:	d10e      	bne.n	800bc4c <dir_find+0x106>
 800bc2e:	693b      	ldr	r3, [r7, #16]
 800bc30:	68da      	ldr	r2, [r3, #12]
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	6a1b      	ldr	r3, [r3, #32]
 800bc36:	4619      	mov	r1, r3
 800bc38:	4610      	mov	r0, r2
 800bc3a:	f7ff fdfd 	bl	800b838 <cmp_lfn>
 800bc3e:	4603      	mov	r3, r0
 800bc40:	2b00      	cmp	r3, #0
 800bc42:	d003      	beq.n	800bc4c <dir_find+0x106>
 800bc44:	7d7b      	ldrb	r3, [r7, #21]
 800bc46:	3b01      	subs	r3, #1
 800bc48:	b2db      	uxtb	r3, r3
 800bc4a:	e000      	b.n	800bc4e <dir_find+0x108>
 800bc4c:	23ff      	movs	r3, #255	@ 0xff
 800bc4e:	757b      	strb	r3, [r7, #21]
 800bc50:	e024      	b.n	800bc9c <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800bc52:	7d7b      	ldrb	r3, [r7, #21]
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d109      	bne.n	800bc6c <dir_find+0x126>
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	6a1b      	ldr	r3, [r3, #32]
 800bc5c:	4618      	mov	r0, r3
 800bc5e:	f7ff ff51 	bl	800bb04 <sum_sfn>
 800bc62:	4603      	mov	r3, r0
 800bc64:	461a      	mov	r2, r3
 800bc66:	7d3b      	ldrb	r3, [r7, #20]
 800bc68:	4293      	cmp	r3, r2
 800bc6a:	d024      	beq.n	800bcb6 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800bc72:	f003 0301 	and.w	r3, r3, #1
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	d10a      	bne.n	800bc90 <dir_find+0x14a>
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	6a18      	ldr	r0, [r3, #32]
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	3324      	adds	r3, #36	@ 0x24
 800bc82:	220b      	movs	r2, #11
 800bc84:	4619      	mov	r1, r3
 800bc86:	f7fe fea1 	bl	800a9cc <mem_cmp>
 800bc8a:	4603      	mov	r3, r0
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	d014      	beq.n	800bcba <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800bc90:	23ff      	movs	r3, #255	@ 0xff
 800bc92:	757b      	strb	r3, [r7, #21]
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	f04f 32ff 	mov.w	r2, #4294967295
 800bc9a:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800bc9c:	2100      	movs	r1, #0
 800bc9e:	6878      	ldr	r0, [r7, #4]
 800bca0:	f7ff fc7e 	bl	800b5a0 <dir_next>
 800bca4:	4603      	mov	r3, r0
 800bca6:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800bca8:	7dfb      	ldrb	r3, [r7, #23]
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	f43f af65 	beq.w	800bb7a <dir_find+0x34>
 800bcb0:	e004      	b.n	800bcbc <dir_find+0x176>
		if (res != FR_OK) break;
 800bcb2:	bf00      	nop
 800bcb4:	e002      	b.n	800bcbc <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800bcb6:	bf00      	nop
 800bcb8:	e000      	b.n	800bcbc <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800bcba:	bf00      	nop

	return res;
 800bcbc:	7dfb      	ldrb	r3, [r7, #23]
}
 800bcbe:	4618      	mov	r0, r3
 800bcc0:	3718      	adds	r7, #24
 800bcc2:	46bd      	mov	sp, r7
 800bcc4:	bd80      	pop	{r7, pc}
	...

0800bcc8 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800bcc8:	b580      	push	{r7, lr}
 800bcca:	b08c      	sub	sp, #48	@ 0x30
 800bccc:	af00      	add	r7, sp, #0
 800bcce:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	681b      	ldr	r3, [r3, #0]
 800bcd4:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800bcdc:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800bce0:	2b00      	cmp	r3, #0
 800bce2:	d001      	beq.n	800bce8 <dir_register+0x20>
 800bce4:	2306      	movs	r3, #6
 800bce6:	e0e0      	b.n	800beaa <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800bce8:	2300      	movs	r3, #0
 800bcea:	627b      	str	r3, [r7, #36]	@ 0x24
 800bcec:	e002      	b.n	800bcf4 <dir_register+0x2c>
 800bcee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bcf0:	3301      	adds	r3, #1
 800bcf2:	627b      	str	r3, [r7, #36]	@ 0x24
 800bcf4:	69fb      	ldr	r3, [r7, #28]
 800bcf6:	68da      	ldr	r2, [r3, #12]
 800bcf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bcfa:	005b      	lsls	r3, r3, #1
 800bcfc:	4413      	add	r3, r2
 800bcfe:	881b      	ldrh	r3, [r3, #0]
 800bd00:	2b00      	cmp	r3, #0
 800bd02:	d1f4      	bne.n	800bcee <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 800bd0a:	f107 030c 	add.w	r3, r7, #12
 800bd0e:	220c      	movs	r2, #12
 800bd10:	4618      	mov	r0, r3
 800bd12:	f7fe fe1f 	bl	800a954 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800bd16:	7dfb      	ldrb	r3, [r7, #23]
 800bd18:	f003 0301 	and.w	r3, r3, #1
 800bd1c:	2b00      	cmp	r3, #0
 800bd1e:	d032      	beq.n	800bd86 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	2240      	movs	r2, #64	@ 0x40
 800bd24:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 800bd28:	2301      	movs	r3, #1
 800bd2a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800bd2c:	e016      	b.n	800bd5c <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 800bd34:	69fb      	ldr	r3, [r7, #28]
 800bd36:	68da      	ldr	r2, [r3, #12]
 800bd38:	f107 010c 	add.w	r1, r7, #12
 800bd3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd3e:	f7ff fe53 	bl	800b9e8 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800bd42:	6878      	ldr	r0, [r7, #4]
 800bd44:	f7ff feff 	bl	800bb46 <dir_find>
 800bd48:	4603      	mov	r3, r0
 800bd4a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 800bd4e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	d106      	bne.n	800bd64 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800bd56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd58:	3301      	adds	r3, #1
 800bd5a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800bd5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd5e:	2b63      	cmp	r3, #99	@ 0x63
 800bd60:	d9e5      	bls.n	800bd2e <dir_register+0x66>
 800bd62:	e000      	b.n	800bd66 <dir_register+0x9e>
			if (res != FR_OK) break;
 800bd64:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800bd66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd68:	2b64      	cmp	r3, #100	@ 0x64
 800bd6a:	d101      	bne.n	800bd70 <dir_register+0xa8>
 800bd6c:	2307      	movs	r3, #7
 800bd6e:	e09c      	b.n	800beaa <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800bd70:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bd74:	2b04      	cmp	r3, #4
 800bd76:	d002      	beq.n	800bd7e <dir_register+0xb6>
 800bd78:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bd7c:	e095      	b.n	800beaa <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800bd7e:	7dfa      	ldrb	r2, [r7, #23]
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800bd86:	7dfb      	ldrb	r3, [r7, #23]
 800bd88:	f003 0302 	and.w	r3, r3, #2
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	d007      	beq.n	800bda0 <dir_register+0xd8>
 800bd90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd92:	330c      	adds	r3, #12
 800bd94:	4a47      	ldr	r2, [pc, #284]	@ (800beb4 <dir_register+0x1ec>)
 800bd96:	fba2 2303 	umull	r2, r3, r2, r3
 800bd9a:	089b      	lsrs	r3, r3, #2
 800bd9c:	3301      	adds	r3, #1
 800bd9e:	e000      	b.n	800bda2 <dir_register+0xda>
 800bda0:	2301      	movs	r3, #1
 800bda2:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800bda4:	6a39      	ldr	r1, [r7, #32]
 800bda6:	6878      	ldr	r0, [r7, #4]
 800bda8:	f7ff fcbf 	bl	800b72a <dir_alloc>
 800bdac:	4603      	mov	r3, r0
 800bdae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800bdb2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bdb6:	2b00      	cmp	r3, #0
 800bdb8:	d148      	bne.n	800be4c <dir_register+0x184>
 800bdba:	6a3b      	ldr	r3, [r7, #32]
 800bdbc:	3b01      	subs	r3, #1
 800bdbe:	623b      	str	r3, [r7, #32]
 800bdc0:	6a3b      	ldr	r3, [r7, #32]
 800bdc2:	2b00      	cmp	r3, #0
 800bdc4:	d042      	beq.n	800be4c <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	695a      	ldr	r2, [r3, #20]
 800bdca:	6a3b      	ldr	r3, [r7, #32]
 800bdcc:	015b      	lsls	r3, r3, #5
 800bdce:	1ad3      	subs	r3, r2, r3
 800bdd0:	4619      	mov	r1, r3
 800bdd2:	6878      	ldr	r0, [r7, #4]
 800bdd4:	f7ff fb69 	bl	800b4aa <dir_sdi>
 800bdd8:	4603      	mov	r3, r0
 800bdda:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 800bdde:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	d132      	bne.n	800be4c <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	3324      	adds	r3, #36	@ 0x24
 800bdea:	4618      	mov	r0, r3
 800bdec:	f7ff fe8a 	bl	800bb04 <sum_sfn>
 800bdf0:	4603      	mov	r3, r0
 800bdf2:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	69db      	ldr	r3, [r3, #28]
 800bdf8:	4619      	mov	r1, r3
 800bdfa:	69f8      	ldr	r0, [r7, #28]
 800bdfc:	f7fe ffd8 	bl	800adb0 <move_window>
 800be00:	4603      	mov	r3, r0
 800be02:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 800be06:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	d11d      	bne.n	800be4a <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800be0e:	69fb      	ldr	r3, [r7, #28]
 800be10:	68d8      	ldr	r0, [r3, #12]
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	6a19      	ldr	r1, [r3, #32]
 800be16:	6a3b      	ldr	r3, [r7, #32]
 800be18:	b2da      	uxtb	r2, r3
 800be1a:	7efb      	ldrb	r3, [r7, #27]
 800be1c:	f7ff fd7c 	bl	800b918 <put_lfn>
				fs->wflag = 1;
 800be20:	69fb      	ldr	r3, [r7, #28]
 800be22:	2201      	movs	r2, #1
 800be24:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800be26:	2100      	movs	r1, #0
 800be28:	6878      	ldr	r0, [r7, #4]
 800be2a:	f7ff fbb9 	bl	800b5a0 <dir_next>
 800be2e:	4603      	mov	r3, r0
 800be30:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 800be34:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800be38:	2b00      	cmp	r3, #0
 800be3a:	d107      	bne.n	800be4c <dir_register+0x184>
 800be3c:	6a3b      	ldr	r3, [r7, #32]
 800be3e:	3b01      	subs	r3, #1
 800be40:	623b      	str	r3, [r7, #32]
 800be42:	6a3b      	ldr	r3, [r7, #32]
 800be44:	2b00      	cmp	r3, #0
 800be46:	d1d5      	bne.n	800bdf4 <dir_register+0x12c>
 800be48:	e000      	b.n	800be4c <dir_register+0x184>
				if (res != FR_OK) break;
 800be4a:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800be4c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800be50:	2b00      	cmp	r3, #0
 800be52:	d128      	bne.n	800bea6 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	69db      	ldr	r3, [r3, #28]
 800be58:	4619      	mov	r1, r3
 800be5a:	69f8      	ldr	r0, [r7, #28]
 800be5c:	f7fe ffa8 	bl	800adb0 <move_window>
 800be60:	4603      	mov	r3, r0
 800be62:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 800be66:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800be6a:	2b00      	cmp	r3, #0
 800be6c:	d11b      	bne.n	800bea6 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	6a1b      	ldr	r3, [r3, #32]
 800be72:	2220      	movs	r2, #32
 800be74:	2100      	movs	r1, #0
 800be76:	4618      	mov	r0, r3
 800be78:	f7fe fd8d 	bl	800a996 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	6a18      	ldr	r0, [r3, #32]
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	3324      	adds	r3, #36	@ 0x24
 800be84:	220b      	movs	r2, #11
 800be86:	4619      	mov	r1, r3
 800be88:	f7fe fd64 	bl	800a954 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	6a1b      	ldr	r3, [r3, #32]
 800be96:	330c      	adds	r3, #12
 800be98:	f002 0218 	and.w	r2, r2, #24
 800be9c:	b2d2      	uxtb	r2, r2
 800be9e:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800bea0:	69fb      	ldr	r3, [r7, #28]
 800bea2:	2201      	movs	r2, #1
 800bea4:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800bea6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800beaa:	4618      	mov	r0, r3
 800beac:	3730      	adds	r7, #48	@ 0x30
 800beae:	46bd      	mov	sp, r7
 800beb0:	bd80      	pop	{r7, pc}
 800beb2:	bf00      	nop
 800beb4:	4ec4ec4f 	.word	0x4ec4ec4f

0800beb8 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800beb8:	b580      	push	{r7, lr}
 800beba:	b08a      	sub	sp, #40	@ 0x28
 800bebc:	af00      	add	r7, sp, #0
 800bebe:	6078      	str	r0, [r7, #4]
 800bec0:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800bec2:	683b      	ldr	r3, [r7, #0]
 800bec4:	681b      	ldr	r3, [r3, #0]
 800bec6:	613b      	str	r3, [r7, #16]
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	681b      	ldr	r3, [r3, #0]
 800becc:	68db      	ldr	r3, [r3, #12]
 800bece:	60fb      	str	r3, [r7, #12]
 800bed0:	2300      	movs	r3, #0
 800bed2:	617b      	str	r3, [r7, #20]
 800bed4:	697b      	ldr	r3, [r7, #20]
 800bed6:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800bed8:	69bb      	ldr	r3, [r7, #24]
 800beda:	1c5a      	adds	r2, r3, #1
 800bedc:	61ba      	str	r2, [r7, #24]
 800bede:	693a      	ldr	r2, [r7, #16]
 800bee0:	4413      	add	r3, r2
 800bee2:	781b      	ldrb	r3, [r3, #0]
 800bee4:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800bee6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800bee8:	2b1f      	cmp	r3, #31
 800beea:	d940      	bls.n	800bf6e <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800beec:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800beee:	2b2f      	cmp	r3, #47	@ 0x2f
 800bef0:	d006      	beq.n	800bf00 <create_name+0x48>
 800bef2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800bef4:	2b5c      	cmp	r3, #92	@ 0x5c
 800bef6:	d110      	bne.n	800bf1a <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800bef8:	e002      	b.n	800bf00 <create_name+0x48>
 800befa:	69bb      	ldr	r3, [r7, #24]
 800befc:	3301      	adds	r3, #1
 800befe:	61bb      	str	r3, [r7, #24]
 800bf00:	693a      	ldr	r2, [r7, #16]
 800bf02:	69bb      	ldr	r3, [r7, #24]
 800bf04:	4413      	add	r3, r2
 800bf06:	781b      	ldrb	r3, [r3, #0]
 800bf08:	2b2f      	cmp	r3, #47	@ 0x2f
 800bf0a:	d0f6      	beq.n	800befa <create_name+0x42>
 800bf0c:	693a      	ldr	r2, [r7, #16]
 800bf0e:	69bb      	ldr	r3, [r7, #24]
 800bf10:	4413      	add	r3, r2
 800bf12:	781b      	ldrb	r3, [r3, #0]
 800bf14:	2b5c      	cmp	r3, #92	@ 0x5c
 800bf16:	d0f0      	beq.n	800befa <create_name+0x42>
			break;
 800bf18:	e02a      	b.n	800bf70 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800bf1a:	697b      	ldr	r3, [r7, #20]
 800bf1c:	2bfe      	cmp	r3, #254	@ 0xfe
 800bf1e:	d901      	bls.n	800bf24 <create_name+0x6c>
 800bf20:	2306      	movs	r3, #6
 800bf22:	e17d      	b.n	800c220 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 800bf24:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800bf26:	b2db      	uxtb	r3, r3
 800bf28:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800bf2a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800bf2c:	2101      	movs	r1, #1
 800bf2e:	4618      	mov	r0, r3
 800bf30:	f001 f992 	bl	800d258 <ff_convert>
 800bf34:	4603      	mov	r3, r0
 800bf36:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800bf38:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	d101      	bne.n	800bf42 <create_name+0x8a>
 800bf3e:	2306      	movs	r3, #6
 800bf40:	e16e      	b.n	800c220 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800bf42:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800bf44:	2b7f      	cmp	r3, #127	@ 0x7f
 800bf46:	d809      	bhi.n	800bf5c <create_name+0xa4>
 800bf48:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800bf4a:	4619      	mov	r1, r3
 800bf4c:	488d      	ldr	r0, [pc, #564]	@ (800c184 <create_name+0x2cc>)
 800bf4e:	f7fe fd64 	bl	800aa1a <chk_chr>
 800bf52:	4603      	mov	r3, r0
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	d001      	beq.n	800bf5c <create_name+0xa4>
 800bf58:	2306      	movs	r3, #6
 800bf5a:	e161      	b.n	800c220 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 800bf5c:	697b      	ldr	r3, [r7, #20]
 800bf5e:	1c5a      	adds	r2, r3, #1
 800bf60:	617a      	str	r2, [r7, #20]
 800bf62:	005b      	lsls	r3, r3, #1
 800bf64:	68fa      	ldr	r2, [r7, #12]
 800bf66:	4413      	add	r3, r2
 800bf68:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800bf6a:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800bf6c:	e7b4      	b.n	800bed8 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800bf6e:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800bf70:	693a      	ldr	r2, [r7, #16]
 800bf72:	69bb      	ldr	r3, [r7, #24]
 800bf74:	441a      	add	r2, r3
 800bf76:	683b      	ldr	r3, [r7, #0]
 800bf78:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800bf7a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800bf7c:	2b1f      	cmp	r3, #31
 800bf7e:	d801      	bhi.n	800bf84 <create_name+0xcc>
 800bf80:	2304      	movs	r3, #4
 800bf82:	e000      	b.n	800bf86 <create_name+0xce>
 800bf84:	2300      	movs	r3, #0
 800bf86:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800bf8a:	e011      	b.n	800bfb0 <create_name+0xf8>
		w = lfn[di - 1];
 800bf8c:	697b      	ldr	r3, [r7, #20]
 800bf8e:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800bf92:	3b01      	subs	r3, #1
 800bf94:	005b      	lsls	r3, r3, #1
 800bf96:	68fa      	ldr	r2, [r7, #12]
 800bf98:	4413      	add	r3, r2
 800bf9a:	881b      	ldrh	r3, [r3, #0]
 800bf9c:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 800bf9e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800bfa0:	2b20      	cmp	r3, #32
 800bfa2:	d002      	beq.n	800bfaa <create_name+0xf2>
 800bfa4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800bfa6:	2b2e      	cmp	r3, #46	@ 0x2e
 800bfa8:	d106      	bne.n	800bfb8 <create_name+0x100>
		di--;
 800bfaa:	697b      	ldr	r3, [r7, #20]
 800bfac:	3b01      	subs	r3, #1
 800bfae:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800bfb0:	697b      	ldr	r3, [r7, #20]
 800bfb2:	2b00      	cmp	r3, #0
 800bfb4:	d1ea      	bne.n	800bf8c <create_name+0xd4>
 800bfb6:	e000      	b.n	800bfba <create_name+0x102>
		if (w != ' ' && w != '.') break;
 800bfb8:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800bfba:	697b      	ldr	r3, [r7, #20]
 800bfbc:	005b      	lsls	r3, r3, #1
 800bfbe:	68fa      	ldr	r2, [r7, #12]
 800bfc0:	4413      	add	r3, r2
 800bfc2:	2200      	movs	r2, #0
 800bfc4:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800bfc6:	697b      	ldr	r3, [r7, #20]
 800bfc8:	2b00      	cmp	r3, #0
 800bfca:	d101      	bne.n	800bfd0 <create_name+0x118>
 800bfcc:	2306      	movs	r3, #6
 800bfce:	e127      	b.n	800c220 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	3324      	adds	r3, #36	@ 0x24
 800bfd4:	220b      	movs	r2, #11
 800bfd6:	2120      	movs	r1, #32
 800bfd8:	4618      	mov	r0, r3
 800bfda:	f7fe fcdc 	bl	800a996 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800bfde:	2300      	movs	r3, #0
 800bfe0:	61bb      	str	r3, [r7, #24]
 800bfe2:	e002      	b.n	800bfea <create_name+0x132>
 800bfe4:	69bb      	ldr	r3, [r7, #24]
 800bfe6:	3301      	adds	r3, #1
 800bfe8:	61bb      	str	r3, [r7, #24]
 800bfea:	69bb      	ldr	r3, [r7, #24]
 800bfec:	005b      	lsls	r3, r3, #1
 800bfee:	68fa      	ldr	r2, [r7, #12]
 800bff0:	4413      	add	r3, r2
 800bff2:	881b      	ldrh	r3, [r3, #0]
 800bff4:	2b20      	cmp	r3, #32
 800bff6:	d0f5      	beq.n	800bfe4 <create_name+0x12c>
 800bff8:	69bb      	ldr	r3, [r7, #24]
 800bffa:	005b      	lsls	r3, r3, #1
 800bffc:	68fa      	ldr	r2, [r7, #12]
 800bffe:	4413      	add	r3, r2
 800c000:	881b      	ldrh	r3, [r3, #0]
 800c002:	2b2e      	cmp	r3, #46	@ 0x2e
 800c004:	d0ee      	beq.n	800bfe4 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800c006:	69bb      	ldr	r3, [r7, #24]
 800c008:	2b00      	cmp	r3, #0
 800c00a:	d009      	beq.n	800c020 <create_name+0x168>
 800c00c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c010:	f043 0303 	orr.w	r3, r3, #3
 800c014:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800c018:	e002      	b.n	800c020 <create_name+0x168>
 800c01a:	697b      	ldr	r3, [r7, #20]
 800c01c:	3b01      	subs	r3, #1
 800c01e:	617b      	str	r3, [r7, #20]
 800c020:	697b      	ldr	r3, [r7, #20]
 800c022:	2b00      	cmp	r3, #0
 800c024:	d009      	beq.n	800c03a <create_name+0x182>
 800c026:	697b      	ldr	r3, [r7, #20]
 800c028:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800c02c:	3b01      	subs	r3, #1
 800c02e:	005b      	lsls	r3, r3, #1
 800c030:	68fa      	ldr	r2, [r7, #12]
 800c032:	4413      	add	r3, r2
 800c034:	881b      	ldrh	r3, [r3, #0]
 800c036:	2b2e      	cmp	r3, #46	@ 0x2e
 800c038:	d1ef      	bne.n	800c01a <create_name+0x162>

	i = b = 0; ni = 8;
 800c03a:	2300      	movs	r3, #0
 800c03c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800c040:	2300      	movs	r3, #0
 800c042:	623b      	str	r3, [r7, #32]
 800c044:	2308      	movs	r3, #8
 800c046:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800c048:	69bb      	ldr	r3, [r7, #24]
 800c04a:	1c5a      	adds	r2, r3, #1
 800c04c:	61ba      	str	r2, [r7, #24]
 800c04e:	005b      	lsls	r3, r3, #1
 800c050:	68fa      	ldr	r2, [r7, #12]
 800c052:	4413      	add	r3, r2
 800c054:	881b      	ldrh	r3, [r3, #0]
 800c056:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 800c058:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c05a:	2b00      	cmp	r3, #0
 800c05c:	f000 8090 	beq.w	800c180 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800c060:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c062:	2b20      	cmp	r3, #32
 800c064:	d006      	beq.n	800c074 <create_name+0x1bc>
 800c066:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c068:	2b2e      	cmp	r3, #46	@ 0x2e
 800c06a:	d10a      	bne.n	800c082 <create_name+0x1ca>
 800c06c:	69ba      	ldr	r2, [r7, #24]
 800c06e:	697b      	ldr	r3, [r7, #20]
 800c070:	429a      	cmp	r2, r3
 800c072:	d006      	beq.n	800c082 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800c074:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c078:	f043 0303 	orr.w	r3, r3, #3
 800c07c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c080:	e07d      	b.n	800c17e <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800c082:	6a3a      	ldr	r2, [r7, #32]
 800c084:	69fb      	ldr	r3, [r7, #28]
 800c086:	429a      	cmp	r2, r3
 800c088:	d203      	bcs.n	800c092 <create_name+0x1da>
 800c08a:	69ba      	ldr	r2, [r7, #24]
 800c08c:	697b      	ldr	r3, [r7, #20]
 800c08e:	429a      	cmp	r2, r3
 800c090:	d123      	bne.n	800c0da <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800c092:	69fb      	ldr	r3, [r7, #28]
 800c094:	2b0b      	cmp	r3, #11
 800c096:	d106      	bne.n	800c0a6 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 800c098:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c09c:	f043 0303 	orr.w	r3, r3, #3
 800c0a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c0a4:	e075      	b.n	800c192 <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800c0a6:	69ba      	ldr	r2, [r7, #24]
 800c0a8:	697b      	ldr	r3, [r7, #20]
 800c0aa:	429a      	cmp	r2, r3
 800c0ac:	d005      	beq.n	800c0ba <create_name+0x202>
 800c0ae:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c0b2:	f043 0303 	orr.w	r3, r3, #3
 800c0b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 800c0ba:	69ba      	ldr	r2, [r7, #24]
 800c0bc:	697b      	ldr	r3, [r7, #20]
 800c0be:	429a      	cmp	r2, r3
 800c0c0:	d866      	bhi.n	800c190 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800c0c2:	697b      	ldr	r3, [r7, #20]
 800c0c4:	61bb      	str	r3, [r7, #24]
 800c0c6:	2308      	movs	r3, #8
 800c0c8:	623b      	str	r3, [r7, #32]
 800c0ca:	230b      	movs	r3, #11
 800c0cc:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800c0ce:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c0d2:	009b      	lsls	r3, r3, #2
 800c0d4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800c0d8:	e051      	b.n	800c17e <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800c0da:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c0dc:	2b7f      	cmp	r3, #127	@ 0x7f
 800c0de:	d914      	bls.n	800c10a <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800c0e0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c0e2:	2100      	movs	r1, #0
 800c0e4:	4618      	mov	r0, r3
 800c0e6:	f001 f8b7 	bl	800d258 <ff_convert>
 800c0ea:	4603      	mov	r3, r0
 800c0ec:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800c0ee:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c0f0:	2b00      	cmp	r3, #0
 800c0f2:	d004      	beq.n	800c0fe <create_name+0x246>
 800c0f4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c0f6:	3b80      	subs	r3, #128	@ 0x80
 800c0f8:	4a23      	ldr	r2, [pc, #140]	@ (800c188 <create_name+0x2d0>)
 800c0fa:	5cd3      	ldrb	r3, [r2, r3]
 800c0fc:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800c0fe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c102:	f043 0302 	orr.w	r3, r3, #2
 800c106:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800c10a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c10c:	2b00      	cmp	r3, #0
 800c10e:	d007      	beq.n	800c120 <create_name+0x268>
 800c110:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c112:	4619      	mov	r1, r3
 800c114:	481d      	ldr	r0, [pc, #116]	@ (800c18c <create_name+0x2d4>)
 800c116:	f7fe fc80 	bl	800aa1a <chk_chr>
 800c11a:	4603      	mov	r3, r0
 800c11c:	2b00      	cmp	r3, #0
 800c11e:	d008      	beq.n	800c132 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800c120:	235f      	movs	r3, #95	@ 0x5f
 800c122:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800c124:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c128:	f043 0303 	orr.w	r3, r3, #3
 800c12c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c130:	e01b      	b.n	800c16a <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800c132:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c134:	2b40      	cmp	r3, #64	@ 0x40
 800c136:	d909      	bls.n	800c14c <create_name+0x294>
 800c138:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c13a:	2b5a      	cmp	r3, #90	@ 0x5a
 800c13c:	d806      	bhi.n	800c14c <create_name+0x294>
					b |= 2;
 800c13e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c142:	f043 0302 	orr.w	r3, r3, #2
 800c146:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800c14a:	e00e      	b.n	800c16a <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800c14c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c14e:	2b60      	cmp	r3, #96	@ 0x60
 800c150:	d90b      	bls.n	800c16a <create_name+0x2b2>
 800c152:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c154:	2b7a      	cmp	r3, #122	@ 0x7a
 800c156:	d808      	bhi.n	800c16a <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800c158:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c15c:	f043 0301 	orr.w	r3, r3, #1
 800c160:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800c164:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c166:	3b20      	subs	r3, #32
 800c168:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800c16a:	6a3b      	ldr	r3, [r7, #32]
 800c16c:	1c5a      	adds	r2, r3, #1
 800c16e:	623a      	str	r2, [r7, #32]
 800c170:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800c172:	b2d1      	uxtb	r1, r2
 800c174:	687a      	ldr	r2, [r7, #4]
 800c176:	4413      	add	r3, r2
 800c178:	460a      	mov	r2, r1
 800c17a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 800c17e:	e763      	b.n	800c048 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 800c180:	bf00      	nop
 800c182:	e006      	b.n	800c192 <create_name+0x2da>
 800c184:	08010350 	.word	0x08010350
 800c188:	080103cc 	.word	0x080103cc
 800c18c:	0801035c 	.word	0x0801035c
			if (si > di) break;			/* No extension */
 800c190:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800c198:	2be5      	cmp	r3, #229	@ 0xe5
 800c19a:	d103      	bne.n	800c1a4 <create_name+0x2ec>
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	2205      	movs	r2, #5
 800c1a0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 800c1a4:	69fb      	ldr	r3, [r7, #28]
 800c1a6:	2b08      	cmp	r3, #8
 800c1a8:	d104      	bne.n	800c1b4 <create_name+0x2fc>
 800c1aa:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c1ae:	009b      	lsls	r3, r3, #2
 800c1b0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800c1b4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c1b8:	f003 030c 	and.w	r3, r3, #12
 800c1bc:	2b0c      	cmp	r3, #12
 800c1be:	d005      	beq.n	800c1cc <create_name+0x314>
 800c1c0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c1c4:	f003 0303 	and.w	r3, r3, #3
 800c1c8:	2b03      	cmp	r3, #3
 800c1ca:	d105      	bne.n	800c1d8 <create_name+0x320>
 800c1cc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c1d0:	f043 0302 	orr.w	r3, r3, #2
 800c1d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800c1d8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c1dc:	f003 0302 	and.w	r3, r3, #2
 800c1e0:	2b00      	cmp	r3, #0
 800c1e2:	d117      	bne.n	800c214 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800c1e4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c1e8:	f003 0303 	and.w	r3, r3, #3
 800c1ec:	2b01      	cmp	r3, #1
 800c1ee:	d105      	bne.n	800c1fc <create_name+0x344>
 800c1f0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c1f4:	f043 0310 	orr.w	r3, r3, #16
 800c1f8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800c1fc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c200:	f003 030c 	and.w	r3, r3, #12
 800c204:	2b04      	cmp	r3, #4
 800c206:	d105      	bne.n	800c214 <create_name+0x35c>
 800c208:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c20c:	f043 0308 	orr.w	r3, r3, #8
 800c210:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800c21a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 800c21e:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800c220:	4618      	mov	r0, r3
 800c222:	3728      	adds	r7, #40	@ 0x28
 800c224:	46bd      	mov	sp, r7
 800c226:	bd80      	pop	{r7, pc}

0800c228 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800c228:	b580      	push	{r7, lr}
 800c22a:	b086      	sub	sp, #24
 800c22c:	af00      	add	r7, sp, #0
 800c22e:	6078      	str	r0, [r7, #4]
 800c230:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800c236:	693b      	ldr	r3, [r7, #16]
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800c23c:	e002      	b.n	800c244 <follow_path+0x1c>
 800c23e:	683b      	ldr	r3, [r7, #0]
 800c240:	3301      	adds	r3, #1
 800c242:	603b      	str	r3, [r7, #0]
 800c244:	683b      	ldr	r3, [r7, #0]
 800c246:	781b      	ldrb	r3, [r3, #0]
 800c248:	2b2f      	cmp	r3, #47	@ 0x2f
 800c24a:	d0f8      	beq.n	800c23e <follow_path+0x16>
 800c24c:	683b      	ldr	r3, [r7, #0]
 800c24e:	781b      	ldrb	r3, [r3, #0]
 800c250:	2b5c      	cmp	r3, #92	@ 0x5c
 800c252:	d0f4      	beq.n	800c23e <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800c254:	693b      	ldr	r3, [r7, #16]
 800c256:	2200      	movs	r2, #0
 800c258:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800c25a:	683b      	ldr	r3, [r7, #0]
 800c25c:	781b      	ldrb	r3, [r3, #0]
 800c25e:	2b1f      	cmp	r3, #31
 800c260:	d80a      	bhi.n	800c278 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800c262:	687b      	ldr	r3, [r7, #4]
 800c264:	2280      	movs	r2, #128	@ 0x80
 800c266:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800c26a:	2100      	movs	r1, #0
 800c26c:	6878      	ldr	r0, [r7, #4]
 800c26e:	f7ff f91c 	bl	800b4aa <dir_sdi>
 800c272:	4603      	mov	r3, r0
 800c274:	75fb      	strb	r3, [r7, #23]
 800c276:	e043      	b.n	800c300 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800c278:	463b      	mov	r3, r7
 800c27a:	4619      	mov	r1, r3
 800c27c:	6878      	ldr	r0, [r7, #4]
 800c27e:	f7ff fe1b 	bl	800beb8 <create_name>
 800c282:	4603      	mov	r3, r0
 800c284:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800c286:	7dfb      	ldrb	r3, [r7, #23]
 800c288:	2b00      	cmp	r3, #0
 800c28a:	d134      	bne.n	800c2f6 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800c28c:	6878      	ldr	r0, [r7, #4]
 800c28e:	f7ff fc5a 	bl	800bb46 <dir_find>
 800c292:	4603      	mov	r3, r0
 800c294:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800c29c:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800c29e:	7dfb      	ldrb	r3, [r7, #23]
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	d00a      	beq.n	800c2ba <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800c2a4:	7dfb      	ldrb	r3, [r7, #23]
 800c2a6:	2b04      	cmp	r3, #4
 800c2a8:	d127      	bne.n	800c2fa <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800c2aa:	7afb      	ldrb	r3, [r7, #11]
 800c2ac:	f003 0304 	and.w	r3, r3, #4
 800c2b0:	2b00      	cmp	r3, #0
 800c2b2:	d122      	bne.n	800c2fa <follow_path+0xd2>
 800c2b4:	2305      	movs	r3, #5
 800c2b6:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800c2b8:	e01f      	b.n	800c2fa <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800c2ba:	7afb      	ldrb	r3, [r7, #11]
 800c2bc:	f003 0304 	and.w	r3, r3, #4
 800c2c0:	2b00      	cmp	r3, #0
 800c2c2:	d11c      	bne.n	800c2fe <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800c2c4:	693b      	ldr	r3, [r7, #16]
 800c2c6:	799b      	ldrb	r3, [r3, #6]
 800c2c8:	f003 0310 	and.w	r3, r3, #16
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	d102      	bne.n	800c2d6 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800c2d0:	2305      	movs	r3, #5
 800c2d2:	75fb      	strb	r3, [r7, #23]
 800c2d4:	e014      	b.n	800c300 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800c2d6:	68fb      	ldr	r3, [r7, #12]
 800c2d8:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	695b      	ldr	r3, [r3, #20]
 800c2e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c2e4:	4413      	add	r3, r2
 800c2e6:	4619      	mov	r1, r3
 800c2e8:	68f8      	ldr	r0, [r7, #12]
 800c2ea:	f7ff fa65 	bl	800b7b8 <ld_clust>
 800c2ee:	4602      	mov	r2, r0
 800c2f0:	693b      	ldr	r3, [r7, #16]
 800c2f2:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800c2f4:	e7c0      	b.n	800c278 <follow_path+0x50>
			if (res != FR_OK) break;
 800c2f6:	bf00      	nop
 800c2f8:	e002      	b.n	800c300 <follow_path+0xd8>
				break;
 800c2fa:	bf00      	nop
 800c2fc:	e000      	b.n	800c300 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800c2fe:	bf00      	nop
			}
		}
	}

	return res;
 800c300:	7dfb      	ldrb	r3, [r7, #23]
}
 800c302:	4618      	mov	r0, r3
 800c304:	3718      	adds	r7, #24
 800c306:	46bd      	mov	sp, r7
 800c308:	bd80      	pop	{r7, pc}

0800c30a <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800c30a:	b480      	push	{r7}
 800c30c:	b087      	sub	sp, #28
 800c30e:	af00      	add	r7, sp, #0
 800c310:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800c312:	f04f 33ff 	mov.w	r3, #4294967295
 800c316:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	681b      	ldr	r3, [r3, #0]
 800c31c:	2b00      	cmp	r3, #0
 800c31e:	d031      	beq.n	800c384 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	681b      	ldr	r3, [r3, #0]
 800c324:	617b      	str	r3, [r7, #20]
 800c326:	e002      	b.n	800c32e <get_ldnumber+0x24>
 800c328:	697b      	ldr	r3, [r7, #20]
 800c32a:	3301      	adds	r3, #1
 800c32c:	617b      	str	r3, [r7, #20]
 800c32e:	697b      	ldr	r3, [r7, #20]
 800c330:	781b      	ldrb	r3, [r3, #0]
 800c332:	2b1f      	cmp	r3, #31
 800c334:	d903      	bls.n	800c33e <get_ldnumber+0x34>
 800c336:	697b      	ldr	r3, [r7, #20]
 800c338:	781b      	ldrb	r3, [r3, #0]
 800c33a:	2b3a      	cmp	r3, #58	@ 0x3a
 800c33c:	d1f4      	bne.n	800c328 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800c33e:	697b      	ldr	r3, [r7, #20]
 800c340:	781b      	ldrb	r3, [r3, #0]
 800c342:	2b3a      	cmp	r3, #58	@ 0x3a
 800c344:	d11c      	bne.n	800c380 <get_ldnumber+0x76>
			tp = *path;
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	681b      	ldr	r3, [r3, #0]
 800c34a:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800c34c:	68fb      	ldr	r3, [r7, #12]
 800c34e:	1c5a      	adds	r2, r3, #1
 800c350:	60fa      	str	r2, [r7, #12]
 800c352:	781b      	ldrb	r3, [r3, #0]
 800c354:	3b30      	subs	r3, #48	@ 0x30
 800c356:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800c358:	68bb      	ldr	r3, [r7, #8]
 800c35a:	2b09      	cmp	r3, #9
 800c35c:	d80e      	bhi.n	800c37c <get_ldnumber+0x72>
 800c35e:	68fa      	ldr	r2, [r7, #12]
 800c360:	697b      	ldr	r3, [r7, #20]
 800c362:	429a      	cmp	r2, r3
 800c364:	d10a      	bne.n	800c37c <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800c366:	68bb      	ldr	r3, [r7, #8]
 800c368:	2b01      	cmp	r3, #1
 800c36a:	d807      	bhi.n	800c37c <get_ldnumber+0x72>
					vol = (int)i;
 800c36c:	68bb      	ldr	r3, [r7, #8]
 800c36e:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800c370:	697b      	ldr	r3, [r7, #20]
 800c372:	3301      	adds	r3, #1
 800c374:	617b      	str	r3, [r7, #20]
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	697a      	ldr	r2, [r7, #20]
 800c37a:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800c37c:	693b      	ldr	r3, [r7, #16]
 800c37e:	e002      	b.n	800c386 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800c380:	2300      	movs	r3, #0
 800c382:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800c384:	693b      	ldr	r3, [r7, #16]
}
 800c386:	4618      	mov	r0, r3
 800c388:	371c      	adds	r7, #28
 800c38a:	46bd      	mov	sp, r7
 800c38c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c390:	4770      	bx	lr
	...

0800c394 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800c394:	b580      	push	{r7, lr}
 800c396:	b082      	sub	sp, #8
 800c398:	af00      	add	r7, sp, #0
 800c39a:	6078      	str	r0, [r7, #4]
 800c39c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	2200      	movs	r2, #0
 800c3a2:	70da      	strb	r2, [r3, #3]
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	f04f 32ff 	mov.w	r2, #4294967295
 800c3aa:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800c3ac:	6839      	ldr	r1, [r7, #0]
 800c3ae:	6878      	ldr	r0, [r7, #4]
 800c3b0:	f7fe fcfe 	bl	800adb0 <move_window>
 800c3b4:	4603      	mov	r3, r0
 800c3b6:	2b00      	cmp	r3, #0
 800c3b8:	d001      	beq.n	800c3be <check_fs+0x2a>
 800c3ba:	2304      	movs	r3, #4
 800c3bc:	e038      	b.n	800c430 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	3334      	adds	r3, #52	@ 0x34
 800c3c2:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800c3c6:	4618      	mov	r0, r3
 800c3c8:	f7fe fa42 	bl	800a850 <ld_word>
 800c3cc:	4603      	mov	r3, r0
 800c3ce:	461a      	mov	r2, r3
 800c3d0:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800c3d4:	429a      	cmp	r2, r3
 800c3d6:	d001      	beq.n	800c3dc <check_fs+0x48>
 800c3d8:	2303      	movs	r3, #3
 800c3da:	e029      	b.n	800c430 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800c3e2:	2be9      	cmp	r3, #233	@ 0xe9
 800c3e4:	d009      	beq.n	800c3fa <check_fs+0x66>
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800c3ec:	2beb      	cmp	r3, #235	@ 0xeb
 800c3ee:	d11e      	bne.n	800c42e <check_fs+0x9a>
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800c3f6:	2b90      	cmp	r3, #144	@ 0x90
 800c3f8:	d119      	bne.n	800c42e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	3334      	adds	r3, #52	@ 0x34
 800c3fe:	3336      	adds	r3, #54	@ 0x36
 800c400:	4618      	mov	r0, r3
 800c402:	f7fe fa3d 	bl	800a880 <ld_dword>
 800c406:	4603      	mov	r3, r0
 800c408:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800c40c:	4a0a      	ldr	r2, [pc, #40]	@ (800c438 <check_fs+0xa4>)
 800c40e:	4293      	cmp	r3, r2
 800c410:	d101      	bne.n	800c416 <check_fs+0x82>
 800c412:	2300      	movs	r3, #0
 800c414:	e00c      	b.n	800c430 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	3334      	adds	r3, #52	@ 0x34
 800c41a:	3352      	adds	r3, #82	@ 0x52
 800c41c:	4618      	mov	r0, r3
 800c41e:	f7fe fa2f 	bl	800a880 <ld_dword>
 800c422:	4603      	mov	r3, r0
 800c424:	4a05      	ldr	r2, [pc, #20]	@ (800c43c <check_fs+0xa8>)
 800c426:	4293      	cmp	r3, r2
 800c428:	d101      	bne.n	800c42e <check_fs+0x9a>
 800c42a:	2300      	movs	r3, #0
 800c42c:	e000      	b.n	800c430 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800c42e:	2302      	movs	r3, #2
}
 800c430:	4618      	mov	r0, r3
 800c432:	3708      	adds	r7, #8
 800c434:	46bd      	mov	sp, r7
 800c436:	bd80      	pop	{r7, pc}
 800c438:	00544146 	.word	0x00544146
 800c43c:	33544146 	.word	0x33544146

0800c440 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800c440:	b580      	push	{r7, lr}
 800c442:	b096      	sub	sp, #88	@ 0x58
 800c444:	af00      	add	r7, sp, #0
 800c446:	60f8      	str	r0, [r7, #12]
 800c448:	60b9      	str	r1, [r7, #8]
 800c44a:	4613      	mov	r3, r2
 800c44c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800c44e:	68bb      	ldr	r3, [r7, #8]
 800c450:	2200      	movs	r2, #0
 800c452:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800c454:	68f8      	ldr	r0, [r7, #12]
 800c456:	f7ff ff58 	bl	800c30a <get_ldnumber>
 800c45a:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800c45c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c45e:	2b00      	cmp	r3, #0
 800c460:	da01      	bge.n	800c466 <find_volume+0x26>
 800c462:	230b      	movs	r3, #11
 800c464:	e22d      	b.n	800c8c2 <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800c466:	4aa1      	ldr	r2, [pc, #644]	@ (800c6ec <find_volume+0x2ac>)
 800c468:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c46a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c46e:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800c470:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c472:	2b00      	cmp	r3, #0
 800c474:	d101      	bne.n	800c47a <find_volume+0x3a>
 800c476:	230c      	movs	r3, #12
 800c478:	e223      	b.n	800c8c2 <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800c47a:	68bb      	ldr	r3, [r7, #8]
 800c47c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c47e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800c480:	79fb      	ldrb	r3, [r7, #7]
 800c482:	f023 0301 	bic.w	r3, r3, #1
 800c486:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800c488:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c48a:	781b      	ldrb	r3, [r3, #0]
 800c48c:	2b00      	cmp	r3, #0
 800c48e:	d01a      	beq.n	800c4c6 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800c490:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c492:	785b      	ldrb	r3, [r3, #1]
 800c494:	4618      	mov	r0, r3
 800c496:	f7fe f93b 	bl	800a710 <disk_status>
 800c49a:	4603      	mov	r3, r0
 800c49c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800c4a0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c4a4:	f003 0301 	and.w	r3, r3, #1
 800c4a8:	2b00      	cmp	r3, #0
 800c4aa:	d10c      	bne.n	800c4c6 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800c4ac:	79fb      	ldrb	r3, [r7, #7]
 800c4ae:	2b00      	cmp	r3, #0
 800c4b0:	d007      	beq.n	800c4c2 <find_volume+0x82>
 800c4b2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c4b6:	f003 0304 	and.w	r3, r3, #4
 800c4ba:	2b00      	cmp	r3, #0
 800c4bc:	d001      	beq.n	800c4c2 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800c4be:	230a      	movs	r3, #10
 800c4c0:	e1ff      	b.n	800c8c2 <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 800c4c2:	2300      	movs	r3, #0
 800c4c4:	e1fd      	b.n	800c8c2 <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800c4c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c4c8:	2200      	movs	r2, #0
 800c4ca:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800c4cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c4ce:	b2da      	uxtb	r2, r3
 800c4d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c4d2:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800c4d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c4d6:	785b      	ldrb	r3, [r3, #1]
 800c4d8:	4618      	mov	r0, r3
 800c4da:	f7fe f933 	bl	800a744 <disk_initialize>
 800c4de:	4603      	mov	r3, r0
 800c4e0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800c4e4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c4e8:	f003 0301 	and.w	r3, r3, #1
 800c4ec:	2b00      	cmp	r3, #0
 800c4ee:	d001      	beq.n	800c4f4 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800c4f0:	2303      	movs	r3, #3
 800c4f2:	e1e6      	b.n	800c8c2 <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800c4f4:	79fb      	ldrb	r3, [r7, #7]
 800c4f6:	2b00      	cmp	r3, #0
 800c4f8:	d007      	beq.n	800c50a <find_volume+0xca>
 800c4fa:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c4fe:	f003 0304 	and.w	r3, r3, #4
 800c502:	2b00      	cmp	r3, #0
 800c504:	d001      	beq.n	800c50a <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800c506:	230a      	movs	r3, #10
 800c508:	e1db      	b.n	800c8c2 <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800c50a:	2300      	movs	r3, #0
 800c50c:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800c50e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c510:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c512:	f7ff ff3f 	bl	800c394 <check_fs>
 800c516:	4603      	mov	r3, r0
 800c518:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800c51c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c520:	2b02      	cmp	r3, #2
 800c522:	d149      	bne.n	800c5b8 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800c524:	2300      	movs	r3, #0
 800c526:	643b      	str	r3, [r7, #64]	@ 0x40
 800c528:	e01e      	b.n	800c568 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800c52a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c52c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800c530:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c532:	011b      	lsls	r3, r3, #4
 800c534:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800c538:	4413      	add	r3, r2
 800c53a:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800c53c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c53e:	3304      	adds	r3, #4
 800c540:	781b      	ldrb	r3, [r3, #0]
 800c542:	2b00      	cmp	r3, #0
 800c544:	d006      	beq.n	800c554 <find_volume+0x114>
 800c546:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c548:	3308      	adds	r3, #8
 800c54a:	4618      	mov	r0, r3
 800c54c:	f7fe f998 	bl	800a880 <ld_dword>
 800c550:	4602      	mov	r2, r0
 800c552:	e000      	b.n	800c556 <find_volume+0x116>
 800c554:	2200      	movs	r2, #0
 800c556:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c558:	009b      	lsls	r3, r3, #2
 800c55a:	3358      	adds	r3, #88	@ 0x58
 800c55c:	443b      	add	r3, r7
 800c55e:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800c562:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c564:	3301      	adds	r3, #1
 800c566:	643b      	str	r3, [r7, #64]	@ 0x40
 800c568:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c56a:	2b03      	cmp	r3, #3
 800c56c:	d9dd      	bls.n	800c52a <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800c56e:	2300      	movs	r3, #0
 800c570:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800c572:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c574:	2b00      	cmp	r3, #0
 800c576:	d002      	beq.n	800c57e <find_volume+0x13e>
 800c578:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c57a:	3b01      	subs	r3, #1
 800c57c:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800c57e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c580:	009b      	lsls	r3, r3, #2
 800c582:	3358      	adds	r3, #88	@ 0x58
 800c584:	443b      	add	r3, r7
 800c586:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800c58a:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800c58c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c58e:	2b00      	cmp	r3, #0
 800c590:	d005      	beq.n	800c59e <find_volume+0x15e>
 800c592:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c594:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c596:	f7ff fefd 	bl	800c394 <check_fs>
 800c59a:	4603      	mov	r3, r0
 800c59c:	e000      	b.n	800c5a0 <find_volume+0x160>
 800c59e:	2303      	movs	r3, #3
 800c5a0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800c5a4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c5a8:	2b01      	cmp	r3, #1
 800c5aa:	d905      	bls.n	800c5b8 <find_volume+0x178>
 800c5ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c5ae:	3301      	adds	r3, #1
 800c5b0:	643b      	str	r3, [r7, #64]	@ 0x40
 800c5b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c5b4:	2b03      	cmp	r3, #3
 800c5b6:	d9e2      	bls.n	800c57e <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800c5b8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c5bc:	2b04      	cmp	r3, #4
 800c5be:	d101      	bne.n	800c5c4 <find_volume+0x184>
 800c5c0:	2301      	movs	r3, #1
 800c5c2:	e17e      	b.n	800c8c2 <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800c5c4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c5c8:	2b01      	cmp	r3, #1
 800c5ca:	d901      	bls.n	800c5d0 <find_volume+0x190>
 800c5cc:	230d      	movs	r3, #13
 800c5ce:	e178      	b.n	800c8c2 <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800c5d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5d2:	3334      	adds	r3, #52	@ 0x34
 800c5d4:	330b      	adds	r3, #11
 800c5d6:	4618      	mov	r0, r3
 800c5d8:	f7fe f93a 	bl	800a850 <ld_word>
 800c5dc:	4603      	mov	r3, r0
 800c5de:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c5e2:	d001      	beq.n	800c5e8 <find_volume+0x1a8>
 800c5e4:	230d      	movs	r3, #13
 800c5e6:	e16c      	b.n	800c8c2 <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800c5e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5ea:	3334      	adds	r3, #52	@ 0x34
 800c5ec:	3316      	adds	r3, #22
 800c5ee:	4618      	mov	r0, r3
 800c5f0:	f7fe f92e 	bl	800a850 <ld_word>
 800c5f4:	4603      	mov	r3, r0
 800c5f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800c5f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c5fa:	2b00      	cmp	r3, #0
 800c5fc:	d106      	bne.n	800c60c <find_volume+0x1cc>
 800c5fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c600:	3334      	adds	r3, #52	@ 0x34
 800c602:	3324      	adds	r3, #36	@ 0x24
 800c604:	4618      	mov	r0, r3
 800c606:	f7fe f93b 	bl	800a880 <ld_dword>
 800c60a:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800c60c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c60e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c610:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800c612:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c614:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800c618:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c61a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800c61c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c61e:	789b      	ldrb	r3, [r3, #2]
 800c620:	2b01      	cmp	r3, #1
 800c622:	d005      	beq.n	800c630 <find_volume+0x1f0>
 800c624:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c626:	789b      	ldrb	r3, [r3, #2]
 800c628:	2b02      	cmp	r3, #2
 800c62a:	d001      	beq.n	800c630 <find_volume+0x1f0>
 800c62c:	230d      	movs	r3, #13
 800c62e:	e148      	b.n	800c8c2 <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800c630:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c632:	789b      	ldrb	r3, [r3, #2]
 800c634:	461a      	mov	r2, r3
 800c636:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c638:	fb02 f303 	mul.w	r3, r2, r3
 800c63c:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800c63e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c640:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c644:	461a      	mov	r2, r3
 800c646:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c648:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800c64a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c64c:	895b      	ldrh	r3, [r3, #10]
 800c64e:	2b00      	cmp	r3, #0
 800c650:	d008      	beq.n	800c664 <find_volume+0x224>
 800c652:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c654:	895b      	ldrh	r3, [r3, #10]
 800c656:	461a      	mov	r2, r3
 800c658:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c65a:	895b      	ldrh	r3, [r3, #10]
 800c65c:	3b01      	subs	r3, #1
 800c65e:	4013      	ands	r3, r2
 800c660:	2b00      	cmp	r3, #0
 800c662:	d001      	beq.n	800c668 <find_volume+0x228>
 800c664:	230d      	movs	r3, #13
 800c666:	e12c      	b.n	800c8c2 <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800c668:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c66a:	3334      	adds	r3, #52	@ 0x34
 800c66c:	3311      	adds	r3, #17
 800c66e:	4618      	mov	r0, r3
 800c670:	f7fe f8ee 	bl	800a850 <ld_word>
 800c674:	4603      	mov	r3, r0
 800c676:	461a      	mov	r2, r3
 800c678:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c67a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800c67c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c67e:	891b      	ldrh	r3, [r3, #8]
 800c680:	f003 030f 	and.w	r3, r3, #15
 800c684:	b29b      	uxth	r3, r3
 800c686:	2b00      	cmp	r3, #0
 800c688:	d001      	beq.n	800c68e <find_volume+0x24e>
 800c68a:	230d      	movs	r3, #13
 800c68c:	e119      	b.n	800c8c2 <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800c68e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c690:	3334      	adds	r3, #52	@ 0x34
 800c692:	3313      	adds	r3, #19
 800c694:	4618      	mov	r0, r3
 800c696:	f7fe f8db 	bl	800a850 <ld_word>
 800c69a:	4603      	mov	r3, r0
 800c69c:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800c69e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c6a0:	2b00      	cmp	r3, #0
 800c6a2:	d106      	bne.n	800c6b2 <find_volume+0x272>
 800c6a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6a6:	3334      	adds	r3, #52	@ 0x34
 800c6a8:	3320      	adds	r3, #32
 800c6aa:	4618      	mov	r0, r3
 800c6ac:	f7fe f8e8 	bl	800a880 <ld_dword>
 800c6b0:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800c6b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6b4:	3334      	adds	r3, #52	@ 0x34
 800c6b6:	330e      	adds	r3, #14
 800c6b8:	4618      	mov	r0, r3
 800c6ba:	f7fe f8c9 	bl	800a850 <ld_word>
 800c6be:	4603      	mov	r3, r0
 800c6c0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800c6c2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800c6c4:	2b00      	cmp	r3, #0
 800c6c6:	d101      	bne.n	800c6cc <find_volume+0x28c>
 800c6c8:	230d      	movs	r3, #13
 800c6ca:	e0fa      	b.n	800c8c2 <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800c6cc:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800c6ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c6d0:	4413      	add	r3, r2
 800c6d2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c6d4:	8912      	ldrh	r2, [r2, #8]
 800c6d6:	0912      	lsrs	r2, r2, #4
 800c6d8:	b292      	uxth	r2, r2
 800c6da:	4413      	add	r3, r2
 800c6dc:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800c6de:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c6e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6e2:	429a      	cmp	r2, r3
 800c6e4:	d204      	bcs.n	800c6f0 <find_volume+0x2b0>
 800c6e6:	230d      	movs	r3, #13
 800c6e8:	e0eb      	b.n	800c8c2 <find_volume+0x482>
 800c6ea:	bf00      	nop
 800c6ec:	20000bc4 	.word	0x20000bc4
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800c6f0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c6f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6f4:	1ad3      	subs	r3, r2, r3
 800c6f6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c6f8:	8952      	ldrh	r2, [r2, #10]
 800c6fa:	fbb3 f3f2 	udiv	r3, r3, r2
 800c6fe:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800c700:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c702:	2b00      	cmp	r3, #0
 800c704:	d101      	bne.n	800c70a <find_volume+0x2ca>
 800c706:	230d      	movs	r3, #13
 800c708:	e0db      	b.n	800c8c2 <find_volume+0x482>
		fmt = FS_FAT32;
 800c70a:	2303      	movs	r3, #3
 800c70c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800c710:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c712:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800c716:	4293      	cmp	r3, r2
 800c718:	d802      	bhi.n	800c720 <find_volume+0x2e0>
 800c71a:	2302      	movs	r3, #2
 800c71c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800c720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c722:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800c726:	4293      	cmp	r3, r2
 800c728:	d802      	bhi.n	800c730 <find_volume+0x2f0>
 800c72a:	2301      	movs	r3, #1
 800c72c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800c730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c732:	1c9a      	adds	r2, r3, #2
 800c734:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c736:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800c738:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c73a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c73c:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800c73e:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800c740:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c742:	441a      	add	r2, r3
 800c744:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c746:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800c748:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c74a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c74c:	441a      	add	r2, r3
 800c74e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c750:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 800c752:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c756:	2b03      	cmp	r3, #3
 800c758:	d11e      	bne.n	800c798 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800c75a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c75c:	3334      	adds	r3, #52	@ 0x34
 800c75e:	332a      	adds	r3, #42	@ 0x2a
 800c760:	4618      	mov	r0, r3
 800c762:	f7fe f875 	bl	800a850 <ld_word>
 800c766:	4603      	mov	r3, r0
 800c768:	2b00      	cmp	r3, #0
 800c76a:	d001      	beq.n	800c770 <find_volume+0x330>
 800c76c:	230d      	movs	r3, #13
 800c76e:	e0a8      	b.n	800c8c2 <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800c770:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c772:	891b      	ldrh	r3, [r3, #8]
 800c774:	2b00      	cmp	r3, #0
 800c776:	d001      	beq.n	800c77c <find_volume+0x33c>
 800c778:	230d      	movs	r3, #13
 800c77a:	e0a2      	b.n	800c8c2 <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800c77c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c77e:	3334      	adds	r3, #52	@ 0x34
 800c780:	332c      	adds	r3, #44	@ 0x2c
 800c782:	4618      	mov	r0, r3
 800c784:	f7fe f87c 	bl	800a880 <ld_dword>
 800c788:	4602      	mov	r2, r0
 800c78a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c78c:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800c78e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c790:	699b      	ldr	r3, [r3, #24]
 800c792:	009b      	lsls	r3, r3, #2
 800c794:	647b      	str	r3, [r7, #68]	@ 0x44
 800c796:	e01f      	b.n	800c7d8 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800c798:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c79a:	891b      	ldrh	r3, [r3, #8]
 800c79c:	2b00      	cmp	r3, #0
 800c79e:	d101      	bne.n	800c7a4 <find_volume+0x364>
 800c7a0:	230d      	movs	r3, #13
 800c7a2:	e08e      	b.n	800c8c2 <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800c7a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7a6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c7a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c7aa:	441a      	add	r2, r3
 800c7ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7ae:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800c7b0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c7b4:	2b02      	cmp	r3, #2
 800c7b6:	d103      	bne.n	800c7c0 <find_volume+0x380>
 800c7b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7ba:	699b      	ldr	r3, [r3, #24]
 800c7bc:	005b      	lsls	r3, r3, #1
 800c7be:	e00a      	b.n	800c7d6 <find_volume+0x396>
 800c7c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7c2:	699a      	ldr	r2, [r3, #24]
 800c7c4:	4613      	mov	r3, r2
 800c7c6:	005b      	lsls	r3, r3, #1
 800c7c8:	4413      	add	r3, r2
 800c7ca:	085a      	lsrs	r2, r3, #1
 800c7cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7ce:	699b      	ldr	r3, [r3, #24]
 800c7d0:	f003 0301 	and.w	r3, r3, #1
 800c7d4:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800c7d6:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800c7d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7da:	69da      	ldr	r2, [r3, #28]
 800c7dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c7de:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800c7e2:	0a5b      	lsrs	r3, r3, #9
 800c7e4:	429a      	cmp	r2, r3
 800c7e6:	d201      	bcs.n	800c7ec <find_volume+0x3ac>
 800c7e8:	230d      	movs	r3, #13
 800c7ea:	e06a      	b.n	800c8c2 <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800c7ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7ee:	f04f 32ff 	mov.w	r2, #4294967295
 800c7f2:	615a      	str	r2, [r3, #20]
 800c7f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7f6:	695a      	ldr	r2, [r3, #20]
 800c7f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7fa:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800c7fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7fe:	2280      	movs	r2, #128	@ 0x80
 800c800:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800c802:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c806:	2b03      	cmp	r3, #3
 800c808:	d149      	bne.n	800c89e <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800c80a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c80c:	3334      	adds	r3, #52	@ 0x34
 800c80e:	3330      	adds	r3, #48	@ 0x30
 800c810:	4618      	mov	r0, r3
 800c812:	f7fe f81d 	bl	800a850 <ld_word>
 800c816:	4603      	mov	r3, r0
 800c818:	2b01      	cmp	r3, #1
 800c81a:	d140      	bne.n	800c89e <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800c81c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c81e:	3301      	adds	r3, #1
 800c820:	4619      	mov	r1, r3
 800c822:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c824:	f7fe fac4 	bl	800adb0 <move_window>
 800c828:	4603      	mov	r3, r0
 800c82a:	2b00      	cmp	r3, #0
 800c82c:	d137      	bne.n	800c89e <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800c82e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c830:	2200      	movs	r2, #0
 800c832:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800c834:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c836:	3334      	adds	r3, #52	@ 0x34
 800c838:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800c83c:	4618      	mov	r0, r3
 800c83e:	f7fe f807 	bl	800a850 <ld_word>
 800c842:	4603      	mov	r3, r0
 800c844:	461a      	mov	r2, r3
 800c846:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800c84a:	429a      	cmp	r2, r3
 800c84c:	d127      	bne.n	800c89e <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800c84e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c850:	3334      	adds	r3, #52	@ 0x34
 800c852:	4618      	mov	r0, r3
 800c854:	f7fe f814 	bl	800a880 <ld_dword>
 800c858:	4603      	mov	r3, r0
 800c85a:	4a1c      	ldr	r2, [pc, #112]	@ (800c8cc <find_volume+0x48c>)
 800c85c:	4293      	cmp	r3, r2
 800c85e:	d11e      	bne.n	800c89e <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800c860:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c862:	3334      	adds	r3, #52	@ 0x34
 800c864:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800c868:	4618      	mov	r0, r3
 800c86a:	f7fe f809 	bl	800a880 <ld_dword>
 800c86e:	4603      	mov	r3, r0
 800c870:	4a17      	ldr	r2, [pc, #92]	@ (800c8d0 <find_volume+0x490>)
 800c872:	4293      	cmp	r3, r2
 800c874:	d113      	bne.n	800c89e <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800c876:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c878:	3334      	adds	r3, #52	@ 0x34
 800c87a:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800c87e:	4618      	mov	r0, r3
 800c880:	f7fd fffe 	bl	800a880 <ld_dword>
 800c884:	4602      	mov	r2, r0
 800c886:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c888:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800c88a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c88c:	3334      	adds	r3, #52	@ 0x34
 800c88e:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800c892:	4618      	mov	r0, r3
 800c894:	f7fd fff4 	bl	800a880 <ld_dword>
 800c898:	4602      	mov	r2, r0
 800c89a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c89c:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800c89e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c8a0:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800c8a4:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800c8a6:	4b0b      	ldr	r3, [pc, #44]	@ (800c8d4 <find_volume+0x494>)
 800c8a8:	881b      	ldrh	r3, [r3, #0]
 800c8aa:	3301      	adds	r3, #1
 800c8ac:	b29a      	uxth	r2, r3
 800c8ae:	4b09      	ldr	r3, [pc, #36]	@ (800c8d4 <find_volume+0x494>)
 800c8b0:	801a      	strh	r2, [r3, #0]
 800c8b2:	4b08      	ldr	r3, [pc, #32]	@ (800c8d4 <find_volume+0x494>)
 800c8b4:	881a      	ldrh	r2, [r3, #0]
 800c8b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c8b8:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800c8ba:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c8bc:	f7fe fa10 	bl	800ace0 <clear_lock>
#endif
	return FR_OK;
 800c8c0:	2300      	movs	r3, #0
}
 800c8c2:	4618      	mov	r0, r3
 800c8c4:	3758      	adds	r7, #88	@ 0x58
 800c8c6:	46bd      	mov	sp, r7
 800c8c8:	bd80      	pop	{r7, pc}
 800c8ca:	bf00      	nop
 800c8cc:	41615252 	.word	0x41615252
 800c8d0:	61417272 	.word	0x61417272
 800c8d4:	20000bcc 	.word	0x20000bcc

0800c8d8 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800c8d8:	b580      	push	{r7, lr}
 800c8da:	b084      	sub	sp, #16
 800c8dc:	af00      	add	r7, sp, #0
 800c8de:	6078      	str	r0, [r7, #4]
 800c8e0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800c8e2:	2309      	movs	r3, #9
 800c8e4:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	2b00      	cmp	r3, #0
 800c8ea:	d01c      	beq.n	800c926 <validate+0x4e>
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	681b      	ldr	r3, [r3, #0]
 800c8f0:	2b00      	cmp	r3, #0
 800c8f2:	d018      	beq.n	800c926 <validate+0x4e>
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	681b      	ldr	r3, [r3, #0]
 800c8f8:	781b      	ldrb	r3, [r3, #0]
 800c8fa:	2b00      	cmp	r3, #0
 800c8fc:	d013      	beq.n	800c926 <validate+0x4e>
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	889a      	ldrh	r2, [r3, #4]
 800c902:	687b      	ldr	r3, [r7, #4]
 800c904:	681b      	ldr	r3, [r3, #0]
 800c906:	88db      	ldrh	r3, [r3, #6]
 800c908:	429a      	cmp	r2, r3
 800c90a:	d10c      	bne.n	800c926 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	681b      	ldr	r3, [r3, #0]
 800c910:	785b      	ldrb	r3, [r3, #1]
 800c912:	4618      	mov	r0, r3
 800c914:	f7fd fefc 	bl	800a710 <disk_status>
 800c918:	4603      	mov	r3, r0
 800c91a:	f003 0301 	and.w	r3, r3, #1
 800c91e:	2b00      	cmp	r3, #0
 800c920:	d101      	bne.n	800c926 <validate+0x4e>
			res = FR_OK;
 800c922:	2300      	movs	r3, #0
 800c924:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800c926:	7bfb      	ldrb	r3, [r7, #15]
 800c928:	2b00      	cmp	r3, #0
 800c92a:	d102      	bne.n	800c932 <validate+0x5a>
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	681b      	ldr	r3, [r3, #0]
 800c930:	e000      	b.n	800c934 <validate+0x5c>
 800c932:	2300      	movs	r3, #0
 800c934:	683a      	ldr	r2, [r7, #0]
 800c936:	6013      	str	r3, [r2, #0]
	return res;
 800c938:	7bfb      	ldrb	r3, [r7, #15]
}
 800c93a:	4618      	mov	r0, r3
 800c93c:	3710      	adds	r7, #16
 800c93e:	46bd      	mov	sp, r7
 800c940:	bd80      	pop	{r7, pc}
	...

0800c944 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800c944:	b580      	push	{r7, lr}
 800c946:	b088      	sub	sp, #32
 800c948:	af00      	add	r7, sp, #0
 800c94a:	60f8      	str	r0, [r7, #12]
 800c94c:	60b9      	str	r1, [r7, #8]
 800c94e:	4613      	mov	r3, r2
 800c950:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800c952:	68bb      	ldr	r3, [r7, #8]
 800c954:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800c956:	f107 0310 	add.w	r3, r7, #16
 800c95a:	4618      	mov	r0, r3
 800c95c:	f7ff fcd5 	bl	800c30a <get_ldnumber>
 800c960:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800c962:	69fb      	ldr	r3, [r7, #28]
 800c964:	2b00      	cmp	r3, #0
 800c966:	da01      	bge.n	800c96c <f_mount+0x28>
 800c968:	230b      	movs	r3, #11
 800c96a:	e02b      	b.n	800c9c4 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800c96c:	4a17      	ldr	r2, [pc, #92]	@ (800c9cc <f_mount+0x88>)
 800c96e:	69fb      	ldr	r3, [r7, #28]
 800c970:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c974:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800c976:	69bb      	ldr	r3, [r7, #24]
 800c978:	2b00      	cmp	r3, #0
 800c97a:	d005      	beq.n	800c988 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800c97c:	69b8      	ldr	r0, [r7, #24]
 800c97e:	f7fe f9af 	bl	800ace0 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800c982:	69bb      	ldr	r3, [r7, #24]
 800c984:	2200      	movs	r2, #0
 800c986:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800c988:	68fb      	ldr	r3, [r7, #12]
 800c98a:	2b00      	cmp	r3, #0
 800c98c:	d002      	beq.n	800c994 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800c98e:	68fb      	ldr	r3, [r7, #12]
 800c990:	2200      	movs	r2, #0
 800c992:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800c994:	68fa      	ldr	r2, [r7, #12]
 800c996:	490d      	ldr	r1, [pc, #52]	@ (800c9cc <f_mount+0x88>)
 800c998:	69fb      	ldr	r3, [r7, #28]
 800c99a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800c99e:	68fb      	ldr	r3, [r7, #12]
 800c9a0:	2b00      	cmp	r3, #0
 800c9a2:	d002      	beq.n	800c9aa <f_mount+0x66>
 800c9a4:	79fb      	ldrb	r3, [r7, #7]
 800c9a6:	2b01      	cmp	r3, #1
 800c9a8:	d001      	beq.n	800c9ae <f_mount+0x6a>
 800c9aa:	2300      	movs	r3, #0
 800c9ac:	e00a      	b.n	800c9c4 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800c9ae:	f107 010c 	add.w	r1, r7, #12
 800c9b2:	f107 0308 	add.w	r3, r7, #8
 800c9b6:	2200      	movs	r2, #0
 800c9b8:	4618      	mov	r0, r3
 800c9ba:	f7ff fd41 	bl	800c440 <find_volume>
 800c9be:	4603      	mov	r3, r0
 800c9c0:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800c9c2:	7dfb      	ldrb	r3, [r7, #23]
}
 800c9c4:	4618      	mov	r0, r3
 800c9c6:	3720      	adds	r7, #32
 800c9c8:	46bd      	mov	sp, r7
 800c9ca:	bd80      	pop	{r7, pc}
 800c9cc:	20000bc4 	.word	0x20000bc4

0800c9d0 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800c9d0:	b580      	push	{r7, lr}
 800c9d2:	b09a      	sub	sp, #104	@ 0x68
 800c9d4:	af00      	add	r7, sp, #0
 800c9d6:	60f8      	str	r0, [r7, #12]
 800c9d8:	60b9      	str	r1, [r7, #8]
 800c9da:	4613      	mov	r3, r2
 800c9dc:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800c9de:	68fb      	ldr	r3, [r7, #12]
 800c9e0:	2b00      	cmp	r3, #0
 800c9e2:	d101      	bne.n	800c9e8 <f_open+0x18>
 800c9e4:	2309      	movs	r3, #9
 800c9e6:	e1b9      	b.n	800cd5c <f_open+0x38c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800c9e8:	79fb      	ldrb	r3, [r7, #7]
 800c9ea:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c9ee:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800c9f0:	79fa      	ldrb	r2, [r7, #7]
 800c9f2:	f107 0110 	add.w	r1, r7, #16
 800c9f6:	f107 0308 	add.w	r3, r7, #8
 800c9fa:	4618      	mov	r0, r3
 800c9fc:	f7ff fd20 	bl	800c440 <find_volume>
 800ca00:	4603      	mov	r3, r0
 800ca02:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 800ca06:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800ca0a:	2b00      	cmp	r3, #0
 800ca0c:	f040 819d 	bne.w	800cd4a <f_open+0x37a>
		dj.obj.fs = fs;
 800ca10:	693b      	ldr	r3, [r7, #16]
 800ca12:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
 800ca14:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800ca18:	f000 fce4 	bl	800d3e4 <ff_memalloc>
 800ca1c:	65b8      	str	r0, [r7, #88]	@ 0x58
 800ca1e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ca20:	2b00      	cmp	r3, #0
 800ca22:	d101      	bne.n	800ca28 <f_open+0x58>
 800ca24:	2311      	movs	r3, #17
 800ca26:	e199      	b.n	800cd5c <f_open+0x38c>
 800ca28:	693b      	ldr	r3, [r7, #16]
 800ca2a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ca2c:	60da      	str	r2, [r3, #12]
		res = follow_path(&dj, path);	/* Follow the file path */
 800ca2e:	68ba      	ldr	r2, [r7, #8]
 800ca30:	f107 0314 	add.w	r3, r7, #20
 800ca34:	4611      	mov	r1, r2
 800ca36:	4618      	mov	r0, r3
 800ca38:	f7ff fbf6 	bl	800c228 <follow_path>
 800ca3c:	4603      	mov	r3, r0
 800ca3e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800ca42:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800ca46:	2b00      	cmp	r3, #0
 800ca48:	d118      	bne.n	800ca7c <f_open+0xac>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800ca4a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800ca4e:	b25b      	sxtb	r3, r3
 800ca50:	2b00      	cmp	r3, #0
 800ca52:	da03      	bge.n	800ca5c <f_open+0x8c>
				res = FR_INVALID_NAME;
 800ca54:	2306      	movs	r3, #6
 800ca56:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800ca5a:	e00f      	b.n	800ca7c <f_open+0xac>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800ca5c:	79fb      	ldrb	r3, [r7, #7]
 800ca5e:	2b01      	cmp	r3, #1
 800ca60:	bf8c      	ite	hi
 800ca62:	2301      	movhi	r3, #1
 800ca64:	2300      	movls	r3, #0
 800ca66:	b2db      	uxtb	r3, r3
 800ca68:	461a      	mov	r2, r3
 800ca6a:	f107 0314 	add.w	r3, r7, #20
 800ca6e:	4611      	mov	r1, r2
 800ca70:	4618      	mov	r0, r3
 800ca72:	f7fd ffed 	bl	800aa50 <chk_lock>
 800ca76:	4603      	mov	r3, r0
 800ca78:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800ca7c:	79fb      	ldrb	r3, [r7, #7]
 800ca7e:	f003 031c 	and.w	r3, r3, #28
 800ca82:	2b00      	cmp	r3, #0
 800ca84:	d07f      	beq.n	800cb86 <f_open+0x1b6>
			if (res != FR_OK) {					/* No file, create new */
 800ca86:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800ca8a:	2b00      	cmp	r3, #0
 800ca8c:	d017      	beq.n	800cabe <f_open+0xee>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800ca8e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800ca92:	2b04      	cmp	r3, #4
 800ca94:	d10e      	bne.n	800cab4 <f_open+0xe4>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800ca96:	f7fe f837 	bl	800ab08 <enq_lock>
 800ca9a:	4603      	mov	r3, r0
 800ca9c:	2b00      	cmp	r3, #0
 800ca9e:	d006      	beq.n	800caae <f_open+0xde>
 800caa0:	f107 0314 	add.w	r3, r7, #20
 800caa4:	4618      	mov	r0, r3
 800caa6:	f7ff f90f 	bl	800bcc8 <dir_register>
 800caaa:	4603      	mov	r3, r0
 800caac:	e000      	b.n	800cab0 <f_open+0xe0>
 800caae:	2312      	movs	r3, #18
 800cab0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800cab4:	79fb      	ldrb	r3, [r7, #7]
 800cab6:	f043 0308 	orr.w	r3, r3, #8
 800caba:	71fb      	strb	r3, [r7, #7]
 800cabc:	e010      	b.n	800cae0 <f_open+0x110>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800cabe:	7ebb      	ldrb	r3, [r7, #26]
 800cac0:	f003 0311 	and.w	r3, r3, #17
 800cac4:	2b00      	cmp	r3, #0
 800cac6:	d003      	beq.n	800cad0 <f_open+0x100>
					res = FR_DENIED;
 800cac8:	2307      	movs	r3, #7
 800caca:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800cace:	e007      	b.n	800cae0 <f_open+0x110>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800cad0:	79fb      	ldrb	r3, [r7, #7]
 800cad2:	f003 0304 	and.w	r3, r3, #4
 800cad6:	2b00      	cmp	r3, #0
 800cad8:	d002      	beq.n	800cae0 <f_open+0x110>
 800cada:	2308      	movs	r3, #8
 800cadc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800cae0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800cae4:	2b00      	cmp	r3, #0
 800cae6:	d168      	bne.n	800cbba <f_open+0x1ea>
 800cae8:	79fb      	ldrb	r3, [r7, #7]
 800caea:	f003 0308 	and.w	r3, r3, #8
 800caee:	2b00      	cmp	r3, #0
 800caf0:	d063      	beq.n	800cbba <f_open+0x1ea>
				dw = GET_FATTIME();
 800caf2:	f7fa fc1b 	bl	800732c <get_fattime>
 800caf6:	6578      	str	r0, [r7, #84]	@ 0x54
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800caf8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cafa:	330e      	adds	r3, #14
 800cafc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800cafe:	4618      	mov	r0, r3
 800cb00:	f7fd fefc 	bl	800a8fc <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800cb04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb06:	3316      	adds	r3, #22
 800cb08:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800cb0a:	4618      	mov	r0, r3
 800cb0c:	f7fd fef6 	bl	800a8fc <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800cb10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb12:	330b      	adds	r3, #11
 800cb14:	2220      	movs	r2, #32
 800cb16:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800cb18:	693b      	ldr	r3, [r7, #16]
 800cb1a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cb1c:	4611      	mov	r1, r2
 800cb1e:	4618      	mov	r0, r3
 800cb20:	f7fe fe4a 	bl	800b7b8 <ld_clust>
 800cb24:	6538      	str	r0, [r7, #80]	@ 0x50
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800cb26:	693b      	ldr	r3, [r7, #16]
 800cb28:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800cb2a:	2200      	movs	r2, #0
 800cb2c:	4618      	mov	r0, r3
 800cb2e:	f7fe fe62 	bl	800b7f6 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800cb32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb34:	331c      	adds	r3, #28
 800cb36:	2100      	movs	r1, #0
 800cb38:	4618      	mov	r0, r3
 800cb3a:	f7fd fedf 	bl	800a8fc <st_dword>
					fs->wflag = 1;
 800cb3e:	693b      	ldr	r3, [r7, #16]
 800cb40:	2201      	movs	r2, #1
 800cb42:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800cb44:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cb46:	2b00      	cmp	r3, #0
 800cb48:	d037      	beq.n	800cbba <f_open+0x1ea>
						dw = fs->winsect;
 800cb4a:	693b      	ldr	r3, [r7, #16]
 800cb4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cb4e:	657b      	str	r3, [r7, #84]	@ 0x54
						res = remove_chain(&dj.obj, cl, 0);
 800cb50:	f107 0314 	add.w	r3, r7, #20
 800cb54:	2200      	movs	r2, #0
 800cb56:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800cb58:	4618      	mov	r0, r3
 800cb5a:	f7fe fb75 	bl	800b248 <remove_chain>
 800cb5e:	4603      	mov	r3, r0
 800cb60:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 800cb64:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800cb68:	2b00      	cmp	r3, #0
 800cb6a:	d126      	bne.n	800cbba <f_open+0x1ea>
							res = move_window(fs, dw);
 800cb6c:	693b      	ldr	r3, [r7, #16]
 800cb6e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800cb70:	4618      	mov	r0, r3
 800cb72:	f7fe f91d 	bl	800adb0 <move_window>
 800cb76:	4603      	mov	r3, r0
 800cb78:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800cb7c:	693b      	ldr	r3, [r7, #16]
 800cb7e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800cb80:	3a01      	subs	r2, #1
 800cb82:	611a      	str	r2, [r3, #16]
 800cb84:	e019      	b.n	800cbba <f_open+0x1ea>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800cb86:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800cb8a:	2b00      	cmp	r3, #0
 800cb8c:	d115      	bne.n	800cbba <f_open+0x1ea>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800cb8e:	7ebb      	ldrb	r3, [r7, #26]
 800cb90:	f003 0310 	and.w	r3, r3, #16
 800cb94:	2b00      	cmp	r3, #0
 800cb96:	d003      	beq.n	800cba0 <f_open+0x1d0>
					res = FR_NO_FILE;
 800cb98:	2304      	movs	r3, #4
 800cb9a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800cb9e:	e00c      	b.n	800cbba <f_open+0x1ea>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800cba0:	79fb      	ldrb	r3, [r7, #7]
 800cba2:	f003 0302 	and.w	r3, r3, #2
 800cba6:	2b00      	cmp	r3, #0
 800cba8:	d007      	beq.n	800cbba <f_open+0x1ea>
 800cbaa:	7ebb      	ldrb	r3, [r7, #26]
 800cbac:	f003 0301 	and.w	r3, r3, #1
 800cbb0:	2b00      	cmp	r3, #0
 800cbb2:	d002      	beq.n	800cbba <f_open+0x1ea>
						res = FR_DENIED;
 800cbb4:	2307      	movs	r3, #7
 800cbb6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800cbba:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800cbbe:	2b00      	cmp	r3, #0
 800cbc0:	d126      	bne.n	800cc10 <f_open+0x240>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800cbc2:	79fb      	ldrb	r3, [r7, #7]
 800cbc4:	f003 0308 	and.w	r3, r3, #8
 800cbc8:	2b00      	cmp	r3, #0
 800cbca:	d003      	beq.n	800cbd4 <f_open+0x204>
				mode |= FA_MODIFIED;
 800cbcc:	79fb      	ldrb	r3, [r7, #7]
 800cbce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cbd2:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800cbd4:	693b      	ldr	r3, [r7, #16]
 800cbd6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cbd8:	68fb      	ldr	r3, [r7, #12]
 800cbda:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800cbdc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cbde:	68fb      	ldr	r3, [r7, #12]
 800cbe0:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800cbe2:	79fb      	ldrb	r3, [r7, #7]
 800cbe4:	2b01      	cmp	r3, #1
 800cbe6:	bf8c      	ite	hi
 800cbe8:	2301      	movhi	r3, #1
 800cbea:	2300      	movls	r3, #0
 800cbec:	b2db      	uxtb	r3, r3
 800cbee:	461a      	mov	r2, r3
 800cbf0:	f107 0314 	add.w	r3, r7, #20
 800cbf4:	4611      	mov	r1, r2
 800cbf6:	4618      	mov	r0, r3
 800cbf8:	f7fd ffa8 	bl	800ab4c <inc_lock>
 800cbfc:	4602      	mov	r2, r0
 800cbfe:	68fb      	ldr	r3, [r7, #12]
 800cc00:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800cc02:	68fb      	ldr	r3, [r7, #12]
 800cc04:	691b      	ldr	r3, [r3, #16]
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	d102      	bne.n	800cc10 <f_open+0x240>
 800cc0a:	2302      	movs	r3, #2
 800cc0c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 800cc10:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800cc14:	2b00      	cmp	r3, #0
 800cc16:	f040 8095 	bne.w	800cd44 <f_open+0x374>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800cc1a:	693b      	ldr	r3, [r7, #16]
 800cc1c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cc1e:	4611      	mov	r1, r2
 800cc20:	4618      	mov	r0, r3
 800cc22:	f7fe fdc9 	bl	800b7b8 <ld_clust>
 800cc26:	4602      	mov	r2, r0
 800cc28:	68fb      	ldr	r3, [r7, #12]
 800cc2a:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800cc2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc2e:	331c      	adds	r3, #28
 800cc30:	4618      	mov	r0, r3
 800cc32:	f7fd fe25 	bl	800a880 <ld_dword>
 800cc36:	4602      	mov	r2, r0
 800cc38:	68fb      	ldr	r3, [r7, #12]
 800cc3a:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800cc3c:	68fb      	ldr	r3, [r7, #12]
 800cc3e:	2200      	movs	r2, #0
 800cc40:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800cc42:	693a      	ldr	r2, [r7, #16]
 800cc44:	68fb      	ldr	r3, [r7, #12]
 800cc46:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800cc48:	693b      	ldr	r3, [r7, #16]
 800cc4a:	88da      	ldrh	r2, [r3, #6]
 800cc4c:	68fb      	ldr	r3, [r7, #12]
 800cc4e:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800cc50:	68fb      	ldr	r3, [r7, #12]
 800cc52:	79fa      	ldrb	r2, [r7, #7]
 800cc54:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800cc56:	68fb      	ldr	r3, [r7, #12]
 800cc58:	2200      	movs	r2, #0
 800cc5a:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800cc5c:	68fb      	ldr	r3, [r7, #12]
 800cc5e:	2200      	movs	r2, #0
 800cc60:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800cc62:	68fb      	ldr	r3, [r7, #12]
 800cc64:	2200      	movs	r2, #0
 800cc66:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800cc68:	68fb      	ldr	r3, [r7, #12]
 800cc6a:	3330      	adds	r3, #48	@ 0x30
 800cc6c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800cc70:	2100      	movs	r1, #0
 800cc72:	4618      	mov	r0, r3
 800cc74:	f7fd fe8f 	bl	800a996 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800cc78:	79fb      	ldrb	r3, [r7, #7]
 800cc7a:	f003 0320 	and.w	r3, r3, #32
 800cc7e:	2b00      	cmp	r3, #0
 800cc80:	d060      	beq.n	800cd44 <f_open+0x374>
 800cc82:	68fb      	ldr	r3, [r7, #12]
 800cc84:	68db      	ldr	r3, [r3, #12]
 800cc86:	2b00      	cmp	r3, #0
 800cc88:	d05c      	beq.n	800cd44 <f_open+0x374>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800cc8a:	68fb      	ldr	r3, [r7, #12]
 800cc8c:	68da      	ldr	r2, [r3, #12]
 800cc8e:	68fb      	ldr	r3, [r7, #12]
 800cc90:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800cc92:	693b      	ldr	r3, [r7, #16]
 800cc94:	895b      	ldrh	r3, [r3, #10]
 800cc96:	025b      	lsls	r3, r3, #9
 800cc98:	64fb      	str	r3, [r7, #76]	@ 0x4c
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800cc9a:	68fb      	ldr	r3, [r7, #12]
 800cc9c:	689b      	ldr	r3, [r3, #8]
 800cc9e:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800cca0:	68fb      	ldr	r3, [r7, #12]
 800cca2:	68db      	ldr	r3, [r3, #12]
 800cca4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800cca6:	e016      	b.n	800ccd6 <f_open+0x306>
					clst = get_fat(&fp->obj, clst);
 800cca8:	68fb      	ldr	r3, [r7, #12]
 800ccaa:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800ccac:	4618      	mov	r0, r3
 800ccae:	f7fe f93a 	bl	800af26 <get_fat>
 800ccb2:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800ccb4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ccb6:	2b01      	cmp	r3, #1
 800ccb8:	d802      	bhi.n	800ccc0 <f_open+0x2f0>
 800ccba:	2302      	movs	r3, #2
 800ccbc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800ccc0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ccc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ccc6:	d102      	bne.n	800ccce <f_open+0x2fe>
 800ccc8:	2301      	movs	r3, #1
 800ccca:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800ccce:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800ccd0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ccd2:	1ad3      	subs	r3, r2, r3
 800ccd4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ccd6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	d103      	bne.n	800cce6 <f_open+0x316>
 800ccde:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800cce0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cce2:	429a      	cmp	r2, r3
 800cce4:	d8e0      	bhi.n	800cca8 <f_open+0x2d8>
				}
				fp->clust = clst;
 800cce6:	68fb      	ldr	r3, [r7, #12]
 800cce8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800ccea:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800ccec:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800ccf0:	2b00      	cmp	r3, #0
 800ccf2:	d127      	bne.n	800cd44 <f_open+0x374>
 800ccf4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ccf6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ccfa:	2b00      	cmp	r3, #0
 800ccfc:	d022      	beq.n	800cd44 <f_open+0x374>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800ccfe:	693b      	ldr	r3, [r7, #16]
 800cd00:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800cd02:	4618      	mov	r0, r3
 800cd04:	f7fe f8f0 	bl	800aee8 <clust2sect>
 800cd08:	64b8      	str	r0, [r7, #72]	@ 0x48
 800cd0a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cd0c:	2b00      	cmp	r3, #0
 800cd0e:	d103      	bne.n	800cd18 <f_open+0x348>
						res = FR_INT_ERR;
 800cd10:	2302      	movs	r3, #2
 800cd12:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800cd16:	e015      	b.n	800cd44 <f_open+0x374>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800cd18:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cd1a:	0a5a      	lsrs	r2, r3, #9
 800cd1c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cd1e:	441a      	add	r2, r3
 800cd20:	68fb      	ldr	r3, [r7, #12]
 800cd22:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800cd24:	693b      	ldr	r3, [r7, #16]
 800cd26:	7858      	ldrb	r0, [r3, #1]
 800cd28:	68fb      	ldr	r3, [r7, #12]
 800cd2a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800cd2e:	68fb      	ldr	r3, [r7, #12]
 800cd30:	6a1a      	ldr	r2, [r3, #32]
 800cd32:	2301      	movs	r3, #1
 800cd34:	f7fd fd2e 	bl	800a794 <disk_read>
 800cd38:	4603      	mov	r3, r0
 800cd3a:	2b00      	cmp	r3, #0
 800cd3c:	d002      	beq.n	800cd44 <f_open+0x374>
 800cd3e:	2301      	movs	r3, #1
 800cd40:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
#endif
		}

		FREE_NAMBUF();
 800cd44:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800cd46:	f000 fb59 	bl	800d3fc <ff_memfree>
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800cd4a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800cd4e:	2b00      	cmp	r3, #0
 800cd50:	d002      	beq.n	800cd58 <f_open+0x388>
 800cd52:	68fb      	ldr	r3, [r7, #12]
 800cd54:	2200      	movs	r2, #0
 800cd56:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800cd58:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 800cd5c:	4618      	mov	r0, r3
 800cd5e:	3768      	adds	r7, #104	@ 0x68
 800cd60:	46bd      	mov	sp, r7
 800cd62:	bd80      	pop	{r7, pc}

0800cd64 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800cd64:	b580      	push	{r7, lr}
 800cd66:	b08c      	sub	sp, #48	@ 0x30
 800cd68:	af00      	add	r7, sp, #0
 800cd6a:	60f8      	str	r0, [r7, #12]
 800cd6c:	60b9      	str	r1, [r7, #8]
 800cd6e:	607a      	str	r2, [r7, #4]
 800cd70:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800cd72:	68bb      	ldr	r3, [r7, #8]
 800cd74:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800cd76:	683b      	ldr	r3, [r7, #0]
 800cd78:	2200      	movs	r2, #0
 800cd7a:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800cd7c:	68fb      	ldr	r3, [r7, #12]
 800cd7e:	f107 0210 	add.w	r2, r7, #16
 800cd82:	4611      	mov	r1, r2
 800cd84:	4618      	mov	r0, r3
 800cd86:	f7ff fda7 	bl	800c8d8 <validate>
 800cd8a:	4603      	mov	r3, r0
 800cd8c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800cd90:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800cd94:	2b00      	cmp	r3, #0
 800cd96:	d107      	bne.n	800cda8 <f_write+0x44>
 800cd98:	68fb      	ldr	r3, [r7, #12]
 800cd9a:	7d5b      	ldrb	r3, [r3, #21]
 800cd9c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800cda0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800cda4:	2b00      	cmp	r3, #0
 800cda6:	d002      	beq.n	800cdae <f_write+0x4a>
 800cda8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800cdac:	e14b      	b.n	800d046 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800cdae:	68fb      	ldr	r3, [r7, #12]
 800cdb0:	7d1b      	ldrb	r3, [r3, #20]
 800cdb2:	f003 0302 	and.w	r3, r3, #2
 800cdb6:	2b00      	cmp	r3, #0
 800cdb8:	d101      	bne.n	800cdbe <f_write+0x5a>
 800cdba:	2307      	movs	r3, #7
 800cdbc:	e143      	b.n	800d046 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800cdbe:	68fb      	ldr	r3, [r7, #12]
 800cdc0:	699a      	ldr	r2, [r3, #24]
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	441a      	add	r2, r3
 800cdc6:	68fb      	ldr	r3, [r7, #12]
 800cdc8:	699b      	ldr	r3, [r3, #24]
 800cdca:	429a      	cmp	r2, r3
 800cdcc:	f080 812d 	bcs.w	800d02a <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800cdd0:	68fb      	ldr	r3, [r7, #12]
 800cdd2:	699b      	ldr	r3, [r3, #24]
 800cdd4:	43db      	mvns	r3, r3
 800cdd6:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800cdd8:	e127      	b.n	800d02a <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800cdda:	68fb      	ldr	r3, [r7, #12]
 800cddc:	699b      	ldr	r3, [r3, #24]
 800cdde:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cde2:	2b00      	cmp	r3, #0
 800cde4:	f040 80e3 	bne.w	800cfae <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800cde8:	68fb      	ldr	r3, [r7, #12]
 800cdea:	699b      	ldr	r3, [r3, #24]
 800cdec:	0a5b      	lsrs	r3, r3, #9
 800cdee:	693a      	ldr	r2, [r7, #16]
 800cdf0:	8952      	ldrh	r2, [r2, #10]
 800cdf2:	3a01      	subs	r2, #1
 800cdf4:	4013      	ands	r3, r2
 800cdf6:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800cdf8:	69bb      	ldr	r3, [r7, #24]
 800cdfa:	2b00      	cmp	r3, #0
 800cdfc:	d143      	bne.n	800ce86 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800cdfe:	68fb      	ldr	r3, [r7, #12]
 800ce00:	699b      	ldr	r3, [r3, #24]
 800ce02:	2b00      	cmp	r3, #0
 800ce04:	d10c      	bne.n	800ce20 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800ce06:	68fb      	ldr	r3, [r7, #12]
 800ce08:	689b      	ldr	r3, [r3, #8]
 800ce0a:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800ce0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce0e:	2b00      	cmp	r3, #0
 800ce10:	d11a      	bne.n	800ce48 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800ce12:	68fb      	ldr	r3, [r7, #12]
 800ce14:	2100      	movs	r1, #0
 800ce16:	4618      	mov	r0, r3
 800ce18:	f7fe fa7b 	bl	800b312 <create_chain>
 800ce1c:	62b8      	str	r0, [r7, #40]	@ 0x28
 800ce1e:	e013      	b.n	800ce48 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800ce20:	68fb      	ldr	r3, [r7, #12]
 800ce22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce24:	2b00      	cmp	r3, #0
 800ce26:	d007      	beq.n	800ce38 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800ce28:	68fb      	ldr	r3, [r7, #12]
 800ce2a:	699b      	ldr	r3, [r3, #24]
 800ce2c:	4619      	mov	r1, r3
 800ce2e:	68f8      	ldr	r0, [r7, #12]
 800ce30:	f7fe fb07 	bl	800b442 <clmt_clust>
 800ce34:	62b8      	str	r0, [r7, #40]	@ 0x28
 800ce36:	e007      	b.n	800ce48 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800ce38:	68fa      	ldr	r2, [r7, #12]
 800ce3a:	68fb      	ldr	r3, [r7, #12]
 800ce3c:	69db      	ldr	r3, [r3, #28]
 800ce3e:	4619      	mov	r1, r3
 800ce40:	4610      	mov	r0, r2
 800ce42:	f7fe fa66 	bl	800b312 <create_chain>
 800ce46:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800ce48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce4a:	2b00      	cmp	r3, #0
 800ce4c:	f000 80f2 	beq.w	800d034 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800ce50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce52:	2b01      	cmp	r3, #1
 800ce54:	d104      	bne.n	800ce60 <f_write+0xfc>
 800ce56:	68fb      	ldr	r3, [r7, #12]
 800ce58:	2202      	movs	r2, #2
 800ce5a:	755a      	strb	r2, [r3, #21]
 800ce5c:	2302      	movs	r3, #2
 800ce5e:	e0f2      	b.n	800d046 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800ce60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce62:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ce66:	d104      	bne.n	800ce72 <f_write+0x10e>
 800ce68:	68fb      	ldr	r3, [r7, #12]
 800ce6a:	2201      	movs	r2, #1
 800ce6c:	755a      	strb	r2, [r3, #21]
 800ce6e:	2301      	movs	r3, #1
 800ce70:	e0e9      	b.n	800d046 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 800ce72:	68fb      	ldr	r3, [r7, #12]
 800ce74:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ce76:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800ce78:	68fb      	ldr	r3, [r7, #12]
 800ce7a:	689b      	ldr	r3, [r3, #8]
 800ce7c:	2b00      	cmp	r3, #0
 800ce7e:	d102      	bne.n	800ce86 <f_write+0x122>
 800ce80:	68fb      	ldr	r3, [r7, #12]
 800ce82:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ce84:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800ce86:	68fb      	ldr	r3, [r7, #12]
 800ce88:	7d1b      	ldrb	r3, [r3, #20]
 800ce8a:	b25b      	sxtb	r3, r3
 800ce8c:	2b00      	cmp	r3, #0
 800ce8e:	da18      	bge.n	800cec2 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ce90:	693b      	ldr	r3, [r7, #16]
 800ce92:	7858      	ldrb	r0, [r3, #1]
 800ce94:	68fb      	ldr	r3, [r7, #12]
 800ce96:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800ce9a:	68fb      	ldr	r3, [r7, #12]
 800ce9c:	6a1a      	ldr	r2, [r3, #32]
 800ce9e:	2301      	movs	r3, #1
 800cea0:	f7fd fc98 	bl	800a7d4 <disk_write>
 800cea4:	4603      	mov	r3, r0
 800cea6:	2b00      	cmp	r3, #0
 800cea8:	d004      	beq.n	800ceb4 <f_write+0x150>
 800ceaa:	68fb      	ldr	r3, [r7, #12]
 800ceac:	2201      	movs	r2, #1
 800ceae:	755a      	strb	r2, [r3, #21]
 800ceb0:	2301      	movs	r3, #1
 800ceb2:	e0c8      	b.n	800d046 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 800ceb4:	68fb      	ldr	r3, [r7, #12]
 800ceb6:	7d1b      	ldrb	r3, [r3, #20]
 800ceb8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cebc:	b2da      	uxtb	r2, r3
 800cebe:	68fb      	ldr	r3, [r7, #12]
 800cec0:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800cec2:	693a      	ldr	r2, [r7, #16]
 800cec4:	68fb      	ldr	r3, [r7, #12]
 800cec6:	69db      	ldr	r3, [r3, #28]
 800cec8:	4619      	mov	r1, r3
 800ceca:	4610      	mov	r0, r2
 800cecc:	f7fe f80c 	bl	800aee8 <clust2sect>
 800ced0:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800ced2:	697b      	ldr	r3, [r7, #20]
 800ced4:	2b00      	cmp	r3, #0
 800ced6:	d104      	bne.n	800cee2 <f_write+0x17e>
 800ced8:	68fb      	ldr	r3, [r7, #12]
 800ceda:	2202      	movs	r2, #2
 800cedc:	755a      	strb	r2, [r3, #21]
 800cede:	2302      	movs	r3, #2
 800cee0:	e0b1      	b.n	800d046 <f_write+0x2e2>
			sect += csect;
 800cee2:	697a      	ldr	r2, [r7, #20]
 800cee4:	69bb      	ldr	r3, [r7, #24]
 800cee6:	4413      	add	r3, r2
 800cee8:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	0a5b      	lsrs	r3, r3, #9
 800ceee:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800cef0:	6a3b      	ldr	r3, [r7, #32]
 800cef2:	2b00      	cmp	r3, #0
 800cef4:	d03c      	beq.n	800cf70 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800cef6:	69ba      	ldr	r2, [r7, #24]
 800cef8:	6a3b      	ldr	r3, [r7, #32]
 800cefa:	4413      	add	r3, r2
 800cefc:	693a      	ldr	r2, [r7, #16]
 800cefe:	8952      	ldrh	r2, [r2, #10]
 800cf00:	4293      	cmp	r3, r2
 800cf02:	d905      	bls.n	800cf10 <f_write+0x1ac>
					cc = fs->csize - csect;
 800cf04:	693b      	ldr	r3, [r7, #16]
 800cf06:	895b      	ldrh	r3, [r3, #10]
 800cf08:	461a      	mov	r2, r3
 800cf0a:	69bb      	ldr	r3, [r7, #24]
 800cf0c:	1ad3      	subs	r3, r2, r3
 800cf0e:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800cf10:	693b      	ldr	r3, [r7, #16]
 800cf12:	7858      	ldrb	r0, [r3, #1]
 800cf14:	6a3b      	ldr	r3, [r7, #32]
 800cf16:	697a      	ldr	r2, [r7, #20]
 800cf18:	69f9      	ldr	r1, [r7, #28]
 800cf1a:	f7fd fc5b 	bl	800a7d4 <disk_write>
 800cf1e:	4603      	mov	r3, r0
 800cf20:	2b00      	cmp	r3, #0
 800cf22:	d004      	beq.n	800cf2e <f_write+0x1ca>
 800cf24:	68fb      	ldr	r3, [r7, #12]
 800cf26:	2201      	movs	r2, #1
 800cf28:	755a      	strb	r2, [r3, #21]
 800cf2a:	2301      	movs	r3, #1
 800cf2c:	e08b      	b.n	800d046 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800cf2e:	68fb      	ldr	r3, [r7, #12]
 800cf30:	6a1a      	ldr	r2, [r3, #32]
 800cf32:	697b      	ldr	r3, [r7, #20]
 800cf34:	1ad3      	subs	r3, r2, r3
 800cf36:	6a3a      	ldr	r2, [r7, #32]
 800cf38:	429a      	cmp	r2, r3
 800cf3a:	d915      	bls.n	800cf68 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800cf3c:	68fb      	ldr	r3, [r7, #12]
 800cf3e:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 800cf42:	68fb      	ldr	r3, [r7, #12]
 800cf44:	6a1a      	ldr	r2, [r3, #32]
 800cf46:	697b      	ldr	r3, [r7, #20]
 800cf48:	1ad3      	subs	r3, r2, r3
 800cf4a:	025b      	lsls	r3, r3, #9
 800cf4c:	69fa      	ldr	r2, [r7, #28]
 800cf4e:	4413      	add	r3, r2
 800cf50:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800cf54:	4619      	mov	r1, r3
 800cf56:	f7fd fcfd 	bl	800a954 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800cf5a:	68fb      	ldr	r3, [r7, #12]
 800cf5c:	7d1b      	ldrb	r3, [r3, #20]
 800cf5e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cf62:	b2da      	uxtb	r2, r3
 800cf64:	68fb      	ldr	r3, [r7, #12]
 800cf66:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800cf68:	6a3b      	ldr	r3, [r7, #32]
 800cf6a:	025b      	lsls	r3, r3, #9
 800cf6c:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 800cf6e:	e03f      	b.n	800cff0 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800cf70:	68fb      	ldr	r3, [r7, #12]
 800cf72:	6a1b      	ldr	r3, [r3, #32]
 800cf74:	697a      	ldr	r2, [r7, #20]
 800cf76:	429a      	cmp	r2, r3
 800cf78:	d016      	beq.n	800cfa8 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 800cf7a:	68fb      	ldr	r3, [r7, #12]
 800cf7c:	699a      	ldr	r2, [r3, #24]
 800cf7e:	68fb      	ldr	r3, [r7, #12]
 800cf80:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800cf82:	429a      	cmp	r2, r3
 800cf84:	d210      	bcs.n	800cfa8 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800cf86:	693b      	ldr	r3, [r7, #16]
 800cf88:	7858      	ldrb	r0, [r3, #1]
 800cf8a:	68fb      	ldr	r3, [r7, #12]
 800cf8c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800cf90:	2301      	movs	r3, #1
 800cf92:	697a      	ldr	r2, [r7, #20]
 800cf94:	f7fd fbfe 	bl	800a794 <disk_read>
 800cf98:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800cf9a:	2b00      	cmp	r3, #0
 800cf9c:	d004      	beq.n	800cfa8 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 800cf9e:	68fb      	ldr	r3, [r7, #12]
 800cfa0:	2201      	movs	r2, #1
 800cfa2:	755a      	strb	r2, [r3, #21]
 800cfa4:	2301      	movs	r3, #1
 800cfa6:	e04e      	b.n	800d046 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 800cfa8:	68fb      	ldr	r3, [r7, #12]
 800cfaa:	697a      	ldr	r2, [r7, #20]
 800cfac:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800cfae:	68fb      	ldr	r3, [r7, #12]
 800cfb0:	699b      	ldr	r3, [r3, #24]
 800cfb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cfb6:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800cfba:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800cfbc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	429a      	cmp	r2, r3
 800cfc2:	d901      	bls.n	800cfc8 <f_write+0x264>
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800cfc8:	68fb      	ldr	r3, [r7, #12]
 800cfca:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800cfce:	68fb      	ldr	r3, [r7, #12]
 800cfd0:	699b      	ldr	r3, [r3, #24]
 800cfd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cfd6:	4413      	add	r3, r2
 800cfd8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cfda:	69f9      	ldr	r1, [r7, #28]
 800cfdc:	4618      	mov	r0, r3
 800cfde:	f7fd fcb9 	bl	800a954 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800cfe2:	68fb      	ldr	r3, [r7, #12]
 800cfe4:	7d1b      	ldrb	r3, [r3, #20]
 800cfe6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cfea:	b2da      	uxtb	r2, r3
 800cfec:	68fb      	ldr	r3, [r7, #12]
 800cfee:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800cff0:	69fa      	ldr	r2, [r7, #28]
 800cff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cff4:	4413      	add	r3, r2
 800cff6:	61fb      	str	r3, [r7, #28]
 800cff8:	68fb      	ldr	r3, [r7, #12]
 800cffa:	699a      	ldr	r2, [r3, #24]
 800cffc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cffe:	441a      	add	r2, r3
 800d000:	68fb      	ldr	r3, [r7, #12]
 800d002:	619a      	str	r2, [r3, #24]
 800d004:	68fb      	ldr	r3, [r7, #12]
 800d006:	68da      	ldr	r2, [r3, #12]
 800d008:	68fb      	ldr	r3, [r7, #12]
 800d00a:	699b      	ldr	r3, [r3, #24]
 800d00c:	429a      	cmp	r2, r3
 800d00e:	bf38      	it	cc
 800d010:	461a      	movcc	r2, r3
 800d012:	68fb      	ldr	r3, [r7, #12]
 800d014:	60da      	str	r2, [r3, #12]
 800d016:	683b      	ldr	r3, [r7, #0]
 800d018:	681a      	ldr	r2, [r3, #0]
 800d01a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d01c:	441a      	add	r2, r3
 800d01e:	683b      	ldr	r3, [r7, #0]
 800d020:	601a      	str	r2, [r3, #0]
 800d022:	687a      	ldr	r2, [r7, #4]
 800d024:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d026:	1ad3      	subs	r3, r2, r3
 800d028:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	2b00      	cmp	r3, #0
 800d02e:	f47f aed4 	bne.w	800cdda <f_write+0x76>
 800d032:	e000      	b.n	800d036 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800d034:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800d036:	68fb      	ldr	r3, [r7, #12]
 800d038:	7d1b      	ldrb	r3, [r3, #20]
 800d03a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d03e:	b2da      	uxtb	r2, r3
 800d040:	68fb      	ldr	r3, [r7, #12]
 800d042:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800d044:	2300      	movs	r3, #0
}
 800d046:	4618      	mov	r0, r3
 800d048:	3730      	adds	r7, #48	@ 0x30
 800d04a:	46bd      	mov	sp, r7
 800d04c:	bd80      	pop	{r7, pc}

0800d04e <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800d04e:	b580      	push	{r7, lr}
 800d050:	b086      	sub	sp, #24
 800d052:	af00      	add	r7, sp, #0
 800d054:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	f107 0208 	add.w	r2, r7, #8
 800d05c:	4611      	mov	r1, r2
 800d05e:	4618      	mov	r0, r3
 800d060:	f7ff fc3a 	bl	800c8d8 <validate>
 800d064:	4603      	mov	r3, r0
 800d066:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800d068:	7dfb      	ldrb	r3, [r7, #23]
 800d06a:	2b00      	cmp	r3, #0
 800d06c:	d168      	bne.n	800d140 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800d06e:	687b      	ldr	r3, [r7, #4]
 800d070:	7d1b      	ldrb	r3, [r3, #20]
 800d072:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d076:	2b00      	cmp	r3, #0
 800d078:	d062      	beq.n	800d140 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	7d1b      	ldrb	r3, [r3, #20]
 800d07e:	b25b      	sxtb	r3, r3
 800d080:	2b00      	cmp	r3, #0
 800d082:	da15      	bge.n	800d0b0 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800d084:	68bb      	ldr	r3, [r7, #8]
 800d086:	7858      	ldrb	r0, [r3, #1]
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	6a1a      	ldr	r2, [r3, #32]
 800d092:	2301      	movs	r3, #1
 800d094:	f7fd fb9e 	bl	800a7d4 <disk_write>
 800d098:	4603      	mov	r3, r0
 800d09a:	2b00      	cmp	r3, #0
 800d09c:	d001      	beq.n	800d0a2 <f_sync+0x54>
 800d09e:	2301      	movs	r3, #1
 800d0a0:	e04f      	b.n	800d142 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	7d1b      	ldrb	r3, [r3, #20]
 800d0a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d0aa:	b2da      	uxtb	r2, r3
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800d0b0:	f7fa f93c 	bl	800732c <get_fattime>
 800d0b4:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800d0b6:	68ba      	ldr	r2, [r7, #8]
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d0bc:	4619      	mov	r1, r3
 800d0be:	4610      	mov	r0, r2
 800d0c0:	f7fd fe76 	bl	800adb0 <move_window>
 800d0c4:	4603      	mov	r3, r0
 800d0c6:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800d0c8:	7dfb      	ldrb	r3, [r7, #23]
 800d0ca:	2b00      	cmp	r3, #0
 800d0cc:	d138      	bne.n	800d140 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d0d2:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800d0d4:	68fb      	ldr	r3, [r7, #12]
 800d0d6:	330b      	adds	r3, #11
 800d0d8:	781a      	ldrb	r2, [r3, #0]
 800d0da:	68fb      	ldr	r3, [r7, #12]
 800d0dc:	330b      	adds	r3, #11
 800d0de:	f042 0220 	orr.w	r2, r2, #32
 800d0e2:	b2d2      	uxtb	r2, r2
 800d0e4:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	6818      	ldr	r0, [r3, #0]
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	689b      	ldr	r3, [r3, #8]
 800d0ee:	461a      	mov	r2, r3
 800d0f0:	68f9      	ldr	r1, [r7, #12]
 800d0f2:	f7fe fb80 	bl	800b7f6 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800d0f6:	68fb      	ldr	r3, [r7, #12]
 800d0f8:	f103 021c 	add.w	r2, r3, #28
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	68db      	ldr	r3, [r3, #12]
 800d100:	4619      	mov	r1, r3
 800d102:	4610      	mov	r0, r2
 800d104:	f7fd fbfa 	bl	800a8fc <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800d108:	68fb      	ldr	r3, [r7, #12]
 800d10a:	3316      	adds	r3, #22
 800d10c:	6939      	ldr	r1, [r7, #16]
 800d10e:	4618      	mov	r0, r3
 800d110:	f7fd fbf4 	bl	800a8fc <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800d114:	68fb      	ldr	r3, [r7, #12]
 800d116:	3312      	adds	r3, #18
 800d118:	2100      	movs	r1, #0
 800d11a:	4618      	mov	r0, r3
 800d11c:	f7fd fbd3 	bl	800a8c6 <st_word>
					fs->wflag = 1;
 800d120:	68bb      	ldr	r3, [r7, #8]
 800d122:	2201      	movs	r2, #1
 800d124:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800d126:	68bb      	ldr	r3, [r7, #8]
 800d128:	4618      	mov	r0, r3
 800d12a:	f7fd fe6f 	bl	800ae0c <sync_fs>
 800d12e:	4603      	mov	r3, r0
 800d130:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800d132:	687b      	ldr	r3, [r7, #4]
 800d134:	7d1b      	ldrb	r3, [r3, #20]
 800d136:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d13a:	b2da      	uxtb	r2, r3
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800d140:	7dfb      	ldrb	r3, [r7, #23]
}
 800d142:	4618      	mov	r0, r3
 800d144:	3718      	adds	r7, #24
 800d146:	46bd      	mov	sp, r7
 800d148:	bd80      	pop	{r7, pc}

0800d14a <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800d14a:	b580      	push	{r7, lr}
 800d14c:	b084      	sub	sp, #16
 800d14e:	af00      	add	r7, sp, #0
 800d150:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800d152:	6878      	ldr	r0, [r7, #4]
 800d154:	f7ff ff7b 	bl	800d04e <f_sync>
 800d158:	4603      	mov	r3, r0
 800d15a:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800d15c:	7bfb      	ldrb	r3, [r7, #15]
 800d15e:	2b00      	cmp	r3, #0
 800d160:	d118      	bne.n	800d194 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800d162:	687b      	ldr	r3, [r7, #4]
 800d164:	f107 0208 	add.w	r2, r7, #8
 800d168:	4611      	mov	r1, r2
 800d16a:	4618      	mov	r0, r3
 800d16c:	f7ff fbb4 	bl	800c8d8 <validate>
 800d170:	4603      	mov	r3, r0
 800d172:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800d174:	7bfb      	ldrb	r3, [r7, #15]
 800d176:	2b00      	cmp	r3, #0
 800d178:	d10c      	bne.n	800d194 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	691b      	ldr	r3, [r3, #16]
 800d17e:	4618      	mov	r0, r3
 800d180:	f7fd fd72 	bl	800ac68 <dec_lock>
 800d184:	4603      	mov	r3, r0
 800d186:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800d188:	7bfb      	ldrb	r3, [r7, #15]
 800d18a:	2b00      	cmp	r3, #0
 800d18c:	d102      	bne.n	800d194 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	2200      	movs	r2, #0
 800d192:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800d194:	7bfb      	ldrb	r3, [r7, #15]
}
 800d196:	4618      	mov	r0, r3
 800d198:	3710      	adds	r7, #16
 800d19a:	46bd      	mov	sp, r7
 800d19c:	bd80      	pop	{r7, pc}
	...

0800d1a0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800d1a0:	b480      	push	{r7}
 800d1a2:	b087      	sub	sp, #28
 800d1a4:	af00      	add	r7, sp, #0
 800d1a6:	60f8      	str	r0, [r7, #12]
 800d1a8:	60b9      	str	r1, [r7, #8]
 800d1aa:	4613      	mov	r3, r2
 800d1ac:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800d1ae:	2301      	movs	r3, #1
 800d1b0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800d1b2:	2300      	movs	r3, #0
 800d1b4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800d1b6:	4b1f      	ldr	r3, [pc, #124]	@ (800d234 <FATFS_LinkDriverEx+0x94>)
 800d1b8:	7b9b      	ldrb	r3, [r3, #14]
 800d1ba:	b2db      	uxtb	r3, r3
 800d1bc:	2b01      	cmp	r3, #1
 800d1be:	d831      	bhi.n	800d224 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800d1c0:	4b1c      	ldr	r3, [pc, #112]	@ (800d234 <FATFS_LinkDriverEx+0x94>)
 800d1c2:	7b9b      	ldrb	r3, [r3, #14]
 800d1c4:	b2db      	uxtb	r3, r3
 800d1c6:	461a      	mov	r2, r3
 800d1c8:	4b1a      	ldr	r3, [pc, #104]	@ (800d234 <FATFS_LinkDriverEx+0x94>)
 800d1ca:	2100      	movs	r1, #0
 800d1cc:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800d1ce:	4b19      	ldr	r3, [pc, #100]	@ (800d234 <FATFS_LinkDriverEx+0x94>)
 800d1d0:	7b9b      	ldrb	r3, [r3, #14]
 800d1d2:	b2db      	uxtb	r3, r3
 800d1d4:	4a17      	ldr	r2, [pc, #92]	@ (800d234 <FATFS_LinkDriverEx+0x94>)
 800d1d6:	009b      	lsls	r3, r3, #2
 800d1d8:	4413      	add	r3, r2
 800d1da:	68fa      	ldr	r2, [r7, #12]
 800d1dc:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800d1de:	4b15      	ldr	r3, [pc, #84]	@ (800d234 <FATFS_LinkDriverEx+0x94>)
 800d1e0:	7b9b      	ldrb	r3, [r3, #14]
 800d1e2:	b2db      	uxtb	r3, r3
 800d1e4:	461a      	mov	r2, r3
 800d1e6:	4b13      	ldr	r3, [pc, #76]	@ (800d234 <FATFS_LinkDriverEx+0x94>)
 800d1e8:	4413      	add	r3, r2
 800d1ea:	79fa      	ldrb	r2, [r7, #7]
 800d1ec:	731a      	strb	r2, [r3, #12]
    DiskNum = disk.nbr++;
 800d1ee:	4b11      	ldr	r3, [pc, #68]	@ (800d234 <FATFS_LinkDriverEx+0x94>)
 800d1f0:	7b9b      	ldrb	r3, [r3, #14]
 800d1f2:	b2db      	uxtb	r3, r3
 800d1f4:	1c5a      	adds	r2, r3, #1
 800d1f6:	b2d1      	uxtb	r1, r2
 800d1f8:	4a0e      	ldr	r2, [pc, #56]	@ (800d234 <FATFS_LinkDriverEx+0x94>)
 800d1fa:	7391      	strb	r1, [r2, #14]
 800d1fc:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800d1fe:	7dbb      	ldrb	r3, [r7, #22]
 800d200:	3330      	adds	r3, #48	@ 0x30
 800d202:	b2da      	uxtb	r2, r3
 800d204:	68bb      	ldr	r3, [r7, #8]
 800d206:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800d208:	68bb      	ldr	r3, [r7, #8]
 800d20a:	3301      	adds	r3, #1
 800d20c:	223a      	movs	r2, #58	@ 0x3a
 800d20e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800d210:	68bb      	ldr	r3, [r7, #8]
 800d212:	3302      	adds	r3, #2
 800d214:	222f      	movs	r2, #47	@ 0x2f
 800d216:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800d218:	68bb      	ldr	r3, [r7, #8]
 800d21a:	3303      	adds	r3, #3
 800d21c:	2200      	movs	r2, #0
 800d21e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800d220:	2300      	movs	r3, #0
 800d222:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800d224:	7dfb      	ldrb	r3, [r7, #23]
}
 800d226:	4618      	mov	r0, r3
 800d228:	371c      	adds	r7, #28
 800d22a:	46bd      	mov	sp, r7
 800d22c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d230:	4770      	bx	lr
 800d232:	bf00      	nop
 800d234:	20000bf0 	.word	0x20000bf0

0800d238 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800d238:	b580      	push	{r7, lr}
 800d23a:	b082      	sub	sp, #8
 800d23c:	af00      	add	r7, sp, #0
 800d23e:	6078      	str	r0, [r7, #4]
 800d240:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800d242:	2200      	movs	r2, #0
 800d244:	6839      	ldr	r1, [r7, #0]
 800d246:	6878      	ldr	r0, [r7, #4]
 800d248:	f7ff ffaa 	bl	800d1a0 <FATFS_LinkDriverEx>
 800d24c:	4603      	mov	r3, r0
}
 800d24e:	4618      	mov	r0, r3
 800d250:	3708      	adds	r7, #8
 800d252:	46bd      	mov	sp, r7
 800d254:	bd80      	pop	{r7, pc}
	...

0800d258 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800d258:	b480      	push	{r7}
 800d25a:	b085      	sub	sp, #20
 800d25c:	af00      	add	r7, sp, #0
 800d25e:	4603      	mov	r3, r0
 800d260:	6039      	str	r1, [r7, #0]
 800d262:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800d264:	88fb      	ldrh	r3, [r7, #6]
 800d266:	2b7f      	cmp	r3, #127	@ 0x7f
 800d268:	d802      	bhi.n	800d270 <ff_convert+0x18>
		c = chr;
 800d26a:	88fb      	ldrh	r3, [r7, #6]
 800d26c:	81fb      	strh	r3, [r7, #14]
 800d26e:	e025      	b.n	800d2bc <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800d270:	683b      	ldr	r3, [r7, #0]
 800d272:	2b00      	cmp	r3, #0
 800d274:	d00b      	beq.n	800d28e <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800d276:	88fb      	ldrh	r3, [r7, #6]
 800d278:	2bff      	cmp	r3, #255	@ 0xff
 800d27a:	d805      	bhi.n	800d288 <ff_convert+0x30>
 800d27c:	88fb      	ldrh	r3, [r7, #6]
 800d27e:	3b80      	subs	r3, #128	@ 0x80
 800d280:	4a12      	ldr	r2, [pc, #72]	@ (800d2cc <ff_convert+0x74>)
 800d282:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d286:	e000      	b.n	800d28a <ff_convert+0x32>
 800d288:	2300      	movs	r3, #0
 800d28a:	81fb      	strh	r3, [r7, #14]
 800d28c:	e016      	b.n	800d2bc <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800d28e:	2300      	movs	r3, #0
 800d290:	81fb      	strh	r3, [r7, #14]
 800d292:	e009      	b.n	800d2a8 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800d294:	89fb      	ldrh	r3, [r7, #14]
 800d296:	4a0d      	ldr	r2, [pc, #52]	@ (800d2cc <ff_convert+0x74>)
 800d298:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d29c:	88fa      	ldrh	r2, [r7, #6]
 800d29e:	429a      	cmp	r2, r3
 800d2a0:	d006      	beq.n	800d2b0 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800d2a2:	89fb      	ldrh	r3, [r7, #14]
 800d2a4:	3301      	adds	r3, #1
 800d2a6:	81fb      	strh	r3, [r7, #14]
 800d2a8:	89fb      	ldrh	r3, [r7, #14]
 800d2aa:	2b7f      	cmp	r3, #127	@ 0x7f
 800d2ac:	d9f2      	bls.n	800d294 <ff_convert+0x3c>
 800d2ae:	e000      	b.n	800d2b2 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800d2b0:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800d2b2:	89fb      	ldrh	r3, [r7, #14]
 800d2b4:	3380      	adds	r3, #128	@ 0x80
 800d2b6:	b29b      	uxth	r3, r3
 800d2b8:	b2db      	uxtb	r3, r3
 800d2ba:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800d2bc:	89fb      	ldrh	r3, [r7, #14]
}
 800d2be:	4618      	mov	r0, r3
 800d2c0:	3714      	adds	r7, #20
 800d2c2:	46bd      	mov	sp, r7
 800d2c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2c8:	4770      	bx	lr
 800d2ca:	bf00      	nop
 800d2cc:	0801045c 	.word	0x0801045c

0800d2d0 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800d2d0:	b480      	push	{r7}
 800d2d2:	b087      	sub	sp, #28
 800d2d4:	af00      	add	r7, sp, #0
 800d2d6:	4603      	mov	r3, r0
 800d2d8:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800d2da:	88fb      	ldrh	r3, [r7, #6]
 800d2dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d2e0:	d201      	bcs.n	800d2e6 <ff_wtoupper+0x16>
 800d2e2:	4b3e      	ldr	r3, [pc, #248]	@ (800d3dc <ff_wtoupper+0x10c>)
 800d2e4:	e000      	b.n	800d2e8 <ff_wtoupper+0x18>
 800d2e6:	4b3e      	ldr	r3, [pc, #248]	@ (800d3e0 <ff_wtoupper+0x110>)
 800d2e8:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800d2ea:	697b      	ldr	r3, [r7, #20]
 800d2ec:	1c9a      	adds	r2, r3, #2
 800d2ee:	617a      	str	r2, [r7, #20]
 800d2f0:	881b      	ldrh	r3, [r3, #0]
 800d2f2:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800d2f4:	8a7b      	ldrh	r3, [r7, #18]
 800d2f6:	2b00      	cmp	r3, #0
 800d2f8:	d068      	beq.n	800d3cc <ff_wtoupper+0xfc>
 800d2fa:	88fa      	ldrh	r2, [r7, #6]
 800d2fc:	8a7b      	ldrh	r3, [r7, #18]
 800d2fe:	429a      	cmp	r2, r3
 800d300:	d364      	bcc.n	800d3cc <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800d302:	697b      	ldr	r3, [r7, #20]
 800d304:	1c9a      	adds	r2, r3, #2
 800d306:	617a      	str	r2, [r7, #20]
 800d308:	881b      	ldrh	r3, [r3, #0]
 800d30a:	823b      	strh	r3, [r7, #16]
 800d30c:	8a3b      	ldrh	r3, [r7, #16]
 800d30e:	0a1b      	lsrs	r3, r3, #8
 800d310:	81fb      	strh	r3, [r7, #14]
 800d312:	8a3b      	ldrh	r3, [r7, #16]
 800d314:	b2db      	uxtb	r3, r3
 800d316:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800d318:	88fa      	ldrh	r2, [r7, #6]
 800d31a:	8a79      	ldrh	r1, [r7, #18]
 800d31c:	8a3b      	ldrh	r3, [r7, #16]
 800d31e:	440b      	add	r3, r1
 800d320:	429a      	cmp	r2, r3
 800d322:	da49      	bge.n	800d3b8 <ff_wtoupper+0xe8>
			switch (cmd) {
 800d324:	89fb      	ldrh	r3, [r7, #14]
 800d326:	2b08      	cmp	r3, #8
 800d328:	d84f      	bhi.n	800d3ca <ff_wtoupper+0xfa>
 800d32a:	a201      	add	r2, pc, #4	@ (adr r2, 800d330 <ff_wtoupper+0x60>)
 800d32c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d330:	0800d355 	.word	0x0800d355
 800d334:	0800d367 	.word	0x0800d367
 800d338:	0800d37d 	.word	0x0800d37d
 800d33c:	0800d385 	.word	0x0800d385
 800d340:	0800d38d 	.word	0x0800d38d
 800d344:	0800d395 	.word	0x0800d395
 800d348:	0800d39d 	.word	0x0800d39d
 800d34c:	0800d3a5 	.word	0x0800d3a5
 800d350:	0800d3ad 	.word	0x0800d3ad
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800d354:	88fa      	ldrh	r2, [r7, #6]
 800d356:	8a7b      	ldrh	r3, [r7, #18]
 800d358:	1ad3      	subs	r3, r2, r3
 800d35a:	005b      	lsls	r3, r3, #1
 800d35c:	697a      	ldr	r2, [r7, #20]
 800d35e:	4413      	add	r3, r2
 800d360:	881b      	ldrh	r3, [r3, #0]
 800d362:	80fb      	strh	r3, [r7, #6]
 800d364:	e027      	b.n	800d3b6 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800d366:	88fa      	ldrh	r2, [r7, #6]
 800d368:	8a7b      	ldrh	r3, [r7, #18]
 800d36a:	1ad3      	subs	r3, r2, r3
 800d36c:	b29b      	uxth	r3, r3
 800d36e:	f003 0301 	and.w	r3, r3, #1
 800d372:	b29b      	uxth	r3, r3
 800d374:	88fa      	ldrh	r2, [r7, #6]
 800d376:	1ad3      	subs	r3, r2, r3
 800d378:	80fb      	strh	r3, [r7, #6]
 800d37a:	e01c      	b.n	800d3b6 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800d37c:	88fb      	ldrh	r3, [r7, #6]
 800d37e:	3b10      	subs	r3, #16
 800d380:	80fb      	strh	r3, [r7, #6]
 800d382:	e018      	b.n	800d3b6 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800d384:	88fb      	ldrh	r3, [r7, #6]
 800d386:	3b20      	subs	r3, #32
 800d388:	80fb      	strh	r3, [r7, #6]
 800d38a:	e014      	b.n	800d3b6 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800d38c:	88fb      	ldrh	r3, [r7, #6]
 800d38e:	3b30      	subs	r3, #48	@ 0x30
 800d390:	80fb      	strh	r3, [r7, #6]
 800d392:	e010      	b.n	800d3b6 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800d394:	88fb      	ldrh	r3, [r7, #6]
 800d396:	3b1a      	subs	r3, #26
 800d398:	80fb      	strh	r3, [r7, #6]
 800d39a:	e00c      	b.n	800d3b6 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800d39c:	88fb      	ldrh	r3, [r7, #6]
 800d39e:	3308      	adds	r3, #8
 800d3a0:	80fb      	strh	r3, [r7, #6]
 800d3a2:	e008      	b.n	800d3b6 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800d3a4:	88fb      	ldrh	r3, [r7, #6]
 800d3a6:	3b50      	subs	r3, #80	@ 0x50
 800d3a8:	80fb      	strh	r3, [r7, #6]
 800d3aa:	e004      	b.n	800d3b6 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800d3ac:	88fb      	ldrh	r3, [r7, #6]
 800d3ae:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 800d3b2:	80fb      	strh	r3, [r7, #6]
 800d3b4:	bf00      	nop
			}
			break;
 800d3b6:	e008      	b.n	800d3ca <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800d3b8:	89fb      	ldrh	r3, [r7, #14]
 800d3ba:	2b00      	cmp	r3, #0
 800d3bc:	d195      	bne.n	800d2ea <ff_wtoupper+0x1a>
 800d3be:	8a3b      	ldrh	r3, [r7, #16]
 800d3c0:	005b      	lsls	r3, r3, #1
 800d3c2:	697a      	ldr	r2, [r7, #20]
 800d3c4:	4413      	add	r3, r2
 800d3c6:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800d3c8:	e78f      	b.n	800d2ea <ff_wtoupper+0x1a>
			break;
 800d3ca:	bf00      	nop
	}

	return chr;
 800d3cc:	88fb      	ldrh	r3, [r7, #6]
}
 800d3ce:	4618      	mov	r0, r3
 800d3d0:	371c      	adds	r7, #28
 800d3d2:	46bd      	mov	sp, r7
 800d3d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3d8:	4770      	bx	lr
 800d3da:	bf00      	nop
 800d3dc:	0801055c 	.word	0x0801055c
 800d3e0:	08010750 	.word	0x08010750

0800d3e4 <ff_memalloc>:
*/

void* ff_memalloc (	/* Returns pointer to the allocated memory block */
	UINT msize		/* Number of bytes to allocate */
)
{
 800d3e4:	b580      	push	{r7, lr}
 800d3e6:	b082      	sub	sp, #8
 800d3e8:	af00      	add	r7, sp, #0
 800d3ea:	6078      	str	r0, [r7, #4]
	return ff_malloc(msize);	/* Allocate a new memory block with POSIX API */
 800d3ec:	6878      	ldr	r0, [r7, #4]
 800d3ee:	f002 fe41 	bl	8010074 <malloc>
 800d3f2:	4603      	mov	r3, r0
}
 800d3f4:	4618      	mov	r0, r3
 800d3f6:	3708      	adds	r7, #8
 800d3f8:	46bd      	mov	sp, r7
 800d3fa:	bd80      	pop	{r7, pc}

0800d3fc <ff_memfree>:
/*------------------------------------------------------------------------*/

void ff_memfree (
	void* mblock	/* Pointer to the memory block to free */
)
{
 800d3fc:	b580      	push	{r7, lr}
 800d3fe:	b082      	sub	sp, #8
 800d400:	af00      	add	r7, sp, #0
 800d402:	6078      	str	r0, [r7, #4]
	ff_free(mblock);	/* Discard the memory block with POSIX API */
 800d404:	6878      	ldr	r0, [r7, #4]
 800d406:	f002 fe3d 	bl	8010084 <free>
}
 800d40a:	bf00      	nop
 800d40c:	3708      	adds	r7, #8
 800d40e:	46bd      	mov	sp, r7
 800d410:	bd80      	pop	{r7, pc}
	...

0800d414 <MX_PDM2PCM_Init>:
/* USER CODE BEGIN 1 */
/* USER CODE END 1 */

/* PDM2PCM init function */
void MX_PDM2PCM_Init(void)
{
 800d414:	b580      	push	{r7, lr}
 800d416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

   /**
  */
  PDM1_filter_handler.bit_order = PDM_FILTER_BIT_ORDER_LSB;
 800d418:	4b10      	ldr	r3, [pc, #64]	@ (800d45c <MX_PDM2PCM_Init+0x48>)
 800d41a:	2200      	movs	r2, #0
 800d41c:	801a      	strh	r2, [r3, #0]
  PDM1_filter_handler.endianness = PDM_FILTER_ENDIANNESS_BE;
 800d41e:	4b0f      	ldr	r3, [pc, #60]	@ (800d45c <MX_PDM2PCM_Init+0x48>)
 800d420:	2201      	movs	r2, #1
 800d422:	805a      	strh	r2, [r3, #2]
  PDM1_filter_handler.high_pass_tap = 2104533974;
 800d424:	4b0d      	ldr	r3, [pc, #52]	@ (800d45c <MX_PDM2PCM_Init+0x48>)
 800d426:	4a0e      	ldr	r2, [pc, #56]	@ (800d460 <MX_PDM2PCM_Init+0x4c>)
 800d428:	605a      	str	r2, [r3, #4]
  PDM1_filter_handler.in_ptr_channels = 2;
 800d42a:	4b0c      	ldr	r3, [pc, #48]	@ (800d45c <MX_PDM2PCM_Init+0x48>)
 800d42c:	2202      	movs	r2, #2
 800d42e:	811a      	strh	r2, [r3, #8]
  PDM1_filter_handler.out_ptr_channels = 2;
 800d430:	4b0a      	ldr	r3, [pc, #40]	@ (800d45c <MX_PDM2PCM_Init+0x48>)
 800d432:	2202      	movs	r2, #2
 800d434:	815a      	strh	r2, [r3, #10]
  PDM_Filter_Init(&PDM1_filter_handler);
 800d436:	4809      	ldr	r0, [pc, #36]	@ (800d45c <MX_PDM2PCM_Init+0x48>)
 800d438:	f002 f83e 	bl	800f4b8 <PDM_Filter_Init>

  PDM1_filter_config.decimation_factor = PDM_FILTER_DEC_FACTOR_64;
 800d43c:	4b09      	ldr	r3, [pc, #36]	@ (800d464 <MX_PDM2PCM_Init+0x50>)
 800d43e:	2202      	movs	r2, #2
 800d440:	801a      	strh	r2, [r3, #0]
  PDM1_filter_config.output_samples_number = 16;
 800d442:	4b08      	ldr	r3, [pc, #32]	@ (800d464 <MX_PDM2PCM_Init+0x50>)
 800d444:	2210      	movs	r2, #16
 800d446:	805a      	strh	r2, [r3, #2]
  PDM1_filter_config.mic_gain = 0;
 800d448:	4b06      	ldr	r3, [pc, #24]	@ (800d464 <MX_PDM2PCM_Init+0x50>)
 800d44a:	2200      	movs	r2, #0
 800d44c:	809a      	strh	r2, [r3, #4]
  PDM_Filter_setConfig(&PDM1_filter_handler, &PDM1_filter_config);
 800d44e:	4905      	ldr	r1, [pc, #20]	@ (800d464 <MX_PDM2PCM_Init+0x50>)
 800d450:	4802      	ldr	r0, [pc, #8]	@ (800d45c <MX_PDM2PCM_Init+0x48>)
 800d452:	f002 f901 	bl	800f658 <PDM_Filter_setConfig>

  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */

}
 800d456:	bf00      	nop
 800d458:	bd80      	pop	{r7, pc}
 800d45a:	bf00      	nop
 800d45c:	20000c00 	.word	0x20000c00
 800d460:	7d70a3d6 	.word	0x7d70a3d6
 800d464:	20000c4c 	.word	0x20000c4c

0800d468 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800d468:	b580      	push	{r7, lr}
 800d46a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800d46c:	2201      	movs	r2, #1
 800d46e:	490e      	ldr	r1, [pc, #56]	@ (800d4a8 <MX_USB_HOST_Init+0x40>)
 800d470:	480e      	ldr	r0, [pc, #56]	@ (800d4ac <MX_USB_HOST_Init+0x44>)
 800d472:	f7fb fc6a 	bl	8008d4a <USBH_Init>
 800d476:	4603      	mov	r3, r0
 800d478:	2b00      	cmp	r3, #0
 800d47a:	d001      	beq.n	800d480 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800d47c:	f7f3 fb2a 	bl	8000ad4 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_MSC_CLASS) != USBH_OK)
 800d480:	490b      	ldr	r1, [pc, #44]	@ (800d4b0 <MX_USB_HOST_Init+0x48>)
 800d482:	480a      	ldr	r0, [pc, #40]	@ (800d4ac <MX_USB_HOST_Init+0x44>)
 800d484:	f7fb fd0e 	bl	8008ea4 <USBH_RegisterClass>
 800d488:	4603      	mov	r3, r0
 800d48a:	2b00      	cmp	r3, #0
 800d48c:	d001      	beq.n	800d492 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800d48e:	f7f3 fb21 	bl	8000ad4 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800d492:	4806      	ldr	r0, [pc, #24]	@ (800d4ac <MX_USB_HOST_Init+0x44>)
 800d494:	f7fb fd92 	bl	8008fbc <USBH_Start>
 800d498:	4603      	mov	r3, r0
 800d49a:	2b00      	cmp	r3, #0
 800d49c:	d001      	beq.n	800d4a2 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800d49e:	f7f3 fb19 	bl	8000ad4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800d4a2:	bf00      	nop
 800d4a4:	bd80      	pop	{r7, pc}
 800d4a6:	bf00      	nop
 800d4a8:	0800d4c9 	.word	0x0800d4c9
 800d4ac:	20000c54 	.word	0x20000c54
 800d4b0:	20000020 	.word	0x20000020

0800d4b4 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800d4b4:	b580      	push	{r7, lr}
 800d4b6:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800d4b8:	4802      	ldr	r0, [pc, #8]	@ (800d4c4 <MX_USB_HOST_Process+0x10>)
 800d4ba:	f7fb fd8f 	bl	8008fdc <USBH_Process>
}
 800d4be:	bf00      	nop
 800d4c0:	bd80      	pop	{r7, pc}
 800d4c2:	bf00      	nop
 800d4c4:	20000c54 	.word	0x20000c54

0800d4c8 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800d4c8:	b480      	push	{r7}
 800d4ca:	b083      	sub	sp, #12
 800d4cc:	af00      	add	r7, sp, #0
 800d4ce:	6078      	str	r0, [r7, #4]
 800d4d0:	460b      	mov	r3, r1
 800d4d2:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800d4d4:	78fb      	ldrb	r3, [r7, #3]
 800d4d6:	3b01      	subs	r3, #1
 800d4d8:	2b04      	cmp	r3, #4
 800d4da:	d819      	bhi.n	800d510 <USBH_UserProcess+0x48>
 800d4dc:	a201      	add	r2, pc, #4	@ (adr r2, 800d4e4 <USBH_UserProcess+0x1c>)
 800d4de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d4e2:	bf00      	nop
 800d4e4:	0800d511 	.word	0x0800d511
 800d4e8:	0800d501 	.word	0x0800d501
 800d4ec:	0800d511 	.word	0x0800d511
 800d4f0:	0800d509 	.word	0x0800d509
 800d4f4:	0800d4f9 	.word	0x0800d4f9
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800d4f8:	4b09      	ldr	r3, [pc, #36]	@ (800d520 <USBH_UserProcess+0x58>)
 800d4fa:	2203      	movs	r2, #3
 800d4fc:	701a      	strb	r2, [r3, #0]
  break;
 800d4fe:	e008      	b.n	800d512 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800d500:	4b07      	ldr	r3, [pc, #28]	@ (800d520 <USBH_UserProcess+0x58>)
 800d502:	2202      	movs	r2, #2
 800d504:	701a      	strb	r2, [r3, #0]
  break;
 800d506:	e004      	b.n	800d512 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800d508:	4b05      	ldr	r3, [pc, #20]	@ (800d520 <USBH_UserProcess+0x58>)
 800d50a:	2201      	movs	r2, #1
 800d50c:	701a      	strb	r2, [r3, #0]
  break;
 800d50e:	e000      	b.n	800d512 <USBH_UserProcess+0x4a>

  default:
  break;
 800d510:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800d512:	bf00      	nop
 800d514:	370c      	adds	r7, #12
 800d516:	46bd      	mov	sp, r7
 800d518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d51c:	4770      	bx	lr
 800d51e:	bf00      	nop
 800d520:	2000102c 	.word	0x2000102c

0800d524 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800d524:	b580      	push	{r7, lr}
 800d526:	b08a      	sub	sp, #40	@ 0x28
 800d528:	af00      	add	r7, sp, #0
 800d52a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d52c:	f107 0314 	add.w	r3, r7, #20
 800d530:	2200      	movs	r2, #0
 800d532:	601a      	str	r2, [r3, #0]
 800d534:	605a      	str	r2, [r3, #4]
 800d536:	609a      	str	r2, [r3, #8]
 800d538:	60da      	str	r2, [r3, #12]
 800d53a:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800d53c:	687b      	ldr	r3, [r7, #4]
 800d53e:	681b      	ldr	r3, [r3, #0]
 800d540:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d544:	d147      	bne.n	800d5d6 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d546:	2300      	movs	r3, #0
 800d548:	613b      	str	r3, [r7, #16]
 800d54a:	4b25      	ldr	r3, [pc, #148]	@ (800d5e0 <HAL_HCD_MspInit+0xbc>)
 800d54c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d54e:	4a24      	ldr	r2, [pc, #144]	@ (800d5e0 <HAL_HCD_MspInit+0xbc>)
 800d550:	f043 0301 	orr.w	r3, r3, #1
 800d554:	6313      	str	r3, [r2, #48]	@ 0x30
 800d556:	4b22      	ldr	r3, [pc, #136]	@ (800d5e0 <HAL_HCD_MspInit+0xbc>)
 800d558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d55a:	f003 0301 	and.w	r3, r3, #1
 800d55e:	613b      	str	r3, [r7, #16]
 800d560:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800d562:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d566:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800d568:	2300      	movs	r3, #0
 800d56a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d56c:	2300      	movs	r3, #0
 800d56e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800d570:	f107 0314 	add.w	r3, r7, #20
 800d574:	4619      	mov	r1, r3
 800d576:	481b      	ldr	r0, [pc, #108]	@ (800d5e4 <HAL_HCD_MspInit+0xc0>)
 800d578:	f7f4 fa62 	bl	8001a40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800d57c:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800d580:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d582:	2302      	movs	r3, #2
 800d584:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d586:	2300      	movs	r3, #0
 800d588:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d58a:	2300      	movs	r3, #0
 800d58c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800d58e:	230a      	movs	r3, #10
 800d590:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d592:	f107 0314 	add.w	r3, r7, #20
 800d596:	4619      	mov	r1, r3
 800d598:	4812      	ldr	r0, [pc, #72]	@ (800d5e4 <HAL_HCD_MspInit+0xc0>)
 800d59a:	f7f4 fa51 	bl	8001a40 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800d59e:	4b10      	ldr	r3, [pc, #64]	@ (800d5e0 <HAL_HCD_MspInit+0xbc>)
 800d5a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d5a2:	4a0f      	ldr	r2, [pc, #60]	@ (800d5e0 <HAL_HCD_MspInit+0xbc>)
 800d5a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d5a8:	6353      	str	r3, [r2, #52]	@ 0x34
 800d5aa:	2300      	movs	r3, #0
 800d5ac:	60fb      	str	r3, [r7, #12]
 800d5ae:	4b0c      	ldr	r3, [pc, #48]	@ (800d5e0 <HAL_HCD_MspInit+0xbc>)
 800d5b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d5b2:	4a0b      	ldr	r2, [pc, #44]	@ (800d5e0 <HAL_HCD_MspInit+0xbc>)
 800d5b4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800d5b8:	6453      	str	r3, [r2, #68]	@ 0x44
 800d5ba:	4b09      	ldr	r3, [pc, #36]	@ (800d5e0 <HAL_HCD_MspInit+0xbc>)
 800d5bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d5be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d5c2:	60fb      	str	r3, [r7, #12]
 800d5c4:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800d5c6:	2200      	movs	r2, #0
 800d5c8:	2100      	movs	r1, #0
 800d5ca:	2043      	movs	r0, #67	@ 0x43
 800d5cc:	f7f3 fe82 	bl	80012d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800d5d0:	2043      	movs	r0, #67	@ 0x43
 800d5d2:	f7f3 fe9b 	bl	800130c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800d5d6:	bf00      	nop
 800d5d8:	3728      	adds	r7, #40	@ 0x28
 800d5da:	46bd      	mov	sp, r7
 800d5dc:	bd80      	pop	{r7, pc}
 800d5de:	bf00      	nop
 800d5e0:	40023800 	.word	0x40023800
 800d5e4:	40020000 	.word	0x40020000

0800d5e8 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800d5e8:	b580      	push	{r7, lr}
 800d5ea:	b082      	sub	sp, #8
 800d5ec:	af00      	add	r7, sp, #0
 800d5ee:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800d5f0:	687b      	ldr	r3, [r7, #4]
 800d5f2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d5f6:	4618      	mov	r0, r3
 800d5f8:	f7fc f8c7 	bl	800978a <USBH_LL_IncTimer>
}
 800d5fc:	bf00      	nop
 800d5fe:	3708      	adds	r7, #8
 800d600:	46bd      	mov	sp, r7
 800d602:	bd80      	pop	{r7, pc}

0800d604 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800d604:	b580      	push	{r7, lr}
 800d606:	b082      	sub	sp, #8
 800d608:	af00      	add	r7, sp, #0
 800d60a:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d612:	4618      	mov	r0, r3
 800d614:	f7fc f8ff 	bl	8009816 <USBH_LL_Connect>
}
 800d618:	bf00      	nop
 800d61a:	3708      	adds	r7, #8
 800d61c:	46bd      	mov	sp, r7
 800d61e:	bd80      	pop	{r7, pc}

0800d620 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800d620:	b580      	push	{r7, lr}
 800d622:	b082      	sub	sp, #8
 800d624:	af00      	add	r7, sp, #0
 800d626:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d62e:	4618      	mov	r0, r3
 800d630:	f7fc f908 	bl	8009844 <USBH_LL_Disconnect>
}
 800d634:	bf00      	nop
 800d636:	3708      	adds	r7, #8
 800d638:	46bd      	mov	sp, r7
 800d63a:	bd80      	pop	{r7, pc}

0800d63c <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800d63c:	b480      	push	{r7}
 800d63e:	b083      	sub	sp, #12
 800d640:	af00      	add	r7, sp, #0
 800d642:	6078      	str	r0, [r7, #4]
 800d644:	460b      	mov	r3, r1
 800d646:	70fb      	strb	r3, [r7, #3]
 800d648:	4613      	mov	r3, r2
 800d64a:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800d64c:	bf00      	nop
 800d64e:	370c      	adds	r7, #12
 800d650:	46bd      	mov	sp, r7
 800d652:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d656:	4770      	bx	lr

0800d658 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800d658:	b580      	push	{r7, lr}
 800d65a:	b082      	sub	sp, #8
 800d65c:	af00      	add	r7, sp, #0
 800d65e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d666:	4618      	mov	r0, r3
 800d668:	f7fc f8b9 	bl	80097de <USBH_LL_PortEnabled>
}
 800d66c:	bf00      	nop
 800d66e:	3708      	adds	r7, #8
 800d670:	46bd      	mov	sp, r7
 800d672:	bd80      	pop	{r7, pc}

0800d674 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800d674:	b580      	push	{r7, lr}
 800d676:	b082      	sub	sp, #8
 800d678:	af00      	add	r7, sp, #0
 800d67a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800d67c:	687b      	ldr	r3, [r7, #4]
 800d67e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d682:	4618      	mov	r0, r3
 800d684:	f7fc f8b9 	bl	80097fa <USBH_LL_PortDisabled>
}
 800d688:	bf00      	nop
 800d68a:	3708      	adds	r7, #8
 800d68c:	46bd      	mov	sp, r7
 800d68e:	bd80      	pop	{r7, pc}

0800d690 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800d690:	b580      	push	{r7, lr}
 800d692:	b082      	sub	sp, #8
 800d694:	af00      	add	r7, sp, #0
 800d696:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800d698:	687b      	ldr	r3, [r7, #4]
 800d69a:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800d69e:	2b01      	cmp	r3, #1
 800d6a0:	d12a      	bne.n	800d6f8 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800d6a2:	4a18      	ldr	r2, [pc, #96]	@ (800d704 <USBH_LL_Init+0x74>)
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	4a15      	ldr	r2, [pc, #84]	@ (800d704 <USBH_LL_Init+0x74>)
 800d6ae:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800d6b2:	4b14      	ldr	r3, [pc, #80]	@ (800d704 <USBH_LL_Init+0x74>)
 800d6b4:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800d6b8:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800d6ba:	4b12      	ldr	r3, [pc, #72]	@ (800d704 <USBH_LL_Init+0x74>)
 800d6bc:	2208      	movs	r2, #8
 800d6be:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800d6c0:	4b10      	ldr	r3, [pc, #64]	@ (800d704 <USBH_LL_Init+0x74>)
 800d6c2:	2201      	movs	r2, #1
 800d6c4:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800d6c6:	4b0f      	ldr	r3, [pc, #60]	@ (800d704 <USBH_LL_Init+0x74>)
 800d6c8:	2200      	movs	r2, #0
 800d6ca:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800d6cc:	4b0d      	ldr	r3, [pc, #52]	@ (800d704 <USBH_LL_Init+0x74>)
 800d6ce:	2202      	movs	r2, #2
 800d6d0:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800d6d2:	4b0c      	ldr	r3, [pc, #48]	@ (800d704 <USBH_LL_Init+0x74>)
 800d6d4:	2200      	movs	r2, #0
 800d6d6:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800d6d8:	480a      	ldr	r0, [pc, #40]	@ (800d704 <USBH_LL_Init+0x74>)
 800d6da:	f7f4 fb66 	bl	8001daa <HAL_HCD_Init>
 800d6de:	4603      	mov	r3, r0
 800d6e0:	2b00      	cmp	r3, #0
 800d6e2:	d001      	beq.n	800d6e8 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800d6e4:	f7f3 f9f6 	bl	8000ad4 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800d6e8:	4806      	ldr	r0, [pc, #24]	@ (800d704 <USBH_LL_Init+0x74>)
 800d6ea:	f7f4 ffc7 	bl	800267c <HAL_HCD_GetCurrentFrame>
 800d6ee:	4603      	mov	r3, r0
 800d6f0:	4619      	mov	r1, r3
 800d6f2:	6878      	ldr	r0, [r7, #4]
 800d6f4:	f7fc f83a 	bl	800976c <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800d6f8:	2300      	movs	r3, #0
}
 800d6fa:	4618      	mov	r0, r3
 800d6fc:	3708      	adds	r7, #8
 800d6fe:	46bd      	mov	sp, r7
 800d700:	bd80      	pop	{r7, pc}
 800d702:	bf00      	nop
 800d704:	20001030 	.word	0x20001030

0800d708 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800d708:	b580      	push	{r7, lr}
 800d70a:	b084      	sub	sp, #16
 800d70c:	af00      	add	r7, sp, #0
 800d70e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d710:	2300      	movs	r3, #0
 800d712:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d714:	2300      	movs	r3, #0
 800d716:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d71e:	4618      	mov	r0, r3
 800d720:	f7f4 ff34 	bl	800258c <HAL_HCD_Start>
 800d724:	4603      	mov	r3, r0
 800d726:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800d728:	7bfb      	ldrb	r3, [r7, #15]
 800d72a:	4618      	mov	r0, r3
 800d72c:	f000 f988 	bl	800da40 <USBH_Get_USB_Status>
 800d730:	4603      	mov	r3, r0
 800d732:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d734:	7bbb      	ldrb	r3, [r7, #14]
}
 800d736:	4618      	mov	r0, r3
 800d738:	3710      	adds	r7, #16
 800d73a:	46bd      	mov	sp, r7
 800d73c:	bd80      	pop	{r7, pc}

0800d73e <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800d73e:	b580      	push	{r7, lr}
 800d740:	b084      	sub	sp, #16
 800d742:	af00      	add	r7, sp, #0
 800d744:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d746:	2300      	movs	r3, #0
 800d748:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d74a:	2300      	movs	r3, #0
 800d74c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800d74e:	687b      	ldr	r3, [r7, #4]
 800d750:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d754:	4618      	mov	r0, r3
 800d756:	f7f4 ff3c 	bl	80025d2 <HAL_HCD_Stop>
 800d75a:	4603      	mov	r3, r0
 800d75c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800d75e:	7bfb      	ldrb	r3, [r7, #15]
 800d760:	4618      	mov	r0, r3
 800d762:	f000 f96d 	bl	800da40 <USBH_Get_USB_Status>
 800d766:	4603      	mov	r3, r0
 800d768:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d76a:	7bbb      	ldrb	r3, [r7, #14]
}
 800d76c:	4618      	mov	r0, r3
 800d76e:	3710      	adds	r7, #16
 800d770:	46bd      	mov	sp, r7
 800d772:	bd80      	pop	{r7, pc}

0800d774 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800d774:	b580      	push	{r7, lr}
 800d776:	b084      	sub	sp, #16
 800d778:	af00      	add	r7, sp, #0
 800d77a:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800d77c:	2301      	movs	r3, #1
 800d77e:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d786:	4618      	mov	r0, r3
 800d788:	f7f4 ff86 	bl	8002698 <HAL_HCD_GetCurrentSpeed>
 800d78c:	4603      	mov	r3, r0
 800d78e:	2b02      	cmp	r3, #2
 800d790:	d00c      	beq.n	800d7ac <USBH_LL_GetSpeed+0x38>
 800d792:	2b02      	cmp	r3, #2
 800d794:	d80d      	bhi.n	800d7b2 <USBH_LL_GetSpeed+0x3e>
 800d796:	2b00      	cmp	r3, #0
 800d798:	d002      	beq.n	800d7a0 <USBH_LL_GetSpeed+0x2c>
 800d79a:	2b01      	cmp	r3, #1
 800d79c:	d003      	beq.n	800d7a6 <USBH_LL_GetSpeed+0x32>
 800d79e:	e008      	b.n	800d7b2 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800d7a0:	2300      	movs	r3, #0
 800d7a2:	73fb      	strb	r3, [r7, #15]
    break;
 800d7a4:	e008      	b.n	800d7b8 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800d7a6:	2301      	movs	r3, #1
 800d7a8:	73fb      	strb	r3, [r7, #15]
    break;
 800d7aa:	e005      	b.n	800d7b8 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800d7ac:	2302      	movs	r3, #2
 800d7ae:	73fb      	strb	r3, [r7, #15]
    break;
 800d7b0:	e002      	b.n	800d7b8 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800d7b2:	2301      	movs	r3, #1
 800d7b4:	73fb      	strb	r3, [r7, #15]
    break;
 800d7b6:	bf00      	nop
  }
  return  speed;
 800d7b8:	7bfb      	ldrb	r3, [r7, #15]
}
 800d7ba:	4618      	mov	r0, r3
 800d7bc:	3710      	adds	r7, #16
 800d7be:	46bd      	mov	sp, r7
 800d7c0:	bd80      	pop	{r7, pc}

0800d7c2 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800d7c2:	b580      	push	{r7, lr}
 800d7c4:	b084      	sub	sp, #16
 800d7c6:	af00      	add	r7, sp, #0
 800d7c8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d7ca:	2300      	movs	r3, #0
 800d7cc:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d7ce:	2300      	movs	r3, #0
 800d7d0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800d7d2:	687b      	ldr	r3, [r7, #4]
 800d7d4:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d7d8:	4618      	mov	r0, r3
 800d7da:	f7f4 ff17 	bl	800260c <HAL_HCD_ResetPort>
 800d7de:	4603      	mov	r3, r0
 800d7e0:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800d7e2:	7bfb      	ldrb	r3, [r7, #15]
 800d7e4:	4618      	mov	r0, r3
 800d7e6:	f000 f92b 	bl	800da40 <USBH_Get_USB_Status>
 800d7ea:	4603      	mov	r3, r0
 800d7ec:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d7ee:	7bbb      	ldrb	r3, [r7, #14]
}
 800d7f0:	4618      	mov	r0, r3
 800d7f2:	3710      	adds	r7, #16
 800d7f4:	46bd      	mov	sp, r7
 800d7f6:	bd80      	pop	{r7, pc}

0800d7f8 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800d7f8:	b580      	push	{r7, lr}
 800d7fa:	b082      	sub	sp, #8
 800d7fc:	af00      	add	r7, sp, #0
 800d7fe:	6078      	str	r0, [r7, #4]
 800d800:	460b      	mov	r3, r1
 800d802:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800d804:	687b      	ldr	r3, [r7, #4]
 800d806:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d80a:	78fa      	ldrb	r2, [r7, #3]
 800d80c:	4611      	mov	r1, r2
 800d80e:	4618      	mov	r0, r3
 800d810:	f7f4 ff1f 	bl	8002652 <HAL_HCD_HC_GetXferCount>
 800d814:	4603      	mov	r3, r0
}
 800d816:	4618      	mov	r0, r3
 800d818:	3708      	adds	r7, #8
 800d81a:	46bd      	mov	sp, r7
 800d81c:	bd80      	pop	{r7, pc}

0800d81e <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800d81e:	b590      	push	{r4, r7, lr}
 800d820:	b089      	sub	sp, #36	@ 0x24
 800d822:	af04      	add	r7, sp, #16
 800d824:	6078      	str	r0, [r7, #4]
 800d826:	4608      	mov	r0, r1
 800d828:	4611      	mov	r1, r2
 800d82a:	461a      	mov	r2, r3
 800d82c:	4603      	mov	r3, r0
 800d82e:	70fb      	strb	r3, [r7, #3]
 800d830:	460b      	mov	r3, r1
 800d832:	70bb      	strb	r3, [r7, #2]
 800d834:	4613      	mov	r3, r2
 800d836:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d838:	2300      	movs	r3, #0
 800d83a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d83c:	2300      	movs	r3, #0
 800d83e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800d840:	687b      	ldr	r3, [r7, #4]
 800d842:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800d846:	787c      	ldrb	r4, [r7, #1]
 800d848:	78ba      	ldrb	r2, [r7, #2]
 800d84a:	78f9      	ldrb	r1, [r7, #3]
 800d84c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d84e:	9302      	str	r3, [sp, #8]
 800d850:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800d854:	9301      	str	r3, [sp, #4]
 800d856:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d85a:	9300      	str	r3, [sp, #0]
 800d85c:	4623      	mov	r3, r4
 800d85e:	f7f4 fb0b 	bl	8001e78 <HAL_HCD_HC_Init>
 800d862:	4603      	mov	r3, r0
 800d864:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800d866:	7bfb      	ldrb	r3, [r7, #15]
 800d868:	4618      	mov	r0, r3
 800d86a:	f000 f8e9 	bl	800da40 <USBH_Get_USB_Status>
 800d86e:	4603      	mov	r3, r0
 800d870:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d872:	7bbb      	ldrb	r3, [r7, #14]
}
 800d874:	4618      	mov	r0, r3
 800d876:	3714      	adds	r7, #20
 800d878:	46bd      	mov	sp, r7
 800d87a:	bd90      	pop	{r4, r7, pc}

0800d87c <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800d87c:	b580      	push	{r7, lr}
 800d87e:	b084      	sub	sp, #16
 800d880:	af00      	add	r7, sp, #0
 800d882:	6078      	str	r0, [r7, #4]
 800d884:	460b      	mov	r3, r1
 800d886:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d888:	2300      	movs	r3, #0
 800d88a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d88c:	2300      	movs	r3, #0
 800d88e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d896:	78fa      	ldrb	r2, [r7, #3]
 800d898:	4611      	mov	r1, r2
 800d89a:	4618      	mov	r0, r3
 800d89c:	f7f4 fba4 	bl	8001fe8 <HAL_HCD_HC_Halt>
 800d8a0:	4603      	mov	r3, r0
 800d8a2:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800d8a4:	7bfb      	ldrb	r3, [r7, #15]
 800d8a6:	4618      	mov	r0, r3
 800d8a8:	f000 f8ca 	bl	800da40 <USBH_Get_USB_Status>
 800d8ac:	4603      	mov	r3, r0
 800d8ae:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d8b0:	7bbb      	ldrb	r3, [r7, #14]
}
 800d8b2:	4618      	mov	r0, r3
 800d8b4:	3710      	adds	r7, #16
 800d8b6:	46bd      	mov	sp, r7
 800d8b8:	bd80      	pop	{r7, pc}

0800d8ba <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800d8ba:	b590      	push	{r4, r7, lr}
 800d8bc:	b089      	sub	sp, #36	@ 0x24
 800d8be:	af04      	add	r7, sp, #16
 800d8c0:	6078      	str	r0, [r7, #4]
 800d8c2:	4608      	mov	r0, r1
 800d8c4:	4611      	mov	r1, r2
 800d8c6:	461a      	mov	r2, r3
 800d8c8:	4603      	mov	r3, r0
 800d8ca:	70fb      	strb	r3, [r7, #3]
 800d8cc:	460b      	mov	r3, r1
 800d8ce:	70bb      	strb	r3, [r7, #2]
 800d8d0:	4613      	mov	r3, r2
 800d8d2:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d8d4:	2300      	movs	r3, #0
 800d8d6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d8d8:	2300      	movs	r3, #0
 800d8da:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800d8e2:	787c      	ldrb	r4, [r7, #1]
 800d8e4:	78ba      	ldrb	r2, [r7, #2]
 800d8e6:	78f9      	ldrb	r1, [r7, #3]
 800d8e8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800d8ec:	9303      	str	r3, [sp, #12]
 800d8ee:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d8f0:	9302      	str	r3, [sp, #8]
 800d8f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8f4:	9301      	str	r3, [sp, #4]
 800d8f6:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d8fa:	9300      	str	r3, [sp, #0]
 800d8fc:	4623      	mov	r3, r4
 800d8fe:	f7f4 fb97 	bl	8002030 <HAL_HCD_HC_SubmitRequest>
 800d902:	4603      	mov	r3, r0
 800d904:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800d906:	7bfb      	ldrb	r3, [r7, #15]
 800d908:	4618      	mov	r0, r3
 800d90a:	f000 f899 	bl	800da40 <USBH_Get_USB_Status>
 800d90e:	4603      	mov	r3, r0
 800d910:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d912:	7bbb      	ldrb	r3, [r7, #14]
}
 800d914:	4618      	mov	r0, r3
 800d916:	3714      	adds	r7, #20
 800d918:	46bd      	mov	sp, r7
 800d91a:	bd90      	pop	{r4, r7, pc}

0800d91c <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800d91c:	b580      	push	{r7, lr}
 800d91e:	b082      	sub	sp, #8
 800d920:	af00      	add	r7, sp, #0
 800d922:	6078      	str	r0, [r7, #4]
 800d924:	460b      	mov	r3, r1
 800d926:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d92e:	78fa      	ldrb	r2, [r7, #3]
 800d930:	4611      	mov	r1, r2
 800d932:	4618      	mov	r0, r3
 800d934:	f7f4 fe78 	bl	8002628 <HAL_HCD_HC_GetURBState>
 800d938:	4603      	mov	r3, r0
}
 800d93a:	4618      	mov	r0, r3
 800d93c:	3708      	adds	r7, #8
 800d93e:	46bd      	mov	sp, r7
 800d940:	bd80      	pop	{r7, pc}

0800d942 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800d942:	b580      	push	{r7, lr}
 800d944:	b082      	sub	sp, #8
 800d946:	af00      	add	r7, sp, #0
 800d948:	6078      	str	r0, [r7, #4]
 800d94a:	460b      	mov	r3, r1
 800d94c:	70fb      	strb	r3, [r7, #3]
      /* USER CODE BEGIN DRIVE_LOW_CHARGE_FOR_FS */

      /* USER CODE END DRIVE_LOW_CHARGE_FOR_FS */
    }
  }
  HAL_Delay(200);
 800d94e:	20c8      	movs	r0, #200	@ 0xc8
 800d950:	f7f3 fbe4 	bl	800111c <HAL_Delay>
  return USBH_OK;
 800d954:	2300      	movs	r3, #0
}
 800d956:	4618      	mov	r0, r3
 800d958:	3708      	adds	r7, #8
 800d95a:	46bd      	mov	sp, r7
 800d95c:	bd80      	pop	{r7, pc}

0800d95e <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800d95e:	b480      	push	{r7}
 800d960:	b085      	sub	sp, #20
 800d962:	af00      	add	r7, sp, #0
 800d964:	6078      	str	r0, [r7, #4]
 800d966:	460b      	mov	r3, r1
 800d968:	70fb      	strb	r3, [r7, #3]
 800d96a:	4613      	mov	r3, r2
 800d96c:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d974:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800d976:	78fa      	ldrb	r2, [r7, #3]
 800d978:	68f9      	ldr	r1, [r7, #12]
 800d97a:	4613      	mov	r3, r2
 800d97c:	011b      	lsls	r3, r3, #4
 800d97e:	1a9b      	subs	r3, r3, r2
 800d980:	009b      	lsls	r3, r3, #2
 800d982:	440b      	add	r3, r1
 800d984:	3317      	adds	r3, #23
 800d986:	781b      	ldrb	r3, [r3, #0]
 800d988:	2b00      	cmp	r3, #0
 800d98a:	d00a      	beq.n	800d9a2 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800d98c:	78fa      	ldrb	r2, [r7, #3]
 800d98e:	68f9      	ldr	r1, [r7, #12]
 800d990:	4613      	mov	r3, r2
 800d992:	011b      	lsls	r3, r3, #4
 800d994:	1a9b      	subs	r3, r3, r2
 800d996:	009b      	lsls	r3, r3, #2
 800d998:	440b      	add	r3, r1
 800d99a:	333c      	adds	r3, #60	@ 0x3c
 800d99c:	78ba      	ldrb	r2, [r7, #2]
 800d99e:	701a      	strb	r2, [r3, #0]
 800d9a0:	e009      	b.n	800d9b6 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800d9a2:	78fa      	ldrb	r2, [r7, #3]
 800d9a4:	68f9      	ldr	r1, [r7, #12]
 800d9a6:	4613      	mov	r3, r2
 800d9a8:	011b      	lsls	r3, r3, #4
 800d9aa:	1a9b      	subs	r3, r3, r2
 800d9ac:	009b      	lsls	r3, r3, #2
 800d9ae:	440b      	add	r3, r1
 800d9b0:	333d      	adds	r3, #61	@ 0x3d
 800d9b2:	78ba      	ldrb	r2, [r7, #2]
 800d9b4:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800d9b6:	2300      	movs	r3, #0
}
 800d9b8:	4618      	mov	r0, r3
 800d9ba:	3714      	adds	r7, #20
 800d9bc:	46bd      	mov	sp, r7
 800d9be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9c2:	4770      	bx	lr

0800d9c4 <USBH_LL_GetToggle>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval toggle (0/1)
  */
uint8_t USBH_LL_GetToggle(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800d9c4:	b480      	push	{r7}
 800d9c6:	b085      	sub	sp, #20
 800d9c8:	af00      	add	r7, sp, #0
 800d9ca:	6078      	str	r0, [r7, #4]
 800d9cc:	460b      	mov	r3, r1
 800d9ce:	70fb      	strb	r3, [r7, #3]
  uint8_t toggle = 0;
 800d9d0:	2300      	movs	r3, #0
 800d9d2:	73fb      	strb	r3, [r7, #15]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d9da:	60bb      	str	r3, [r7, #8]

  if(pHandle->hc[pipe].ep_is_in)
 800d9dc:	78fa      	ldrb	r2, [r7, #3]
 800d9de:	68b9      	ldr	r1, [r7, #8]
 800d9e0:	4613      	mov	r3, r2
 800d9e2:	011b      	lsls	r3, r3, #4
 800d9e4:	1a9b      	subs	r3, r3, r2
 800d9e6:	009b      	lsls	r3, r3, #2
 800d9e8:	440b      	add	r3, r1
 800d9ea:	3317      	adds	r3, #23
 800d9ec:	781b      	ldrb	r3, [r3, #0]
 800d9ee:	2b00      	cmp	r3, #0
 800d9f0:	d00a      	beq.n	800da08 <USBH_LL_GetToggle+0x44>
  {
    toggle = pHandle->hc[pipe].toggle_in;
 800d9f2:	78fa      	ldrb	r2, [r7, #3]
 800d9f4:	68b9      	ldr	r1, [r7, #8]
 800d9f6:	4613      	mov	r3, r2
 800d9f8:	011b      	lsls	r3, r3, #4
 800d9fa:	1a9b      	subs	r3, r3, r2
 800d9fc:	009b      	lsls	r3, r3, #2
 800d9fe:	440b      	add	r3, r1
 800da00:	333c      	adds	r3, #60	@ 0x3c
 800da02:	781b      	ldrb	r3, [r3, #0]
 800da04:	73fb      	strb	r3, [r7, #15]
 800da06:	e009      	b.n	800da1c <USBH_LL_GetToggle+0x58>
  }
  else
  {
    toggle = pHandle->hc[pipe].toggle_out;
 800da08:	78fa      	ldrb	r2, [r7, #3]
 800da0a:	68b9      	ldr	r1, [r7, #8]
 800da0c:	4613      	mov	r3, r2
 800da0e:	011b      	lsls	r3, r3, #4
 800da10:	1a9b      	subs	r3, r3, r2
 800da12:	009b      	lsls	r3, r3, #2
 800da14:	440b      	add	r3, r1
 800da16:	333d      	adds	r3, #61	@ 0x3d
 800da18:	781b      	ldrb	r3, [r3, #0]
 800da1a:	73fb      	strb	r3, [r7, #15]
  }
  return toggle;
 800da1c:	7bfb      	ldrb	r3, [r7, #15]
}
 800da1e:	4618      	mov	r0, r3
 800da20:	3714      	adds	r7, #20
 800da22:	46bd      	mov	sp, r7
 800da24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da28:	4770      	bx	lr

0800da2a <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800da2a:	b580      	push	{r7, lr}
 800da2c:	b082      	sub	sp, #8
 800da2e:	af00      	add	r7, sp, #0
 800da30:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800da32:	6878      	ldr	r0, [r7, #4]
 800da34:	f7f3 fb72 	bl	800111c <HAL_Delay>
}
 800da38:	bf00      	nop
 800da3a:	3708      	adds	r7, #8
 800da3c:	46bd      	mov	sp, r7
 800da3e:	bd80      	pop	{r7, pc}

0800da40 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800da40:	b480      	push	{r7}
 800da42:	b085      	sub	sp, #20
 800da44:	af00      	add	r7, sp, #0
 800da46:	4603      	mov	r3, r0
 800da48:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800da4a:	2300      	movs	r3, #0
 800da4c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800da4e:	79fb      	ldrb	r3, [r7, #7]
 800da50:	2b03      	cmp	r3, #3
 800da52:	d817      	bhi.n	800da84 <USBH_Get_USB_Status+0x44>
 800da54:	a201      	add	r2, pc, #4	@ (adr r2, 800da5c <USBH_Get_USB_Status+0x1c>)
 800da56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800da5a:	bf00      	nop
 800da5c:	0800da6d 	.word	0x0800da6d
 800da60:	0800da73 	.word	0x0800da73
 800da64:	0800da79 	.word	0x0800da79
 800da68:	0800da7f 	.word	0x0800da7f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800da6c:	2300      	movs	r3, #0
 800da6e:	73fb      	strb	r3, [r7, #15]
    break;
 800da70:	e00b      	b.n	800da8a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800da72:	2302      	movs	r3, #2
 800da74:	73fb      	strb	r3, [r7, #15]
    break;
 800da76:	e008      	b.n	800da8a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800da78:	2301      	movs	r3, #1
 800da7a:	73fb      	strb	r3, [r7, #15]
    break;
 800da7c:	e005      	b.n	800da8a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800da7e:	2302      	movs	r3, #2
 800da80:	73fb      	strb	r3, [r7, #15]
    break;
 800da82:	e002      	b.n	800da8a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800da84:	2302      	movs	r3, #2
 800da86:	73fb      	strb	r3, [r7, #15]
    break;
 800da88:	bf00      	nop
  }
  return usb_status;
 800da8a:	7bfb      	ldrb	r3, [r7, #15]
}
 800da8c:	4618      	mov	r0, r3
 800da8e:	3714      	adds	r7, #20
 800da90:	46bd      	mov	sp, r7
 800da92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da96:	4770      	bx	lr

0800da98 <D16_GENERIC>:
 800da98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da9c:	e9d2 6402 	ldrd	r6, r4, [r2, #8]
 800daa0:	b089      	sub	sp, #36	@ 0x24
 800daa2:	8cd5      	ldrh	r5, [r2, #38]	@ 0x26
 800daa4:	6993      	ldr	r3, [r2, #24]
 800daa6:	9406      	str	r4, [sp, #24]
 800daa8:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 800daaa:	9307      	str	r3, [sp, #28]
 800daac:	9402      	str	r4, [sp, #8]
 800daae:	e9d2 ab04 	ldrd	sl, fp, [r2, #16]
 800dab2:	69d3      	ldr	r3, [r2, #28]
 800dab4:	6b54      	ldr	r4, [r2, #52]	@ 0x34
 800dab6:	9103      	str	r1, [sp, #12]
 800dab8:	2d00      	cmp	r5, #0
 800daba:	d066      	beq.n	800db8a <D16_GENERIC+0xf2>
 800dabc:	f004 0520 	and.w	r5, r4, #32
 800dac0:	f004 0410 	and.w	r4, r4, #16
 800dac4:	9505      	str	r5, [sp, #20]
 800dac6:	4937      	ldr	r1, [pc, #220]	@ (800dba4 <D16_GENERIC+0x10c>)
 800dac8:	9404      	str	r4, [sp, #16]
 800daca:	f04f 0c00 	mov.w	ip, #0
 800dace:	4635      	mov	r5, r6
 800dad0:	e04f      	b.n	800db72 <D16_GENERIC+0xda>
 800dad2:	5d87      	ldrb	r7, [r0, r6]
 800dad4:	7804      	ldrb	r4, [r0, #0]
 800dad6:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 800dada:	eb04 2407 	add.w	r4, r4, r7, lsl #8
 800dade:	b2e6      	uxtb	r6, r4
 800dae0:	f3c4 2407 	ubfx	r4, r4, #8, #8
 800dae4:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 800dae8:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 800daec:	4433      	add	r3, r6
 800daee:	eb04 2493 	add.w	r4, r4, r3, lsr #10
 800daf2:	f3c4 0609 	ubfx	r6, r4, #0, #10
 800daf6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800dafa:	ea46 4603 	orr.w	r6, r6, r3, lsl #16
 800dafe:	0aa3      	lsrs	r3, r4, #10
 800db00:	4c29      	ldr	r4, [pc, #164]	@ (800dba8 <D16_GENERIC+0x110>)
 800db02:	fb26 5404 	smlad	r4, r6, r4, r5
 800db06:	4d29      	ldr	r5, [pc, #164]	@ (800dbac <D16_GENERIC+0x114>)
 800db08:	fb26 f505 	smuad	r5, r6, r5
 800db0c:	f5a4 6400 	sub.w	r4, r4, #2048	@ 0x800
 800db10:	eb04 080a 	add.w	r8, r4, sl
 800db14:	eba8 080b 	sub.w	r8, r8, fp
 800db18:	4646      	mov	r6, r8
 800db1a:	17f7      	asrs	r7, r6, #31
 800db1c:	e9cd 6700 	strd	r6, r7, [sp]
 800db20:	9e04      	ldr	r6, [sp, #16]
 800db22:	f10c 0e01 	add.w	lr, ip, #1
 800db26:	b16e      	cbz	r6, 800db44 <D16_GENERIC+0xac>
 800db28:	6a16      	ldr	r6, [r2, #32]
 800db2a:	9f01      	ldr	r7, [sp, #4]
 800db2c:	fba8 ab06 	umull	sl, fp, r8, r6
 800db30:	fb06 bb07 	mla	fp, r6, r7, fp
 800db34:	f11a 4800 	adds.w	r8, sl, #2147483648	@ 0x80000000
 800db38:	f14b 0900 	adc.w	r9, fp, #0
 800db3c:	ea4f 0a49 	mov.w	sl, r9, lsl #1
 800db40:	46a3      	mov	fp, r4
 800db42:	4654      	mov	r4, sl
 800db44:	8d16      	ldrh	r6, [r2, #40]	@ 0x28
 800db46:	9f02      	ldr	r7, [sp, #8]
 800db48:	0424      	lsls	r4, r4, #16
 800db4a:	f04f 4800 	mov.w	r8, #2147483648	@ 0x80000000
 800db4e:	f04f 0900 	mov.w	r9, #0
 800db52:	fb0c fc06 	mul.w	ip, ip, r6
 800db56:	fbc7 8904 	smlal	r8, r9, r7, r4
 800db5a:	9e03      	ldr	r6, [sp, #12]
 800db5c:	464f      	mov	r7, r9
 800db5e:	10bc      	asrs	r4, r7, #2
 800db60:	f304 040f 	ssat	r4, #16, r4
 800db64:	f826 401c 	strh.w	r4, [r6, ip, lsl #1]
 800db68:	8cd4      	ldrh	r4, [r2, #38]	@ 0x26
 800db6a:	fa1f fc8e 	uxth.w	ip, lr
 800db6e:	4564      	cmp	r4, ip
 800db70:	d90a      	bls.n	800db88 <D16_GENERIC+0xf0>
 800db72:	8d54      	ldrh	r4, [r2, #42]	@ 0x2a
 800db74:	2c01      	cmp	r4, #1
 800db76:	b2e6      	uxtb	r6, r4
 800db78:	d1ab      	bne.n	800dad2 <D16_GENERIC+0x3a>
 800db7a:	9e05      	ldr	r6, [sp, #20]
 800db7c:	f850 4b02 	ldr.w	r4, [r0], #2
 800db80:	2e00      	cmp	r6, #0
 800db82:	d0ac      	beq.n	800dade <D16_GENERIC+0x46>
 800db84:	ba64      	rev16	r4, r4
 800db86:	e7aa      	b.n	800dade <D16_GENERIC+0x46>
 800db88:	462e      	mov	r6, r5
 800db8a:	9906      	ldr	r1, [sp, #24]
 800db8c:	61d3      	str	r3, [r2, #28]
 800db8e:	9b07      	ldr	r3, [sp, #28]
 800db90:	6096      	str	r6, [r2, #8]
 800db92:	2000      	movs	r0, #0
 800db94:	60d1      	str	r1, [r2, #12]
 800db96:	e9c2 ab04 	strd	sl, fp, [r2, #16]
 800db9a:	6193      	str	r3, [r2, #24]
 800db9c:	b009      	add	sp, #36	@ 0x24
 800db9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dba2:	bf00      	nop
 800dba4:	20000040 	.word	0x20000040
 800dba8:	00030001 	.word	0x00030001
 800dbac:	00010003 	.word	0x00010003

0800dbb0 <D24_GENERIC>:
 800dbb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dbb4:	8cd6      	ldrh	r6, [r2, #38]	@ 0x26
 800dbb6:	6993      	ldr	r3, [r2, #24]
 800dbb8:	6b15      	ldr	r5, [r2, #48]	@ 0x30
 800dbba:	b089      	sub	sp, #36	@ 0x24
 800dbbc:	e9d2 a904 	ldrd	sl, r9, [r2, #16]
 800dbc0:	9307      	str	r3, [sp, #28]
 800dbc2:	9503      	str	r5, [sp, #12]
 800dbc4:	69d3      	ldr	r3, [r2, #28]
 800dbc6:	6b55      	ldr	r5, [r2, #52]	@ 0x34
 800dbc8:	9104      	str	r1, [sp, #16]
 800dbca:	e9d2 4b02 	ldrd	r4, fp, [r2, #8]
 800dbce:	2e00      	cmp	r6, #0
 800dbd0:	f000 808f 	beq.w	800dcf2 <D24_GENERIC+0x142>
 800dbd4:	f005 0620 	and.w	r6, r5, #32
 800dbd8:	f005 0510 	and.w	r5, r5, #16
 800dbdc:	4953      	ldr	r1, [pc, #332]	@ (800dd2c <D24_GENERIC+0x17c>)
 800dbde:	9606      	str	r6, [sp, #24]
 800dbe0:	9505      	str	r5, [sp, #20]
 800dbe2:	f04f 0c00 	mov.w	ip, #0
 800dbe6:	f8cd 9008 	str.w	r9, [sp, #8]
 800dbea:	e068      	b.n	800dcbe <D24_GENERIC+0x10e>
 800dbec:	f810 5016 	ldrb.w	r5, [r0, r6, lsl #1]
 800dbf0:	f810 8007 	ldrb.w	r8, [r0, r7]
 800dbf4:	042d      	lsls	r5, r5, #16
 800dbf6:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 800dbfa:	eb05 2508 	add.w	r5, r5, r8, lsl #8
 800dbfe:	44ae      	add	lr, r5
 800dc00:	4438      	add	r0, r7
 800dc02:	fa5f f68e 	uxtb.w	r6, lr
 800dc06:	f3ce 2507 	ubfx	r5, lr, #8, #8
 800dc0a:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 800dc0e:	f851 7025 	ldr.w	r7, [r1, r5, lsl #2]
 800dc12:	ea4f 4e1e 	mov.w	lr, lr, lsr #16
 800dc16:	eb06 2693 	add.w	r6, r6, r3, lsr #10
 800dc1a:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 800dc1e:	f851 302e 	ldr.w	r3, [r1, lr, lsl #2]
 800dc22:	f3c7 0509 	ubfx	r5, r7, #0, #10
 800dc26:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800dc2a:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 800dc2e:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 800dc32:	4d3f      	ldr	r5, [pc, #252]	@ (800dd30 <D24_GENERIC+0x180>)
 800dc34:	fb26 b705 	smlad	r7, r6, r5, fp
 800dc38:	4d3e      	ldr	r5, [pc, #248]	@ (800dd34 <D24_GENERIC+0x184>)
 800dc3a:	fb26 4b05 	smlad	fp, r6, r5, r4
 800dc3e:	f3c3 0409 	ubfx	r4, r3, #0, #10
 800dc42:	eb04 0844 	add.w	r8, r4, r4, lsl #1
 800dc46:	eb0b 0b48 	add.w	fp, fp, r8, lsl #1
 800dc4a:	2401      	movs	r4, #1
 800dc4c:	fb26 f604 	smuad	r6, r6, r4
 800dc50:	f5a7 55d8 	sub.w	r5, r7, #6912	@ 0x1b00
 800dc54:	9f02      	ldr	r7, [sp, #8]
 800dc56:	eb0c 0e04 	add.w	lr, ip, r4
 800dc5a:	eb08 0406 	add.w	r4, r8, r6
 800dc5e:	eb05 060a 	add.w	r6, r5, sl
 800dc62:	1bf6      	subs	r6, r6, r7
 800dc64:	4637      	mov	r7, r6
 800dc66:	ea4f 78e6 	mov.w	r8, r6, asr #31
 800dc6a:	e9cd 7800 	strd	r7, r8, [sp]
 800dc6e:	9f05      	ldr	r7, [sp, #20]
 800dc70:	b177      	cbz	r7, 800dc90 <D24_GENERIC+0xe0>
 800dc72:	f8d2 8020 	ldr.w	r8, [r2, #32]
 800dc76:	9502      	str	r5, [sp, #8]
 800dc78:	fba6 9a08 	umull	r9, sl, r6, r8
 800dc7c:	9e01      	ldr	r6, [sp, #4]
 800dc7e:	fb08 aa06 	mla	sl, r8, r6, sl
 800dc82:	f119 4600 	adds.w	r6, r9, #2147483648	@ 0x80000000
 800dc86:	f14a 0700 	adc.w	r7, sl, #0
 800dc8a:	ea4f 0a47 	mov.w	sl, r7, lsl #1
 800dc8e:	4655      	mov	r5, sl
 800dc90:	8d16      	ldrh	r6, [r2, #40]	@ 0x28
 800dc92:	9f03      	ldr	r7, [sp, #12]
 800dc94:	03ad      	lsls	r5, r5, #14
 800dc96:	f04f 4800 	mov.w	r8, #2147483648	@ 0x80000000
 800dc9a:	f04f 0900 	mov.w	r9, #0
 800dc9e:	fb0c fc06 	mul.w	ip, ip, r6
 800dca2:	fbc7 8905 	smlal	r8, r9, r7, r5
 800dca6:	9e04      	ldr	r6, [sp, #16]
 800dca8:	464f      	mov	r7, r9
 800dcaa:	10bd      	asrs	r5, r7, #2
 800dcac:	f305 050f 	ssat	r5, #16, r5
 800dcb0:	f826 501c 	strh.w	r5, [r6, ip, lsl #1]
 800dcb4:	8cd5      	ldrh	r5, [r2, #38]	@ 0x26
 800dcb6:	fa1f fc8e 	uxth.w	ip, lr
 800dcba:	4565      	cmp	r5, ip
 800dcbc:	d917      	bls.n	800dcee <D24_GENERIC+0x13e>
 800dcbe:	8d55      	ldrh	r5, [r2, #42]	@ 0x2a
 800dcc0:	f890 e000 	ldrb.w	lr, [r0]
 800dcc4:	b2ef      	uxtb	r7, r5
 800dcc6:	2d01      	cmp	r5, #1
 800dcc8:	b23e      	sxth	r6, r7
 800dcca:	d18f      	bne.n	800dbec <D24_GENERIC+0x3c>
 800dccc:	9d06      	ldr	r5, [sp, #24]
 800dcce:	b1dd      	cbz	r5, 800dd08 <D24_GENERIC+0x158>
 800dcd0:	78c5      	ldrb	r5, [r0, #3]
 800dcd2:	ea4f 280e 	mov.w	r8, lr, lsl #8
 800dcd6:	f01c 0f01 	tst.w	ip, #1
 800dcda:	ea4f 2605 	mov.w	r6, r5, lsl #8
 800dcde:	eb08 4805 	add.w	r8, r8, r5, lsl #16
 800dce2:	d11b      	bne.n	800dd1c <D24_GENERIC+0x16c>
 800dce4:	f890 e001 	ldrb.w	lr, [r0, #1]
 800dce8:	3002      	adds	r0, #2
 800dcea:	44c6      	add	lr, r8
 800dcec:	e789      	b.n	800dc02 <D24_GENERIC+0x52>
 800dcee:	f8dd 9008 	ldr.w	r9, [sp, #8]
 800dcf2:	61d3      	str	r3, [r2, #28]
 800dcf4:	9b07      	ldr	r3, [sp, #28]
 800dcf6:	6193      	str	r3, [r2, #24]
 800dcf8:	2000      	movs	r0, #0
 800dcfa:	e9c2 4b02 	strd	r4, fp, [r2, #8]
 800dcfe:	e9c2 a904 	strd	sl, r9, [r2, #16]
 800dd02:	b009      	add	sp, #36	@ 0x24
 800dd04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd08:	f890 8001 	ldrb.w	r8, [r0, #1]
 800dd0c:	7885      	ldrb	r5, [r0, #2]
 800dd0e:	ea4f 2808 	mov.w	r8, r8, lsl #8
 800dd12:	eb08 4805 	add.w	r8, r8, r5, lsl #16
 800dd16:	44c6      	add	lr, r8
 800dd18:	3003      	adds	r0, #3
 800dd1a:	e772      	b.n	800dc02 <D24_GENERIC+0x52>
 800dd1c:	f890 8002 	ldrb.w	r8, [r0, #2]
 800dd20:	eb06 4808 	add.w	r8, r6, r8, lsl #16
 800dd24:	44c6      	add	lr, r8
 800dd26:	3004      	adds	r0, #4
 800dd28:	e76b      	b.n	800dc02 <D24_GENERIC+0x52>
 800dd2a:	bf00      	nop
 800dd2c:	20000040 	.word	0x20000040
 800dd30:	00030001 	.word	0x00030001
 800dd34:	00060007 	.word	0x00060007

0800dd38 <D32_GENERIC>:
 800dd38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd3c:	8cd5      	ldrh	r5, [r2, #38]	@ 0x26
 800dd3e:	6993      	ldr	r3, [r2, #24]
 800dd40:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 800dd42:	69d6      	ldr	r6, [r2, #28]
 800dd44:	b089      	sub	sp, #36	@ 0x24
 800dd46:	e9d2 a904 	ldrd	sl, r9, [r2, #16]
 800dd4a:	9307      	str	r3, [sp, #28]
 800dd4c:	9403      	str	r4, [sp, #12]
 800dd4e:	e9d2 3b02 	ldrd	r3, fp, [r2, #8]
 800dd52:	6b54      	ldr	r4, [r2, #52]	@ 0x34
 800dd54:	9104      	str	r1, [sp, #16]
 800dd56:	2d00      	cmp	r5, #0
 800dd58:	f000 809a 	beq.w	800de90 <D32_GENERIC+0x158>
 800dd5c:	f004 0520 	and.w	r5, r4, #32
 800dd60:	f004 0410 	and.w	r4, r4, #16
 800dd64:	9506      	str	r5, [sp, #24]
 800dd66:	4951      	ldr	r1, [pc, #324]	@ (800deac <D32_GENERIC+0x174>)
 800dd68:	9405      	str	r4, [sp, #20]
 800dd6a:	f04f 0e00 	mov.w	lr, #0
 800dd6e:	f8cd 9008 	str.w	r9, [sp, #8]
 800dd72:	461d      	mov	r5, r3
 800dd74:	4617      	mov	r7, r2
 800dd76:	e077      	b.n	800de68 <D32_GENERIC+0x130>
 800dd78:	7823      	ldrb	r3, [r4, #0]
 800dd7a:	f810 800c 	ldrb.w	r8, [r0, ip]
 800dd7e:	f810 c002 	ldrb.w	ip, [r0, r2]
 800dd82:	7800      	ldrb	r0, [r0, #0]
 800dd84:	041b      	lsls	r3, r3, #16
 800dd86:	eb03 6308 	add.w	r3, r3, r8, lsl #24
 800dd8a:	eb03 230c 	add.w	r3, r3, ip, lsl #8
 800dd8e:	4403      	add	r3, r0
 800dd90:	eb04 0042 	add.w	r0, r4, r2, lsl #1
 800dd94:	b2dc      	uxtb	r4, r3
 800dd96:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800dd9a:	f3c3 4807 	ubfx	r8, r3, #16, #8
 800dd9e:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 800dda2:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800dda6:	0e1b      	lsrs	r3, r3, #24
 800dda8:	eb04 2496 	add.w	r4, r4, r6, lsr #10
 800ddac:	f851 6028 	ldr.w	r6, [r1, r8, lsl #2]
 800ddb0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800ddb4:	eb02 2294 	add.w	r2, r2, r4, lsr #10
 800ddb8:	eb06 2c92 	add.w	ip, r6, r2, lsr #10
 800ddbc:	eb03 269c 	add.w	r6, r3, ip, lsr #10
 800ddc0:	f3c6 0309 	ubfx	r3, r6, #0, #10
 800ddc4:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800ddc8:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800ddcc:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800ddd0:	ea43 4c0c 	orr.w	ip, r3, ip, lsl #16
 800ddd4:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800ddd8:	4b35      	ldr	r3, [pc, #212]	@ (800deb0 <D32_GENERIC+0x178>)
 800ddda:	fb22 b403 	smlad	r4, r2, r3, fp
 800ddde:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800dde2:	fb2c 4803 	smlad	r8, ip, r3, r4
 800dde6:	4b33      	ldr	r3, [pc, #204]	@ (800deb4 <D32_GENERIC+0x17c>)
 800dde8:	fb22 5503 	smlad	r5, r2, r3, r5
 800ddec:	4b32      	ldr	r3, [pc, #200]	@ (800deb8 <D32_GENERIC+0x180>)
 800ddee:	fb2c 5b03 	smlad	fp, ip, r3, r5
 800ddf2:	2301      	movs	r3, #1
 800ddf4:	fb22 f203 	smuad	r2, r2, r3
 800ddf8:	4b30      	ldr	r3, [pc, #192]	@ (800debc <D32_GENERIC+0x184>)
 800ddfa:	fb2c 2503 	smlad	r5, ip, r3, r2
 800ddfe:	9b02      	ldr	r3, [sp, #8]
 800de00:	f5a8 4480 	sub.w	r4, r8, #16384	@ 0x4000
 800de04:	eb04 080a 	add.w	r8, r4, sl
 800de08:	eba8 0803 	sub.w	r8, r8, r3
 800de0c:	4642      	mov	r2, r8
 800de0e:	17d3      	asrs	r3, r2, #31
 800de10:	e9cd 2300 	strd	r2, r3, [sp]
 800de14:	9b05      	ldr	r3, [sp, #20]
 800de16:	f10e 0c01 	add.w	ip, lr, #1
 800de1a:	b173      	cbz	r3, 800de3a <D32_GENERIC+0x102>
 800de1c:	6a3a      	ldr	r2, [r7, #32]
 800de1e:	9b01      	ldr	r3, [sp, #4]
 800de20:	9402      	str	r4, [sp, #8]
 800de22:	fba8 8902 	umull	r8, r9, r8, r2
 800de26:	469a      	mov	sl, r3
 800de28:	fb02 930a 	mla	r3, r2, sl, r9
 800de2c:	f118 4800 	adds.w	r8, r8, #2147483648	@ 0x80000000
 800de30:	f143 0900 	adc.w	r9, r3, #0
 800de34:	ea4f 0a49 	mov.w	sl, r9, lsl #1
 800de38:	4654      	mov	r4, sl
 800de3a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800de3c:	9a04      	ldr	r2, [sp, #16]
 800de3e:	fb0e fe03 	mul.w	lr, lr, r3
 800de42:	9b03      	ldr	r3, [sp, #12]
 800de44:	0364      	lsls	r4, r4, #13
 800de46:	f04f 4800 	mov.w	r8, #2147483648	@ 0x80000000
 800de4a:	f04f 0900 	mov.w	r9, #0
 800de4e:	fbc3 8904 	smlal	r8, r9, r3, r4
 800de52:	464b      	mov	r3, r9
 800de54:	109b      	asrs	r3, r3, #2
 800de56:	f303 030f 	ssat	r3, #16, r3
 800de5a:	f822 301e 	strh.w	r3, [r2, lr, lsl #1]
 800de5e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800de60:	fa1f fe8c 	uxth.w	lr, ip
 800de64:	4573      	cmp	r3, lr
 800de66:	d90f      	bls.n	800de88 <D32_GENERIC+0x150>
 800de68:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800de6a:	b2da      	uxtb	r2, r3
 800de6c:	2b01      	cmp	r3, #1
 800de6e:	eb00 0442 	add.w	r4, r0, r2, lsl #1
 800de72:	eb02 0c42 	add.w	ip, r2, r2, lsl #1
 800de76:	f47f af7f 	bne.w	800dd78 <D32_GENERIC+0x40>
 800de7a:	1d02      	adds	r2, r0, #4
 800de7c:	6803      	ldr	r3, [r0, #0]
 800de7e:	9806      	ldr	r0, [sp, #24]
 800de80:	b188      	cbz	r0, 800dea6 <D32_GENERIC+0x16e>
 800de82:	ba5b      	rev16	r3, r3
 800de84:	4610      	mov	r0, r2
 800de86:	e785      	b.n	800dd94 <D32_GENERIC+0x5c>
 800de88:	f8dd 9008 	ldr.w	r9, [sp, #8]
 800de8c:	462b      	mov	r3, r5
 800de8e:	463a      	mov	r2, r7
 800de90:	e9c2 3b02 	strd	r3, fp, [r2, #8]
 800de94:	9b07      	ldr	r3, [sp, #28]
 800de96:	61d6      	str	r6, [r2, #28]
 800de98:	2000      	movs	r0, #0
 800de9a:	e9c2 a904 	strd	sl, r9, [r2, #16]
 800de9e:	6193      	str	r3, [r2, #24]
 800dea0:	b009      	add	sp, #36	@ 0x24
 800dea2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dea6:	4610      	mov	r0, r2
 800dea8:	e774      	b.n	800dd94 <D32_GENERIC+0x5c>
 800deaa:	bf00      	nop
 800deac:	20000040 	.word	0x20000040
 800deb0:	00060003 	.word	0x00060003
 800deb4:	000a000c 	.word	0x000a000c
 800deb8:	000c000a 	.word	0x000c000a
 800debc:	00030006 	.word	0x00030006

0800dec0 <D48_GENERIC>:
 800dec0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dec4:	e9d2 a304 	ldrd	sl, r3, [r2, #16]
 800dec8:	b08b      	sub	sp, #44	@ 0x2c
 800deca:	8cd5      	ldrh	r5, [r2, #38]	@ 0x26
 800decc:	9304      	str	r3, [sp, #16]
 800dece:	6993      	ldr	r3, [r2, #24]
 800ded0:	9309      	str	r3, [sp, #36]	@ 0x24
 800ded2:	e9d2 3402 	ldrd	r3, r4, [r2, #8]
 800ded6:	9401      	str	r4, [sp, #4]
 800ded8:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 800deda:	9405      	str	r4, [sp, #20]
 800dedc:	f8d2 c01c 	ldr.w	ip, [r2, #28]
 800dee0:	6b54      	ldr	r4, [r2, #52]	@ 0x34
 800dee2:	9106      	str	r1, [sp, #24]
 800dee4:	2d00      	cmp	r5, #0
 800dee6:	f000 80c2 	beq.w	800e06e <D48_GENERIC+0x1ae>
 800deea:	f004 0520 	and.w	r5, r4, #32
 800deee:	f04f 0900 	mov.w	r9, #0
 800def2:	f004 0410 	and.w	r4, r4, #16
 800def6:	9508      	str	r5, [sp, #32]
 800def8:	4964      	ldr	r1, [pc, #400]	@ (800e08c <D48_GENERIC+0x1cc>)
 800defa:	9407      	str	r4, [sp, #28]
 800defc:	464d      	mov	r5, r9
 800defe:	e09e      	b.n	800e03e <D48_GENERIC+0x17e>
 800df00:	f81b 4007 	ldrb.w	r4, [fp, r7]
 800df04:	f810 b008 	ldrb.w	fp, [r0, r8]
 800df08:	f819 8008 	ldrb.w	r8, [r9, r8]
 800df0c:	f810 9006 	ldrb.w	r9, [r0, r6]
 800df10:	7800      	ldrb	r0, [r0, #0]
 800df12:	0424      	lsls	r4, r4, #16
 800df14:	eb04 6b0b 	add.w	fp, r4, fp, lsl #24
 800df18:	f81e 4007 	ldrb.w	r4, [lr, r7]
 800df1c:	eb0b 2b09 	add.w	fp, fp, r9, lsl #8
 800df20:	44be      	add	lr, r7
 800df22:	eb04 2408 	add.w	r4, r4, r8, lsl #8
 800df26:	eb0b 0700 	add.w	r7, fp, r0
 800df2a:	eb0e 0046 	add.w	r0, lr, r6, lsl #1
 800df2e:	fa5f fe87 	uxtb.w	lr, r7
 800df32:	f3c7 2607 	ubfx	r6, r7, #8, #8
 800df36:	f851 902e 	ldr.w	r9, [r1, lr, lsl #2]
 800df3a:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 800df3e:	f3c7 4e07 	ubfx	lr, r7, #16, #8
 800df42:	0e3f      	lsrs	r7, r7, #24
 800df44:	eb09 299c 	add.w	r9, r9, ip, lsr #10
 800df48:	f851 b027 	ldr.w	fp, [r1, r7, lsl #2]
 800df4c:	f851 e02e 	ldr.w	lr, [r1, lr, lsl #2]
 800df50:	b2e7      	uxtb	r7, r4
 800df52:	eb06 2699 	add.w	r6, r6, r9, lsr #10
 800df56:	f3c4 2407 	ubfx	r4, r4, #8, #8
 800df5a:	eb0e 2e96 	add.w	lr, lr, r6, lsr #10
 800df5e:	f851 7027 	ldr.w	r7, [r1, r7, lsl #2]
 800df62:	f851 c024 	ldr.w	ip, [r1, r4, lsl #2]
 800df66:	eb0b 249e 	add.w	r4, fp, lr, lsr #10
 800df6a:	eb07 2794 	add.w	r7, r7, r4, lsr #10
 800df6e:	eb0c 2c97 	add.w	ip, ip, r7, lsr #10
 800df72:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800df76:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800df7a:	f3cc 0809 	ubfx	r8, ip, #0, #10
 800df7e:	f3c9 0909 	ubfx	r9, r9, #0, #10
 800df82:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800df86:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800df8a:	ea46 4909 	orr.w	r9, r6, r9, lsl #16
 800df8e:	ea44 4e0e 	orr.w	lr, r4, lr, lsl #16
 800df92:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
 800df96:	4c3e      	ldr	r4, [pc, #248]	@ (800e090 <D48_GENERIC+0x1d0>)
 800df98:	9e01      	ldr	r6, [sp, #4]
 800df9a:	fb29 6404 	smlad	r4, r9, r4, r6
 800df9e:	4e3d      	ldr	r6, [pc, #244]	@ (800e094 <D48_GENERIC+0x1d4>)
 800dfa0:	fb2e 4406 	smlad	r4, lr, r6, r4
 800dfa4:	f44f 3680 	mov.w	r6, #65536	@ 0x10000
 800dfa8:	fb27 4b06 	smlad	fp, r7, r6, r4
 800dfac:	4c3a      	ldr	r4, [pc, #232]	@ (800e098 <D48_GENERIC+0x1d8>)
 800dfae:	fb29 3304 	smlad	r3, r9, r4, r3
 800dfb2:	f04f 141b 	mov.w	r4, #1769499	@ 0x1b001b
 800dfb6:	fb2e 3304 	smlad	r3, lr, r4, r3
 800dfba:	4c38      	ldr	r4, [pc, #224]	@ (800e09c <D48_GENERIC+0x1dc>)
 800dfbc:	fb27 3304 	smlad	r3, r7, r4, r3
 800dfc0:	2601      	movs	r6, #1
 800dfc2:	9301      	str	r3, [sp, #4]
 800dfc4:	fb29 f906 	smuad	r9, r9, r6
 800dfc8:	4b35      	ldr	r3, [pc, #212]	@ (800e0a0 <D48_GENERIC+0x1e0>)
 800dfca:	fb2e 9e03 	smlad	lr, lr, r3, r9
 800dfce:	4b35      	ldr	r3, [pc, #212]	@ (800e0a4 <D48_GENERIC+0x1e4>)
 800dfd0:	fb27 e303 	smlad	r3, r7, r3, lr
 800dfd4:	9f04      	ldr	r7, [sp, #16]
 800dfd6:	f5ab 4458 	sub.w	r4, fp, #55296	@ 0xd800
 800dfda:	eb05 0e06 	add.w	lr, r5, r6
 800dfde:	eb04 060a 	add.w	r6, r4, sl
 800dfe2:	1bf6      	subs	r6, r6, r7
 800dfe4:	4637      	mov	r7, r6
 800dfe6:	ea4f 78e6 	mov.w	r8, r6, asr #31
 800dfea:	e9cd 7802 	strd	r7, r8, [sp, #8]
 800dfee:	9f07      	ldr	r7, [sp, #28]
 800dff0:	b177      	cbz	r7, 800e010 <D48_GENERIC+0x150>
 800dff2:	f8d2 8020 	ldr.w	r8, [r2, #32]
 800dff6:	9404      	str	r4, [sp, #16]
 800dff8:	fba6 9a08 	umull	r9, sl, r6, r8
 800dffc:	9e03      	ldr	r6, [sp, #12]
 800dffe:	fb08 aa06 	mla	sl, r8, r6, sl
 800e002:	f119 4600 	adds.w	r6, r9, #2147483648	@ 0x80000000
 800e006:	f14a 0700 	adc.w	r7, sl, #0
 800e00a:	ea4f 0a47 	mov.w	sl, r7, lsl #1
 800e00e:	4654      	mov	r4, sl
 800e010:	8d16      	ldrh	r6, [r2, #40]	@ 0x28
 800e012:	fb05 f606 	mul.w	r6, r5, r6
 800e016:	9d05      	ldr	r5, [sp, #20]
 800e018:	02e4      	lsls	r4, r4, #11
 800e01a:	f04f 4700 	mov.w	r7, #2147483648	@ 0x80000000
 800e01e:	f04f 0800 	mov.w	r8, #0
 800e022:	fbc5 7804 	smlal	r7, r8, r5, r4
 800e026:	4645      	mov	r5, r8
 800e028:	10ac      	asrs	r4, r5, #2
 800e02a:	9d06      	ldr	r5, [sp, #24]
 800e02c:	f304 040f 	ssat	r4, #16, r4
 800e030:	f825 4016 	strh.w	r4, [r5, r6, lsl #1]
 800e034:	8cd4      	ldrh	r4, [r2, #38]	@ 0x26
 800e036:	fa1f f58e 	uxth.w	r5, lr
 800e03a:	42ac      	cmp	r4, r5
 800e03c:	d917      	bls.n	800e06e <D48_GENERIC+0x1ae>
 800e03e:	8d54      	ldrh	r4, [r2, #42]	@ 0x2a
 800e040:	b2e6      	uxtb	r6, r4
 800e042:	eb06 0846 	add.w	r8, r6, r6, lsl #1
 800e046:	4277      	negs	r7, r6
 800e048:	eb00 0b08 	add.w	fp, r0, r8
 800e04c:	eb0b 0907 	add.w	r9, fp, r7
 800e050:	2c01      	cmp	r4, #1
 800e052:	eb09 0e08 	add.w	lr, r9, r8
 800e056:	f47f af53 	bne.w	800df00 <D48_GENERIC+0x40>
 800e05a:	9e08      	ldr	r6, [sp, #32]
 800e05c:	e9d0 7400 	ldrd	r7, r4, [r0]
 800e060:	3006      	adds	r0, #6
 800e062:	2e00      	cmp	r6, #0
 800e064:	f43f af63 	beq.w	800df2e <D48_GENERIC+0x6e>
 800e068:	ba7f      	rev16	r7, r7
 800e06a:	ba64      	rev16	r4, r4
 800e06c:	e75f      	b.n	800df2e <D48_GENERIC+0x6e>
 800e06e:	6093      	str	r3, [r2, #8]
 800e070:	9b01      	ldr	r3, [sp, #4]
 800e072:	60d3      	str	r3, [r2, #12]
 800e074:	9b04      	ldr	r3, [sp, #16]
 800e076:	6153      	str	r3, [r2, #20]
 800e078:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e07a:	f8c2 c01c 	str.w	ip, [r2, #28]
 800e07e:	2000      	movs	r0, #0
 800e080:	f8c2 a010 	str.w	sl, [r2, #16]
 800e084:	6193      	str	r3, [r2, #24]
 800e086:	b00b      	add	sp, #44	@ 0x2c
 800e088:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e08c:	20000040 	.word	0x20000040
 800e090:	000f000a 	.word	0x000f000a
 800e094:	00060003 	.word	0x00060003
 800e098:	00150019 	.word	0x00150019
 800e09c:	00190015 	.word	0x00190015
 800e0a0:	00030006 	.word	0x00030006
 800e0a4:	000a000f 	.word	0x000a000f

0800e0a8 <D64_GENERIC>:
 800e0a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e0ac:	b089      	sub	sp, #36	@ 0x24
 800e0ae:	6895      	ldr	r5, [r2, #8]
 800e0b0:	6913      	ldr	r3, [r2, #16]
 800e0b2:	9501      	str	r5, [sp, #4]
 800e0b4:	68d5      	ldr	r5, [r2, #12]
 800e0b6:	9302      	str	r3, [sp, #8]
 800e0b8:	9500      	str	r5, [sp, #0]
 800e0ba:	6953      	ldr	r3, [r2, #20]
 800e0bc:	6b15      	ldr	r5, [r2, #48]	@ 0x30
 800e0be:	8cd4      	ldrh	r4, [r2, #38]	@ 0x26
 800e0c0:	9303      	str	r3, [sp, #12]
 800e0c2:	6993      	ldr	r3, [r2, #24]
 800e0c4:	9307      	str	r3, [sp, #28]
 800e0c6:	e9cd 5104 	strd	r5, r1, [sp, #16]
 800e0ca:	69d3      	ldr	r3, [r2, #28]
 800e0cc:	2c00      	cmp	r4, #0
 800e0ce:	f000 80d7 	beq.w	800e280 <D64_GENERIC+0x1d8>
 800e0d2:	6a11      	ldr	r1, [r2, #32]
 800e0d4:	9106      	str	r1, [sp, #24]
 800e0d6:	f04f 0e00 	mov.w	lr, #0
 800e0da:	f8df c1e4 	ldr.w	ip, [pc, #484]	@ 800e2c0 <D64_GENERIC+0x218>
 800e0de:	4681      	mov	r9, r0
 800e0e0:	e0bf      	b.n	800e262 <D64_GENERIC+0x1ba>
 800e0e2:	eb05 0845 	add.w	r8, r5, r5, lsl #1
 800e0e6:	426c      	negs	r4, r5
 800e0e8:	eb09 0708 	add.w	r7, r9, r8
 800e0ec:	eb07 0a44 	add.w	sl, r7, r4, lsl #1
 800e0f0:	eb0a 0648 	add.w	r6, sl, r8, lsl #1
 800e0f4:	5d38      	ldrb	r0, [r7, r4]
 800e0f6:	5d31      	ldrb	r1, [r6, r4]
 800e0f8:	f81a b018 	ldrb.w	fp, [sl, r8, lsl #1]
 800e0fc:	f819 a008 	ldrb.w	sl, [r9, r8]
 800e100:	f817 8014 	ldrb.w	r8, [r7, r4, lsl #1]
 800e104:	f899 7000 	ldrb.w	r7, [r9]
 800e108:	f816 9014 	ldrb.w	r9, [r6, r4, lsl #1]
 800e10c:	4426      	add	r6, r4
 800e10e:	0409      	lsls	r1, r1, #16
 800e110:	0400      	lsls	r0, r0, #16
 800e112:	eb01 610b 	add.w	r1, r1, fp, lsl #24
 800e116:	eb00 600a 	add.w	r0, r0, sl, lsl #24
 800e11a:	f816 b014 	ldrb.w	fp, [r6, r4, lsl #1]
 800e11e:	eb01 2109 	add.w	r1, r1, r9, lsl #8
 800e122:	eb06 0444 	add.w	r4, r6, r4, lsl #1
 800e126:	eb00 2008 	add.w	r0, r0, r8, lsl #8
 800e12a:	4459      	add	r1, fp
 800e12c:	eb04 0985 	add.w	r9, r4, r5, lsl #2
 800e130:	4438      	add	r0, r7
 800e132:	b2c5      	uxtb	r5, r0
 800e134:	f3c0 2407 	ubfx	r4, r0, #8, #8
 800e138:	f85c 6025 	ldr.w	r6, [ip, r5, lsl #2]
 800e13c:	f85c 5024 	ldr.w	r5, [ip, r4, lsl #2]
 800e140:	f3c0 4407 	ubfx	r4, r0, #16, #8
 800e144:	0e00      	lsrs	r0, r0, #24
 800e146:	eb03 0806 	add.w	r8, r3, r6
 800e14a:	f85c 7024 	ldr.w	r7, [ip, r4, lsl #2]
 800e14e:	f85c 4020 	ldr.w	r4, [ip, r0, lsl #2]
 800e152:	f3c1 2307 	ubfx	r3, r1, #8, #8
 800e156:	b2c8      	uxtb	r0, r1
 800e158:	eb05 2598 	add.w	r5, r5, r8, lsr #10
 800e15c:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 800e160:	f85c 6020 	ldr.w	r6, [ip, r0, lsl #2]
 800e164:	f85c 0023 	ldr.w	r0, [ip, r3, lsl #2]
 800e168:	f3c1 4307 	ubfx	r3, r1, #16, #8
 800e16c:	eb04 2497 	add.w	r4, r4, r7, lsr #10
 800e170:	0e09      	lsrs	r1, r1, #24
 800e172:	eb06 2694 	add.w	r6, r6, r4, lsr #10
 800e176:	f85c 3023 	ldr.w	r3, [ip, r3, lsl #2]
 800e17a:	f85c 1021 	ldr.w	r1, [ip, r1, lsl #2]
 800e17e:	eb00 2096 	add.w	r0, r0, r6, lsr #10
 800e182:	eb03 2a90 	add.w	sl, r3, r0, lsr #10
 800e186:	eb01 219a 	add.w	r1, r1, sl, lsr #10
 800e18a:	f3ca 0309 	ubfx	r3, sl, #0, #10
 800e18e:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800e192:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800e196:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800e19a:	f3c1 0a09 	ubfx	sl, r1, #0, #10
 800e19e:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800e1a2:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800e1a6:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800e1aa:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 800e1ae:	ea4a 4a03 	orr.w	sl, sl, r3, lsl #16
 800e1b2:	ea45 4808 	orr.w	r8, r5, r8, lsl #16
 800e1b6:	0a8b      	lsrs	r3, r1, #10
 800e1b8:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800e1bc:	4938      	ldr	r1, [pc, #224]	@ (800e2a0 <D64_GENERIC+0x1f8>)
 800e1be:	9c00      	ldr	r4, [sp, #0]
 800e1c0:	fb28 4101 	smlad	r1, r8, r1, r4
 800e1c4:	4c37      	ldr	r4, [pc, #220]	@ (800e2a4 <D64_GENERIC+0x1fc>)
 800e1c6:	fb27 1104 	smlad	r1, r7, r4, r1
 800e1ca:	4c37      	ldr	r4, [pc, #220]	@ (800e2a8 <D64_GENERIC+0x200>)
 800e1cc:	fb20 1104 	smlad	r1, r0, r4, r1
 800e1d0:	f44f 3680 	mov.w	r6, #65536	@ 0x10000
 800e1d4:	fb2a 1106 	smlad	r1, sl, r6, r1
 800e1d8:	4d34      	ldr	r5, [pc, #208]	@ (800e2ac <D64_GENERIC+0x204>)
 800e1da:	9c01      	ldr	r4, [sp, #4]
 800e1dc:	fb28 4405 	smlad	r4, r8, r5, r4
 800e1e0:	fb2a 4415 	smladx	r4, sl, r5, r4
 800e1e4:	4d32      	ldr	r5, [pc, #200]	@ (800e2b0 <D64_GENERIC+0x208>)
 800e1e6:	fb27 4405 	smlad	r4, r7, r5, r4
 800e1ea:	fb20 4415 	smladx	r4, r0, r5, r4
 800e1ee:	2501      	movs	r5, #1
 800e1f0:	9400      	str	r4, [sp, #0]
 800e1f2:	fb28 f805 	smuad	r8, r8, r5
 800e1f6:	4c2f      	ldr	r4, [pc, #188]	@ (800e2b4 <D64_GENERIC+0x20c>)
 800e1f8:	fb27 8704 	smlad	r7, r7, r4, r8
 800e1fc:	4c2e      	ldr	r4, [pc, #184]	@ (800e2b8 <D64_GENERIC+0x210>)
 800e1fe:	fb20 7004 	smlad	r0, r0, r4, r7
 800e202:	4c2e      	ldr	r4, [pc, #184]	@ (800e2bc <D64_GENERIC+0x214>)
 800e204:	fb2a 0004 	smlad	r0, sl, r4, r0
 800e208:	f5a1 3600 	sub.w	r6, r1, #131072	@ 0x20000
 800e20c:	9906      	ldr	r1, [sp, #24]
 800e20e:	9001      	str	r0, [sp, #4]
 800e210:	b181      	cbz	r1, 800e234 <D64_GENERIC+0x18c>
 800e212:	9802      	ldr	r0, [sp, #8]
 800e214:	9c03      	ldr	r4, [sp, #12]
 800e216:	4430      	add	r0, r6
 800e218:	1b00      	subs	r0, r0, r4
 800e21a:	fba0 7801 	umull	r7, r8, r0, r1
 800e21e:	17c5      	asrs	r5, r0, #31
 800e220:	fb01 8805 	mla	r8, r1, r5, r8
 800e224:	f117 4000 	adds.w	r0, r7, #2147483648	@ 0x80000000
 800e228:	f148 0100 	adc.w	r1, r8, #0
 800e22c:	0049      	lsls	r1, r1, #1
 800e22e:	e9cd 1602 	strd	r1, r6, [sp, #8]
 800e232:	460e      	mov	r6, r1
 800e234:	8d14      	ldrh	r4, [r2, #40]	@ 0x28
 800e236:	9904      	ldr	r1, [sp, #16]
 800e238:	9805      	ldr	r0, [sp, #20]
 800e23a:	02b6      	lsls	r6, r6, #10
 800e23c:	f04f 4700 	mov.w	r7, #2147483648	@ 0x80000000
 800e240:	f04f 0800 	mov.w	r8, #0
 800e244:	fb0e f404 	mul.w	r4, lr, r4
 800e248:	fbc1 7806 	smlal	r7, r8, r1, r6
 800e24c:	4641      	mov	r1, r8
 800e24e:	1089      	asrs	r1, r1, #2
 800e250:	f301 010f 	ssat	r1, #16, r1
 800e254:	f820 1014 	strh.w	r1, [r0, r4, lsl #1]
 800e258:	8cd1      	ldrh	r1, [r2, #38]	@ 0x26
 800e25a:	f10e 0e01 	add.w	lr, lr, #1
 800e25e:	4571      	cmp	r1, lr
 800e260:	dd0e      	ble.n	800e280 <D64_GENERIC+0x1d8>
 800e262:	8d55      	ldrh	r5, [r2, #42]	@ 0x2a
 800e264:	2d01      	cmp	r5, #1
 800e266:	f47f af3c 	bne.w	800e0e2 <D64_GENERIC+0x3a>
 800e26a:	6b55      	ldr	r5, [r2, #52]	@ 0x34
 800e26c:	06ac      	lsls	r4, r5, #26
 800e26e:	e9d9 0100 	ldrd	r0, r1, [r9]
 800e272:	f109 0908 	add.w	r9, r9, #8
 800e276:	f57f af5c 	bpl.w	800e132 <D64_GENERIC+0x8a>
 800e27a:	ba40      	rev16	r0, r0
 800e27c:	ba49      	rev16	r1, r1
 800e27e:	e758      	b.n	800e132 <D64_GENERIC+0x8a>
 800e280:	61d3      	str	r3, [r2, #28]
 800e282:	9b02      	ldr	r3, [sp, #8]
 800e284:	9901      	ldr	r1, [sp, #4]
 800e286:	6113      	str	r3, [r2, #16]
 800e288:	9b03      	ldr	r3, [sp, #12]
 800e28a:	6091      	str	r1, [r2, #8]
 800e28c:	6153      	str	r3, [r2, #20]
 800e28e:	9900      	ldr	r1, [sp, #0]
 800e290:	9b07      	ldr	r3, [sp, #28]
 800e292:	60d1      	str	r1, [r2, #12]
 800e294:	2000      	movs	r0, #0
 800e296:	6193      	str	r3, [r2, #24]
 800e298:	b009      	add	sp, #36	@ 0x24
 800e29a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e29e:	bf00      	nop
 800e2a0:	001c0015 	.word	0x001c0015
 800e2a4:	000f000a 	.word	0x000f000a
 800e2a8:	00060003 	.word	0x00060003
 800e2ac:	0024002a 	.word	0x0024002a
 800e2b0:	002e0030 	.word	0x002e0030
 800e2b4:	00030006 	.word	0x00030006
 800e2b8:	000a000f 	.word	0x000a000f
 800e2bc:	0015001c 	.word	0x0015001c
 800e2c0:	20000040 	.word	0x20000040

0800e2c4 <D80_GENERIC>:
 800e2c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e2c8:	b08b      	sub	sp, #44	@ 0x2c
 800e2ca:	6914      	ldr	r4, [r2, #16]
 800e2cc:	9405      	str	r4, [sp, #20]
 800e2ce:	6954      	ldr	r4, [r2, #20]
 800e2d0:	9406      	str	r4, [sp, #24]
 800e2d2:	6994      	ldr	r4, [r2, #24]
 800e2d4:	9409      	str	r4, [sp, #36]	@ 0x24
 800e2d6:	6894      	ldr	r4, [r2, #8]
 800e2d8:	9402      	str	r4, [sp, #8]
 800e2da:	68d4      	ldr	r4, [r2, #12]
 800e2dc:	9401      	str	r4, [sp, #4]
 800e2de:	8cd3      	ldrh	r3, [r2, #38]	@ 0x26
 800e2e0:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 800e2e2:	f8d2 b01c 	ldr.w	fp, [r2, #28]
 800e2e6:	e9cd 4107 	strd	r4, r1, [sp, #28]
 800e2ea:	2b00      	cmp	r3, #0
 800e2ec:	f000 810a 	beq.w	800e504 <D80_GENERIC+0x240>
 800e2f0:	2300      	movs	r3, #0
 800e2f2:	f8df 9260 	ldr.w	r9, [pc, #608]	@ 800e554 <D80_GENERIC+0x290>
 800e2f6:	e9cd b303 	strd	fp, r3, [sp, #12]
 800e2fa:	e0ee      	b.n	800e4da <D80_GENERIC+0x216>
 800e2fc:	fa5f fe8e 	uxtb.w	lr, lr
 800e300:	fa0f f48e 	sxth.w	r4, lr
 800e304:	0066      	lsls	r6, r4, #1
 800e306:	eb06 0804 	add.w	r8, r6, r4
 800e30a:	f1ce 0500 	rsb	r5, lr, #0
 800e30e:	eb00 0108 	add.w	r1, r0, r8
 800e312:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 800e316:	194b      	adds	r3, r1, r5
 800e318:	5d49      	ldrb	r1, [r1, r5]
 800e31a:	f810 a008 	ldrb.w	sl, [r0, r8]
 800e31e:	f813 b004 	ldrb.w	fp, [r3, r4]
 800e322:	f810 e00e 	ldrb.w	lr, [r0, lr]
 800e326:	f890 8000 	ldrb.w	r8, [r0]
 800e32a:	eb03 0c04 	add.w	ip, r3, r4
 800e32e:	eb0c 0705 	add.w	r7, ip, r5
 800e332:	0409      	lsls	r1, r1, #16
 800e334:	f81c 3005 	ldrb.w	r3, [ip, r5]
 800e338:	f81c c015 	ldrb.w	ip, [ip, r5, lsl #1]
 800e33c:	eb01 610a 	add.w	r1, r1, sl, lsl #24
 800e340:	eb07 0a45 	add.w	sl, r7, r5, lsl #1
 800e344:	eb0a 0004 	add.w	r0, sl, r4
 800e348:	041b      	lsls	r3, r3, #16
 800e34a:	f81a a004 	ldrb.w	sl, [sl, r4]
 800e34e:	f817 7015 	ldrb.w	r7, [r7, r5, lsl #1]
 800e352:	5d44      	ldrb	r4, [r0, r5]
 800e354:	eb03 630b 	add.w	r3, r3, fp, lsl #24
 800e358:	eb01 210e 	add.w	r1, r1, lr, lsl #8
 800e35c:	4428      	add	r0, r5
 800e35e:	eb03 230c 	add.w	r3, r3, ip, lsl #8
 800e362:	4441      	add	r1, r8
 800e364:	4430      	add	r0, r6
 800e366:	eb04 240a 	add.w	r4, r4, sl, lsl #8
 800e36a:	441f      	add	r7, r3
 800e36c:	b2cd      	uxtb	r5, r1
 800e36e:	f3c1 2307 	ubfx	r3, r1, #8, #8
 800e372:	f859 6025 	ldr.w	r6, [r9, r5, lsl #2]
 800e376:	f859 c023 	ldr.w	ip, [r9, r3, lsl #2]
 800e37a:	9b03      	ldr	r3, [sp, #12]
 800e37c:	f3c1 4507 	ubfx	r5, r1, #16, #8
 800e380:	0e09      	lsrs	r1, r1, #24
 800e382:	4433      	add	r3, r6
 800e384:	f859 8025 	ldr.w	r8, [r9, r5, lsl #2]
 800e388:	f859 6021 	ldr.w	r6, [r9, r1, lsl #2]
 800e38c:	b2fd      	uxtb	r5, r7
 800e38e:	eb0c 2193 	add.w	r1, ip, r3, lsr #10
 800e392:	469b      	mov	fp, r3
 800e394:	f3c7 2307 	ubfx	r3, r7, #8, #8
 800e398:	eb08 2891 	add.w	r8, r8, r1, lsr #10
 800e39c:	f859 e025 	ldr.w	lr, [r9, r5, lsl #2]
 800e3a0:	f859 5023 	ldr.w	r5, [r9, r3, lsl #2]
 800e3a4:	f3c7 4c07 	ubfx	ip, r7, #16, #8
 800e3a8:	eb06 2698 	add.w	r6, r6, r8, lsr #10
 800e3ac:	0e3b      	lsrs	r3, r7, #24
 800e3ae:	eb0e 2e96 	add.w	lr, lr, r6, lsr #10
 800e3b2:	f859 702c 	ldr.w	r7, [r9, ip, lsl #2]
 800e3b6:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800e3ba:	fa5f fc84 	uxtb.w	ip, r4
 800e3be:	eb05 259e 	add.w	r5, r5, lr, lsr #10
 800e3c2:	f3c4 2407 	ubfx	r4, r4, #8, #8
 800e3c6:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 800e3ca:	f859 c02c 	ldr.w	ip, [r9, ip, lsl #2]
 800e3ce:	f859 4024 	ldr.w	r4, [r9, r4, lsl #2]
 800e3d2:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 800e3d6:	eb0c 2c93 	add.w	ip, ip, r3, lsr #10
 800e3da:	eb04 249c 	add.w	r4, r4, ip, lsr #10
 800e3de:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800e3e2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e3e6:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800e3ea:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800e3ee:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800e3f2:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800e3f6:	ea41 4b0b 	orr.w	fp, r1, fp, lsl #16
 800e3fa:	ea43 4707 	orr.w	r7, r3, r7, lsl #16
 800e3fe:	f3c4 0109 	ubfx	r1, r4, #0, #10
 800e402:	0aa3      	lsrs	r3, r4, #10
 800e404:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800e408:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800e40c:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800e410:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
 800e414:	9303      	str	r3, [sp, #12]
 800e416:	ea46 4808 	orr.w	r8, r6, r8, lsl #16
 800e41a:	ea45 4e0e 	orr.w	lr, r5, lr, lsl #16
 800e41e:	4b41      	ldr	r3, [pc, #260]	@ (800e524 <D80_GENERIC+0x260>)
 800e420:	9901      	ldr	r1, [sp, #4]
 800e422:	fb2b 1303 	smlad	r3, fp, r3, r1
 800e426:	4940      	ldr	r1, [pc, #256]	@ (800e528 <D80_GENERIC+0x264>)
 800e428:	fb28 3301 	smlad	r3, r8, r1, r3
 800e42c:	493f      	ldr	r1, [pc, #252]	@ (800e52c <D80_GENERIC+0x268>)
 800e42e:	fb2e 3301 	smlad	r3, lr, r1, r3
 800e432:	493f      	ldr	r1, [pc, #252]	@ (800e530 <D80_GENERIC+0x26c>)
 800e434:	fb27 3301 	smlad	r3, r7, r1, r3
 800e438:	f44f 3480 	mov.w	r4, #65536	@ 0x10000
 800e43c:	fb2c 3404 	smlad	r4, ip, r4, r3
 800e440:	4b3c      	ldr	r3, [pc, #240]	@ (800e534 <D80_GENERIC+0x270>)
 800e442:	9902      	ldr	r1, [sp, #8]
 800e444:	fb2b 1303 	smlad	r3, fp, r3, r1
 800e448:	493b      	ldr	r1, [pc, #236]	@ (800e538 <D80_GENERIC+0x274>)
 800e44a:	fb28 3301 	smlad	r3, r8, r1, r3
 800e44e:	f04f 114b 	mov.w	r1, #4915275	@ 0x4b004b
 800e452:	fb2e 3101 	smlad	r1, lr, r1, r3
 800e456:	4b39      	ldr	r3, [pc, #228]	@ (800e53c <D80_GENERIC+0x278>)
 800e458:	fb27 1103 	smlad	r1, r7, r3, r1
 800e45c:	4b38      	ldr	r3, [pc, #224]	@ (800e540 <D80_GENERIC+0x27c>)
 800e45e:	fb2c 1303 	smlad	r3, ip, r3, r1
 800e462:	2101      	movs	r1, #1
 800e464:	9301      	str	r3, [sp, #4]
 800e466:	fb2b fb01 	smuad	fp, fp, r1
 800e46a:	4b36      	ldr	r3, [pc, #216]	@ (800e544 <D80_GENERIC+0x280>)
 800e46c:	fb28 b803 	smlad	r8, r8, r3, fp
 800e470:	4d35      	ldr	r5, [pc, #212]	@ (800e548 <D80_GENERIC+0x284>)
 800e472:	fb2e 8e05 	smlad	lr, lr, r5, r8
 800e476:	4d35      	ldr	r5, [pc, #212]	@ (800e54c <D80_GENERIC+0x288>)
 800e478:	fb27 e705 	smlad	r7, r7, r5, lr
 800e47c:	4b34      	ldr	r3, [pc, #208]	@ (800e550 <D80_GENERIC+0x28c>)
 800e47e:	fb2c 7303 	smlad	r3, ip, r3, r7
 800e482:	6a11      	ldr	r1, [r2, #32]
 800e484:	9302      	str	r3, [sp, #8]
 800e486:	f5a4 337a 	sub.w	r3, r4, #256000	@ 0x3e800
 800e48a:	b181      	cbz	r1, 800e4ae <D80_GENERIC+0x1ea>
 800e48c:	9c05      	ldr	r4, [sp, #20]
 800e48e:	9d06      	ldr	r5, [sp, #24]
 800e490:	441c      	add	r4, r3
 800e492:	1b64      	subs	r4, r4, r5
 800e494:	fba4 ab01 	umull	sl, fp, r4, r1
 800e498:	17e7      	asrs	r7, r4, #31
 800e49a:	fb01 bb07 	mla	fp, r1, r7, fp
 800e49e:	f11a 4400 	adds.w	r4, sl, #2147483648	@ 0x80000000
 800e4a2:	f14b 0500 	adc.w	r5, fp, #0
 800e4a6:	0069      	lsls	r1, r5, #1
 800e4a8:	e9cd 1305 	strd	r1, r3, [sp, #20]
 800e4ac:	460b      	mov	r3, r1
 800e4ae:	9e04      	ldr	r6, [sp, #16]
 800e4b0:	8d11      	ldrh	r1, [r2, #40]	@ 0x28
 800e4b2:	9f07      	ldr	r7, [sp, #28]
 800e4b4:	025b      	lsls	r3, r3, #9
 800e4b6:	f04f 4400 	mov.w	r4, #2147483648	@ 0x80000000
 800e4ba:	2500      	movs	r5, #0
 800e4bc:	fb06 f101 	mul.w	r1, r6, r1
 800e4c0:	fbc7 4503 	smlal	r4, r5, r7, r3
 800e4c4:	9c08      	ldr	r4, [sp, #32]
 800e4c6:	10ab      	asrs	r3, r5, #2
 800e4c8:	f303 030f 	ssat	r3, #16, r3
 800e4cc:	f824 3011 	strh.w	r3, [r4, r1, lsl #1]
 800e4d0:	8cd3      	ldrh	r3, [r2, #38]	@ 0x26
 800e4d2:	1c71      	adds	r1, r6, #1
 800e4d4:	428b      	cmp	r3, r1
 800e4d6:	9104      	str	r1, [sp, #16]
 800e4d8:	dd12      	ble.n	800e500 <D80_GENERIC+0x23c>
 800e4da:	f8b2 e02a 	ldrh.w	lr, [r2, #42]	@ 0x2a
 800e4de:	f1be 0f01 	cmp.w	lr, #1
 800e4e2:	f47f af0b 	bne.w	800e2fc <D80_GENERIC+0x38>
 800e4e6:	6801      	ldr	r1, [r0, #0]
 800e4e8:	6847      	ldr	r7, [r0, #4]
 800e4ea:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 800e4ec:	6884      	ldr	r4, [r0, #8]
 800e4ee:	069b      	lsls	r3, r3, #26
 800e4f0:	f100 000a 	add.w	r0, r0, #10
 800e4f4:	f57f af3a 	bpl.w	800e36c <D80_GENERIC+0xa8>
 800e4f8:	ba49      	rev16	r1, r1
 800e4fa:	ba7f      	rev16	r7, r7
 800e4fc:	ba64      	rev16	r4, r4
 800e4fe:	e735      	b.n	800e36c <D80_GENERIC+0xa8>
 800e500:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800e504:	9b02      	ldr	r3, [sp, #8]
 800e506:	6093      	str	r3, [r2, #8]
 800e508:	9b01      	ldr	r3, [sp, #4]
 800e50a:	60d3      	str	r3, [r2, #12]
 800e50c:	9b05      	ldr	r3, [sp, #20]
 800e50e:	6113      	str	r3, [r2, #16]
 800e510:	9b06      	ldr	r3, [sp, #24]
 800e512:	6153      	str	r3, [r2, #20]
 800e514:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e516:	f8c2 b01c 	str.w	fp, [r2, #28]
 800e51a:	2000      	movs	r0, #0
 800e51c:	6193      	str	r3, [r2, #24]
 800e51e:	b00b      	add	sp, #44	@ 0x2c
 800e520:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e524:	002d0024 	.word	0x002d0024
 800e528:	001c0015 	.word	0x001c0015
 800e52c:	000f000a 	.word	0x000f000a
 800e530:	00060003 	.word	0x00060003
 800e534:	0037003f 	.word	0x0037003f
 800e538:	00450049 	.word	0x00450049
 800e53c:	00490045 	.word	0x00490045
 800e540:	003f0037 	.word	0x003f0037
 800e544:	00030006 	.word	0x00030006
 800e548:	000a000f 	.word	0x000a000f
 800e54c:	0015001c 	.word	0x0015001c
 800e550:	0024002d 	.word	0x0024002d
 800e554:	20000040 	.word	0x20000040

0800e558 <D128_GENERIC>:
 800e558:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e55c:	b091      	sub	sp, #68	@ 0x44
 800e55e:	8cd3      	ldrh	r3, [r2, #38]	@ 0x26
 800e560:	9004      	str	r0, [sp, #16]
 800e562:	6910      	ldr	r0, [r2, #16]
 800e564:	900a      	str	r0, [sp, #40]	@ 0x28
 800e566:	6950      	ldr	r0, [r2, #20]
 800e568:	900b      	str	r0, [sp, #44]	@ 0x2c
 800e56a:	6990      	ldr	r0, [r2, #24]
 800e56c:	900f      	str	r0, [sp, #60]	@ 0x3c
 800e56e:	69d0      	ldr	r0, [r2, #28]
 800e570:	9002      	str	r0, [sp, #8]
 800e572:	6890      	ldr	r0, [r2, #8]
 800e574:	9003      	str	r0, [sp, #12]
 800e576:	68d0      	ldr	r0, [r2, #12]
 800e578:	9001      	str	r0, [sp, #4]
 800e57a:	6b10      	ldr	r0, [r2, #48]	@ 0x30
 800e57c:	9200      	str	r2, [sp, #0]
 800e57e:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800e582:	2b00      	cmp	r3, #0
 800e584:	f000 8196 	beq.w	800e8b4 <D128_GENERIC+0x35c>
 800e588:	2300      	movs	r3, #0
 800e58a:	6a12      	ldr	r2, [r2, #32]
 800e58c:	920e      	str	r2, [sp, #56]	@ 0x38
 800e58e:	f8df 93a0 	ldr.w	r9, [pc, #928]	@ 800e930 <D128_GENERIC+0x3d8>
 800e592:	9305      	str	r3, [sp, #20]
 800e594:	e177      	b.n	800e886 <D128_GENERIC+0x32e>
 800e596:	b2d2      	uxtb	r2, r2
 800e598:	9d04      	ldr	r5, [sp, #16]
 800e59a:	b214      	sxth	r4, r2
 800e59c:	eb04 0a44 	add.w	sl, r4, r4, lsl #1
 800e5a0:	4250      	negs	r0, r2
 800e5a2:	eb05 010a 	add.w	r1, r5, sl
 800e5a6:	00a6      	lsls	r6, r4, #2
 800e5a8:	eb01 0800 	add.w	r8, r1, r0
 800e5ac:	eb06 0e04 	add.w	lr, r6, r4
 800e5b0:	eb08 070e 	add.w	r7, r8, lr
 800e5b4:	183b      	adds	r3, r7, r0
 800e5b6:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
 800e5ba:	eb03 0c40 	add.w	ip, r3, r0, lsl #1
 800e5be:	9608      	str	r6, [sp, #32]
 800e5c0:	eb0c 0604 	add.w	r6, ip, r4
 800e5c4:	9304      	str	r3, [sp, #16]
 800e5c6:	1833      	adds	r3, r6, r0
 800e5c8:	f815 b00a 	ldrb.w	fp, [r5, sl]
 800e5cc:	9306      	str	r3, [sp, #24]
 800e5ce:	f818 a00e 	ldrb.w	sl, [r8, lr]
 800e5d2:	9b04      	ldr	r3, [sp, #16]
 800e5d4:	f815 e002 	ldrb.w	lr, [r5, r2]
 800e5d8:	782d      	ldrb	r5, [r5, #0]
 800e5da:	5c3a      	ldrb	r2, [r7, r0]
 800e5dc:	9507      	str	r5, [sp, #28]
 800e5de:	9d06      	ldr	r5, [sp, #24]
 800e5e0:	f813 3010 	ldrb.w	r3, [r3, r0, lsl #1]
 800e5e4:	f81c 8004 	ldrb.w	r8, [ip, r4]
 800e5e8:	9304      	str	r3, [sp, #16]
 800e5ea:	f817 c010 	ldrb.w	ip, [r7, r0, lsl #1]
 800e5ee:	5c33      	ldrb	r3, [r6, r0]
 800e5f0:	f816 7010 	ldrb.w	r7, [r6, r0, lsl #1]
 800e5f4:	5c09      	ldrb	r1, [r1, r0]
 800e5f6:	eb05 0640 	add.w	r6, r5, r0, lsl #1
 800e5fa:	0412      	lsls	r2, r2, #16
 800e5fc:	eb02 620a 	add.w	r2, r2, sl, lsl #24
 800e600:	eb06 0a04 	add.w	sl, r6, r4
 800e604:	5d36      	ldrb	r6, [r6, r4]
 800e606:	f815 4010 	ldrb.w	r4, [r5, r0, lsl #1]
 800e60a:	f81a 5000 	ldrb.w	r5, [sl, r0]
 800e60e:	042d      	lsls	r5, r5, #16
 800e610:	eb05 6606 	add.w	r6, r5, r6, lsl #24
 800e614:	0409      	lsls	r1, r1, #16
 800e616:	f81a 5010 	ldrb.w	r5, [sl, r0, lsl #1]
 800e61a:	eb01 610b 	add.w	r1, r1, fp, lsl #24
 800e61e:	041b      	lsls	r3, r3, #16
 800e620:	eb01 210e 	add.w	r1, r1, lr, lsl #8
 800e624:	eb06 2605 	add.w	r6, r6, r5, lsl #8
 800e628:	eb0a 0e00 	add.w	lr, sl, r0
 800e62c:	9d07      	ldr	r5, [sp, #28]
 800e62e:	f81e b010 	ldrb.w	fp, [lr, r0, lsl #1]
 800e632:	eb03 6308 	add.w	r3, r3, r8, lsl #24
 800e636:	eb03 2307 	add.w	r3, r3, r7, lsl #8
 800e63a:	9f08      	ldr	r7, [sp, #32]
 800e63c:	eb0e 0040 	add.w	r0, lr, r0, lsl #1
 800e640:	4429      	add	r1, r5
 800e642:	9d04      	ldr	r5, [sp, #16]
 800e644:	4438      	add	r0, r7
 800e646:	eb02 220c 	add.w	r2, r2, ip, lsl #8
 800e64a:	9004      	str	r0, [sp, #16]
 800e64c:	442a      	add	r2, r5
 800e64e:	eb06 0a0b 	add.w	sl, r6, fp
 800e652:	1918      	adds	r0, r3, r4
 800e654:	b2cb      	uxtb	r3, r1
 800e656:	f3c1 2407 	ubfx	r4, r1, #8, #8
 800e65a:	9e02      	ldr	r6, [sp, #8]
 800e65c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800e660:	f859 5024 	ldr.w	r5, [r9, r4, lsl #2]
 800e664:	f3c1 4407 	ubfx	r4, r1, #16, #8
 800e668:	441e      	add	r6, r3
 800e66a:	0e09      	lsrs	r1, r1, #24
 800e66c:	4633      	mov	r3, r6
 800e66e:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 800e672:	f859 7021 	ldr.w	r7, [r9, r1, lsl #2]
 800e676:	b2d4      	uxtb	r4, r2
 800e678:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 800e67c:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800e680:	eb06 2b95 	add.w	fp, r6, r5, lsr #10
 800e684:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 800e688:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800e68c:	f3c2 4407 	ubfx	r4, r2, #16, #8
 800e690:	0e12      	lsrs	r2, r2, #24
 800e692:	eb07 279b 	add.w	r7, r7, fp, lsr #10
 800e696:	eb06 2897 	add.w	r8, r6, r7, lsr #10
 800e69a:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 800e69e:	f859 4022 	ldr.w	r4, [r9, r2, lsl #2]
 800e6a2:	9702      	str	r7, [sp, #8]
 800e6a4:	b2c2      	uxtb	r2, r0
 800e6a6:	eb01 2198 	add.w	r1, r1, r8, lsr #10
 800e6aa:	eb06 2e91 	add.w	lr, r6, r1, lsr #10
 800e6ae:	f859 6022 	ldr.w	r6, [r9, r2, lsl #2]
 800e6b2:	eb04 249e 	add.w	r4, r4, lr, lsr #10
 800e6b6:	f3c0 2207 	ubfx	r2, r0, #8, #8
 800e6ba:	eb06 2c94 	add.w	ip, r6, r4, lsr #10
 800e6be:	f3c0 4607 	ubfx	r6, r0, #16, #8
 800e6c2:	f859 2022 	ldr.w	r2, [r9, r2, lsl #2]
 800e6c6:	f859 7026 	ldr.w	r7, [r9, r6, lsl #2]
 800e6ca:	0e00      	lsrs	r0, r0, #24
 800e6cc:	fa5f f68a 	uxtb.w	r6, sl
 800e6d0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e6d4:	9308      	str	r3, [sp, #32]
 800e6d6:	f859 0020 	ldr.w	r0, [r9, r0, lsl #2]
 800e6da:	f859 6026 	ldr.w	r6, [r9, r6, lsl #2]
 800e6de:	eb02 229c 	add.w	r2, r2, ip, lsr #10
 800e6e2:	f3ca 2307 	ubfx	r3, sl, #8, #8
 800e6e6:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800e6ea:	9509      	str	r5, [sp, #36]	@ 0x24
 800e6ec:	eb07 2792 	add.w	r7, r7, r2, lsr #10
 800e6f0:	f3ca 4507 	ubfx	r5, sl, #16, #8
 800e6f4:	eb00 2097 	add.w	r0, r0, r7, lsr #10
 800e6f8:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800e6fc:	f859 5025 	ldr.w	r5, [r9, r5, lsl #2]
 800e700:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 800e704:	eb06 2690 	add.w	r6, r6, r0, lsr #10
 800e708:	eb03 2396 	add.w	r3, r3, r6, lsr #10
 800e70c:	f859 a02a 	ldr.w	sl, [r9, sl, lsl #2]
 800e710:	9306      	str	r3, [sp, #24]
 800e712:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 800e716:	9b02      	ldr	r3, [sp, #8]
 800e718:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 800e71c:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800e720:	f8cd a01c 	str.w	sl, [sp, #28]
 800e724:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 800e728:	9b06      	ldr	r3, [sp, #24]
 800e72a:	9506      	str	r5, [sp, #24]
 800e72c:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800e72e:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800e732:	f8cd e008 	str.w	lr, [sp, #8]
 800e736:	46ae      	mov	lr, r5
 800e738:	9d08      	ldr	r5, [sp, #32]
 800e73a:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800e73e:	ea4e 4e05 	orr.w	lr, lr, r5, lsl #16
 800e742:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800e746:	9d02      	ldr	r5, [sp, #8]
 800e748:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800e74c:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800e750:	9f07      	ldr	r7, [sp, #28]
 800e752:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800e756:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800e75a:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800e75e:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800e762:	9d06      	ldr	r5, [sp, #24]
 800e764:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e768:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800e76c:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800e770:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 800e774:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800e778:	f3c7 0c09 	ubfx	ip, r7, #0, #10
 800e77c:	0abe      	lsrs	r6, r7, #10
 800e77e:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800e782:	9602      	str	r6, [sp, #8]
 800e784:	ea4a 4a0b 	orr.w	sl, sl, fp, lsl #16
 800e788:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 800e78c:	ea4c 4505 	orr.w	r5, ip, r5, lsl #16
 800e790:	4e52      	ldr	r6, [pc, #328]	@ (800e8dc <D128_GENERIC+0x384>)
 800e792:	9f01      	ldr	r7, [sp, #4]
 800e794:	fb2e 7606 	smlad	r6, lr, r6, r7
 800e798:	4f51      	ldr	r7, [pc, #324]	@ (800e8e0 <D128_GENERIC+0x388>)
 800e79a:	fb2a 6607 	smlad	r6, sl, r7, r6
 800e79e:	4f51      	ldr	r7, [pc, #324]	@ (800e8e4 <D128_GENERIC+0x38c>)
 800e7a0:	fb21 6607 	smlad	r6, r1, r7, r6
 800e7a4:	4f50      	ldr	r7, [pc, #320]	@ (800e8e8 <D128_GENERIC+0x390>)
 800e7a6:	fb24 6607 	smlad	r6, r4, r7, r6
 800e7aa:	4f50      	ldr	r7, [pc, #320]	@ (800e8ec <D128_GENERIC+0x394>)
 800e7ac:	fb22 6607 	smlad	r6, r2, r7, r6
 800e7b0:	4f4f      	ldr	r7, [pc, #316]	@ (800e8f0 <D128_GENERIC+0x398>)
 800e7b2:	fb20 6607 	smlad	r6, r0, r7, r6
 800e7b6:	4f4f      	ldr	r7, [pc, #316]	@ (800e8f4 <D128_GENERIC+0x39c>)
 800e7b8:	fb23 6607 	smlad	r6, r3, r7, r6
 800e7bc:	f44f 3780 	mov.w	r7, #65536	@ 0x10000
 800e7c0:	fb25 6807 	smlad	r8, r5, r7, r6
 800e7c4:	4f4c      	ldr	r7, [pc, #304]	@ (800e8f8 <D128_GENERIC+0x3a0>)
 800e7c6:	9e03      	ldr	r6, [sp, #12]
 800e7c8:	fb2e 6c07 	smlad	ip, lr, r7, r6
 800e7cc:	4e4b      	ldr	r6, [pc, #300]	@ (800e8fc <D128_GENERIC+0x3a4>)
 800e7ce:	fb2a cc06 	smlad	ip, sl, r6, ip
 800e7d2:	4f4b      	ldr	r7, [pc, #300]	@ (800e900 <D128_GENERIC+0x3a8>)
 800e7d4:	fb21 cc07 	smlad	ip, r1, r7, ip
 800e7d8:	4f4a      	ldr	r7, [pc, #296]	@ (800e904 <D128_GENERIC+0x3ac>)
 800e7da:	fb24 cc07 	smlad	ip, r4, r7, ip
 800e7de:	4f4a      	ldr	r7, [pc, #296]	@ (800e908 <D128_GENERIC+0x3b0>)
 800e7e0:	fb22 cc07 	smlad	ip, r2, r7, ip
 800e7e4:	4f49      	ldr	r7, [pc, #292]	@ (800e90c <D128_GENERIC+0x3b4>)
 800e7e6:	fb20 cc07 	smlad	ip, r0, r7, ip
 800e7ea:	4f49      	ldr	r7, [pc, #292]	@ (800e910 <D128_GENERIC+0x3b8>)
 800e7ec:	fb23 c707 	smlad	r7, r3, r7, ip
 800e7f0:	f8df c140 	ldr.w	ip, [pc, #320]	@ 800e934 <D128_GENERIC+0x3dc>
 800e7f4:	fb25 760c 	smlad	r6, r5, ip, r7
 800e7f8:	f04f 0b01 	mov.w	fp, #1
 800e7fc:	9601      	str	r6, [sp, #4]
 800e7fe:	fb2e fb0b 	smuad	fp, lr, fp
 800e802:	4f44      	ldr	r7, [pc, #272]	@ (800e914 <D128_GENERIC+0x3bc>)
 800e804:	fb2a ba07 	smlad	sl, sl, r7, fp
 800e808:	4f43      	ldr	r7, [pc, #268]	@ (800e918 <D128_GENERIC+0x3c0>)
 800e80a:	fb21 aa07 	smlad	sl, r1, r7, sl
 800e80e:	4f43      	ldr	r7, [pc, #268]	@ (800e91c <D128_GENERIC+0x3c4>)
 800e810:	fb24 aa07 	smlad	sl, r4, r7, sl
 800e814:	4f42      	ldr	r7, [pc, #264]	@ (800e920 <D128_GENERIC+0x3c8>)
 800e816:	fb22 a707 	smlad	r7, r2, r7, sl
 800e81a:	4a42      	ldr	r2, [pc, #264]	@ (800e924 <D128_GENERIC+0x3cc>)
 800e81c:	fb20 7702 	smlad	r7, r0, r2, r7
 800e820:	4a41      	ldr	r2, [pc, #260]	@ (800e928 <D128_GENERIC+0x3d0>)
 800e822:	fb23 7702 	smlad	r7, r3, r2, r7
 800e826:	4b41      	ldr	r3, [pc, #260]	@ (800e92c <D128_GENERIC+0x3d4>)
 800e828:	fb25 7303 	smlad	r3, r5, r3, r7
 800e82c:	9303      	str	r3, [sp, #12]
 800e82e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e830:	f5a8 1680 	sub.w	r6, r8, #1048576	@ 0x100000
 800e834:	b183      	cbz	r3, 800e858 <D128_GENERIC+0x300>
 800e836:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e838:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e83a:	4432      	add	r2, r6
 800e83c:	1a52      	subs	r2, r2, r1
 800e83e:	fba2 4503 	umull	r4, r5, r2, r3
 800e842:	17d1      	asrs	r1, r2, #31
 800e844:	fb03 5501 	mla	r5, r3, r1, r5
 800e848:	f114 4200 	adds.w	r2, r4, #2147483648	@ 0x80000000
 800e84c:	f145 0300 	adc.w	r3, r5, #0
 800e850:	005b      	lsls	r3, r3, #1
 800e852:	e9cd 360a 	strd	r3, r6, [sp, #40]	@ 0x28
 800e856:	461e      	mov	r6, r3
 800e858:	9800      	ldr	r0, [sp, #0]
 800e85a:	9c05      	ldr	r4, [sp, #20]
 800e85c:	8d01      	ldrh	r1, [r0, #40]	@ 0x28
 800e85e:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 800e860:	01f6      	lsls	r6, r6, #7
 800e862:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800e866:	2300      	movs	r3, #0
 800e868:	fbc5 2306 	smlal	r2, r3, r5, r6
 800e86c:	fb04 f101 	mul.w	r1, r4, r1
 800e870:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e872:	109b      	asrs	r3, r3, #2
 800e874:	f303 030f 	ssat	r3, #16, r3
 800e878:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
 800e87c:	8cc3      	ldrh	r3, [r0, #38]	@ 0x26
 800e87e:	1c62      	adds	r2, r4, #1
 800e880:	4293      	cmp	r3, r2
 800e882:	9205      	str	r2, [sp, #20]
 800e884:	dd16      	ble.n	800e8b4 <D128_GENERIC+0x35c>
 800e886:	9b00      	ldr	r3, [sp, #0]
 800e888:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 800e88a:	2a01      	cmp	r2, #1
 800e88c:	f47f ae83 	bne.w	800e596 <D128_GENERIC+0x3e>
 800e890:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e892:	9c04      	ldr	r4, [sp, #16]
 800e894:	069b      	lsls	r3, r3, #26
 800e896:	e9d4 1200 	ldrd	r1, r2, [r4]
 800e89a:	68a0      	ldr	r0, [r4, #8]
 800e89c:	f8d4 a00c 	ldr.w	sl, [r4, #12]
 800e8a0:	f104 0410 	add.w	r4, r4, #16
 800e8a4:	d517      	bpl.n	800e8d6 <D128_GENERIC+0x37e>
 800e8a6:	ba49      	rev16	r1, r1
 800e8a8:	ba52      	rev16	r2, r2
 800e8aa:	ba40      	rev16	r0, r0
 800e8ac:	fa9a fa9a 	rev16.w	sl, sl
 800e8b0:	9404      	str	r4, [sp, #16]
 800e8b2:	e6cf      	b.n	800e654 <D128_GENERIC+0xfc>
 800e8b4:	9b00      	ldr	r3, [sp, #0]
 800e8b6:	9903      	ldr	r1, [sp, #12]
 800e8b8:	6099      	str	r1, [r3, #8]
 800e8ba:	9901      	ldr	r1, [sp, #4]
 800e8bc:	60d9      	str	r1, [r3, #12]
 800e8be:	9902      	ldr	r1, [sp, #8]
 800e8c0:	61d9      	str	r1, [r3, #28]
 800e8c2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800e8c4:	6119      	str	r1, [r3, #16]
 800e8c6:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800e8c8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e8ca:	6159      	str	r1, [r3, #20]
 800e8cc:	2000      	movs	r0, #0
 800e8ce:	619a      	str	r2, [r3, #24]
 800e8d0:	b011      	add	sp, #68	@ 0x44
 800e8d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e8d6:	9404      	str	r4, [sp, #16]
 800e8d8:	e6bc      	b.n	800e654 <D128_GENERIC+0xfc>
 800e8da:	bf00      	nop
 800e8dc:	00780069 	.word	0x00780069
 800e8e0:	005b004e 	.word	0x005b004e
 800e8e4:	00420037 	.word	0x00420037
 800e8e8:	002d0024 	.word	0x002d0024
 800e8ec:	001c0015 	.word	0x001c0015
 800e8f0:	000f000a 	.word	0x000f000a
 800e8f4:	00060003 	.word	0x00060003
 800e8f8:	00880096 	.word	0x00880096
 800e8fc:	00a200ac 	.word	0x00a200ac
 800e900:	00b400ba 	.word	0x00b400ba
 800e904:	00be00c0 	.word	0x00be00c0
 800e908:	00c000be 	.word	0x00c000be
 800e90c:	00ba00b4 	.word	0x00ba00b4
 800e910:	00ac00a2 	.word	0x00ac00a2
 800e914:	00030006 	.word	0x00030006
 800e918:	000a000f 	.word	0x000a000f
 800e91c:	0015001c 	.word	0x0015001c
 800e920:	0024002d 	.word	0x0024002d
 800e924:	00370042 	.word	0x00370042
 800e928:	004e005b 	.word	0x004e005b
 800e92c:	00690078 	.word	0x00690078
 800e930:	20000040 	.word	0x20000040
 800e934:	00960088 	.word	0x00960088

0800e938 <D16_1CH_HTONS_VOL_HP>:
 800e938:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e93c:	e9d2 5402 	ldrd	r5, r4, [r2, #8]
 800e940:	b085      	sub	sp, #20
 800e942:	4681      	mov	r9, r0
 800e944:	8cd0      	ldrh	r0, [r2, #38]	@ 0x26
 800e946:	6993      	ldr	r3, [r2, #24]
 800e948:	9303      	str	r3, [sp, #12]
 800e94a:	e9d2 6704 	ldrd	r6, r7, [r2, #16]
 800e94e:	69d3      	ldr	r3, [r2, #28]
 800e950:	9402      	str	r4, [sp, #8]
 800e952:	f8d2 a030 	ldr.w	sl, [r2, #48]	@ 0x30
 800e956:	f8d2 c020 	ldr.w	ip, [r2, #32]
 800e95a:	2800      	cmp	r0, #0
 800e95c:	d057      	beq.n	800ea0e <D16_1CH_HTONS_VOL_HP+0xd6>
 800e95e:	eb09 0b40 	add.w	fp, r9, r0, lsl #1
 800e962:	f8df e0b8 	ldr.w	lr, [pc, #184]	@ 800ea1c <D16_1CH_HTONS_VOL_HP+0xe4>
 800e966:	f1a1 0802 	sub.w	r8, r1, #2
 800e96a:	4639      	mov	r1, r7
 800e96c:	465f      	mov	r7, fp
 800e96e:	46d3      	mov	fp, sl
 800e970:	46ca      	mov	sl, r9
 800e972:	4699      	mov	r9, r3
 800e974:	4633      	mov	r3, r6
 800e976:	4616      	mov	r6, r2
 800e978:	f85a 2b02 	ldr.w	r2, [sl], #2
 800e97c:	ba52      	rev16	r2, r2
 800e97e:	b2d4      	uxtb	r4, r2
 800e980:	f3c2 2007 	ubfx	r0, r2, #8, #8
 800e984:	f85e 2024 	ldr.w	r2, [lr, r4, lsl #2]
 800e988:	f85e 0020 	ldr.w	r0, [lr, r0, lsl #2]
 800e98c:	4491      	add	r9, r2
 800e98e:	eb00 2099 	add.w	r0, r0, r9, lsr #10
 800e992:	f3c0 0209 	ubfx	r2, r0, #0, #10
 800e996:	f3c9 0909 	ubfx	r9, r9, #0, #10
 800e99a:	ea42 4209 	orr.w	r2, r2, r9, lsl #16
 800e99e:	ea4f 2990 	mov.w	r9, r0, lsr #10
 800e9a2:	481c      	ldr	r0, [pc, #112]	@ (800ea14 <D16_1CH_HTONS_VOL_HP+0xdc>)
 800e9a4:	fb22 5400 	smlad	r4, r2, r0, r5
 800e9a8:	481b      	ldr	r0, [pc, #108]	@ (800ea18 <D16_1CH_HTONS_VOL_HP+0xe0>)
 800e9aa:	fb22 f500 	smuad	r5, r2, r0
 800e9ae:	f5a4 6400 	sub.w	r4, r4, #2048	@ 0x800
 800e9b2:	18e2      	adds	r2, r4, r3
 800e9b4:	1a52      	subs	r2, r2, r1
 800e9b6:	17d1      	asrs	r1, r2, #31
 800e9b8:	fba2 230c 	umull	r2, r3, r2, ip
 800e9bc:	f112 4000 	adds.w	r0, r2, #2147483648	@ 0x80000000
 800e9c0:	fb0c 3301 	mla	r3, ip, r1, r3
 800e9c4:	f143 0100 	adc.w	r1, r3, #0
 800e9c8:	e9cd 0100 	strd	r0, r1, [sp]
 800e9cc:	044a      	lsls	r2, r1, #17
 800e9ce:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800e9d2:	2100      	movs	r1, #0
 800e9d4:	9b01      	ldr	r3, [sp, #4]
 800e9d6:	fbcb 0102 	smlal	r0, r1, fp, r2
 800e9da:	45ba      	cmp	sl, r7
 800e9dc:	ea4f 02a1 	mov.w	r2, r1, asr #2
 800e9e0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800e9e4:	f302 020f 	ssat	r2, #16, r2
 800e9e8:	4621      	mov	r1, r4
 800e9ea:	f828 2f02 	strh.w	r2, [r8, #2]!
 800e9ee:	d1c3      	bne.n	800e978 <D16_1CH_HTONS_VOL_HP+0x40>
 800e9f0:	4632      	mov	r2, r6
 800e9f2:	461e      	mov	r6, r3
 800e9f4:	464b      	mov	r3, r9
 800e9f6:	9902      	ldr	r1, [sp, #8]
 800e9f8:	61d3      	str	r3, [r2, #28]
 800e9fa:	9b03      	ldr	r3, [sp, #12]
 800e9fc:	6095      	str	r5, [r2, #8]
 800e9fe:	2000      	movs	r0, #0
 800ea00:	60d1      	str	r1, [r2, #12]
 800ea02:	e9c2 6404 	strd	r6, r4, [r2, #16]
 800ea06:	6193      	str	r3, [r2, #24]
 800ea08:	b005      	add	sp, #20
 800ea0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea0e:	463c      	mov	r4, r7
 800ea10:	e7f1      	b.n	800e9f6 <D16_1CH_HTONS_VOL_HP+0xbe>
 800ea12:	bf00      	nop
 800ea14:	00030001 	.word	0x00030001
 800ea18:	00010003 	.word	0x00010003
 800ea1c:	20000040 	.word	0x20000040

0800ea20 <D24_1CH_HTONS_VOL_HP>:
 800ea20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea24:	4696      	mov	lr, r2
 800ea26:	b089      	sub	sp, #36	@ 0x24
 800ea28:	f8de 7030 	ldr.w	r7, [lr, #48]	@ 0x30
 800ea2c:	8cd2      	ldrh	r2, [r2, #38]	@ 0x26
 800ea2e:	f8de 3018 	ldr.w	r3, [lr, #24]
 800ea32:	9703      	str	r7, [sp, #12]
 800ea34:	f8de 7020 	ldr.w	r7, [lr, #32]
 800ea38:	9306      	str	r3, [sp, #24]
 800ea3a:	9205      	str	r2, [sp, #20]
 800ea3c:	e9de 5404 	ldrd	r5, r4, [lr, #16]
 800ea40:	f8de 601c 	ldr.w	r6, [lr, #28]
 800ea44:	9704      	str	r7, [sp, #16]
 800ea46:	e9de 3a02 	ldrd	r3, sl, [lr, #8]
 800ea4a:	2a00      	cmp	r2, #0
 800ea4c:	f000 8081 	beq.w	800eb52 <D24_1CH_HTONS_VOL_HP+0x132>
 800ea50:	f1a1 0b02 	sub.w	fp, r1, #2
 800ea54:	2700      	movs	r7, #0
 800ea56:	46d9      	mov	r9, fp
 800ea58:	f8cd e01c 	str.w	lr, [sp, #28]
 800ea5c:	46d3      	mov	fp, sl
 800ea5e:	f8df c100 	ldr.w	ip, [pc, #256]	@ 800eb60 <D24_1CH_HTONS_VOL_HP+0x140>
 800ea62:	46a8      	mov	r8, r5
 800ea64:	46ba      	mov	sl, r7
 800ea66:	469e      	mov	lr, r3
 800ea68:	e052      	b.n	800eb10 <D24_1CH_HTONS_VOL_HP+0xf0>
 800ea6a:	7842      	ldrb	r2, [r0, #1]
 800ea6c:	3002      	adds	r0, #2
 800ea6e:	4413      	add	r3, r2
 800ea70:	b2d9      	uxtb	r1, r3
 800ea72:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800ea76:	f85c 7021 	ldr.w	r7, [ip, r1, lsl #2]
 800ea7a:	f85c 2022 	ldr.w	r2, [ip, r2, lsl #2]
 800ea7e:	0c1b      	lsrs	r3, r3, #16
 800ea80:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 800ea84:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 800ea88:	f85c 6023 	ldr.w	r6, [ip, r3, lsl #2]
 800ea8c:	f3c7 0309 	ubfx	r3, r7, #0, #10
 800ea90:	f3c2 0709 	ubfx	r7, r2, #0, #10
 800ea94:	eb06 2692 	add.w	r6, r6, r2, lsr #10
 800ea98:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
 800ea9c:	4a2e      	ldr	r2, [pc, #184]	@ (800eb58 <D24_1CH_HTONS_VOL_HP+0x138>)
 800ea9e:	fb23 b102 	smlad	r1, r3, r2, fp
 800eaa2:	4a2e      	ldr	r2, [pc, #184]	@ (800eb5c <D24_1CH_HTONS_VOL_HP+0x13c>)
 800eaa4:	fb23 eb02 	smlad	fp, r3, r2, lr
 800eaa8:	f3c6 0e09 	ubfx	lr, r6, #0, #10
 800eaac:	eb0e 0e4e 	add.w	lr, lr, lr, lsl #1
 800eab0:	eb0b 0b4e 	add.w	fp, fp, lr, lsl #1
 800eab4:	2201      	movs	r2, #1
 800eab6:	fb23 f702 	smuad	r7, r3, r2
 800eaba:	f5a1 51d8 	sub.w	r1, r1, #6912	@ 0x1b00
 800eabe:	eb01 0208 	add.w	r2, r1, r8
 800eac2:	1b12      	subs	r2, r2, r4
 800eac4:	17d4      	asrs	r4, r2, #31
 800eac6:	4613      	mov	r3, r2
 800eac8:	e9cd 3400 	strd	r3, r4, [sp]
 800eacc:	9c04      	ldr	r4, [sp, #16]
 800eace:	9d01      	ldr	r5, [sp, #4]
 800ead0:	fba2 2304 	umull	r2, r3, r2, r4
 800ead4:	fb04 3305 	mla	r3, r4, r5, r3
 800ead8:	f112 4400 	adds.w	r4, r2, #2147483648	@ 0x80000000
 800eadc:	f143 0500 	adc.w	r5, r3, #0
 800eae0:	9b03      	ldr	r3, [sp, #12]
 800eae2:	e9cd 4500 	strd	r4, r5, [sp]
 800eae6:	03ea      	lsls	r2, r5, #15
 800eae8:	f04f 4400 	mov.w	r4, #2147483648	@ 0x80000000
 800eaec:	2500      	movs	r5, #0
 800eaee:	fbc3 4502 	smlal	r4, r5, r3, r2
 800eaf2:	9b01      	ldr	r3, [sp, #4]
 800eaf4:	ea4f 0843 	mov.w	r8, r3, lsl #1
 800eaf8:	10ab      	asrs	r3, r5, #2
 800eafa:	f303 030f 	ssat	r3, #16, r3
 800eafe:	f829 3f02 	strh.w	r3, [r9, #2]!
 800eb02:	9b05      	ldr	r3, [sp, #20]
 800eb04:	f10a 0a01 	add.w	sl, sl, #1
 800eb08:	459a      	cmp	sl, r3
 800eb0a:	44be      	add	lr, r7
 800eb0c:	460c      	mov	r4, r1
 800eb0e:	d00e      	beq.n	800eb2e <D24_1CH_HTONS_VOL_HP+0x10e>
 800eb10:	7801      	ldrb	r1, [r0, #0]
 800eb12:	78c2      	ldrb	r2, [r0, #3]
 800eb14:	020b      	lsls	r3, r1, #8
 800eb16:	f01a 0f01 	tst.w	sl, #1
 800eb1a:	eb03 4302 	add.w	r3, r3, r2, lsl #16
 800eb1e:	d0a4      	beq.n	800ea6a <D24_1CH_HTONS_VOL_HP+0x4a>
 800eb20:	7885      	ldrb	r5, [r0, #2]
 800eb22:	0212      	lsls	r2, r2, #8
 800eb24:	eb02 4305 	add.w	r3, r2, r5, lsl #16
 800eb28:	440b      	add	r3, r1
 800eb2a:	3004      	adds	r0, #4
 800eb2c:	e7a0      	b.n	800ea70 <D24_1CH_HTONS_VOL_HP+0x50>
 800eb2e:	4673      	mov	r3, lr
 800eb30:	f8dd e01c 	ldr.w	lr, [sp, #28]
 800eb34:	46da      	mov	sl, fp
 800eb36:	4645      	mov	r5, r8
 800eb38:	e9ce 3a02 	strd	r3, sl, [lr, #8]
 800eb3c:	9b06      	ldr	r3, [sp, #24]
 800eb3e:	f8ce 601c 	str.w	r6, [lr, #28]
 800eb42:	2000      	movs	r0, #0
 800eb44:	e9ce 5104 	strd	r5, r1, [lr, #16]
 800eb48:	f8ce 3018 	str.w	r3, [lr, #24]
 800eb4c:	b009      	add	sp, #36	@ 0x24
 800eb4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eb52:	4621      	mov	r1, r4
 800eb54:	e7f0      	b.n	800eb38 <D24_1CH_HTONS_VOL_HP+0x118>
 800eb56:	bf00      	nop
 800eb58:	00030001 	.word	0x00030001
 800eb5c:	00060007 	.word	0x00060007
 800eb60:	20000040 	.word	0x20000040

0800eb64 <D32_1CH_HTONS_VOL_HP>:
 800eb64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb68:	4682      	mov	sl, r0
 800eb6a:	b087      	sub	sp, #28
 800eb6c:	8cd0      	ldrh	r0, [r2, #38]	@ 0x26
 800eb6e:	6993      	ldr	r3, [r2, #24]
 800eb70:	9304      	str	r3, [sp, #16]
 800eb72:	e9d2 6704 	ldrd	r6, r7, [r2, #16]
 800eb76:	69d5      	ldr	r5, [r2, #28]
 800eb78:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 800eb7a:	f8d2 9020 	ldr.w	r9, [r2, #32]
 800eb7e:	e9d2 3802 	ldrd	r3, r8, [r2, #8]
 800eb82:	2800      	cmp	r0, #0
 800eb84:	d070      	beq.n	800ec68 <D32_1CH_HTONS_VOL_HP+0x104>
 800eb86:	468e      	mov	lr, r1
 800eb88:	f8df c0f0 	ldr.w	ip, [pc, #240]	@ 800ec7c <D32_1CH_HTONS_VOL_HP+0x118>
 800eb8c:	9205      	str	r2, [sp, #20]
 800eb8e:	eb01 0140 	add.w	r1, r1, r0, lsl #1
 800eb92:	46d3      	mov	fp, sl
 800eb94:	4638      	mov	r0, r7
 800eb96:	46ca      	mov	sl, r9
 800eb98:	9103      	str	r1, [sp, #12]
 800eb9a:	4627      	mov	r7, r4
 800eb9c:	4699      	mov	r9, r3
 800eb9e:	f85b 1b04 	ldr.w	r1, [fp], #4
 800eba2:	ba49      	rev16	r1, r1
 800eba4:	b2ca      	uxtb	r2, r1
 800eba6:	f3c1 2307 	ubfx	r3, r1, #8, #8
 800ebaa:	f85c 2022 	ldr.w	r2, [ip, r2, lsl #2]
 800ebae:	f85c 3023 	ldr.w	r3, [ip, r3, lsl #2]
 800ebb2:	f3c1 4407 	ubfx	r4, r1, #16, #8
 800ebb6:	0e09      	lsrs	r1, r1, #24
 800ebb8:	eb02 2295 	add.w	r2, r2, r5, lsr #10
 800ebbc:	f85c 4024 	ldr.w	r4, [ip, r4, lsl #2]
 800ebc0:	f85c 5021 	ldr.w	r5, [ip, r1, lsl #2]
 800ebc4:	eb03 2392 	add.w	r3, r3, r2, lsr #10
 800ebc8:	eb04 2493 	add.w	r4, r4, r3, lsr #10
 800ebcc:	eb05 2594 	add.w	r5, r5, r4, lsr #10
 800ebd0:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800ebd4:	f3c5 0109 	ubfx	r1, r5, #0, #10
 800ebd8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ebdc:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800ebe0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ebe4:	ea41 4404 	orr.w	r4, r1, r4, lsl #16
 800ebe8:	4a20      	ldr	r2, [pc, #128]	@ (800ec6c <D32_1CH_HTONS_VOL_HP+0x108>)
 800ebea:	fb23 8802 	smlad	r8, r3, r2, r8
 800ebee:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800ebf2:	fb24 8102 	smlad	r1, r4, r2, r8
 800ebf6:	4a1e      	ldr	r2, [pc, #120]	@ (800ec70 <D32_1CH_HTONS_VOL_HP+0x10c>)
 800ebf8:	fb23 9802 	smlad	r8, r3, r2, r9
 800ebfc:	4a1d      	ldr	r2, [pc, #116]	@ (800ec74 <D32_1CH_HTONS_VOL_HP+0x110>)
 800ebfe:	fb24 8802 	smlad	r8, r4, r2, r8
 800ec02:	2201      	movs	r2, #1
 800ec04:	fb23 f302 	smuad	r3, r3, r2
 800ec08:	4a1b      	ldr	r2, [pc, #108]	@ (800ec78 <D32_1CH_HTONS_VOL_HP+0x114>)
 800ec0a:	fb24 3902 	smlad	r9, r4, r2, r3
 800ec0e:	f5a1 4480 	sub.w	r4, r1, #16384	@ 0x4000
 800ec12:	19a2      	adds	r2, r4, r6
 800ec14:	1a12      	subs	r2, r2, r0
 800ec16:	17d1      	asrs	r1, r2, #31
 800ec18:	fba2 230a 	umull	r2, r3, r2, sl
 800ec1c:	f112 4000 	adds.w	r0, r2, #2147483648	@ 0x80000000
 800ec20:	fb0a 3301 	mla	r3, sl, r1, r3
 800ec24:	f143 0100 	adc.w	r1, r3, #0
 800ec28:	e9cd 0100 	strd	r0, r1, [sp]
 800ec2c:	038a      	lsls	r2, r1, #14
 800ec2e:	9b01      	ldr	r3, [sp, #4]
 800ec30:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800ec34:	2100      	movs	r1, #0
 800ec36:	fbc7 0102 	smlal	r0, r1, r7, r2
 800ec3a:	108a      	asrs	r2, r1, #2
 800ec3c:	005e      	lsls	r6, r3, #1
 800ec3e:	f302 020f 	ssat	r2, #16, r2
 800ec42:	9b03      	ldr	r3, [sp, #12]
 800ec44:	f82e 2b02 	strh.w	r2, [lr], #2
 800ec48:	459e      	cmp	lr, r3
 800ec4a:	4620      	mov	r0, r4
 800ec4c:	d1a7      	bne.n	800eb9e <D32_1CH_HTONS_VOL_HP+0x3a>
 800ec4e:	9a05      	ldr	r2, [sp, #20]
 800ec50:	464b      	mov	r3, r9
 800ec52:	e9c2 3802 	strd	r3, r8, [r2, #8]
 800ec56:	9b04      	ldr	r3, [sp, #16]
 800ec58:	61d5      	str	r5, [r2, #28]
 800ec5a:	2000      	movs	r0, #0
 800ec5c:	e9c2 6404 	strd	r6, r4, [r2, #16]
 800ec60:	6193      	str	r3, [r2, #24]
 800ec62:	b007      	add	sp, #28
 800ec64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec68:	463c      	mov	r4, r7
 800ec6a:	e7f2      	b.n	800ec52 <D32_1CH_HTONS_VOL_HP+0xee>
 800ec6c:	00060003 	.word	0x00060003
 800ec70:	000a000c 	.word	0x000a000c
 800ec74:	000c000a 	.word	0x000c000a
 800ec78:	00030006 	.word	0x00030006
 800ec7c:	20000040 	.word	0x20000040

0800ec80 <D48_1CH_HTONS_VOL_HP>:
 800ec80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec84:	b087      	sub	sp, #28
 800ec86:	6b17      	ldr	r7, [r2, #48]	@ 0x30
 800ec88:	8cd5      	ldrh	r5, [r2, #38]	@ 0x26
 800ec8a:	6993      	ldr	r3, [r2, #24]
 800ec8c:	9702      	str	r7, [sp, #8]
 800ec8e:	6a17      	ldr	r7, [r2, #32]
 800ec90:	9304      	str	r3, [sp, #16]
 800ec92:	e9d2 4904 	ldrd	r4, r9, [r2, #16]
 800ec96:	69d6      	ldr	r6, [r2, #28]
 800ec98:	9705      	str	r7, [sp, #20]
 800ec9a:	e9d2 3c02 	ldrd	r3, ip, [r2, #8]
 800ec9e:	2d00      	cmp	r5, #0
 800eca0:	f000 8093 	beq.w	800edca <D48_1CH_HTONS_VOL_HP+0x14a>
 800eca4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800eca8:	46ba      	mov	sl, r7
 800ecaa:	eb00 0545 	add.w	r5, r0, r5, lsl #1
 800ecae:	3902      	subs	r1, #2
 800ecb0:	4f47      	ldr	r7, [pc, #284]	@ (800edd0 <D48_1CH_HTONS_VOL_HP+0x150>)
 800ecb2:	9503      	str	r5, [sp, #12]
 800ecb4:	9101      	str	r1, [sp, #4]
 800ecb6:	469e      	mov	lr, r3
 800ecb8:	9205      	str	r2, [sp, #20]
 800ecba:	e9d0 3500 	ldrd	r3, r5, [r0]
 800ecbe:	3006      	adds	r0, #6
 800ecc0:	ba5b      	rev16	r3, r3
 800ecc2:	ba6d      	rev16	r5, r5
 800ecc4:	b2da      	uxtb	r2, r3
 800ecc6:	f3c3 2107 	ubfx	r1, r3, #8, #8
 800ecca:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 800ecce:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
 800ecd2:	f3c3 4807 	ubfx	r8, r3, #16, #8
 800ecd6:	0e1b      	lsrs	r3, r3, #24
 800ecd8:	eb02 2296 	add.w	r2, r2, r6, lsr #10
 800ecdc:	f857 8028 	ldr.w	r8, [r7, r8, lsl #2]
 800ece0:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 800ece4:	fa5f fb85 	uxtb.w	fp, r5
 800ece8:	eb01 2192 	add.w	r1, r1, r2, lsr #10
 800ecec:	f3c5 2607 	ubfx	r6, r5, #8, #8
 800ecf0:	eb08 2891 	add.w	r8, r8, r1, lsr #10
 800ecf4:	f857 502b 	ldr.w	r5, [r7, fp, lsl #2]
 800ecf8:	f857 6026 	ldr.w	r6, [r7, r6, lsl #2]
 800ecfc:	eb03 2398 	add.w	r3, r3, r8, lsr #10
 800ed00:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 800ed04:	eb06 2695 	add.w	r6, r6, r5, lsr #10
 800ed08:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800ed0c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ed10:	f3c6 0b09 	ubfx	fp, r6, #0, #10
 800ed14:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800ed18:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800ed1c:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800ed20:	ea43 4808 	orr.w	r8, r3, r8, lsl #16
 800ed24:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 800ed28:	ea4b 4505 	orr.w	r5, fp, r5, lsl #16
 800ed2c:	4b29      	ldr	r3, [pc, #164]	@ (800edd4 <D48_1CH_HTONS_VOL_HP+0x154>)
 800ed2e:	fb22 c103 	smlad	r1, r2, r3, ip
 800ed32:	4b29      	ldr	r3, [pc, #164]	@ (800edd8 <D48_1CH_HTONS_VOL_HP+0x158>)
 800ed34:	fb28 1103 	smlad	r1, r8, r3, r1
 800ed38:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800ed3c:	fb25 1103 	smlad	r1, r5, r3, r1
 800ed40:	4b26      	ldr	r3, [pc, #152]	@ (800eddc <D48_1CH_HTONS_VOL_HP+0x15c>)
 800ed42:	fb22 ec03 	smlad	ip, r2, r3, lr
 800ed46:	f04f 131b 	mov.w	r3, #1769499	@ 0x1b001b
 800ed4a:	fb28 cc03 	smlad	ip, r8, r3, ip
 800ed4e:	4b24      	ldr	r3, [pc, #144]	@ (800ede0 <D48_1CH_HTONS_VOL_HP+0x160>)
 800ed50:	fb25 cc03 	smlad	ip, r5, r3, ip
 800ed54:	f04f 0e01 	mov.w	lr, #1
 800ed58:	fb22 f20e 	smuad	r2, r2, lr
 800ed5c:	4b21      	ldr	r3, [pc, #132]	@ (800ede4 <D48_1CH_HTONS_VOL_HP+0x164>)
 800ed5e:	fb28 2803 	smlad	r8, r8, r3, r2
 800ed62:	4b21      	ldr	r3, [pc, #132]	@ (800ede8 <D48_1CH_HTONS_VOL_HP+0x168>)
 800ed64:	fb25 8e03 	smlad	lr, r5, r3, r8
 800ed68:	f5a1 4158 	sub.w	r1, r1, #55296	@ 0xd800
 800ed6c:	190a      	adds	r2, r1, r4
 800ed6e:	eba2 0209 	sub.w	r2, r2, r9
 800ed72:	17d5      	asrs	r5, r2, #31
 800ed74:	fba2 230a 	umull	r2, r3, r2, sl
 800ed78:	f112 4400 	adds.w	r4, r2, #2147483648	@ 0x80000000
 800ed7c:	fb0a 3305 	mla	r3, sl, r5, r3
 800ed80:	f143 0500 	adc.w	r5, r3, #0
 800ed84:	9b02      	ldr	r3, [sp, #8]
 800ed86:	032a      	lsls	r2, r5, #12
 800ed88:	f04f 4800 	mov.w	r8, #2147483648	@ 0x80000000
 800ed8c:	f04f 0900 	mov.w	r9, #0
 800ed90:	fbc3 8902 	smlal	r8, r9, r3, r2
 800ed94:	9a01      	ldr	r2, [sp, #4]
 800ed96:	ea4f 03a9 	mov.w	r3, r9, asr #2
 800ed9a:	f303 030f 	ssat	r3, #16, r3
 800ed9e:	f822 3f02 	strh.w	r3, [r2, #2]!
 800eda2:	9b03      	ldr	r3, [sp, #12]
 800eda4:	9201      	str	r2, [sp, #4]
 800eda6:	4283      	cmp	r3, r0
 800eda8:	ea4f 0445 	mov.w	r4, r5, lsl #1
 800edac:	4689      	mov	r9, r1
 800edae:	d184      	bne.n	800ecba <D48_1CH_HTONS_VOL_HP+0x3a>
 800edb0:	9a05      	ldr	r2, [sp, #20]
 800edb2:	4673      	mov	r3, lr
 800edb4:	e9c2 3c02 	strd	r3, ip, [r2, #8]
 800edb8:	9b04      	ldr	r3, [sp, #16]
 800edba:	61d6      	str	r6, [r2, #28]
 800edbc:	2000      	movs	r0, #0
 800edbe:	e9c2 4104 	strd	r4, r1, [r2, #16]
 800edc2:	6193      	str	r3, [r2, #24]
 800edc4:	b007      	add	sp, #28
 800edc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800edca:	4649      	mov	r1, r9
 800edcc:	e7f2      	b.n	800edb4 <D48_1CH_HTONS_VOL_HP+0x134>
 800edce:	bf00      	nop
 800edd0:	20000040 	.word	0x20000040
 800edd4:	000f000a 	.word	0x000f000a
 800edd8:	00060003 	.word	0x00060003
 800eddc:	00150019 	.word	0x00150019
 800ede0:	00190015 	.word	0x00190015
 800ede4:	00030006 	.word	0x00030006
 800ede8:	000a000f 	.word	0x000a000f

0800edec <D64_1CH_HTONS_VOL_HP>:
 800edec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800edf0:	b087      	sub	sp, #28
 800edf2:	6913      	ldr	r3, [r2, #16]
 800edf4:	9300      	str	r3, [sp, #0]
 800edf6:	e9d2 4305 	ldrd	r4, r3, [r2, #20]
 800edfa:	6b16      	ldr	r6, [r2, #48]	@ 0x30
 800edfc:	9601      	str	r6, [sp, #4]
 800edfe:	4681      	mov	r9, r0
 800ee00:	8cd0      	ldrh	r0, [r2, #38]	@ 0x26
 800ee02:	6a16      	ldr	r6, [r2, #32]
 800ee04:	9304      	str	r3, [sp, #16]
 800ee06:	e9d2 5802 	ldrd	r5, r8, [r2, #8]
 800ee0a:	69d3      	ldr	r3, [r2, #28]
 800ee0c:	9602      	str	r6, [sp, #8]
 800ee0e:	2800      	cmp	r0, #0
 800ee10:	f000 809d 	beq.w	800ef4e <D64_1CH_HTONS_VOL_HP+0x162>
 800ee14:	468e      	mov	lr, r1
 800ee16:	f8df c170 	ldr.w	ip, [pc, #368]	@ 800ef88 <D64_1CH_HTONS_VOL_HP+0x19c>
 800ee1a:	9205      	str	r2, [sp, #20]
 800ee1c:	eb01 0140 	add.w	r1, r1, r0, lsl #1
 800ee20:	9103      	str	r1, [sp, #12]
 800ee22:	4622      	mov	r2, r4
 800ee24:	4619      	mov	r1, r3
 800ee26:	f859 3b08 	ldr.w	r3, [r9], #8
 800ee2a:	f859 6c04 	ldr.w	r6, [r9, #-4]
 800ee2e:	ba5b      	rev16	r3, r3
 800ee30:	ba76      	rev16	r6, r6
 800ee32:	b2dc      	uxtb	r4, r3
 800ee34:	f3c3 2007 	ubfx	r0, r3, #8, #8
 800ee38:	f85c 7024 	ldr.w	r7, [ip, r4, lsl #2]
 800ee3c:	f85c 4020 	ldr.w	r4, [ip, r0, lsl #2]
 800ee40:	f3c3 4007 	ubfx	r0, r3, #16, #8
 800ee44:	0e1b      	lsrs	r3, r3, #24
 800ee46:	eb01 0b07 	add.w	fp, r1, r7
 800ee4a:	f85c 7020 	ldr.w	r7, [ip, r0, lsl #2]
 800ee4e:	f85c 0023 	ldr.w	r0, [ip, r3, lsl #2]
 800ee52:	b2f1      	uxtb	r1, r6
 800ee54:	eb04 249b 	add.w	r4, r4, fp, lsr #10
 800ee58:	f3c6 2307 	ubfx	r3, r6, #8, #8
 800ee5c:	eb07 2a94 	add.w	sl, r7, r4, lsr #10
 800ee60:	f85c 7021 	ldr.w	r7, [ip, r1, lsl #2]
 800ee64:	f85c 3023 	ldr.w	r3, [ip, r3, lsl #2]
 800ee68:	f3c6 4107 	ubfx	r1, r6, #16, #8
 800ee6c:	eb00 209a 	add.w	r0, r0, sl, lsr #10
 800ee70:	0e36      	lsrs	r6, r6, #24
 800ee72:	eb07 2790 	add.w	r7, r7, r0, lsr #10
 800ee76:	f85c 1021 	ldr.w	r1, [ip, r1, lsl #2]
 800ee7a:	f85c 6026 	ldr.w	r6, [ip, r6, lsl #2]
 800ee7e:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 800ee82:	eb01 2193 	add.w	r1, r1, r3, lsr #10
 800ee86:	eb06 2691 	add.w	r6, r6, r1, lsr #10
 800ee8a:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800ee8e:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800ee92:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800ee96:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ee9a:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800ee9e:	ea44 4b0b 	orr.w	fp, r4, fp, lsl #16
 800eea2:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800eea6:	f3c6 0409 	ubfx	r4, r6, #0, #10
 800eeaa:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800eeae:	ea40 4a0a 	orr.w	sl, r0, sl, lsl #16
 800eeb2:	ea43 4707 	orr.w	r7, r3, r7, lsl #16
 800eeb6:	ea44 4001 	orr.w	r0, r4, r1, lsl #16
 800eeba:	4b2b      	ldr	r3, [pc, #172]	@ (800ef68 <D64_1CH_HTONS_VOL_HP+0x17c>)
 800eebc:	0ab1      	lsrs	r1, r6, #10
 800eebe:	fb2b 8803 	smlad	r8, fp, r3, r8
 800eec2:	4b2a      	ldr	r3, [pc, #168]	@ (800ef6c <D64_1CH_HTONS_VOL_HP+0x180>)
 800eec4:	fb2a 8803 	smlad	r8, sl, r3, r8
 800eec8:	4b29      	ldr	r3, [pc, #164]	@ (800ef70 <D64_1CH_HTONS_VOL_HP+0x184>)
 800eeca:	fb27 8803 	smlad	r8, r7, r3, r8
 800eece:	f44f 3480 	mov.w	r4, #65536	@ 0x10000
 800eed2:	fb20 8604 	smlad	r6, r0, r4, r8
 800eed6:	4b27      	ldr	r3, [pc, #156]	@ (800ef74 <D64_1CH_HTONS_VOL_HP+0x188>)
 800eed8:	fb2b 5803 	smlad	r8, fp, r3, r5
 800eedc:	fb20 8813 	smladx	r8, r0, r3, r8
 800eee0:	4b25      	ldr	r3, [pc, #148]	@ (800ef78 <D64_1CH_HTONS_VOL_HP+0x18c>)
 800eee2:	fb2a 8803 	smlad	r8, sl, r3, r8
 800eee6:	fb27 8813 	smladx	r8, r7, r3, r8
 800eeea:	2401      	movs	r4, #1
 800eeec:	fb2b fb04 	smuad	fp, fp, r4
 800eef0:	4b22      	ldr	r3, [pc, #136]	@ (800ef7c <D64_1CH_HTONS_VOL_HP+0x190>)
 800eef2:	fb2a ba03 	smlad	sl, sl, r3, fp
 800eef6:	4b22      	ldr	r3, [pc, #136]	@ (800ef80 <D64_1CH_HTONS_VOL_HP+0x194>)
 800eef8:	fb27 a703 	smlad	r7, r7, r3, sl
 800eefc:	4b21      	ldr	r3, [pc, #132]	@ (800ef84 <D64_1CH_HTONS_VOL_HP+0x198>)
 800eefe:	fb20 7503 	smlad	r5, r0, r3, r7
 800ef02:	9b00      	ldr	r3, [sp, #0]
 800ef04:	9802      	ldr	r0, [sp, #8]
 800ef06:	f5a6 3400 	sub.w	r4, r6, #131072	@ 0x20000
 800ef0a:	4423      	add	r3, r4
 800ef0c:	1a9a      	subs	r2, r3, r2
 800ef0e:	17d7      	asrs	r7, r2, #31
 800ef10:	fba2 2300 	umull	r2, r3, r2, r0
 800ef14:	fb00 3307 	mla	r3, r0, r7, r3
 800ef18:	f112 4a00 	adds.w	sl, r2, #2147483648	@ 0x80000000
 800ef1c:	f143 0b00 	adc.w	fp, r3, #0
 800ef20:	9b01      	ldr	r3, [sp, #4]
 800ef22:	ea4f 22cb 	mov.w	r2, fp, lsl #11
 800ef26:	f04f 4600 	mov.w	r6, #2147483648	@ 0x80000000
 800ef2a:	2700      	movs	r7, #0
 800ef2c:	fbc3 6702 	smlal	r6, r7, r3, r2
 800ef30:	ea4f 034b 	mov.w	r3, fp, lsl #1
 800ef34:	10ba      	asrs	r2, r7, #2
 800ef36:	9300      	str	r3, [sp, #0]
 800ef38:	f302 020f 	ssat	r2, #16, r2
 800ef3c:	9b03      	ldr	r3, [sp, #12]
 800ef3e:	f82e 2b02 	strh.w	r2, [lr], #2
 800ef42:	459e      	cmp	lr, r3
 800ef44:	4622      	mov	r2, r4
 800ef46:	f47f af6e 	bne.w	800ee26 <D64_1CH_HTONS_VOL_HP+0x3a>
 800ef4a:	9a05      	ldr	r2, [sp, #20]
 800ef4c:	460b      	mov	r3, r1
 800ef4e:	61d3      	str	r3, [r2, #28]
 800ef50:	9b00      	ldr	r3, [sp, #0]
 800ef52:	e9c2 3404 	strd	r3, r4, [r2, #16]
 800ef56:	9b04      	ldr	r3, [sp, #16]
 800ef58:	6193      	str	r3, [r2, #24]
 800ef5a:	2000      	movs	r0, #0
 800ef5c:	e9c2 5802 	strd	r5, r8, [r2, #8]
 800ef60:	b007      	add	sp, #28
 800ef62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef66:	bf00      	nop
 800ef68:	001c0015 	.word	0x001c0015
 800ef6c:	000f000a 	.word	0x000f000a
 800ef70:	00060003 	.word	0x00060003
 800ef74:	0024002a 	.word	0x0024002a
 800ef78:	002e0030 	.word	0x002e0030
 800ef7c:	00030006 	.word	0x00030006
 800ef80:	000a000f 	.word	0x000a000f
 800ef84:	0015001c 	.word	0x0015001c
 800ef88:	20000040 	.word	0x20000040

0800ef8c <D80_1CH_HTONS_VOL_HP>:
 800ef8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef90:	4615      	mov	r5, r2
 800ef92:	b089      	sub	sp, #36	@ 0x24
 800ef94:	e9d5 c402 	ldrd	ip, r4, [r5, #8]
 800ef98:	692b      	ldr	r3, [r5, #16]
 800ef9a:	9301      	str	r3, [sp, #4]
 800ef9c:	e9d5 6305 	ldrd	r6, r3, [r5, #20]
 800efa0:	9400      	str	r4, [sp, #0]
 800efa2:	8cd2      	ldrh	r2, [r2, #38]	@ 0x26
 800efa4:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 800efa6:	9403      	str	r4, [sp, #12]
 800efa8:	6a2c      	ldr	r4, [r5, #32]
 800efaa:	9306      	str	r3, [sp, #24]
 800efac:	9404      	str	r4, [sp, #16]
 800efae:	69eb      	ldr	r3, [r5, #28]
 800efb0:	2a00      	cmp	r2, #0
 800efb2:	f000 80d3 	beq.w	800f15c <D80_1CH_HTONS_VOL_HP+0x1d0>
 800efb6:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800efba:	eb00 0242 	add.w	r2, r0, r2, lsl #1
 800efbe:	9205      	str	r2, [sp, #20]
 800efc0:	4c67      	ldr	r4, [pc, #412]	@ (800f160 <D80_1CH_HTONS_VOL_HP+0x1d4>)
 800efc2:	9507      	str	r5, [sp, #28]
 800efc4:	1e8a      	subs	r2, r1, #2
 800efc6:	9202      	str	r2, [sp, #8]
 800efc8:	469b      	mov	fp, r3
 800efca:	6807      	ldr	r7, [r0, #0]
 800efcc:	6842      	ldr	r2, [r0, #4]
 800efce:	6883      	ldr	r3, [r0, #8]
 800efd0:	300a      	adds	r0, #10
 800efd2:	ba7f      	rev16	r7, r7
 800efd4:	ba52      	rev16	r2, r2
 800efd6:	ba5b      	rev16	r3, r3
 800efd8:	b2fd      	uxtb	r5, r7
 800efda:	f3c7 2107 	ubfx	r1, r7, #8, #8
 800efde:	f854 e025 	ldr.w	lr, [r4, r5, lsl #2]
 800efe2:	f854 1021 	ldr.w	r1, [r4, r1, lsl #2]
 800efe6:	f3c7 4507 	ubfx	r5, r7, #16, #8
 800efea:	44f3      	add	fp, lr
 800efec:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
 800eff0:	0e3f      	lsrs	r7, r7, #24
 800eff2:	fa5f fe82 	uxtb.w	lr, r2
 800eff6:	eb01 219b 	add.w	r1, r1, fp, lsr #10
 800effa:	eb05 2a91 	add.w	sl, r5, r1, lsr #10
 800effe:	f854 7027 	ldr.w	r7, [r4, r7, lsl #2]
 800f002:	f854 902e 	ldr.w	r9, [r4, lr, lsl #2]
 800f006:	f3c2 2507 	ubfx	r5, r2, #8, #8
 800f00a:	f3c2 4e07 	ubfx	lr, r2, #16, #8
 800f00e:	eb07 279a 	add.w	r7, r7, sl, lsr #10
 800f012:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
 800f016:	f854 802e 	ldr.w	r8, [r4, lr, lsl #2]
 800f01a:	0e12      	lsrs	r2, r2, #24
 800f01c:	eb09 2997 	add.w	r9, r9, r7, lsr #10
 800f020:	fa5f fe83 	uxtb.w	lr, r3
 800f024:	eb05 2599 	add.w	r5, r5, r9, lsr #10
 800f028:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f02c:	f854 e02e 	ldr.w	lr, [r4, lr, lsl #2]
 800f030:	f3c3 2307 	ubfx	r3, r3, #8, #8
 800f034:	eb08 2895 	add.w	r8, r8, r5, lsr #10
 800f038:	eb02 2298 	add.w	r2, r2, r8, lsr #10
 800f03c:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 800f040:	eb0e 2e92 	add.w	lr, lr, r2, lsr #10
 800f044:	eb03 239e 	add.w	r3, r3, lr, lsr #10
 800f048:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800f04c:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800f050:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800f054:	f3c9 0909 	ubfx	r9, r9, #0, #10
 800f058:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800f05c:	ea41 410b 	orr.w	r1, r1, fp, lsl #16
 800f060:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800f064:	f3c3 0b09 	ubfx	fp, r3, #0, #10
 800f068:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800f06c:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800f070:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800f074:	ea42 4808 	orr.w	r8, r2, r8, lsl #16
 800f078:	ea4b 4e0e 	orr.w	lr, fp, lr, lsl #16
 800f07c:	ea47 470a 	orr.w	r7, r7, sl, lsl #16
 800f080:	ea4f 2b93 	mov.w	fp, r3, lsr #10
 800f084:	ea45 4509 	orr.w	r5, r5, r9, lsl #16
 800f088:	4b36      	ldr	r3, [pc, #216]	@ (800f164 <D80_1CH_HTONS_VOL_HP+0x1d8>)
 800f08a:	9a00      	ldr	r2, [sp, #0]
 800f08c:	fb21 2303 	smlad	r3, r1, r3, r2
 800f090:	4a35      	ldr	r2, [pc, #212]	@ (800f168 <D80_1CH_HTONS_VOL_HP+0x1dc>)
 800f092:	fb27 3302 	smlad	r3, r7, r2, r3
 800f096:	4a35      	ldr	r2, [pc, #212]	@ (800f16c <D80_1CH_HTONS_VOL_HP+0x1e0>)
 800f098:	fb25 3302 	smlad	r3, r5, r2, r3
 800f09c:	4a34      	ldr	r2, [pc, #208]	@ (800f170 <D80_1CH_HTONS_VOL_HP+0x1e4>)
 800f09e:	fb28 3302 	smlad	r3, r8, r2, r3
 800f0a2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800f0a6:	fb2e 3302 	smlad	r3, lr, r2, r3
 800f0aa:	4a32      	ldr	r2, [pc, #200]	@ (800f174 <D80_1CH_HTONS_VOL_HP+0x1e8>)
 800f0ac:	fb21 cc02 	smlad	ip, r1, r2, ip
 800f0b0:	4a31      	ldr	r2, [pc, #196]	@ (800f178 <D80_1CH_HTONS_VOL_HP+0x1ec>)
 800f0b2:	fb27 cc02 	smlad	ip, r7, r2, ip
 800f0b6:	f04f 194b 	mov.w	r9, #4915275	@ 0x4b004b
 800f0ba:	fb25 c909 	smlad	r9, r5, r9, ip
 800f0be:	4a2f      	ldr	r2, [pc, #188]	@ (800f17c <D80_1CH_HTONS_VOL_HP+0x1f0>)
 800f0c0:	fb28 9902 	smlad	r9, r8, r2, r9
 800f0c4:	4a2e      	ldr	r2, [pc, #184]	@ (800f180 <D80_1CH_HTONS_VOL_HP+0x1f4>)
 800f0c6:	fb2e 9202 	smlad	r2, lr, r2, r9
 800f0ca:	f04f 0a01 	mov.w	sl, #1
 800f0ce:	9200      	str	r2, [sp, #0]
 800f0d0:	fb21 fa0a 	smuad	sl, r1, sl
 800f0d4:	4a2b      	ldr	r2, [pc, #172]	@ (800f184 <D80_1CH_HTONS_VOL_HP+0x1f8>)
 800f0d6:	fb27 a702 	smlad	r7, r7, r2, sl
 800f0da:	4a2b      	ldr	r2, [pc, #172]	@ (800f188 <D80_1CH_HTONS_VOL_HP+0x1fc>)
 800f0dc:	fb25 7702 	smlad	r7, r5, r2, r7
 800f0e0:	4a2a      	ldr	r2, [pc, #168]	@ (800f18c <D80_1CH_HTONS_VOL_HP+0x200>)
 800f0e2:	fb28 7202 	smlad	r2, r8, r2, r7
 800f0e6:	4d2a      	ldr	r5, [pc, #168]	@ (800f190 <D80_1CH_HTONS_VOL_HP+0x204>)
 800f0e8:	fb2e 2c05 	smlad	ip, lr, r5, r2
 800f0ec:	f5a3 327a 	sub.w	r2, r3, #256000	@ 0x3e800
 800f0f0:	9b01      	ldr	r3, [sp, #4]
 800f0f2:	9903      	ldr	r1, [sp, #12]
 800f0f4:	4413      	add	r3, r2
 800f0f6:	1b9e      	subs	r6, r3, r6
 800f0f8:	9b04      	ldr	r3, [sp, #16]
 800f0fa:	ea4f 79e6 	mov.w	r9, r6, asr #31
 800f0fe:	fba6 5603 	umull	r5, r6, r6, r3
 800f102:	fb03 6309 	mla	r3, r3, r9, r6
 800f106:	462e      	mov	r6, r5
 800f108:	f116 4600 	adds.w	r6, r6, #2147483648	@ 0x80000000
 800f10c:	f143 0700 	adc.w	r7, r3, #0
 800f110:	02bb      	lsls	r3, r7, #10
 800f112:	f04f 4800 	mov.w	r8, #2147483648	@ 0x80000000
 800f116:	f04f 0900 	mov.w	r9, #0
 800f11a:	fbc1 8903 	smlal	r8, r9, r1, r3
 800f11e:	9902      	ldr	r1, [sp, #8]
 800f120:	007b      	lsls	r3, r7, #1
 800f122:	9301      	str	r3, [sp, #4]
 800f124:	ea4f 03a9 	mov.w	r3, r9, asr #2
 800f128:	f303 030f 	ssat	r3, #16, r3
 800f12c:	f821 3f02 	strh.w	r3, [r1, #2]!
 800f130:	9b05      	ldr	r3, [sp, #20]
 800f132:	9102      	str	r1, [sp, #8]
 800f134:	4283      	cmp	r3, r0
 800f136:	4616      	mov	r6, r2
 800f138:	f47f af47 	bne.w	800efca <D80_1CH_HTONS_VOL_HP+0x3e>
 800f13c:	9d07      	ldr	r5, [sp, #28]
 800f13e:	465b      	mov	r3, fp
 800f140:	61eb      	str	r3, [r5, #28]
 800f142:	9b01      	ldr	r3, [sp, #4]
 800f144:	9900      	ldr	r1, [sp, #0]
 800f146:	f8c5 c008 	str.w	ip, [r5, #8]
 800f14a:	e9c5 3204 	strd	r3, r2, [r5, #16]
 800f14e:	9b06      	ldr	r3, [sp, #24]
 800f150:	60e9      	str	r1, [r5, #12]
 800f152:	2000      	movs	r0, #0
 800f154:	61ab      	str	r3, [r5, #24]
 800f156:	b009      	add	sp, #36	@ 0x24
 800f158:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f15c:	4632      	mov	r2, r6
 800f15e:	e7ef      	b.n	800f140 <D80_1CH_HTONS_VOL_HP+0x1b4>
 800f160:	20000040 	.word	0x20000040
 800f164:	002d0024 	.word	0x002d0024
 800f168:	001c0015 	.word	0x001c0015
 800f16c:	000f000a 	.word	0x000f000a
 800f170:	00060003 	.word	0x00060003
 800f174:	0037003f 	.word	0x0037003f
 800f178:	00450049 	.word	0x00450049
 800f17c:	00490045 	.word	0x00490045
 800f180:	003f0037 	.word	0x003f0037
 800f184:	00030006 	.word	0x00030006
 800f188:	000a000f 	.word	0x000a000f
 800f18c:	0015001c 	.word	0x0015001c
 800f190:	0024002d 	.word	0x0024002d

0800f194 <D128_1CH_HTONS_VOL_HP>:
 800f194:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f198:	b093      	sub	sp, #76	@ 0x4c
 800f19a:	6914      	ldr	r4, [r2, #16]
 800f19c:	9404      	str	r4, [sp, #16]
 800f19e:	6954      	ldr	r4, [r2, #20]
 800f1a0:	9406      	str	r4, [sp, #24]
 800f1a2:	6994      	ldr	r4, [r2, #24]
 800f1a4:	9410      	str	r4, [sp, #64]	@ 0x40
 800f1a6:	6894      	ldr	r4, [r2, #8]
 800f1a8:	8cd3      	ldrh	r3, [r2, #38]	@ 0x26
 800f1aa:	9403      	str	r4, [sp, #12]
 800f1ac:	68d4      	ldr	r4, [r2, #12]
 800f1ae:	9211      	str	r2, [sp, #68]	@ 0x44
 800f1b0:	69d6      	ldr	r6, [r2, #28]
 800f1b2:	9402      	str	r4, [sp, #8]
 800f1b4:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 800f1b6:	6a12      	ldr	r2, [r2, #32]
 800f1b8:	940d      	str	r4, [sp, #52]	@ 0x34
 800f1ba:	920e      	str	r2, [sp, #56]	@ 0x38
 800f1bc:	2b00      	cmp	r3, #0
 800f1be:	f000 814a 	beq.w	800f456 <D128_1CH_HTONS_VOL_HP+0x2c2>
 800f1c2:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800f1c6:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f1c8:	f8df 82c8 	ldr.w	r8, [pc, #712]	@ 800f494 <D128_1CH_HTONS_VOL_HP+0x300>
 800f1cc:	9107      	str	r1, [sp, #28]
 800f1ce:	f100 0310 	add.w	r3, r0, #16
 800f1d2:	469b      	mov	fp, r3
 800f1d4:	9605      	str	r6, [sp, #20]
 800f1d6:	e95b 1204 	ldrd	r1, r2, [fp, #-16]
 800f1da:	e95b 3002 	ldrd	r3, r0, [fp, #-8]
 800f1de:	ba49      	rev16	r1, r1
 800f1e0:	ba52      	rev16	r2, r2
 800f1e2:	ba5b      	rev16	r3, r3
 800f1e4:	fa90 fa90 	rev16.w	sl, r0
 800f1e8:	f3c1 2007 	ubfx	r0, r1, #8, #8
 800f1ec:	b2cc      	uxtb	r4, r1
 800f1ee:	9e05      	ldr	r6, [sp, #20]
 800f1f0:	f858 4024 	ldr.w	r4, [r8, r4, lsl #2]
 800f1f4:	f858 5020 	ldr.w	r5, [r8, r0, lsl #2]
 800f1f8:	f3c1 4007 	ubfx	r0, r1, #16, #8
 800f1fc:	0e09      	lsrs	r1, r1, #24
 800f1fe:	4426      	add	r6, r4
 800f200:	f858 4020 	ldr.w	r4, [r8, r0, lsl #2]
 800f204:	f858 7021 	ldr.w	r7, [r8, r1, lsl #2]
 800f208:	b2d0      	uxtb	r0, r2
 800f20a:	eb05 2596 	add.w	r5, r5, r6, lsr #10
 800f20e:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800f212:	f858 c020 	ldr.w	ip, [r8, r0, lsl #2]
 800f216:	f858 1021 	ldr.w	r1, [r8, r1, lsl #2]
 800f21a:	eb04 2495 	add.w	r4, r4, r5, lsr #10
 800f21e:	f3c2 4007 	ubfx	r0, r2, #16, #8
 800f222:	0e12      	lsrs	r2, r2, #24
 800f224:	eb07 2794 	add.w	r7, r7, r4, lsr #10
 800f228:	9401      	str	r4, [sp, #4]
 800f22a:	eb0c 2997 	add.w	r9, ip, r7, lsr #10
 800f22e:	f858 0020 	ldr.w	r0, [r8, r0, lsl #2]
 800f232:	f858 4022 	ldr.w	r4, [r8, r2, lsl #2]
 800f236:	9705      	str	r7, [sp, #20]
 800f238:	b2da      	uxtb	r2, r3
 800f23a:	eb01 2199 	add.w	r1, r1, r9, lsr #10
 800f23e:	eb00 2e91 	add.w	lr, r0, r1, lsr #10
 800f242:	f858 0022 	ldr.w	r0, [r8, r2, lsl #2]
 800f246:	eb04 249e 	add.w	r4, r4, lr, lsr #10
 800f24a:	eb00 2c94 	add.w	ip, r0, r4, lsr #10
 800f24e:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800f252:	f3c3 4007 	ubfx	r0, r3, #16, #8
 800f256:	0e1b      	lsrs	r3, r3, #24
 800f258:	f858 7020 	ldr.w	r7, [r8, r0, lsl #2]
 800f25c:	f858 2022 	ldr.w	r2, [r8, r2, lsl #2]
 800f260:	f858 0023 	ldr.w	r0, [r8, r3, lsl #2]
 800f264:	fa5f f38a 	uxtb.w	r3, sl
 800f268:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800f26c:	960a      	str	r6, [sp, #40]	@ 0x28
 800f26e:	eb02 229c 	add.w	r2, r2, ip, lsr #10
 800f272:	f858 6023 	ldr.w	r6, [r8, r3, lsl #2]
 800f276:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800f27a:	f3ca 2307 	ubfx	r3, sl, #8, #8
 800f27e:	950b      	str	r5, [sp, #44]	@ 0x2c
 800f280:	eb07 2792 	add.w	r7, r7, r2, lsr #10
 800f284:	f3ca 4507 	ubfx	r5, sl, #16, #8
 800f288:	eb00 2097 	add.w	r0, r0, r7, lsr #10
 800f28c:	f858 3023 	ldr.w	r3, [r8, r3, lsl #2]
 800f290:	f858 5025 	ldr.w	r5, [r8, r5, lsl #2]
 800f294:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 800f298:	eb06 2690 	add.w	r6, r6, r0, lsr #10
 800f29c:	eb03 2396 	add.w	r3, r3, r6, lsr #10
 800f2a0:	f858 a02a 	ldr.w	sl, [r8, sl, lsl #2]
 800f2a4:	9308      	str	r3, [sp, #32]
 800f2a6:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800f2aa:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 800f2ae:	920c      	str	r2, [sp, #48]	@ 0x30
 800f2b0:	9b01      	ldr	r3, [sp, #4]
 800f2b2:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800f2b4:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 800f2b8:	f3c9 0909 	ubfx	r9, r9, #0, #10
 800f2bc:	f8cd a024 	str.w	sl, [sp, #36]	@ 0x24
 800f2c0:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 800f2c4:	9b05      	ldr	r3, [sp, #20]
 800f2c6:	f8cd 9014 	str.w	r9, [sp, #20]
 800f2ca:	4691      	mov	r9, r2
 800f2cc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f2ce:	f8cd a004 	str.w	sl, [sp, #4]
 800f2d2:	ea49 4902 	orr.w	r9, r9, r2, lsl #16
 800f2d6:	9a01      	ldr	r2, [sp, #4]
 800f2d8:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 800f2dc:	ea4a 4a02 	orr.w	sl, sl, r2, lsl #16
 800f2e0:	9b08      	ldr	r3, [sp, #32]
 800f2e2:	9a05      	ldr	r2, [sp, #20]
 800f2e4:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800f2e8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800f2ec:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800f2ee:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800f2f2:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 800f2f6:	9201      	str	r2, [sp, #4]
 800f2f8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f2fa:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800f2fe:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800f302:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800f306:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800f30a:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800f30e:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800f312:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800f316:	f3c2 0709 	ubfx	r7, r2, #0, #10
 800f31a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f31e:	0a92      	lsrs	r2, r2, #10
 800f320:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
 800f324:	9205      	str	r2, [sp, #20]
 800f326:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 800f32a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800f32e:	4d4b      	ldr	r5, [pc, #300]	@ (800f45c <D128_1CH_HTONS_VOL_HP+0x2c8>)
 800f330:	9a02      	ldr	r2, [sp, #8]
 800f332:	fb29 2505 	smlad	r5, r9, r5, r2
 800f336:	4a4a      	ldr	r2, [pc, #296]	@ (800f460 <D128_1CH_HTONS_VOL_HP+0x2cc>)
 800f338:	fb2a 5502 	smlad	r5, sl, r2, r5
 800f33c:	4a49      	ldr	r2, [pc, #292]	@ (800f464 <D128_1CH_HTONS_VOL_HP+0x2d0>)
 800f33e:	fb21 5502 	smlad	r5, r1, r2, r5
 800f342:	4a49      	ldr	r2, [pc, #292]	@ (800f468 <D128_1CH_HTONS_VOL_HP+0x2d4>)
 800f344:	fb24 5502 	smlad	r5, r4, r2, r5
 800f348:	4a48      	ldr	r2, [pc, #288]	@ (800f46c <D128_1CH_HTONS_VOL_HP+0x2d8>)
 800f34a:	9e01      	ldr	r6, [sp, #4]
 800f34c:	fb26 5502 	smlad	r5, r6, r2, r5
 800f350:	4a47      	ldr	r2, [pc, #284]	@ (800f470 <D128_1CH_HTONS_VOL_HP+0x2dc>)
 800f352:	fb20 5502 	smlad	r5, r0, r2, r5
 800f356:	4a47      	ldr	r2, [pc, #284]	@ (800f474 <D128_1CH_HTONS_VOL_HP+0x2e0>)
 800f358:	fb23 5502 	smlad	r5, r3, r2, r5
 800f35c:	f44f 3c80 	mov.w	ip, #65536	@ 0x10000
 800f360:	fb27 520c 	smlad	r2, r7, ip, r5
 800f364:	4616      	mov	r6, r2
 800f366:	9d03      	ldr	r5, [sp, #12]
 800f368:	4a43      	ldr	r2, [pc, #268]	@ (800f478 <D128_1CH_HTONS_VOL_HP+0x2e4>)
 800f36a:	fb29 5c02 	smlad	ip, r9, r2, r5
 800f36e:	4a43      	ldr	r2, [pc, #268]	@ (800f47c <D128_1CH_HTONS_VOL_HP+0x2e8>)
 800f370:	fb2a ce02 	smlad	lr, sl, r2, ip
 800f374:	f8df c120 	ldr.w	ip, [pc, #288]	@ 800f498 <D128_1CH_HTONS_VOL_HP+0x304>
 800f378:	fb21 ec0c 	smlad	ip, r1, ip, lr
 800f37c:	f8df e11c 	ldr.w	lr, [pc, #284]	@ 800f49c <D128_1CH_HTONS_VOL_HP+0x308>
 800f380:	fb24 cc0e 	smlad	ip, r4, lr, ip
 800f384:	f8df e118 	ldr.w	lr, [pc, #280]	@ 800f4a0 <D128_1CH_HTONS_VOL_HP+0x30c>
 800f388:	9d01      	ldr	r5, [sp, #4]
 800f38a:	fb25 ce0e 	smlad	lr, r5, lr, ip
 800f38e:	f8df c114 	ldr.w	ip, [pc, #276]	@ 800f4a4 <D128_1CH_HTONS_VOL_HP+0x310>
 800f392:	fb20 ee0c 	smlad	lr, r0, ip, lr
 800f396:	f8df c110 	ldr.w	ip, [pc, #272]	@ 800f4a8 <D128_1CH_HTONS_VOL_HP+0x314>
 800f39a:	fb23 ec0c 	smlad	ip, r3, ip, lr
 800f39e:	f8df e10c 	ldr.w	lr, [pc, #268]	@ 800f4ac <D128_1CH_HTONS_VOL_HP+0x318>
 800f3a2:	fb27 c20e 	smlad	r2, r7, lr, ip
 800f3a6:	f04f 0c01 	mov.w	ip, #1
 800f3aa:	9202      	str	r2, [sp, #8]
 800f3ac:	fb29 fc0c 	smuad	ip, r9, ip
 800f3b0:	f8df 90fc 	ldr.w	r9, [pc, #252]	@ 800f4b0 <D128_1CH_HTONS_VOL_HP+0x31c>
 800f3b4:	fb2a ca09 	smlad	sl, sl, r9, ip
 800f3b8:	f8df 90f8 	ldr.w	r9, [pc, #248]	@ 800f4b4 <D128_1CH_HTONS_VOL_HP+0x320>
 800f3bc:	fb21 a909 	smlad	r9, r1, r9, sl
 800f3c0:	492f      	ldr	r1, [pc, #188]	@ (800f480 <D128_1CH_HTONS_VOL_HP+0x2ec>)
 800f3c2:	fb24 9901 	smlad	r9, r4, r1, r9
 800f3c6:	492f      	ldr	r1, [pc, #188]	@ (800f484 <D128_1CH_HTONS_VOL_HP+0x2f0>)
 800f3c8:	fb25 9901 	smlad	r9, r5, r1, r9
 800f3cc:	492e      	ldr	r1, [pc, #184]	@ (800f488 <D128_1CH_HTONS_VOL_HP+0x2f4>)
 800f3ce:	fb20 9901 	smlad	r9, r0, r1, r9
 800f3d2:	492e      	ldr	r1, [pc, #184]	@ (800f48c <D128_1CH_HTONS_VOL_HP+0x2f8>)
 800f3d4:	fb23 9301 	smlad	r3, r3, r1, r9
 800f3d8:	482d      	ldr	r0, [pc, #180]	@ (800f490 <D128_1CH_HTONS_VOL_HP+0x2fc>)
 800f3da:	fb27 3300 	smlad	r3, r7, r0, r3
 800f3de:	9303      	str	r3, [sp, #12]
 800f3e0:	9b04      	ldr	r3, [sp, #16]
 800f3e2:	9c0e      	ldr	r4, [sp, #56]	@ 0x38
 800f3e4:	f5a6 1580 	sub.w	r5, r6, #1048576	@ 0x100000
 800f3e8:	442b      	add	r3, r5
 800f3ea:	461a      	mov	r2, r3
 800f3ec:	9b06      	ldr	r3, [sp, #24]
 800f3ee:	9506      	str	r5, [sp, #24]
 800f3f0:	1ad2      	subs	r2, r2, r3
 800f3f2:	17d1      	asrs	r1, r2, #31
 800f3f4:	fba2 2304 	umull	r2, r3, r2, r4
 800f3f8:	fb04 3301 	mla	r3, r4, r1, r3
 800f3fc:	f112 4900 	adds.w	r9, r2, #2147483648	@ 0x80000000
 800f400:	f143 0a00 	adc.w	sl, r3, #0
 800f404:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f406:	ea4f 220a 	mov.w	r2, sl, lsl #8
 800f40a:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800f40e:	2100      	movs	r1, #0
 800f410:	fbc3 0102 	smlal	r0, r1, r3, r2
 800f414:	9b07      	ldr	r3, [sp, #28]
 800f416:	108a      	asrs	r2, r1, #2
 800f418:	f302 020f 	ssat	r2, #16, r2
 800f41c:	f823 2b02 	strh.w	r2, [r3], #2
 800f420:	ea4f 024a 	mov.w	r2, sl, lsl #1
 800f424:	9204      	str	r2, [sp, #16]
 800f426:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800f428:	9307      	str	r3, [sp, #28]
 800f42a:	4293      	cmp	r3, r2
 800f42c:	f10b 0b10 	add.w	fp, fp, #16
 800f430:	f47f aed1 	bne.w	800f1d6 <D128_1CH_HTONS_VOL_HP+0x42>
 800f434:	9e05      	ldr	r6, [sp, #20]
 800f436:	4629      	mov	r1, r5
 800f438:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f43a:	9803      	ldr	r0, [sp, #12]
 800f43c:	6098      	str	r0, [r3, #8]
 800f43e:	9802      	ldr	r0, [sp, #8]
 800f440:	60d8      	str	r0, [r3, #12]
 800f442:	9804      	ldr	r0, [sp, #16]
 800f444:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800f446:	61de      	str	r6, [r3, #28]
 800f448:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800f44c:	2000      	movs	r0, #0
 800f44e:	619a      	str	r2, [r3, #24]
 800f450:	b013      	add	sp, #76	@ 0x4c
 800f452:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f456:	9906      	ldr	r1, [sp, #24]
 800f458:	e7ee      	b.n	800f438 <D128_1CH_HTONS_VOL_HP+0x2a4>
 800f45a:	bf00      	nop
 800f45c:	00780069 	.word	0x00780069
 800f460:	005b004e 	.word	0x005b004e
 800f464:	00420037 	.word	0x00420037
 800f468:	002d0024 	.word	0x002d0024
 800f46c:	001c0015 	.word	0x001c0015
 800f470:	000f000a 	.word	0x000f000a
 800f474:	00060003 	.word	0x00060003
 800f478:	00880096 	.word	0x00880096
 800f47c:	00a200ac 	.word	0x00a200ac
 800f480:	0015001c 	.word	0x0015001c
 800f484:	0024002d 	.word	0x0024002d
 800f488:	00370042 	.word	0x00370042
 800f48c:	004e005b 	.word	0x004e005b
 800f490:	00690078 	.word	0x00690078
 800f494:	20000040 	.word	0x20000040
 800f498:	00b400ba 	.word	0x00b400ba
 800f49c:	00be00c0 	.word	0x00be00c0
 800f4a0:	00c000be 	.word	0x00c000be
 800f4a4:	00ba00b4 	.word	0x00ba00b4
 800f4a8:	00ac00a2 	.word	0x00ac00a2
 800f4ac:	00960088 	.word	0x00960088
 800f4b0:	00030006 	.word	0x00030006
 800f4b4:	000a000f 	.word	0x000a000f

0800f4b8 <PDM_Filter_Init>:
 800f4b8:	4a59      	ldr	r2, [pc, #356]	@ (800f620 <PDM_Filter_Init+0x168>)
 800f4ba:	495a      	ldr	r1, [pc, #360]	@ (800f624 <PDM_Filter_Init+0x16c>)
 800f4bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f4be:	6813      	ldr	r3, [r2, #0]
 800f4c0:	f023 0301 	bic.w	r3, r3, #1
 800f4c4:	6013      	str	r3, [r2, #0]
 800f4c6:	680b      	ldr	r3, [r1, #0]
 800f4c8:	f64f 72f0 	movw	r2, #65520	@ 0xfff0
 800f4cc:	4013      	ands	r3, r2
 800f4ce:	f24c 2540 	movw	r5, #49728	@ 0xc240
 800f4d2:	42ab      	cmp	r3, r5
 800f4d4:	4604      	mov	r4, r0
 800f4d6:	d044      	beq.n	800f562 <PDM_Filter_Init+0xaa>
 800f4d8:	680b      	ldr	r3, [r1, #0]
 800f4da:	f24c 2170 	movw	r1, #49776	@ 0xc270
 800f4de:	401a      	ands	r2, r3
 800f4e0:	428a      	cmp	r2, r1
 800f4e2:	d03e      	beq.n	800f562 <PDM_Filter_Init+0xaa>
 800f4e4:	4b50      	ldr	r3, [pc, #320]	@ (800f628 <PDM_Filter_Init+0x170>)
 800f4e6:	2201      	movs	r2, #1
 800f4e8:	601a      	str	r2, [r3, #0]
 800f4ea:	6819      	ldr	r1, [r3, #0]
 800f4ec:	2900      	cmp	r1, #0
 800f4ee:	d1fc      	bne.n	800f4ea <PDM_Filter_Init+0x32>
 800f4f0:	4b4e      	ldr	r3, [pc, #312]	@ (800f62c <PDM_Filter_Init+0x174>)
 800f4f2:	4a4f      	ldr	r2, [pc, #316]	@ (800f630 <PDM_Filter_Init+0x178>)
 800f4f4:	601a      	str	r2, [r3, #0]
 800f4f6:	681a      	ldr	r2, [r3, #0]
 800f4f8:	4b4e      	ldr	r3, [pc, #312]	@ (800f634 <PDM_Filter_Init+0x17c>)
 800f4fa:	429a      	cmp	r2, r3
 800f4fc:	f104 000c 	add.w	r0, r4, #12
 800f500:	f04f 0240 	mov.w	r2, #64	@ 0x40
 800f504:	d047      	beq.n	800f596 <PDM_Filter_Init+0xde>
 800f506:	f000 fe73 	bl	80101f0 <memset>
 800f50a:	2300      	movs	r3, #0
 800f50c:	6463      	str	r3, [r4, #68]	@ 0x44
 800f50e:	8820      	ldrh	r0, [r4, #0]
 800f510:	8963      	ldrh	r3, [r4, #10]
 800f512:	8922      	ldrh	r2, [r4, #8]
 800f514:	86a3      	strh	r3, [r4, #52]	@ 0x34
 800f516:	2801      	cmp	r0, #1
 800f518:	f04f 0300 	mov.w	r3, #0
 800f51c:	61a3      	str	r3, [r4, #24]
 800f51e:	e9c4 3304 	strd	r3, r3, [r4, #16]
 800f522:	60e3      	str	r3, [r4, #12]
 800f524:	6263      	str	r3, [r4, #36]	@ 0x24
 800f526:	e9c4 3307 	strd	r3, r3, [r4, #28]
 800f52a:	6423      	str	r3, [r4, #64]	@ 0x40
 800f52c:	86e2      	strh	r2, [r4, #54]	@ 0x36
 800f52e:	d93a      	bls.n	800f5a6 <PDM_Filter_Init+0xee>
 800f530:	2003      	movs	r0, #3
 800f532:	2302      	movs	r3, #2
 800f534:	8862      	ldrh	r2, [r4, #2]
 800f536:	2a01      	cmp	r2, #1
 800f538:	d932      	bls.n	800f5a0 <PDM_Filter_Init+0xe8>
 800f53a:	2140      	movs	r1, #64	@ 0x40
 800f53c:	2300      	movs	r3, #0
 800f53e:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800f540:	f1b2 1f01 	cmp.w	r2, #65537	@ 0x10001
 800f544:	6862      	ldr	r2, [r4, #4]
 800f546:	bf04      	itt	eq
 800f548:	6421      	streq	r1, [r4, #64]	@ 0x40
 800f54a:	460b      	moveq	r3, r1
 800f54c:	b11a      	cbz	r2, 800f556 <PDM_Filter_Init+0x9e>
 800f54e:	f043 0310 	orr.w	r3, r3, #16
 800f552:	6423      	str	r3, [r4, #64]	@ 0x40
 800f554:	62e2      	str	r2, [r4, #44]	@ 0x2c
 800f556:	2200      	movs	r2, #0
 800f558:	8722      	strh	r2, [r4, #56]	@ 0x38
 800f55a:	b908      	cbnz	r0, 800f560 <PDM_Filter_Init+0xa8>
 800f55c:	3380      	adds	r3, #128	@ 0x80
 800f55e:	6423      	str	r3, [r4, #64]	@ 0x40
 800f560:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f562:	4b35      	ldr	r3, [pc, #212]	@ (800f638 <PDM_Filter_Init+0x180>)
 800f564:	681b      	ldr	r3, [r3, #0]
 800f566:	2b00      	cmp	r3, #0
 800f568:	d1bc      	bne.n	800f4e4 <PDM_Filter_Init+0x2c>
 800f56a:	4a34      	ldr	r2, [pc, #208]	@ (800f63c <PDM_Filter_Init+0x184>)
 800f56c:	6813      	ldr	r3, [r2, #0]
 800f56e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800f572:	f5b3 6f8a 	cmp.w	r3, #1104	@ 0x450
 800f576:	d006      	beq.n	800f586 <PDM_Filter_Init+0xce>
 800f578:	6813      	ldr	r3, [r2, #0]
 800f57a:	f240 4283 	movw	r2, #1155	@ 0x483
 800f57e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800f582:	4293      	cmp	r3, r2
 800f584:	d1ae      	bne.n	800f4e4 <PDM_Filter_Init+0x2c>
 800f586:	4b2e      	ldr	r3, [pc, #184]	@ (800f640 <PDM_Filter_Init+0x188>)
 800f588:	2201      	movs	r2, #1
 800f58a:	601a      	str	r2, [r3, #0]
 800f58c:	6819      	ldr	r1, [r3, #0]
 800f58e:	2900      	cmp	r1, #0
 800f590:	d1fc      	bne.n	800f58c <PDM_Filter_Init+0xd4>
 800f592:	4b2c      	ldr	r3, [pc, #176]	@ (800f644 <PDM_Filter_Init+0x18c>)
 800f594:	e7ad      	b.n	800f4f2 <PDM_Filter_Init+0x3a>
 800f596:	f000 fe2b 	bl	80101f0 <memset>
 800f59a:	4b26      	ldr	r3, [pc, #152]	@ (800f634 <PDM_Filter_Init+0x17c>)
 800f59c:	6463      	str	r3, [r4, #68]	@ 0x44
 800f59e:	e7b6      	b.n	800f50e <PDM_Filter_Init+0x56>
 800f5a0:	d038      	beq.n	800f614 <PDM_Filter_Init+0x15c>
 800f5a2:	4618      	mov	r0, r3
 800f5a4:	e7c9      	b.n	800f53a <PDM_Filter_Init+0x82>
 800f5a6:	4d28      	ldr	r5, [pc, #160]	@ (800f648 <PDM_Filter_Init+0x190>)
 800f5a8:	782a      	ldrb	r2, [r5, #0]
 800f5aa:	d01a      	beq.n	800f5e2 <PDM_Filter_Init+0x12a>
 800f5ac:	2a01      	cmp	r2, #1
 800f5ae:	d001      	beq.n	800f5b4 <PDM_Filter_Init+0xfc>
 800f5b0:	2001      	movs	r0, #1
 800f5b2:	e7bf      	b.n	800f534 <PDM_Filter_Init+0x7c>
 800f5b4:	4925      	ldr	r1, [pc, #148]	@ (800f64c <PDM_Filter_Init+0x194>)
 800f5b6:	f8df c09c 	ldr.w	ip, [pc, #156]	@ 800f654 <PDM_Filter_Init+0x19c>
 800f5ba:	4f25      	ldr	r7, [pc, #148]	@ (800f650 <PDM_Filter_Init+0x198>)
 800f5bc:	f501 6680 	add.w	r6, r1, #1024	@ 0x400
 800f5c0:	f851 2f04 	ldr.w	r2, [r1, #4]!
 800f5c4:	ea0c 5302 	and.w	r3, ip, r2, lsl #20
 800f5c8:	ea02 0007 	and.w	r0, r2, r7
 800f5cc:	4303      	orrs	r3, r0
 800f5ce:	f3c2 5209 	ubfx	r2, r2, #20, #10
 800f5d2:	4413      	add	r3, r2
 800f5d4:	428e      	cmp	r6, r1
 800f5d6:	600b      	str	r3, [r1, #0]
 800f5d8:	d1f2      	bne.n	800f5c0 <PDM_Filter_Init+0x108>
 800f5da:	2300      	movs	r3, #0
 800f5dc:	702b      	strb	r3, [r5, #0]
 800f5de:	2001      	movs	r0, #1
 800f5e0:	e7a8      	b.n	800f534 <PDM_Filter_Init+0x7c>
 800f5e2:	2a00      	cmp	r2, #0
 800f5e4:	d1a6      	bne.n	800f534 <PDM_Filter_Init+0x7c>
 800f5e6:	4919      	ldr	r1, [pc, #100]	@ (800f64c <PDM_Filter_Init+0x194>)
 800f5e8:	f8df c068 	ldr.w	ip, [pc, #104]	@ 800f654 <PDM_Filter_Init+0x19c>
 800f5ec:	4f18      	ldr	r7, [pc, #96]	@ (800f650 <PDM_Filter_Init+0x198>)
 800f5ee:	f501 6680 	add.w	r6, r1, #1024	@ 0x400
 800f5f2:	f851 2f04 	ldr.w	r2, [r1, #4]!
 800f5f6:	ea0c 5302 	and.w	r3, ip, r2, lsl #20
 800f5fa:	ea02 0007 	and.w	r0, r2, r7
 800f5fe:	4303      	orrs	r3, r0
 800f600:	f3c2 5209 	ubfx	r2, r2, #20, #10
 800f604:	4413      	add	r3, r2
 800f606:	428e      	cmp	r6, r1
 800f608:	600b      	str	r3, [r1, #0]
 800f60a:	d1f2      	bne.n	800f5f2 <PDM_Filter_Init+0x13a>
 800f60c:	2001      	movs	r0, #1
 800f60e:	7028      	strb	r0, [r5, #0]
 800f610:	2300      	movs	r3, #0
 800f612:	e78f      	b.n	800f534 <PDM_Filter_Init+0x7c>
 800f614:	2220      	movs	r2, #32
 800f616:	4618      	mov	r0, r3
 800f618:	6422      	str	r2, [r4, #64]	@ 0x40
 800f61a:	4613      	mov	r3, r2
 800f61c:	2160      	movs	r1, #96	@ 0x60
 800f61e:	e78e      	b.n	800f53e <PDM_Filter_Init+0x86>
 800f620:	e0002000 	.word	0xe0002000
 800f624:	e000ed00 	.word	0xe000ed00
 800f628:	40023008 	.word	0x40023008
 800f62c:	40023000 	.word	0x40023000
 800f630:	f407a5c2 	.word	0xf407a5c2
 800f634:	b5e8b5cd 	.word	0xb5e8b5cd
 800f638:	e0042000 	.word	0xe0042000
 800f63c:	5c001000 	.word	0x5c001000
 800f640:	58024c08 	.word	0x58024c08
 800f644:	58024c00 	.word	0x58024c00
 800f648:	20001410 	.word	0x20001410
 800f64c:	2000003c 	.word	0x2000003c
 800f650:	000ffc00 	.word	0x000ffc00
 800f654:	3ff00000 	.word	0x3ff00000

0800f658 <PDM_Filter_setConfig>:
 800f658:	4b6d      	ldr	r3, [pc, #436]	@ (800f810 <PDM_Filter_setConfig+0x1b8>)
 800f65a:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 800f65c:	429a      	cmp	r2, r3
 800f65e:	d12f      	bne.n	800f6c0 <PDM_Filter_setConfig+0x68>
 800f660:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f662:	880e      	ldrh	r6, [r1, #0]
 800f664:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800f666:	f9b1 7004 	ldrsh.w	r7, [r1, #4]
 800f66a:	ed2d 8b02 	vpush	{d8}
 800f66e:	4604      	mov	r4, r0
 800f670:	1e72      	subs	r2, r6, #1
 800f672:	460d      	mov	r5, r1
 800f674:	2a06      	cmp	r2, #6
 800f676:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800f67a:	f9b0 0038 	ldrsh.w	r0, [r0, #56]	@ 0x38
 800f67e:	6421      	str	r1, [r4, #64]	@ 0x40
 800f680:	b083      	sub	sp, #12
 800f682:	d904      	bls.n	800f68e <PDM_Filter_setConfig+0x36>
 800f684:	42b8      	cmp	r0, r7
 800f686:	f000 80bb 	beq.w	800f800 <PDM_Filter_setConfig+0x1a8>
 800f68a:	2008      	movs	r0, #8
 800f68c:	e01d      	b.n	800f6ca <PDM_Filter_setConfig+0x72>
 800f68e:	8e22      	ldrh	r2, [r4, #48]	@ 0x30
 800f690:	42b2      	cmp	r2, r6
 800f692:	d070      	beq.n	800f776 <PDM_Filter_setConfig+0x11e>
 800f694:	f423 7387 	bic.w	r3, r3, #270	@ 0x10e
 800f698:	f023 0301 	bic.w	r3, r3, #1
 800f69c:	4333      	orrs	r3, r6
 800f69e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800f6a2:	6423      	str	r3, [r4, #64]	@ 0x40
 800f6a4:	2a70      	cmp	r2, #112	@ 0x70
 800f6a6:	f003 030f 	and.w	r3, r3, #15
 800f6aa:	f103 33ff 	add.w	r3, r3, #4294967295
 800f6ae:	d067      	beq.n	800f780 <PDM_Filter_setConfig+0x128>
 800f6b0:	2b06      	cmp	r3, #6
 800f6b2:	d809      	bhi.n	800f6c8 <PDM_Filter_setConfig+0x70>
 800f6b4:	e8df f003 	tbb	[pc, r3]
 800f6b8:	89868380 	.word	0x89868380
 800f6bc:	8f8c      	.short	0x8f8c
 800f6be:	7d          	.byte	0x7d
 800f6bf:	00          	.byte	0x00
 800f6c0:	2004      	movs	r0, #4
 800f6c2:	4770      	bx	lr
 800f6c4:	4b53      	ldr	r3, [pc, #332]	@ (800f814 <PDM_Filter_setConfig+0x1bc>)
 800f6c6:	64a3      	str	r3, [r4, #72]	@ 0x48
 800f6c8:	2000      	movs	r0, #0
 800f6ca:	f117 0f0c 	cmn.w	r7, #12
 800f6ce:	da0a      	bge.n	800f6e6 <PDM_Filter_setConfig+0x8e>
 800f6d0:	f64f 73f4 	movw	r3, #65524	@ 0xfff4
 800f6d4:	3040      	adds	r0, #64	@ 0x40
 800f6d6:	80ab      	strh	r3, [r5, #4]
 800f6d8:	886b      	ldrh	r3, [r5, #2]
 800f6da:	8663      	strh	r3, [r4, #50]	@ 0x32
 800f6dc:	8626      	strh	r6, [r4, #48]	@ 0x30
 800f6de:	b003      	add	sp, #12
 800f6e0:	ecbd 8b02 	vpop	{d8}
 800f6e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f6e6:	2f33      	cmp	r7, #51	@ 0x33
 800f6e8:	dc41      	bgt.n	800f76e <PDM_Filter_setConfig+0x116>
 800f6ea:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f6ec:	f003 030f 	and.w	r3, r3, #15
 800f6f0:	3b01      	subs	r3, #1
 800f6f2:	2b06      	cmp	r3, #6
 800f6f4:	d858      	bhi.n	800f7a8 <PDM_Filter_setConfig+0x150>
 800f6f6:	4948      	ldr	r1, [pc, #288]	@ (800f818 <PDM_Filter_setConfig+0x1c0>)
 800f6f8:	4a48      	ldr	r2, [pc, #288]	@ (800f81c <PDM_Filter_setConfig+0x1c4>)
 800f6fa:	eddf 0a49 	vldr	s1, [pc, #292]	@ 800f820 <PDM_Filter_setConfig+0x1c8>
 800f6fe:	9001      	str	r0, [sp, #4]
 800f700:	009b      	lsls	r3, r3, #2
 800f702:	4419      	add	r1, r3
 800f704:	edd1 7a00 	vldr	s15, [r1]
 800f708:	4413      	add	r3, r2
 800f70a:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800f70e:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 800f712:	ed93 8a00 	vldr	s16, [r3]
 800f716:	f000 f8bf 	bl	800f898 <powf>
 800f71a:	9801      	ldr	r0, [sp, #4]
 800f71c:	eef0 8a40 	vmov.f32	s17, s0
 800f720:	ee07 7a10 	vmov	s14, r7
 800f724:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 800f824 <PDM_Filter_setConfig+0x1cc>
 800f728:	9001      	str	r0, [sp, #4]
 800f72a:	eef8 0ac7 	vcvt.f32.s32	s1, s14
 800f72e:	eeb2 0a04 	vmov.f32	s0, #36	@ 0x41200000  10.0
 800f732:	ee60 0aa7 	vmul.f32	s1, s1, s15
 800f736:	f000 f8af 	bl	800f898 <powf>
 800f73a:	ee28 8a28 	vmul.f32	s16, s16, s17
 800f73e:	ee28 0a00 	vmul.f32	s0, s16, s0
 800f742:	f000 f90b 	bl	800f95c <roundf>
 800f746:	9801      	ldr	r0, [sp, #4]
 800f748:	886b      	ldrh	r3, [r5, #2]
 800f74a:	8663      	strh	r3, [r4, #50]	@ 0x32
 800f74c:	eebc 0ac0 	vcvt.u32.f32	s0, s0
 800f750:	8727      	strh	r7, [r4, #56]	@ 0x38
 800f752:	8626      	strh	r6, [r4, #48]	@ 0x30
 800f754:	ed84 0a0f 	vstr	s0, [r4, #60]	@ 0x3c
 800f758:	2800      	cmp	r0, #0
 800f75a:	d1c0      	bne.n	800f6de <PDM_Filter_setConfig+0x86>
 800f75c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f75e:	2000      	movs	r0, #0
 800f760:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800f764:	6423      	str	r3, [r4, #64]	@ 0x40
 800f766:	b003      	add	sp, #12
 800f768:	ecbd 8b02 	vpop	{d8}
 800f76c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f76e:	2333      	movs	r3, #51	@ 0x33
 800f770:	3040      	adds	r0, #64	@ 0x40
 800f772:	80ab      	strh	r3, [r5, #4]
 800f774:	e7b0      	b.n	800f6d8 <PDM_Filter_setConfig+0x80>
 800f776:	42b8      	cmp	r0, r7
 800f778:	d1a6      	bne.n	800f6c8 <PDM_Filter_setConfig+0x70>
 800f77a:	886b      	ldrh	r3, [r5, #2]
 800f77c:	8663      	strh	r3, [r4, #50]	@ 0x32
 800f77e:	e7ed      	b.n	800f75c <PDM_Filter_setConfig+0x104>
 800f780:	2b06      	cmp	r3, #6
 800f782:	d8a1      	bhi.n	800f6c8 <PDM_Filter_setConfig+0x70>
 800f784:	a201      	add	r2, pc, #4	@ (adr r2, 800f78c <PDM_Filter_setConfig+0x134>)
 800f786:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f78a:	bf00      	nop
 800f78c:	0800f7fb 	.word	0x0800f7fb
 800f790:	0800f7f5 	.word	0x0800f7f5
 800f794:	0800f7e9 	.word	0x0800f7e9
 800f798:	0800f7e3 	.word	0x0800f7e3
 800f79c:	0800f6c5 	.word	0x0800f6c5
 800f7a0:	0800f7dd 	.word	0x0800f7dd
 800f7a4:	0800f7ef 	.word	0x0800f7ef
 800f7a8:	eddf 8a1f 	vldr	s17, [pc, #124]	@ 800f828 <PDM_Filter_setConfig+0x1d0>
 800f7ac:	ed9f 8a1f 	vldr	s16, [pc, #124]	@ 800f82c <PDM_Filter_setConfig+0x1d4>
 800f7b0:	e7b6      	b.n	800f720 <PDM_Filter_setConfig+0xc8>
 800f7b2:	4b1f      	ldr	r3, [pc, #124]	@ (800f830 <PDM_Filter_setConfig+0x1d8>)
 800f7b4:	64a3      	str	r3, [r4, #72]	@ 0x48
 800f7b6:	e787      	b.n	800f6c8 <PDM_Filter_setConfig+0x70>
 800f7b8:	4b1e      	ldr	r3, [pc, #120]	@ (800f834 <PDM_Filter_setConfig+0x1dc>)
 800f7ba:	64a3      	str	r3, [r4, #72]	@ 0x48
 800f7bc:	e784      	b.n	800f6c8 <PDM_Filter_setConfig+0x70>
 800f7be:	4b1e      	ldr	r3, [pc, #120]	@ (800f838 <PDM_Filter_setConfig+0x1e0>)
 800f7c0:	64a3      	str	r3, [r4, #72]	@ 0x48
 800f7c2:	e781      	b.n	800f6c8 <PDM_Filter_setConfig+0x70>
 800f7c4:	4b1d      	ldr	r3, [pc, #116]	@ (800f83c <PDM_Filter_setConfig+0x1e4>)
 800f7c6:	64a3      	str	r3, [r4, #72]	@ 0x48
 800f7c8:	e77e      	b.n	800f6c8 <PDM_Filter_setConfig+0x70>
 800f7ca:	4b1d      	ldr	r3, [pc, #116]	@ (800f840 <PDM_Filter_setConfig+0x1e8>)
 800f7cc:	64a3      	str	r3, [r4, #72]	@ 0x48
 800f7ce:	e77b      	b.n	800f6c8 <PDM_Filter_setConfig+0x70>
 800f7d0:	4b1c      	ldr	r3, [pc, #112]	@ (800f844 <PDM_Filter_setConfig+0x1ec>)
 800f7d2:	64a3      	str	r3, [r4, #72]	@ 0x48
 800f7d4:	e778      	b.n	800f6c8 <PDM_Filter_setConfig+0x70>
 800f7d6:	4b1c      	ldr	r3, [pc, #112]	@ (800f848 <PDM_Filter_setConfig+0x1f0>)
 800f7d8:	64a3      	str	r3, [r4, #72]	@ 0x48
 800f7da:	e775      	b.n	800f6c8 <PDM_Filter_setConfig+0x70>
 800f7dc:	4b1b      	ldr	r3, [pc, #108]	@ (800f84c <PDM_Filter_setConfig+0x1f4>)
 800f7de:	64a3      	str	r3, [r4, #72]	@ 0x48
 800f7e0:	e772      	b.n	800f6c8 <PDM_Filter_setConfig+0x70>
 800f7e2:	4b1b      	ldr	r3, [pc, #108]	@ (800f850 <PDM_Filter_setConfig+0x1f8>)
 800f7e4:	64a3      	str	r3, [r4, #72]	@ 0x48
 800f7e6:	e76f      	b.n	800f6c8 <PDM_Filter_setConfig+0x70>
 800f7e8:	4b1a      	ldr	r3, [pc, #104]	@ (800f854 <PDM_Filter_setConfig+0x1fc>)
 800f7ea:	64a3      	str	r3, [r4, #72]	@ 0x48
 800f7ec:	e76c      	b.n	800f6c8 <PDM_Filter_setConfig+0x70>
 800f7ee:	4b1a      	ldr	r3, [pc, #104]	@ (800f858 <PDM_Filter_setConfig+0x200>)
 800f7f0:	64a3      	str	r3, [r4, #72]	@ 0x48
 800f7f2:	e769      	b.n	800f6c8 <PDM_Filter_setConfig+0x70>
 800f7f4:	4b19      	ldr	r3, [pc, #100]	@ (800f85c <PDM_Filter_setConfig+0x204>)
 800f7f6:	64a3      	str	r3, [r4, #72]	@ 0x48
 800f7f8:	e766      	b.n	800f6c8 <PDM_Filter_setConfig+0x70>
 800f7fa:	4b19      	ldr	r3, [pc, #100]	@ (800f860 <PDM_Filter_setConfig+0x208>)
 800f7fc:	64a3      	str	r3, [r4, #72]	@ 0x48
 800f7fe:	e763      	b.n	800f6c8 <PDM_Filter_setConfig+0x70>
 800f800:	8e23      	ldrh	r3, [r4, #48]	@ 0x30
 800f802:	42b3      	cmp	r3, r6
 800f804:	f47f af41 	bne.w	800f68a <PDM_Filter_setConfig+0x32>
 800f808:	886b      	ldrh	r3, [r5, #2]
 800f80a:	8663      	strh	r3, [r4, #50]	@ 0x32
 800f80c:	2008      	movs	r0, #8
 800f80e:	e766      	b.n	800f6de <PDM_Filter_setConfig+0x86>
 800f810:	b5e8b5cd 	.word	0xb5e8b5cd
 800f814:	0800e939 	.word	0x0800e939
 800f818:	0801080c 	.word	0x0801080c
 800f81c:	08010828 	.word	0x08010828
 800f820:	42000000 	.word	0x42000000
 800f824:	3d4ccccd 	.word	0x3d4ccccd
 800f828:	4f800000 	.word	0x4f800000
 800f82c:	00000000 	.word	0x00000000
 800f830:	0800dd39 	.word	0x0800dd39
 800f834:	0800dec1 	.word	0x0800dec1
 800f838:	0800e0a9 	.word	0x0800e0a9
 800f83c:	0800e2c5 	.word	0x0800e2c5
 800f840:	0800e559 	.word	0x0800e559
 800f844:	0800da99 	.word	0x0800da99
 800f848:	0800dbb1 	.word	0x0800dbb1
 800f84c:	0800ea21 	.word	0x0800ea21
 800f850:	0800f195 	.word	0x0800f195
 800f854:	0800ef8d 	.word	0x0800ef8d
 800f858:	0800eb65 	.word	0x0800eb65
 800f85c:	0800eded 	.word	0x0800eded
 800f860:	0800ec81 	.word	0x0800ec81

0800f864 <PDM_Filter>:
 800f864:	b410      	push	{r4}
 800f866:	4b0b      	ldr	r3, [pc, #44]	@ (800f894 <PDM_Filter+0x30>)
 800f868:	6c54      	ldr	r4, [r2, #68]	@ 0x44
 800f86a:	429c      	cmp	r4, r3
 800f86c:	d107      	bne.n	800f87e <PDM_Filter+0x1a>
 800f86e:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800f870:	05dc      	lsls	r4, r3, #23
 800f872:	d508      	bpl.n	800f886 <PDM_Filter+0x22>
 800f874:	6c93      	ldr	r3, [r2, #72]	@ 0x48
 800f876:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f87a:	320c      	adds	r2, #12
 800f87c:	4718      	bx	r3
 800f87e:	2004      	movs	r0, #4
 800f880:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f884:	4770      	bx	lr
 800f886:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f88a:	bf14      	ite	ne
 800f88c:	2020      	movne	r0, #32
 800f88e:	2030      	moveq	r0, #48	@ 0x30
 800f890:	e7f6      	b.n	800f880 <PDM_Filter+0x1c>
 800f892:	bf00      	nop
 800f894:	b5e8b5cd 	.word	0xb5e8b5cd

0800f898 <powf>:
 800f898:	b508      	push	{r3, lr}
 800f89a:	ed2d 8b04 	vpush	{d8-d9}
 800f89e:	eeb0 8a60 	vmov.f32	s16, s1
 800f8a2:	eeb0 9a40 	vmov.f32	s18, s0
 800f8a6:	f000 f87d 	bl	800f9a4 <__ieee754_powf>
 800f8aa:	eeb4 8a48 	vcmp.f32	s16, s16
 800f8ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f8b2:	eef0 8a40 	vmov.f32	s17, s0
 800f8b6:	d63e      	bvs.n	800f936 <powf+0x9e>
 800f8b8:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800f8bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f8c0:	d112      	bne.n	800f8e8 <powf+0x50>
 800f8c2:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800f8c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f8ca:	d039      	beq.n	800f940 <powf+0xa8>
 800f8cc:	eeb0 0a48 	vmov.f32	s0, s16
 800f8d0:	f000 f839 	bl	800f946 <finitef>
 800f8d4:	b378      	cbz	r0, 800f936 <powf+0x9e>
 800f8d6:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800f8da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f8de:	d52a      	bpl.n	800f936 <powf+0x9e>
 800f8e0:	f000 fc9e 	bl	8010220 <__errno>
 800f8e4:	2322      	movs	r3, #34	@ 0x22
 800f8e6:	e014      	b.n	800f912 <powf+0x7a>
 800f8e8:	f000 f82d 	bl	800f946 <finitef>
 800f8ec:	b998      	cbnz	r0, 800f916 <powf+0x7e>
 800f8ee:	eeb0 0a49 	vmov.f32	s0, s18
 800f8f2:	f000 f828 	bl	800f946 <finitef>
 800f8f6:	b170      	cbz	r0, 800f916 <powf+0x7e>
 800f8f8:	eeb0 0a48 	vmov.f32	s0, s16
 800f8fc:	f000 f823 	bl	800f946 <finitef>
 800f900:	b148      	cbz	r0, 800f916 <powf+0x7e>
 800f902:	eef4 8a68 	vcmp.f32	s17, s17
 800f906:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f90a:	d7e9      	bvc.n	800f8e0 <powf+0x48>
 800f90c:	f000 fc88 	bl	8010220 <__errno>
 800f910:	2321      	movs	r3, #33	@ 0x21
 800f912:	6003      	str	r3, [r0, #0]
 800f914:	e00f      	b.n	800f936 <powf+0x9e>
 800f916:	eef5 8a40 	vcmp.f32	s17, #0.0
 800f91a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f91e:	d10a      	bne.n	800f936 <powf+0x9e>
 800f920:	eeb0 0a49 	vmov.f32	s0, s18
 800f924:	f000 f80f 	bl	800f946 <finitef>
 800f928:	b128      	cbz	r0, 800f936 <powf+0x9e>
 800f92a:	eeb0 0a48 	vmov.f32	s0, s16
 800f92e:	f000 f80a 	bl	800f946 <finitef>
 800f932:	2800      	cmp	r0, #0
 800f934:	d1d4      	bne.n	800f8e0 <powf+0x48>
 800f936:	eeb0 0a68 	vmov.f32	s0, s17
 800f93a:	ecbd 8b04 	vpop	{d8-d9}
 800f93e:	bd08      	pop	{r3, pc}
 800f940:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 800f944:	e7f7      	b.n	800f936 <powf+0x9e>

0800f946 <finitef>:
 800f946:	ee10 3a10 	vmov	r3, s0
 800f94a:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 800f94e:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 800f952:	bfac      	ite	ge
 800f954:	2000      	movge	r0, #0
 800f956:	2001      	movlt	r0, #1
 800f958:	4770      	bx	lr
	...

0800f95c <roundf>:
 800f95c:	ee10 0a10 	vmov	r0, s0
 800f960:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800f964:	3a7f      	subs	r2, #127	@ 0x7f
 800f966:	2a16      	cmp	r2, #22
 800f968:	dc15      	bgt.n	800f996 <roundf+0x3a>
 800f96a:	2a00      	cmp	r2, #0
 800f96c:	da08      	bge.n	800f980 <roundf+0x24>
 800f96e:	3201      	adds	r2, #1
 800f970:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800f974:	d101      	bne.n	800f97a <roundf+0x1e>
 800f976:	f043 537e 	orr.w	r3, r3, #1065353216	@ 0x3f800000
 800f97a:	ee00 3a10 	vmov	s0, r3
 800f97e:	4770      	bx	lr
 800f980:	4907      	ldr	r1, [pc, #28]	@ (800f9a0 <roundf+0x44>)
 800f982:	4111      	asrs	r1, r2
 800f984:	4201      	tst	r1, r0
 800f986:	d0fa      	beq.n	800f97e <roundf+0x22>
 800f988:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800f98c:	4113      	asrs	r3, r2
 800f98e:	4403      	add	r3, r0
 800f990:	ea23 0301 	bic.w	r3, r3, r1
 800f994:	e7f1      	b.n	800f97a <roundf+0x1e>
 800f996:	2a80      	cmp	r2, #128	@ 0x80
 800f998:	d1f1      	bne.n	800f97e <roundf+0x22>
 800f99a:	ee30 0a00 	vadd.f32	s0, s0, s0
 800f99e:	4770      	bx	lr
 800f9a0:	007fffff 	.word	0x007fffff

0800f9a4 <__ieee754_powf>:
 800f9a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f9a8:	ee10 4a90 	vmov	r4, s1
 800f9ac:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 800f9b0:	ed2d 8b02 	vpush	{d8}
 800f9b4:	ee10 6a10 	vmov	r6, s0
 800f9b8:	eeb0 8a40 	vmov.f32	s16, s0
 800f9bc:	eef0 8a60 	vmov.f32	s17, s1
 800f9c0:	d10c      	bne.n	800f9dc <__ieee754_powf+0x38>
 800f9c2:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 800f9c6:	0076      	lsls	r6, r6, #1
 800f9c8:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 800f9cc:	f240 829c 	bls.w	800ff08 <__ieee754_powf+0x564>
 800f9d0:	ee38 0a28 	vadd.f32	s0, s16, s17
 800f9d4:	ecbd 8b02 	vpop	{d8}
 800f9d8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f9dc:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 800f9e0:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 800f9e4:	d802      	bhi.n	800f9ec <__ieee754_powf+0x48>
 800f9e6:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800f9ea:	d908      	bls.n	800f9fe <__ieee754_powf+0x5a>
 800f9ec:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 800f9f0:	d1ee      	bne.n	800f9d0 <__ieee754_powf+0x2c>
 800f9f2:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 800f9f6:	0064      	lsls	r4, r4, #1
 800f9f8:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 800f9fc:	e7e6      	b.n	800f9cc <__ieee754_powf+0x28>
 800f9fe:	2e00      	cmp	r6, #0
 800fa00:	da1e      	bge.n	800fa40 <__ieee754_powf+0x9c>
 800fa02:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 800fa06:	d22b      	bcs.n	800fa60 <__ieee754_powf+0xbc>
 800fa08:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800fa0c:	d332      	bcc.n	800fa74 <__ieee754_powf+0xd0>
 800fa0e:	ea4f 53e9 	mov.w	r3, r9, asr #23
 800fa12:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 800fa16:	fa49 f503 	asr.w	r5, r9, r3
 800fa1a:	fa05 f303 	lsl.w	r3, r5, r3
 800fa1e:	454b      	cmp	r3, r9
 800fa20:	d126      	bne.n	800fa70 <__ieee754_powf+0xcc>
 800fa22:	f005 0501 	and.w	r5, r5, #1
 800fa26:	f1c5 0502 	rsb	r5, r5, #2
 800fa2a:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800fa2e:	d122      	bne.n	800fa76 <__ieee754_powf+0xd2>
 800fa30:	2c00      	cmp	r4, #0
 800fa32:	f280 826f 	bge.w	800ff14 <__ieee754_powf+0x570>
 800fa36:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800fa3a:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800fa3e:	e7c9      	b.n	800f9d4 <__ieee754_powf+0x30>
 800fa40:	2500      	movs	r5, #0
 800fa42:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800fa46:	d1f0      	bne.n	800fa2a <__ieee754_powf+0x86>
 800fa48:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 800fa4c:	f000 825c 	beq.w	800ff08 <__ieee754_powf+0x564>
 800fa50:	d908      	bls.n	800fa64 <__ieee754_powf+0xc0>
 800fa52:	ed9f 0ad8 	vldr	s0, [pc, #864]	@ 800fdb4 <__ieee754_powf+0x410>
 800fa56:	2c00      	cmp	r4, #0
 800fa58:	bfa8      	it	ge
 800fa5a:	eeb0 0a68 	vmovge.f32	s0, s17
 800fa5e:	e7b9      	b.n	800f9d4 <__ieee754_powf+0x30>
 800fa60:	2502      	movs	r5, #2
 800fa62:	e7ee      	b.n	800fa42 <__ieee754_powf+0x9e>
 800fa64:	2c00      	cmp	r4, #0
 800fa66:	f280 8252 	bge.w	800ff0e <__ieee754_powf+0x56a>
 800fa6a:	eeb1 0a68 	vneg.f32	s0, s17
 800fa6e:	e7b1      	b.n	800f9d4 <__ieee754_powf+0x30>
 800fa70:	2500      	movs	r5, #0
 800fa72:	e7da      	b.n	800fa2a <__ieee754_powf+0x86>
 800fa74:	2500      	movs	r5, #0
 800fa76:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 800fa7a:	d102      	bne.n	800fa82 <__ieee754_powf+0xde>
 800fa7c:	ee28 0a08 	vmul.f32	s0, s16, s16
 800fa80:	e7a8      	b.n	800f9d4 <__ieee754_powf+0x30>
 800fa82:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800fa86:	d109      	bne.n	800fa9c <__ieee754_powf+0xf8>
 800fa88:	2e00      	cmp	r6, #0
 800fa8a:	db07      	blt.n	800fa9c <__ieee754_powf+0xf8>
 800fa8c:	eeb0 0a48 	vmov.f32	s0, s16
 800fa90:	ecbd 8b02 	vpop	{d8}
 800fa94:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fa98:	f000 bae8 	b.w	801006c <__ieee754_sqrtf>
 800fa9c:	eeb0 0a48 	vmov.f32	s0, s16
 800faa0:	f000 fa50 	bl	800ff44 <fabsf>
 800faa4:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 800faa8:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 800faac:	4647      	mov	r7, r8
 800faae:	d002      	beq.n	800fab6 <__ieee754_powf+0x112>
 800fab0:	f1b8 0f00 	cmp.w	r8, #0
 800fab4:	d117      	bne.n	800fae6 <__ieee754_powf+0x142>
 800fab6:	2c00      	cmp	r4, #0
 800fab8:	bfbc      	itt	lt
 800faba:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 800fabe:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800fac2:	2e00      	cmp	r6, #0
 800fac4:	da86      	bge.n	800f9d4 <__ieee754_powf+0x30>
 800fac6:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 800faca:	ea58 0805 	orrs.w	r8, r8, r5
 800face:	d104      	bne.n	800fada <__ieee754_powf+0x136>
 800fad0:	ee70 7a40 	vsub.f32	s15, s0, s0
 800fad4:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800fad8:	e77c      	b.n	800f9d4 <__ieee754_powf+0x30>
 800fada:	2d01      	cmp	r5, #1
 800fadc:	f47f af7a 	bne.w	800f9d4 <__ieee754_powf+0x30>
 800fae0:	eeb1 0a40 	vneg.f32	s0, s0
 800fae4:	e776      	b.n	800f9d4 <__ieee754_powf+0x30>
 800fae6:	0ff0      	lsrs	r0, r6, #31
 800fae8:	3801      	subs	r0, #1
 800faea:	ea55 0300 	orrs.w	r3, r5, r0
 800faee:	d104      	bne.n	800fafa <__ieee754_powf+0x156>
 800faf0:	ee38 8a48 	vsub.f32	s16, s16, s16
 800faf4:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800faf8:	e76c      	b.n	800f9d4 <__ieee754_powf+0x30>
 800fafa:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 800fafe:	d973      	bls.n	800fbe8 <__ieee754_powf+0x244>
 800fb00:	4bad      	ldr	r3, [pc, #692]	@ (800fdb8 <__ieee754_powf+0x414>)
 800fb02:	4598      	cmp	r8, r3
 800fb04:	d808      	bhi.n	800fb18 <__ieee754_powf+0x174>
 800fb06:	2c00      	cmp	r4, #0
 800fb08:	da0b      	bge.n	800fb22 <__ieee754_powf+0x17e>
 800fb0a:	2000      	movs	r0, #0
 800fb0c:	ecbd 8b02 	vpop	{d8}
 800fb10:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fb14:	f000 baa4 	b.w	8010060 <__math_oflowf>
 800fb18:	4ba8      	ldr	r3, [pc, #672]	@ (800fdbc <__ieee754_powf+0x418>)
 800fb1a:	4598      	cmp	r8, r3
 800fb1c:	d908      	bls.n	800fb30 <__ieee754_powf+0x18c>
 800fb1e:	2c00      	cmp	r4, #0
 800fb20:	dcf3      	bgt.n	800fb0a <__ieee754_powf+0x166>
 800fb22:	2000      	movs	r0, #0
 800fb24:	ecbd 8b02 	vpop	{d8}
 800fb28:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fb2c:	f000 ba92 	b.w	8010054 <__math_uflowf>
 800fb30:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800fb34:	ee30 0a67 	vsub.f32	s0, s0, s15
 800fb38:	eddf 6aa1 	vldr	s13, [pc, #644]	@ 800fdc0 <__ieee754_powf+0x41c>
 800fb3c:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 800fb40:	eee0 6a67 	vfms.f32	s13, s0, s15
 800fb44:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800fb48:	eee6 7ac0 	vfms.f32	s15, s13, s0
 800fb4c:	ee20 7a00 	vmul.f32	s14, s0, s0
 800fb50:	ee27 7a27 	vmul.f32	s14, s14, s15
 800fb54:	eddf 7a9b 	vldr	s15, [pc, #620]	@ 800fdc4 <__ieee754_powf+0x420>
 800fb58:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 800fb5c:	ed9f 7a9a 	vldr	s14, [pc, #616]	@ 800fdc8 <__ieee754_powf+0x424>
 800fb60:	eee0 7a07 	vfma.f32	s15, s0, s14
 800fb64:	ed9f 7a99 	vldr	s14, [pc, #612]	@ 800fdcc <__ieee754_powf+0x428>
 800fb68:	eef0 6a67 	vmov.f32	s13, s15
 800fb6c:	eee0 6a07 	vfma.f32	s13, s0, s14
 800fb70:	ee16 3a90 	vmov	r3, s13
 800fb74:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800fb78:	f023 030f 	bic.w	r3, r3, #15
 800fb7c:	ee06 3a90 	vmov	s13, r3
 800fb80:	eee0 6a47 	vfms.f32	s13, s0, s14
 800fb84:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800fb88:	3d01      	subs	r5, #1
 800fb8a:	f424 647f 	bic.w	r4, r4, #4080	@ 0xff0
 800fb8e:	4305      	orrs	r5, r0
 800fb90:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800fb94:	f024 040f 	bic.w	r4, r4, #15
 800fb98:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 800fb9c:	bf18      	it	ne
 800fb9e:	eeb0 8a47 	vmovne.f32	s16, s14
 800fba2:	ee07 4a10 	vmov	s14, r4
 800fba6:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800fbaa:	ee38 7ac7 	vsub.f32	s14, s17, s14
 800fbae:	ee07 3a90 	vmov	s15, r3
 800fbb2:	eee7 0a27 	vfma.f32	s1, s14, s15
 800fbb6:	ee07 4a10 	vmov	s14, r4
 800fbba:	ee67 7a87 	vmul.f32	s15, s15, s14
 800fbbe:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800fbc2:	ee17 1a10 	vmov	r1, s14
 800fbc6:	2900      	cmp	r1, #0
 800fbc8:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800fbcc:	f340 80dd 	ble.w	800fd8a <__ieee754_powf+0x3e6>
 800fbd0:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 800fbd4:	f240 80ca 	bls.w	800fd6c <__ieee754_powf+0x3c8>
 800fbd8:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800fbdc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fbe0:	bf4c      	ite	mi
 800fbe2:	2001      	movmi	r0, #1
 800fbe4:	2000      	movpl	r0, #0
 800fbe6:	e791      	b.n	800fb0c <__ieee754_powf+0x168>
 800fbe8:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 800fbec:	bf01      	itttt	eq
 800fbee:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 800fdd0 <__ieee754_powf+0x42c>
 800fbf2:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 800fbf6:	f06f 0317 	mvneq.w	r3, #23
 800fbfa:	ee17 7a90 	vmoveq	r7, s15
 800fbfe:	ea4f 52e7 	mov.w	r2, r7, asr #23
 800fc02:	bf18      	it	ne
 800fc04:	2300      	movne	r3, #0
 800fc06:	3a7f      	subs	r2, #127	@ 0x7f
 800fc08:	441a      	add	r2, r3
 800fc0a:	4b72      	ldr	r3, [pc, #456]	@ (800fdd4 <__ieee754_powf+0x430>)
 800fc0c:	f3c7 0716 	ubfx	r7, r7, #0, #23
 800fc10:	429f      	cmp	r7, r3
 800fc12:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 800fc16:	dd06      	ble.n	800fc26 <__ieee754_powf+0x282>
 800fc18:	4b6f      	ldr	r3, [pc, #444]	@ (800fdd8 <__ieee754_powf+0x434>)
 800fc1a:	429f      	cmp	r7, r3
 800fc1c:	f340 80a4 	ble.w	800fd68 <__ieee754_powf+0x3c4>
 800fc20:	3201      	adds	r2, #1
 800fc22:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 800fc26:	2600      	movs	r6, #0
 800fc28:	4b6c      	ldr	r3, [pc, #432]	@ (800fddc <__ieee754_powf+0x438>)
 800fc2a:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 800fc2e:	ee07 1a10 	vmov	s14, r1
 800fc32:	edd3 5a00 	vldr	s11, [r3]
 800fc36:	4b6a      	ldr	r3, [pc, #424]	@ (800fde0 <__ieee754_powf+0x43c>)
 800fc38:	ee75 7a87 	vadd.f32	s15, s11, s14
 800fc3c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800fc40:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 800fc44:	1049      	asrs	r1, r1, #1
 800fc46:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 800fc4a:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 800fc4e:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 800fc52:	ee37 6a65 	vsub.f32	s12, s14, s11
 800fc56:	ee07 1a90 	vmov	s15, r1
 800fc5a:	ee26 5a24 	vmul.f32	s10, s12, s9
 800fc5e:	ee77 5ae5 	vsub.f32	s11, s15, s11
 800fc62:	ee15 7a10 	vmov	r7, s10
 800fc66:	401f      	ands	r7, r3
 800fc68:	ee06 7a90 	vmov	s13, r7
 800fc6c:	eea6 6ae7 	vfms.f32	s12, s13, s15
 800fc70:	ee37 7a65 	vsub.f32	s14, s14, s11
 800fc74:	ee65 7a05 	vmul.f32	s15, s10, s10
 800fc78:	eea6 6ac7 	vfms.f32	s12, s13, s14
 800fc7c:	eddf 5a59 	vldr	s11, [pc, #356]	@ 800fde4 <__ieee754_powf+0x440>
 800fc80:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 800fde8 <__ieee754_powf+0x444>
 800fc84:	eee7 5a87 	vfma.f32	s11, s15, s14
 800fc88:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 800fdec <__ieee754_powf+0x448>
 800fc8c:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800fc90:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 800fdc0 <__ieee754_powf+0x41c>
 800fc94:	eee7 5a27 	vfma.f32	s11, s14, s15
 800fc98:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 800fdf0 <__ieee754_powf+0x44c>
 800fc9c:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800fca0:	eddf 5a54 	vldr	s11, [pc, #336]	@ 800fdf4 <__ieee754_powf+0x450>
 800fca4:	ee26 6a24 	vmul.f32	s12, s12, s9
 800fca8:	eee7 5a27 	vfma.f32	s11, s14, s15
 800fcac:	ee35 7a26 	vadd.f32	s14, s10, s13
 800fcb0:	ee67 4aa7 	vmul.f32	s9, s15, s15
 800fcb4:	ee27 7a06 	vmul.f32	s14, s14, s12
 800fcb8:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 800fcbc:	eea4 7aa5 	vfma.f32	s14, s9, s11
 800fcc0:	eef0 5a67 	vmov.f32	s11, s15
 800fcc4:	eee6 5aa6 	vfma.f32	s11, s13, s13
 800fcc8:	ee75 5a87 	vadd.f32	s11, s11, s14
 800fccc:	ee15 1a90 	vmov	r1, s11
 800fcd0:	4019      	ands	r1, r3
 800fcd2:	ee05 1a90 	vmov	s11, r1
 800fcd6:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800fcda:	eee6 7ae6 	vfms.f32	s15, s13, s13
 800fcde:	ee77 7a67 	vsub.f32	s15, s14, s15
 800fce2:	ee67 7a85 	vmul.f32	s15, s15, s10
 800fce6:	eee6 7a25 	vfma.f32	s15, s12, s11
 800fcea:	eeb0 6a67 	vmov.f32	s12, s15
 800fcee:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800fcf2:	ee16 1a10 	vmov	r1, s12
 800fcf6:	4019      	ands	r1, r3
 800fcf8:	ee06 1a10 	vmov	s12, r1
 800fcfc:	eeb0 7a46 	vmov.f32	s14, s12
 800fd00:	eea6 7ae5 	vfms.f32	s14, s13, s11
 800fd04:	493c      	ldr	r1, [pc, #240]	@ (800fdf8 <__ieee754_powf+0x454>)
 800fd06:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 800fd0a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800fd0e:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 800fdfc <__ieee754_powf+0x458>
 800fd12:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 800fe00 <__ieee754_powf+0x45c>
 800fd16:	ee67 7a87 	vmul.f32	s15, s15, s14
 800fd1a:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 800fe04 <__ieee754_powf+0x460>
 800fd1e:	eee6 7a07 	vfma.f32	s15, s12, s14
 800fd22:	ed91 7a00 	vldr	s14, [r1]
 800fd26:	ee77 7a87 	vadd.f32	s15, s15, s14
 800fd2a:	ee07 2a10 	vmov	s14, r2
 800fd2e:	eef0 6a67 	vmov.f32	s13, s15
 800fd32:	4a35      	ldr	r2, [pc, #212]	@ (800fe08 <__ieee754_powf+0x464>)
 800fd34:	eee6 6a25 	vfma.f32	s13, s12, s11
 800fd38:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 800fd3c:	ed92 5a00 	vldr	s10, [r2]
 800fd40:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800fd44:	ee76 6a85 	vadd.f32	s13, s13, s10
 800fd48:	ee76 6a87 	vadd.f32	s13, s13, s14
 800fd4c:	ee16 2a90 	vmov	r2, s13
 800fd50:	4013      	ands	r3, r2
 800fd52:	ee06 3a90 	vmov	s13, r3
 800fd56:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800fd5a:	ee37 7a45 	vsub.f32	s14, s14, s10
 800fd5e:	eea6 7a65 	vfms.f32	s14, s12, s11
 800fd62:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800fd66:	e70f      	b.n	800fb88 <__ieee754_powf+0x1e4>
 800fd68:	2601      	movs	r6, #1
 800fd6a:	e75d      	b.n	800fc28 <__ieee754_powf+0x284>
 800fd6c:	d152      	bne.n	800fe14 <__ieee754_powf+0x470>
 800fd6e:	eddf 6a27 	vldr	s13, [pc, #156]	@ 800fe0c <__ieee754_powf+0x468>
 800fd72:	ee37 7a67 	vsub.f32	s14, s14, s15
 800fd76:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800fd7a:	eef4 6ac7 	vcmpe.f32	s13, s14
 800fd7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd82:	f73f af29 	bgt.w	800fbd8 <__ieee754_powf+0x234>
 800fd86:	2386      	movs	r3, #134	@ 0x86
 800fd88:	e048      	b.n	800fe1c <__ieee754_powf+0x478>
 800fd8a:	4a21      	ldr	r2, [pc, #132]	@ (800fe10 <__ieee754_powf+0x46c>)
 800fd8c:	4293      	cmp	r3, r2
 800fd8e:	d907      	bls.n	800fda0 <__ieee754_powf+0x3fc>
 800fd90:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800fd94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd98:	bf4c      	ite	mi
 800fd9a:	2001      	movmi	r0, #1
 800fd9c:	2000      	movpl	r0, #0
 800fd9e:	e6c1      	b.n	800fb24 <__ieee754_powf+0x180>
 800fda0:	d138      	bne.n	800fe14 <__ieee754_powf+0x470>
 800fda2:	ee37 7a67 	vsub.f32	s14, s14, s15
 800fda6:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800fdaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fdae:	dbea      	blt.n	800fd86 <__ieee754_powf+0x3e2>
 800fdb0:	e7ee      	b.n	800fd90 <__ieee754_powf+0x3ec>
 800fdb2:	bf00      	nop
 800fdb4:	00000000 	.word	0x00000000
 800fdb8:	3f7ffff3 	.word	0x3f7ffff3
 800fdbc:	3f800007 	.word	0x3f800007
 800fdc0:	3eaaaaab 	.word	0x3eaaaaab
 800fdc4:	3fb8aa3b 	.word	0x3fb8aa3b
 800fdc8:	36eca570 	.word	0x36eca570
 800fdcc:	3fb8aa00 	.word	0x3fb8aa00
 800fdd0:	4b800000 	.word	0x4b800000
 800fdd4:	001cc471 	.word	0x001cc471
 800fdd8:	005db3d6 	.word	0x005db3d6
 800fddc:	08010854 	.word	0x08010854
 800fde0:	fffff000 	.word	0xfffff000
 800fde4:	3e6c3255 	.word	0x3e6c3255
 800fde8:	3e53f142 	.word	0x3e53f142
 800fdec:	3e8ba305 	.word	0x3e8ba305
 800fdf0:	3edb6db7 	.word	0x3edb6db7
 800fdf4:	3f19999a 	.word	0x3f19999a
 800fdf8:	08010844 	.word	0x08010844
 800fdfc:	3f76384f 	.word	0x3f76384f
 800fe00:	3f763800 	.word	0x3f763800
 800fe04:	369dc3a0 	.word	0x369dc3a0
 800fe08:	0801084c 	.word	0x0801084c
 800fe0c:	3338aa3c 	.word	0x3338aa3c
 800fe10:	43160000 	.word	0x43160000
 800fe14:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 800fe18:	d971      	bls.n	800fefe <__ieee754_powf+0x55a>
 800fe1a:	15db      	asrs	r3, r3, #23
 800fe1c:	3b7e      	subs	r3, #126	@ 0x7e
 800fe1e:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 800fe22:	4118      	asrs	r0, r3
 800fe24:	4408      	add	r0, r1
 800fe26:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800fe2a:	4a3c      	ldr	r2, [pc, #240]	@ (800ff1c <__ieee754_powf+0x578>)
 800fe2c:	3b7f      	subs	r3, #127	@ 0x7f
 800fe2e:	411a      	asrs	r2, r3
 800fe30:	4002      	ands	r2, r0
 800fe32:	ee07 2a10 	vmov	s14, r2
 800fe36:	f3c0 0016 	ubfx	r0, r0, #0, #23
 800fe3a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800fe3e:	f1c3 0317 	rsb	r3, r3, #23
 800fe42:	4118      	asrs	r0, r3
 800fe44:	2900      	cmp	r1, #0
 800fe46:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800fe4a:	bfb8      	it	lt
 800fe4c:	4240      	neglt	r0, r0
 800fe4e:	ee37 7aa0 	vadd.f32	s14, s15, s1
 800fe52:	eddf 6a33 	vldr	s13, [pc, #204]	@ 800ff20 <__ieee754_powf+0x57c>
 800fe56:	ed9f 6a33 	vldr	s12, [pc, #204]	@ 800ff24 <__ieee754_powf+0x580>
 800fe5a:	ee17 3a10 	vmov	r3, s14
 800fe5e:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800fe62:	f023 030f 	bic.w	r3, r3, #15
 800fe66:	ee07 3a10 	vmov	s14, r3
 800fe6a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800fe6e:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800fe72:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800fe76:	eddf 7a2c 	vldr	s15, [pc, #176]	@ 800ff28 <__ieee754_powf+0x584>
 800fe7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fe7e:	eee0 7aa6 	vfma.f32	s15, s1, s13
 800fe82:	eef0 6a67 	vmov.f32	s13, s15
 800fe86:	eee7 6a06 	vfma.f32	s13, s14, s12
 800fe8a:	eef0 5a66 	vmov.f32	s11, s13
 800fe8e:	eee7 5a46 	vfms.f32	s11, s14, s12
 800fe92:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800fe96:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800fe9a:	ed9f 6a24 	vldr	s12, [pc, #144]	@ 800ff2c <__ieee754_powf+0x588>
 800fe9e:	eddf 5a24 	vldr	s11, [pc, #144]	@ 800ff30 <__ieee754_powf+0x58c>
 800fea2:	eea7 6a25 	vfma.f32	s12, s14, s11
 800fea6:	eddf 5a23 	vldr	s11, [pc, #140]	@ 800ff34 <__ieee754_powf+0x590>
 800feaa:	eee6 5a07 	vfma.f32	s11, s12, s14
 800feae:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 800ff38 <__ieee754_powf+0x594>
 800feb2:	eea5 6a87 	vfma.f32	s12, s11, s14
 800feb6:	eddf 5a21 	vldr	s11, [pc, #132]	@ 800ff3c <__ieee754_powf+0x598>
 800feba:	eee6 5a07 	vfma.f32	s11, s12, s14
 800febe:	eeb0 6a66 	vmov.f32	s12, s13
 800fec2:	eea5 6ac7 	vfms.f32	s12, s11, s14
 800fec6:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800feca:	ee66 5a86 	vmul.f32	s11, s13, s12
 800fece:	ee36 6a47 	vsub.f32	s12, s12, s14
 800fed2:	eee6 7aa7 	vfma.f32	s15, s13, s15
 800fed6:	ee85 7a86 	vdiv.f32	s14, s11, s12
 800feda:	ee77 7a67 	vsub.f32	s15, s14, s15
 800fede:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800fee2:	ee30 0a67 	vsub.f32	s0, s0, s15
 800fee6:	ee10 3a10 	vmov	r3, s0
 800feea:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800feee:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800fef2:	da06      	bge.n	800ff02 <__ieee754_powf+0x55e>
 800fef4:	f000 f82e 	bl	800ff54 <scalbnf>
 800fef8:	ee20 0a08 	vmul.f32	s0, s0, s16
 800fefc:	e56a      	b.n	800f9d4 <__ieee754_powf+0x30>
 800fefe:	2000      	movs	r0, #0
 800ff00:	e7a5      	b.n	800fe4e <__ieee754_powf+0x4aa>
 800ff02:	ee00 3a10 	vmov	s0, r3
 800ff06:	e7f7      	b.n	800fef8 <__ieee754_powf+0x554>
 800ff08:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800ff0c:	e562      	b.n	800f9d4 <__ieee754_powf+0x30>
 800ff0e:	ed9f 0a0c 	vldr	s0, [pc, #48]	@ 800ff40 <__ieee754_powf+0x59c>
 800ff12:	e55f      	b.n	800f9d4 <__ieee754_powf+0x30>
 800ff14:	eeb0 0a48 	vmov.f32	s0, s16
 800ff18:	e55c      	b.n	800f9d4 <__ieee754_powf+0x30>
 800ff1a:	bf00      	nop
 800ff1c:	ff800000 	.word	0xff800000
 800ff20:	3f317218 	.word	0x3f317218
 800ff24:	3f317200 	.word	0x3f317200
 800ff28:	35bfbe8c 	.word	0x35bfbe8c
 800ff2c:	b5ddea0e 	.word	0xb5ddea0e
 800ff30:	3331bb4c 	.word	0x3331bb4c
 800ff34:	388ab355 	.word	0x388ab355
 800ff38:	bb360b61 	.word	0xbb360b61
 800ff3c:	3e2aaaab 	.word	0x3e2aaaab
 800ff40:	00000000 	.word	0x00000000

0800ff44 <fabsf>:
 800ff44:	ee10 3a10 	vmov	r3, s0
 800ff48:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ff4c:	ee00 3a10 	vmov	s0, r3
 800ff50:	4770      	bx	lr
	...

0800ff54 <scalbnf>:
 800ff54:	ee10 3a10 	vmov	r3, s0
 800ff58:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800ff5c:	d02b      	beq.n	800ffb6 <scalbnf+0x62>
 800ff5e:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800ff62:	d302      	bcc.n	800ff6a <scalbnf+0x16>
 800ff64:	ee30 0a00 	vadd.f32	s0, s0, s0
 800ff68:	4770      	bx	lr
 800ff6a:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800ff6e:	d123      	bne.n	800ffb8 <scalbnf+0x64>
 800ff70:	4b24      	ldr	r3, [pc, #144]	@ (8010004 <scalbnf+0xb0>)
 800ff72:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8010008 <scalbnf+0xb4>
 800ff76:	4298      	cmp	r0, r3
 800ff78:	ee20 0a27 	vmul.f32	s0, s0, s15
 800ff7c:	db17      	blt.n	800ffae <scalbnf+0x5a>
 800ff7e:	ee10 3a10 	vmov	r3, s0
 800ff82:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800ff86:	3a19      	subs	r2, #25
 800ff88:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800ff8c:	4288      	cmp	r0, r1
 800ff8e:	dd15      	ble.n	800ffbc <scalbnf+0x68>
 800ff90:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 801000c <scalbnf+0xb8>
 800ff94:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8010010 <scalbnf+0xbc>
 800ff98:	ee10 3a10 	vmov	r3, s0
 800ff9c:	eeb0 7a67 	vmov.f32	s14, s15
 800ffa0:	2b00      	cmp	r3, #0
 800ffa2:	bfb8      	it	lt
 800ffa4:	eef0 7a66 	vmovlt.f32	s15, s13
 800ffa8:	ee27 0a87 	vmul.f32	s0, s15, s14
 800ffac:	4770      	bx	lr
 800ffae:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8010014 <scalbnf+0xc0>
 800ffb2:	ee27 0a80 	vmul.f32	s0, s15, s0
 800ffb6:	4770      	bx	lr
 800ffb8:	0dd2      	lsrs	r2, r2, #23
 800ffba:	e7e5      	b.n	800ff88 <scalbnf+0x34>
 800ffbc:	4410      	add	r0, r2
 800ffbe:	28fe      	cmp	r0, #254	@ 0xfe
 800ffc0:	dce6      	bgt.n	800ff90 <scalbnf+0x3c>
 800ffc2:	2800      	cmp	r0, #0
 800ffc4:	dd06      	ble.n	800ffd4 <scalbnf+0x80>
 800ffc6:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800ffca:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800ffce:	ee00 3a10 	vmov	s0, r3
 800ffd2:	4770      	bx	lr
 800ffd4:	f110 0f16 	cmn.w	r0, #22
 800ffd8:	da09      	bge.n	800ffee <scalbnf+0x9a>
 800ffda:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8010014 <scalbnf+0xc0>
 800ffde:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8010018 <scalbnf+0xc4>
 800ffe2:	ee10 3a10 	vmov	r3, s0
 800ffe6:	eeb0 7a67 	vmov.f32	s14, s15
 800ffea:	2b00      	cmp	r3, #0
 800ffec:	e7d9      	b.n	800ffa2 <scalbnf+0x4e>
 800ffee:	3019      	adds	r0, #25
 800fff0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800fff4:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800fff8:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 801001c <scalbnf+0xc8>
 800fffc:	ee07 3a90 	vmov	s15, r3
 8010000:	e7d7      	b.n	800ffb2 <scalbnf+0x5e>
 8010002:	bf00      	nop
 8010004:	ffff3cb0 	.word	0xffff3cb0
 8010008:	4c000000 	.word	0x4c000000
 801000c:	7149f2ca 	.word	0x7149f2ca
 8010010:	f149f2ca 	.word	0xf149f2ca
 8010014:	0da24260 	.word	0x0da24260
 8010018:	8da24260 	.word	0x8da24260
 801001c:	33000000 	.word	0x33000000

08010020 <with_errnof>:
 8010020:	b510      	push	{r4, lr}
 8010022:	ed2d 8b02 	vpush	{d8}
 8010026:	eeb0 8a40 	vmov.f32	s16, s0
 801002a:	4604      	mov	r4, r0
 801002c:	f000 f8f8 	bl	8010220 <__errno>
 8010030:	eeb0 0a48 	vmov.f32	s0, s16
 8010034:	ecbd 8b02 	vpop	{d8}
 8010038:	6004      	str	r4, [r0, #0]
 801003a:	bd10      	pop	{r4, pc}

0801003c <xflowf>:
 801003c:	b130      	cbz	r0, 801004c <xflowf+0x10>
 801003e:	eef1 7a40 	vneg.f32	s15, s0
 8010042:	ee27 0a80 	vmul.f32	s0, s15, s0
 8010046:	2022      	movs	r0, #34	@ 0x22
 8010048:	f7ff bfea 	b.w	8010020 <with_errnof>
 801004c:	eef0 7a40 	vmov.f32	s15, s0
 8010050:	e7f7      	b.n	8010042 <xflowf+0x6>
	...

08010054 <__math_uflowf>:
 8010054:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 801005c <__math_uflowf+0x8>
 8010058:	f7ff bff0 	b.w	801003c <xflowf>
 801005c:	10000000 	.word	0x10000000

08010060 <__math_oflowf>:
 8010060:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8010068 <__math_oflowf+0x8>
 8010064:	f7ff bfea 	b.w	801003c <xflowf>
 8010068:	70000000 	.word	0x70000000

0801006c <__ieee754_sqrtf>:
 801006c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8010070:	4770      	bx	lr
	...

08010074 <malloc>:
 8010074:	4b02      	ldr	r3, [pc, #8]	@ (8010080 <malloc+0xc>)
 8010076:	4601      	mov	r1, r0
 8010078:	6818      	ldr	r0, [r3, #0]
 801007a:	f000 b82d 	b.w	80100d8 <_malloc_r>
 801007e:	bf00      	nop
 8010080:	20000440 	.word	0x20000440

08010084 <free>:
 8010084:	4b02      	ldr	r3, [pc, #8]	@ (8010090 <free+0xc>)
 8010086:	4601      	mov	r1, r0
 8010088:	6818      	ldr	r0, [r3, #0]
 801008a:	f000 b903 	b.w	8010294 <_free_r>
 801008e:	bf00      	nop
 8010090:	20000440 	.word	0x20000440

08010094 <sbrk_aligned>:
 8010094:	b570      	push	{r4, r5, r6, lr}
 8010096:	4e0f      	ldr	r6, [pc, #60]	@ (80100d4 <sbrk_aligned+0x40>)
 8010098:	460c      	mov	r4, r1
 801009a:	6831      	ldr	r1, [r6, #0]
 801009c:	4605      	mov	r5, r0
 801009e:	b911      	cbnz	r1, 80100a6 <sbrk_aligned+0x12>
 80100a0:	f000 f8ae 	bl	8010200 <_sbrk_r>
 80100a4:	6030      	str	r0, [r6, #0]
 80100a6:	4621      	mov	r1, r4
 80100a8:	4628      	mov	r0, r5
 80100aa:	f000 f8a9 	bl	8010200 <_sbrk_r>
 80100ae:	1c43      	adds	r3, r0, #1
 80100b0:	d103      	bne.n	80100ba <sbrk_aligned+0x26>
 80100b2:	f04f 34ff 	mov.w	r4, #4294967295
 80100b6:	4620      	mov	r0, r4
 80100b8:	bd70      	pop	{r4, r5, r6, pc}
 80100ba:	1cc4      	adds	r4, r0, #3
 80100bc:	f024 0403 	bic.w	r4, r4, #3
 80100c0:	42a0      	cmp	r0, r4
 80100c2:	d0f8      	beq.n	80100b6 <sbrk_aligned+0x22>
 80100c4:	1a21      	subs	r1, r4, r0
 80100c6:	4628      	mov	r0, r5
 80100c8:	f000 f89a 	bl	8010200 <_sbrk_r>
 80100cc:	3001      	adds	r0, #1
 80100ce:	d1f2      	bne.n	80100b6 <sbrk_aligned+0x22>
 80100d0:	e7ef      	b.n	80100b2 <sbrk_aligned+0x1e>
 80100d2:	bf00      	nop
 80100d4:	20001414 	.word	0x20001414

080100d8 <_malloc_r>:
 80100d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80100dc:	1ccd      	adds	r5, r1, #3
 80100de:	f025 0503 	bic.w	r5, r5, #3
 80100e2:	3508      	adds	r5, #8
 80100e4:	2d0c      	cmp	r5, #12
 80100e6:	bf38      	it	cc
 80100e8:	250c      	movcc	r5, #12
 80100ea:	2d00      	cmp	r5, #0
 80100ec:	4606      	mov	r6, r0
 80100ee:	db01      	blt.n	80100f4 <_malloc_r+0x1c>
 80100f0:	42a9      	cmp	r1, r5
 80100f2:	d904      	bls.n	80100fe <_malloc_r+0x26>
 80100f4:	230c      	movs	r3, #12
 80100f6:	6033      	str	r3, [r6, #0]
 80100f8:	2000      	movs	r0, #0
 80100fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80100fe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80101d4 <_malloc_r+0xfc>
 8010102:	f000 f869 	bl	80101d8 <__malloc_lock>
 8010106:	f8d8 3000 	ldr.w	r3, [r8]
 801010a:	461c      	mov	r4, r3
 801010c:	bb44      	cbnz	r4, 8010160 <_malloc_r+0x88>
 801010e:	4629      	mov	r1, r5
 8010110:	4630      	mov	r0, r6
 8010112:	f7ff ffbf 	bl	8010094 <sbrk_aligned>
 8010116:	1c43      	adds	r3, r0, #1
 8010118:	4604      	mov	r4, r0
 801011a:	d158      	bne.n	80101ce <_malloc_r+0xf6>
 801011c:	f8d8 4000 	ldr.w	r4, [r8]
 8010120:	4627      	mov	r7, r4
 8010122:	2f00      	cmp	r7, #0
 8010124:	d143      	bne.n	80101ae <_malloc_r+0xd6>
 8010126:	2c00      	cmp	r4, #0
 8010128:	d04b      	beq.n	80101c2 <_malloc_r+0xea>
 801012a:	6823      	ldr	r3, [r4, #0]
 801012c:	4639      	mov	r1, r7
 801012e:	4630      	mov	r0, r6
 8010130:	eb04 0903 	add.w	r9, r4, r3
 8010134:	f000 f864 	bl	8010200 <_sbrk_r>
 8010138:	4581      	cmp	r9, r0
 801013a:	d142      	bne.n	80101c2 <_malloc_r+0xea>
 801013c:	6821      	ldr	r1, [r4, #0]
 801013e:	1a6d      	subs	r5, r5, r1
 8010140:	4629      	mov	r1, r5
 8010142:	4630      	mov	r0, r6
 8010144:	f7ff ffa6 	bl	8010094 <sbrk_aligned>
 8010148:	3001      	adds	r0, #1
 801014a:	d03a      	beq.n	80101c2 <_malloc_r+0xea>
 801014c:	6823      	ldr	r3, [r4, #0]
 801014e:	442b      	add	r3, r5
 8010150:	6023      	str	r3, [r4, #0]
 8010152:	f8d8 3000 	ldr.w	r3, [r8]
 8010156:	685a      	ldr	r2, [r3, #4]
 8010158:	bb62      	cbnz	r2, 80101b4 <_malloc_r+0xdc>
 801015a:	f8c8 7000 	str.w	r7, [r8]
 801015e:	e00f      	b.n	8010180 <_malloc_r+0xa8>
 8010160:	6822      	ldr	r2, [r4, #0]
 8010162:	1b52      	subs	r2, r2, r5
 8010164:	d420      	bmi.n	80101a8 <_malloc_r+0xd0>
 8010166:	2a0b      	cmp	r2, #11
 8010168:	d917      	bls.n	801019a <_malloc_r+0xc2>
 801016a:	1961      	adds	r1, r4, r5
 801016c:	42a3      	cmp	r3, r4
 801016e:	6025      	str	r5, [r4, #0]
 8010170:	bf18      	it	ne
 8010172:	6059      	strne	r1, [r3, #4]
 8010174:	6863      	ldr	r3, [r4, #4]
 8010176:	bf08      	it	eq
 8010178:	f8c8 1000 	streq.w	r1, [r8]
 801017c:	5162      	str	r2, [r4, r5]
 801017e:	604b      	str	r3, [r1, #4]
 8010180:	4630      	mov	r0, r6
 8010182:	f000 f82f 	bl	80101e4 <__malloc_unlock>
 8010186:	f104 000b 	add.w	r0, r4, #11
 801018a:	1d23      	adds	r3, r4, #4
 801018c:	f020 0007 	bic.w	r0, r0, #7
 8010190:	1ac2      	subs	r2, r0, r3
 8010192:	bf1c      	itt	ne
 8010194:	1a1b      	subne	r3, r3, r0
 8010196:	50a3      	strne	r3, [r4, r2]
 8010198:	e7af      	b.n	80100fa <_malloc_r+0x22>
 801019a:	6862      	ldr	r2, [r4, #4]
 801019c:	42a3      	cmp	r3, r4
 801019e:	bf0c      	ite	eq
 80101a0:	f8c8 2000 	streq.w	r2, [r8]
 80101a4:	605a      	strne	r2, [r3, #4]
 80101a6:	e7eb      	b.n	8010180 <_malloc_r+0xa8>
 80101a8:	4623      	mov	r3, r4
 80101aa:	6864      	ldr	r4, [r4, #4]
 80101ac:	e7ae      	b.n	801010c <_malloc_r+0x34>
 80101ae:	463c      	mov	r4, r7
 80101b0:	687f      	ldr	r7, [r7, #4]
 80101b2:	e7b6      	b.n	8010122 <_malloc_r+0x4a>
 80101b4:	461a      	mov	r2, r3
 80101b6:	685b      	ldr	r3, [r3, #4]
 80101b8:	42a3      	cmp	r3, r4
 80101ba:	d1fb      	bne.n	80101b4 <_malloc_r+0xdc>
 80101bc:	2300      	movs	r3, #0
 80101be:	6053      	str	r3, [r2, #4]
 80101c0:	e7de      	b.n	8010180 <_malloc_r+0xa8>
 80101c2:	230c      	movs	r3, #12
 80101c4:	6033      	str	r3, [r6, #0]
 80101c6:	4630      	mov	r0, r6
 80101c8:	f000 f80c 	bl	80101e4 <__malloc_unlock>
 80101cc:	e794      	b.n	80100f8 <_malloc_r+0x20>
 80101ce:	6005      	str	r5, [r0, #0]
 80101d0:	e7d6      	b.n	8010180 <_malloc_r+0xa8>
 80101d2:	bf00      	nop
 80101d4:	20001418 	.word	0x20001418

080101d8 <__malloc_lock>:
 80101d8:	4801      	ldr	r0, [pc, #4]	@ (80101e0 <__malloc_lock+0x8>)
 80101da:	f000 b84b 	b.w	8010274 <__retarget_lock_acquire_recursive>
 80101de:	bf00      	nop
 80101e0:	20001558 	.word	0x20001558

080101e4 <__malloc_unlock>:
 80101e4:	4801      	ldr	r0, [pc, #4]	@ (80101ec <__malloc_unlock+0x8>)
 80101e6:	f000 b846 	b.w	8010276 <__retarget_lock_release_recursive>
 80101ea:	bf00      	nop
 80101ec:	20001558 	.word	0x20001558

080101f0 <memset>:
 80101f0:	4402      	add	r2, r0
 80101f2:	4603      	mov	r3, r0
 80101f4:	4293      	cmp	r3, r2
 80101f6:	d100      	bne.n	80101fa <memset+0xa>
 80101f8:	4770      	bx	lr
 80101fa:	f803 1b01 	strb.w	r1, [r3], #1
 80101fe:	e7f9      	b.n	80101f4 <memset+0x4>

08010200 <_sbrk_r>:
 8010200:	b538      	push	{r3, r4, r5, lr}
 8010202:	4d06      	ldr	r5, [pc, #24]	@ (801021c <_sbrk_r+0x1c>)
 8010204:	2300      	movs	r3, #0
 8010206:	4604      	mov	r4, r0
 8010208:	4608      	mov	r0, r1
 801020a:	602b      	str	r3, [r5, #0]
 801020c:	f7f0 fed2 	bl	8000fb4 <_sbrk>
 8010210:	1c43      	adds	r3, r0, #1
 8010212:	d102      	bne.n	801021a <_sbrk_r+0x1a>
 8010214:	682b      	ldr	r3, [r5, #0]
 8010216:	b103      	cbz	r3, 801021a <_sbrk_r+0x1a>
 8010218:	6023      	str	r3, [r4, #0]
 801021a:	bd38      	pop	{r3, r4, r5, pc}
 801021c:	20001554 	.word	0x20001554

08010220 <__errno>:
 8010220:	4b01      	ldr	r3, [pc, #4]	@ (8010228 <__errno+0x8>)
 8010222:	6818      	ldr	r0, [r3, #0]
 8010224:	4770      	bx	lr
 8010226:	bf00      	nop
 8010228:	20000440 	.word	0x20000440

0801022c <__libc_init_array>:
 801022c:	b570      	push	{r4, r5, r6, lr}
 801022e:	4d0d      	ldr	r5, [pc, #52]	@ (8010264 <__libc_init_array+0x38>)
 8010230:	4c0d      	ldr	r4, [pc, #52]	@ (8010268 <__libc_init_array+0x3c>)
 8010232:	1b64      	subs	r4, r4, r5
 8010234:	10a4      	asrs	r4, r4, #2
 8010236:	2600      	movs	r6, #0
 8010238:	42a6      	cmp	r6, r4
 801023a:	d109      	bne.n	8010250 <__libc_init_array+0x24>
 801023c:	4d0b      	ldr	r5, [pc, #44]	@ (801026c <__libc_init_array+0x40>)
 801023e:	4c0c      	ldr	r4, [pc, #48]	@ (8010270 <__libc_init_array+0x44>)
 8010240:	f000 f872 	bl	8010328 <_init>
 8010244:	1b64      	subs	r4, r4, r5
 8010246:	10a4      	asrs	r4, r4, #2
 8010248:	2600      	movs	r6, #0
 801024a:	42a6      	cmp	r6, r4
 801024c:	d105      	bne.n	801025a <__libc_init_array+0x2e>
 801024e:	bd70      	pop	{r4, r5, r6, pc}
 8010250:	f855 3b04 	ldr.w	r3, [r5], #4
 8010254:	4798      	blx	r3
 8010256:	3601      	adds	r6, #1
 8010258:	e7ee      	b.n	8010238 <__libc_init_array+0xc>
 801025a:	f855 3b04 	ldr.w	r3, [r5], #4
 801025e:	4798      	blx	r3
 8010260:	3601      	adds	r6, #1
 8010262:	e7f2      	b.n	801024a <__libc_init_array+0x1e>
 8010264:	08010864 	.word	0x08010864
 8010268:	08010864 	.word	0x08010864
 801026c:	08010864 	.word	0x08010864
 8010270:	08010868 	.word	0x08010868

08010274 <__retarget_lock_acquire_recursive>:
 8010274:	4770      	bx	lr

08010276 <__retarget_lock_release_recursive>:
 8010276:	4770      	bx	lr

08010278 <memcpy>:
 8010278:	440a      	add	r2, r1
 801027a:	4291      	cmp	r1, r2
 801027c:	f100 33ff 	add.w	r3, r0, #4294967295
 8010280:	d100      	bne.n	8010284 <memcpy+0xc>
 8010282:	4770      	bx	lr
 8010284:	b510      	push	{r4, lr}
 8010286:	f811 4b01 	ldrb.w	r4, [r1], #1
 801028a:	f803 4f01 	strb.w	r4, [r3, #1]!
 801028e:	4291      	cmp	r1, r2
 8010290:	d1f9      	bne.n	8010286 <memcpy+0xe>
 8010292:	bd10      	pop	{r4, pc}

08010294 <_free_r>:
 8010294:	b538      	push	{r3, r4, r5, lr}
 8010296:	4605      	mov	r5, r0
 8010298:	2900      	cmp	r1, #0
 801029a:	d041      	beq.n	8010320 <_free_r+0x8c>
 801029c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80102a0:	1f0c      	subs	r4, r1, #4
 80102a2:	2b00      	cmp	r3, #0
 80102a4:	bfb8      	it	lt
 80102a6:	18e4      	addlt	r4, r4, r3
 80102a8:	f7ff ff96 	bl	80101d8 <__malloc_lock>
 80102ac:	4a1d      	ldr	r2, [pc, #116]	@ (8010324 <_free_r+0x90>)
 80102ae:	6813      	ldr	r3, [r2, #0]
 80102b0:	b933      	cbnz	r3, 80102c0 <_free_r+0x2c>
 80102b2:	6063      	str	r3, [r4, #4]
 80102b4:	6014      	str	r4, [r2, #0]
 80102b6:	4628      	mov	r0, r5
 80102b8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80102bc:	f7ff bf92 	b.w	80101e4 <__malloc_unlock>
 80102c0:	42a3      	cmp	r3, r4
 80102c2:	d908      	bls.n	80102d6 <_free_r+0x42>
 80102c4:	6820      	ldr	r0, [r4, #0]
 80102c6:	1821      	adds	r1, r4, r0
 80102c8:	428b      	cmp	r3, r1
 80102ca:	bf01      	itttt	eq
 80102cc:	6819      	ldreq	r1, [r3, #0]
 80102ce:	685b      	ldreq	r3, [r3, #4]
 80102d0:	1809      	addeq	r1, r1, r0
 80102d2:	6021      	streq	r1, [r4, #0]
 80102d4:	e7ed      	b.n	80102b2 <_free_r+0x1e>
 80102d6:	461a      	mov	r2, r3
 80102d8:	685b      	ldr	r3, [r3, #4]
 80102da:	b10b      	cbz	r3, 80102e0 <_free_r+0x4c>
 80102dc:	42a3      	cmp	r3, r4
 80102de:	d9fa      	bls.n	80102d6 <_free_r+0x42>
 80102e0:	6811      	ldr	r1, [r2, #0]
 80102e2:	1850      	adds	r0, r2, r1
 80102e4:	42a0      	cmp	r0, r4
 80102e6:	d10b      	bne.n	8010300 <_free_r+0x6c>
 80102e8:	6820      	ldr	r0, [r4, #0]
 80102ea:	4401      	add	r1, r0
 80102ec:	1850      	adds	r0, r2, r1
 80102ee:	4283      	cmp	r3, r0
 80102f0:	6011      	str	r1, [r2, #0]
 80102f2:	d1e0      	bne.n	80102b6 <_free_r+0x22>
 80102f4:	6818      	ldr	r0, [r3, #0]
 80102f6:	685b      	ldr	r3, [r3, #4]
 80102f8:	6053      	str	r3, [r2, #4]
 80102fa:	4408      	add	r0, r1
 80102fc:	6010      	str	r0, [r2, #0]
 80102fe:	e7da      	b.n	80102b6 <_free_r+0x22>
 8010300:	d902      	bls.n	8010308 <_free_r+0x74>
 8010302:	230c      	movs	r3, #12
 8010304:	602b      	str	r3, [r5, #0]
 8010306:	e7d6      	b.n	80102b6 <_free_r+0x22>
 8010308:	6820      	ldr	r0, [r4, #0]
 801030a:	1821      	adds	r1, r4, r0
 801030c:	428b      	cmp	r3, r1
 801030e:	bf04      	itt	eq
 8010310:	6819      	ldreq	r1, [r3, #0]
 8010312:	685b      	ldreq	r3, [r3, #4]
 8010314:	6063      	str	r3, [r4, #4]
 8010316:	bf04      	itt	eq
 8010318:	1809      	addeq	r1, r1, r0
 801031a:	6021      	streq	r1, [r4, #0]
 801031c:	6054      	str	r4, [r2, #4]
 801031e:	e7ca      	b.n	80102b6 <_free_r+0x22>
 8010320:	bd38      	pop	{r3, r4, r5, pc}
 8010322:	bf00      	nop
 8010324:	20001418 	.word	0x20001418

08010328 <_init>:
 8010328:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801032a:	bf00      	nop
 801032c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801032e:	bc08      	pop	{r3}
 8010330:	469e      	mov	lr, r3
 8010332:	4770      	bx	lr

08010334 <_fini>:
 8010334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010336:	bf00      	nop
 8010338:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801033a:	bc08      	pop	{r3}
 801033c:	469e      	mov	lr, r3
 801033e:	4770      	bx	lr
