export NUM_INSTR_P ?= 4096
SEED_P ?= 1
# uncached / normal mode testing
export SKIP_INIT_P ?= 0

COH_PROTO   ?= mesi
CCE_MEM_PATH = $(BP_ME_DIR)/src/asm/roms
CCE_MEM      = $(COH_PROTO).mem

NUMS = $(shell seq 0 `expr $(NUM_LCE_P) - 1`)
BASE = bsg_trace_rom_
TRACE_ROMS = $(addsuffix .v, $(addprefix $(BASE), $(NUMS)))

export DRAM_PKG ?= bsg_dramsim3_hbm2_4gb_x128_pkg
export DRAM_MODEL ?= den2048Mb+sg5+x16+FULL_MEM

export DRAM_FIXED_LATENCY ?= 10
export BP_SIM_CLK_PERIOD ?= 1000

export AXE_TRACE_P ?= 0
export CCE_TRACE_P ?= 0
export LCE_TRACE_P ?= 0
export DRAM_TRACE_P ?= 0

export DUT_PARAMS =
export TB_PARAMS  = \
    -pvalue+axe_trace_p=$(AXE_TRACE_P) \
    -pvalue+cce_trace_p=$(CCE_TRACE_P) \
    -pvalue+instr_count=$(NUM_INSTR_P) \
    -pvalue+skip_init_p=$(SKIP_INIT_P) \
    -pvalue+lce_trace_p=$(LCE_TRACE_P) \
    -pvalue+dram_trace_p=$(DRAM_TRACE_P) \
    -pvalue+dram_fixed_latency_p=$(DRAM_FIXED_LATENCY)

export DUT_DEFINES =
export TB_DEFINES  = +define+BP_SIM_CLK_PERIOD=$(BP_SIM_CLK_PERIOD) \
                     +define+dram_pkg=$(DRAM_PKG) \
                     +define+$(DRAM_MODEL)

export HDL_DEFINES = $(DUT_DEFINES) $(TB_DEFINES)
export HDL_PARAMS  = $(DUT_PARAMS) $(TB_PARAMS)

