Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/lheywang/Dev/SysEmbedded8/QsysTD.qsys --block-symbol-file --output-directory=/home/lheywang/Dev/SysEmbedded8/QsysTD --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading SysEmbedded8/QsysTD.qsys
Progress: Reading input file
Progress: Adding BOUTONS_POUSSOIRS [altera_avalon_pio 18.1]
Progress: Parameterizing module BOUTONS_POUSSOIRS
Progress: Adding HEX3_HEX0 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX3_HEX0
Progress: Adding HEX5_HEX4 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX5_HEX4
Progress: Adding INTERRUPTEURS [altera_avalon_pio 18.1]
Progress: Parameterizing module INTERRUPTEURS
Progress: Adding LEDR [altera_avalon_pio 18.1]
Progress: Parameterizing module LEDR
Progress: Adding MEMOIRE_ONCHIP [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module MEMOIRE_ONCHIP
Progress: Adding NiosII_CPU [altera_nios2_gen2 18.1]
Progress: Parameterizing module NiosII_CPU
Progress: Adding PWM_CTRL [altera_avalon_pio 18.1]
Progress: Parameterizing module PWM_CTRL
Progress: Adding PWM_STATUS [altera_avalon_pio 18.1]
Progress: Parameterizing module PWM_STATUS
Progress: Adding SYS_CLK_timer [altera_avalon_timer 18.1]
Progress: Parameterizing module SYS_CLK_timer
Progress: Adding SYS_MEL [altera_avalon_timer 18.1]
Progress: Parameterizing module SYS_MEL
Progress: Adding SYS_SEC [altera_avalon_timer 18.1]
Progress: Parameterizing module SYS_SEC
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: QsysTD.BOUTONS_POUSSOIRS: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: QsysTD.INTERRUPTEURS: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: QsysTD.PWM_STATUS: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: QsysTD.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: QsysTD.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: QsysTD.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/lheywang/Dev/SysEmbedded8/QsysTD.qsys --synthesis=VHDL --output-directory=/home/lheywang/Dev/SysEmbedded8/QsysTD/synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading SysEmbedded8/QsysTD.qsys
Progress: Reading input file
Progress: Adding BOUTONS_POUSSOIRS [altera_avalon_pio 18.1]
Progress: Parameterizing module BOUTONS_POUSSOIRS
Progress: Adding HEX3_HEX0 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX3_HEX0
Progress: Adding HEX5_HEX4 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX5_HEX4
Progress: Adding INTERRUPTEURS [altera_avalon_pio 18.1]
Progress: Parameterizing module INTERRUPTEURS
Progress: Adding LEDR [altera_avalon_pio 18.1]
Progress: Parameterizing module LEDR
Progress: Adding MEMOIRE_ONCHIP [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module MEMOIRE_ONCHIP
Progress: Adding NiosII_CPU [altera_nios2_gen2 18.1]
Progress: Parameterizing module NiosII_CPU
Progress: Adding PWM_CTRL [altera_avalon_pio 18.1]
Progress: Parameterizing module PWM_CTRL
Progress: Adding PWM_STATUS [altera_avalon_pio 18.1]
Progress: Parameterizing module PWM_STATUS
Progress: Adding SYS_CLK_timer [altera_avalon_timer 18.1]
Progress: Parameterizing module SYS_CLK_timer
Progress: Adding SYS_MEL [altera_avalon_timer 18.1]
Progress: Parameterizing module SYS_MEL
Progress: Adding SYS_SEC [altera_avalon_timer 18.1]
Progress: Parameterizing module SYS_SEC
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: QsysTD.BOUTONS_POUSSOIRS: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: QsysTD.INTERRUPTEURS: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: QsysTD.PWM_STATUS: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: QsysTD.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: QsysTD.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: QsysTD.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: QsysTD: Generating QsysTD "QsysTD" for QUARTUS_SYNTH
Info: BOUTONS_POUSSOIRS: Starting RTL generation for module 'QsysTD_BOUTONS_POUSSOIRS'
Info: BOUTONS_POUSSOIRS:   Generation command is [exec /home/lheywang/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/lheywang/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/lheywang/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/lheywang/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/lheywang/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/lheywang/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/lheywang/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/lheywang/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=QsysTD_BOUTONS_POUSSOIRS --dir=/tmp/alt0181_4813825969965178239.dir/0002_BOUTONS_POUSSOIRS_gen/ --quartus_dir=/home/lheywang/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0181_4813825969965178239.dir/0002_BOUTONS_POUSSOIRS_gen//QsysTD_BOUTONS_POUSSOIRS_component_configuration.pl  --do_build_sim=0  ]
Info: BOUTONS_POUSSOIRS: Done RTL generation for module 'QsysTD_BOUTONS_POUSSOIRS'
Info: BOUTONS_POUSSOIRS: "QsysTD" instantiated altera_avalon_pio "BOUTONS_POUSSOIRS"
Info: HEX3_HEX0: Starting RTL generation for module 'QsysTD_HEX3_HEX0'
Info: HEX3_HEX0:   Generation command is [exec /home/lheywang/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/lheywang/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/lheywang/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/lheywang/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/lheywang/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/lheywang/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/lheywang/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/lheywang/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=QsysTD_HEX3_HEX0 --dir=/tmp/alt0181_4813825969965178239.dir/0003_HEX3_HEX0_gen/ --quartus_dir=/home/lheywang/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0181_4813825969965178239.dir/0003_HEX3_HEX0_gen//QsysTD_HEX3_HEX0_component_configuration.pl  --do_build_sim=0  ]
Info: HEX3_HEX0: Done RTL generation for module 'QsysTD_HEX3_HEX0'
Info: HEX3_HEX0: "QsysTD" instantiated altera_avalon_pio "HEX3_HEX0"
Info: INTERRUPTEURS: Starting RTL generation for module 'QsysTD_INTERRUPTEURS'
Info: INTERRUPTEURS:   Generation command is [exec /home/lheywang/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/lheywang/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/lheywang/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/lheywang/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/lheywang/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/lheywang/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/lheywang/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/lheywang/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=QsysTD_INTERRUPTEURS --dir=/tmp/alt0181_4813825969965178239.dir/0004_INTERRUPTEURS_gen/ --quartus_dir=/home/lheywang/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0181_4813825969965178239.dir/0004_INTERRUPTEURS_gen//QsysTD_INTERRUPTEURS_component_configuration.pl  --do_build_sim=0  ]
Info: INTERRUPTEURS: Done RTL generation for module 'QsysTD_INTERRUPTEURS'
Info: INTERRUPTEURS: "QsysTD" instantiated altera_avalon_pio "INTERRUPTEURS"
Info: LEDR: Starting RTL generation for module 'QsysTD_LEDR'
Info: LEDR:   Generation command is [exec /home/lheywang/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/lheywang/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/lheywang/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/lheywang/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/lheywang/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/lheywang/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/lheywang/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/lheywang/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=QsysTD_LEDR --dir=/tmp/alt0181_4813825969965178239.dir/0005_LEDR_gen/ --quartus_dir=/home/lheywang/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0181_4813825969965178239.dir/0005_LEDR_gen//QsysTD_LEDR_component_configuration.pl  --do_build_sim=0  ]
Info: LEDR: Done RTL generation for module 'QsysTD_LEDR'
Info: LEDR: "QsysTD" instantiated altera_avalon_pio "LEDR"
Info: MEMOIRE_ONCHIP: Starting RTL generation for module 'QsysTD_MEMOIRE_ONCHIP'
Info: MEMOIRE_ONCHIP:   Generation command is [exec /home/lheywang/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/lheywang/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/lheywang/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/lheywang/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/lheywang/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/lheywang/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/lheywang/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/lheywang/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=QsysTD_MEMOIRE_ONCHIP --dir=/tmp/alt0181_4813825969965178239.dir/0006_MEMOIRE_ONCHIP_gen/ --quartus_dir=/home/lheywang/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0181_4813825969965178239.dir/0006_MEMOIRE_ONCHIP_gen//QsysTD_MEMOIRE_ONCHIP_component_configuration.pl  --do_build_sim=0  ]
Info: MEMOIRE_ONCHIP: Done RTL generation for module 'QsysTD_MEMOIRE_ONCHIP'
Info: MEMOIRE_ONCHIP: "QsysTD" instantiated altera_avalon_onchip_memory2 "MEMOIRE_ONCHIP"
Info: NiosII_CPU: "QsysTD" instantiated altera_nios2_gen2 "NiosII_CPU"
Info: PWM_CTRL: Starting RTL generation for module 'QsysTD_PWM_CTRL'
Info: PWM_CTRL:   Generation command is [exec /home/lheywang/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/lheywang/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/lheywang/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/lheywang/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/lheywang/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/lheywang/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/lheywang/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/lheywang/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=QsysTD_PWM_CTRL --dir=/tmp/alt0181_4813825969965178239.dir/0007_PWM_CTRL_gen/ --quartus_dir=/home/lheywang/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0181_4813825969965178239.dir/0007_PWM_CTRL_gen//QsysTD_PWM_CTRL_component_configuration.pl  --do_build_sim=0  ]
Info: PWM_CTRL: Done RTL generation for module 'QsysTD_PWM_CTRL'
Info: PWM_CTRL: "QsysTD" instantiated altera_avalon_pio "PWM_CTRL"
Info: PWM_STATUS: Starting RTL generation for module 'QsysTD_PWM_STATUS'
Info: PWM_STATUS:   Generation command is [exec /home/lheywang/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/lheywang/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/lheywang/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/lheywang/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/lheywang/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/lheywang/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/lheywang/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/lheywang/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=QsysTD_PWM_STATUS --dir=/tmp/alt0181_4813825969965178239.dir/0008_PWM_STATUS_gen/ --quartus_dir=/home/lheywang/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0181_4813825969965178239.dir/0008_PWM_STATUS_gen//QsysTD_PWM_STATUS_component_configuration.pl  --do_build_sim=0  ]
Info: PWM_STATUS: Done RTL generation for module 'QsysTD_PWM_STATUS'
Info: PWM_STATUS: "QsysTD" instantiated altera_avalon_pio "PWM_STATUS"
Info: SYS_CLK_timer: Starting RTL generation for module 'QsysTD_SYS_CLK_timer'
Info: SYS_CLK_timer:   Generation command is [exec /home/lheywang/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /home/lheywang/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/lheywang/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/lheywang/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/lheywang/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/lheywang/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/lheywang/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/lheywang/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=QsysTD_SYS_CLK_timer --dir=/tmp/alt0181_4813825969965178239.dir/0009_SYS_CLK_timer_gen/ --quartus_dir=/home/lheywang/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0181_4813825969965178239.dir/0009_SYS_CLK_timer_gen//QsysTD_SYS_CLK_timer_component_configuration.pl  --do_build_sim=0  ]
Info: SYS_CLK_timer: Done RTL generation for module 'QsysTD_SYS_CLK_timer'
Info: SYS_CLK_timer: "QsysTD" instantiated altera_avalon_timer "SYS_CLK_timer"
Info: SYS_MEL: Starting RTL generation for module 'QsysTD_SYS_MEL'
Info: SYS_MEL:   Generation command is [exec /home/lheywang/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /home/lheywang/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/lheywang/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/lheywang/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/lheywang/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/lheywang/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/lheywang/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/lheywang/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=QsysTD_SYS_MEL --dir=/tmp/alt0181_4813825969965178239.dir/0010_SYS_MEL_gen/ --quartus_dir=/home/lheywang/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0181_4813825969965178239.dir/0010_SYS_MEL_gen//QsysTD_SYS_MEL_component_configuration.pl  --do_build_sim=0  ]
Info: SYS_MEL: Done RTL generation for module 'QsysTD_SYS_MEL'
Info: SYS_MEL: "QsysTD" instantiated altera_avalon_timer "SYS_MEL"
Info: SYS_SEC: Starting RTL generation for module 'QsysTD_SYS_SEC'
Info: SYS_SEC:   Generation command is [exec /home/lheywang/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /home/lheywang/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/lheywang/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/lheywang/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/lheywang/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/lheywang/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/lheywang/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/lheywang/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=QsysTD_SYS_SEC --dir=/tmp/alt0181_4813825969965178239.dir/0011_SYS_SEC_gen/ --quartus_dir=/home/lheywang/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0181_4813825969965178239.dir/0011_SYS_SEC_gen//QsysTD_SYS_SEC_component_configuration.pl  --do_build_sim=0  ]
Info: SYS_SEC: Done RTL generation for module 'QsysTD_SYS_SEC'
Info: SYS_SEC: "QsysTD" instantiated altera_avalon_timer "SYS_SEC"
Info: jtag_uart_0: Starting RTL generation for module 'QsysTD_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /home/lheywang/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/lheywang/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/lheywang/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/lheywang/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/lheywang/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/lheywang/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/lheywang/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/lheywang/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=QsysTD_jtag_uart_0 --dir=/tmp/alt0181_4813825969965178239.dir/0012_jtag_uart_0_gen/ --quartus_dir=/home/lheywang/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0181_4813825969965178239.dir/0012_jtag_uart_0_gen//QsysTD_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'QsysTD_jtag_uart_0'
Info: jtag_uart_0: "QsysTD" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: sysid_qsys_0: "QsysTD" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "QsysTD" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "QsysTD" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "QsysTD" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'QsysTD_NiosII_CPU_cpu'
Info: cpu:   Generation command is [exec /home/lheywang/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/lheywang/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/lheywang/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/lheywang/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/lheywang/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/lheywang/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/lheywang/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/lheywang/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/lheywang/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/lheywang/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=QsysTD_NiosII_CPU_cpu --dir=/tmp/alt0181_4813825969965178239.dir/0016_cpu_gen/ --quartus_bindir=/home/lheywang/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt0181_4813825969965178239.dir/0016_cpu_gen//QsysTD_NiosII_CPU_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2025.04.03 16:30:43 (*) Starting Nios II generation
Info: cpu: # 2025.04.03 16:30:43 (*)   Checking for plaintext license.
Info: cpu: # 2025.04.03 16:30:44 (*)   Couldn't query license setup in Quartus directory /home/lheywang/intelFPGA_lite/18.1/quartus/linux64/
Info: cpu: # 2025.04.03 16:30:44 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2025.04.03 16:30:44 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2025.04.03 16:30:44 (*)   Plaintext license not found.
Info: cpu: # 2025.04.03 16:30:44 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2025.04.03 16:30:44 (*)   Couldn't query license setup in Quartus directory /home/lheywang/intelFPGA_lite/18.1/quartus/linux64/
Info: cpu: # 2025.04.03 16:30:44 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2025.04.03 16:30:44 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2025.04.03 16:30:44 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2025.04.03 16:30:44 (*)   Elaborating CPU configuration settings
Info: cpu: # 2025.04.03 16:30:44 (*)   Creating all objects for CPU
Info: cpu: # 2025.04.03 16:30:44 (*)     Testbench
Info: cpu: # 2025.04.03 16:30:45 (*)     Instruction decoding
Info: cpu: # 2025.04.03 16:30:45 (*)       Instruction fields
Info: cpu: # 2025.04.03 16:30:45 (*)       Instruction decodes
Info: cpu: # 2025.04.03 16:30:45 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2025.04.03 16:30:45 (*)       Instruction controls
Info: cpu: # 2025.04.03 16:30:45 (*)     Pipeline frontend
Info: cpu: # 2025.04.03 16:30:45 (*)     Pipeline backend
Info: cpu: # 2025.04.03 16:30:46 (*)   Generating RTL from CPU objects
Info: cpu: # 2025.04.03 16:30:47 (*)   Creating encrypted RTL
Info: cpu: # 2025.04.03 16:30:48 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'QsysTD_NiosII_CPU_cpu'
Info: cpu: "NiosII_CPU" instantiated altera_nios2_gen2_unit "cpu"
Info: NiosII_CPU_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "NiosII_CPU_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: NiosII_CPU_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "NiosII_CPU_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: NiosII_CPU_instruction_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "NiosII_CPU_instruction_master_limiter"
Info: Reusing file /home/lheywang/Dev/SysEmbedded8/QsysTD/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file /home/lheywang/Dev/SysEmbedded8/QsysTD/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/lheywang/Dev/SysEmbedded8/QsysTD/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/lheywang/Dev/SysEmbedded8/QsysTD/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: QsysTD: Done "QsysTD" with 38 modules, 57 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
