@extends('website.layouts.main')
@section('page_title', 'Sivaltech - ASIC Page')
@section('description', 'Sivaltech was founded with a vision of becoming a leading service provider in VLSI and Embedded Software by exceeding expectations on delivery, meeting stringent schedules, demonstrating integrity and intelligence in all our engagements.')



@section('content')
  <!--========//:Branding bg part start://=============-->
    <div class="explor-page comn-page-wrapper" >
        <div class="bg-overly"></div>
        <div class="container">
            <div class="row">
                <div class="col-md-6">
                <h1 style="color:white"><b>ASIC / FPGA Design</b></h1>
                </div>
                <div class="col-md-6">
                        <ol class="breadcrumb">
                            <li class="breadcrumb-item"><a href="/">Home</a></li>
                            <li class="breadcrumb-item"><a href="/service">Services</a></li>
                            <li class="breadcrumb-item dont">ASIC / FPGA Design</li>
                        </ol>
                    </div>
            </div>
        </div>
    </div>
  
    <!--========//:Testimonal part start://=============-->
    <div class="product-baranding product-bran-bg">
        <div class="container">
            <div class="row" >
                <div class="col-md-12 col-lg-12">
                    <div class="wrapper">
                        <p style="color:#fff;"> 
                            Sivaltech ASIC/FPGA Design team has been providing end to end services to our customers on design, verification, physical design, post silicon validation.</p>
                    </div>
                </div>
                 
                    
             
                <div class="col-md-3 col-lg-3">
                    
                        <h5 style="color:#FFE57F;">SOC Design & Implementation<br></h5>
                        <BR>
                         <div class="contant">
                             <span class="icon"><i class="fas fa-check"></i></span><span class="text-check" style="color:#fff !important;">RTL Design</span>
                         </div>
                         <div class="contant">
                             <span class="icon"><i class="fas fa-check"></i></span><span class="text-check" style="color:#fff !important;">Micro-architecture Devising </span>
                         </div>
                         <div class="contant">
                             <span class="icon"><i class="fas fa-check"></i></span><span class="text-check" style="color:#fff !important;">CDC / Lint / Formal</span>
                         </div><BR></div><div class="col-md-3 col-lg-3">
                           <h5 style="color:#FFE57F;">IP / SOC Verification</h5>
                           <BR> <BR>
                         <div class="contant">
                             <span class="icon"><i class="fas fa-check"></i></span><span class="text-check" style="color:#fff !important;">Functional & Code Coverage </span>
                         </div>
                         <div class="contant">
                             <span class="icon"><i class="fas fa-check"></i></span><span class="text-check" style="color:#fff !important;">System Verilog / Verilog</span>
                         </div>
                         <div class="contant">
                             <span class="icon"><i class="fas fa-check"></i></span><span class="text-check" style="color:#fff !important;">UVM / OVM
</span>
                         </div>
                           <BR>
                            </div><div class="col-md-3 col-lg-3">
                            <h5 style="color:#FFE57F;">Physical Design</h5>
                        <BR> <BR>
                         <div class="contant">
                             <span class="icon"><i class="fas fa-check"></i></span><span class="text-check" style="color:#fff !important;">Implementation from RTL till Chip <span style="padding-left: 22px;"> Finish</span> </span>
                         </div>
                         <div class="contant">
                             <span class="icon"><i class="fas fa-check"></i></span><span class="text-check" style="color:#fff !important;">High Speed Low Power Design <span style="padding-left: 22px;">with Multi-million Gate</span></span>
                         </div>
                         <div class="contant">
                             <span class="icon"><i class="fas fa-check"></i></span><span class="text-check" style="color:#fff !important;">Timing / Reliability / Testability / <span style="padding-left: 22px;"> Manufacturability</span></span>
                         </div><BR>
                            </div><div class="col-md-3 col-lg-3">
                           <h5 style="color:#FFE57F;">Post Silicon Validation</h5>
                        <BR> <BR>
                         <div class="contant">
                             <span class="icon"><i class="fas fa-check"></i></span><span class="text-check" style="color:#fff !important;">Post-silicon and Bring-up </span>
                         </div>
                         <div class="contant">
                             <span class="icon"><i class="fas fa-check"></i></span><span class="text-check" style="color:#fff !important;">Validation and Debug </span>
                         </div>
                         <div class="contant">
                             <span class="icon"><i class="fas fa-check"></i></span><span class="text-check" style="color:#fff !important;">Firmware </span>
                         </div><BR>
                   
                </div>
            </div>
            </div>
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
       



    <div class="our-servies">
        <div class="container">
            <div class="row">
                <div class="col-md-6 col-lg-6">
                    <div class="single-1 v2-single-2" style="min-height:400px;">
                        <div class="service-flat-icon">
                            <i class="flaticon-pyramid"></i>
                        </div>
                         <div class="servics-content" style="margin-left: 10px;">

                                    <h3>Design</h3>
                                    <div class="contant">
                                            <span class="text-check"> <span class="icon"><i class="fas fa-check"></i></span>Proven capability of delivering on different aspects of IP <br><span style="padding-left: 24px;"> and SOC design flow</span></span>
                                        </div>
                                         <div class="contant">
                                            <span class="text-check"> <span class="icon"><i class="fas fa-check"></i></span>Expertise in SOC Integration, Synthesis, Lint, CDC, STA,<br> <span style="padding-left: 24px;">Low Power</span></span>
                                        </div>
                                        <div class="contant">
                                            <span class="text-check">  <span class="icon"><i class="fas fa-check"></i></span>Ability to handle Micro-architecture level planning <br> <span style="padding-left: 24px;">and enactment</span> </span>
                                        </div>
                                        <div class="contant">
                                                <span class="text-check">  <span class="icon"><i class="fas fa-check"></i></span>Proficiency on Latest Flows, Environments  and Practices </span>
                                            </div>
                                            <div class="contant">
                                                    <span class="text-check"> <span class="icon"><i class="fas fa-check"></i></span>Capability on High Speed and Low Power Designs </span>
                                                </div>
                                                <div class="contant">
                                                        <span class="text-check">  <br> </span>
                                                    </div><br><br><br><br><br><br>
                                </div>
                    </div>
                </div>
                <div class="col-md-6 col-lg-6">
                    <div class="single-1 v2-single-2" style="min-height:400px;">
                        <div class="service-flat-icon">
                            <i class="flaticon-laptop"></i>
                        </div>
                       <div class="servics-content" style="margin-left: 10px;">
                                    <h3>IP/SOC Verification</h3>
                                    <div class="contant">
                                            <span class="text-check"> <span class="icon"><i class="fas fa-check"></i></span>Capability on developing Scalable and Reusable <br><span style="padding-left: 24px;">Testbenches, considering reuse of IP level Verification </span><span style="padding-left: 24px;">component for SoC Level</span></span>
                                        </div>
                                        <div class="contant">
                                            <span class="text-check"> <span class="icon"><i class="fas fa-check"></i></span>Test-bench development as per DUT requirement</span>
                                        </div>
                                         <div class="contant">
                                            <span class="text-check"> <span class="icon"><i class="fas fa-check"></i></span>Building Complex Scoreboard, Checkers and Assertions</span>
                                        </div>
                                        <div class="contant">
                                            <span class="text-check"> <span class="icon"><i class="fas fa-check"></i></span>Test plan based on design specifications
            <br>
<span style="padding-left: 64px;"><span style="color:#0AB3E4;font-size:20px;">&#8226;</span> Functional & Code Coverage Closure</span>
                                            <br>
                                            <span style="padding-left: 64px;"><span style="color:#0AB3E4;font-size:20px;">&#8226;</span> Test case creation with constraint random</span> <br><span style="padding-left:77px;">verification and directed test</span></span>
                                        </div>
                                        <div class="contant">
                                            <span class="text-check"> <span class="icon"><i class="fas fa-check"></i></span>RAL Modelling</span>
                                        </div>
                                        <div class="contant">
                                            <span class="text-check"> <span class="icon"><i class="fas fa-check"></i></span>Low Power Verification</span>
                                        </div>
                                        <div class="contant">
                                            <span class="text-check"> <span class="icon"><i class="fas fa-check"></i></span>Strong Skill in System Verilog / Verilog & UVM / OVM</span>
                                        </div>
                                        <div class="contant">
                                            <span class="text-check"> <span class="icon"><i class="fas fa-check"></i></span>Expertise across standard verification and debug tools</span>
                                        </div>
                                </div>
                    </div>
                </div>
                <!-- single services one end -->
                <div class="col-md-6 col-lg-6">
                    <div class="single-1 v2-single-2" style="min-height:400px;">
                        <div class="service-flat-icon">
                            <i class="flaticon-promotion"></i>
                        </div>
                        <div class="servics-content" style="margin-left: 10px;">
                                    <h3>Physical Design</h3>
                                    <div class="contant">
                                            <span class="text-check"> <span class="icon"><i class="fas fa-check"></i></span> RTL synthesis and Constraint Development</span>
                                        </div>
                                         <div class="contant">
                                            <span class="text-check"> <span class="icon"><i class="fas fa-check"></i></span> DFT Planning, Insertion and Fault Grading Services</span>
                                        </div>
                                         <div class="contant">
                                            <span class="text-check"> <span class="icon"><i class="fas fa-check"></i></span> Full-chip as well as Block Level Pre and Post Layout STA <br><span style="padding-left: 24px;"> with Timing Budgeting</span></span>
                                        </div>
                                        <div class="contant">
                                            <span class="text-check"> <span class="icon"><i class="fas fa-check"></i></span> Hierarchical Design Planning, Partitioning with Aggressive  <br><span style="padding-left: 24px;"> Die size estimation </span></span>
                                        </div>
                                        <div class="contant">
                                            <span class="text-check"> <span class="icon"><i class="fas fa-check"></i></span> Backend CAD flow along with Methodology Development  <br> <span style="padding-left: 24px;"> and carry through</span><br> </span>
                                        </div>
                                        <div class="contant">
                                            <span class="text-check"> <span class="icon"><i class="fas fa-check"></i></span>  Expertise in Technology node as lower as 7nm and  <br><span style="padding-left: 24px;">beyond with complex clock structure and UPF based  <br><span style="padding-left: 24px;"> Multi power domain</span></span></span>
                                        </div>
                                        <div class="contant">
                                            <span class="text-check"> <span class="icon"><i class="fas fa-check"></i></span> Signoff expert in Timing, Power estimation, IR & RV,<br> <span style="padding-left: 24px;">LEC, CLP, DRC, LVS for Block as well as Full Chip </span></span>
                                        </div>
                                        <div class="contant">
                                            <span class="text-check"> <span class="icon"><i class="fas fa-check"></i></span> ECO Implementation and Tapeout Support</span>
                                        </div>
                                </div>
                    </div>
                </div>
              


























  <div class="col-md-6 col-lg-6">
                    <div class="single-1 v2-single-2" style="min-height:400px;">
                        <div class="service-flat-icon">
                            <i class="flaticon-settings"></i>
                        </div>
                       <div class="servics-content" style="margin-left: 10px;">
                                    <h3>Pre & Post -Silicon</h3>
                                   
                                        <div class="contant">
                                         


                                            <span class="text-check"> <span class="icon"><i class="fas fa-check"></i></span>Bring-up 
            <br>
<span style="padding-left: 64px;"><span style="color:#0AB3E4;font-size:20px;">&#8226;</span> Expertise on FPGA and Palladium like platforms</span>
                                            <br>
                                            <span style="padding-left: 64px;"><span style="color:#0AB3E4;font-size:20px;">&#8226;</span> Automation of test suite </span> <br>
                                              <span style="padding-left: 64px;"><span style="color:#0AB3E4;font-size:20px;">&#8226;</span> Creation of different test pattern like Production, 
Characterization, and Burn-in for ATE</span> 
                                        </span>
                                        
<br>
  <span class="text-check"> <span class="icon"><i class="fas fa-check"></i></span> Validation and Debug 
            <br>
<span style="padding-left: 64px;"><span style="color:#0AB3E4;font-size:20px;">&#8226;</span>Using Vivado, Synplify & ProtoCompiler </span>
                                            <br>
                                            <span style="padding-left: 64px;"><span style="color:#0AB3E4;font-size:20px;">&#8226;</span>Board level debug using Logic Analyser & 
Protocol Analyser </span> 
<br>
                                             <span style="padding-left: 64px;"><span style="color:#0AB3E4;font-size:20px;">&#8226;</span> On ATE Boards</span> 
                                        </span>

<br>
  <span class="text-check"> <span class="icon"><i class="fas fa-check"></i></span> Firmware 
            <br>
<span style="padding-left: 64px;"><span style="color:#0AB3E4;font-size:20px;">&#8226;</span> Platform Specific driver development</span>
                                           
                                        </span>

                                        </div>
                                      
                                     
                                </div>
                    </div>
                </div>


















  <div class="col-md-6 col-lg-6">
                    <div class="single-1 v2-single-2" style="min-height:400px;">
                        <div class="service-flat-icon">
                            <i class="flaticon-promotion"></i>
                        </div>
                        <div class="servics-content" style="margin-left: 10px;">
                          <h3>Pre & Post -Silicon</h3>
                                    <div class="contant">
                                            <span class="text-check"> <span class="icon"><i class="fas fa-check"></i></span> Bring-up
                                            <br>
                                            <span style="padding-left: 64px;">
                                            <span style="color:#0AB3E4;font-size:20px;">&#8226;</span> Expertise on FPGA and Palladium like platforms</span>
                                            <br>
                                            <span style="padding-left: 64px;">
                                            <span style="color:#0AB3E4;font-size:20px;">&#8226;</span> Automation of test suite</span>
                                            <br>
                                            <span style="padding-left: 64px;">
                                            <span style="color:#0AB3E4;font-size:20px;">&#8226;</span> Creation of different test pattern like Production,</span> <br>      <span style="padding-left: 80px;">Characterization, and Burn-in for ATE</span></span>
                                        </div>




  <div class="contant">
   <span class="text-check"> <span class="icon"><i class="fas fa-check"></i></span> Validation and Debug
                                            <br>
                                            <span style="padding-left: 64px;">
                                            <span style="color:#0AB3E4;font-size:20px;">&#8226;</span> Using Vivado, Synplify & ProtoCompiler</span>
                                            <br>
                                            <span style="padding-left: 64px;">
                                            <span style="color:#0AB3E4;font-size:20px;">&#8226;</span> Board level debug using Logic Analyser &    <br>   <span style="padding-left: 78px;">Protocol Analyser</span></span>
                                            <br>
                                            <span style="padding-left: 64px;">
                                            <span style="color:#0AB3E4;font-size:20px;">&#8226;</span> On ATE Boards</span></span>

  </div>



  <div class="contant">
                                            <span class="text-check"> <span class="icon"><i class="fas fa-check"></i></span> Firmware
                                            <br>
                                            <span style="padding-left: 64px;">
                                            <span style="color:#0AB3E4;font-size:20px;">&#8226;</span> Platform Specific driver development</span></span>
                                        </div><br><br><br><br><br>

                                </div>
                    </div>
                </div>
              





















            </div>
        </div>
    </div>


        
        </div> 
    <!--========//:Counter part start://=============-->
   <!--  <div class="counter-area counter-area-bg">
        <div class="counter-overly"></div>
        <div class="container">
            <div class="counter-container">
                <div class="row">
                    <div class="col-md-3 col-lg-3">
                        <div class="single-counter">
                            <span class="counter">520</span>
                        </div>
                    </div>
                    <div class="col-md-3 col-lg-3">
                        <div class="single-counter">
                            <span class="counter">200</span>
                        </div>
                    </div>
                    <div class="col-md-3 col-lg-3">
                        <div class="single-counter">
                            <span class="counter">3984</span>
                        </div>
                    </div>
                    <div class="col-md-3 col-lg-3">
                        <div class="single-counter">
                            <span class="counter">2750</span>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </div> -->
    <!--========//:Testimonal part start://=============-->
    
    <div class="clearfix"></div>
    <!--========//:Group partner part start://=============-->
  
    
     @section('script')
@parent


@endsection
@stop