
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.39

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: is_scalar (input port clocked by clk)
Endpoint: srca_byp[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 ^ input external delay
    78    0.90    0.00    0.00    4.00 ^ is_scalar (in)
                                         is_scalar (net)
                  0.00    0.00    4.00 ^ _2143_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.00    0.03    0.03    4.03 v _2143_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         srca_byp[1] (net)
                  0.03    0.00    4.03 v srca_byp[1] (out)
                                  4.03   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -4.00   -4.00   output external delay
                                 -4.00   data required time
-----------------------------------------------------------------------------
                                 -4.00   data required time
                                 -4.03   data arrival time
-----------------------------------------------------------------------------
                                  8.03   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: is_scalar_vec (input port clocked by clk)
Endpoint: srca_byp[119] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 ^ input external delay
    54    0.67    0.00    0.00    4.00 ^ is_scalar_vec (in)
                                         is_scalar_vec (net)
                  0.00    0.00    4.00 ^ _1476_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
    84    0.99    3.64    2.23    6.23 v _1476_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0087_ (net)
                  3.64    0.00    6.23 v _1506_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
    22    0.28    0.69    1.16    7.39 v _1506_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0116_ (net)
                  0.69    0.00    7.39 v _1539_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     2    0.04    0.38    0.37    7.76 ^ _1539_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0147_ (net)
                  0.38    0.00    7.76 ^ _1540_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     6    0.08    1.03    0.24    8.00 v _1540_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0148_ (net)
                  1.03    0.00    8.00 v _1930_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     2    0.03    0.44    0.50    8.50 ^ _1930_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _0521_ (net)
                  0.44    0.00    8.50 ^ _1936_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.00    0.57    0.10    8.61 v _1936_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         srca_byp[119] (net)
                  0.57    0.00    8.61 v srca_byp[119] (out)
                                  8.61   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                         -4.00   16.00   output external delay
                                 16.00   data required time
-----------------------------------------------------------------------------
                                 16.00   data required time
                                 -8.61   data arrival time
-----------------------------------------------------------------------------
                                  7.39   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: is_scalar_vec (input port clocked by clk)
Endpoint: srca_byp[119] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 ^ input external delay
    54    0.67    0.00    0.00    4.00 ^ is_scalar_vec (in)
                                         is_scalar_vec (net)
                  0.00    0.00    4.00 ^ _1476_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
    84    0.99    3.64    2.23    6.23 v _1476_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0087_ (net)
                  3.64    0.00    6.23 v _1506_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
    22    0.28    0.69    1.16    7.39 v _1506_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0116_ (net)
                  0.69    0.00    7.39 v _1539_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     2    0.04    0.38    0.37    7.76 ^ _1539_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0147_ (net)
                  0.38    0.00    7.76 ^ _1540_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     6    0.08    1.03    0.24    8.00 v _1540_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0148_ (net)
                  1.03    0.00    8.00 v _1930_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     2    0.03    0.44    0.50    8.50 ^ _1930_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _0521_ (net)
                  0.44    0.00    8.50 ^ _1936_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.00    0.57    0.10    8.61 v _1936_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         srca_byp[119] (net)
                  0.57    0.00    8.61 v srca_byp[119] (out)
                                  8.61   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                         -4.00   16.00   output external delay
                                 16.00   data required time
-----------------------------------------------------------------------------
                                 16.00   data required time
                                 -8.61   data arrival time
-----------------------------------------------------------------------------
                                  7.39   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          8.38e-03   3.00e-03   3.53e-07   1.14e-02 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.38e-03   3.00e-03   3.53e-07   1.14e-02 100.0%
                          73.6%      26.4%       0.0%
