// Seed: 1756151212
module module_0 (
    input wire id_0,
    input wor id_1,
    output tri id_2,
    output supply1 id_3,
    input supply1 id_4,
    input wor id_5,
    input supply0 id_6,
    output supply0 id_7,
    output wor id_8,
    output tri0 id_9,
    input tri1 id_10,
    output tri0 id_11,
    input wire id_12,
    input supply0 id_13
);
  assign id_9 = id_13;
  tri1 id_15;
  wire id_16;
  wire id_17;
  assign id_2 = id_5;
  tri id_18;
  id_19(
      .id_0(1'h0), .id_1(id_16)
  );
  wire id_20;
  assign id_7 = 1'd0;
  wire id_21;
  wire id_22;
  wire id_23;
  assign id_9  = id_15;
  assign id_18 = id_1;
  wire id_24;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    output tri0 id_2,
    output tri id_3,
    output tri1 id_4,
    output tri0 id_5,
    input uwire id_6,
    output supply0 id_7,
    output logic id_8,
    input supply1 id_9
);
  initial id_8 <= "";
  wire id_11;
  assign id_2 = 1;
  wire id_12;
  module_0(
      id_9, id_0, id_4, id_5, id_6, id_9, id_9, id_7, id_1, id_7, id_0, id_1, id_6, id_0
  );
endmodule
