Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sat Jun 03 00:50:29 2017
| Host         : PC-Kowalski running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              53 |           16 |
| Yes          | No                    | No                     |              44 |           15 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------+-----------------------+------------------+----------------+
|  Clock Signal  |          Enable Signal          |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+---------------------------------+-----------------------+------------------+----------------+
|  CLK_IBUF_BUFG | shownum/display_out1[6]_i_1_n_0 |                       |                9 |             16 |
|  CLK_IBUF_BUFG |                                 |                       |                9 |             19 |
|  CLK_IBUF_BUFG |                                 | shownum/sel           |                6 |             20 |
|  CLK_IBUF_BUFG | Binary2bcd/bcdout_n_0           |                       |                6 |             28 |
|  CLK_IBUF_BUFG |                                 | Binary2bcd/bcdout_n_0 |               10 |             33 |
+----------------+---------------------------------+-----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 16+    |                     5 |
+--------+-----------------------+


