// Seed: 786560256
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  logic [7:0] id_9 = id_8;
  wire id_10;
  assign id_4 = id_3;
endmodule
module module_1 #(
    parameter id_4 = 32'd32
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire _id_4;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_2,
      id_1,
      id_2
  );
  input wire id_3;
  inout uwire id_2;
  output wire id_1;
  assign id_2 = 1;
  wire [id_4 : 1] id_7 = id_3 ? id_4 : id_4;
  assign id_2 = 1'b0;
endmodule
