
*** Running vivado
    with args -log core.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source core.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source core.tcl -notrace
Command: synth_design -top core -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2716 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 824.387 ; gain = 233.867
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'core' [C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v:194]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v:205]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.runs/synth_1/.Xil/Vivado-17036-LAPTOP-QC0VEH15/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (1#1) [C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.runs/synth_1/.Xil/Vivado-17036-LAPTOP-QC0VEH15/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'clk_gate' [C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v:181]
INFO: [Synth 8-6155] done synthesizing module 'clk_gate' (2#1) [C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v:181]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'your_instance_name'. This will prevent further optimization [C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v:205]
WARNING: [Synth 8-6014] Unused sequential element L1gen_CPU_Xreg[0].CPU_Xreg_value_a5_reg[0] was removed.  [C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v:842]
WARNING: [Synth 8-6014] Unused sequential element L1gen_CPU_Xreg[1].CPU_Xreg_value_a5_reg[1] was removed.  [C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v:842]
WARNING: [Synth 8-6014] Unused sequential element L1gen_CPU_Xreg[2].CPU_Xreg_value_a5_reg[2] was removed.  [C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v:842]
WARNING: [Synth 8-6014] Unused sequential element L1gen_CPU_Xreg[3].CPU_Xreg_value_a5_reg[3] was removed.  [C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v:842]
WARNING: [Synth 8-6014] Unused sequential element L1gen_CPU_Xreg[4].CPU_Xreg_value_a5_reg[4] was removed.  [C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v:842]
WARNING: [Synth 8-6014] Unused sequential element L1gen_CPU_Xreg[5].CPU_Xreg_value_a5_reg[5] was removed.  [C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v:842]
WARNING: [Synth 8-6014] Unused sequential element L1gen_CPU_Xreg[6].CPU_Xreg_value_a5_reg[6] was removed.  [C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v:842]
WARNING: [Synth 8-6014] Unused sequential element L1gen_CPU_Xreg[7].CPU_Xreg_value_a5_reg[7] was removed.  [C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v:842]
WARNING: [Synth 8-6014] Unused sequential element L1gen_CPU_Xreg[8].CPU_Xreg_value_a5_reg[8] was removed.  [C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v:842]
WARNING: [Synth 8-6014] Unused sequential element L1gen_CPU_Xreg[9].CPU_Xreg_value_a5_reg[9] was removed.  [C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v:842]
WARNING: [Synth 8-6014] Unused sequential element L1gen_CPU_Xreg[10].CPU_Xreg_value_a5_reg[10] was removed.  [C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v:842]
WARNING: [Synth 8-6014] Unused sequential element L1gen_CPU_Xreg[11].CPU_Xreg_value_a5_reg[11] was removed.  [C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v:842]
WARNING: [Synth 8-6014] Unused sequential element L1gen_CPU_Xreg[12].CPU_Xreg_value_a5_reg[12] was removed.  [C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v:842]
WARNING: [Synth 8-6014] Unused sequential element L1gen_CPU_Xreg[13].CPU_Xreg_value_a5_reg[13] was removed.  [C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v:842]
WARNING: [Synth 8-6014] Unused sequential element L1gen_CPU_Xreg[14].CPU_Xreg_value_a5_reg[14] was removed.  [C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v:842]
WARNING: [Synth 8-6014] Unused sequential element L1gen_CPU_Xreg[15].CPU_Xreg_value_a5_reg[15] was removed.  [C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v:842]
WARNING: [Synth 8-6014] Unused sequential element L1gen_CPU_Xreg[16].CPU_Xreg_value_a5_reg[16] was removed.  [C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v:842]
WARNING: [Synth 8-6014] Unused sequential element L1gen_CPU_Xreg[18].CPU_Xreg_value_a5_reg[18] was removed.  [C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v:842]
WARNING: [Synth 8-6014] Unused sequential element L1gen_CPU_Xreg[19].CPU_Xreg_value_a5_reg[19] was removed.  [C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v:842]
WARNING: [Synth 8-6014] Unused sequential element L1gen_CPU_Xreg[20].CPU_Xreg_value_a5_reg[20] was removed.  [C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v:842]
WARNING: [Synth 8-6014] Unused sequential element L1gen_CPU_Xreg[21].CPU_Xreg_value_a5_reg[21] was removed.  [C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v:842]
WARNING: [Synth 8-6014] Unused sequential element L1gen_CPU_Xreg[22].CPU_Xreg_value_a5_reg[22] was removed.  [C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v:842]
WARNING: [Synth 8-6014] Unused sequential element L1gen_CPU_Xreg[23].CPU_Xreg_value_a5_reg[23] was removed.  [C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v:842]
WARNING: [Synth 8-6014] Unused sequential element L1gen_CPU_Xreg[24].CPU_Xreg_value_a5_reg[24] was removed.  [C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v:842]
WARNING: [Synth 8-6014] Unused sequential element L1gen_CPU_Xreg[25].CPU_Xreg_value_a5_reg[25] was removed.  [C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v:842]
WARNING: [Synth 8-6014] Unused sequential element L1gen_CPU_Xreg[26].CPU_Xreg_value_a5_reg[26] was removed.  [C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v:842]
WARNING: [Synth 8-6014] Unused sequential element L1gen_CPU_Xreg[27].CPU_Xreg_value_a5_reg[27] was removed.  [C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v:842]
WARNING: [Synth 8-6014] Unused sequential element L1gen_CPU_Xreg[28].CPU_Xreg_value_a5_reg[28] was removed.  [C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v:842]
WARNING: [Synth 8-6014] Unused sequential element L1gen_CPU_Xreg[29].CPU_Xreg_value_a5_reg[29] was removed.  [C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v:842]
WARNING: [Synth 8-6014] Unused sequential element L1gen_CPU_Xreg[30].CPU_Xreg_value_a5_reg[30] was removed.  [C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v:842]
WARNING: [Synth 8-6014] Unused sequential element L1gen_CPU_Xreg[31].CPU_Xreg_value_a5_reg[31] was removed.  [C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v:842]
WARNING: [Synth 8-6014] Unused sequential element CPU_imem_rd_en_a1_reg was removed.  [C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v:625]
WARNING: [Synth 8-6014] Unused sequential element CPU_rs1_valid_a2_reg was removed.  [C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v:796]
WARNING: [Synth 8-6014] Unused sequential element CPU_rs2_valid_a2_reg was removed.  [C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v:802]
INFO: [Synth 8-6155] done synthesizing module 'core' (3#1) [C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v:194]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 900.254 ; gain = 309.734
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 900.254 ; gain = 309.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 900.254 ; gain = 309.734
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 900.254 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'your_instance_name'
Finished Parsing XDC File [c:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'your_instance_name'
Parsing XDC File [C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/core_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/core_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1008.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1008.316 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1008.316 ; gain = 417.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1008.316 ; gain = 417.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for your_instance_name. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1008.316 ; gain = 417.797
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "CPU_Imem_instr_a1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'latched_clk_en_reg' [C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v:185]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1008.316 ; gain = 417.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 63    
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 79    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	  11 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 63    
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 79    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	  11 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'CPU_is_bge_a2_reg' into 'CPU_is_bgeu_a2_reg' [C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v:660]
INFO: [Synth 8-4471] merging register 'CPU_is_bge_a3_reg' into 'CPU_is_bgeu_a3_reg' [C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v:661]
INFO: [Synth 8-4471] merging register 'CPU_is_bne_a2_reg' into 'CPU_is_bgeu_a2_reg' [C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v:676]
INFO: [Synth 8-4471] merging register 'CPU_is_bne_a3_reg' into 'CPU_is_bgeu_a3_reg' [C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v:677]
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1008.316 ; gain = 417.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1008.316 ; gain = 417.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1205.262 ; gain = 614.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1208.242 ; gain = 617.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1214.035 ; gain = 623.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1214.035 ; gain = 623.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1214.035 ; gain = 623.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1214.035 ; gain = 623.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1214.035 ; gain = 623.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1214.035 ; gain = 623.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|core        | CPU_is_s_instr_a4_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |ila_0  |     1|
|2     |BUFG   |     2|
|3     |CARRY4 |    59|
|4     |LUT1   |    35|
|5     |LUT2   |   145|
|6     |LUT3   |     9|
|7     |LUT4   |   133|
|8     |LUT5   |   171|
|9     |LUT6   |   698|
|10    |MUXF7  |   256|
|11    |MUXF8  |    96|
|12    |SRL16E |     1|
|13    |FDRE   |  1861|
|14    |FDSE   |   112|
|15    |LD     |     7|
|16    |IBUF   |     2|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------+-----------+------+
|      |Instance                     |Module     |Cells |
+------+-----------------------------+-----------+------+
|1     |top                          |           |  3587|
|2     |  gen_clkP_CPU_dmem_rd_en_a5 |clk_gate   |     3|
|3     |  gen_clkP_CPU_rd_valid_a2   |clk_gate_0 |     3|
|4     |  gen_clkP_CPU_rd_valid_a3   |clk_gate_1 |     2|
|5     |  gen_clkP_CPU_rd_valid_a4   |clk_gate_2 |     2|
|6     |  gen_clkP_CPU_rd_valid_a5   |clk_gate_3 |     2|
|7     |  gen_clkP_CPU_rs1_valid_a2  |clk_gate_4 |     2|
|8     |  gen_clkP_CPU_rs2_valid_a2  |clk_gate_5 |     3|
+------+-----------------------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1214.035 ; gain = 623.516
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 1214.035 ; gain = 515.453
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1214.035 ; gain = 623.516
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1214.035 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 418 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'core' is not ideal for floorplanning, since the cellview 'core' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 7 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1214.035 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  LD => LDCE (inverted pins: G): 7 instances

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1214.035 ; gain = 897.164
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1214.035 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.runs/synth_1/core.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file core_utilization_synth.rpt -pb core_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 29 00:54:15 2022...
