{"Source Block": ["hdl/library/util_dacfifo/util_dacfifo.v@143:153@HdlStmAssign", "    dac_lastaddr_d <= dma_lastaddr;\n    dac_lastaddr_2d <= dac_lastaddr_d;\n    dac_xfer_out_m <= {dac_xfer_out_m[1:0], dma_xfer_out};\n  end\n\n  assign dac_xfer_out = dac_xfer_out_m[2];\n\n  // generate dac read address\n\n  always @(posedge dac_clk) begin\n    if(dac_valid == 1'b1) begin\n"], "Clone Blocks": [["hdl/library/util_dacfifo/util_dacfifo.v@137:151", "\n  assign dma_wren = dma_valid & dma_xfer_req;\n\n  // sync lastaddr to dac clock domain\n\n  always @(posedge dac_clk) begin\n    dac_lastaddr_d <= dma_lastaddr;\n    dac_lastaddr_2d <= dac_lastaddr_d;\n    dac_xfer_out_m <= {dac_xfer_out_m[1:0], dma_xfer_out};\n  end\n\n  assign dac_xfer_out = dac_xfer_out_m[2];\n\n  // generate dac read address\n\n"]], "Diff Content": {"Delete": [[148, "  assign dac_xfer_out = dac_xfer_out_m[2];\n"]], "Add": [[148, "  always @(posedge dac_clk) begin\n"], [148, "    if (dac_rst == 1'b1) begin\n"], [148, "      dac_lastaddr_m1 <= 1'b0;\n"], [148, "      dac_lastaddr_m2 <= 1'b0;\n"], [148, "      dac_xfer_out_fifo_m1 <= 1'b0;\n"], [148, "      dac_xfer_out_fifo <= 1'b0;\n"], [148, "      dac_xfer_out_bypass_m1 <= 1'b0;\n"], [148, "      dac_xfer_out_bypass <= 1'b0;\n"], [148, "    end else begin\n"], [148, "      dac_lastaddr_m1 <= dma_lastaddr_g;\n"], [148, "      dac_lastaddr_m2 <= dac_lastaddr_m1;\n"], [148, "      dac_lastaddr <= g2b(dac_lastaddr_m2);\n"], [148, "      dac_xfer_out_fifo_m1 <= dma_xfer_out_fifo;\n"], [148, "      dac_xfer_out_fifo <= dac_xfer_out_fifo_m1;\n"], [148, "      dac_xfer_out_bypass_m1 <= dma_xfer_out_bypass;\n"], [148, "      dac_xfer_out_bypass <= dac_xfer_out_bypass_m1;\n"], [148, "    end\n"], [148, "  end\n"], [148, "  assign dac_mem_ren_s = (dac_bypass == 1'b1) ? (dac_valid & dac_mem_ready) : (dac_valid & dac_xfer_out_fifo);\n"]]}}