(lap '((!*entry hugo expr 3)
       (movsd (indirect (reg 1))(reg xmm9))
       (movsd (indirect (reg r12)) (reg xmm1))
       (movsd (reg xmm1) (indirect (reg 2)))
       (movsd (reg xmm9) (indirect (reg r12)))
       (movsd (reg xmm12) (reg xmm1))
       (movsd (reg xmm1) (reg xmm12))
       (ucomisd (reg xmm9 ) (reg xmm8)) 
       (ucomisd (reg xmm9) (reg xmm2))
       (ucomisd (reg xmm1) (reg xmm10)) 
       (comisd (reg xmm9 ) (reg xmm8)) 
       (comisd (reg xmm9) (reg xmm2))
       (comisd (reg xmm1) (reg xmm10)) 
       (addsd (indirect (reg 1))(reg xmm9))
       (addsd (indirect (reg r12)) (reg xmm1))
       (addsd (reg xmm12) (reg xmm1))
       (addsd (reg xmm1) (reg xmm12))
       (subsd (indirect (reg 1))(reg xmm9))
       (subsd (indirect (reg 2)) (reg xmm1))
       (subsd (reg xmm12) (reg xmm1))
       (subsd (reg xmm1) (reg xmm12))
       (mulsd (indirect (reg 1))(reg xmm9))
       (mulsd (indirect (reg r12)) (reg xmm1))
       (mulsd (reg xmm12) (reg xmm1))
       (mulsd (reg xmm1) (reg xmm12))
       (divsd (indirect (reg 1))(reg xmm9))
       (divsd (indirect (reg r12)) (reg xmm1))
       (divsd (reg xmm12) (reg xmm1))
       (divsd (reg xmm1) (reg xmm12))
       (cvtsi2sdq (indirect (reg 1))(reg xmm2))
       (cvtsi2sdq (indirect (reg r12))(reg xmm2))
       (cvtsi2sdq (indirect (reg 1))(reg xmm9))
       (cvtsi2sdq (indirect (reg r12))(reg xmm9))
       (cvttsd2si (indirect (reg 1))(reg rbx))
       (cvttsd2si (indirect (reg r12))(reg rbx))
       (cvttsd2si (indirect (reg 1))(reg r9))
       (cvttsd2si (indirect (reg r12))(reg r9))
       (ldmxcsr (indirect (reg 3)) nil)
       (stmxcsr (indirect (reg 3)) nil)
       (!*exit 0)))
