<module name="MPU_PRM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PM_MPU_PWRSTCTRL" acronym="PM_MPU_PWRSTCTRL" offset="0x0" width="32" description="This register controls the MPU domain power state to reach upon a domain sleep transition. If the value programmed in this register correspond to a lower power state than the one programmed in MPU-SS for CPU0 and/or CPU1, then value of this register is overwritten in PRCM logic to limit the power state to enter. Notes: Even if value of this register is overwritten in PRCM logic, value of this register remains unchanged. If user programs MPU power domain to go to CSWRET, then he can not program L2 cache to OFF mode.Note:Only the MPU Subsystem supports memory retention. MPU subsystem does not support OFF state. Only CPU1 supports FORCED_OFF state with no subsequent recovery to ON/active state - this is very application specific and may not be available in all TI standard software offerings.">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MPU_RAM_ONSTATE" width="2" begin="21" end="20" resetval="0x3" description="MPU_RAM memory state when domain is ON." range="" rwaccess="R">
      <bitenum value="3" id="MEM_ON" token="MPU_RAM_ONSTATE_3" description="Memory bank is on when the domain is ON."/>
    </bitfield>
    <bitfield id="MPU_L2_ONSTATE" width="2" begin="19" end="18" resetval="0x3" description="MPU_L2 memory state when domain is ON." range="" rwaccess="R">
      <bitenum value="3" id="MEM_ON" token="MPU_L2_ONSTATE_3" description="Memory bank is on when the domain is ON."/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="17" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MPU_RAM_RETSTATE" width="1" begin="10" end="10" resetval="0x1" description="MPU_RAM memory state when domain is RETENTION." range="" rwaccess="R">
      <bitenum value="1" id="MEM_RET" token="MPU_RAM_RETSTATE_1" description="Memory bank is retained when domain is in RETENTION state."/>
    </bitfield>
    <bitfield id="MPU_L2_RETSTATE" width="1" begin="9" end="9" resetval="0x1" description="MPU_L2 memory state when domain is RETENTION. Should always be same as or higher than LogicRETState bit-field." range="" rwaccess="RW">
      <bitenum value="0" id="MEM_OFF" token="MPU_L2_RETSTATE_0" description="Memory bank is off when the domain is in the RETENTION state."/>
      <bitenum value="1" id="MEM_RET" token="MPU_L2_RETSTATE_1" description="Memory bank is retained when domain is in RETENTION state."/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="8" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOWPOWERSTATECHANGE" width="1" begin="4" end="4" resetval="0x0" description="Power state change request when domain has already performed a sleep transition. Allows going into deeper low power state without waking up the power domain." range="" rwaccess="R">
      <bitenum value="0" id="DIS" token="LOWPOWERSTATECHANGE_0" description="Do not request a low power state change."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOGICRETSTATE" width="1" begin="2" end="2" resetval="0x1" description="Logic state when power domain is RETENTION" range="" rwaccess="RW">
      <bitenum value="0" id="LOGIC_OFF" token="LOGICRETSTATE_0" description="Only retention registers are retained and remaing logic is off when the domain is in RETENTION state."/>
      <bitenum value="1" id="LOGIC_RET" token="LOGICRETSTATE_1" description="Whole logic is retained when domain is in RETENTION state."/>
    </bitfield>
    <bitfield id="POWERSTATE" width="2" begin="1" end="0" resetval="0x3" description="Power state control" range="" rwaccess="RW">
      <bitenum value="0" id="RESERVED" token="POWERSTATE_0" description="Reserved"/>
      <bitenum value="1" id="RET" token="POWERSTATE_1" description="RETENTION state"/>
      <bitenum value="2" id="INACT" token="POWERSTATE_2" description="INACTIVE state"/>
      <bitenum value="3" id="ON" token="POWERSTATE_3" description="ON State"/>
    </bitfield>
  </register>
  <register id="PM_MPU_PWRSTST" acronym="PM_MPU_PWRSTST" offset="0x4" width="32" description="This register provides a status on the MPU domain current power state. [warm reset insensitive]">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LASTPOWERSTATEENTERED" width="2" begin="25" end="24" resetval="0x0" description="Last low power state entered. Set to 0x3 upon write of the same only. This register is intended for debug purpose only." range="" rwaccess="RW">
      <bitenum value="0" id="OFF" token="LASTPOWERSTATEENTERED_0" description="Power domain was previously OFF"/>
      <bitenum value="1" id="RET" token="LASTPOWERSTATEENTERED_1" description="Power domain was previously in RETENTION"/>
      <bitenum value="2" id="INACTIVE" token="LASTPOWERSTATEENTERED_2" description="Power domain was previously ON-INACTIVE"/>
      <bitenum value="3" id="ON" token="LASTPOWERSTATEENTERED_3" description="Power domain was previously ON-ACTIVE"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="INTRANSITION" width="1" begin="20" end="20" resetval="0x0" description="Domain transition status" range="" rwaccess="R">
      <bitenum value="0" id="NO" token="INTRANSITION_0" description="No on-going transition on power domain"/>
      <bitenum value="1" id="ONGOING" token="INTRANSITION_1" description="Power domain transition is in progress."/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="19" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MPU_RAM_STATEST" width="2" begin="9" end="8" resetval="0x3" description="MPU_RAM memory state status" range="" rwaccess="R">
      <bitenum value="0" id="MEM_OFF" token="MPU_RAM_STATEST_0" description="Memory is OFF"/>
      <bitenum value="1" id="MEM_RET" token="MPU_RAM_STATEST_1" description="Memory is RETENTION"/>
      <bitenum value="2" id="RESERVED" token="MPU_RAM_STATEST_2" description="Reserved"/>
      <bitenum value="3" id="MEM_ON" token="MPU_RAM_STATEST_3" description="Memory is ON"/>
    </bitfield>
    <bitfield id="MPU_L2_STATEST" width="2" begin="7" end="6" resetval="0x3" description="MPU_L2 memory state status" range="" rwaccess="R">
      <bitenum value="0" id="MEM_OFF" token="MPU_L2_STATEST_0" description="Memory is OFF"/>
      <bitenum value="1" id="MEM_RET" token="MPU_L2_STATEST_1" description="Memory is RETENTION"/>
      <bitenum value="2" id="RESERVED" token="MPU_L2_STATEST_2" description="Reserved"/>
      <bitenum value="3" id="MEM_ON" token="MPU_L2_STATEST_3" description="Memory is ON"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="5" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOGICSTATEST" width="1" begin="2" end="2" resetval="0x1" description="Logic state status" range="" rwaccess="R">
      <bitenum value="0" id="OFF" token="LOGICSTATEST_0" description="Logic in domain is OFF"/>
      <bitenum value="1" id="ON" token="LOGICSTATEST_1" description="Logic in domain is ON"/>
    </bitfield>
    <bitfield id="POWERSTATEST" width="2" begin="1" end="0" resetval="0x3" description="Current power state status" range="" rwaccess="R">
      <bitenum value="0" id="OFF" token="POWERSTATEST_0" description="Power domain is OFF"/>
      <bitenum value="1" id="RET" token="POWERSTATEST_1" description="Power domain is in RETENTION"/>
      <bitenum value="2" id="INACTIVE" token="POWERSTATEST_2" description="Power domain is ON-INACTIVE"/>
      <bitenum value="3" id="ON" token="POWERSTATEST_3" description="Power domain is ON-ACTIVE"/>
    </bitfield>
  </register>
  <register id="RM_MPU_MPU_CONTEXT" acronym="RM_MPU_MPU_CONTEXT" offset="0x24" width="32" description="This register contains dedicated MPU context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_MPU_RAM" width="1" begin="10" end="10" resetval="0x1" description="Specify if memory-based context in MPU_RAM memory bank has been lost due to a previous power transition or other reset source (not affected by a global warm reset)." range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTMEM_MPU_RAM_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTMEM_MPU_RAM_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="LOSTMEM_MPU_L2" width="1" begin="9" end="9" resetval="0x1" description="Specify if memory-based context in MPU_L2 memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTMEM_MPU_L2_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTMEM_MPU_L2_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="8" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="0x1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of MPU_MA_PWRON_RET_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="0x1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of MPU_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
</module>
