$comment
	File created using the following command:
		vcd file between7_and_11.msim.vcd -direction
$end
$date
	Thu Sep 24 12:11:25 2015
$end
$version
	ModelSim Version 10.3d
$end
$timescale
	1ps
$end

$scope module between7_and_11_vlg_vec_tst $end
$var reg 1 ! A $end
$var reg 1 " B $end
$var reg 1 # C $end
$var reg 1 $ D $end
$var wire 1 % between_7_11 $end
$var wire 1 & sampler $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 . C~input_o $end
$var wire 1 / D~input_o $end
$var wire 1 0 B~input_o $end
$var wire 1 1 A~input_o $end
$var wire 1 2 inst2~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
x&
0'
1(
x)
1*
1+
1,
0-
0.
0/
00
01
02
$end
#62500
1$
1/
0&
#125000
1#
0$
1.
0/
1&
#187500
1$
1/
0&
#250000
1"
0#
0$
10
0.
0/
1&
#312500
1$
1/
0&
#375000
1#
0$
1.
0/
1&
#437500
1$
1/
0&
12
1%
#500000
1!
0"
0#
0$
11
00
0.
0/
1&
#562500
1$
1/
0&
#625000
1#
0$
1.
0/
1&
#687500
1$
1/
0&
#750000
1"
0#
0$
10
0.
0/
1&
02
0%
#812500
1$
1/
0&
#875000
1#
0$
1.
0/
1&
#937500
1$
1/
0&
#1000000
