
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v
Parsing SystemVerilog input from `/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Generating RTLIL representation for module `\td_fused_top_ap_hadd_6_full_dsp_16'.
Generating RTLIL representation for module `\td_fused_top_ap_hcmp_0_no_dsp_16'.
Generating RTLIL representation for module `\td_fused_top_Block_entry_proc_proc491'.
Generating RTLIL representation for module `\td_fused_top_Block_entry_proc_proc492'.
Generating RTLIL representation for module `\td_fused_top_Block_entry_proc_proc493'.
Generating RTLIL representation for module `\td_fused_top_Block_entry_proc_proc498'.
Generating RTLIL representation for module `\td_fused_top_Block_entry_proc_proc499'.
Generating RTLIL representation for module `\td_fused_top_Block_entry_proc_proc500'.
Generating RTLIL representation for module `\td_fused_top_Block_entry_proc_proc501'.
Generating RTLIL representation for module `\td_fused_top_Block_entry_proc_proc506'.
Generating RTLIL representation for module `\td_fused_top_Block_entry_proc_proc512'.
Generating RTLIL representation for module `\td_fused_top_Block_entry_proc_proc513'.
Generating RTLIL representation for module `\td_fused_top_Block_entry_proc_proc514'.
Generating RTLIL representation for module `\td_fused_top_Block_entry_proc_proc515'.
Generating RTLIL representation for module `\td_fused_top_Block_entry_proc_proc520'.
Generating RTLIL representation for module `\td_fused_top_Block_entry_proc_proc521'.
Generating RTLIL representation for module `\td_fused_top_Block_entry_proc_proc522'.
Generating RTLIL representation for module `\td_fused_top_Block_entry_proc_proc523'.
Generating RTLIL representation for module `\td_fused_top_Block_entry_proc_proc528'.
Generating RTLIL representation for module `\td_fused_top_Block_entry_proc_proc534'.
Generating RTLIL representation for module `\td_fused_top_Block_entry_proc_proc535'.
Generating RTLIL representation for module `\td_fused_top_Block_entry_proc_proc536'.
Generating RTLIL representation for module `\td_fused_top_Block_entry_proc_proc537'.
Generating RTLIL representation for module `\td_fused_top_Block_entry_proc_proc542'.
Generating RTLIL representation for module `\td_fused_top_Block_entry_proc_proc543'.
Generating RTLIL representation for module `\td_fused_top_Block_entry_proc_proc544'.
Generating RTLIL representation for module `\td_fused_top_Block_entry_proc_proc545'.
Generating RTLIL representation for module `\td_fused_top_Block_entry_proc_proc550'.
Generating RTLIL representation for module `\td_fused_top_Block_entry_proc_proc556'.
Generating RTLIL representation for module `\td_fused_top_Block_entry_proc_proc557'.
Generating RTLIL representation for module `\td_fused_top_Block_entry_proc_proc558'.
Generating RTLIL representation for module `\td_fused_top_Block_entry_proc_proc559'.
Generating RTLIL representation for module `\td_fused_top_Block_entry_proc_proc565'.
Generating RTLIL representation for module `\td_fused_top_Block_entry_proc_proc566'.
Generating RTLIL representation for module `\td_fused_top_Block_entry_proc_proc567'.
Generating RTLIL representation for module `\td_fused_top_Block_entry_proc_proc568'.
Generating RTLIL representation for module `\td_fused_top_Block_entry_proc_proc573'.
Generating RTLIL representation for module `\td_fused_top_Block_entry_proc_proc574'.
Generating RTLIL representation for module `\td_fused_top_Block_entry_proc_proc'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP16'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47680'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47773'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum1_out_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum1_out_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum1_out_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum2_out_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum2_out_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum2_out_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47866_ifmap_vec_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47866_ifmap_vec_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47866_ifmap_vec_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_products_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_products_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_products_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47866_products_0_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47866_products_0_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47866_products_0_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47866'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47956_accum1_out_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47956_accum1_out_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47956_accum1_out_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47956_ifmap_vec_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47956_ifmap_vec_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47956_ifmap_vec_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47956_products_0_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47956_products_0_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47956_products_0_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47956'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum1_out_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum1_out_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum1_out_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum2_out_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum2_out_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum2_out_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_partial_sums_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_partial_sums_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_partial_sums_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48049'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum1_out_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum1_out_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum1_out_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum2_out_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum2_out_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum2_out_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48139_ifmap_vec_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48139_ifmap_vec_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48139_ifmap_vec_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48139_products_0_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48139_products_0_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48139_products_0_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48139'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum1_out_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum1_out_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum1_out_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48232'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum1_out_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum1_out_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum1_out_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum2_out_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum2_out_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum2_out_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48322_ifmap_vec_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48322_ifmap_vec_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48322_ifmap_vec_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48322_products_0_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48322_products_0_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48322_products_0_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48322'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0'.
Generating RTLIL representation for module `\td_fused_top_fifo_w10_d10_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63250.13-63250.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63251.13-63251.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63252.13-63252.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63253.13-63253.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63254.13-63254.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63255.13-63255.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63256.13-63256.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63257.13-63257.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63258.13-63258.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63259.13-63259.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63260.16-63260.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63248.1-63262.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w10_d10_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w10_d7_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63392.13-63392.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63393.13-63393.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63394.13-63394.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63395.13-63395.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63396.13-63396.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63397.13-63397.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63398.13-63398.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63399.16-63399.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63390.1-63401.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w10_d7_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w10_d9_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63533.13-63533.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63534.13-63534.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63535.13-63535.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63536.13-63536.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63537.13-63537.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63538.13-63538.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63539.13-63539.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63540.13-63540.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63541.13-63541.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63542.16-63542.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63531.1-63544.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w10_d9_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w12_d11_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63678.13-63678.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63679.13-63679.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63680.13-63680.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63681.13-63681.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63682.13-63682.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63683.13-63683.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63684.13-63684.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63685.13-63685.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63686.13-63686.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63687.13-63687.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63688.14-63688.23.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63689.16-63689.25.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63676.1-63691.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w12_d11_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w12_d8_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63822.13-63822.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63823.13-63823.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63824.13-63824.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63825.13-63825.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63826.13-63826.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63827.13-63827.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63828.13-63828.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63829.13-63829.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63830.16-63830.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63820.1-63832.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w12_d8_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w12_d9_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63964.13-63964.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63965.13-63965.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63966.13-63966.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63967.13-63967.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63968.13-63968.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63969.13-63969.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63970.13-63970.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63971.13-63971.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63972.13-63972.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63973.16-63973.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:63962.1-63975.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w12_d9_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w14_d10_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:64108.13-64108.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:64109.13-64109.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:64110.13-64110.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:64111.13-64111.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:64112.13-64112.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:64113.13-64113.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:64114.13-64114.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:64115.13-64115.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:64116.13-64116.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:64117.13-64117.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:64118.16-64118.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:64106.1-64120.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w14_d10_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:64245.13-64245.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:64246.13-64246.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:64247.16-64247.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:64243.1-64249.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S_x0_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:64374.13-64374.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:64375.13-64375.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:64376.16-64376.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:64372.1-64378.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S_x0'.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S_x1_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:64503.13-64503.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:64504.13-64504.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:64505.16-64505.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:64501.1-64507.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S_x1'.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S_x2_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:64632.13-64632.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:64633.13-64633.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:64634.16-64634.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:64630.1-64636.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S_x2'.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S_x3_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:64761.13-64761.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:64762.13-64762.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:64763.16-64763.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:64759.1-64765.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S_x3'.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S_x4_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:64890.13-64890.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:64891.13-64891.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:64892.16-64892.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:64888.1-64894.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S_x4'.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S_x5_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:65019.13-65019.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:65020.13-65020.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:65021.16-65021.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:65017.1-65023.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S_x5'.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S_x6_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:65148.13-65148.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:65149.13-65149.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:65150.16-65150.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:65146.1-65152.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S_x6'.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S_x7_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:65277.13-65277.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:65278.13-65278.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:65279.16-65279.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:65275.1-65281.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S_x7'.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S_x8_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:65406.13-65406.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:65407.13-65407.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:65408.16-65408.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:65404.1-65410.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S_x8'.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S_x9_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:65535.13-65535.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:65536.13-65536.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:65537.16-65537.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:65533.1-65539.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S_x9'.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S_x_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:65664.13-65664.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:65665.13-65665.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:65666.16-65666.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:65662.1-65668.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S_x'.
Generating RTLIL representation for module `\td_fused_top_fifo_w1_d10_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:65801.13-65801.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:65802.13-65802.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:65803.13-65803.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:65804.13-65804.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:65805.13-65805.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:65806.13-65806.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:65807.13-65807.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:65808.13-65808.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:65809.13-65809.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:65810.13-65810.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:65811.16-65811.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:65799.1-65813.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w1_d10_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w1_d11_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:65947.13-65947.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:65948.13-65948.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:65949.13-65949.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:65950.13-65950.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:65951.13-65951.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:65952.13-65952.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:65953.13-65953.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:65954.13-65954.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:65955.13-65955.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:65956.13-65956.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:65957.14-65957.23.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:65958.16-65958.25.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:65945.1-65960.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w1_d11_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w1_d11_S_x0_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66094.13-66094.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66095.13-66095.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66096.13-66096.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66097.13-66097.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66098.13-66098.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66099.13-66099.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66100.13-66100.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66101.13-66101.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66102.13-66102.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66103.13-66103.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66104.14-66104.23.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66105.16-66105.25.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66092.1-66107.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w1_d11_S_x0'.
Generating RTLIL representation for module `\td_fused_top_fifo_w1_d11_S_x_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66241.13-66241.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66242.13-66242.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66243.13-66243.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66244.13-66244.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66245.13-66245.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66246.13-66246.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66247.13-66247.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66248.13-66248.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66249.13-66249.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66250.13-66250.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66251.14-66251.23.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66252.16-66252.25.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66239.1-66254.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w1_d11_S_x'.
Generating RTLIL representation for module `\td_fused_top_fifo_w1_d12_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66389.13-66389.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66390.13-66390.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66391.13-66391.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66392.13-66392.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66393.13-66393.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66394.13-66394.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66395.13-66395.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66396.13-66396.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66397.13-66397.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66398.13-66398.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66399.14-66399.23.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66400.14-66400.23.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66401.16-66401.25.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66387.1-66403.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w1_d12_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w1_d8_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66534.13-66534.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66535.13-66535.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66536.13-66536.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66537.13-66537.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66538.13-66538.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66539.13-66539.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66540.13-66540.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66541.13-66541.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66542.16-66542.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66532.1-66544.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w1_d8_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w1_d9_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66676.13-66676.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66677.13-66677.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66678.13-66678.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66679.13-66679.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66680.13-66680.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66681.13-66681.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66682.13-66682.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66683.13-66683.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66684.13-66684.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66685.16-66685.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66674.1-66687.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w1_d9_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w1_d9_S_x_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66819.13-66819.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66820.13-66820.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66821.13-66821.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66822.13-66822.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66823.13-66823.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66824.13-66824.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66825.13-66825.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66826.13-66826.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66827.13-66827.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66828.16-66828.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66817.1-66830.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w1_d9_S_x'.
Generating RTLIL representation for module `\td_fused_top_fifo_w2_d2_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66955.13-66955.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66956.13-66956.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66957.16-66957.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:66953.1-66959.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w2_d2_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w3_d2_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67084.13-67084.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67085.13-67085.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67086.16-67086.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67082.1-67088.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w3_d2_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w4_d10_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67221.13-67221.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67222.13-67222.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67223.13-67223.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67224.13-67224.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67225.13-67225.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67226.13-67226.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67227.13-67227.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67228.13-67228.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67229.13-67229.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67230.13-67230.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67231.16-67231.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67219.1-67233.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w4_d10_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w4_d10_S_x_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67366.13-67366.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67367.13-67367.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67368.13-67368.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67369.13-67369.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67370.13-67370.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67371.13-67371.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67372.13-67372.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67373.13-67373.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67374.13-67374.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67375.13-67375.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67376.16-67376.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67364.1-67378.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w4_d10_S_x'.
Generating RTLIL representation for module `\td_fused_top_fifo_w4_d2_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67503.13-67503.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67504.13-67504.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67505.16-67505.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67501.1-67507.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w4_d2_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w4_d2_S_x_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67632.13-67632.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67633.13-67633.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67634.16-67634.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67630.1-67636.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w4_d2_S_x'.
Generating RTLIL representation for module `\td_fused_top_fifo_w4_d7_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67766.13-67766.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67767.13-67767.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67768.13-67768.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67769.13-67769.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67770.13-67770.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67771.13-67771.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67772.13-67772.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67773.16-67773.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67764.1-67775.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w4_d7_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w4_d8_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67906.13-67906.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67907.13-67907.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67908.13-67908.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67909.13-67909.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67910.13-67910.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67911.13-67911.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67912.13-67912.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67913.13-67913.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67914.16-67914.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:67904.1-67916.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w4_d8_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w4_d8_S_x0_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68047.13-68047.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68048.13-68048.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68049.13-68049.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68050.13-68050.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68051.13-68051.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68052.13-68052.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68053.13-68053.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68054.13-68054.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68055.16-68055.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68045.1-68057.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w4_d8_S_x0'.
Generating RTLIL representation for module `\td_fused_top_fifo_w4_d8_S_x_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68188.13-68188.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68189.13-68189.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68190.13-68190.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68191.13-68191.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68192.13-68192.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68193.13-68193.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68194.13-68194.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68195.13-68195.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68196.16-68196.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68186.1-68198.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w4_d8_S_x'.
Generating RTLIL representation for module `\td_fused_top_fifo_w4_d9_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68330.13-68330.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68331.13-68331.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68332.13-68332.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68333.13-68333.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68334.13-68334.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68335.13-68335.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68336.13-68336.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68337.13-68337.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68338.13-68338.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68339.16-68339.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68328.1-68341.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w4_d9_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w5_d10_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68474.13-68474.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68475.13-68475.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68476.13-68476.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68477.13-68477.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68478.13-68478.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68479.13-68479.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68480.13-68480.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68481.13-68481.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68482.13-68482.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68483.13-68483.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68484.16-68484.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68472.1-68486.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w5_d10_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w5_d2_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68611.13-68611.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68612.13-68612.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68613.16-68613.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68609.1-68615.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w5_d2_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w5_d2_S_x0_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68740.13-68740.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68741.13-68741.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68742.16-68742.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68738.1-68744.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w5_d2_S_x0'.
Generating RTLIL representation for module `\td_fused_top_fifo_w5_d2_S_x1_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68869.13-68869.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68870.13-68870.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68871.16-68871.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68867.1-68873.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w5_d2_S_x1'.
Generating RTLIL representation for module `\td_fused_top_fifo_w5_d2_S_x_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68998.13-68998.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68999.13-68999.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69000.16-69000.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:68996.1-69002.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w5_d2_S_x'.
Generating RTLIL representation for module `\td_fused_top_fifo_w5_d7_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69132.13-69132.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69133.13-69133.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69134.13-69134.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69135.13-69135.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69136.13-69136.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69137.13-69137.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69138.13-69138.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69139.16-69139.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69130.1-69141.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w5_d7_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w5_d8_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69272.13-69272.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69273.13-69273.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69274.13-69274.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69275.13-69275.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69276.13-69276.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69277.13-69277.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69278.13-69278.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69279.13-69279.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69280.16-69280.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69270.1-69282.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w5_d8_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w5_d9_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69414.13-69414.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69415.13-69415.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69416.13-69416.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69417.13-69417.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69418.13-69418.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69419.13-69419.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69420.13-69420.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69421.13-69421.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69422.13-69422.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69423.16-69423.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69412.1-69425.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w5_d9_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w5_d9_S_x_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69557.13-69557.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69558.13-69558.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69559.13-69559.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69560.13-69560.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69561.13-69561.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69562.13-69562.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69563.13-69563.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69564.13-69564.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69565.13-69565.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69566.16-69566.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69555.1-69568.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w5_d9_S_x'.
Generating RTLIL representation for module `\td_fused_top_fifo_w6_d11_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69702.13-69702.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69703.13-69703.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69704.13-69704.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69705.13-69705.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69706.13-69706.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69707.13-69707.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69708.13-69708.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69709.13-69709.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69710.13-69710.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69711.13-69711.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69712.14-69712.23.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69713.16-69713.25.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69700.1-69715.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w6_d11_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w6_d2_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69840.13-69840.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69841.13-69841.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69842.16-69842.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69838.1-69844.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w6_d2_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w6_d2_S_x0_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69969.13-69969.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69970.13-69970.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69971.16-69971.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:69967.1-69973.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w6_d2_S_x0'.
Generating RTLIL representation for module `\td_fused_top_fifo_w6_d2_S_x_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70098.13-70098.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70099.13-70099.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70100.16-70100.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70096.1-70102.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w6_d2_S_x'.
Generating RTLIL representation for module `\td_fused_top_fifo_w6_d7_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70232.13-70232.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70233.13-70233.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70234.13-70234.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70235.13-70235.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70236.13-70236.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70237.13-70237.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70238.13-70238.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70239.16-70239.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70230.1-70241.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w6_d7_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w6_d8_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70372.13-70372.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70373.13-70373.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70374.13-70374.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70375.13-70375.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70376.13-70376.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70377.13-70377.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70378.13-70378.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70379.13-70379.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70380.16-70380.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70370.1-70382.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w6_d8_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w6_d8_S_x_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70513.13-70513.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70514.13-70514.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70515.13-70515.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70516.13-70516.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70517.13-70517.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70518.13-70518.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70519.13-70519.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70520.13-70520.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70521.16-70521.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70511.1-70523.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w6_d8_S_x'.
Generating RTLIL representation for module `\td_fused_top_fifo_w6_d9_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70655.13-70655.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70656.13-70656.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70657.13-70657.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70658.13-70658.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70659.13-70659.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70660.13-70660.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70661.13-70661.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70662.13-70662.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70663.13-70663.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70664.16-70664.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70653.1-70666.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w6_d9_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w7_d10_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70799.13-70799.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70800.13-70800.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70801.13-70801.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70802.13-70802.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70803.13-70803.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70804.13-70804.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70805.13-70805.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70806.13-70806.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70807.13-70807.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70808.13-70808.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70809.16-70809.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70797.1-70811.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w7_d10_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w7_d2_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70936.13-70936.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70937.13-70937.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70938.16-70938.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:70934.1-70940.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w7_d2_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w7_d2_S_x0_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71065.13-71065.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71066.13-71066.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71067.16-71067.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71063.1-71069.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w7_d2_S_x0'.
Generating RTLIL representation for module `\td_fused_top_fifo_w7_d2_S_x_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71194.13-71194.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71195.13-71195.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71196.16-71196.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71192.1-71198.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w7_d2_S_x'.
Generating RTLIL representation for module `\td_fused_top_fifo_w7_d8_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71329.13-71329.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71330.13-71330.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71331.13-71331.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71332.13-71332.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71333.13-71333.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71334.13-71334.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71335.13-71335.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71336.13-71336.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71337.16-71337.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71327.1-71339.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w7_d8_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w7_d8_S_x0_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71470.13-71470.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71471.13-71471.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71472.13-71472.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71473.13-71473.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71474.13-71474.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71475.13-71475.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71476.13-71476.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71477.13-71477.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71478.16-71478.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71468.1-71480.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w7_d8_S_x0'.
Generating RTLIL representation for module `\td_fused_top_fifo_w7_d8_S_x_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71611.13-71611.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71612.13-71612.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71613.13-71613.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71614.13-71614.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71615.13-71615.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71616.13-71616.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71617.13-71617.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71618.13-71618.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71619.16-71619.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71609.1-71621.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w7_d8_S_x'.
Generating RTLIL representation for module `\td_fused_top_fifo_w8_d10_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71754.13-71754.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71755.13-71755.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71756.13-71756.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71757.13-71757.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71758.13-71758.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71759.13-71759.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71760.13-71760.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71761.13-71761.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71762.13-71762.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71763.13-71763.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71764.16-71764.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71752.1-71766.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w8_d10_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w8_d10_S_x_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71899.13-71899.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71900.13-71900.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71901.13-71901.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71902.13-71902.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71903.13-71903.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71904.13-71904.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71905.13-71905.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71906.13-71906.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71907.13-71907.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71908.13-71908.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71909.16-71909.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:71897.1-71911.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w8_d10_S_x'.
Generating RTLIL representation for module `\td_fused_top_fifo_w8_d2_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72036.13-72036.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72037.13-72037.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72038.16-72038.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72034.1-72040.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w8_d2_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w8_d7_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72170.13-72170.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72171.13-72171.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72172.13-72172.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72173.13-72173.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72174.13-72174.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72175.13-72175.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72176.13-72176.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72177.16-72177.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72168.1-72179.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w8_d7_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w8_d7_S_x_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72309.13-72309.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72310.13-72310.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72311.13-72311.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72312.13-72312.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72313.13-72313.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72314.13-72314.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72315.13-72315.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72316.16-72316.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72307.1-72318.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w8_d7_S_x'.
Generating RTLIL representation for module `\td_fused_top_fifo_w8_d8_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72449.13-72449.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72450.13-72450.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72451.13-72451.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72452.13-72452.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72453.13-72453.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72454.13-72454.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72455.13-72455.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72456.13-72456.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72457.16-72457.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72447.1-72459.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w8_d8_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w8_d8_S_x_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72590.13-72590.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72591.13-72591.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72592.13-72592.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72593.13-72593.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72594.13-72594.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72595.13-72595.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72596.13-72596.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72597.13-72597.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72598.16-72598.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72588.1-72600.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w8_d8_S_x'.
Generating RTLIL representation for module `\td_fused_top_fifo_w9_d2_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72725.13-72725.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72726.13-72726.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72727.16-72727.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72723.1-72729.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w9_d2_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w9_d8_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72860.13-72860.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72861.13-72861.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72862.13-72862.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72863.13-72863.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72864.13-72864.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72865.13-72865.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72866.13-72866.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72867.13-72867.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72868.16-72868.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:72858.1-72870.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w9_d8_S'.
Generating RTLIL representation for module `\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0'.
Generating RTLIL representation for module `\td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1'.
Generating RTLIL representation for module `\td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0'.
Generating RTLIL representation for module `\td_fused_top_mul_10s_9ns_16_1_1'.
Generating RTLIL representation for module `\td_fused_top_mux_416_16_1_1'.
Generating RTLIL representation for module `\td_fused_top_mux_416_32_1_1'.
Generating RTLIL representation for module `\td_fused_top_mux_416_64_1_1'.
Generating RTLIL representation for module `\td_fused_top_mux_42_1_1_1'.
Generating RTLIL representation for module `\td_fused_top_mux_42_16_1_1'.
Generating RTLIL representation for module `\td_fused_top_mux_464_16_1_1'.
Generating RTLIL representation for module `\td_fused_top_mux_816_16_1_1'.
Generating RTLIL representation for module `\td_fused_top_regslice_both'.
Generating RTLIL representation for module `\td_fused_top_start_for_tdf10_readFilters70_U0_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:74499.13-74499.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:74500.13-74500.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:74501.16-74501.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:74497.1-74503.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_start_for_tdf10_readFilters70_U0'.
Generating RTLIL representation for module `\td_fused_top_start_for_tdf11_readFilters77_U0_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:74628.13-74628.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:74629.13-74629.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:74630.16-74630.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:74626.1-74632.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_start_for_tdf11_readFilters77_U0'.
Generating RTLIL representation for module `\td_fused_top_start_for_tdf12_readFilters82_U0_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:74757.13-74757.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:74758.13-74758.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:74759.16-74759.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:74755.1-74761.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_start_for_tdf12_readFilters82_U0'.
Generating RTLIL representation for module `\td_fused_top_start_for_tdf1_readFilters18_U0_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:74886.13-74886.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:74887.13-74887.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:74888.16-74888.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:74884.1-74890.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_start_for_tdf1_readFilters18_U0'.
Generating RTLIL representation for module `\td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:75015.13-75015.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:75016.13-75016.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:75017.16-75017.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:75013.1-75019.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_start_for_tdf2_readFilters24_U0'.
Generating RTLIL representation for module `\td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:75144.13-75144.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:75145.13-75145.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:75146.16-75146.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:75142.1-75148.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_start_for_tdf3_readFilters30_U0'.
Generating RTLIL representation for module `\td_fused_top_start_for_tdf4_readFilters36_U0_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:75273.13-75273.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:75274.13-75274.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:75275.16-75275.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:75271.1-75277.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_start_for_tdf4_readFilters36_U0'.
Generating RTLIL representation for module `\td_fused_top_start_for_tdf5_readFilters41_U0_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:75402.13-75402.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:75403.13-75403.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:75404.16-75404.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:75400.1-75406.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_start_for_tdf5_readFilters41_U0'.
Generating RTLIL representation for module `\td_fused_top_start_for_tdf6_readFilters47_U0_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:75531.13-75531.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:75532.13-75532.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:75533.16-75533.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:75529.1-75535.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_start_for_tdf6_readFilters47_U0'.
Generating RTLIL representation for module `\td_fused_top_start_for_tdf7_readFilters53_U0_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:75660.13-75660.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:75661.13-75661.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:75662.16-75662.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:75658.1-75664.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_start_for_tdf7_readFilters53_U0'.
Generating RTLIL representation for module `\td_fused_top_start_for_tdf8_readFilters58_U0_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:75789.13-75789.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:75790.13-75790.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:75791.16-75791.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:75787.1-75793.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_start_for_tdf8_readFilters58_U0'.
Generating RTLIL representation for module `\td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:75918.13-75918.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:75919.13-75919.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:75920.16-75920.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:75916.1-75922.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_start_for_tdf9_readFilters64_U0'.
Generating RTLIL representation for module `\td_fused_top_tdf10_15'.
Generating RTLIL representation for module `\td_fused_top_tdf10_accum_1'.
Generating RTLIL representation for module `\td_fused_top_tdf10_accum_2'.
Generating RTLIL representation for module `\td_fused_top_tdf10_accum_3_1'.
Generating RTLIL representation for module `\td_fused_top_tdf10_accum_3_2'.
Generating RTLIL representation for module `\td_fused_top_tdf10_accum_3_3'.
Generating RTLIL representation for module `\td_fused_top_tdf10_accum_3'.
Generating RTLIL representation for module `\td_fused_top_tdf10_adjustments_ram'.
Generating RTLIL representation for module `\td_fused_top_tdf10_adjustments'.
Generating RTLIL representation for module `\td_fused_top_tdf10_adjust'.
Generating RTLIL representation for module `\td_fused_top_tdf10_dot_product'.
Generating RTLIL representation for module `\td_fused_top_tdf10_filters_0_ram'.
Generating RTLIL representation for module `\td_fused_top_tdf10_filters_0'.
Generating RTLIL representation for module `\td_fused_top_tdf10_filters_1_rom'.
Generating RTLIL representation for module `\td_fused_top_tdf10_filters_1'.
Generating RTLIL representation for module `\td_fused_top_tdf10_get_next_ijk'.
Generating RTLIL representation for module `\td_fused_top_tdf10_l2_accum'.
Generating RTLIL representation for module `\td_fused_top_tdf10_l2_filters_0_ram'.
Generating RTLIL representation for module `\td_fused_top_tdf10_l2_filters_0'.
Generating RTLIL representation for module `\td_fused_top_tdf10_l2_filters_1_rom'.
Generating RTLIL representation for module `\td_fused_top_tdf10_l2_filters_1'.
Generating RTLIL representation for module `\td_fused_top_tdf10_l2_multiply68'.
Generating RTLIL representation for module `\td_fused_top_tdf10_l2_writeOutputs_1_running_sums_3_ram'.
Generating RTLIL representation for module `\td_fused_top_tdf10_l2_writeOutputs_1_running_sums_3'.
Generating RTLIL representation for module `\td_fused_top_tdf10_l2_writeOutputs_1'.
Generating RTLIL representation for module `\td_fused_top_tdf10_readFilters70'.
Generating RTLIL representation for module `\td_fused_top_tdf10_readInputs71'.
Generating RTLIL representation for module `\td_fused_top_tdf1_114'.
Generating RTLIL representation for module `\td_fused_top_tdf11_14'.
Generating RTLIL representation for module `\td_fused_top_tdf11_accum_1'.
Generating RTLIL representation for module `\td_fused_top_tdf11_accum_2'.
Generating RTLIL representation for module `\td_fused_top_tdf11_accum_3_1'.
Generating RTLIL representation for module `\td_fused_top_tdf11_accum_3_2'.
Generating RTLIL representation for module `\td_fused_top_tdf11_accum_3_3'.
Generating RTLIL representation for module `\td_fused_top_tdf11_accum_3'.
Generating RTLIL representation for module `\td_fused_top_tdf11_adjust'.
Generating RTLIL representation for module `\td_fused_top_tdf11_dot_product'.
Generating RTLIL representation for module `\td_fused_top_tdf11_get_next_ijk'.
Generating RTLIL representation for module `\td_fused_top_tdf11_l2_accum'.
Generating RTLIL representation for module `\td_fused_top_tdf11_l2_multiply75'.
Generating RTLIL representation for module `\td_fused_top_tdf11_l2_writeOutputs_1_running_sums_2_ram'.
Generating RTLIL representation for module `\td_fused_top_tdf11_l2_writeOutputs_1_running_sums_2'.
Generating RTLIL representation for module `\td_fused_top_tdf11_l2_writeOutputs_1'.
Generating RTLIL representation for module `\td_fused_top_tdf11_readFilters77'.
Generating RTLIL representation for module `\td_fused_top_tdf11_readInputs78'.
Generating RTLIL representation for module `\td_fused_top_tdf12_13'.
Generating RTLIL representation for module `\td_fused_top_tdf12_accum_1'.
Generating RTLIL representation for module `\td_fused_top_tdf12_accum_2'.
Generating RTLIL representation for module `\td_fused_top_tdf12_accum_3_1'.
Generating RTLIL representation for module `\td_fused_top_tdf12_accum_3'.
Generating RTLIL representation for module `\td_fused_top_tdf12_adjustments_ram'.
Generating RTLIL representation for module `\td_fused_top_tdf12_adjustments'.
Generating RTLIL representation for module `\td_fused_top_tdf12_adjust'.
Generating RTLIL representation for module `\td_fused_top_tdf12_dot_product'.
Generating RTLIL representation for module `\td_fused_top_tdf12_filters_0_ram'.
Generating RTLIL representation for module `\td_fused_top_tdf12_filters_0'.
Generating RTLIL representation for module `\td_fused_top_tdf12_filters_1_rom'.
Generating RTLIL representation for module `\td_fused_top_tdf12_filters_1'.
Generating RTLIL representation for module `\td_fused_top_tdf12_get_next_ijk'.
Generating RTLIL representation for module `\td_fused_top_tdf12_readFilters82'.
Generating RTLIL representation for module `\td_fused_top_tdf12_readInputs'.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:109193.1-109202.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:109206.1-109215.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_tdf12_writeOutputs_unaligned'.
Generating RTLIL representation for module `\td_fused_top_tdf1_accum_1'.
Generating RTLIL representation for module `\td_fused_top_tdf1_accum_2'.
Generating RTLIL representation for module `\td_fused_top_tdf1_accum_3_1'.
Generating RTLIL representation for module `\td_fused_top_tdf1_accum_3_2'.
Generating RTLIL representation for module `\td_fused_top_tdf1_accum_3_3'.
Generating RTLIL representation for module `\td_fused_top_tdf1_accum_3'.
Generating RTLIL representation for module `\td_fused_top_tdf1_accum_4_1'.
Generating RTLIL representation for module `\td_fused_top_tdf1_accum_4_2'.
Generating RTLIL representation for module `\td_fused_top_tdf1_accum_4_3'.
Generating RTLIL representation for module `\td_fused_top_tdf1_accum_4'.
Generating RTLIL representation for module `\td_fused_top_tdf1_adjustments_ram'.
Generating RTLIL representation for module `\td_fused_top_tdf1_adjustments'.
Generating RTLIL representation for module `\td_fused_top_tdf1_adjust'.
Generating RTLIL representation for module `\td_fused_top_tdf1_dot_product'.
Generating RTLIL representation for module `\td_fused_top_tdf1_filters_0_ram'.
Generating RTLIL representation for module `\td_fused_top_tdf1_filters_0'.
Generating RTLIL representation for module `\td_fused_top_tdf1_filters_1_rom'.
Generating RTLIL representation for module `\td_fused_top_tdf1_filters_1'.
Generating RTLIL representation for module `\td_fused_top_tdf1_get_next_ijk'.
Generating RTLIL representation for module `\td_fused_top_tdf1_poolOutputs'.
Generating RTLIL representation for module `\td_fused_top_tdf1_readFilters18'.
Generating RTLIL representation for module `\td_fused_top_tdf1_readInputs19'.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:119571.1-119580.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_tdf1_writeOutputs_aligned'.
Generating RTLIL representation for module `\td_fused_top_tdf2_113'.
Generating RTLIL representation for module `\td_fused_top_tdf2_accum_1'.
Generating RTLIL representation for module `\td_fused_top_tdf2_accum_2'.
Generating RTLIL representation for module `\td_fused_top_tdf2_accum_3_1'.
Generating RTLIL representation for module `\td_fused_top_tdf2_accum_3_2'.
Generating RTLIL representation for module `\td_fused_top_tdf2_accum_3_3'.
Generating RTLIL representation for module `\td_fused_top_tdf2_accum_3'.
Generating RTLIL representation for module `\td_fused_top_tdf2_adjustments_ram'.
Generating RTLIL representation for module `\td_fused_top_tdf2_adjustments'.
Generating RTLIL representation for module `\td_fused_top_tdf2_adjust'.
Generating RTLIL representation for module `\td_fused_top_tdf2_dot_product'.
Generating RTLIL representation for module `\td_fused_top_tdf2_filters_0_ram'.
Generating RTLIL representation for module `\td_fused_top_tdf2_filters_0'.
Generating RTLIL representation for module `\td_fused_top_tdf2_filters_1_rom'.
Generating RTLIL representation for module `\td_fused_top_tdf2_filters_1'.
Generating RTLIL representation for module `\td_fused_top_tdf2_get_next_ijk'.
Generating RTLIL representation for module `\td_fused_top_tdf2_poolOutputs'.
Generating RTLIL representation for module `\td_fused_top_tdf2_readFilters24'.
Generating RTLIL representation for module `\td_fused_top_tdf2_readInputs25'.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:128365.1-128374.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:128380.1-128389.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_tdf2_writeOutputs_aligned'.
Generating RTLIL representation for module `\td_fused_top_tdf3_112'.
Generating RTLIL representation for module `\td_fused_top_tdf3_accum_1'.
Generating RTLIL representation for module `\td_fused_top_tdf3_accum_2'.
Generating RTLIL representation for module `\td_fused_top_tdf3_accum_3'.
Generating RTLIL representation for module `\td_fused_top_tdf3_adjust'.
Generating RTLIL representation for module `\td_fused_top_tdf3_dot_product'.
Generating RTLIL representation for module `\td_fused_top_tdf3_filters_ram'.
Generating RTLIL representation for module `\td_fused_top_tdf3_filters'.
Generating RTLIL representation for module `\td_fused_top_tdf3_get_next_ijk'.
Generating RTLIL representation for module `\td_fused_top_tdf3_readFilters30'.
Generating RTLIL representation for module `\td_fused_top_tdf3_readInputs'.
Generating RTLIL representation for module `\td_fused_top_tdf3_writeOutputs_unaligned'.
Generating RTLIL representation for module `\td_fused_top_tdf4_111'.
Generating RTLIL representation for module `\td_fused_top_tdf4_accum_1'.
Generating RTLIL representation for module `\td_fused_top_tdf4_accum_2'.
Generating RTLIL representation for module `\td_fused_top_tdf4_accum_3_1'.
Generating RTLIL representation for module `\td_fused_top_tdf4_accum_3_2'.
Generating RTLIL representation for module `\td_fused_top_tdf4_accum_3_3'.
Generating RTLIL representation for module `\td_fused_top_tdf4_accum_3'.
Generating RTLIL representation for module `\td_fused_top_tdf4_accum_4_1'.
Generating RTLIL representation for module `\td_fused_top_tdf4_accum_4_2'.
Generating RTLIL representation for module `\td_fused_top_tdf4_accum_4_3'.
Generating RTLIL representation for module `\td_fused_top_tdf4_accum_4'.
Generating RTLIL representation for module `\td_fused_top_tdf4_adjustments_ram'.
Generating RTLIL representation for module `\td_fused_top_tdf4_adjustments'.
Generating RTLIL representation for module `\td_fused_top_tdf4_adjust'.
Generating RTLIL representation for module `\td_fused_top_tdf4_dot_product'.
Generating RTLIL representation for module `\td_fused_top_tdf4_filters_0_ram'.
Generating RTLIL representation for module `\td_fused_top_tdf4_filters_0'.
Generating RTLIL representation for module `\td_fused_top_tdf4_filters_1_rom'.
Generating RTLIL representation for module `\td_fused_top_tdf4_filters_1'.
Generating RTLIL representation for module `\td_fused_top_tdf4_get_next_ijk'.
Generating RTLIL representation for module `\td_fused_top_tdf4_l2_accum'.
Generating RTLIL representation for module `\td_fused_top_tdf4_l2_filters_0_ram'.
Generating RTLIL representation for module `\td_fused_top_tdf4_l2_filters_0'.
Generating RTLIL representation for module `\td_fused_top_tdf4_l2_filters_1_rom'.
Generating RTLIL representation for module `\td_fused_top_tdf4_l2_filters_1'.
Generating RTLIL representation for module `\td_fused_top_tdf4_l2_multiply34'.
Generating RTLIL representation for module `\td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram'.
Generating RTLIL representation for module `\td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1'.
Generating RTLIL representation for module `\td_fused_top_tdf4_l2_writeOutputs_1'.
Generating RTLIL representation for module `\td_fused_top_tdf4_readFilters36'.
Generating RTLIL representation for module `\td_fused_top_tdf4_readInputs37'.
Generating RTLIL representation for module `\td_fused_top_tdf5_110'.
Generating RTLIL representation for module `\td_fused_top_tdf5_accum_1'.
Generating RTLIL representation for module `\td_fused_top_tdf5_accum_2'.
Generating RTLIL representation for module `\td_fused_top_tdf5_accum_3_1'.
Generating RTLIL representation for module `\td_fused_top_tdf5_accum_3_2'.
Generating RTLIL representation for module `\td_fused_top_tdf5_accum_3_3'.
Generating RTLIL representation for module `\td_fused_top_tdf5_accum_3'.
Generating RTLIL representation for module `\td_fused_top_tdf5_adjust'.
Generating RTLIL representation for module `\td_fused_top_tdf5_dot_product'.
Generating RTLIL representation for module `\td_fused_top_tdf5_filters_0_ram'.
Generating RTLIL representation for module `\td_fused_top_tdf5_filters_0'.
Generating RTLIL representation for module `\td_fused_top_tdf5_filters_1_rom'.
Generating RTLIL representation for module `\td_fused_top_tdf5_filters_1'.
Generating RTLIL representation for module `\td_fused_top_tdf5_get_next_ijk'.
Generating RTLIL representation for module `\td_fused_top_tdf5_poolOutputs'.
Generating RTLIL representation for module `\td_fused_top_tdf5_readFilters41'.
Generating RTLIL representation for module `\td_fused_top_tdf5_readInputs42'.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:157817.1-157826.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:157832.1-157841.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_tdf5_writeOutputs_aligned'.
Generating RTLIL representation for module `\td_fused_top_tdf6_19'.
Generating RTLIL representation for module `\td_fused_top_tdf6_accum_1'.
Generating RTLIL representation for module `\td_fused_top_tdf6_accum_2'.
Generating RTLIL representation for module `\td_fused_top_tdf6_adjust'.
Generating RTLIL representation for module `\td_fused_top_tdf6_dot_product'.
Generating RTLIL representation for module `\td_fused_top_tdf6_filters_ram'.
Generating RTLIL representation for module `\td_fused_top_tdf6_filters'.
Generating RTLIL representation for module `\td_fused_top_tdf6_get_next_ijk'.
Generating RTLIL representation for module `\td_fused_top_tdf6_readFilters47'.
Generating RTLIL representation for module `\td_fused_top_tdf6_readInputs'.
Generating RTLIL representation for module `\td_fused_top_tdf6_writeOutputs_unaligned'.
Generating RTLIL representation for module `\td_fused_top_tdf7_18'.
Generating RTLIL representation for module `\td_fused_top_tdf7_accum_1'.
Generating RTLIL representation for module `\td_fused_top_tdf7_accum_2'.
Generating RTLIL representation for module `\td_fused_top_tdf7_accum_3_1'.
Generating RTLIL representation for module `\td_fused_top_tdf7_accum_3_2'.
Generating RTLIL representation for module `\td_fused_top_tdf7_accum_3_3'.
Generating RTLIL representation for module `\td_fused_top_tdf7_accum_3'.
Generating RTLIL representation for module `\td_fused_top_tdf7_adjustments_ram'.
Generating RTLIL representation for module `\td_fused_top_tdf7_adjustments'.
Generating RTLIL representation for module `\td_fused_top_tdf7_adjust'.
Generating RTLIL representation for module `\td_fused_top_tdf7_dot_product'.
Generating RTLIL representation for module `\td_fused_top_tdf7_filters_0_ram'.
Generating RTLIL representation for module `\td_fused_top_tdf7_filters_0'.
Generating RTLIL representation for module `\td_fused_top_tdf7_filters_1_rom'.
Generating RTLIL representation for module `\td_fused_top_tdf7_filters_1'.
Generating RTLIL representation for module `\td_fused_top_tdf7_get_next_ijk'.
Generating RTLIL representation for module `\td_fused_top_tdf7_l2_accum'.
Generating RTLIL representation for module `\td_fused_top_tdf7_l2_filters_0_ram'.
Generating RTLIL representation for module `\td_fused_top_tdf7_l2_filters_0'.
Generating RTLIL representation for module `\td_fused_top_tdf7_l2_filters_1_rom'.
Generating RTLIL representation for module `\td_fused_top_tdf7_l2_filters_1'.
Generating RTLIL representation for module `\td_fused_top_tdf7_l2_multiply51'.
Generating RTLIL representation for module `\td_fused_top_tdf7_l2_writeOutputs_1_running_sums_ram'.
Generating RTLIL representation for module `\td_fused_top_tdf7_l2_writeOutputs_1_running_sums'.
Generating RTLIL representation for module `\td_fused_top_tdf7_l2_writeOutputs_1'.
Generating RTLIL representation for module `\td_fused_top_tdf7_readFilters53'.
Generating RTLIL representation for module `\td_fused_top_tdf7_readInputs54'.
Generating RTLIL representation for module `\td_fused_top_tdf8_17'.
Generating RTLIL representation for module `\td_fused_top_tdf8_accum_1'.
Generating RTLIL representation for module `\td_fused_top_tdf8_accum_2_1'.
Generating RTLIL representation for module `\td_fused_top_tdf8_accum_2_2'.
Generating RTLIL representation for module `\td_fused_top_tdf8_accum_2_3'.
Generating RTLIL representation for module `\td_fused_top_tdf8_accum_2'.
Generating RTLIL representation for module `\td_fused_top_tdf8_adjust'.
Generating RTLIL representation for module `\td_fused_top_tdf8_dot_product'.
Generating RTLIL representation for module `\td_fused_top_tdf8_filters_0_ram'.
Generating RTLIL representation for module `\td_fused_top_tdf8_filters_0'.
Generating RTLIL representation for module `\td_fused_top_tdf8_filters_1_rom'.
Generating RTLIL representation for module `\td_fused_top_tdf8_filters_1'.
Generating RTLIL representation for module `\td_fused_top_tdf8_get_next_ijk'.
Generating RTLIL representation for module `\td_fused_top_tdf8_poolOutputs'.
Generating RTLIL representation for module `\td_fused_top_tdf8_readFilters58'.
Generating RTLIL representation for module `\td_fused_top_tdf8_readInputs59'.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:183209.1-183218.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium.v:183234.1-183243.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_tdf8_writeOutputs_aligned'.
Generating RTLIL representation for module `\td_fused_top_tdf9_16'.
Generating RTLIL representation for module `\td_fused_top_tdf9_accum_1'.
Generating RTLIL representation for module `\td_fused_top_tdf9_accum_2'.
Generating RTLIL representation for module `\td_fused_top_tdf9_adjustments_ram'.
Generating RTLIL representation for module `\td_fused_top_tdf9_adjustments'.
Generating RTLIL representation for module `\td_fused_top_tdf9_adjust'.
Generating RTLIL representation for module `\td_fused_top_tdf9_dot_product'.
Generating RTLIL representation for module `\td_fused_top_tdf9_filters_ram'.
Generating RTLIL representation for module `\td_fused_top_tdf9_filters'.
Generating RTLIL representation for module `\td_fused_top_tdf9_get_next_ijk'.
Generating RTLIL representation for module `\td_fused_top_tdf9_readFilters64'.
Generating RTLIL representation for module `\td_fused_top_tdf9_readInputs'.
Generating RTLIL representation for module `\td_fused_top_tdf9_writeOutputs_unaligned'.
Generating RTLIL representation for module `\td_fused_top_td_fused_axi_in_p_ram'.
Generating RTLIL representation for module `\td_fused_top_td_fused_axi_in_p'.
Generating RTLIL representation for module `\td_fused_top_td_fused_axi_in'.
Generating RTLIL representation for module `\td_fused_top_td_fused_axi_out'.
Generating RTLIL representation for module `\td_fused_top_td_fused_final_fmaps_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_td_fused_final_fmaps_memcore'.
Generating RTLIL representation for module `\td_fused_top_td_fused_final_fmaps'.
Generating RTLIL representation for module `\td_fused_top_td_fused_tdf10_fmaps_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_td_fused_tdf10_fmaps_memcore'.
Generating RTLIL representation for module `\td_fused_top_td_fused_tdf10_fmaps'.
Generating RTLIL representation for module `\td_fused_top_td_fused_tdf1_fmaps_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_td_fused_tdf1_fmaps_memcore'.
Generating RTLIL representation for module `\td_fused_top_td_fused_tdf1_fmaps'.
Generating RTLIL representation for module `\td_fused_top_td_fused_tdf3_fmaps_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_td_fused_tdf3_fmaps_memcore'.
Generating RTLIL representation for module `\td_fused_top_td_fused_tdf3_fmaps'.
Generating RTLIL representation for module `\td_fused_top_td_fused_tdf4_fmaps_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_td_fused_tdf4_fmaps_memcore'.
Generating RTLIL representation for module `\td_fused_top_td_fused_tdf4_fmaps'.
Generating RTLIL representation for module `\td_fused_top_td_fused_tdf7_fmaps_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_td_fused_tdf7_fmaps_memcore'.
Generating RTLIL representation for module `\td_fused_top_td_fused_tdf7_fmaps'.
Generating RTLIL representation for module `\td_fused_top_td_fused'.
Generating RTLIL representation for module `\td_fused_top'.
Generating RTLIL representation for module `\FPMult_16'.
Generating RTLIL representation for module `\FPMult_PrepModule'.
Generating RTLIL representation for module `\FPMult_ExecuteModule'.
Generating RTLIL representation for module `\FPMult_NormalizeModule'.
Generating RTLIL representation for module `\FPMult_RoundModule'.
Generating RTLIL representation for module `\FPAddSub'.
Generating RTLIL representation for module `\FPAddSub_PrealignModule'.
Generating RTLIL representation for module `\FPAddSub_AlignModule'.
Generating RTLIL representation for module `\FPAddSub_AlignShift1'.
Generating RTLIL representation for module `\FPAddSub_AlignShift2'.
Generating RTLIL representation for module `\FPAddSub_ExecutionModule'.
Generating RTLIL representation for module `\FPAddSub_NormalizeModule'.
Generating RTLIL representation for module `\FPAddSub_NormalizeShift1'.
Generating RTLIL representation for module `\FPAddSub_NormalizeShift2'.
Generating RTLIL representation for module `\FPAddSub_RoundModule'.
Generating RTLIL representation for module `\FPAddSub_ExceptionModule'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: FPAddSub_ExceptionModule
root of   0 design levels: FPAddSub_RoundModule
root of   0 design levels: FPAddSub_NormalizeShift2
root of   0 design levels: FPAddSub_NormalizeShift1
root of   0 design levels: FPAddSub_NormalizeModule
root of   0 design levels: FPAddSub_ExecutionModule
root of   0 design levels: FPAddSub_AlignShift2
root of   0 design levels: FPAddSub_AlignShift1
root of   0 design levels: FPAddSub_AlignModule
root of   0 design levels: FPAddSub_PrealignModule
root of   1 design levels: FPAddSub            
root of   0 design levels: FPMult_RoundModule  
root of   0 design levels: FPMult_NormalizeModule
root of   0 design levels: FPMult_ExecuteModule
root of   0 design levels: FPMult_PrepModule   
root of   1 design levels: FPMult_16           
root of   8 design levels: td_fused_top        
root of   7 design levels: td_fused_top_td_fused
root of   2 design levels: td_fused_top_td_fused_tdf7_fmaps
root of   1 design levels: td_fused_top_td_fused_tdf7_fmaps_memcore
root of   0 design levels: td_fused_top_td_fused_tdf7_fmaps_memcore_ram
root of   2 design levels: td_fused_top_td_fused_tdf4_fmaps
root of   1 design levels: td_fused_top_td_fused_tdf4_fmaps_memcore
root of   0 design levels: td_fused_top_td_fused_tdf4_fmaps_memcore_ram
root of   2 design levels: td_fused_top_td_fused_tdf3_fmaps
root of   1 design levels: td_fused_top_td_fused_tdf3_fmaps_memcore
root of   0 design levels: td_fused_top_td_fused_tdf3_fmaps_memcore_ram
root of   2 design levels: td_fused_top_td_fused_tdf1_fmaps
root of   1 design levels: td_fused_top_td_fused_tdf1_fmaps_memcore
root of   0 design levels: td_fused_top_td_fused_tdf1_fmaps_memcore_ram
root of   2 design levels: td_fused_top_td_fused_tdf10_fmaps
root of   1 design levels: td_fused_top_td_fused_tdf10_fmaps_memcore
root of   0 design levels: td_fused_top_td_fused_tdf10_fmaps_memcore_ram
root of   2 design levels: td_fused_top_td_fused_final_fmaps
root of   1 design levels: td_fused_top_td_fused_final_fmaps_memcore
root of   0 design levels: td_fused_top_td_fused_final_fmaps_memcore_ram
root of   2 design levels: td_fused_top_td_fused_axi_out
root of   2 design levels: td_fused_top_td_fused_axi_in
root of   1 design levels: td_fused_top_td_fused_axi_in_p
root of   0 design levels: td_fused_top_td_fused_axi_in_p_ram
root of   0 design levels: td_fused_top_tdf9_writeOutputs_unaligned
root of   0 design levels: td_fused_top_tdf9_readInputs
root of   0 design levels: td_fused_top_tdf9_readFilters64
root of   0 design levels: td_fused_top_tdf9_get_next_ijk
root of   1 design levels: td_fused_top_tdf9_filters
root of   0 design levels: td_fused_top_tdf9_filters_ram
root of   4 design levels: td_fused_top_tdf9_dot_product
root of   4 design levels: td_fused_top_tdf9_adjust
root of   1 design levels: td_fused_top_tdf9_adjustments
root of   0 design levels: td_fused_top_tdf9_adjustments_ram
root of   4 design levels: td_fused_top_tdf9_accum_2
root of   4 design levels: td_fused_top_tdf9_accum_1
root of   6 design levels: td_fused_top_tdf9_16
root of   0 design levels: td_fused_top_tdf8_writeOutputs_aligned
root of   0 design levels: td_fused_top_tdf8_readInputs59
root of   1 design levels: td_fused_top_tdf8_readFilters58
root of   4 design levels: td_fused_top_tdf8_poolOutputs
root of   0 design levels: td_fused_top_tdf8_get_next_ijk
root of   1 design levels: td_fused_top_tdf8_filters_1
root of   0 design levels: td_fused_top_tdf8_filters_1_rom
root of   1 design levels: td_fused_top_tdf8_filters_0
root of   0 design levels: td_fused_top_tdf8_filters_0_ram
root of   4 design levels: td_fused_top_tdf8_dot_product
root of   4 design levels: td_fused_top_tdf8_adjust
root of   4 design levels: td_fused_top_tdf8_accum_2
root of   4 design levels: td_fused_top_tdf8_accum_2_3
root of   4 design levels: td_fused_top_tdf8_accum_2_2
root of   4 design levels: td_fused_top_tdf8_accum_2_1
root of   4 design levels: td_fused_top_tdf8_accum_1
root of   6 design levels: td_fused_top_tdf8_17
root of   0 design levels: td_fused_top_tdf7_readInputs54
root of   1 design levels: td_fused_top_tdf7_readFilters53
root of   4 design levels: td_fused_top_tdf7_l2_writeOutputs_1
root of   1 design levels: td_fused_top_tdf7_l2_writeOutputs_1_running_sums
root of   0 design levels: td_fused_top_tdf7_l2_writeOutputs_1_running_sums_ram
root of   4 design levels: td_fused_top_tdf7_l2_multiply51
root of   1 design levels: td_fused_top_tdf7_l2_filters_1
root of   0 design levels: td_fused_top_tdf7_l2_filters_1_rom
root of   1 design levels: td_fused_top_tdf7_l2_filters_0
root of   0 design levels: td_fused_top_tdf7_l2_filters_0_ram
root of   4 design levels: td_fused_top_tdf7_l2_accum
root of   0 design levels: td_fused_top_tdf7_get_next_ijk
root of   1 design levels: td_fused_top_tdf7_filters_1
root of   0 design levels: td_fused_top_tdf7_filters_1_rom
root of   1 design levels: td_fused_top_tdf7_filters_0
root of   0 design levels: td_fused_top_tdf7_filters_0_ram
root of   4 design levels: td_fused_top_tdf7_dot_product
root of   4 design levels: td_fused_top_tdf7_adjust
root of   1 design levels: td_fused_top_tdf7_adjustments
root of   0 design levels: td_fused_top_tdf7_adjustments_ram
root of   4 design levels: td_fused_top_tdf7_accum_3
root of   4 design levels: td_fused_top_tdf7_accum_3_3
root of   4 design levels: td_fused_top_tdf7_accum_3_2
root of   4 design levels: td_fused_top_tdf7_accum_3_1
root of   4 design levels: td_fused_top_tdf7_accum_2
root of   4 design levels: td_fused_top_tdf7_accum_1
root of   6 design levels: td_fused_top_tdf7_18
root of   0 design levels: td_fused_top_tdf6_writeOutputs_unaligned
root of   0 design levels: td_fused_top_tdf6_readInputs
root of   0 design levels: td_fused_top_tdf6_readFilters47
root of   0 design levels: td_fused_top_tdf6_get_next_ijk
root of   1 design levels: td_fused_top_tdf6_filters
root of   0 design levels: td_fused_top_tdf6_filters_ram
root of   4 design levels: td_fused_top_tdf6_dot_product
root of   4 design levels: td_fused_top_tdf6_adjust
root of   4 design levels: td_fused_top_tdf6_accum_2
root of   4 design levels: td_fused_top_tdf6_accum_1
root of   6 design levels: td_fused_top_tdf6_19
root of   0 design levels: td_fused_top_tdf5_writeOutputs_aligned
root of   0 design levels: td_fused_top_tdf5_readInputs42
root of   1 design levels: td_fused_top_tdf5_readFilters41
root of   4 design levels: td_fused_top_tdf5_poolOutputs
root of   0 design levels: td_fused_top_tdf5_get_next_ijk
root of   1 design levels: td_fused_top_tdf5_filters_1
root of   0 design levels: td_fused_top_tdf5_filters_1_rom
root of   1 design levels: td_fused_top_tdf5_filters_0
root of   0 design levels: td_fused_top_tdf5_filters_0_ram
root of   4 design levels: td_fused_top_tdf5_dot_product
root of   4 design levels: td_fused_top_tdf5_adjust
root of   4 design levels: td_fused_top_tdf5_accum_3
root of   4 design levels: td_fused_top_tdf5_accum_3_3
root of   4 design levels: td_fused_top_tdf5_accum_3_2
root of   4 design levels: td_fused_top_tdf5_accum_3_1
root of   4 design levels: td_fused_top_tdf5_accum_2
root of   4 design levels: td_fused_top_tdf5_accum_1
root of   6 design levels: td_fused_top_tdf5_110
root of   0 design levels: td_fused_top_tdf4_readInputs37
root of   1 design levels: td_fused_top_tdf4_readFilters36
root of   4 design levels: td_fused_top_tdf4_l2_writeOutputs_1
root of   1 design levels: td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1
root of   0 design levels: td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram
root of   4 design levels: td_fused_top_tdf4_l2_multiply34
root of   1 design levels: td_fused_top_tdf4_l2_filters_1
root of   0 design levels: td_fused_top_tdf4_l2_filters_1_rom
root of   1 design levels: td_fused_top_tdf4_l2_filters_0
root of   0 design levels: td_fused_top_tdf4_l2_filters_0_ram
root of   4 design levels: td_fused_top_tdf4_l2_accum
root of   0 design levels: td_fused_top_tdf4_get_next_ijk
root of   1 design levels: td_fused_top_tdf4_filters_1
root of   0 design levels: td_fused_top_tdf4_filters_1_rom
root of   1 design levels: td_fused_top_tdf4_filters_0
root of   0 design levels: td_fused_top_tdf4_filters_0_ram
root of   4 design levels: td_fused_top_tdf4_dot_product
root of   4 design levels: td_fused_top_tdf4_adjust
root of   1 design levels: td_fused_top_tdf4_adjustments
root of   0 design levels: td_fused_top_tdf4_adjustments_ram
root of   4 design levels: td_fused_top_tdf4_accum_4
root of   4 design levels: td_fused_top_tdf4_accum_4_3
root of   4 design levels: td_fused_top_tdf4_accum_4_2
root of   4 design levels: td_fused_top_tdf4_accum_4_1
root of   4 design levels: td_fused_top_tdf4_accum_3
root of   4 design levels: td_fused_top_tdf4_accum_3_3
root of   4 design levels: td_fused_top_tdf4_accum_3_2
root of   4 design levels: td_fused_top_tdf4_accum_3_1
root of   4 design levels: td_fused_top_tdf4_accum_2
root of   4 design levels: td_fused_top_tdf4_accum_1
root of   6 design levels: td_fused_top_tdf4_111
root of   0 design levels: td_fused_top_tdf3_writeOutputs_unaligned
root of   0 design levels: td_fused_top_tdf3_readInputs
root of   0 design levels: td_fused_top_tdf3_readFilters30
root of   0 design levels: td_fused_top_tdf3_get_next_ijk
root of   1 design levels: td_fused_top_tdf3_filters
root of   0 design levels: td_fused_top_tdf3_filters_ram
root of   4 design levels: td_fused_top_tdf3_dot_product
root of   4 design levels: td_fused_top_tdf3_adjust
root of   4 design levels: td_fused_top_tdf3_accum_3
root of   4 design levels: td_fused_top_tdf3_accum_2
root of   4 design levels: td_fused_top_tdf3_accum_1
root of   6 design levels: td_fused_top_tdf3_112
root of   0 design levels: td_fused_top_tdf2_writeOutputs_aligned
root of   0 design levels: td_fused_top_tdf2_readInputs25
root of   1 design levels: td_fused_top_tdf2_readFilters24
root of   4 design levels: td_fused_top_tdf2_poolOutputs
root of   0 design levels: td_fused_top_tdf2_get_next_ijk
root of   1 design levels: td_fused_top_tdf2_filters_1
root of   0 design levels: td_fused_top_tdf2_filters_1_rom
root of   1 design levels: td_fused_top_tdf2_filters_0
root of   0 design levels: td_fused_top_tdf2_filters_0_ram
root of   4 design levels: td_fused_top_tdf2_dot_product
root of   4 design levels: td_fused_top_tdf2_adjust
root of   1 design levels: td_fused_top_tdf2_adjustments
root of   0 design levels: td_fused_top_tdf2_adjustments_ram
root of   4 design levels: td_fused_top_tdf2_accum_3
root of   4 design levels: td_fused_top_tdf2_accum_3_3
root of   4 design levels: td_fused_top_tdf2_accum_3_2
root of   4 design levels: td_fused_top_tdf2_accum_3_1
root of   4 design levels: td_fused_top_tdf2_accum_2
root of   4 design levels: td_fused_top_tdf2_accum_1
root of   6 design levels: td_fused_top_tdf2_113
root of   0 design levels: td_fused_top_tdf1_writeOutputs_aligned
root of   0 design levels: td_fused_top_tdf1_readInputs19
root of   1 design levels: td_fused_top_tdf1_readFilters18
root of   4 design levels: td_fused_top_tdf1_poolOutputs
root of   0 design levels: td_fused_top_tdf1_get_next_ijk
root of   1 design levels: td_fused_top_tdf1_filters_1
root of   0 design levels: td_fused_top_tdf1_filters_1_rom
root of   1 design levels: td_fused_top_tdf1_filters_0
root of   0 design levels: td_fused_top_tdf1_filters_0_ram
root of   4 design levels: td_fused_top_tdf1_dot_product
root of   4 design levels: td_fused_top_tdf1_adjust
root of   1 design levels: td_fused_top_tdf1_adjustments
root of   0 design levels: td_fused_top_tdf1_adjustments_ram
root of   4 design levels: td_fused_top_tdf1_accum_4
root of   4 design levels: td_fused_top_tdf1_accum_4_3
root of   4 design levels: td_fused_top_tdf1_accum_4_2
root of   4 design levels: td_fused_top_tdf1_accum_4_1
root of   4 design levels: td_fused_top_tdf1_accum_3
root of   4 design levels: td_fused_top_tdf1_accum_3_3
root of   4 design levels: td_fused_top_tdf1_accum_3_2
root of   4 design levels: td_fused_top_tdf1_accum_3_1
root of   4 design levels: td_fused_top_tdf1_accum_2
root of   4 design levels: td_fused_top_tdf1_accum_1
root of   2 design levels: td_fused_top_tdf12_writeOutputs_unaligned
root of   0 design levels: td_fused_top_tdf12_readInputs
root of   0 design levels: td_fused_top_tdf12_readFilters82
root of   0 design levels: td_fused_top_tdf12_get_next_ijk
root of   1 design levels: td_fused_top_tdf12_filters_1
root of   0 design levels: td_fused_top_tdf12_filters_1_rom
root of   1 design levels: td_fused_top_tdf12_filters_0
root of   0 design levels: td_fused_top_tdf12_filters_0_ram
root of   4 design levels: td_fused_top_tdf12_dot_product
root of   4 design levels: td_fused_top_tdf12_adjust
root of   1 design levels: td_fused_top_tdf12_adjustments
root of   0 design levels: td_fused_top_tdf12_adjustments_ram
root of   4 design levels: td_fused_top_tdf12_accum_3
root of   4 design levels: td_fused_top_tdf12_accum_3_1
root of   4 design levels: td_fused_top_tdf12_accum_2
root of   4 design levels: td_fused_top_tdf12_accum_1
root of   6 design levels: td_fused_top_tdf12_13
root of   0 design levels: td_fused_top_tdf11_readInputs78
root of   1 design levels: td_fused_top_tdf11_readFilters77
root of   4 design levels: td_fused_top_tdf11_l2_writeOutputs_1
root of   1 design levels: td_fused_top_tdf11_l2_writeOutputs_1_running_sums_2
root of   0 design levels: td_fused_top_tdf11_l2_writeOutputs_1_running_sums_2_ram
root of   4 design levels: td_fused_top_tdf11_l2_multiply75
root of   4 design levels: td_fused_top_tdf11_l2_accum
root of   0 design levels: td_fused_top_tdf11_get_next_ijk
root of   4 design levels: td_fused_top_tdf11_dot_product
root of   4 design levels: td_fused_top_tdf11_adjust
root of   4 design levels: td_fused_top_tdf11_accum_3
root of   4 design levels: td_fused_top_tdf11_accum_3_3
root of   4 design levels: td_fused_top_tdf11_accum_3_2
root of   4 design levels: td_fused_top_tdf11_accum_3_1
root of   4 design levels: td_fused_top_tdf11_accum_2
root of   4 design levels: td_fused_top_tdf11_accum_1
root of   6 design levels: td_fused_top_tdf11_14
root of   6 design levels: td_fused_top_tdf1_114
root of   0 design levels: td_fused_top_tdf10_readInputs71
root of   1 design levels: td_fused_top_tdf10_readFilters70
root of   4 design levels: td_fused_top_tdf10_l2_writeOutputs_1
root of   1 design levels: td_fused_top_tdf10_l2_writeOutputs_1_running_sums_3
root of   0 design levels: td_fused_top_tdf10_l2_writeOutputs_1_running_sums_3_ram
root of   4 design levels: td_fused_top_tdf10_l2_multiply68
root of   1 design levels: td_fused_top_tdf10_l2_filters_1
root of   0 design levels: td_fused_top_tdf10_l2_filters_1_rom
root of   1 design levels: td_fused_top_tdf10_l2_filters_0
root of   0 design levels: td_fused_top_tdf10_l2_filters_0_ram
root of   4 design levels: td_fused_top_tdf10_l2_accum
root of   0 design levels: td_fused_top_tdf10_get_next_ijk
root of   1 design levels: td_fused_top_tdf10_filters_1
root of   0 design levels: td_fused_top_tdf10_filters_1_rom
root of   1 design levels: td_fused_top_tdf10_filters_0
root of   0 design levels: td_fused_top_tdf10_filters_0_ram
root of   4 design levels: td_fused_top_tdf10_dot_product
root of   4 design levels: td_fused_top_tdf10_adjust
root of   1 design levels: td_fused_top_tdf10_adjustments
root of   0 design levels: td_fused_top_tdf10_adjustments_ram
root of   4 design levels: td_fused_top_tdf10_accum_3
root of   4 design levels: td_fused_top_tdf10_accum_3_3
root of   4 design levels: td_fused_top_tdf10_accum_3_2
root of   4 design levels: td_fused_top_tdf10_accum_3_1
root of   4 design levels: td_fused_top_tdf10_accum_2
root of   4 design levels: td_fused_top_tdf10_accum_1
root of   6 design levels: td_fused_top_tdf10_15
root of   1 design levels: td_fused_top_start_for_tdf9_readFilters64_U0
root of   0 design levels: td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg
root of   1 design levels: td_fused_top_start_for_tdf8_readFilters58_U0
root of   0 design levels: td_fused_top_start_for_tdf8_readFilters58_U0_shiftReg
root of   1 design levels: td_fused_top_start_for_tdf7_readFilters53_U0
root of   0 design levels: td_fused_top_start_for_tdf7_readFilters53_U0_shiftReg
root of   1 design levels: td_fused_top_start_for_tdf6_readFilters47_U0
root of   0 design levels: td_fused_top_start_for_tdf6_readFilters47_U0_shiftReg
root of   1 design levels: td_fused_top_start_for_tdf5_readFilters41_U0
root of   0 design levels: td_fused_top_start_for_tdf5_readFilters41_U0_shiftReg
root of   1 design levels: td_fused_top_start_for_tdf4_readFilters36_U0
root of   0 design levels: td_fused_top_start_for_tdf4_readFilters36_U0_shiftReg
root of   1 design levels: td_fused_top_start_for_tdf3_readFilters30_U0
root of   0 design levels: td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg
root of   1 design levels: td_fused_top_start_for_tdf2_readFilters24_U0
root of   0 design levels: td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg
root of   1 design levels: td_fused_top_start_for_tdf1_readFilters18_U0
root of   0 design levels: td_fused_top_start_for_tdf1_readFilters18_U0_shiftReg
root of   1 design levels: td_fused_top_start_for_tdf12_readFilters82_U0
root of   0 design levels: td_fused_top_start_for_tdf12_readFilters82_U0_shiftReg
root of   1 design levels: td_fused_top_start_for_tdf11_readFilters77_U0
root of   0 design levels: td_fused_top_start_for_tdf11_readFilters77_U0_shiftReg
root of   1 design levels: td_fused_top_start_for_tdf10_readFilters70_U0
root of   0 design levels: td_fused_top_start_for_tdf10_readFilters70_U0_shiftReg
root of   0 design levels: td_fused_top_regslice_both
root of   0 design levels: td_fused_top_mux_816_16_1_1
root of   0 design levels: td_fused_top_mux_464_16_1_1
root of   0 design levels: td_fused_top_mux_42_16_1_1
root of   0 design levels: td_fused_top_mux_42_1_1_1
root of   0 design levels: td_fused_top_mux_416_64_1_1
root of   0 design levels: td_fused_top_mux_416_32_1_1
root of   0 design levels: td_fused_top_mux_416_16_1_1
root of   1 design levels: td_fused_top_mul_10s_9ns_16_1_1
root of   0 design levels: td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0
root of   1 design levels: td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1
root of   0 design levels: td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0
root of   3 design levels: td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1
root of   3 design levels: td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1
root of   3 design levels: td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1
root of   3 design levels: td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1
root of   1 design levels: td_fused_top_fifo_w9_d8_S
root of   0 design levels: td_fused_top_fifo_w9_d8_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w9_d2_S
root of   0 design levels: td_fused_top_fifo_w9_d2_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w8_d8_S_x
root of   0 design levels: td_fused_top_fifo_w8_d8_S_x_shiftReg
root of   1 design levels: td_fused_top_fifo_w8_d8_S
root of   0 design levels: td_fused_top_fifo_w8_d8_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w8_d7_S_x
root of   0 design levels: td_fused_top_fifo_w8_d7_S_x_shiftReg
root of   1 design levels: td_fused_top_fifo_w8_d7_S
root of   0 design levels: td_fused_top_fifo_w8_d7_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w8_d2_S
root of   0 design levels: td_fused_top_fifo_w8_d2_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w8_d10_S_x
root of   0 design levels: td_fused_top_fifo_w8_d10_S_x_shiftReg
root of   1 design levels: td_fused_top_fifo_w8_d10_S
root of   0 design levels: td_fused_top_fifo_w8_d10_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w7_d8_S_x
root of   0 design levels: td_fused_top_fifo_w7_d8_S_x_shiftReg
root of   1 design levels: td_fused_top_fifo_w7_d8_S_x0
root of   0 design levels: td_fused_top_fifo_w7_d8_S_x0_shiftReg
root of   1 design levels: td_fused_top_fifo_w7_d8_S
root of   0 design levels: td_fused_top_fifo_w7_d8_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w7_d2_S_x
root of   0 design levels: td_fused_top_fifo_w7_d2_S_x_shiftReg
root of   1 design levels: td_fused_top_fifo_w7_d2_S_x0
root of   0 design levels: td_fused_top_fifo_w7_d2_S_x0_shiftReg
root of   1 design levels: td_fused_top_fifo_w7_d2_S
root of   0 design levels: td_fused_top_fifo_w7_d2_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w7_d10_S
root of   0 design levels: td_fused_top_fifo_w7_d10_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w6_d9_S
root of   0 design levels: td_fused_top_fifo_w6_d9_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w6_d8_S_x
root of   0 design levels: td_fused_top_fifo_w6_d8_S_x_shiftReg
root of   1 design levels: td_fused_top_fifo_w6_d8_S
root of   0 design levels: td_fused_top_fifo_w6_d8_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w6_d7_S
root of   0 design levels: td_fused_top_fifo_w6_d7_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w6_d2_S_x
root of   0 design levels: td_fused_top_fifo_w6_d2_S_x_shiftReg
root of   1 design levels: td_fused_top_fifo_w6_d2_S_x0
root of   0 design levels: td_fused_top_fifo_w6_d2_S_x0_shiftReg
root of   1 design levels: td_fused_top_fifo_w6_d2_S
root of   0 design levels: td_fused_top_fifo_w6_d2_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w6_d11_S
root of   0 design levels: td_fused_top_fifo_w6_d11_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w5_d9_S_x
root of   0 design levels: td_fused_top_fifo_w5_d9_S_x_shiftReg
root of   1 design levels: td_fused_top_fifo_w5_d9_S
root of   0 design levels: td_fused_top_fifo_w5_d9_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w5_d8_S
root of   0 design levels: td_fused_top_fifo_w5_d8_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w5_d7_S
root of   0 design levels: td_fused_top_fifo_w5_d7_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w5_d2_S_x
root of   0 design levels: td_fused_top_fifo_w5_d2_S_x_shiftReg
root of   1 design levels: td_fused_top_fifo_w5_d2_S_x1
root of   0 design levels: td_fused_top_fifo_w5_d2_S_x1_shiftReg
root of   1 design levels: td_fused_top_fifo_w5_d2_S_x0
root of   0 design levels: td_fused_top_fifo_w5_d2_S_x0_shiftReg
root of   1 design levels: td_fused_top_fifo_w5_d2_S
root of   0 design levels: td_fused_top_fifo_w5_d2_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w5_d10_S
root of   0 design levels: td_fused_top_fifo_w5_d10_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w4_d9_S
root of   0 design levels: td_fused_top_fifo_w4_d9_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w4_d8_S_x
root of   0 design levels: td_fused_top_fifo_w4_d8_S_x_shiftReg
root of   1 design levels: td_fused_top_fifo_w4_d8_S_x0
root of   0 design levels: td_fused_top_fifo_w4_d8_S_x0_shiftReg
root of   1 design levels: td_fused_top_fifo_w4_d8_S
root of   0 design levels: td_fused_top_fifo_w4_d8_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w4_d7_S
root of   0 design levels: td_fused_top_fifo_w4_d7_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w4_d2_S_x
root of   0 design levels: td_fused_top_fifo_w4_d2_S_x_shiftReg
root of   1 design levels: td_fused_top_fifo_w4_d2_S
root of   0 design levels: td_fused_top_fifo_w4_d2_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w4_d10_S_x
root of   0 design levels: td_fused_top_fifo_w4_d10_S_x_shiftReg
root of   1 design levels: td_fused_top_fifo_w4_d10_S
root of   0 design levels: td_fused_top_fifo_w4_d10_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w3_d2_S
root of   0 design levels: td_fused_top_fifo_w3_d2_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w2_d2_S
root of   0 design levels: td_fused_top_fifo_w2_d2_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w1_d9_S_x
root of   0 design levels: td_fused_top_fifo_w1_d9_S_x_shiftReg
root of   1 design levels: td_fused_top_fifo_w1_d9_S
root of   0 design levels: td_fused_top_fifo_w1_d9_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w1_d8_S
root of   0 design levels: td_fused_top_fifo_w1_d8_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w1_d12_S
root of   0 design levels: td_fused_top_fifo_w1_d12_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w1_d11_S_x
root of   0 design levels: td_fused_top_fifo_w1_d11_S_x_shiftReg
root of   1 design levels: td_fused_top_fifo_w1_d11_S_x0
root of   0 design levels: td_fused_top_fifo_w1_d11_S_x0_shiftReg
root of   1 design levels: td_fused_top_fifo_w1_d11_S
root of   0 design levels: td_fused_top_fifo_w1_d11_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w1_d10_S
root of   0 design levels: td_fused_top_fifo_w1_d10_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w16_d2_S_x
root of   0 design levels: td_fused_top_fifo_w16_d2_S_x_shiftReg
root of   1 design levels: td_fused_top_fifo_w16_d2_S_x9
root of   0 design levels: td_fused_top_fifo_w16_d2_S_x9_shiftReg
root of   1 design levels: td_fused_top_fifo_w16_d2_S_x8
root of   0 design levels: td_fused_top_fifo_w16_d2_S_x8_shiftReg
root of   1 design levels: td_fused_top_fifo_w16_d2_S_x7
root of   0 design levels: td_fused_top_fifo_w16_d2_S_x7_shiftReg
root of   1 design levels: td_fused_top_fifo_w16_d2_S_x6
root of   0 design levels: td_fused_top_fifo_w16_d2_S_x6_shiftReg
root of   1 design levels: td_fused_top_fifo_w16_d2_S_x5
root of   0 design levels: td_fused_top_fifo_w16_d2_S_x5_shiftReg
root of   1 design levels: td_fused_top_fifo_w16_d2_S_x4
root of   0 design levels: td_fused_top_fifo_w16_d2_S_x4_shiftReg
root of   1 design levels: td_fused_top_fifo_w16_d2_S_x3
root of   0 design levels: td_fused_top_fifo_w16_d2_S_x3_shiftReg
root of   1 design levels: td_fused_top_fifo_w16_d2_S_x2
root of   0 design levels: td_fused_top_fifo_w16_d2_S_x2_shiftReg
root of   1 design levels: td_fused_top_fifo_w16_d2_S_x1
root of   0 design levels: td_fused_top_fifo_w16_d2_S_x1_shiftReg
root of   1 design levels: td_fused_top_fifo_w16_d2_S_x0
root of   0 design levels: td_fused_top_fifo_w16_d2_S_x0_shiftReg
root of   1 design levels: td_fused_top_fifo_w16_d2_S
root of   0 design levels: td_fused_top_fifo_w16_d2_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w14_d10_S
root of   0 design levels: td_fused_top_fifo_w14_d10_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w12_d9_S
root of   0 design levels: td_fused_top_fifo_w12_d9_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w12_d8_S
root of   0 design levels: td_fused_top_fifo_w12_d8_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w12_d11_S
root of   0 design levels: td_fused_top_fifo_w12_d11_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w10_d9_S
root of   0 design levels: td_fused_top_fifo_w10_d9_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w10_d7_S
root of   0 design levels: td_fused_top_fifo_w10_d7_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w10_d10_S
root of   0 design levels: td_fused_top_fifo_w10_d10_S_shiftReg
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram
root of   5 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48628
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram
root of   5 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48545
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram
root of   5 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48462
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram
root of   5 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48322
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48322_products_0_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48322_products_0_0_memcore
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48322_products_0_0_memcore_ram
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48322_ifmap_vec_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48322_ifmap_vec_0_memcore
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48322_ifmap_vec_0_memcore_ram
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum2_out_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum2_out_0_memcore
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum2_out_0_memcore_ram
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum1_out_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum1_out_0_memcore
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum1_out_0_memcore_ram
root of   5 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48232
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0_memcore
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0_memcore_ram
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0_memcore
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0_memcore_ram
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0_memcore
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0_memcore_ram
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0_memcore
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0_memcore_ram
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0_memcore
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0_memcore_ram
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum1_out_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum1_out_0_memcore
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum1_out_0_memcore_ram
root of   5 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48139
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48139_products_0_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48139_products_0_0_memcore
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48139_products_0_0_memcore_ram
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48139_ifmap_vec_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48139_ifmap_vec_0_memcore
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48139_ifmap_vec_0_memcore_ram
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum2_out_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum2_out_0_memcore
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum2_out_0_memcore_ram
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum1_out_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum1_out_0_memcore
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum1_out_0_memcore_ram
root of   5 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48049
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0_memcore
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0_memcore_ram
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore_ram
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_partial_sums_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_partial_sums_0_memcore
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_partial_sums_0_memcore_ram
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0_memcore
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0_memcore_ram
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum2_out_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum2_out_0_memcore
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum2_out_0_memcore_ram
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum1_out_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum1_out_0_memcore
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum1_out_0_memcore_ram
root of   5 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47956
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47956_products_0_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47956_products_0_0_memcore
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47956_products_0_0_memcore_ram
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47956_ifmap_vec_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47956_ifmap_vec_0_memcore
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47956_ifmap_vec_0_memcore_ram
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47956_accum1_out_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47956_accum1_out_0_memcore
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47956_accum1_out_0_memcore_ram
root of   5 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47866
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47866_products_0_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47866_products_0_0_memcore
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47866_products_0_0_memcore_ram
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_products_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_products_0_memcore
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_products_0_memcore_ram
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0_memcore
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0_memcore_ram
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47866_ifmap_vec_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47866_ifmap_vec_0_memcore
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47866_ifmap_vec_0_memcore_ram
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum2_out_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum2_out_0_memcore
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum2_out_0_memcore_ram
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum1_out_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum1_out_0_memcore
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum1_out_0_memcore_ram
root of   5 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47773
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0_memcore
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0_memcore_ram
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0_memcore
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0_memcore_ram
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0_memcore
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0_memcore_ram
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram
root of   5 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47680
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0_memcore
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0_memcore_ram
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0_memcore
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0_memcore_ram
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0_memcore
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0_memcore_ram
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0_memcore
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0_memcore_ram
root of   5 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP16
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0_memcore
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0_memcore_ram
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec_memcore
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec_memcore_ram
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0_memcore
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0_memcore_ram
root of   0 design levels: td_fused_top_Block_entry_proc_proc
root of   0 design levels: td_fused_top_Block_entry_proc_proc574
root of   0 design levels: td_fused_top_Block_entry_proc_proc573
root of   0 design levels: td_fused_top_Block_entry_proc_proc568
root of   0 design levels: td_fused_top_Block_entry_proc_proc567
root of   0 design levels: td_fused_top_Block_entry_proc_proc566
root of   0 design levels: td_fused_top_Block_entry_proc_proc565
root of   0 design levels: td_fused_top_Block_entry_proc_proc559
root of   0 design levels: td_fused_top_Block_entry_proc_proc558
root of   0 design levels: td_fused_top_Block_entry_proc_proc557
root of   0 design levels: td_fused_top_Block_entry_proc_proc556
root of   0 design levels: td_fused_top_Block_entry_proc_proc550
root of   0 design levels: td_fused_top_Block_entry_proc_proc545
root of   0 design levels: td_fused_top_Block_entry_proc_proc544
root of   0 design levels: td_fused_top_Block_entry_proc_proc543
root of   0 design levels: td_fused_top_Block_entry_proc_proc542
root of   0 design levels: td_fused_top_Block_entry_proc_proc537
root of   0 design levels: td_fused_top_Block_entry_proc_proc536
root of   0 design levels: td_fused_top_Block_entry_proc_proc535
root of   0 design levels: td_fused_top_Block_entry_proc_proc534
root of   0 design levels: td_fused_top_Block_entry_proc_proc528
root of   0 design levels: td_fused_top_Block_entry_proc_proc523
root of   0 design levels: td_fused_top_Block_entry_proc_proc522
root of   0 design levels: td_fused_top_Block_entry_proc_proc521
root of   0 design levels: td_fused_top_Block_entry_proc_proc520
root of   0 design levels: td_fused_top_Block_entry_proc_proc515
root of   0 design levels: td_fused_top_Block_entry_proc_proc514
root of   0 design levels: td_fused_top_Block_entry_proc_proc513
root of   0 design levels: td_fused_top_Block_entry_proc_proc512
root of   0 design levels: td_fused_top_Block_entry_proc_proc506
root of   0 design levels: td_fused_top_Block_entry_proc_proc501
root of   0 design levels: td_fused_top_Block_entry_proc_proc500
root of   0 design levels: td_fused_top_Block_entry_proc_proc499
root of   0 design levels: td_fused_top_Block_entry_proc_proc498
root of   0 design levels: td_fused_top_Block_entry_proc_proc493
root of   0 design levels: td_fused_top_Block_entry_proc_proc492
root of   0 design levels: td_fused_top_Block_entry_proc_proc491
root of   2 design levels: td_fused_top_ap_hcmp_0_no_dsp_16
root of   2 design levels: td_fused_top_ap_hadd_6_full_dsp_16
root of   2 design levels: td_fused_top_ap_hmul_3_max_dsp_16
Automatically selected td_fused_top as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top
Used module:     \td_fused_top_regslice_both
Used module:     \td_fused_top_td_fused
Used module:         \td_fused_top_td_fused_axi_out
Used module:             \td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1
Used module:                 \td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0
Used module:         \td_fused_top_tdf12_13
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP47680
Used module:                 \td_fused_top_start_for_tdf12_readFilters82_U0
Used module:                     \td_fused_top_start_for_tdf12_readFilters82_U0_shiftReg
Used module:                 \td_fused_top_fifo_w16_d2_S_x9
Used module:                     \td_fused_top_fifo_w16_d2_S_x9_shiftReg
Used module:                 \td_fused_top_fifo_w8_d8_S_x
Used module:                     \td_fused_top_fifo_w8_d8_S_x_shiftReg
Used module:                 \td_fused_top_fifo_w4_d8_S_x0
Used module:                     \td_fused_top_fifo_w4_d8_S_x0_shiftReg
Used module:                 \td_fused_top_fifo_w9_d8_S
Used module:                     \td_fused_top_fifo_w9_d8_S_shiftReg
Used module:                 \td_fused_top_fifo_w9_d2_S
Used module:                     \td_fused_top_fifo_w9_d2_S_shiftReg
Used module:                 \td_fused_top_tdf12_writeOutputs_unaligned
Used module:                     \td_fused_top_mul_10s_9ns_16_1_1
Used module:                         \td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0
Used module:                 \td_fused_top_tdf12_adjust
Used module:                     \td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1
Used module:                         \td_fused_top_ap_hmul_3_max_dsp_16
Used module:                             \FPMult_16
Used module:                                 \FPMult_RoundModule
Used module:                                 \FPMult_NormalizeModule
Used module:                                 \FPMult_ExecuteModule
Used module:                                 \FPMult_PrepModule
Used module:                     \td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1
Used module:                         \td_fused_top_ap_hadd_6_full_dsp_16
Used module:                             \FPAddSub
Used module:                                 \FPAddSub_ExceptionModule
Used module:                                 \FPAddSub_RoundModule
Used module:                                 \FPAddSub_NormalizeShift2
Used module:                                 \FPAddSub_NormalizeShift1
Used module:                                 \FPAddSub_NormalizeModule
Used module:                                 \FPAddSub_ExecutionModule
Used module:                                 \FPAddSub_AlignShift2
Used module:                                 \FPAddSub_AlignShift1
Used module:                                 \FPAddSub_AlignModule
Used module:                                 \FPAddSub_PrealignModule
Used module:                     \td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1
Used module:                 \td_fused_top_Block_entry_proc_proc574
Used module:                 \td_fused_top_tdf12_accum_3_1
Used module:                 \td_fused_top_Block_entry_proc_proc573
Used module:                 \td_fused_top_tdf12_accum_3
Used module:                 \td_fused_top_tdf12_accum_2
Used module:                 \td_fused_top_tdf12_accum_1
Used module:                 \td_fused_top_tdf12_dot_product
Used module:                 \td_fused_top_tdf12_readFilters82
Used module:                 \td_fused_top_tdf12_readInputs
Used module:                 \td_fused_top_tdf12_get_next_ijk
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0_memcore_ram
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0_memcore_ram
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0_memcore_ram
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0_memcore_ram
Used module:         \td_fused_top_tdf11_14
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP47773
Used module:                 \td_fused_top_start_for_tdf11_readFilters77_U0
Used module:                     \td_fused_top_start_for_tdf11_readFilters77_U0_shiftReg
Used module:                 \td_fused_top_fifo_w16_d2_S_x8
Used module:                     \td_fused_top_fifo_w16_d2_S_x8_shiftReg
Used module:                 \td_fused_top_fifo_w7_d2_S_x0
Used module:                     \td_fused_top_fifo_w7_d2_S_x0_shiftReg
Used module:                 \td_fused_top_fifo_w8_d10_S_x
Used module:                     \td_fused_top_fifo_w8_d10_S_x_shiftReg
Used module:                 \td_fused_top_fifo_w4_d10_S_x
Used module:                     \td_fused_top_fifo_w4_d10_S_x_shiftReg
Used module:                 \td_fused_top_fifo_w1_d11_S_x0
Used module:                     \td_fused_top_fifo_w1_d11_S_x0_shiftReg
Used module:                 \td_fused_top_fifo_w7_d8_S_x0
Used module:                     \td_fused_top_fifo_w7_d8_S_x0_shiftReg
Used module:                 \td_fused_top_tdf11_l2_writeOutputs_1
Used module:                     \td_fused_top_mux_816_16_1_1
Used module:                     \td_fused_top_tdf11_l2_writeOutputs_1_running_sums_2
Used module:                         \td_fused_top_tdf11_l2_writeOutputs_1_running_sums_2_ram
Used module:                 \td_fused_top_tdf11_l2_accum
Used module:                 \td_fused_top_tdf11_l2_multiply75
Used module:                     \td_fused_top_mux_42_16_1_1
Used module:                 \td_fused_top_tdf11_adjust
Used module:                     \td_fused_top_mux_42_1_1_1
Used module:                 \td_fused_top_Block_entry_proc_proc568
Used module:                 \td_fused_top_tdf11_accum_3_3
Used module:                 \td_fused_top_Block_entry_proc_proc567
Used module:                 \td_fused_top_tdf11_accum_3_2
Used module:                 \td_fused_top_Block_entry_proc_proc566
Used module:                 \td_fused_top_tdf11_accum_3_1
Used module:                 \td_fused_top_Block_entry_proc_proc565
Used module:                 \td_fused_top_tdf11_accum_3
Used module:                 \td_fused_top_tdf11_accum_2
Used module:                 \td_fused_top_tdf11_accum_1
Used module:                 \td_fused_top_tdf11_dot_product
Used module:                 \td_fused_top_tdf11_readFilters77
Used module:                     \td_fused_top_mux_416_64_1_1
Used module:                 \td_fused_top_tdf11_readInputs78
Used module:                 \td_fused_top_tdf11_get_next_ijk
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0_memcore_ram
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_products_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_products_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_products_0_memcore_ram
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0_memcore_ram
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0_memcore_ram
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0_memcore_ram
Used module:         \td_fused_top_tdf10_15
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP47866
Used module:                 \td_fused_top_start_for_tdf10_readFilters70_U0
Used module:                     \td_fused_top_start_for_tdf10_readFilters70_U0_shiftReg
Used module:                 \td_fused_top_fifo_w16_d2_S_x7
Used module:                     \td_fused_top_fifo_w16_d2_S_x7_shiftReg
Used module:                 \td_fused_top_fifo_w7_d2_S_x
Used module:                     \td_fused_top_fifo_w7_d2_S_x_shiftReg
Used module:                 \td_fused_top_fifo_w8_d10_S
Used module:                     \td_fused_top_fifo_w8_d10_S_shiftReg
Used module:                 \td_fused_top_fifo_w4_d10_S
Used module:                     \td_fused_top_fifo_w4_d10_S_shiftReg
Used module:                 \td_fused_top_fifo_w1_d11_S_x
Used module:                     \td_fused_top_fifo_w1_d11_S_x_shiftReg
Used module:                 \td_fused_top_fifo_w7_d8_S_x
Used module:                     \td_fused_top_fifo_w7_d8_S_x_shiftReg
Used module:                 \td_fused_top_tdf10_l2_writeOutputs_1
Used module:                     \td_fused_top_mux_464_16_1_1
Used module:                     \td_fused_top_tdf10_l2_writeOutputs_1_running_sums_3
Used module:                         \td_fused_top_tdf10_l2_writeOutputs_1_running_sums_3_ram
Used module:                 \td_fused_top_tdf10_l2_accum
Used module:                 \td_fused_top_tdf10_l2_multiply68
Used module:                 \td_fused_top_tdf10_adjust
Used module:                 \td_fused_top_Block_entry_proc_proc559
Used module:                 \td_fused_top_tdf10_accum_3_3
Used module:                 \td_fused_top_Block_entry_proc_proc558
Used module:                 \td_fused_top_tdf10_accum_3_2
Used module:                 \td_fused_top_Block_entry_proc_proc557
Used module:                 \td_fused_top_tdf10_accum_3_1
Used module:                 \td_fused_top_Block_entry_proc_proc556
Used module:                 \td_fused_top_tdf10_accum_3
Used module:                 \td_fused_top_tdf10_accum_2
Used module:                 \td_fused_top_tdf10_accum_1
Used module:                 \td_fused_top_tdf10_dot_product
Used module:                 \td_fused_top_tdf10_readFilters70
Used module:                 \td_fused_top_tdf10_readInputs71
Used module:                 \td_fused_top_tdf10_get_next_ijk
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum2_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum2_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum2_out_0_memcore_ram
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum1_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum1_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum1_out_0_memcore_ram
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP47866_products_0_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP47866_products_0_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP47866_products_0_0_memcore_ram
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP47866_ifmap_vec_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP47866_ifmap_vec_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP47866_ifmap_vec_0_memcore_ram
Used module:         \td_fused_top_tdf9_16
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48462
Used module:                 \td_fused_top_start_for_tdf9_readFilters64_U0
Used module:                     \td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg
Used module:                 \td_fused_top_fifo_w16_d2_S_x6
Used module:                     \td_fused_top_fifo_w16_d2_S_x6_shiftReg
Used module:                 \td_fused_top_fifo_w8_d7_S_x
Used module:                     \td_fused_top_fifo_w8_d7_S_x_shiftReg
Used module:                 \td_fused_top_fifo_w4_d7_S
Used module:                     \td_fused_top_fifo_w4_d7_S_shiftReg
Used module:                 \td_fused_top_fifo_w6_d7_S
Used module:                     \td_fused_top_fifo_w6_d7_S_shiftReg
Used module:                 \td_fused_top_fifo_w6_d2_S_x0
Used module:                     \td_fused_top_fifo_w6_d2_S_x0_shiftReg
Used module:                 \td_fused_top_tdf9_writeOutputs_unaligned
Used module:                 \td_fused_top_tdf9_adjust
Used module:                 \td_fused_top_Block_entry_proc_proc550
Used module:                 \td_fused_top_tdf9_accum_2
Used module:                 \td_fused_top_tdf9_accum_1
Used module:                 \td_fused_top_tdf9_dot_product
Used module:                 \td_fused_top_tdf9_readFilters64
Used module:                 \td_fused_top_tdf9_readInputs
Used module:                 \td_fused_top_tdf9_get_next_ijk
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram
Used module:         \td_fused_top_tdf8_17
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP47956
Used module:                 \td_fused_top_start_for_tdf8_readFilters58_U0
Used module:                     \td_fused_top_start_for_tdf8_readFilters58_U0_shiftReg
Used module:                 \td_fused_top_fifo_w16_d2_S_x5
Used module:                     \td_fused_top_fifo_w16_d2_S_x5_shiftReg
Used module:                 \td_fused_top_fifo_w8_d2_S
Used module:                     \td_fused_top_fifo_w8_d2_S_shiftReg
Used module:                 \td_fused_top_fifo_w1_d8_S
Used module:                     \td_fused_top_fifo_w1_d8_S_shiftReg
Used module:                 \td_fused_top_fifo_w8_d8_S
Used module:                     \td_fused_top_fifo_w8_d8_S_shiftReg
Used module:                 \td_fused_top_fifo_w4_d8_S_x
Used module:                     \td_fused_top_fifo_w4_d8_S_x_shiftReg
Used module:                 \td_fused_top_fifo_w8_d7_S
Used module:                     \td_fused_top_fifo_w8_d7_S_shiftReg
Used module:                 \td_fused_top_fifo_w6_d2_S_x
Used module:                     \td_fused_top_fifo_w6_d2_S_x_shiftReg
Used module:                 \td_fused_top_tdf8_poolOutputs
Used module:                     \td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1
Used module:                         \td_fused_top_ap_hcmp_0_no_dsp_16
Used module:                     \td_fused_top_tdf8_writeOutputs_aligned
Used module:                 \td_fused_top_tdf8_adjust
Used module:                 \td_fused_top_Block_entry_proc_proc545
Used module:                 \td_fused_top_tdf8_accum_2_3
Used module:                 \td_fused_top_Block_entry_proc_proc544
Used module:                 \td_fused_top_tdf8_accum_2_2
Used module:                 \td_fused_top_Block_entry_proc_proc543
Used module:                 \td_fused_top_tdf8_accum_2_1
Used module:                 \td_fused_top_Block_entry_proc_proc542
Used module:                 \td_fused_top_tdf8_accum_2
Used module:                 \td_fused_top_tdf8_accum_1
Used module:                 \td_fused_top_tdf8_dot_product
Used module:                 \td_fused_top_tdf8_readFilters58
Used module:                     \td_fused_top_mux_416_32_1_1
Used module:                 \td_fused_top_tdf8_readInputs59
Used module:                 \td_fused_top_tdf8_get_next_ijk
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP47956_accum1_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP47956_accum1_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP47956_accum1_out_0_memcore_ram
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP47956_products_0_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP47956_products_0_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP47956_products_0_0_memcore_ram
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP47956_ifmap_vec_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP47956_ifmap_vec_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP47956_ifmap_vec_0_memcore_ram
Used module:         \td_fused_top_tdf7_18
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48049
Used module:                 \td_fused_top_start_for_tdf7_readFilters53_U0
Used module:                     \td_fused_top_start_for_tdf7_readFilters53_U0_shiftReg
Used module:                 \td_fused_top_fifo_w16_d2_S_x4
Used module:                     \td_fused_top_fifo_w16_d2_S_x4_shiftReg
Used module:                 \td_fused_top_fifo_w6_d2_S
Used module:                     \td_fused_top_fifo_w6_d2_S_shiftReg
Used module:                 \td_fused_top_fifo_w10_d10_S
Used module:                     \td_fused_top_fifo_w10_d10_S_shiftReg
Used module:                 \td_fused_top_fifo_w5_d10_S
Used module:                     \td_fused_top_fifo_w5_d10_S_shiftReg
Used module:                 \td_fused_top_fifo_w1_d11_S
Used module:                     \td_fused_top_fifo_w1_d11_S_shiftReg
Used module:                 \td_fused_top_fifo_w6_d8_S_x
Used module:                     \td_fused_top_fifo_w6_d8_S_x_shiftReg
Used module:                 \td_fused_top_tdf7_l2_writeOutputs_1
Used module:                     \td_fused_top_tdf7_l2_writeOutputs_1_running_sums
Used module:                         \td_fused_top_tdf7_l2_writeOutputs_1_running_sums_ram
Used module:                 \td_fused_top_tdf7_l2_accum
Used module:                 \td_fused_top_tdf7_l2_multiply51
Used module:                 \td_fused_top_tdf7_adjust
Used module:                 \td_fused_top_Block_entry_proc_proc537
Used module:                 \td_fused_top_tdf7_accum_3_3
Used module:                 \td_fused_top_Block_entry_proc_proc536
Used module:                 \td_fused_top_tdf7_accum_3_2
Used module:                 \td_fused_top_Block_entry_proc_proc535
Used module:                 \td_fused_top_tdf7_accum_3_1
Used module:                 \td_fused_top_Block_entry_proc_proc534
Used module:                 \td_fused_top_tdf7_accum_3
Used module:                 \td_fused_top_tdf7_accum_2
Used module:                 \td_fused_top_tdf7_accum_1
Used module:                 \td_fused_top_tdf7_dot_product
Used module:                 \td_fused_top_tdf7_readFilters53
Used module:                 \td_fused_top_tdf7_readInputs54
Used module:                 \td_fused_top_tdf7_get_next_ijk
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_partial_sums_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_partial_sums_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_partial_sums_0_memcore_ram
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore_ram
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum2_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum2_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum2_out_0_memcore_ram
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum1_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum1_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum1_out_0_memcore_ram
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0_memcore_ram
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0_memcore_ram
Used module:         \td_fused_top_tdf6_19
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48545
Used module:                 \td_fused_top_start_for_tdf6_readFilters47_U0
Used module:                     \td_fused_top_start_for_tdf6_readFilters47_U0_shiftReg
Used module:                 \td_fused_top_fifo_w16_d2_S_x3
Used module:                     \td_fused_top_fifo_w16_d2_S_x3_shiftReg
Used module:                 \td_fused_top_fifo_w10_d7_S
Used module:                     \td_fused_top_fifo_w10_d7_S_shiftReg
Used module:                 \td_fused_top_fifo_w5_d7_S
Used module:                     \td_fused_top_fifo_w5_d7_S_shiftReg
Used module:                 \td_fused_top_fifo_w5_d2_S_x1
Used module:                     \td_fused_top_fifo_w5_d2_S_x1_shiftReg
Used module:                 \td_fused_top_tdf6_writeOutputs_unaligned
Used module:                 \td_fused_top_tdf6_adjust
Used module:                 \td_fused_top_Block_entry_proc_proc528
Used module:                 \td_fused_top_tdf6_accum_2
Used module:                 \td_fused_top_tdf6_accum_1
Used module:                 \td_fused_top_tdf6_dot_product
Used module:                 \td_fused_top_tdf6_readFilters47
Used module:                 \td_fused_top_tdf6_readInputs
Used module:                 \td_fused_top_tdf6_get_next_ijk
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram
Used module:         \td_fused_top_tdf5_110
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48139
Used module:                 \td_fused_top_start_for_tdf5_readFilters41_U0
Used module:                     \td_fused_top_start_for_tdf5_readFilters41_U0_shiftReg
Used module:                 \td_fused_top_fifo_w16_d2_S_x2
Used module:                     \td_fused_top_fifo_w16_d2_S_x2_shiftReg
Used module:                 \td_fused_top_fifo_w7_d2_S
Used module:                     \td_fused_top_fifo_w7_d2_S_shiftReg
Used module:                 \td_fused_top_fifo_w1_d9_S_x
Used module:                     \td_fused_top_fifo_w1_d9_S_x_shiftReg
Used module:                 \td_fused_top_fifo_w10_d9_S
Used module:                     \td_fused_top_fifo_w10_d9_S_shiftReg
Used module:                 \td_fused_top_fifo_w5_d9_S_x
Used module:                     \td_fused_top_fifo_w5_d9_S_x_shiftReg
Used module:                 \td_fused_top_fifo_w7_d8_S
Used module:                     \td_fused_top_fifo_w7_d8_S_shiftReg
Used module:                 \td_fused_top_fifo_w5_d2_S_x0
Used module:                     \td_fused_top_fifo_w5_d2_S_x0_shiftReg
Used module:                 \td_fused_top_tdf5_poolOutputs
Used module:                     \td_fused_top_tdf5_writeOutputs_aligned
Used module:                 \td_fused_top_tdf5_adjust
Used module:                 \td_fused_top_Block_entry_proc_proc523
Used module:                 \td_fused_top_tdf5_accum_3_3
Used module:                 \td_fused_top_Block_entry_proc_proc522
Used module:                 \td_fused_top_tdf5_accum_3_2
Used module:                 \td_fused_top_Block_entry_proc_proc521
Used module:                 \td_fused_top_tdf5_accum_3_1
Used module:                 \td_fused_top_Block_entry_proc_proc520
Used module:                 \td_fused_top_tdf5_accum_3
Used module:                 \td_fused_top_tdf5_accum_2
Used module:                 \td_fused_top_tdf5_accum_1
Used module:                 \td_fused_top_tdf5_dot_product
Used module:                 \td_fused_top_tdf5_readFilters41
Used module:                 \td_fused_top_tdf5_readInputs42
Used module:                 \td_fused_top_tdf5_get_next_ijk
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum2_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum2_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum2_out_0_memcore_ram
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum1_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum1_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum1_out_0_memcore_ram
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48139_products_0_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48139_products_0_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48139_products_0_0_memcore_ram
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48139_ifmap_vec_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48139_ifmap_vec_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48139_ifmap_vec_0_memcore_ram
Used module:         \td_fused_top_tdf4_111
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48232
Used module:                 \td_fused_top_start_for_tdf4_readFilters36_U0
Used module:                     \td_fused_top_start_for_tdf4_readFilters36_U0_shiftReg
Used module:                 \td_fused_top_fifo_w16_d2_S_x1
Used module:                     \td_fused_top_fifo_w16_d2_S_x1_shiftReg
Used module:                 \td_fused_top_fifo_w5_d2_S_x
Used module:                     \td_fused_top_fifo_w5_d2_S_x_shiftReg
Used module:                 \td_fused_top_fifo_w12_d11_S
Used module:                     \td_fused_top_fifo_w12_d11_S_shiftReg
Used module:                 \td_fused_top_fifo_w6_d11_S
Used module:                     \td_fused_top_fifo_w6_d11_S_shiftReg
Used module:                 \td_fused_top_fifo_w1_d12_S
Used module:                     \td_fused_top_fifo_w1_d12_S_shiftReg
Used module:                 \td_fused_top_fifo_w5_d9_S
Used module:                     \td_fused_top_fifo_w5_d9_S_shiftReg
Used module:                 \td_fused_top_tdf4_l2_writeOutputs_1
Used module:                     \td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1
Used module:                         \td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram
Used module:                 \td_fused_top_tdf4_l2_accum
Used module:                 \td_fused_top_tdf4_l2_multiply34
Used module:                 \td_fused_top_tdf4_adjust
Used module:                 \td_fused_top_Block_entry_proc_proc515
Used module:                 \td_fused_top_tdf4_accum_4_3
Used module:                 \td_fused_top_Block_entry_proc_proc514
Used module:                 \td_fused_top_tdf4_accum_4_2
Used module:                 \td_fused_top_Block_entry_proc_proc513
Used module:                 \td_fused_top_tdf4_accum_4_1
Used module:                 \td_fused_top_Block_entry_proc_proc512
Used module:                 \td_fused_top_tdf4_accum_4
Used module:                 \td_fused_top_tdf4_accum_3_3
Used module:                 \td_fused_top_tdf4_accum_3_2
Used module:                 \td_fused_top_tdf4_accum_3_1
Used module:                 \td_fused_top_tdf4_accum_3
Used module:                 \td_fused_top_tdf4_accum_2
Used module:                 \td_fused_top_tdf4_accum_1
Used module:                 \td_fused_top_tdf4_dot_product
Used module:                 \td_fused_top_tdf4_readFilters36
Used module:                 \td_fused_top_tdf4_readInputs37
Used module:                 \td_fused_top_tdf4_get_next_ijk
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0_memcore_ram
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0_memcore_ram
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0_memcore_ram
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum1_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum1_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum1_out_0_memcore_ram
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0_memcore_ram
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0_memcore_ram
Used module:         \td_fused_top_tdf3_112
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48628
Used module:                 \td_fused_top_start_for_tdf3_readFilters30_U0
Used module:                     \td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg
Used module:                 \td_fused_top_fifo_w16_d2_S_x0
Used module:                     \td_fused_top_fifo_w16_d2_S_x0_shiftReg
Used module:                 \td_fused_top_fifo_w12_d8_S
Used module:                     \td_fused_top_fifo_w12_d8_S_shiftReg
Used module:                 \td_fused_top_fifo_w6_d8_S
Used module:                     \td_fused_top_fifo_w6_d8_S_shiftReg
Used module:                 \td_fused_top_fifo_w4_d8_S
Used module:                     \td_fused_top_fifo_w4_d8_S_shiftReg
Used module:                 \td_fused_top_fifo_w4_d2_S_x
Used module:                     \td_fused_top_fifo_w4_d2_S_x_shiftReg
Used module:                 \td_fused_top_tdf3_writeOutputs_unaligned
Used module:                 \td_fused_top_tdf3_adjust
Used module:                 \td_fused_top_Block_entry_proc_proc506
Used module:                 \td_fused_top_tdf3_accum_3
Used module:                 \td_fused_top_tdf3_accum_2
Used module:                 \td_fused_top_tdf3_accum_1
Used module:                 \td_fused_top_tdf3_dot_product
Used module:                 \td_fused_top_tdf3_readFilters30
Used module:                 \td_fused_top_tdf3_readInputs
Used module:                 \td_fused_top_tdf3_get_next_ijk
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram
Used module:         \td_fused_top_tdf2_113
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48322
Used module:                 \td_fused_top_start_for_tdf2_readFilters24_U0
Used module:                     \td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg
Used module:                 \td_fused_top_fifo_w16_d2_S_x
Used module:                     \td_fused_top_fifo_w16_d2_S_x_shiftReg
Used module:                 \td_fused_top_fifo_w5_d2_S
Used module:                     \td_fused_top_fifo_w5_d2_S_shiftReg
Used module:                 \td_fused_top_fifo_w1_d9_S
Used module:                     \td_fused_top_fifo_w1_d9_S_shiftReg
Used module:                 \td_fused_top_fifo_w12_d9_S
Used module:                     \td_fused_top_fifo_w12_d9_S_shiftReg
Used module:                 \td_fused_top_fifo_w6_d9_S
Used module:                     \td_fused_top_fifo_w6_d9_S_shiftReg
Used module:                 \td_fused_top_fifo_w5_d8_S
Used module:                     \td_fused_top_fifo_w5_d8_S_shiftReg
Used module:                 \td_fused_top_fifo_w3_d2_S
Used module:                     \td_fused_top_fifo_w3_d2_S_shiftReg
Used module:                 \td_fused_top_tdf2_poolOutputs
Used module:                     \td_fused_top_tdf2_writeOutputs_aligned
Used module:                 \td_fused_top_tdf2_adjust
Used module:                 \td_fused_top_Block_entry_proc_proc501
Used module:                 \td_fused_top_tdf2_accum_3_3
Used module:                 \td_fused_top_Block_entry_proc_proc500
Used module:                 \td_fused_top_tdf2_accum_3_2
Used module:                 \td_fused_top_Block_entry_proc_proc499
Used module:                 \td_fused_top_tdf2_accum_3_1
Used module:                 \td_fused_top_Block_entry_proc_proc498
Used module:                 \td_fused_top_tdf2_accum_3
Used module:                 \td_fused_top_tdf2_accum_2
Used module:                 \td_fused_top_tdf2_accum_1
Used module:                 \td_fused_top_tdf2_dot_product
Used module:                 \td_fused_top_tdf2_readFilters24
Used module:                 \td_fused_top_tdf2_readInputs25
Used module:                 \td_fused_top_tdf2_get_next_ijk
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum2_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum2_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum2_out_0_memcore_ram
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum1_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum1_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum1_out_0_memcore_ram
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48322_products_0_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48322_products_0_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48322_products_0_0_memcore_ram
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48322_ifmap_vec_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48322_ifmap_vec_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48322_ifmap_vec_0_memcore_ram
Used module:         \td_fused_top_tdf1_114
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP16
Used module:                 \td_fused_top_start_for_tdf1_readFilters18_U0
Used module:                     \td_fused_top_start_for_tdf1_readFilters18_U0_shiftReg
Used module:                 \td_fused_top_fifo_w16_d2_S
Used module:                     \td_fused_top_fifo_w16_d2_S_shiftReg
Used module:                 \td_fused_top_fifo_w4_d2_S
Used module:                     \td_fused_top_fifo_w4_d2_S_shiftReg
Used module:                 \td_fused_top_fifo_w1_d10_S
Used module:                     \td_fused_top_fifo_w1_d10_S_shiftReg
Used module:                 \td_fused_top_fifo_w14_d10_S
Used module:                     \td_fused_top_fifo_w14_d10_S_shiftReg
Used module:                 \td_fused_top_fifo_w7_d10_S
Used module:                     \td_fused_top_fifo_w7_d10_S_shiftReg
Used module:                 \td_fused_top_fifo_w4_d9_S
Used module:                     \td_fused_top_fifo_w4_d9_S_shiftReg
Used module:                 \td_fused_top_fifo_w2_d2_S
Used module:                     \td_fused_top_fifo_w2_d2_S_shiftReg
Used module:                 \td_fused_top_tdf1_poolOutputs
Used module:                     \td_fused_top_tdf1_writeOutputs_aligned
Used module:                 \td_fused_top_tdf1_adjust
Used module:                 \td_fused_top_Block_entry_proc_proc493
Used module:                 \td_fused_top_tdf1_accum_4_3
Used module:                 \td_fused_top_Block_entry_proc_proc492
Used module:                 \td_fused_top_tdf1_accum_4_2
Used module:                 \td_fused_top_Block_entry_proc_proc491
Used module:                 \td_fused_top_tdf1_accum_4_1
Used module:                 \td_fused_top_Block_entry_proc_proc
Used module:                 \td_fused_top_tdf1_accum_4
Used module:                 \td_fused_top_tdf1_accum_3_3
Used module:                 \td_fused_top_tdf1_accum_3_2
Used module:                 \td_fused_top_tdf1_accum_3_1
Used module:                 \td_fused_top_tdf1_accum_3
Used module:                 \td_fused_top_tdf1_accum_2
Used module:                 \td_fused_top_tdf1_accum_1
Used module:                 \td_fused_top_tdf1_dot_product
Used module:                 \td_fused_top_tdf1_readFilters18
Used module:                     \td_fused_top_mux_416_16_1_1
Used module:                 \td_fused_top_tdf1_readInputs19
Used module:                 \td_fused_top_tdf1_get_next_ijk
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0_memcore_ram
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0_memcore_ram
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec_memcore_ram
Used module:         \td_fused_top_td_fused_axi_in
Used module:             \td_fused_top_td_fused_axi_in_p
Used module:                 \td_fused_top_td_fused_axi_in_p_ram
Used module:         \td_fused_top_td_fused_final_fmaps
Used module:             \td_fused_top_td_fused_final_fmaps_memcore
Used module:                 \td_fused_top_td_fused_final_fmaps_memcore_ram
Used module:         \td_fused_top_td_fused_tdf7_fmaps
Used module:             \td_fused_top_td_fused_tdf7_fmaps_memcore
Used module:                 \td_fused_top_td_fused_tdf7_fmaps_memcore_ram
Used module:         \td_fused_top_td_fused_tdf10_fmaps
Used module:             \td_fused_top_td_fused_tdf10_fmaps_memcore
Used module:                 \td_fused_top_td_fused_tdf10_fmaps_memcore_ram
Used module:         \td_fused_top_td_fused_tdf4_fmaps
Used module:             \td_fused_top_td_fused_tdf4_fmaps_memcore
Used module:                 \td_fused_top_td_fused_tdf4_fmaps_memcore_ram
Used module:         \td_fused_top_td_fused_tdf3_fmaps
Used module:             \td_fused_top_td_fused_tdf3_fmaps_memcore
Used module:                 \td_fused_top_td_fused_tdf3_fmaps_memcore_ram
Used module:         \td_fused_top_td_fused_tdf1_fmaps
Used module:             \td_fused_top_td_fused_tdf1_fmaps_memcore
Used module:                 \td_fused_top_td_fused_tdf1_fmaps_memcore_ram
Used module:     \td_fused_top_tdf12_adjustments
Used module:         \td_fused_top_tdf12_adjustments_ram
Used module:     \td_fused_top_tdf4_adjustments
Used module:         \td_fused_top_tdf4_adjustments_ram
Used module:     \td_fused_top_tdf10_adjustments
Used module:         \td_fused_top_tdf10_adjustments_ram
Used module:     \td_fused_top_tdf9_adjustments
Used module:         \td_fused_top_tdf9_adjustments_ram
Used module:     \td_fused_top_tdf7_adjustments
Used module:         \td_fused_top_tdf7_adjustments_ram
Used module:     \td_fused_top_tdf2_adjustments
Used module:         \td_fused_top_tdf2_adjustments_ram
Used module:     \td_fused_top_tdf1_adjustments
Used module:         \td_fused_top_tdf1_adjustments_ram
Used module:     \td_fused_top_tdf12_filters_1
Used module:         \td_fused_top_tdf12_filters_1_rom
Used module:     \td_fused_top_tdf12_filters_0
Used module:         \td_fused_top_tdf12_filters_0_ram
Used module:     \td_fused_top_tdf10_l2_filters_1
Used module:         \td_fused_top_tdf10_l2_filters_1_rom
Used module:     \td_fused_top_tdf10_l2_filters_0
Used module:         \td_fused_top_tdf10_l2_filters_0_ram
Used module:     \td_fused_top_tdf10_filters_1
Used module:         \td_fused_top_tdf10_filters_1_rom
Used module:     \td_fused_top_tdf10_filters_0
Used module:         \td_fused_top_tdf10_filters_0_ram
Used module:     \td_fused_top_tdf9_filters
Used module:         \td_fused_top_tdf9_filters_ram
Used module:     \td_fused_top_tdf8_filters_1
Used module:         \td_fused_top_tdf8_filters_1_rom
Used module:     \td_fused_top_tdf8_filters_0
Used module:         \td_fused_top_tdf8_filters_0_ram
Used module:     \td_fused_top_tdf7_l2_filters_1
Used module:         \td_fused_top_tdf7_l2_filters_1_rom
Used module:     \td_fused_top_tdf7_l2_filters_0
Used module:         \td_fused_top_tdf7_l2_filters_0_ram
Used module:     \td_fused_top_tdf7_filters_1
Used module:         \td_fused_top_tdf7_filters_1_rom
Used module:     \td_fused_top_tdf7_filters_0
Used module:         \td_fused_top_tdf7_filters_0_ram
Used module:     \td_fused_top_tdf6_filters
Used module:         \td_fused_top_tdf6_filters_ram
Used module:     \td_fused_top_tdf5_filters_1
Used module:         \td_fused_top_tdf5_filters_1_rom
Used module:     \td_fused_top_tdf5_filters_0
Used module:         \td_fused_top_tdf5_filters_0_ram
Used module:     \td_fused_top_tdf4_l2_filters_1
Used module:         \td_fused_top_tdf4_l2_filters_1_rom
Used module:     \td_fused_top_tdf4_l2_filters_0
Used module:         \td_fused_top_tdf4_l2_filters_0_ram
Used module:     \td_fused_top_tdf4_filters_1
Used module:         \td_fused_top_tdf4_filters_1_rom
Used module:     \td_fused_top_tdf4_filters_0
Used module:         \td_fused_top_tdf4_filters_0_ram
Used module:     \td_fused_top_tdf3_filters
Used module:         \td_fused_top_tdf3_filters_ram
Used module:     \td_fused_top_tdf2_filters_1
Used module:         \td_fused_top_tdf2_filters_1_rom
Used module:     \td_fused_top_tdf2_filters_0
Used module:         \td_fused_top_tdf2_filters_0_ram
Used module:     \td_fused_top_tdf1_filters_1
Used module:         \td_fused_top_tdf1_filters_1_rom
Used module:     \td_fused_top_tdf1_filters_0
Used module:         \td_fused_top_tdf1_filters_0_ram
Parameter \DataWidth = 16
Parameter \AddressRange = 7
Parameter \AddressWidth = 3

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 7
Parameter \AddressWidth = 3
Generating RTLIL representation for module `$paramod$1c3fdfe2d333ed20f55eaf718322df2929f97cc7\td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 7
Parameter \AddressWidth = 3
Found cached RTLIL representation for module `$paramod$1c3fdfe2d333ed20f55eaf718322df2929f97cc7\td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 7
Parameter \AddressWidth = 3
Found cached RTLIL representation for module `$paramod$1c3fdfe2d333ed20f55eaf718322df2929f97cc7\td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 7
Parameter \AddressWidth = 3
Found cached RTLIL representation for module `$paramod$1c3fdfe2d333ed20f55eaf718322df2929f97cc7\td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 14
Parameter \AddressWidth = 4

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 14
Parameter \AddressWidth = 4
Generating RTLIL representation for module `$paramod$497f543945545dd539bb8d7e20364c59453413a8\td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 14
Parameter \AddressWidth = 4
Found cached RTLIL representation for module `$paramod$497f543945545dd539bb8d7e20364c59453413a8\td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 14
Parameter \AddressWidth = 4
Found cached RTLIL representation for module `$paramod$497f543945545dd539bb8d7e20364c59453413a8\td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 14
Parameter \AddressWidth = 4
Found cached RTLIL representation for module `$paramod$497f543945545dd539bb8d7e20364c59453413a8\td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 27
Parameter \AddressWidth = 5

2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 27
Parameter \AddressWidth = 5
Generating RTLIL representation for module `$paramod$9657d91e46df8b8b37709759cf269241c0d425b7\td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 27
Parameter \AddressWidth = 5
Found cached RTLIL representation for module `$paramod$9657d91e46df8b8b37709759cf269241c0d425b7\td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 27
Parameter \AddressWidth = 5
Found cached RTLIL representation for module `$paramod$9657d91e46df8b8b37709759cf269241c0d425b7\td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 27
Parameter \AddressWidth = 5
Found cached RTLIL representation for module `$paramod$9657d91e46df8b8b37709759cf269241c0d425b7\td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 27
Parameter \AddressWidth = 5

2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec'.
Parameter \DataWidth = 16
Parameter \AddressRange = 27
Parameter \AddressWidth = 5
Generating RTLIL representation for module `$paramod$9657d91e46df8b8b37709759cf269241c0d425b7\td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec'.
Parameter \DataWidth = 16
Parameter \AddressRange = 27
Parameter \AddressWidth = 5
Found cached RTLIL representation for module `$paramod$9657d91e46df8b8b37709759cf269241c0d425b7\td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec'.
Parameter \DataWidth = 16
Parameter \AddressRange = 27
Parameter \AddressWidth = 5
Found cached RTLIL representation for module `$paramod$9657d91e46df8b8b37709759cf269241c0d425b7\td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec'.
Parameter \DataWidth = 16
Parameter \AddressRange = 27
Parameter \AddressWidth = 5
Found cached RTLIL representation for module `$paramod$9657d91e46df8b8b37709759cf269241c0d425b7\td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec'.
Parameter \DataWidth = 16
Parameter \AddressRange = 27
Parameter \AddressWidth = 5
Found cached RTLIL representation for module `$paramod$9657d91e46df8b8b37709759cf269241c0d425b7\td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 16

2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_mux_416_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$650e5406c7bb925b4b57833ac913dfb331d8f672\td_fused_top_mux_416_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$650e5406c7bb925b4b57833ac913dfb331d8f672\td_fused_top_mux_416_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$650e5406c7bb925b4b57833ac913dfb331d8f672\td_fused_top_mux_416_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$650e5406c7bb925b4b57833ac913dfb331d8f672\td_fused_top_mux_416_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1

2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Generating RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 16

2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_mux_42_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 7
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 7
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 1

2.13. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 1
Generating RTLIL representation for module `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3

2.14. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3
Generating RTLIL representation for module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3
Found cached RTLIL representation for module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 16
Parameter \AddressWidth = 4

2.15. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 16
Parameter \AddressWidth = 4
Generating RTLIL representation for module `$paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 16
Parameter \AddressWidth = 4
Found cached RTLIL representation for module `$paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 64
Parameter \AddressWidth = 6

2.16. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 64
Parameter \AddressWidth = 6
Generating RTLIL representation for module `$paramod$b62304d151914b25092b5cb636c35cea58e8e633\td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 64
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$b62304d151914b25092b5cb636c35cea58e8e633\td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 64
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$b62304d151914b25092b5cb636c35cea58e8e633\td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 64
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$b62304d151914b25092b5cb636c35cea58e8e633\td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 64
Parameter \AddressWidth = 6

2.17. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 64
Parameter \AddressWidth = 6
Generating RTLIL representation for module `$paramod$b62304d151914b25092b5cb636c35cea58e8e633\td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 64
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$b62304d151914b25092b5cb636c35cea58e8e633\td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 64
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$b62304d151914b25092b5cb636c35cea58e8e633\td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 64
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$b62304d151914b25092b5cb636c35cea58e8e633\td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 64
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$b62304d151914b25092b5cb636c35cea58e8e633\td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 64
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$b62304d151914b25092b5cb636c35cea58e8e633\td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 7
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 10
Parameter \din1_WIDTH = 9
Parameter \dout_WIDTH = 16

2.18. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_mul_10s_9ns_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 10
Parameter \din1_WIDTH = 9
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$2cc697b95dae621c23ec527898048e96d6aad65a\td_fused_top_mul_10s_9ns_16_1_1'.
Parameter \DataWidth = 16
Parameter \AddressRange = 16
Parameter \AddressWidth = 4

2.19. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 16
Parameter \AddressWidth = 4
Generating RTLIL representation for module `$paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 16
Parameter \AddressWidth = 4
Found cached RTLIL representation for module `$paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 16
Parameter \AddressWidth = 4
Found cached RTLIL representation for module `$paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 16
Parameter \AddressWidth = 4
Found cached RTLIL representation for module `$paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 16
Parameter \AddressWidth = 4
Found cached RTLIL representation for module `$paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 16
Parameter \AddressWidth = 4
Found cached RTLIL representation for module `$paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 16
Parameter \AddressWidth = 4
Found cached RTLIL representation for module `$paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 16
Parameter \AddressWidth = 4
Found cached RTLIL representation for module `$paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 64
Parameter \AddressWidth = 6

2.20. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 64
Parameter \AddressWidth = 6
Generating RTLIL representation for module `$paramod$b62304d151914b25092b5cb636c35cea58e8e633\td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 64
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$b62304d151914b25092b5cb636c35cea58e8e633\td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 64
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$b62304d151914b25092b5cb636c35cea58e8e633\td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 64
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$b62304d151914b25092b5cb636c35cea58e8e633\td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 64
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$b62304d151914b25092b5cb636c35cea58e8e633\td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 64
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$b62304d151914b25092b5cb636c35cea58e8e633\td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 64
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$b62304d151914b25092b5cb636c35cea58e8e633\td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 64
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$b62304d151914b25092b5cb636c35cea58e8e633\td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3

2.21. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3
Generating RTLIL representation for module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3
Found cached RTLIL representation for module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3
Found cached RTLIL representation for module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3
Found cached RTLIL representation for module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5

2.22. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5
Generating RTLIL representation for module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5
Found cached RTLIL representation for module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5
Found cached RTLIL representation for module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5
Found cached RTLIL representation for module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8

2.23. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Generating RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8

2.24. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Generating RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 64
Parameter \din1_WIDTH = 64
Parameter \din2_WIDTH = 64
Parameter \din3_WIDTH = 64
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 64

2.25. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_mux_416_64_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 64
Parameter \din1_WIDTH = 64
Parameter \din2_WIDTH = 64
Parameter \din3_WIDTH = 64
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 64
Generating RTLIL representation for module `$paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 64
Parameter \din1_WIDTH = 64
Parameter \din2_WIDTH = 64
Parameter \din3_WIDTH = 64
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 64
Found cached RTLIL representation for module `$paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 64
Parameter \din1_WIDTH = 64
Parameter \din2_WIDTH = 64
Parameter \din3_WIDTH = 64
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 64
Found cached RTLIL representation for module `$paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 64
Parameter \din1_WIDTH = 64
Parameter \din2_WIDTH = 64
Parameter \din3_WIDTH = 64
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 64
Found cached RTLIL representation for module `$paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 7
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 16
Parameter \din5_WIDTH = 16
Parameter \din6_WIDTH = 16
Parameter \din7_WIDTH = 16
Parameter \din8_WIDTH = 16
Parameter \dout_WIDTH = 16

2.26. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_mux_816_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 16
Parameter \din5_WIDTH = 16
Parameter \din6_WIDTH = 16
Parameter \din7_WIDTH = 16
Parameter \din8_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$41016a40b5ca343c76f0efbff3251a4506302bba\td_fused_top_mux_816_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 7
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \DataWidth = 16
Parameter \AddressRange = 128
Parameter \AddressWidth = 7

2.27. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_tdf11_l2_writeOutputs_1_running_sums_2'.
Parameter \DataWidth = 16
Parameter \AddressRange = 128
Parameter \AddressWidth = 7
Generating RTLIL representation for module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_tdf11_l2_writeOutputs_1_running_sums_2'.
Parameter \DataWidth = 16
Parameter \AddressRange = 16
Parameter \AddressWidth = 4
Found cached RTLIL representation for module `$paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 16
Parameter \AddressWidth = 4
Found cached RTLIL representation for module `$paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 16
Parameter \AddressWidth = 4
Found cached RTLIL representation for module `$paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 16
Parameter \AddressWidth = 4
Found cached RTLIL representation for module `$paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 64
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$b62304d151914b25092b5cb636c35cea58e8e633\td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 64
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$b62304d151914b25092b5cb636c35cea58e8e633\td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 64
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$b62304d151914b25092b5cb636c35cea58e8e633\td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 64
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$b62304d151914b25092b5cb636c35cea58e8e633\td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3

2.28. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum2_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3
Generating RTLIL representation for module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum2_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3
Found cached RTLIL representation for module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum2_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3
Found cached RTLIL representation for module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum2_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3
Found cached RTLIL representation for module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum2_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5

2.29. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5
Generating RTLIL representation for module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5
Found cached RTLIL representation for module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5
Found cached RTLIL representation for module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5
Found cached RTLIL representation for module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8

2.30. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47866_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Generating RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47866_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47866_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47866_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47866_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47866_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47866_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47866_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47866_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47866_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47866_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47866_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47866_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47866_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47866_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47866_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47866_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8

2.31. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47866_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Generating RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47866_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47866_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47866_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47866_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47866_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47866_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47866_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47866_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47866_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47866_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47866_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47866_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47866_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47866_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47866_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47866_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47866_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47866_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47866_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47866_ifmap_vec_0'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 64
Parameter \din1_WIDTH = 64
Parameter \din2_WIDTH = 64
Parameter \din3_WIDTH = 64
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 64
Found cached RTLIL representation for module `$paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 64
Parameter \din1_WIDTH = 64
Parameter \din2_WIDTH = 64
Parameter \din3_WIDTH = 64
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 64
Found cached RTLIL representation for module `$paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 64
Parameter \din1_WIDTH = 64
Parameter \din2_WIDTH = 64
Parameter \din3_WIDTH = 64
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 64
Found cached RTLIL representation for module `$paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 64
Parameter \din1_WIDTH = 64
Parameter \din2_WIDTH = 64
Parameter \din3_WIDTH = 64
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 64
Found cached RTLIL representation for module `$paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 7
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 64
Parameter \dout_WIDTH = 16

2.32. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_mux_464_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 64
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$60c6820698acd06bb9a0b739a1738ac741e28ac5\td_fused_top_mux_464_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 7
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \DataWidth = 16
Parameter \AddressRange = 64
Parameter \AddressWidth = 6

2.33. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_tdf10_l2_writeOutputs_1_running_sums_3'.
Parameter \DataWidth = 16
Parameter \AddressRange = 64
Parameter \AddressWidth = 6
Generating RTLIL representation for module `$paramod$b62304d151914b25092b5cb636c35cea58e8e633\td_fused_top_tdf10_l2_writeOutputs_1_running_sums_3'.
Parameter \DataWidth = 16
Parameter \AddressRange = 16
Parameter \AddressWidth = 4

2.34. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47956_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 16
Parameter \AddressWidth = 4
Generating RTLIL representation for module `$paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP47956_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 16
Parameter \AddressWidth = 4
Found cached RTLIL representation for module `$paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP47956_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 16
Parameter \AddressWidth = 4
Found cached RTLIL representation for module `$paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP47956_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 16
Parameter \AddressWidth = 4
Found cached RTLIL representation for module `$paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP47956_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8

2.35. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47956_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Generating RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47956_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47956_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47956_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47956_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47956_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47956_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47956_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47956_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8

2.36. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP47956_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Generating RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47956_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47956_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47956_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47956_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47956_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47956_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47956_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47956_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47956_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 144
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47956_ifmap_vec_0'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 32
Parameter \din1_WIDTH = 32
Parameter \din2_WIDTH = 32
Parameter \din3_WIDTH = 32
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 32

2.37. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_mux_416_32_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 32
Parameter \din1_WIDTH = 32
Parameter \din2_WIDTH = 32
Parameter \din3_WIDTH = 32
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 32
Generating RTLIL representation for module `$paramod$0a798cbc7902f454b0a3ef99e2a42f7441f71b19\td_fused_top_mux_416_32_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 32
Parameter \din1_WIDTH = 32
Parameter \din2_WIDTH = 32
Parameter \din3_WIDTH = 32
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 32
Found cached RTLIL representation for module `$paramod$0a798cbc7902f454b0a3ef99e2a42f7441f71b19\td_fused_top_mux_416_32_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 32
Parameter \din1_WIDTH = 32
Parameter \din2_WIDTH = 32
Parameter \din3_WIDTH = 32
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 32
Found cached RTLIL representation for module `$paramod$0a798cbc7902f454b0a3ef99e2a42f7441f71b19\td_fused_top_mux_416_32_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 32
Parameter \din1_WIDTH = 32
Parameter \din2_WIDTH = 32
Parameter \din3_WIDTH = 32
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 32
Found cached RTLIL representation for module `$paramod$0a798cbc7902f454b0a3ef99e2a42f7441f71b19\td_fused_top_mux_416_32_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 7
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3

2.38. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_partial_sums_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3
Generating RTLIL representation for module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_partial_sums_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3
Found cached RTLIL representation for module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_partial_sums_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3
Found cached RTLIL representation for module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_partial_sums_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3
Found cached RTLIL representation for module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_partial_sums_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5

2.39. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5
Generating RTLIL representation for module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5
Found cached RTLIL representation for module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5
Found cached RTLIL representation for module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5
Found cached RTLIL representation for module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3

2.40. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum2_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3
Generating RTLIL representation for module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum2_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3
Found cached RTLIL representation for module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum2_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3
Found cached RTLIL representation for module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum2_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3
Found cached RTLIL representation for module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum2_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5

2.41. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5
Generating RTLIL representation for module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5
Found cached RTLIL representation for module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5
Found cached RTLIL representation for module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5
Found cached RTLIL representation for module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7

2.42. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Generating RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7

2.43. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Generating RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 64
Parameter \din1_WIDTH = 64
Parameter \din2_WIDTH = 64
Parameter \din3_WIDTH = 64
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 64
Found cached RTLIL representation for module `$paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 64
Parameter \din1_WIDTH = 64
Parameter \din2_WIDTH = 64
Parameter \din3_WIDTH = 64
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 64
Found cached RTLIL representation for module `$paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 64
Parameter \din1_WIDTH = 64
Parameter \din2_WIDTH = 64
Parameter \din3_WIDTH = 64
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 64
Found cached RTLIL representation for module `$paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 64
Parameter \din1_WIDTH = 64
Parameter \din2_WIDTH = 64
Parameter \din3_WIDTH = 64
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 64
Found cached RTLIL representation for module `$paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 7
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 64
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$60c6820698acd06bb9a0b739a1738ac741e28ac5\td_fused_top_mux_464_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 7
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5

2.44. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_tdf7_l2_writeOutputs_1_running_sums'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5
Generating RTLIL representation for module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_tdf7_l2_writeOutputs_1_running_sums'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3

2.45. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum2_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3
Generating RTLIL representation for module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum2_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3
Found cached RTLIL representation for module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum2_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3
Found cached RTLIL representation for module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum2_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3
Found cached RTLIL representation for module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum2_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 16
Parameter \AddressWidth = 4

2.46. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 16
Parameter \AddressWidth = 4
Generating RTLIL representation for module `$paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 16
Parameter \AddressWidth = 4
Found cached RTLIL representation for module `$paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 16
Parameter \AddressWidth = 4
Found cached RTLIL representation for module `$paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 16
Parameter \AddressWidth = 4
Found cached RTLIL representation for module `$paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7

2.47. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48139_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Generating RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48139_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48139_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48139_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48139_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48139_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48139_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48139_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48139_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7

2.48. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48139_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Generating RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48139_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48139_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48139_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48139_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48139_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48139_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48139_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48139_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48139_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48139_ifmap_vec_0'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 32
Parameter \din1_WIDTH = 32
Parameter \din2_WIDTH = 32
Parameter \din3_WIDTH = 32
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 32
Found cached RTLIL representation for module `$paramod$0a798cbc7902f454b0a3ef99e2a42f7441f71b19\td_fused_top_mux_416_32_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 32
Parameter \din1_WIDTH = 32
Parameter \din2_WIDTH = 32
Parameter \din3_WIDTH = 32
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 32
Found cached RTLIL representation for module `$paramod$0a798cbc7902f454b0a3ef99e2a42f7441f71b19\td_fused_top_mux_416_32_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 32
Parameter \din1_WIDTH = 32
Parameter \din2_WIDTH = 32
Parameter \din3_WIDTH = 32
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 32
Found cached RTLIL representation for module `$paramod$0a798cbc7902f454b0a3ef99e2a42f7441f71b19\td_fused_top_mux_416_32_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 32
Parameter \din1_WIDTH = 32
Parameter \din2_WIDTH = 32
Parameter \din3_WIDTH = 32
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 32
Found cached RTLIL representation for module `$paramod$0a798cbc7902f454b0a3ef99e2a42f7441f71b19\td_fused_top_mux_416_32_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 7
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.
Parameter \DataWidth = 16
Parameter \AddressRange = 4
Parameter \AddressWidth = 2

2.49. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 4
Parameter \AddressWidth = 2
Generating RTLIL representation for module `$paramod$3b3093dce04cc215b30fddfb79efe68f534335c0\td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 4
Parameter \AddressWidth = 2
Found cached RTLIL representation for module `$paramod$3b3093dce04cc215b30fddfb79efe68f534335c0\td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 4
Parameter \AddressWidth = 2
Found cached RTLIL representation for module `$paramod$3b3093dce04cc215b30fddfb79efe68f534335c0\td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 4
Parameter \AddressWidth = 2
Found cached RTLIL representation for module `$paramod$3b3093dce04cc215b30fddfb79efe68f534335c0\td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 16
Parameter \AddressWidth = 4

2.50. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 16
Parameter \AddressWidth = 4
Generating RTLIL representation for module `$paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 16
Parameter \AddressWidth = 4
Found cached RTLIL representation for module `$paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 16
Parameter \AddressWidth = 4
Found cached RTLIL representation for module `$paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 16
Parameter \AddressWidth = 4
Found cached RTLIL representation for module `$paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3

2.51. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3
Generating RTLIL representation for module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3
Found cached RTLIL representation for module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3
Found cached RTLIL representation for module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3
Found cached RTLIL representation for module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5

2.52. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5
Generating RTLIL representation for module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5
Found cached RTLIL representation for module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5
Found cached RTLIL representation for module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5
Found cached RTLIL representation for module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 36
Parameter \AddressWidth = 6

2.53. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 36
Parameter \AddressWidth = 6
Generating RTLIL representation for module `$paramod$c421c05eea7f7e4cab96544d215fdd73ade25623\td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 36
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$c421c05eea7f7e4cab96544d215fdd73ade25623\td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 36
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$c421c05eea7f7e4cab96544d215fdd73ade25623\td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 36
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$c421c05eea7f7e4cab96544d215fdd73ade25623\td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 36
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$c421c05eea7f7e4cab96544d215fdd73ade25623\td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 36
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$c421c05eea7f7e4cab96544d215fdd73ade25623\td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 36
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$c421c05eea7f7e4cab96544d215fdd73ade25623\td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 36
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$c421c05eea7f7e4cab96544d215fdd73ade25623\td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 36
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$c421c05eea7f7e4cab96544d215fdd73ade25623\td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 36
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$c421c05eea7f7e4cab96544d215fdd73ade25623\td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 36
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$c421c05eea7f7e4cab96544d215fdd73ade25623\td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 36
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$c421c05eea7f7e4cab96544d215fdd73ade25623\td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 36
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$c421c05eea7f7e4cab96544d215fdd73ade25623\td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 36
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$c421c05eea7f7e4cab96544d215fdd73ade25623\td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 36
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$c421c05eea7f7e4cab96544d215fdd73ade25623\td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 36
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$c421c05eea7f7e4cab96544d215fdd73ade25623\td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 36
Parameter \AddressWidth = 6

2.54. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 36
Parameter \AddressWidth = 6
Generating RTLIL representation for module `$paramod$c421c05eea7f7e4cab96544d215fdd73ade25623\td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 36
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$c421c05eea7f7e4cab96544d215fdd73ade25623\td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 36
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$c421c05eea7f7e4cab96544d215fdd73ade25623\td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 36
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$c421c05eea7f7e4cab96544d215fdd73ade25623\td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 36
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$c421c05eea7f7e4cab96544d215fdd73ade25623\td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 36
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$c421c05eea7f7e4cab96544d215fdd73ade25623\td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 36
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$c421c05eea7f7e4cab96544d215fdd73ade25623\td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 36
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$c421c05eea7f7e4cab96544d215fdd73ade25623\td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 36
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$c421c05eea7f7e4cab96544d215fdd73ade25623\td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 36
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$c421c05eea7f7e4cab96544d215fdd73ade25623\td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 36
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$c421c05eea7f7e4cab96544d215fdd73ade25623\td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 36
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$c421c05eea7f7e4cab96544d215fdd73ade25623\td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 36
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$c421c05eea7f7e4cab96544d215fdd73ade25623\td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 36
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$c421c05eea7f7e4cab96544d215fdd73ade25623\td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 36
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$c421c05eea7f7e4cab96544d215fdd73ade25623\td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 36
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$c421c05eea7f7e4cab96544d215fdd73ade25623\td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 36
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$c421c05eea7f7e4cab96544d215fdd73ade25623\td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 36
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$c421c05eea7f7e4cab96544d215fdd73ade25623\td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 36
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$c421c05eea7f7e4cab96544d215fdd73ade25623\td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 36
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$c421c05eea7f7e4cab96544d215fdd73ade25623\td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 64
Parameter \din1_WIDTH = 64
Parameter \din2_WIDTH = 64
Parameter \din3_WIDTH = 64
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 64
Found cached RTLIL representation for module `$paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 64
Parameter \din1_WIDTH = 64
Parameter \din2_WIDTH = 64
Parameter \din3_WIDTH = 64
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 64
Found cached RTLIL representation for module `$paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 64
Parameter \din1_WIDTH = 64
Parameter \din2_WIDTH = 64
Parameter \din3_WIDTH = 64
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 64
Found cached RTLIL representation for module `$paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 64
Parameter \din1_WIDTH = 64
Parameter \din2_WIDTH = 64
Parameter \din3_WIDTH = 64
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 64
Found cached RTLIL representation for module `$paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 7
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 64
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$60c6820698acd06bb9a0b739a1738ac741e28ac5\td_fused_top_mux_464_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 7
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \DataWidth = 16
Parameter \AddressRange = 16
Parameter \AddressWidth = 4

2.55. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1'.
Parameter \DataWidth = 16
Parameter \AddressRange = 16
Parameter \AddressWidth = 4
Generating RTLIL representation for module `$paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3

2.56. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum2_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3
Generating RTLIL representation for module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum2_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3
Found cached RTLIL representation for module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum2_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3
Found cached RTLIL representation for module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum2_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3
Found cached RTLIL representation for module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum2_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 16
Parameter \AddressWidth = 4

2.57. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 16
Parameter \AddressWidth = 4
Generating RTLIL representation for module `$paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 16
Parameter \AddressWidth = 4
Found cached RTLIL representation for module `$paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 16
Parameter \AddressWidth = 4
Found cached RTLIL representation for module `$paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 16
Parameter \AddressWidth = 4
Found cached RTLIL representation for module `$paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7

2.58. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48322_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Generating RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48322_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48322_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48322_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48322_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48322_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48322_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48322_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48322_products_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7

2.59. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48322_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Generating RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48322_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48322_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48322_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48322_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48322_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48322_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48322_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48322_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48322_ifmap_vec_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 72
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48322_ifmap_vec_0'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 32
Parameter \din1_WIDTH = 32
Parameter \din2_WIDTH = 32
Parameter \din3_WIDTH = 32
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 32
Found cached RTLIL representation for module `$paramod$0a798cbc7902f454b0a3ef99e2a42f7441f71b19\td_fused_top_mux_416_32_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 32
Parameter \din1_WIDTH = 32
Parameter \din2_WIDTH = 32
Parameter \din3_WIDTH = 32
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 32
Found cached RTLIL representation for module `$paramod$0a798cbc7902f454b0a3ef99e2a42f7441f71b19\td_fused_top_mux_416_32_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 32
Parameter \din1_WIDTH = 32
Parameter \din2_WIDTH = 32
Parameter \din3_WIDTH = 32
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 32
Found cached RTLIL representation for module `$paramod$0a798cbc7902f454b0a3ef99e2a42f7441f71b19\td_fused_top_mux_416_32_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 32
Parameter \din1_WIDTH = 32
Parameter \din2_WIDTH = 32
Parameter \din3_WIDTH = 32
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 32
Found cached RTLIL representation for module `$paramod$0a798cbc7902f454b0a3ef99e2a42f7441f71b19\td_fused_top_mux_416_32_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 7
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3

2.60. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3
Generating RTLIL representation for module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 256
Parameter \AddressWidth = 8

2.61. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 256
Parameter \AddressWidth = 8
Generating RTLIL representation for module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 256
Parameter \AddressWidth = 8

2.62. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 256
Parameter \AddressWidth = 8
Generating RTLIL representation for module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 256
Parameter \AddressWidth = 8

2.63. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 256
Parameter \AddressWidth = 8
Generating RTLIL representation for module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 7
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3

2.64. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3
Generating RTLIL representation for module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 128
Parameter \AddressWidth = 7

2.65. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 128
Parameter \AddressWidth = 7
Generating RTLIL representation for module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 128
Parameter \AddressWidth = 7

2.66. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 128
Parameter \AddressWidth = 7
Generating RTLIL representation for module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 128
Parameter \AddressWidth = 7

2.67. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 128
Parameter \AddressWidth = 7
Generating RTLIL representation for module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 7
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3

2.68. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3
Generating RTLIL representation for module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5

2.69. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5
Generating RTLIL representation for module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5

2.70. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5
Generating RTLIL representation for module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5

2.71. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5
Generating RTLIL representation for module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 7
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \DataWidth = 16
Parameter \AddressRange = 4
Parameter \AddressWidth = 2

2.72. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_td_fused_axi_in_p'.
Parameter \DataWidth = 16
Parameter \AddressRange = 4
Parameter \AddressWidth = 2
Generating RTLIL representation for module `$paramod$3b3093dce04cc215b30fddfb79efe68f534335c0\td_fused_top_td_fused_axi_in_p'.
Parameter \ID = 1
Parameter \NUM_STAGE = 4
Parameter \din0_WIDTH = 10
Parameter \din1_WIDTH = 9
Parameter \din2_WIDTH = 8
Parameter \dout_WIDTH = 16

2.73. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 4
Parameter \din0_WIDTH = 10
Parameter \din1_WIDTH = 9
Parameter \din2_WIDTH = 8
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$6a718d018631f38c70b32ebbc300a5888ff0cde8\td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1'.
Parameter \DataWidth = 64
Parameter \AddressRange = 49000
Parameter \AddressWidth = 16

2.74. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_td_fused_final_fmaps'.
Parameter \DataWidth = 64
Parameter \AddressRange = 49000
Parameter \AddressWidth = 16
Generating RTLIL representation for module `$paramod$67402f27afb73c76c52a608287c03394f027d325\td_fused_top_td_fused_final_fmaps'.
Parameter \DataWidth = 64
Parameter \AddressRange = 6272
Parameter \AddressWidth = 13

2.75. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_td_fused_tdf7_fmaps'.
Parameter \DataWidth = 64
Parameter \AddressRange = 6272
Parameter \AddressWidth = 13
Generating RTLIL representation for module `$paramod$7a7848ab5fa7e9f6df257f0ef5926c0dbf050da0\td_fused_top_td_fused_tdf7_fmaps'.
Parameter \DataWidth = 64
Parameter \AddressRange = 3136
Parameter \AddressWidth = 12

2.76. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_td_fused_tdf10_fmaps'.
Parameter \DataWidth = 64
Parameter \AddressRange = 3136
Parameter \AddressWidth = 12
Generating RTLIL representation for module `$paramod$edd33d0e927eb6d030ae7a46766e9e09285a3a86\td_fused_top_td_fused_tdf10_fmaps'.
Parameter \DataWidth = 64
Parameter \AddressRange = 3136
Parameter \AddressWidth = 12
Found cached RTLIL representation for module `$paramod$edd33d0e927eb6d030ae7a46766e9e09285a3a86\td_fused_top_td_fused_tdf10_fmaps'.
Parameter \DataWidth = 64
Parameter \AddressRange = 12544
Parameter \AddressWidth = 14

2.77. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_td_fused_tdf4_fmaps'.
Parameter \DataWidth = 64
Parameter \AddressRange = 12544
Parameter \AddressWidth = 14
Generating RTLIL representation for module `$paramod$7b38140ac5060b4b75ad8ad8183cb55d0790bbdc\td_fused_top_td_fused_tdf4_fmaps'.
Parameter \DataWidth = 64
Parameter \AddressRange = 6272
Parameter \AddressWidth = 13
Found cached RTLIL representation for module `$paramod$7a7848ab5fa7e9f6df257f0ef5926c0dbf050da0\td_fused_top_td_fused_tdf7_fmaps'.
Parameter \DataWidth = 64
Parameter \AddressRange = 6272
Parameter \AddressWidth = 13
Found cached RTLIL representation for module `$paramod$7a7848ab5fa7e9f6df257f0ef5926c0dbf050da0\td_fused_top_td_fused_tdf7_fmaps'.
Parameter \DataWidth = 64
Parameter \AddressRange = 25088
Parameter \AddressWidth = 15

2.78. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_td_fused_tdf3_fmaps'.
Parameter \DataWidth = 64
Parameter \AddressRange = 25088
Parameter \AddressWidth = 15
Generating RTLIL representation for module `$paramod$65d1440a63dba82a8eafc2507586138d80c3d8e3\td_fused_top_td_fused_tdf3_fmaps'.
Parameter \DataWidth = 64
Parameter \AddressRange = 12544
Parameter \AddressWidth = 14
Found cached RTLIL representation for module `$paramod$7b38140ac5060b4b75ad8ad8183cb55d0790bbdc\td_fused_top_td_fused_tdf4_fmaps'.
Parameter \DataWidth = 64
Parameter \AddressRange = 12544
Parameter \AddressWidth = 14
Found cached RTLIL representation for module `$paramod$7b38140ac5060b4b75ad8ad8183cb55d0790bbdc\td_fused_top_td_fused_tdf4_fmaps'.
Parameter \DataWidth = 64
Parameter \AddressRange = 25088
Parameter \AddressWidth = 15
Found cached RTLIL representation for module `$paramod$65d1440a63dba82a8eafc2507586138d80c3d8e3\td_fused_top_td_fused_tdf3_fmaps'.
Parameter \DataWidth = 64
Parameter \AddressRange = 50176
Parameter \AddressWidth = 16

2.79. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_td_fused_tdf1_fmaps'.
Parameter \DataWidth = 64
Parameter \AddressRange = 50176
Parameter \AddressWidth = 16
Generating RTLIL representation for module `$paramod$22705fb2bc0bf18cffc43ef14e5761e12460c15b\td_fused_top_td_fused_tdf1_fmaps'.
Parameter \DataWidth = 64
Parameter \AddressRange = 50176
Parameter \AddressWidth = 16
Found cached RTLIL representation for module `$paramod$22705fb2bc0bf18cffc43ef14e5761e12460c15b\td_fused_top_td_fused_tdf1_fmaps'.
Parameter \DataWidth = 1

2.80. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_regslice_both'.
Parameter \DataWidth = 1
Generating RTLIL representation for module `$paramod\td_fused_top_regslice_both\DataWidth=s32'00000000000000000000000000000001'.
Parameter \DataWidth = 2

2.81. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_regslice_both'.
Parameter \DataWidth = 2
Generating RTLIL representation for module `$paramod\td_fused_top_regslice_both\DataWidth=s32'00000000000000000000000000000010'.
Parameter \DataWidth = 2
Found cached RTLIL representation for module `$paramod\td_fused_top_regslice_both\DataWidth=s32'00000000000000000000000000000010'.
Parameter \DataWidth = 16

2.82. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_regslice_both'.
Parameter \DataWidth = 16
Generating RTLIL representation for module `$paramod\td_fused_top_regslice_both\DataWidth=s32'00000000000000000000000000010000'.
Parameter \DataWidth = 1
Found cached RTLIL representation for module `$paramod\td_fused_top_regslice_both\DataWidth=s32'00000000000000000000000000000001'.
Parameter \DataWidth = 2
Found cached RTLIL representation for module `$paramod\td_fused_top_regslice_both\DataWidth=s32'00000000000000000000000000000010'.
Parameter \DataWidth = 2
Found cached RTLIL representation for module `$paramod\td_fused_top_regslice_both\DataWidth=s32'00000000000000000000000000000010'.
Parameter \DataWidth = 16
Found cached RTLIL representation for module `$paramod\td_fused_top_regslice_both\DataWidth=s32'00000000000000000000000000010000'.
Parameter \DataWidth = 48
Parameter \AddressRange = 1000
Parameter \AddressWidth = 10

2.83. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_tdf12_adjustments'.
Parameter \DataWidth = 48
Parameter \AddressRange = 1000
Parameter \AddressWidth = 10
Generating RTLIL representation for module `$paramod$955da14d1d7f38b15dad07fb61c33b923b25a903\td_fused_top_tdf12_adjustments'.
Parameter \DataWidth = 48
Parameter \AddressRange = 128
Parameter \AddressWidth = 7

2.84. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_tdf4_adjustments'.
Parameter \DataWidth = 48
Parameter \AddressRange = 128
Parameter \AddressWidth = 7
Generating RTLIL representation for module `$paramod$a23c64bf319624a6fe08eb8b4983106e0da8e2c2\td_fused_top_tdf4_adjustments'.
Parameter \DataWidth = 48
Parameter \AddressRange = 512
Parameter \AddressWidth = 9

2.85. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_tdf10_adjustments'.
Parameter \DataWidth = 48
Parameter \AddressRange = 512
Parameter \AddressWidth = 9
Generating RTLIL representation for module `$paramod$02629eec97ee8ef5b59d5064951ae8021c6aa43b\td_fused_top_tdf10_adjustments'.
Parameter \DataWidth = 48
Parameter \AddressRange = 64
Parameter \AddressWidth = 6

2.86. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_tdf9_adjustments'.
Parameter \DataWidth = 48
Parameter \AddressRange = 64
Parameter \AddressWidth = 6
Generating RTLIL representation for module `$paramod$ca12e230df22ae81c12f10cd859c97e879bd38fe\td_fused_top_tdf9_adjustments'.
Parameter \DataWidth = 48
Parameter \AddressRange = 512
Parameter \AddressWidth = 9
Found cached RTLIL representation for module `$paramod$02629eec97ee8ef5b59d5064951ae8021c6aa43b\td_fused_top_tdf10_adjustments'.
Parameter \DataWidth = 48
Parameter \AddressRange = 64
Parameter \AddressWidth = 6
Found cached RTLIL representation for module `$paramod$ca12e230df22ae81c12f10cd859c97e879bd38fe\td_fused_top_tdf9_adjustments'.
Parameter \DataWidth = 48
Parameter \AddressRange = 256
Parameter \AddressWidth = 8

2.87. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_tdf7_adjustments'.
Parameter \DataWidth = 48
Parameter \AddressRange = 256
Parameter \AddressWidth = 8
Generating RTLIL representation for module `$paramod$8301670f0f9fdb189375a55dcddca52c896cd495\td_fused_top_tdf7_adjustments'.
Parameter \DataWidth = 48
Parameter \AddressRange = 32
Parameter \AddressWidth = 5

2.88. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_tdf2_adjustments'.
Parameter \DataWidth = 48
Parameter \AddressRange = 32
Parameter \AddressWidth = 5
Generating RTLIL representation for module `$paramod$fcb2748fff05183d986cbec978b9d82d4d1113eb\td_fused_top_tdf2_adjustments'.
Parameter \DataWidth = 48
Parameter \AddressRange = 256
Parameter \AddressWidth = 8
Found cached RTLIL representation for module `$paramod$8301670f0f9fdb189375a55dcddca52c896cd495\td_fused_top_tdf7_adjustments'.
Parameter \DataWidth = 48
Parameter \AddressRange = 32
Parameter \AddressWidth = 5
Found cached RTLIL representation for module `$paramod$fcb2748fff05183d986cbec978b9d82d4d1113eb\td_fused_top_tdf2_adjustments'.
Parameter \DataWidth = 48
Parameter \AddressRange = 128
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$a23c64bf319624a6fe08eb8b4983106e0da8e2c2\td_fused_top_tdf4_adjustments'.
Parameter \DataWidth = 48
Parameter \AddressRange = 16
Parameter \AddressWidth = 4

2.89. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_tdf1_adjustments'.
Parameter \DataWidth = 48
Parameter \AddressRange = 16
Parameter \AddressWidth = 4
Generating RTLIL representation for module `$paramod$780327b8c2b222663542bd5685d2be9b565ba5cb\td_fused_top_tdf1_adjustments'.
Parameter \DataWidth = 48
Parameter \AddressRange = 128
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$a23c64bf319624a6fe08eb8b4983106e0da8e2c2\td_fused_top_tdf4_adjustments'.
Parameter \DataWidth = 48
Parameter \AddressRange = 16
Parameter \AddressWidth = 4
Found cached RTLIL representation for module `$paramod$780327b8c2b222663542bd5685d2be9b565ba5cb\td_fused_top_tdf1_adjustments'.
Parameter \DataWidth = 48
Parameter \AddressRange = 32
Parameter \AddressWidth = 5
Found cached RTLIL representation for module `$paramod$fcb2748fff05183d986cbec978b9d82d4d1113eb\td_fused_top_tdf2_adjustments'.
Parameter \DataWidth = 48
Parameter \AddressRange = 16
Parameter \AddressWidth = 4
Found cached RTLIL representation for module `$paramod$780327b8c2b222663542bd5685d2be9b565ba5cb\td_fused_top_tdf1_adjustments'.
Parameter \DataWidth = 32
Parameter \AddressRange = 32000
Parameter \AddressWidth = 15

2.90. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_tdf12_filters_1'.
Parameter \DataWidth = 32
Parameter \AddressRange = 32000
Parameter \AddressWidth = 15
Generating RTLIL representation for module `$paramod$ad36c74b9887a318c0b4db9ec02e6686cfaaa2b9\td_fused_top_tdf12_filters_1'.
Parameter \DataWidth = 32
Parameter \AddressRange = 32000
Parameter \AddressWidth = 15

2.91. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_tdf12_filters_0'.
Parameter \DataWidth = 32
Parameter \AddressRange = 32000
Parameter \AddressWidth = 15
Generating RTLIL representation for module `$paramod$ad36c74b9887a318c0b4db9ec02e6686cfaaa2b9\td_fused_top_tdf12_filters_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 16384
Parameter \AddressWidth = 14

2.92. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_tdf10_l2_filters_1'.
Parameter \DataWidth = 16
Parameter \AddressRange = 16384
Parameter \AddressWidth = 14
Generating RTLIL representation for module `$paramod$cf352583f97207189d522718641b5ce988603a16\td_fused_top_tdf10_l2_filters_1'.
Parameter \DataWidth = 16
Parameter \AddressRange = 16384
Parameter \AddressWidth = 14
Found cached RTLIL representation for module `$paramod$cf352583f97207189d522718641b5ce988603a16\td_fused_top_tdf10_l2_filters_1'.
Parameter \DataWidth = 16
Parameter \AddressRange = 16384
Parameter \AddressWidth = 14
Found cached RTLIL representation for module `$paramod$cf352583f97207189d522718641b5ce988603a16\td_fused_top_tdf10_l2_filters_1'.
Parameter \DataWidth = 16
Parameter \AddressRange = 16384
Parameter \AddressWidth = 14

2.93. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_tdf10_l2_filters_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 16384
Parameter \AddressWidth = 14
Generating RTLIL representation for module `$paramod$cf352583f97207189d522718641b5ce988603a16\td_fused_top_tdf10_l2_filters_0'.
Parameter \DataWidth = 64
Parameter \AddressRange = 18432
Parameter \AddressWidth = 15

2.94. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_tdf10_filters_1'.
Parameter \DataWidth = 64
Parameter \AddressRange = 18432
Parameter \AddressWidth = 15
Generating RTLIL representation for module `$paramod$4c3ff372e995735d617d33cf5e78b9285161ccfe\td_fused_top_tdf10_filters_1'.
Parameter \DataWidth = 64
Parameter \AddressRange = 18432
Parameter \AddressWidth = 15
Found cached RTLIL representation for module `$paramod$4c3ff372e995735d617d33cf5e78b9285161ccfe\td_fused_top_tdf10_filters_1'.
Parameter \DataWidth = 64
Parameter \AddressRange = 18432
Parameter \AddressWidth = 15
Found cached RTLIL representation for module `$paramod$4c3ff372e995735d617d33cf5e78b9285161ccfe\td_fused_top_tdf10_filters_1'.
Parameter \DataWidth = 64
Parameter \AddressRange = 18432
Parameter \AddressWidth = 15

2.95. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_tdf10_filters_0'.
Parameter \DataWidth = 64
Parameter \AddressRange = 18432
Parameter \AddressWidth = 15
Generating RTLIL representation for module `$paramod$4c3ff372e995735d617d33cf5e78b9285161ccfe\td_fused_top_tdf10_filters_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 16384
Parameter \AddressWidth = 14
Found cached RTLIL representation for module `$paramod$cf352583f97207189d522718641b5ce988603a16\td_fused_top_tdf10_l2_filters_1'.
Parameter \DataWidth = 16
Parameter \AddressRange = 16384
Parameter \AddressWidth = 14
Found cached RTLIL representation for module `$paramod$cf352583f97207189d522718641b5ce988603a16\td_fused_top_tdf10_l2_filters_0'.
Parameter \DataWidth = 64
Parameter \AddressRange = 18432
Parameter \AddressWidth = 15
Found cached RTLIL representation for module `$paramod$4c3ff372e995735d617d33cf5e78b9285161ccfe\td_fused_top_tdf10_filters_1'.
Parameter \DataWidth = 64
Parameter \AddressRange = 18432
Parameter \AddressWidth = 15
Found cached RTLIL representation for module `$paramod$4c3ff372e995735d617d33cf5e78b9285161ccfe\td_fused_top_tdf10_filters_1'.
Parameter \DataWidth = 64
Parameter \AddressRange = 18432
Parameter \AddressWidth = 15
Found cached RTLIL representation for module `$paramod$4c3ff372e995735d617d33cf5e78b9285161ccfe\td_fused_top_tdf10_filters_1'.
Parameter \DataWidth = 64
Parameter \AddressRange = 18432
Parameter \AddressWidth = 15
Found cached RTLIL representation for module `$paramod$4c3ff372e995735d617d33cf5e78b9285161ccfe\td_fused_top_tdf10_filters_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 16384
Parameter \AddressWidth = 14

2.96. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_tdf9_filters'.
Parameter \DataWidth = 16
Parameter \AddressRange = 16384
Parameter \AddressWidth = 14
Generating RTLIL representation for module `$paramod$cf352583f97207189d522718641b5ce988603a16\td_fused_top_tdf9_filters'.
Parameter \DataWidth = 32
Parameter \AddressRange = 9216
Parameter \AddressWidth = 14

2.97. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_tdf8_filters_1'.
Parameter \DataWidth = 32
Parameter \AddressRange = 9216
Parameter \AddressWidth = 14
Generating RTLIL representation for module `$paramod$ed5632e040d6d940873e8301c5feceeb685c3c15\td_fused_top_tdf8_filters_1'.
Parameter \DataWidth = 32
Parameter \AddressRange = 9216
Parameter \AddressWidth = 14
Found cached RTLIL representation for module `$paramod$ed5632e040d6d940873e8301c5feceeb685c3c15\td_fused_top_tdf8_filters_1'.
Parameter \DataWidth = 32
Parameter \AddressRange = 9216
Parameter \AddressWidth = 14
Found cached RTLIL representation for module `$paramod$ed5632e040d6d940873e8301c5feceeb685c3c15\td_fused_top_tdf8_filters_1'.
Parameter \DataWidth = 32
Parameter \AddressRange = 9216
Parameter \AddressWidth = 14

2.98. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_tdf8_filters_0'.
Parameter \DataWidth = 32
Parameter \AddressRange = 9216
Parameter \AddressWidth = 14
Generating RTLIL representation for module `$paramod$ed5632e040d6d940873e8301c5feceeb685c3c15\td_fused_top_tdf8_filters_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 4096
Parameter \AddressWidth = 12

2.99. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_tdf7_l2_filters_1'.
Parameter \DataWidth = 16
Parameter \AddressRange = 4096
Parameter \AddressWidth = 12
Generating RTLIL representation for module `$paramod$8f5fc2482f04bd7b3b8ce6da0185ed8b34980cb3\td_fused_top_tdf7_l2_filters_1'.
Parameter \DataWidth = 16
Parameter \AddressRange = 4096
Parameter \AddressWidth = 12

2.100. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_tdf7_l2_filters_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 4096
Parameter \AddressWidth = 12
Generating RTLIL representation for module `$paramod$8f5fc2482f04bd7b3b8ce6da0185ed8b34980cb3\td_fused_top_tdf7_l2_filters_0'.
Parameter \DataWidth = 64
Parameter \AddressRange = 4608
Parameter \AddressWidth = 13

2.101. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_tdf7_filters_1'.
Parameter \DataWidth = 64
Parameter \AddressRange = 4608
Parameter \AddressWidth = 13
Generating RTLIL representation for module `$paramod$ed4d68707de5e7832aa12b0320e08c16aaaa9366\td_fused_top_tdf7_filters_1'.
Parameter \DataWidth = 64
Parameter \AddressRange = 4608
Parameter \AddressWidth = 13
Found cached RTLIL representation for module `$paramod$ed4d68707de5e7832aa12b0320e08c16aaaa9366\td_fused_top_tdf7_filters_1'.
Parameter \DataWidth = 64
Parameter \AddressRange = 4608
Parameter \AddressWidth = 13
Found cached RTLIL representation for module `$paramod$ed4d68707de5e7832aa12b0320e08c16aaaa9366\td_fused_top_tdf7_filters_1'.
Parameter \DataWidth = 64
Parameter \AddressRange = 4608
Parameter \AddressWidth = 13

2.102. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_tdf7_filters_0'.
Parameter \DataWidth = 64
Parameter \AddressRange = 4608
Parameter \AddressWidth = 13
Generating RTLIL representation for module `$paramod$ed4d68707de5e7832aa12b0320e08c16aaaa9366\td_fused_top_tdf7_filters_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 4096
Parameter \AddressWidth = 12

2.103. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_tdf6_filters'.
Parameter \DataWidth = 16
Parameter \AddressRange = 4096
Parameter \AddressWidth = 12
Generating RTLIL representation for module `$paramod$8f5fc2482f04bd7b3b8ce6da0185ed8b34980cb3\td_fused_top_tdf6_filters'.
Parameter \DataWidth = 32
Parameter \AddressRange = 2304
Parameter \AddressWidth = 12

2.104. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_tdf5_filters_1'.
Parameter \DataWidth = 32
Parameter \AddressRange = 2304
Parameter \AddressWidth = 12
Generating RTLIL representation for module `$paramod$58c9a83b67a5f529375e7fe79532240e93d25d7b\td_fused_top_tdf5_filters_1'.
Parameter \DataWidth = 32
Parameter \AddressRange = 2304
Parameter \AddressWidth = 12
Found cached RTLIL representation for module `$paramod$58c9a83b67a5f529375e7fe79532240e93d25d7b\td_fused_top_tdf5_filters_1'.
Parameter \DataWidth = 32
Parameter \AddressRange = 2304
Parameter \AddressWidth = 12
Found cached RTLIL representation for module `$paramod$58c9a83b67a5f529375e7fe79532240e93d25d7b\td_fused_top_tdf5_filters_1'.
Parameter \DataWidth = 32
Parameter \AddressRange = 2304
Parameter \AddressWidth = 12

2.105. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_tdf5_filters_0'.
Parameter \DataWidth = 32
Parameter \AddressRange = 2304
Parameter \AddressWidth = 12
Generating RTLIL representation for module `$paramod$58c9a83b67a5f529375e7fe79532240e93d25d7b\td_fused_top_tdf5_filters_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 1024
Parameter \AddressWidth = 10

2.106. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_tdf4_l2_filters_1'.
Parameter \DataWidth = 16
Parameter \AddressRange = 1024
Parameter \AddressWidth = 10
Generating RTLIL representation for module `$paramod$40a30e741eb8c3896106e6bb8cef075e57975c5a\td_fused_top_tdf4_l2_filters_1'.
Parameter \DataWidth = 16
Parameter \AddressRange = 1024
Parameter \AddressWidth = 10

2.107. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_tdf4_l2_filters_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 1024
Parameter \AddressWidth = 10
Generating RTLIL representation for module `$paramod$40a30e741eb8c3896106e6bb8cef075e57975c5a\td_fused_top_tdf4_l2_filters_0'.
Parameter \DataWidth = 64
Parameter \AddressRange = 1152
Parameter \AddressWidth = 11

2.108. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_tdf4_filters_1'.
Parameter \DataWidth = 64
Parameter \AddressRange = 1152
Parameter \AddressWidth = 11
Generating RTLIL representation for module `$paramod$5c2f3ed160097bb23ddad0cf55bdfccb930ddc12\td_fused_top_tdf4_filters_1'.
Parameter \DataWidth = 64
Parameter \AddressRange = 1152
Parameter \AddressWidth = 11
Found cached RTLIL representation for module `$paramod$5c2f3ed160097bb23ddad0cf55bdfccb930ddc12\td_fused_top_tdf4_filters_1'.
Parameter \DataWidth = 64
Parameter \AddressRange = 1152
Parameter \AddressWidth = 11
Found cached RTLIL representation for module `$paramod$5c2f3ed160097bb23ddad0cf55bdfccb930ddc12\td_fused_top_tdf4_filters_1'.
Parameter \DataWidth = 64
Parameter \AddressRange = 1152
Parameter \AddressWidth = 11

2.109. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_tdf4_filters_0'.
Parameter \DataWidth = 64
Parameter \AddressRange = 1152
Parameter \AddressWidth = 11
Generating RTLIL representation for module `$paramod$5c2f3ed160097bb23ddad0cf55bdfccb930ddc12\td_fused_top_tdf4_filters_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 512
Parameter \AddressWidth = 9

2.110. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_tdf3_filters'.
Parameter \DataWidth = 16
Parameter \AddressRange = 512
Parameter \AddressWidth = 9
Generating RTLIL representation for module `$paramod$5f56305bb8371b430e0af77bb552fdcdd1010ffe\td_fused_top_tdf3_filters'.
Parameter \DataWidth = 32
Parameter \AddressRange = 576
Parameter \AddressWidth = 10

2.111. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_tdf2_filters_1'.
Parameter \DataWidth = 32
Parameter \AddressRange = 576
Parameter \AddressWidth = 10
Generating RTLIL representation for module `$paramod$a550f5bd5e39d20e21d0b1688d08ca335770239f\td_fused_top_tdf2_filters_1'.
Parameter \DataWidth = 32
Parameter \AddressRange = 576
Parameter \AddressWidth = 10
Found cached RTLIL representation for module `$paramod$a550f5bd5e39d20e21d0b1688d08ca335770239f\td_fused_top_tdf2_filters_1'.
Parameter \DataWidth = 32
Parameter \AddressRange = 576
Parameter \AddressWidth = 10
Found cached RTLIL representation for module `$paramod$a550f5bd5e39d20e21d0b1688d08ca335770239f\td_fused_top_tdf2_filters_1'.
Parameter \DataWidth = 32
Parameter \AddressRange = 576
Parameter \AddressWidth = 10

2.112. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_tdf2_filters_0'.
Parameter \DataWidth = 32
Parameter \AddressRange = 576
Parameter \AddressWidth = 10
Generating RTLIL representation for module `$paramod$a550f5bd5e39d20e21d0b1688d08ca335770239f\td_fused_top_tdf2_filters_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 108
Parameter \AddressWidth = 7

2.113. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_tdf1_filters_1'.
Parameter \DataWidth = 16
Parameter \AddressRange = 108
Parameter \AddressWidth = 7
Generating RTLIL representation for module `$paramod$0d9fa3795ba47f04f46dda4be048e0751ddac7c7\td_fused_top_tdf1_filters_1'.
Parameter \DataWidth = 16
Parameter \AddressRange = 108
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$0d9fa3795ba47f04f46dda4be048e0751ddac7c7\td_fused_top_tdf1_filters_1'.
Parameter \DataWidth = 16
Parameter \AddressRange = 108
Parameter \AddressWidth = 7
Found cached RTLIL representation for module `$paramod$0d9fa3795ba47f04f46dda4be048e0751ddac7c7\td_fused_top_tdf1_filters_1'.
Parameter \DataWidth = 16
Parameter \AddressRange = 108
Parameter \AddressWidth = 7

2.114. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_tdf1_filters_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 108
Parameter \AddressWidth = 7
Generating RTLIL representation for module `$paramod$0d9fa3795ba47f04f46dda4be048e0751ddac7c7\td_fused_top_tdf1_filters_0'.

2.115. Analyzing design hierarchy..
Top module:  \td_fused_top
Used module:     $paramod\td_fused_top_regslice_both\DataWidth=s32'00000000000000000000000000000001
Used module:     $paramod\td_fused_top_regslice_both\DataWidth=s32'00000000000000000000000000000010
Used module:     $paramod\td_fused_top_regslice_both\DataWidth=s32'00000000000000000000000000010000
Used module:     \td_fused_top_td_fused
Used module:         \td_fused_top_td_fused_axi_out
Used module:             $paramod$6a718d018631f38c70b32ebbc300a5888ff0cde8\td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1
Used module:                 \td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0
Used module:         \td_fused_top_tdf12_13
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP47680
Used module:                 \td_fused_top_start_for_tdf12_readFilters82_U0
Used module:                     \td_fused_top_start_for_tdf12_readFilters82_U0_shiftReg
Used module:                 \td_fused_top_fifo_w16_d2_S_x9
Used module:                     \td_fused_top_fifo_w16_d2_S_x9_shiftReg
Used module:                 \td_fused_top_fifo_w8_d8_S_x
Used module:                     \td_fused_top_fifo_w8_d8_S_x_shiftReg
Used module:                 \td_fused_top_fifo_w4_d8_S_x0
Used module:                     \td_fused_top_fifo_w4_d8_S_x0_shiftReg
Used module:                 \td_fused_top_fifo_w9_d8_S
Used module:                     \td_fused_top_fifo_w9_d8_S_shiftReg
Used module:                 \td_fused_top_fifo_w9_d2_S
Used module:                     \td_fused_top_fifo_w9_d2_S_shiftReg
Used module:                 \td_fused_top_tdf12_writeOutputs_unaligned
Used module:                     $paramod$2cc697b95dae621c23ec527898048e96d6aad65a\td_fused_top_mul_10s_9ns_16_1_1
Used module:                         \td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0
Used module:                 \td_fused_top_tdf12_adjust
Used module:                     $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1
Used module:                         \td_fused_top_ap_hmul_3_max_dsp_16
Used module:                             \FPMult_16
Used module:                                 \FPMult_RoundModule
Used module:                                 \FPMult_NormalizeModule
Used module:                                 \FPMult_ExecuteModule
Used module:                                 \FPMult_PrepModule
Used module:                     $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1
Used module:                         \td_fused_top_ap_hadd_6_full_dsp_16
Used module:                             \FPAddSub
Used module:                                 \FPAddSub_ExceptionModule
Used module:                                 \FPAddSub_RoundModule
Used module:                                 \FPAddSub_NormalizeShift2
Used module:                                 \FPAddSub_NormalizeShift1
Used module:                                 \FPAddSub_NormalizeModule
Used module:                                 \FPAddSub_ExecutionModule
Used module:                                 \FPAddSub_AlignShift2
Used module:                                 \FPAddSub_AlignShift1
Used module:                                 \FPAddSub_AlignModule
Used module:                                 \FPAddSub_PrealignModule
Used module:                     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1
Used module:                 \td_fused_top_Block_entry_proc_proc574
Used module:                 \td_fused_top_tdf12_accum_3_1
Used module:                 \td_fused_top_Block_entry_proc_proc573
Used module:                 \td_fused_top_tdf12_accum_3
Used module:                 \td_fused_top_tdf12_accum_2
Used module:                 \td_fused_top_tdf12_accum_1
Used module:                 \td_fused_top_tdf12_dot_product
Used module:                 \td_fused_top_tdf12_readFilters82
Used module:                 \td_fused_top_tdf12_readInputs
Used module:                 \td_fused_top_tdf12_get_next_ijk
Used module:                 $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0_memcore_ram
Used module:                 $paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0_memcore_ram
Used module:                 $paramod$b62304d151914b25092b5cb636c35cea58e8e633\td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0_memcore_ram
Used module:                 $paramod$b62304d151914b25092b5cb636c35cea58e8e633\td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0_memcore_ram
Used module:         \td_fused_top_tdf11_14
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP47773
Used module:                 \td_fused_top_start_for_tdf11_readFilters77_U0
Used module:                     \td_fused_top_start_for_tdf11_readFilters77_U0_shiftReg
Used module:                 \td_fused_top_fifo_w16_d2_S_x8
Used module:                     \td_fused_top_fifo_w16_d2_S_x8_shiftReg
Used module:                 \td_fused_top_fifo_w7_d2_S_x0
Used module:                     \td_fused_top_fifo_w7_d2_S_x0_shiftReg
Used module:                 \td_fused_top_fifo_w8_d10_S_x
Used module:                     \td_fused_top_fifo_w8_d10_S_x_shiftReg
Used module:                 \td_fused_top_fifo_w4_d10_S_x
Used module:                     \td_fused_top_fifo_w4_d10_S_x_shiftReg
Used module:                 \td_fused_top_fifo_w1_d11_S_x0
Used module:                     \td_fused_top_fifo_w1_d11_S_x0_shiftReg
Used module:                 \td_fused_top_fifo_w7_d8_S_x0
Used module:                     \td_fused_top_fifo_w7_d8_S_x0_shiftReg
Used module:                 \td_fused_top_tdf11_l2_writeOutputs_1
Used module:                     $paramod$41016a40b5ca343c76f0efbff3251a4506302bba\td_fused_top_mux_816_16_1_1
Used module:                     $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_tdf11_l2_writeOutputs_1_running_sums_2
Used module:                         \td_fused_top_tdf11_l2_writeOutputs_1_running_sums_2_ram
Used module:                 \td_fused_top_tdf11_l2_accum
Used module:                 \td_fused_top_tdf11_l2_multiply75
Used module:                     $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1
Used module:                 \td_fused_top_tdf11_adjust
Used module:                     $paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1
Used module:                 \td_fused_top_Block_entry_proc_proc568
Used module:                 \td_fused_top_tdf11_accum_3_3
Used module:                 \td_fused_top_Block_entry_proc_proc567
Used module:                 \td_fused_top_tdf11_accum_3_2
Used module:                 \td_fused_top_Block_entry_proc_proc566
Used module:                 \td_fused_top_tdf11_accum_3_1
Used module:                 \td_fused_top_Block_entry_proc_proc565
Used module:                 \td_fused_top_tdf11_accum_3
Used module:                 \td_fused_top_tdf11_accum_2
Used module:                 \td_fused_top_tdf11_accum_1
Used module:                 \td_fused_top_tdf11_dot_product
Used module:                 \td_fused_top_tdf11_readFilters77
Used module:                     $paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1
Used module:                 \td_fused_top_tdf11_readInputs78
Used module:                 \td_fused_top_tdf11_get_next_ijk
Used module:                 $paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0_memcore_ram
Used module:                 $paramod$b62304d151914b25092b5cb636c35cea58e8e633\td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_products_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_products_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_products_0_memcore_ram
Used module:                 $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0_memcore_ram
Used module:                 $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram
Used module:                 $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0_memcore_ram
Used module:                 $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0_memcore_ram
Used module:         \td_fused_top_tdf10_15
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP47866
Used module:                 \td_fused_top_start_for_tdf10_readFilters70_U0
Used module:                     \td_fused_top_start_for_tdf10_readFilters70_U0_shiftReg
Used module:                 \td_fused_top_fifo_w16_d2_S_x7
Used module:                     \td_fused_top_fifo_w16_d2_S_x7_shiftReg
Used module:                 \td_fused_top_fifo_w7_d2_S_x
Used module:                     \td_fused_top_fifo_w7_d2_S_x_shiftReg
Used module:                 \td_fused_top_fifo_w8_d10_S
Used module:                     \td_fused_top_fifo_w8_d10_S_shiftReg
Used module:                 \td_fused_top_fifo_w4_d10_S
Used module:                     \td_fused_top_fifo_w4_d10_S_shiftReg
Used module:                 \td_fused_top_fifo_w1_d11_S_x
Used module:                     \td_fused_top_fifo_w1_d11_S_x_shiftReg
Used module:                 \td_fused_top_fifo_w7_d8_S_x
Used module:                     \td_fused_top_fifo_w7_d8_S_x_shiftReg
Used module:                 \td_fused_top_tdf10_l2_writeOutputs_1
Used module:                     $paramod$60c6820698acd06bb9a0b739a1738ac741e28ac5\td_fused_top_mux_464_16_1_1
Used module:                     $paramod$b62304d151914b25092b5cb636c35cea58e8e633\td_fused_top_tdf10_l2_writeOutputs_1_running_sums_3
Used module:                         \td_fused_top_tdf10_l2_writeOutputs_1_running_sums_3_ram
Used module:                 \td_fused_top_tdf10_l2_accum
Used module:                 \td_fused_top_tdf10_l2_multiply68
Used module:                 \td_fused_top_tdf10_adjust
Used module:                 \td_fused_top_Block_entry_proc_proc559
Used module:                 \td_fused_top_tdf10_accum_3_3
Used module:                 \td_fused_top_Block_entry_proc_proc558
Used module:                 \td_fused_top_tdf10_accum_3_2
Used module:                 \td_fused_top_Block_entry_proc_proc557
Used module:                 \td_fused_top_tdf10_accum_3_1
Used module:                 \td_fused_top_Block_entry_proc_proc556
Used module:                 \td_fused_top_tdf10_accum_3
Used module:                 \td_fused_top_tdf10_accum_2
Used module:                 \td_fused_top_tdf10_accum_1
Used module:                 \td_fused_top_tdf10_dot_product
Used module:                 \td_fused_top_tdf10_readFilters70
Used module:                 \td_fused_top_tdf10_readInputs71
Used module:                 \td_fused_top_tdf10_get_next_ijk
Used module:                 $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum2_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum2_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum2_out_0_memcore_ram
Used module:                 $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum1_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum1_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum1_out_0_memcore_ram
Used module:                 $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47866_products_0_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP47866_products_0_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP47866_products_0_0_memcore_ram
Used module:                 $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47866_ifmap_vec_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP47866_ifmap_vec_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP47866_ifmap_vec_0_memcore_ram
Used module:         \td_fused_top_tdf9_16
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48462
Used module:                 \td_fused_top_start_for_tdf9_readFilters64_U0
Used module:                     \td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg
Used module:                 \td_fused_top_fifo_w16_d2_S_x6
Used module:                     \td_fused_top_fifo_w16_d2_S_x6_shiftReg
Used module:                 \td_fused_top_fifo_w8_d7_S_x
Used module:                     \td_fused_top_fifo_w8_d7_S_x_shiftReg
Used module:                 \td_fused_top_fifo_w4_d7_S
Used module:                     \td_fused_top_fifo_w4_d7_S_shiftReg
Used module:                 \td_fused_top_fifo_w6_d7_S
Used module:                     \td_fused_top_fifo_w6_d7_S_shiftReg
Used module:                 \td_fused_top_fifo_w6_d2_S_x0
Used module:                     \td_fused_top_fifo_w6_d2_S_x0_shiftReg
Used module:                 \td_fused_top_tdf9_writeOutputs_unaligned
Used module:                 \td_fused_top_tdf9_adjust
Used module:                 \td_fused_top_Block_entry_proc_proc550
Used module:                 \td_fused_top_tdf9_accum_2
Used module:                 \td_fused_top_tdf9_accum_1
Used module:                 \td_fused_top_tdf9_dot_product
Used module:                 \td_fused_top_tdf9_readFilters64
Used module:                 \td_fused_top_tdf9_readInputs
Used module:                 \td_fused_top_tdf9_get_next_ijk
Used module:                 $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram
Used module:                 $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram
Used module:                 $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram
Used module:                 $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram
Used module:         \td_fused_top_tdf8_17
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP47956
Used module:                 \td_fused_top_start_for_tdf8_readFilters58_U0
Used module:                     \td_fused_top_start_for_tdf8_readFilters58_U0_shiftReg
Used module:                 \td_fused_top_fifo_w16_d2_S_x5
Used module:                     \td_fused_top_fifo_w16_d2_S_x5_shiftReg
Used module:                 \td_fused_top_fifo_w8_d2_S
Used module:                     \td_fused_top_fifo_w8_d2_S_shiftReg
Used module:                 \td_fused_top_fifo_w1_d8_S
Used module:                     \td_fused_top_fifo_w1_d8_S_shiftReg
Used module:                 \td_fused_top_fifo_w8_d8_S
Used module:                     \td_fused_top_fifo_w8_d8_S_shiftReg
Used module:                 \td_fused_top_fifo_w4_d8_S_x
Used module:                     \td_fused_top_fifo_w4_d8_S_x_shiftReg
Used module:                 \td_fused_top_fifo_w8_d7_S
Used module:                     \td_fused_top_fifo_w8_d7_S_shiftReg
Used module:                 \td_fused_top_fifo_w6_d2_S_x
Used module:                     \td_fused_top_fifo_w6_d2_S_x_shiftReg
Used module:                 \td_fused_top_tdf8_poolOutputs
Used module:                     $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1
Used module:                         \td_fused_top_ap_hcmp_0_no_dsp_16
Used module:                     \td_fused_top_tdf8_writeOutputs_aligned
Used module:                 \td_fused_top_tdf8_adjust
Used module:                 \td_fused_top_Block_entry_proc_proc545
Used module:                 \td_fused_top_tdf8_accum_2_3
Used module:                 \td_fused_top_Block_entry_proc_proc544
Used module:                 \td_fused_top_tdf8_accum_2_2
Used module:                 \td_fused_top_Block_entry_proc_proc543
Used module:                 \td_fused_top_tdf8_accum_2_1
Used module:                 \td_fused_top_Block_entry_proc_proc542
Used module:                 \td_fused_top_tdf8_accum_2
Used module:                 \td_fused_top_tdf8_accum_1
Used module:                 \td_fused_top_tdf8_dot_product
Used module:                 \td_fused_top_tdf8_readFilters58
Used module:                     $paramod$0a798cbc7902f454b0a3ef99e2a42f7441f71b19\td_fused_top_mux_416_32_1_1
Used module:                 \td_fused_top_tdf8_readInputs59
Used module:                 \td_fused_top_tdf8_get_next_ijk
Used module:                 $paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP47956_accum1_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP47956_accum1_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP47956_accum1_out_0_memcore_ram
Used module:                 $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47956_products_0_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP47956_products_0_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP47956_products_0_0_memcore_ram
Used module:                 $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47956_ifmap_vec_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP47956_ifmap_vec_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP47956_ifmap_vec_0_memcore_ram
Used module:         \td_fused_top_tdf7_18
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48049
Used module:                 \td_fused_top_start_for_tdf7_readFilters53_U0
Used module:                     \td_fused_top_start_for_tdf7_readFilters53_U0_shiftReg
Used module:                 \td_fused_top_fifo_w16_d2_S_x4
Used module:                     \td_fused_top_fifo_w16_d2_S_x4_shiftReg
Used module:                 \td_fused_top_fifo_w6_d2_S
Used module:                     \td_fused_top_fifo_w6_d2_S_shiftReg
Used module:                 \td_fused_top_fifo_w10_d10_S
Used module:                     \td_fused_top_fifo_w10_d10_S_shiftReg
Used module:                 \td_fused_top_fifo_w5_d10_S
Used module:                     \td_fused_top_fifo_w5_d10_S_shiftReg
Used module:                 \td_fused_top_fifo_w1_d11_S
Used module:                     \td_fused_top_fifo_w1_d11_S_shiftReg
Used module:                 \td_fused_top_fifo_w6_d8_S_x
Used module:                     \td_fused_top_fifo_w6_d8_S_x_shiftReg
Used module:                 \td_fused_top_tdf7_l2_writeOutputs_1
Used module:                     $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_tdf7_l2_writeOutputs_1_running_sums
Used module:                         \td_fused_top_tdf7_l2_writeOutputs_1_running_sums_ram
Used module:                 \td_fused_top_tdf7_l2_accum
Used module:                 \td_fused_top_tdf7_l2_multiply51
Used module:                 \td_fused_top_tdf7_adjust
Used module:                 \td_fused_top_Block_entry_proc_proc537
Used module:                 \td_fused_top_tdf7_accum_3_3
Used module:                 \td_fused_top_Block_entry_proc_proc536
Used module:                 \td_fused_top_tdf7_accum_3_2
Used module:                 \td_fused_top_Block_entry_proc_proc535
Used module:                 \td_fused_top_tdf7_accum_3_1
Used module:                 \td_fused_top_Block_entry_proc_proc534
Used module:                 \td_fused_top_tdf7_accum_3
Used module:                 \td_fused_top_tdf7_accum_2
Used module:                 \td_fused_top_tdf7_accum_1
Used module:                 \td_fused_top_tdf7_dot_product
Used module:                 \td_fused_top_tdf7_readFilters53
Used module:                 \td_fused_top_tdf7_readInputs54
Used module:                 \td_fused_top_tdf7_get_next_ijk
Used module:                 $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_partial_sums_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_partial_sums_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_partial_sums_0_memcore_ram
Used module:                 $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore_ram
Used module:                 $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum2_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum2_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum2_out_0_memcore_ram
Used module:                 $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum1_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum1_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum1_out_0_memcore_ram
Used module:                 $paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0_memcore_ram
Used module:                 $paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0_memcore_ram
Used module:         \td_fused_top_tdf6_19
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48545
Used module:                 \td_fused_top_start_for_tdf6_readFilters47_U0
Used module:                     \td_fused_top_start_for_tdf6_readFilters47_U0_shiftReg
Used module:                 \td_fused_top_fifo_w16_d2_S_x3
Used module:                     \td_fused_top_fifo_w16_d2_S_x3_shiftReg
Used module:                 \td_fused_top_fifo_w10_d7_S
Used module:                     \td_fused_top_fifo_w10_d7_S_shiftReg
Used module:                 \td_fused_top_fifo_w5_d7_S
Used module:                     \td_fused_top_fifo_w5_d7_S_shiftReg
Used module:                 \td_fused_top_fifo_w5_d2_S_x1
Used module:                     \td_fused_top_fifo_w5_d2_S_x1_shiftReg
Used module:                 \td_fused_top_tdf6_writeOutputs_unaligned
Used module:                 \td_fused_top_tdf6_adjust
Used module:                 \td_fused_top_Block_entry_proc_proc528
Used module:                 \td_fused_top_tdf6_accum_2
Used module:                 \td_fused_top_tdf6_accum_1
Used module:                 \td_fused_top_tdf6_dot_product
Used module:                 \td_fused_top_tdf6_readFilters47
Used module:                 \td_fused_top_tdf6_readInputs
Used module:                 \td_fused_top_tdf6_get_next_ijk
Used module:                 $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram
Used module:                 $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram
Used module:                 $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram
Used module:                 $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram
Used module:         \td_fused_top_tdf5_110
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48139
Used module:                 \td_fused_top_start_for_tdf5_readFilters41_U0
Used module:                     \td_fused_top_start_for_tdf5_readFilters41_U0_shiftReg
Used module:                 \td_fused_top_fifo_w16_d2_S_x2
Used module:                     \td_fused_top_fifo_w16_d2_S_x2_shiftReg
Used module:                 \td_fused_top_fifo_w7_d2_S
Used module:                     \td_fused_top_fifo_w7_d2_S_shiftReg
Used module:                 \td_fused_top_fifo_w1_d9_S_x
Used module:                     \td_fused_top_fifo_w1_d9_S_x_shiftReg
Used module:                 \td_fused_top_fifo_w10_d9_S
Used module:                     \td_fused_top_fifo_w10_d9_S_shiftReg
Used module:                 \td_fused_top_fifo_w5_d9_S_x
Used module:                     \td_fused_top_fifo_w5_d9_S_x_shiftReg
Used module:                 \td_fused_top_fifo_w7_d8_S
Used module:                     \td_fused_top_fifo_w7_d8_S_shiftReg
Used module:                 \td_fused_top_fifo_w5_d2_S_x0
Used module:                     \td_fused_top_fifo_w5_d2_S_x0_shiftReg
Used module:                 \td_fused_top_tdf5_poolOutputs
Used module:                     \td_fused_top_tdf5_writeOutputs_aligned
Used module:                 \td_fused_top_tdf5_adjust
Used module:                 \td_fused_top_Block_entry_proc_proc523
Used module:                 \td_fused_top_tdf5_accum_3_3
Used module:                 \td_fused_top_Block_entry_proc_proc522
Used module:                 \td_fused_top_tdf5_accum_3_2
Used module:                 \td_fused_top_Block_entry_proc_proc521
Used module:                 \td_fused_top_tdf5_accum_3_1
Used module:                 \td_fused_top_Block_entry_proc_proc520
Used module:                 \td_fused_top_tdf5_accum_3
Used module:                 \td_fused_top_tdf5_accum_2
Used module:                 \td_fused_top_tdf5_accum_1
Used module:                 \td_fused_top_tdf5_dot_product
Used module:                 \td_fused_top_tdf5_readFilters41
Used module:                 \td_fused_top_tdf5_readInputs42
Used module:                 \td_fused_top_tdf5_get_next_ijk
Used module:                 $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum2_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum2_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum2_out_0_memcore_ram
Used module:                 $paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum1_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum1_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum1_out_0_memcore_ram
Used module:                 $paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48139_products_0_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48139_products_0_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48139_products_0_0_memcore_ram
Used module:                 $paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48139_ifmap_vec_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48139_ifmap_vec_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48139_ifmap_vec_0_memcore_ram
Used module:         \td_fused_top_tdf4_111
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48232
Used module:                 \td_fused_top_start_for_tdf4_readFilters36_U0
Used module:                     \td_fused_top_start_for_tdf4_readFilters36_U0_shiftReg
Used module:                 \td_fused_top_fifo_w16_d2_S_x1
Used module:                     \td_fused_top_fifo_w16_d2_S_x1_shiftReg
Used module:                 \td_fused_top_fifo_w5_d2_S_x
Used module:                     \td_fused_top_fifo_w5_d2_S_x_shiftReg
Used module:                 \td_fused_top_fifo_w12_d11_S
Used module:                     \td_fused_top_fifo_w12_d11_S_shiftReg
Used module:                 \td_fused_top_fifo_w6_d11_S
Used module:                     \td_fused_top_fifo_w6_d11_S_shiftReg
Used module:                 \td_fused_top_fifo_w1_d12_S
Used module:                     \td_fused_top_fifo_w1_d12_S_shiftReg
Used module:                 \td_fused_top_fifo_w5_d9_S
Used module:                     \td_fused_top_fifo_w5_d9_S_shiftReg
Used module:                 \td_fused_top_tdf4_l2_writeOutputs_1
Used module:                     $paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1
Used module:                         \td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram
Used module:                 \td_fused_top_tdf4_l2_accum
Used module:                 \td_fused_top_tdf4_l2_multiply34
Used module:                 \td_fused_top_tdf4_adjust
Used module:                 \td_fused_top_Block_entry_proc_proc515
Used module:                 \td_fused_top_tdf4_accum_4_3
Used module:                 \td_fused_top_Block_entry_proc_proc514
Used module:                 \td_fused_top_tdf4_accum_4_2
Used module:                 \td_fused_top_Block_entry_proc_proc513
Used module:                 \td_fused_top_tdf4_accum_4_1
Used module:                 \td_fused_top_Block_entry_proc_proc512
Used module:                 \td_fused_top_tdf4_accum_4
Used module:                 \td_fused_top_tdf4_accum_3_3
Used module:                 \td_fused_top_tdf4_accum_3_2
Used module:                 \td_fused_top_tdf4_accum_3_1
Used module:                 \td_fused_top_tdf4_accum_3
Used module:                 \td_fused_top_tdf4_accum_2
Used module:                 \td_fused_top_tdf4_accum_1
Used module:                 \td_fused_top_tdf4_dot_product
Used module:                 \td_fused_top_tdf4_readFilters36
Used module:                 \td_fused_top_tdf4_readInputs37
Used module:                 \td_fused_top_tdf4_get_next_ijk
Used module:                 $paramod$3b3093dce04cc215b30fddfb79efe68f534335c0\td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0_memcore_ram
Used module:                 $paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0_memcore_ram
Used module:                 $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0_memcore_ram
Used module:                 $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum1_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum1_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum1_out_0_memcore_ram
Used module:                 $paramod$c421c05eea7f7e4cab96544d215fdd73ade25623\td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0_memcore_ram
Used module:                 $paramod$c421c05eea7f7e4cab96544d215fdd73ade25623\td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0_memcore_ram
Used module:         \td_fused_top_tdf3_112
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48628
Used module:                 \td_fused_top_start_for_tdf3_readFilters30_U0
Used module:                     \td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg
Used module:                 \td_fused_top_fifo_w16_d2_S_x0
Used module:                     \td_fused_top_fifo_w16_d2_S_x0_shiftReg
Used module:                 \td_fused_top_fifo_w12_d8_S
Used module:                     \td_fused_top_fifo_w12_d8_S_shiftReg
Used module:                 \td_fused_top_fifo_w6_d8_S
Used module:                     \td_fused_top_fifo_w6_d8_S_shiftReg
Used module:                 \td_fused_top_fifo_w4_d8_S
Used module:                     \td_fused_top_fifo_w4_d8_S_shiftReg
Used module:                 \td_fused_top_fifo_w4_d2_S_x
Used module:                     \td_fused_top_fifo_w4_d2_S_x_shiftReg
Used module:                 \td_fused_top_tdf3_writeOutputs_unaligned
Used module:                 \td_fused_top_tdf3_adjust
Used module:                 \td_fused_top_Block_entry_proc_proc506
Used module:                 \td_fused_top_tdf3_accum_3
Used module:                 \td_fused_top_tdf3_accum_2
Used module:                 \td_fused_top_tdf3_accum_1
Used module:                 \td_fused_top_tdf3_dot_product
Used module:                 \td_fused_top_tdf3_readFilters30
Used module:                 \td_fused_top_tdf3_readInputs
Used module:                 \td_fused_top_tdf3_get_next_ijk
Used module:                 $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram
Used module:                 $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram
Used module:                 $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram
Used module:                 $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram
Used module:         \td_fused_top_tdf2_113
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48322
Used module:                 \td_fused_top_start_for_tdf2_readFilters24_U0
Used module:                     \td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg
Used module:                 \td_fused_top_fifo_w16_d2_S_x
Used module:                     \td_fused_top_fifo_w16_d2_S_x_shiftReg
Used module:                 \td_fused_top_fifo_w5_d2_S
Used module:                     \td_fused_top_fifo_w5_d2_S_shiftReg
Used module:                 \td_fused_top_fifo_w1_d9_S
Used module:                     \td_fused_top_fifo_w1_d9_S_shiftReg
Used module:                 \td_fused_top_fifo_w12_d9_S
Used module:                     \td_fused_top_fifo_w12_d9_S_shiftReg
Used module:                 \td_fused_top_fifo_w6_d9_S
Used module:                     \td_fused_top_fifo_w6_d9_S_shiftReg
Used module:                 \td_fused_top_fifo_w5_d8_S
Used module:                     \td_fused_top_fifo_w5_d8_S_shiftReg
Used module:                 \td_fused_top_fifo_w3_d2_S
Used module:                     \td_fused_top_fifo_w3_d2_S_shiftReg
Used module:                 \td_fused_top_tdf2_poolOutputs
Used module:                     \td_fused_top_tdf2_writeOutputs_aligned
Used module:                 \td_fused_top_tdf2_adjust
Used module:                 \td_fused_top_Block_entry_proc_proc501
Used module:                 \td_fused_top_tdf2_accum_3_3
Used module:                 \td_fused_top_Block_entry_proc_proc500
Used module:                 \td_fused_top_tdf2_accum_3_2
Used module:                 \td_fused_top_Block_entry_proc_proc499
Used module:                 \td_fused_top_tdf2_accum_3_1
Used module:                 \td_fused_top_Block_entry_proc_proc498
Used module:                 \td_fused_top_tdf2_accum_3
Used module:                 \td_fused_top_tdf2_accum_2
Used module:                 \td_fused_top_tdf2_accum_1
Used module:                 \td_fused_top_tdf2_dot_product
Used module:                 \td_fused_top_tdf2_readFilters24
Used module:                 \td_fused_top_tdf2_readInputs25
Used module:                 \td_fused_top_tdf2_get_next_ijk
Used module:                 $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum2_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum2_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum2_out_0_memcore_ram
Used module:                 $paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum1_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum1_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum1_out_0_memcore_ram
Used module:                 $paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48322_products_0_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48322_products_0_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48322_products_0_0_memcore_ram
Used module:                 $paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48322_ifmap_vec_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48322_ifmap_vec_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48322_ifmap_vec_0_memcore_ram
Used module:         \td_fused_top_tdf1_114
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP16
Used module:                 \td_fused_top_start_for_tdf1_readFilters18_U0
Used module:                     \td_fused_top_start_for_tdf1_readFilters18_U0_shiftReg
Used module:                 \td_fused_top_fifo_w16_d2_S
Used module:                     \td_fused_top_fifo_w16_d2_S_shiftReg
Used module:                 \td_fused_top_fifo_w4_d2_S
Used module:                     \td_fused_top_fifo_w4_d2_S_shiftReg
Used module:                 \td_fused_top_fifo_w1_d10_S
Used module:                     \td_fused_top_fifo_w1_d10_S_shiftReg
Used module:                 \td_fused_top_fifo_w14_d10_S
Used module:                     \td_fused_top_fifo_w14_d10_S_shiftReg
Used module:                 \td_fused_top_fifo_w7_d10_S
Used module:                     \td_fused_top_fifo_w7_d10_S_shiftReg
Used module:                 \td_fused_top_fifo_w4_d9_S
Used module:                     \td_fused_top_fifo_w4_d9_S_shiftReg
Used module:                 \td_fused_top_fifo_w2_d2_S
Used module:                     \td_fused_top_fifo_w2_d2_S_shiftReg
Used module:                 \td_fused_top_tdf1_poolOutputs
Used module:                     \td_fused_top_tdf1_writeOutputs_aligned
Used module:                 \td_fused_top_tdf1_adjust
Used module:                 \td_fused_top_Block_entry_proc_proc493
Used module:                 \td_fused_top_tdf1_accum_4_3
Used module:                 \td_fused_top_Block_entry_proc_proc492
Used module:                 \td_fused_top_tdf1_accum_4_2
Used module:                 \td_fused_top_Block_entry_proc_proc491
Used module:                 \td_fused_top_tdf1_accum_4_1
Used module:                 \td_fused_top_Block_entry_proc_proc
Used module:                 \td_fused_top_tdf1_accum_4
Used module:                 \td_fused_top_tdf1_accum_3_3
Used module:                 \td_fused_top_tdf1_accum_3_2
Used module:                 \td_fused_top_tdf1_accum_3_1
Used module:                 \td_fused_top_tdf1_accum_3
Used module:                 \td_fused_top_tdf1_accum_2
Used module:                 \td_fused_top_tdf1_accum_1
Used module:                 \td_fused_top_tdf1_dot_product
Used module:                 \td_fused_top_tdf1_readFilters18
Used module:                     $paramod$650e5406c7bb925b4b57833ac913dfb331d8f672\td_fused_top_mux_416_16_1_1
Used module:                 \td_fused_top_tdf1_readInputs19
Used module:                 \td_fused_top_tdf1_get_next_ijk
Used module:                 $paramod$1c3fdfe2d333ed20f55eaf718322df2929f97cc7\td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram
Used module:                 $paramod$497f543945545dd539bb8d7e20364c59453413a8\td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0_memcore_ram
Used module:                 $paramod$9657d91e46df8b8b37709759cf269241c0d425b7\td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0_memcore_ram
Used module:                 $paramod$9657d91e46df8b8b37709759cf269241c0d425b7\td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec_memcore_ram
Used module:         \td_fused_top_td_fused_axi_in
Used module:             $paramod$3b3093dce04cc215b30fddfb79efe68f534335c0\td_fused_top_td_fused_axi_in_p
Used module:                 \td_fused_top_td_fused_axi_in_p_ram
Used module:         $paramod$67402f27afb73c76c52a608287c03394f027d325\td_fused_top_td_fused_final_fmaps
Used module:             \td_fused_top_td_fused_final_fmaps_memcore
Used module:                 \td_fused_top_td_fused_final_fmaps_memcore_ram
Used module:         $paramod$7a7848ab5fa7e9f6df257f0ef5926c0dbf050da0\td_fused_top_td_fused_tdf7_fmaps
Used module:             \td_fused_top_td_fused_tdf7_fmaps_memcore
Used module:                 \td_fused_top_td_fused_tdf7_fmaps_memcore_ram
Used module:         $paramod$edd33d0e927eb6d030ae7a46766e9e09285a3a86\td_fused_top_td_fused_tdf10_fmaps
Used module:             \td_fused_top_td_fused_tdf10_fmaps_memcore
Used module:                 \td_fused_top_td_fused_tdf10_fmaps_memcore_ram
Used module:         $paramod$7b38140ac5060b4b75ad8ad8183cb55d0790bbdc\td_fused_top_td_fused_tdf4_fmaps
Used module:             \td_fused_top_td_fused_tdf4_fmaps_memcore
Used module:                 \td_fused_top_td_fused_tdf4_fmaps_memcore_ram
Used module:         $paramod$65d1440a63dba82a8eafc2507586138d80c3d8e3\td_fused_top_td_fused_tdf3_fmaps
Used module:             \td_fused_top_td_fused_tdf3_fmaps_memcore
Used module:                 \td_fused_top_td_fused_tdf3_fmaps_memcore_ram
Used module:         $paramod$22705fb2bc0bf18cffc43ef14e5761e12460c15b\td_fused_top_td_fused_tdf1_fmaps
Used module:             \td_fused_top_td_fused_tdf1_fmaps_memcore
Used module:                 \td_fused_top_td_fused_tdf1_fmaps_memcore_ram
Used module:     $paramod$955da14d1d7f38b15dad07fb61c33b923b25a903\td_fused_top_tdf12_adjustments
Used module:         \td_fused_top_tdf12_adjustments_ram
Used module:     $paramod$a23c64bf319624a6fe08eb8b4983106e0da8e2c2\td_fused_top_tdf4_adjustments
Used module:         \td_fused_top_tdf4_adjustments_ram
Used module:     $paramod$02629eec97ee8ef5b59d5064951ae8021c6aa43b\td_fused_top_tdf10_adjustments
Used module:         \td_fused_top_tdf10_adjustments_ram
Used module:     $paramod$ca12e230df22ae81c12f10cd859c97e879bd38fe\td_fused_top_tdf9_adjustments
Used module:         \td_fused_top_tdf9_adjustments_ram
Used module:     $paramod$8301670f0f9fdb189375a55dcddca52c896cd495\td_fused_top_tdf7_adjustments
Used module:         \td_fused_top_tdf7_adjustments_ram
Used module:     $paramod$fcb2748fff05183d986cbec978b9d82d4d1113eb\td_fused_top_tdf2_adjustments
Used module:         \td_fused_top_tdf2_adjustments_ram
Used module:     $paramod$780327b8c2b222663542bd5685d2be9b565ba5cb\td_fused_top_tdf1_adjustments
Used module:         \td_fused_top_tdf1_adjustments_ram
Used module:     $paramod$ad36c74b9887a318c0b4db9ec02e6686cfaaa2b9\td_fused_top_tdf12_filters_1
Used module:         \td_fused_top_tdf12_filters_1_rom
Used module:     $paramod$ad36c74b9887a318c0b4db9ec02e6686cfaaa2b9\td_fused_top_tdf12_filters_0
Used module:         \td_fused_top_tdf12_filters_0_ram
Used module:     $paramod$cf352583f97207189d522718641b5ce988603a16\td_fused_top_tdf10_l2_filters_1
Used module:         \td_fused_top_tdf10_l2_filters_1_rom
Used module:     $paramod$cf352583f97207189d522718641b5ce988603a16\td_fused_top_tdf10_l2_filters_0
Used module:         \td_fused_top_tdf10_l2_filters_0_ram
Used module:     $paramod$4c3ff372e995735d617d33cf5e78b9285161ccfe\td_fused_top_tdf10_filters_1
Used module:         \td_fused_top_tdf10_filters_1_rom
Used module:     $paramod$4c3ff372e995735d617d33cf5e78b9285161ccfe\td_fused_top_tdf10_filters_0
Used module:         \td_fused_top_tdf10_filters_0_ram
Used module:     $paramod$cf352583f97207189d522718641b5ce988603a16\td_fused_top_tdf9_filters
Used module:         \td_fused_top_tdf9_filters_ram
Used module:     $paramod$ed5632e040d6d940873e8301c5feceeb685c3c15\td_fused_top_tdf8_filters_1
Used module:         \td_fused_top_tdf8_filters_1_rom
Used module:     $paramod$ed5632e040d6d940873e8301c5feceeb685c3c15\td_fused_top_tdf8_filters_0
Used module:         \td_fused_top_tdf8_filters_0_ram
Used module:     $paramod$8f5fc2482f04bd7b3b8ce6da0185ed8b34980cb3\td_fused_top_tdf7_l2_filters_1
Used module:         \td_fused_top_tdf7_l2_filters_1_rom
Used module:     $paramod$8f5fc2482f04bd7b3b8ce6da0185ed8b34980cb3\td_fused_top_tdf7_l2_filters_0
Used module:         \td_fused_top_tdf7_l2_filters_0_ram
Used module:     $paramod$ed4d68707de5e7832aa12b0320e08c16aaaa9366\td_fused_top_tdf7_filters_1
Used module:         \td_fused_top_tdf7_filters_1_rom
Used module:     $paramod$ed4d68707de5e7832aa12b0320e08c16aaaa9366\td_fused_top_tdf7_filters_0
Used module:         \td_fused_top_tdf7_filters_0_ram
Used module:     $paramod$8f5fc2482f04bd7b3b8ce6da0185ed8b34980cb3\td_fused_top_tdf6_filters
Used module:         \td_fused_top_tdf6_filters_ram
Used module:     $paramod$58c9a83b67a5f529375e7fe79532240e93d25d7b\td_fused_top_tdf5_filters_1
Used module:         \td_fused_top_tdf5_filters_1_rom
Used module:     $paramod$58c9a83b67a5f529375e7fe79532240e93d25d7b\td_fused_top_tdf5_filters_0
Used module:         \td_fused_top_tdf5_filters_0_ram
Used module:     $paramod$40a30e741eb8c3896106e6bb8cef075e57975c5a\td_fused_top_tdf4_l2_filters_1
Used module:         \td_fused_top_tdf4_l2_filters_1_rom
Used module:     $paramod$40a30e741eb8c3896106e6bb8cef075e57975c5a\td_fused_top_tdf4_l2_filters_0
Used module:         \td_fused_top_tdf4_l2_filters_0_ram
Used module:     $paramod$5c2f3ed160097bb23ddad0cf55bdfccb930ddc12\td_fused_top_tdf4_filters_1
Used module:         \td_fused_top_tdf4_filters_1_rom
Used module:     $paramod$5c2f3ed160097bb23ddad0cf55bdfccb930ddc12\td_fused_top_tdf4_filters_0
Used module:         \td_fused_top_tdf4_filters_0_ram
Used module:     $paramod$5f56305bb8371b430e0af77bb552fdcdd1010ffe\td_fused_top_tdf3_filters
Used module:         \td_fused_top_tdf3_filters_ram
Used module:     $paramod$a550f5bd5e39d20e21d0b1688d08ca335770239f\td_fused_top_tdf2_filters_1
Used module:         \td_fused_top_tdf2_filters_1_rom
Used module:     $paramod$a550f5bd5e39d20e21d0b1688d08ca335770239f\td_fused_top_tdf2_filters_0
Used module:         \td_fused_top_tdf2_filters_0_ram
Used module:     $paramod$0d9fa3795ba47f04f46dda4be048e0751ddac7c7\td_fused_top_tdf1_filters_1
Used module:         \td_fused_top_tdf1_filters_1_rom
Used module:     $paramod$0d9fa3795ba47f04f46dda4be048e0751ddac7c7\td_fused_top_tdf1_filters_0
Used module:         \td_fused_top_tdf1_filters_0_ram

2.116. Analyzing design hierarchy..
Top module:  \td_fused_top
Used module:     $paramod\td_fused_top_regslice_both\DataWidth=s32'00000000000000000000000000000001
Used module:     $paramod\td_fused_top_regslice_both\DataWidth=s32'00000000000000000000000000000010
Used module:     $paramod\td_fused_top_regslice_both\DataWidth=s32'00000000000000000000000000010000
Used module:     \td_fused_top_td_fused
Used module:         \td_fused_top_td_fused_axi_out
Used module:             $paramod$6a718d018631f38c70b32ebbc300a5888ff0cde8\td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1
Used module:                 \td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0
Used module:         \td_fused_top_tdf12_13
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP47680
Used module:                 \td_fused_top_start_for_tdf12_readFilters82_U0
Used module:                     \td_fused_top_start_for_tdf12_readFilters82_U0_shiftReg
Used module:                 \td_fused_top_fifo_w16_d2_S_x9
Used module:                     \td_fused_top_fifo_w16_d2_S_x9_shiftReg
Used module:                 \td_fused_top_fifo_w8_d8_S_x
Used module:                     \td_fused_top_fifo_w8_d8_S_x_shiftReg
Used module:                 \td_fused_top_fifo_w4_d8_S_x0
Used module:                     \td_fused_top_fifo_w4_d8_S_x0_shiftReg
Used module:                 \td_fused_top_fifo_w9_d8_S
Used module:                     \td_fused_top_fifo_w9_d8_S_shiftReg
Used module:                 \td_fused_top_fifo_w9_d2_S
Used module:                     \td_fused_top_fifo_w9_d2_S_shiftReg
Used module:                 \td_fused_top_tdf12_writeOutputs_unaligned
Used module:                     $paramod$2cc697b95dae621c23ec527898048e96d6aad65a\td_fused_top_mul_10s_9ns_16_1_1
Used module:                         \td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0
Used module:                 \td_fused_top_tdf12_adjust
Used module:                     $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1
Used module:                         \td_fused_top_ap_hmul_3_max_dsp_16
Used module:                             \FPMult_16
Used module:                                 \FPMult_RoundModule
Used module:                                 \FPMult_NormalizeModule
Used module:                                 \FPMult_ExecuteModule
Used module:                                 \FPMult_PrepModule
Used module:                     $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1
Used module:                         \td_fused_top_ap_hadd_6_full_dsp_16
Used module:                             \FPAddSub
Used module:                                 \FPAddSub_ExceptionModule
Used module:                                 \FPAddSub_RoundModule
Used module:                                 \FPAddSub_NormalizeShift2
Used module:                                 \FPAddSub_NormalizeShift1
Used module:                                 \FPAddSub_NormalizeModule
Used module:                                 \FPAddSub_ExecutionModule
Used module:                                 \FPAddSub_AlignShift2
Used module:                                 \FPAddSub_AlignShift1
Used module:                                 \FPAddSub_AlignModule
Used module:                                 \FPAddSub_PrealignModule
Used module:                     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1
Used module:                 \td_fused_top_Block_entry_proc_proc574
Used module:                 \td_fused_top_tdf12_accum_3_1
Used module:                 \td_fused_top_Block_entry_proc_proc573
Used module:                 \td_fused_top_tdf12_accum_3
Used module:                 \td_fused_top_tdf12_accum_2
Used module:                 \td_fused_top_tdf12_accum_1
Used module:                 \td_fused_top_tdf12_dot_product
Used module:                 \td_fused_top_tdf12_readFilters82
Used module:                 \td_fused_top_tdf12_readInputs
Used module:                 \td_fused_top_tdf12_get_next_ijk
Used module:                 $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0_memcore_ram
Used module:                 $paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0_memcore_ram
Used module:                 $paramod$b62304d151914b25092b5cb636c35cea58e8e633\td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0_memcore_ram
Used module:                 $paramod$b62304d151914b25092b5cb636c35cea58e8e633\td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0_memcore_ram
Used module:         \td_fused_top_tdf11_14
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP47773
Used module:                 \td_fused_top_start_for_tdf11_readFilters77_U0
Used module:                     \td_fused_top_start_for_tdf11_readFilters77_U0_shiftReg
Used module:                 \td_fused_top_fifo_w16_d2_S_x8
Used module:                     \td_fused_top_fifo_w16_d2_S_x8_shiftReg
Used module:                 \td_fused_top_fifo_w7_d2_S_x0
Used module:                     \td_fused_top_fifo_w7_d2_S_x0_shiftReg
Used module:                 \td_fused_top_fifo_w8_d10_S_x
Used module:                     \td_fused_top_fifo_w8_d10_S_x_shiftReg
Used module:                 \td_fused_top_fifo_w4_d10_S_x
Used module:                     \td_fused_top_fifo_w4_d10_S_x_shiftReg
Used module:                 \td_fused_top_fifo_w1_d11_S_x0
Used module:                     \td_fused_top_fifo_w1_d11_S_x0_shiftReg
Used module:                 \td_fused_top_fifo_w7_d8_S_x0
Used module:                     \td_fused_top_fifo_w7_d8_S_x0_shiftReg
Used module:                 \td_fused_top_tdf11_l2_writeOutputs_1
Used module:                     $paramod$41016a40b5ca343c76f0efbff3251a4506302bba\td_fused_top_mux_816_16_1_1
Used module:                     $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_tdf11_l2_writeOutputs_1_running_sums_2
Used module:                         \td_fused_top_tdf11_l2_writeOutputs_1_running_sums_2_ram
Used module:                 \td_fused_top_tdf11_l2_accum
Used module:                 \td_fused_top_tdf11_l2_multiply75
Used module:                     $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1
Used module:                 \td_fused_top_tdf11_adjust
Used module:                     $paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1
Used module:                 \td_fused_top_Block_entry_proc_proc568
Used module:                 \td_fused_top_tdf11_accum_3_3
Used module:                 \td_fused_top_Block_entry_proc_proc567
Used module:                 \td_fused_top_tdf11_accum_3_2
Used module:                 \td_fused_top_Block_entry_proc_proc566
Used module:                 \td_fused_top_tdf11_accum_3_1
Used module:                 \td_fused_top_Block_entry_proc_proc565
Used module:                 \td_fused_top_tdf11_accum_3
Used module:                 \td_fused_top_tdf11_accum_2
Used module:                 \td_fused_top_tdf11_accum_1
Used module:                 \td_fused_top_tdf11_dot_product
Used module:                 \td_fused_top_tdf11_readFilters77
Used module:                     $paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1
Used module:                 \td_fused_top_tdf11_readInputs78
Used module:                 \td_fused_top_tdf11_get_next_ijk
Used module:                 $paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0_memcore_ram
Used module:                 $paramod$b62304d151914b25092b5cb636c35cea58e8e633\td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_products_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_products_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_products_0_memcore_ram
Used module:                 $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0_memcore_ram
Used module:                 $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram
Used module:                 $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0_memcore_ram
Used module:                 $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0_memcore_ram
Used module:         \td_fused_top_tdf10_15
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP47866
Used module:                 \td_fused_top_start_for_tdf10_readFilters70_U0
Used module:                     \td_fused_top_start_for_tdf10_readFilters70_U0_shiftReg
Used module:                 \td_fused_top_fifo_w16_d2_S_x7
Used module:                     \td_fused_top_fifo_w16_d2_S_x7_shiftReg
Used module:                 \td_fused_top_fifo_w7_d2_S_x
Used module:                     \td_fused_top_fifo_w7_d2_S_x_shiftReg
Used module:                 \td_fused_top_fifo_w8_d10_S
Used module:                     \td_fused_top_fifo_w8_d10_S_shiftReg
Used module:                 \td_fused_top_fifo_w4_d10_S
Used module:                     \td_fused_top_fifo_w4_d10_S_shiftReg
Used module:                 \td_fused_top_fifo_w1_d11_S_x
Used module:                     \td_fused_top_fifo_w1_d11_S_x_shiftReg
Used module:                 \td_fused_top_fifo_w7_d8_S_x
Used module:                     \td_fused_top_fifo_w7_d8_S_x_shiftReg
Used module:                 \td_fused_top_tdf10_l2_writeOutputs_1
Used module:                     $paramod$60c6820698acd06bb9a0b739a1738ac741e28ac5\td_fused_top_mux_464_16_1_1
Used module:                     $paramod$b62304d151914b25092b5cb636c35cea58e8e633\td_fused_top_tdf10_l2_writeOutputs_1_running_sums_3
Used module:                         \td_fused_top_tdf10_l2_writeOutputs_1_running_sums_3_ram
Used module:                 \td_fused_top_tdf10_l2_accum
Used module:                 \td_fused_top_tdf10_l2_multiply68
Used module:                 \td_fused_top_tdf10_adjust
Used module:                 \td_fused_top_Block_entry_proc_proc559
Used module:                 \td_fused_top_tdf10_accum_3_3
Used module:                 \td_fused_top_Block_entry_proc_proc558
Used module:                 \td_fused_top_tdf10_accum_3_2
Used module:                 \td_fused_top_Block_entry_proc_proc557
Used module:                 \td_fused_top_tdf10_accum_3_1
Used module:                 \td_fused_top_Block_entry_proc_proc556
Used module:                 \td_fused_top_tdf10_accum_3
Used module:                 \td_fused_top_tdf10_accum_2
Used module:                 \td_fused_top_tdf10_accum_1
Used module:                 \td_fused_top_tdf10_dot_product
Used module:                 \td_fused_top_tdf10_readFilters70
Used module:                 \td_fused_top_tdf10_readInputs71
Used module:                 \td_fused_top_tdf10_get_next_ijk
Used module:                 $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum2_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum2_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum2_out_0_memcore_ram
Used module:                 $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum1_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum1_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum1_out_0_memcore_ram
Used module:                 $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47866_products_0_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP47866_products_0_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP47866_products_0_0_memcore_ram
Used module:                 $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47866_ifmap_vec_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP47866_ifmap_vec_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP47866_ifmap_vec_0_memcore_ram
Used module:         \td_fused_top_tdf9_16
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48462
Used module:                 \td_fused_top_start_for_tdf9_readFilters64_U0
Used module:                     \td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg
Used module:                 \td_fused_top_fifo_w16_d2_S_x6
Used module:                     \td_fused_top_fifo_w16_d2_S_x6_shiftReg
Used module:                 \td_fused_top_fifo_w8_d7_S_x
Used module:                     \td_fused_top_fifo_w8_d7_S_x_shiftReg
Used module:                 \td_fused_top_fifo_w4_d7_S
Used module:                     \td_fused_top_fifo_w4_d7_S_shiftReg
Used module:                 \td_fused_top_fifo_w6_d7_S
Used module:                     \td_fused_top_fifo_w6_d7_S_shiftReg
Used module:                 \td_fused_top_fifo_w6_d2_S_x0
Used module:                     \td_fused_top_fifo_w6_d2_S_x0_shiftReg
Used module:                 \td_fused_top_tdf9_writeOutputs_unaligned
Used module:                 \td_fused_top_tdf9_adjust
Used module:                 \td_fused_top_Block_entry_proc_proc550
Used module:                 \td_fused_top_tdf9_accum_2
Used module:                 \td_fused_top_tdf9_accum_1
Used module:                 \td_fused_top_tdf9_dot_product
Used module:                 \td_fused_top_tdf9_readFilters64
Used module:                 \td_fused_top_tdf9_readInputs
Used module:                 \td_fused_top_tdf9_get_next_ijk
Used module:                 $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram
Used module:                 $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram
Used module:                 $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram
Used module:                 $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram
Used module:         \td_fused_top_tdf8_17
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP47956
Used module:                 \td_fused_top_start_for_tdf8_readFilters58_U0
Used module:                     \td_fused_top_start_for_tdf8_readFilters58_U0_shiftReg
Used module:                 \td_fused_top_fifo_w16_d2_S_x5
Used module:                     \td_fused_top_fifo_w16_d2_S_x5_shiftReg
Used module:                 \td_fused_top_fifo_w8_d2_S
Used module:                     \td_fused_top_fifo_w8_d2_S_shiftReg
Used module:                 \td_fused_top_fifo_w1_d8_S
Used module:                     \td_fused_top_fifo_w1_d8_S_shiftReg
Used module:                 \td_fused_top_fifo_w8_d8_S
Used module:                     \td_fused_top_fifo_w8_d8_S_shiftReg
Used module:                 \td_fused_top_fifo_w4_d8_S_x
Used module:                     \td_fused_top_fifo_w4_d8_S_x_shiftReg
Used module:                 \td_fused_top_fifo_w8_d7_S
Used module:                     \td_fused_top_fifo_w8_d7_S_shiftReg
Used module:                 \td_fused_top_fifo_w6_d2_S_x
Used module:                     \td_fused_top_fifo_w6_d2_S_x_shiftReg
Used module:                 \td_fused_top_tdf8_poolOutputs
Used module:                     $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1
Used module:                         \td_fused_top_ap_hcmp_0_no_dsp_16
Used module:                     \td_fused_top_tdf8_writeOutputs_aligned
Used module:                 \td_fused_top_tdf8_adjust
Used module:                 \td_fused_top_Block_entry_proc_proc545
Used module:                 \td_fused_top_tdf8_accum_2_3
Used module:                 \td_fused_top_Block_entry_proc_proc544
Used module:                 \td_fused_top_tdf8_accum_2_2
Used module:                 \td_fused_top_Block_entry_proc_proc543
Used module:                 \td_fused_top_tdf8_accum_2_1
Used module:                 \td_fused_top_Block_entry_proc_proc542
Used module:                 \td_fused_top_tdf8_accum_2
Used module:                 \td_fused_top_tdf8_accum_1
Used module:                 \td_fused_top_tdf8_dot_product
Used module:                 \td_fused_top_tdf8_readFilters58
Used module:                     $paramod$0a798cbc7902f454b0a3ef99e2a42f7441f71b19\td_fused_top_mux_416_32_1_1
Used module:                 \td_fused_top_tdf8_readInputs59
Used module:                 \td_fused_top_tdf8_get_next_ijk
Used module:                 $paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP47956_accum1_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP47956_accum1_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP47956_accum1_out_0_memcore_ram
Used module:                 $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47956_products_0_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP47956_products_0_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP47956_products_0_0_memcore_ram
Used module:                 $paramod$8dea2db416463a8f312819906908d61ee1133101\td_fused_top_dataflow_in_loop_TOP_LOOP47956_ifmap_vec_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP47956_ifmap_vec_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP47956_ifmap_vec_0_memcore_ram
Used module:         \td_fused_top_tdf7_18
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48049
Used module:                 \td_fused_top_start_for_tdf7_readFilters53_U0
Used module:                     \td_fused_top_start_for_tdf7_readFilters53_U0_shiftReg
Used module:                 \td_fused_top_fifo_w16_d2_S_x4
Used module:                     \td_fused_top_fifo_w16_d2_S_x4_shiftReg
Used module:                 \td_fused_top_fifo_w6_d2_S
Used module:                     \td_fused_top_fifo_w6_d2_S_shiftReg
Used module:                 \td_fused_top_fifo_w10_d10_S
Used module:                     \td_fused_top_fifo_w10_d10_S_shiftReg
Used module:                 \td_fused_top_fifo_w5_d10_S
Used module:                     \td_fused_top_fifo_w5_d10_S_shiftReg
Used module:                 \td_fused_top_fifo_w1_d11_S
Used module:                     \td_fused_top_fifo_w1_d11_S_shiftReg
Used module:                 \td_fused_top_fifo_w6_d8_S_x
Used module:                     \td_fused_top_fifo_w6_d8_S_x_shiftReg
Used module:                 \td_fused_top_tdf7_l2_writeOutputs_1
Used module:                     $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_tdf7_l2_writeOutputs_1_running_sums
Used module:                         \td_fused_top_tdf7_l2_writeOutputs_1_running_sums_ram
Used module:                 \td_fused_top_tdf7_l2_accum
Used module:                 \td_fused_top_tdf7_l2_multiply51
Used module:                 \td_fused_top_tdf7_adjust
Used module:                 \td_fused_top_Block_entry_proc_proc537
Used module:                 \td_fused_top_tdf7_accum_3_3
Used module:                 \td_fused_top_Block_entry_proc_proc536
Used module:                 \td_fused_top_tdf7_accum_3_2
Used module:                 \td_fused_top_Block_entry_proc_proc535
Used module:                 \td_fused_top_tdf7_accum_3_1
Used module:                 \td_fused_top_Block_entry_proc_proc534
Used module:                 \td_fused_top_tdf7_accum_3
Used module:                 \td_fused_top_tdf7_accum_2
Used module:                 \td_fused_top_tdf7_accum_1
Used module:                 \td_fused_top_tdf7_dot_product
Used module:                 \td_fused_top_tdf7_readFilters53
Used module:                 \td_fused_top_tdf7_readInputs54
Used module:                 \td_fused_top_tdf7_get_next_ijk
Used module:                 $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_partial_sums_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_partial_sums_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_partial_sums_0_memcore_ram
Used module:                 $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore_ram
Used module:                 $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum2_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum2_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum2_out_0_memcore_ram
Used module:                 $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum1_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum1_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum1_out_0_memcore_ram
Used module:                 $paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0_memcore_ram
Used module:                 $paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0_memcore_ram
Used module:         \td_fused_top_tdf6_19
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48545
Used module:                 \td_fused_top_start_for_tdf6_readFilters47_U0
Used module:                     \td_fused_top_start_for_tdf6_readFilters47_U0_shiftReg
Used module:                 \td_fused_top_fifo_w16_d2_S_x3
Used module:                     \td_fused_top_fifo_w16_d2_S_x3_shiftReg
Used module:                 \td_fused_top_fifo_w10_d7_S
Used module:                     \td_fused_top_fifo_w10_d7_S_shiftReg
Used module:                 \td_fused_top_fifo_w5_d7_S
Used module:                     \td_fused_top_fifo_w5_d7_S_shiftReg
Used module:                 \td_fused_top_fifo_w5_d2_S_x1
Used module:                     \td_fused_top_fifo_w5_d2_S_x1_shiftReg
Used module:                 \td_fused_top_tdf6_writeOutputs_unaligned
Used module:                 \td_fused_top_tdf6_adjust
Used module:                 \td_fused_top_Block_entry_proc_proc528
Used module:                 \td_fused_top_tdf6_accum_2
Used module:                 \td_fused_top_tdf6_accum_1
Used module:                 \td_fused_top_tdf6_dot_product
Used module:                 \td_fused_top_tdf6_readFilters47
Used module:                 \td_fused_top_tdf6_readInputs
Used module:                 \td_fused_top_tdf6_get_next_ijk
Used module:                 $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram
Used module:                 $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram
Used module:                 $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram
Used module:                 $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram
Used module:         \td_fused_top_tdf5_110
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48139
Used module:                 \td_fused_top_start_for_tdf5_readFilters41_U0
Used module:                     \td_fused_top_start_for_tdf5_readFilters41_U0_shiftReg
Used module:                 \td_fused_top_fifo_w16_d2_S_x2
Used module:                     \td_fused_top_fifo_w16_d2_S_x2_shiftReg
Used module:                 \td_fused_top_fifo_w7_d2_S
Used module:                     \td_fused_top_fifo_w7_d2_S_shiftReg
Used module:                 \td_fused_top_fifo_w1_d9_S_x
Used module:                     \td_fused_top_fifo_w1_d9_S_x_shiftReg
Used module:                 \td_fused_top_fifo_w10_d9_S
Used module:                     \td_fused_top_fifo_w10_d9_S_shiftReg
Used module:                 \td_fused_top_fifo_w5_d9_S_x
Used module:                     \td_fused_top_fifo_w5_d9_S_x_shiftReg
Used module:                 \td_fused_top_fifo_w7_d8_S
Used module:                     \td_fused_top_fifo_w7_d8_S_shiftReg
Used module:                 \td_fused_top_fifo_w5_d2_S_x0
Used module:                     \td_fused_top_fifo_w5_d2_S_x0_shiftReg
Used module:                 \td_fused_top_tdf5_poolOutputs
Used module:                     \td_fused_top_tdf5_writeOutputs_aligned
Used module:                 \td_fused_top_tdf5_adjust
Used module:                 \td_fused_top_Block_entry_proc_proc523
Used module:                 \td_fused_top_tdf5_accum_3_3
Used module:                 \td_fused_top_Block_entry_proc_proc522
Used module:                 \td_fused_top_tdf5_accum_3_2
Used module:                 \td_fused_top_Block_entry_proc_proc521
Used module:                 \td_fused_top_tdf5_accum_3_1
Used module:                 \td_fused_top_Block_entry_proc_proc520
Used module:                 \td_fused_top_tdf5_accum_3
Used module:                 \td_fused_top_tdf5_accum_2
Used module:                 \td_fused_top_tdf5_accum_1
Used module:                 \td_fused_top_tdf5_dot_product
Used module:                 \td_fused_top_tdf5_readFilters41
Used module:                 \td_fused_top_tdf5_readInputs42
Used module:                 \td_fused_top_tdf5_get_next_ijk
Used module:                 $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum2_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum2_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum2_out_0_memcore_ram
Used module:                 $paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum1_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum1_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum1_out_0_memcore_ram
Used module:                 $paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48139_products_0_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48139_products_0_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48139_products_0_0_memcore_ram
Used module:                 $paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48139_ifmap_vec_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48139_ifmap_vec_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48139_ifmap_vec_0_memcore_ram
Used module:         \td_fused_top_tdf4_111
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48232
Used module:                 \td_fused_top_start_for_tdf4_readFilters36_U0
Used module:                     \td_fused_top_start_for_tdf4_readFilters36_U0_shiftReg
Used module:                 \td_fused_top_fifo_w16_d2_S_x1
Used module:                     \td_fused_top_fifo_w16_d2_S_x1_shiftReg
Used module:                 \td_fused_top_fifo_w5_d2_S_x
Used module:                     \td_fused_top_fifo_w5_d2_S_x_shiftReg
Used module:                 \td_fused_top_fifo_w12_d11_S
Used module:                     \td_fused_top_fifo_w12_d11_S_shiftReg
Used module:                 \td_fused_top_fifo_w6_d11_S
Used module:                     \td_fused_top_fifo_w6_d11_S_shiftReg
Used module:                 \td_fused_top_fifo_w1_d12_S
Used module:                     \td_fused_top_fifo_w1_d12_S_shiftReg
Used module:                 \td_fused_top_fifo_w5_d9_S
Used module:                     \td_fused_top_fifo_w5_d9_S_shiftReg
Used module:                 \td_fused_top_tdf4_l2_writeOutputs_1
Used module:                     $paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1
Used module:                         \td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram
Used module:                 \td_fused_top_tdf4_l2_accum
Used module:                 \td_fused_top_tdf4_l2_multiply34
Used module:                 \td_fused_top_tdf4_adjust
Used module:                 \td_fused_top_Block_entry_proc_proc515
Used module:                 \td_fused_top_tdf4_accum_4_3
Used module:                 \td_fused_top_Block_entry_proc_proc514
Used module:                 \td_fused_top_tdf4_accum_4_2
Used module:                 \td_fused_top_Block_entry_proc_proc513
Used module:                 \td_fused_top_tdf4_accum_4_1
Used module:                 \td_fused_top_Block_entry_proc_proc512
Used module:                 \td_fused_top_tdf4_accum_4
Used module:                 \td_fused_top_tdf4_accum_3_3
Used module:                 \td_fused_top_tdf4_accum_3_2
Used module:                 \td_fused_top_tdf4_accum_3_1
Used module:                 \td_fused_top_tdf4_accum_3
Used module:                 \td_fused_top_tdf4_accum_2
Used module:                 \td_fused_top_tdf4_accum_1
Used module:                 \td_fused_top_tdf4_dot_product
Used module:                 \td_fused_top_tdf4_readFilters36
Used module:                 \td_fused_top_tdf4_readInputs37
Used module:                 \td_fused_top_tdf4_get_next_ijk
Used module:                 $paramod$3b3093dce04cc215b30fddfb79efe68f534335c0\td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0_memcore_ram
Used module:                 $paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0_memcore_ram
Used module:                 $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0_memcore_ram
Used module:                 $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum1_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum1_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum1_out_0_memcore_ram
Used module:                 $paramod$c421c05eea7f7e4cab96544d215fdd73ade25623\td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0_memcore_ram
Used module:                 $paramod$c421c05eea7f7e4cab96544d215fdd73ade25623\td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0_memcore_ram
Used module:         \td_fused_top_tdf3_112
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48628
Used module:                 \td_fused_top_start_for_tdf3_readFilters30_U0
Used module:                     \td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg
Used module:                 \td_fused_top_fifo_w16_d2_S_x0
Used module:                     \td_fused_top_fifo_w16_d2_S_x0_shiftReg
Used module:                 \td_fused_top_fifo_w12_d8_S
Used module:                     \td_fused_top_fifo_w12_d8_S_shiftReg
Used module:                 \td_fused_top_fifo_w6_d8_S
Used module:                     \td_fused_top_fifo_w6_d8_S_shiftReg
Used module:                 \td_fused_top_fifo_w4_d8_S
Used module:                     \td_fused_top_fifo_w4_d8_S_shiftReg
Used module:                 \td_fused_top_fifo_w4_d2_S_x
Used module:                     \td_fused_top_fifo_w4_d2_S_x_shiftReg
Used module:                 \td_fused_top_tdf3_writeOutputs_unaligned
Used module:                 \td_fused_top_tdf3_adjust
Used module:                 \td_fused_top_Block_entry_proc_proc506
Used module:                 \td_fused_top_tdf3_accum_3
Used module:                 \td_fused_top_tdf3_accum_2
Used module:                 \td_fused_top_tdf3_accum_1
Used module:                 \td_fused_top_tdf3_dot_product
Used module:                 \td_fused_top_tdf3_readFilters30
Used module:                 \td_fused_top_tdf3_readInputs
Used module:                 \td_fused_top_tdf3_get_next_ijk
Used module:                 $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram
Used module:                 $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram
Used module:                 $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram
Used module:                 $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram
Used module:         \td_fused_top_tdf2_113
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48322
Used module:                 \td_fused_top_start_for_tdf2_readFilters24_U0
Used module:                     \td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg
Used module:                 \td_fused_top_fifo_w16_d2_S_x
Used module:                     \td_fused_top_fifo_w16_d2_S_x_shiftReg
Used module:                 \td_fused_top_fifo_w5_d2_S
Used module:                     \td_fused_top_fifo_w5_d2_S_shiftReg
Used module:                 \td_fused_top_fifo_w1_d9_S
Used module:                     \td_fused_top_fifo_w1_d9_S_shiftReg
Used module:                 \td_fused_top_fifo_w12_d9_S
Used module:                     \td_fused_top_fifo_w12_d9_S_shiftReg
Used module:                 \td_fused_top_fifo_w6_d9_S
Used module:                     \td_fused_top_fifo_w6_d9_S_shiftReg
Used module:                 \td_fused_top_fifo_w5_d8_S
Used module:                     \td_fused_top_fifo_w5_d8_S_shiftReg
Used module:                 \td_fused_top_fifo_w3_d2_S
Used module:                     \td_fused_top_fifo_w3_d2_S_shiftReg
Used module:                 \td_fused_top_tdf2_poolOutputs
Used module:                     \td_fused_top_tdf2_writeOutputs_aligned
Used module:                 \td_fused_top_tdf2_adjust
Used module:                 \td_fused_top_Block_entry_proc_proc501
Used module:                 \td_fused_top_tdf2_accum_3_3
Used module:                 \td_fused_top_Block_entry_proc_proc500
Used module:                 \td_fused_top_tdf2_accum_3_2
Used module:                 \td_fused_top_Block_entry_proc_proc499
Used module:                 \td_fused_top_tdf2_accum_3_1
Used module:                 \td_fused_top_Block_entry_proc_proc498
Used module:                 \td_fused_top_tdf2_accum_3
Used module:                 \td_fused_top_tdf2_accum_2
Used module:                 \td_fused_top_tdf2_accum_1
Used module:                 \td_fused_top_tdf2_dot_product
Used module:                 \td_fused_top_tdf2_readFilters24
Used module:                 \td_fused_top_tdf2_readInputs25
Used module:                 \td_fused_top_tdf2_get_next_ijk
Used module:                 $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum2_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum2_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum2_out_0_memcore_ram
Used module:                 $paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum1_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum1_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum1_out_0_memcore_ram
Used module:                 $paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48322_products_0_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48322_products_0_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48322_products_0_0_memcore_ram
Used module:                 $paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48322_ifmap_vec_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP48322_ifmap_vec_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP48322_ifmap_vec_0_memcore_ram
Used module:         \td_fused_top_tdf1_114
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP16
Used module:                 \td_fused_top_start_for_tdf1_readFilters18_U0
Used module:                     \td_fused_top_start_for_tdf1_readFilters18_U0_shiftReg
Used module:                 \td_fused_top_fifo_w16_d2_S
Used module:                     \td_fused_top_fifo_w16_d2_S_shiftReg
Used module:                 \td_fused_top_fifo_w4_d2_S
Used module:                     \td_fused_top_fifo_w4_d2_S_shiftReg
Used module:                 \td_fused_top_fifo_w1_d10_S
Used module:                     \td_fused_top_fifo_w1_d10_S_shiftReg
Used module:                 \td_fused_top_fifo_w14_d10_S
Used module:                     \td_fused_top_fifo_w14_d10_S_shiftReg
Used module:                 \td_fused_top_fifo_w7_d10_S
Used module:                     \td_fused_top_fifo_w7_d10_S_shiftReg
Used module:                 \td_fused_top_fifo_w4_d9_S
Used module:                     \td_fused_top_fifo_w4_d9_S_shiftReg
Used module:                 \td_fused_top_fifo_w2_d2_S
Used module:                     \td_fused_top_fifo_w2_d2_S_shiftReg
Used module:                 \td_fused_top_tdf1_poolOutputs
Used module:                     \td_fused_top_tdf1_writeOutputs_aligned
Used module:                 \td_fused_top_tdf1_adjust
Used module:                 \td_fused_top_Block_entry_proc_proc493
Used module:                 \td_fused_top_tdf1_accum_4_3
Used module:                 \td_fused_top_Block_entry_proc_proc492
Used module:                 \td_fused_top_tdf1_accum_4_2
Used module:                 \td_fused_top_Block_entry_proc_proc491
Used module:                 \td_fused_top_tdf1_accum_4_1
Used module:                 \td_fused_top_Block_entry_proc_proc
Used module:                 \td_fused_top_tdf1_accum_4
Used module:                 \td_fused_top_tdf1_accum_3_3
Used module:                 \td_fused_top_tdf1_accum_3_2
Used module:                 \td_fused_top_tdf1_accum_3_1
Used module:                 \td_fused_top_tdf1_accum_3
Used module:                 \td_fused_top_tdf1_accum_2
Used module:                 \td_fused_top_tdf1_accum_1
Used module:                 \td_fused_top_tdf1_dot_product
Used module:                 \td_fused_top_tdf1_readFilters18
Used module:                     $paramod$650e5406c7bb925b4b57833ac913dfb331d8f672\td_fused_top_mux_416_16_1_1
Used module:                 \td_fused_top_tdf1_readInputs19
Used module:                 \td_fused_top_tdf1_get_next_ijk
Used module:                 $paramod$1c3fdfe2d333ed20f55eaf718322df2929f97cc7\td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram
Used module:                 $paramod$497f543945545dd539bb8d7e20364c59453413a8\td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0_memcore_ram
Used module:                 $paramod$9657d91e46df8b8b37709759cf269241c0d425b7\td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0_memcore_ram
Used module:                 $paramod$9657d91e46df8b8b37709759cf269241c0d425b7\td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec
Used module:                     \td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec_memcore
Used module:                         \td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec_memcore_ram
Used module:         \td_fused_top_td_fused_axi_in
Used module:             $paramod$3b3093dce04cc215b30fddfb79efe68f534335c0\td_fused_top_td_fused_axi_in_p
Used module:                 \td_fused_top_td_fused_axi_in_p_ram
Used module:         $paramod$67402f27afb73c76c52a608287c03394f027d325\td_fused_top_td_fused_final_fmaps
Used module:             \td_fused_top_td_fused_final_fmaps_memcore
Used module:                 \td_fused_top_td_fused_final_fmaps_memcore_ram
Used module:         $paramod$7a7848ab5fa7e9f6df257f0ef5926c0dbf050da0\td_fused_top_td_fused_tdf7_fmaps
Used module:             \td_fused_top_td_fused_tdf7_fmaps_memcore
Used module:                 \td_fused_top_td_fused_tdf7_fmaps_memcore_ram
Used module:         $paramod$edd33d0e927eb6d030ae7a46766e9e09285a3a86\td_fused_top_td_fused_tdf10_fmaps
Used module:             \td_fused_top_td_fused_tdf10_fmaps_memcore
Used module:                 \td_fused_top_td_fused_tdf10_fmaps_memcore_ram
Used module:         $paramod$7b38140ac5060b4b75ad8ad8183cb55d0790bbdc\td_fused_top_td_fused_tdf4_fmaps
Used module:             \td_fused_top_td_fused_tdf4_fmaps_memcore
Used module:                 \td_fused_top_td_fused_tdf4_fmaps_memcore_ram
Used module:         $paramod$65d1440a63dba82a8eafc2507586138d80c3d8e3\td_fused_top_td_fused_tdf3_fmaps
Used module:             \td_fused_top_td_fused_tdf3_fmaps_memcore
Used module:                 \td_fused_top_td_fused_tdf3_fmaps_memcore_ram
Used module:         $paramod$22705fb2bc0bf18cffc43ef14e5761e12460c15b\td_fused_top_td_fused_tdf1_fmaps
Used module:             \td_fused_top_td_fused_tdf1_fmaps_memcore
Used module:                 \td_fused_top_td_fused_tdf1_fmaps_memcore_ram
Used module:     $paramod$955da14d1d7f38b15dad07fb61c33b923b25a903\td_fused_top_tdf12_adjustments
Used module:         \td_fused_top_tdf12_adjustments_ram
Used module:     $paramod$a23c64bf319624a6fe08eb8b4983106e0da8e2c2\td_fused_top_tdf4_adjustments
Used module:         \td_fused_top_tdf4_adjustments_ram
Used module:     $paramod$02629eec97ee8ef5b59d5064951ae8021c6aa43b\td_fused_top_tdf10_adjustments
Used module:         \td_fused_top_tdf10_adjustments_ram
Used module:     $paramod$ca12e230df22ae81c12f10cd859c97e879bd38fe\td_fused_top_tdf9_adjustments
Used module:         \td_fused_top_tdf9_adjustments_ram
Used module:     $paramod$8301670f0f9fdb189375a55dcddca52c896cd495\td_fused_top_tdf7_adjustments
Used module:         \td_fused_top_tdf7_adjustments_ram
Used module:     $paramod$fcb2748fff05183d986cbec978b9d82d4d1113eb\td_fused_top_tdf2_adjustments
Used module:         \td_fused_top_tdf2_adjustments_ram
Used module:     $paramod$780327b8c2b222663542bd5685d2be9b565ba5cb\td_fused_top_tdf1_adjustments
Used module:         \td_fused_top_tdf1_adjustments_ram
Used module:     $paramod$ad36c74b9887a318c0b4db9ec02e6686cfaaa2b9\td_fused_top_tdf12_filters_1
Used module:         \td_fused_top_tdf12_filters_1_rom
Used module:     $paramod$ad36c74b9887a318c0b4db9ec02e6686cfaaa2b9\td_fused_top_tdf12_filters_0
Used module:         \td_fused_top_tdf12_filters_0_ram
Used module:     $paramod$cf352583f97207189d522718641b5ce988603a16\td_fused_top_tdf10_l2_filters_1
Used module:         \td_fused_top_tdf10_l2_filters_1_rom
Used module:     $paramod$cf352583f97207189d522718641b5ce988603a16\td_fused_top_tdf10_l2_filters_0
Used module:         \td_fused_top_tdf10_l2_filters_0_ram
Used module:     $paramod$4c3ff372e995735d617d33cf5e78b9285161ccfe\td_fused_top_tdf10_filters_1
Used module:         \td_fused_top_tdf10_filters_1_rom
Used module:     $paramod$4c3ff372e995735d617d33cf5e78b9285161ccfe\td_fused_top_tdf10_filters_0
Used module:         \td_fused_top_tdf10_filters_0_ram
Used module:     $paramod$cf352583f97207189d522718641b5ce988603a16\td_fused_top_tdf9_filters
Used module:         \td_fused_top_tdf9_filters_ram
Used module:     $paramod$ed5632e040d6d940873e8301c5feceeb685c3c15\td_fused_top_tdf8_filters_1
Used module:         \td_fused_top_tdf8_filters_1_rom
Used module:     $paramod$ed5632e040d6d940873e8301c5feceeb685c3c15\td_fused_top_tdf8_filters_0
Used module:         \td_fused_top_tdf8_filters_0_ram
Used module:     $paramod$8f5fc2482f04bd7b3b8ce6da0185ed8b34980cb3\td_fused_top_tdf7_l2_filters_1
Used module:         \td_fused_top_tdf7_l2_filters_1_rom
Used module:     $paramod$8f5fc2482f04bd7b3b8ce6da0185ed8b34980cb3\td_fused_top_tdf7_l2_filters_0
Used module:         \td_fused_top_tdf7_l2_filters_0_ram
Used module:     $paramod$ed4d68707de5e7832aa12b0320e08c16aaaa9366\td_fused_top_tdf7_filters_1
Used module:         \td_fused_top_tdf7_filters_1_rom
Used module:     $paramod$ed4d68707de5e7832aa12b0320e08c16aaaa9366\td_fused_top_tdf7_filters_0
Used module:         \td_fused_top_tdf7_filters_0_ram
Used module:     $paramod$8f5fc2482f04bd7b3b8ce6da0185ed8b34980cb3\td_fused_top_tdf6_filters
Used module:         \td_fused_top_tdf6_filters_ram
Used module:     $paramod$58c9a83b67a5f529375e7fe79532240e93d25d7b\td_fused_top_tdf5_filters_1
Used module:         \td_fused_top_tdf5_filters_1_rom
Used module:     $paramod$58c9a83b67a5f529375e7fe79532240e93d25d7b\td_fused_top_tdf5_filters_0
Used module:         \td_fused_top_tdf5_filters_0_ram
Used module:     $paramod$40a30e741eb8c3896106e6bb8cef075e57975c5a\td_fused_top_tdf4_l2_filters_1
Used module:         \td_fused_top_tdf4_l2_filters_1_rom
Used module:     $paramod$40a30e741eb8c3896106e6bb8cef075e57975c5a\td_fused_top_tdf4_l2_filters_0
Used module:         \td_fused_top_tdf4_l2_filters_0_ram
Used module:     $paramod$5c2f3ed160097bb23ddad0cf55bdfccb930ddc12\td_fused_top_tdf4_filters_1
Used module:         \td_fused_top_tdf4_filters_1_rom
Used module:     $paramod$5c2f3ed160097bb23ddad0cf55bdfccb930ddc12\td_fused_top_tdf4_filters_0
Used module:         \td_fused_top_tdf4_filters_0_ram
Used module:     $paramod$5f56305bb8371b430e0af77bb552fdcdd1010ffe\td_fused_top_tdf3_filters
Used module:         \td_fused_top_tdf3_filters_ram
Used module:     $paramod$a550f5bd5e39d20e21d0b1688d08ca335770239f\td_fused_top_tdf2_filters_1
Used module:         \td_fused_top_tdf2_filters_1_rom
Used module:     $paramod$a550f5bd5e39d20e21d0b1688d08ca335770239f\td_fused_top_tdf2_filters_0
Used module:         \td_fused_top_tdf2_filters_0_ram
Used module:     $paramod$0d9fa3795ba47f04f46dda4be048e0751ddac7c7\td_fused_top_tdf1_filters_1
Used module:         \td_fused_top_tdf1_filters_1_rom
Used module:     $paramod$0d9fa3795ba47f04f46dda4be048e0751ddac7c7\td_fused_top_tdf1_filters_0
Used module:         \td_fused_top_tdf1_filters_0_ram
Removing unused module `\td_fused_top_td_fused_tdf7_fmaps'.
Removing unused module `\td_fused_top_td_fused_tdf4_fmaps'.
Removing unused module `\td_fused_top_td_fused_tdf3_fmaps'.
Removing unused module `\td_fused_top_td_fused_tdf1_fmaps'.
Removing unused module `\td_fused_top_td_fused_tdf10_fmaps'.
Removing unused module `\td_fused_top_td_fused_final_fmaps'.
Removing unused module `\td_fused_top_td_fused_axi_in_p'.
Removing unused module `\td_fused_top_tdf9_filters'.
Removing unused module `\td_fused_top_tdf9_adjustments'.
Removing unused module `\td_fused_top_tdf8_filters_1'.
Removing unused module `\td_fused_top_tdf8_filters_0'.
Removing unused module `\td_fused_top_tdf7_l2_writeOutputs_1_running_sums'.
Removing unused module `\td_fused_top_tdf7_l2_filters_1'.
Removing unused module `\td_fused_top_tdf7_l2_filters_0'.
Removing unused module `\td_fused_top_tdf7_filters_1'.
Removing unused module `\td_fused_top_tdf7_filters_0'.
Removing unused module `\td_fused_top_tdf7_adjustments'.
Removing unused module `\td_fused_top_tdf6_filters'.
Removing unused module `\td_fused_top_tdf5_filters_1'.
Removing unused module `\td_fused_top_tdf5_filters_0'.
Removing unused module `\td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1'.
Removing unused module `\td_fused_top_tdf4_l2_filters_1'.
Removing unused module `\td_fused_top_tdf4_l2_filters_0'.
Removing unused module `\td_fused_top_tdf4_filters_1'.
Removing unused module `\td_fused_top_tdf4_filters_0'.
Removing unused module `\td_fused_top_tdf4_adjustments'.
Removing unused module `\td_fused_top_tdf3_filters'.
Removing unused module `\td_fused_top_tdf2_filters_1'.
Removing unused module `\td_fused_top_tdf2_filters_0'.
Removing unused module `\td_fused_top_tdf2_adjustments'.
Removing unused module `\td_fused_top_tdf1_filters_1'.
Removing unused module `\td_fused_top_tdf1_filters_0'.
Removing unused module `\td_fused_top_tdf1_adjustments'.
Removing unused module `\td_fused_top_tdf12_filters_1'.
Removing unused module `\td_fused_top_tdf12_filters_0'.
Removing unused module `\td_fused_top_tdf12_adjustments'.
Removing unused module `\td_fused_top_tdf11_l2_writeOutputs_1_running_sums_2'.
Removing unused module `\td_fused_top_tdf10_l2_writeOutputs_1_running_sums_3'.
Removing unused module `\td_fused_top_tdf10_l2_filters_1'.
Removing unused module `\td_fused_top_tdf10_l2_filters_0'.
Removing unused module `\td_fused_top_tdf10_filters_1'.
Removing unused module `\td_fused_top_tdf10_filters_0'.
Removing unused module `\td_fused_top_tdf10_adjustments'.
Removing unused module `\td_fused_top_regslice_both'.
Removing unused module `\td_fused_top_mux_816_16_1_1'.
Removing unused module `\td_fused_top_mux_464_16_1_1'.
Removing unused module `\td_fused_top_mux_42_16_1_1'.
Removing unused module `\td_fused_top_mux_42_1_1_1'.
Removing unused module `\td_fused_top_mux_416_64_1_1'.
Removing unused module `\td_fused_top_mux_416_32_1_1'.
Removing unused module `\td_fused_top_mux_416_16_1_1'.
Removing unused module `\td_fused_top_mul_10s_9ns_16_1_1'.
Removing unused module `\td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1'.
Removing unused module `\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Removing unused module `\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Removing unused module `\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1'.
Removing unused module `\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP48322_products_0_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP48322_ifmap_vec_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum2_out_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum1_out_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum1_out_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP48139_products_0_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP48139_ifmap_vec_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum2_out_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum1_out_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_partial_sums_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum2_out_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum1_out_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP47956_products_0_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP47956_ifmap_vec_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP47956_accum1_out_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP47866_products_0_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_products_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP47866_ifmap_vec_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum2_out_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum1_out_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0'.
Removed 110 unused modules.
Mapping positional arguments of cell FPAddSub.Exceptionmodule (FPAddSub_ExceptionModule).
Mapping positional arguments of cell FPAddSub.RoundModule (FPAddSub_RoundModule).
Mapping positional arguments of cell FPAddSub.NormalizeShift2 (FPAddSub_NormalizeShift2).
Mapping positional arguments of cell FPAddSub.NormalizeShift1 (FPAddSub_NormalizeShift1).
Mapping positional arguments of cell FPAddSub.NormalizeModule (FPAddSub_NormalizeModule).
Mapping positional arguments of cell FPAddSub.ExecutionModule (FPAddSub_ExecutionModule).
Mapping positional arguments of cell FPAddSub.AlignShift2 (FPAddSub_AlignShift2).
Mapping positional arguments of cell FPAddSub.AlignShift1 (FPAddSub_AlignShift1).
Mapping positional arguments of cell FPAddSub.AlignModule (FPAddSub_AlignModule).
Mapping positional arguments of cell FPAddSub.PrealignModule (FPAddSub_PrealignModule).
Mapping positional arguments of cell FPMult_16.RoundModule (FPMult_RoundModule).
Mapping positional arguments of cell FPMult_16.NormalizeModule (FPMult_NormalizeModule).
Mapping positional arguments of cell FPMult_16.ExecuteModule (FPMult_ExecuteModule).
Mapping positional arguments of cell FPMult_16.PrepModule (FPMult_PrepModule).

Warnings: 546 unique messages, 546 total
End of script. Logfile hash: 580412f820, CPU: user 8.17s system 0.27s, MEM: 868.00 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 89% 2x read_verilog (7 sec), 10% 1x hierarchy (0 sec)
