$comment
	File created using the following command:
		vcd file mealy.msim.vcd -direction
$end
$date
	Fri Oct 20 17:02:13 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module mealy_vlg_vec_tst $end
$var reg 1 ! CLOCK $end
$var reg 1 " DOWN $end
$var reg 1 # RESET $end
$var reg 1 $ UP $end
$var wire 1 % OUT_A $end
$var wire 1 & OUT_B $end
$var wire 1 ' OUT_C $end
$var wire 1 ( OUT_D $end
$var wire 1 ) OUT_E $end
$var wire 1 * OUT_F $end
$var wire 1 + OUT_G $end

$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 OUT_A~output_o $end
$var wire 1 3 OUT_B~output_o $end
$var wire 1 4 OUT_C~output_o $end
$var wire 1 5 OUT_D~output_o $end
$var wire 1 6 OUT_G~output_o $end
$var wire 1 7 OUT_F~output_o $end
$var wire 1 8 OUT_E~output_o $end
$var wire 1 9 CLOCK~input_o $end
$var wire 1 : DOWN~input_o $end
$var wire 1 ; UP~input_o $end
$var wire 1 < inst7|inst53~0_combout $end
$var wire 1 = inst7|inst53~1_combout $end
$var wire 1 > inst7|inst53~2_combout $end
$var wire 1 ? RESET~input_o $end
$var wire 1 @ inst|inst2~q $end
$var wire 1 A inst7|inst54~0_combout $end
$var wire 1 B inst7|inst54~1_combout $end
$var wire 1 C inst|inst3~q $end
$var wire 1 D inst7|inst27~combout $end
$var wire 1 E inst7|inst52~0_combout $end
$var wire 1 F inst7|inst52~1_combout $end
$var wire 1 G inst7|inst52~2_combout $end
$var wire 1 H inst7|inst52~3_combout $end
$var wire 1 I inst|inst1~q $end
$var wire 1 J inst7|inst41~0_combout $end
$var wire 1 K inst7|inst41~1_combout $end
$var wire 1 L inst|inst0~q $end
$var wire 1 M inst4|inst52~0_combout $end
$var wire 1 N inst4|inst52~1_combout $end
$var wire 1 O inst4|inst52~3_combout $end
$var wire 1 P inst4|inst52~2_combout $end
$var wire 1 Q inst4|inst52~4_combout $end
$var wire 1 R inst4|inst13~0_combout $end
$var wire 1 S inst4|inst13~1_combout $end
$var wire 1 T inst4|inst13~2_combout $end
$var wire 1 U inst7|inst17~0_combout $end
$var wire 1 V inst4|inst22~2_combout $end
$var wire 1 W inst4|inst22~6_combout $end
$var wire 1 X inst4|inst22~3_combout $end
$var wire 1 Y inst4|inst22~4_combout $end
$var wire 1 Z inst4|inst22~5_combout $end
$var wire 1 [ inst4|inst22~combout $end
$var wire 1 \ inst4|inst30~combout $end
$var wire 1 ] inst8|instB~0_combout $end
$var wire 1 ^ inst8|instB~1_combout $end
$var wire 1 _ inst8|instB~2_combout $end
$var wire 1 ` inst4|inst31~combout $end
$var wire 1 a inst8|instB~3_combout $end
$var wire 1 b inst8|instA~0_combout $end
$var wire 1 c inst8|instB~4_combout $end
$var wire 1 d inst8|instB~5_combout $end
$var wire 1 e inst8|instC~0_combout $end
$var wire 1 f inst8|instD~0_combout $end
$var wire 1 g inst8|instG~0_combout $end
$var wire 1 h inst8|instF~0_combout $end
$var wire 1 i inst8|instE~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
1$
1%
0&
0'
1(
1)
0*
0+
0,
1-
x.
1/
10
11
12
03
04
15
06
07
18
09
0:
1;
0<
0=
0>
1?
0@
0A
0B
0C
0D
1E
1F
0G
0H
0I
0J
1K
0L
0M
0N
0O
1P
0Q
0R
0S
1T
1U
1V
1W
1X
1Y
0Z
0[
0\
1]
1^
1_
0`
1a
0b
1c
1d
1e
0f
1g
1h
0i
$end
#80000
1!
19
#160000
0#
0$
0!
0?
0;
09
1`
0W
0V
0P
0K
0a
0Y
0X
1Q
0h
0g
1b
1Z
02
16
17
1[
1*
1+
0%
1g
1f
05
06
0+
0(
#1000000
