# Reading C:/altera/90/modelsim_ase/tcl/vsim/pref.tcl 
# do lab2_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\90\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\90\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Administrator/Desktop/projects/plis/lab2 {C:/Users/Administrator/Desktop/projects/plis/lab2/lab2.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module lab2
# -- Compiling module lab2_delay
# -- Compiling module delay
# 
# Top level modules:
# 	lab2
# 	lab2_delay
# 	delay
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Administrator/Desktop/projects/plis/lab2 {C:/Users/Administrator/Desktop/projects/plis/lab2/testbench2;.v}
# Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
# -- Compiling module testbench2
# 
# Top level modules:
# 	testbench2
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L flex10ke_ver -L rtl_work -L work -voptargs="+acc" testbench2
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L flex10ke_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps testbench2 
# Loading work.testbench2
# Loading work.lab2_delay
# 
# add wave *
