// Copyright 2025 The Axvisor Team
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//     http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.

use tock_registers::LocalRegisterCopy;
use tock_registers::register_bitfields;
use tock_registers::registers::ReadWrite;

register_bitfields! {
    u32,
    pub LVT_LINT0 [
        /// Reserved1
        Reserved1 OFFSET(17) NUMBITS(15) [],
        /// Mask
        Mask OFFSET(16) NUMBITS(1) [
            /// Not masked.
            NotMasked = 0,
            /// Masked.
            Masked = 1
        ],
        /// Trigger Mode Selects the trigger mode for the local LINT0 and LINT1 pins:
        /// (0) edge sensitive and (1) level sensitive.
        /// This flag is only used when the delivery mode is Fixed.
        /// When the delivery mode is NMI, SMI, or INIT, the trigger mode is always edge sensitive.
        /// When the delivery mode is ExtINT, the trigger mode is always level sensitive. The timer and error interrupts are always treated as edge sensitive.
        /// If the local APIC is not used in conjunction with an I/O APIC and fixed delivery mode is selected;
        /// the Pentium 4, Intel Xeon, and P6 family processors will always use level-sensitive triggering, regardless if edge-sensitive triggering is selected.
        /// Software should always set the trigger mode in the LVT LINT1 register to 0 (edge sensitive). Level-sensitive interrupts are not supported for LINT1.
        TriggerMode OFFSET(15) NUMBITS(1) [
            /// Edge sensitive.
            EdgeSensitive = 0,
            /// Level sensitive.
            LevelSensitive = 1
        ],
        /// Remote IRR Flag (Read Only)
        /// For fixed mode, level-triggered interrupts;
        /// this flag is set when the local APIC accepts the interrupt for servicing and is reset when an EOI command is received from the processor.
        /// The meaning of this flag is undefined for edge-triggered interrupts and other delivery modes.
        RemoteIRR OFFSET(14) NUMBITS(1) [],
        /// Interrupt Input Pin Polarity Specifies the polarity of the corresponding interrupt pin:
        /// (0) active high or (1) active low.
        InterruptInputPinPolarity OFFSET(13) NUMBITS(1) [
            /// Active high.
            ActiveHigh = 0,
            /// Active low.
            ActiveLow = 1
        ],
        /// Delivery Status (Read Only): Indicates the interrupt delivery status
        DeliveryStatus OFFSET(12) NUMBITS(1) [
            /// 0 (Idle)
            /// There is currently no activity for this interrupt source,
            /// or the previous interrupt from this source was delivered to the processor core and accepted.
            Idle = 0,
            /// 1 (Send Pending)
            /// Indicates that an interrupt from this source has been delivered to the processor core
            /// but has not yet been accepted (see Section 11.5.5, “Local Interrupt Acceptance”).
            SendPending = 1
        ],
        Reserved0 OFFSET(11) NUMBITS(1) [],
        /// Delivery Mode: Specifies the type of interrupt to be sent to the processor.
        /// Some delivery modes will only operate as intended when used in conjunction with a specific trigger mode.
        DeliveryMode OFFSET(8) NUMBITS(3) [
            /// 000 (Fixed) Delivers the interrupt specified in the vector field.
            Fixed = 0b000,
            /// 010 (SMI) Delivers an SMI interrupt to the processor core through
            /// the processor’s local SMI signal path.
            /// When using this delivery mode, the vector field should be set to 00H for future compatibility.
            SMI = 0b010,
            /// 100 (NMI) Delivers an NMI interrupt to the processor. The vector information is ignored.
            NMI = 0b100,
            /// 101 (INIT) Delivers an INIT request to the processor core,
            /// which causes the processor to perform an INIT.
            /// When using this delivery mode, the vector field should be set to 00H for future compatibility.
            /// Not supported for the LVT CMCI register, the LVT thermal monitor register, or the LVT performance counter register.
            INIT = 0b101,
            /// 110 Reserved; not supported for any LVT register.
            Reserved = 0b110,
            /// 111 (ExtINT) Causes the processor to respond to the interrupt
            /// as if the interrupt originated in an externally connected (8259A-compatible) interrupt controller.
            /// A special INTA bus cycle corresponding to ExtINT, is routed to the external controller.
            /// The external controller is expected to supply the vector information.
            /// The APIC architecture supports only one ExtINT source in a system, usually contained in the compatibility bridge.
            /// Only one processor in the system should have an LVT entry configured to use the ExtINT delivery mode.
            /// Not supported for the LVT CMCI register, the LVT thermal monitor register, or the LVT performance counter register.
            ExtINT = 0b111
        ],
        /// Vector: Interrupt vector number.
        Vector OFFSET(0) NUMBITS(8) [],
    ]
}

/// LVT LINT0 Register (FEE0 0350H)
/// Specifies interrupt delivery when an interrupt is signaled at the LINT0 pin.
pub type LvtLint0RegisterMmio = ReadWrite<u32, LVT_LINT0::Register>;

/// A read-write copy of LVT LINT0 Register (FEE0 0350H).
///
/// This behaves very similarly to a MMIO read-write register, but instead of doing a
/// volatile read to MMIO to get the value for each function call, a copy of the
/// register contents are stored locally in memory.
pub type LvtLint0RegisterLocal = LocalRegisterCopy<u32, LVT_LINT0::Register>;
