
RoboTec.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000018  00800100  000003fe  00000492  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000003fe  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000007  00800118  00800118  000004aa  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000004aa  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000000c8  00000000  00000000  000004da  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000617  00000000  00000000  000005a2  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000396  00000000  00000000  00000bb9  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000353  00000000  00000000  00000f4f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000001a8  00000000  00000000  000012a4  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000252  00000000  00000000  0000144c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000373  00000000  00000000  0000169e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000098  00000000  00000000  00001a11  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 56 00 	jmp	0xac	; 0xac <__ctors_end>
   4:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
   8:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
   c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  10:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  14:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  18:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  1c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  20:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  24:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  28:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  2c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  30:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  34:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  38:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  3c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  40:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  44:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  48:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  4c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  50:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  54:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  58:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  5c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  60:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  64:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  68:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  6c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  70:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  74:	0c 94 a6 01 	jmp	0x34c	; 0x34c <__vector_29>
  78:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  7c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  80:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  84:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  88:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  8c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  90:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  94:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  98:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  9c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  a0:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  a4:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  a8:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>

000000ac <__ctors_end>:
  ac:	11 24       	eor	r1, r1
  ae:	1f be       	out	0x3f, r1	; 63
  b0:	cf ef       	ldi	r28, 0xFF	; 255
  b2:	da e0       	ldi	r29, 0x0A	; 10
  b4:	de bf       	out	0x3e, r29	; 62
  b6:	cd bf       	out	0x3d, r28	; 61

000000b8 <__do_copy_data>:
  b8:	11 e0       	ldi	r17, 0x01	; 1
  ba:	a0 e0       	ldi	r26, 0x00	; 0
  bc:	b1 e0       	ldi	r27, 0x01	; 1
  be:	ee ef       	ldi	r30, 0xFE	; 254
  c0:	f3 e0       	ldi	r31, 0x03	; 3
  c2:	02 c0       	rjmp	.+4      	; 0xc8 <__do_copy_data+0x10>
  c4:	05 90       	lpm	r0, Z+
  c6:	0d 92       	st	X+, r0
  c8:	a8 31       	cpi	r26, 0x18	; 24
  ca:	b1 07       	cpc	r27, r17
  cc:	d9 f7       	brne	.-10     	; 0xc4 <__do_copy_data+0xc>

000000ce <__do_clear_bss>:
  ce:	21 e0       	ldi	r18, 0x01	; 1
  d0:	a8 e1       	ldi	r26, 0x18	; 24
  d2:	b1 e0       	ldi	r27, 0x01	; 1
  d4:	01 c0       	rjmp	.+2      	; 0xd8 <.do_clear_bss_start>

000000d6 <.do_clear_bss_loop>:
  d6:	1d 92       	st	X+, r1

000000d8 <.do_clear_bss_start>:
  d8:	af 31       	cpi	r26, 0x1F	; 31
  da:	b2 07       	cpc	r27, r18
  dc:	e1 f7       	brne	.-8      	; 0xd6 <.do_clear_bss_loop>
  de:	0e 94 94 01 	call	0x328	; 0x328 <main>
  e2:	0c 94 fd 01 	jmp	0x3fa	; 0x3fa <_exit>

000000e6 <__bad_interrupt>:
  e6:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ea <ADC_interuptInit>:

}

void ADC_interuptInit()
{
		ADMUX |= (1 << REFS0) | (1 << REFS1); //Foloseste referinta
  ea:	ec e7       	ldi	r30, 0x7C	; 124
  ec:	f0 e0       	ldi	r31, 0x00	; 0
  ee:	80 81       	ld	r24, Z
  f0:	80 6c       	ori	r24, 0xC0	; 192
  f2:	80 83       	st	Z, r24
		ADCSRA |=  (1<<ADATE) | (1<<ADIE) ; //Prescaler pentru 16Mhz //(1 << ADPS2) | (1 << ADPS1) | (1<<ADPS0) |
  f4:	ea e7       	ldi	r30, 0x7A	; 122
  f6:	f0 e0       	ldi	r31, 0x00	; 0
  f8:	80 81       	ld	r24, Z
  fa:	88 62       	ori	r24, 0x28	; 40
  fc:	80 83       	st	Z, r24
		//ACSR |= (1 << ACD);    //Analog Comparator is switched off when ACD is set.
		ADCSRB |= (1<<ADHSM);
  fe:	ab e7       	ldi	r26, 0x7B	; 123
 100:	b0 e0       	ldi	r27, 0x00	; 0
 102:	8c 91       	ld	r24, X
 104:	80 68       	ori	r24, 0x80	; 128
 106:	8c 93       	st	X, r24
		ADCSRA |= (1<<ADEN);
 108:	80 81       	ld	r24, Z
 10a:	80 68       	ori	r24, 0x80	; 128
 10c:	80 83       	st	Z, r24
		ADCSRA |= (1 << ADSC); //Start the ADC conversion
 10e:	80 81       	ld	r24, Z
 110:	80 64       	ori	r24, 0x40	; 64
 112:	80 83       	st	Z, r24
 114:	08 95       	ret

00000116 <ADC_setADMUX>:
}

void ADC_setADMUX(uint8_t channel)
{
	ADMUX &= 0xF0;
 116:	ec e7       	ldi	r30, 0x7C	; 124
 118:	f0 e0       	ldi	r31, 0x00	; 0
 11a:	90 81       	ld	r25, Z
 11c:	90 7f       	andi	r25, 0xF0	; 240
 11e:	90 83       	st	Z, r25
	ADMUX |= channel; 
 120:	90 81       	ld	r25, Z
 122:	89 2b       	or	r24, r25
 124:	80 83       	st	Z, r24
 126:	08 95       	ret

00000128 <uart_transmit>:

// transmit a char to uart
void uart_transmit( unsigned char data )
{
	// wait for empty transmit buffer
	while ( ! ( UCSR1A & ( 1 << UDRE1 ) ) )
 128:	e8 ec       	ldi	r30, 0xC8	; 200
 12a:	f0 e0       	ldi	r31, 0x00	; 0
 12c:	90 81       	ld	r25, Z
 12e:	95 ff       	sbrs	r25, 5
 130:	fd cf       	rjmp	.-6      	; 0x12c <uart_transmit+0x4>
	;
	
	// put data into buffer, sends data
	UDR1 = data;
 132:	80 93 ce 00 	sts	0x00CE, r24
 136:	08 95       	ret

00000138 <uart_print>:
}
// write a string to the uart
void uart_print( char data[] )
{
 138:	0f 93       	push	r16
 13a:	1f 93       	push	r17
 13c:	cf 93       	push	r28
 13e:	df 93       	push	r29
	//cli();
	uint8_t count = 0;
	uint8_t length = strlen(data);
 140:	fc 01       	movw	r30, r24
 142:	01 90       	ld	r0, Z+
 144:	00 20       	and	r0, r0
 146:	e9 f7       	brne	.-6      	; 0x142 <uart_print+0xa>
 148:	31 97       	sbiw	r30, 0x01	; 1
 14a:	1e 2f       	mov	r17, r30
 14c:	18 1b       	sub	r17, r24
	
	for ( count = 0; count < length; count++ )
 14e:	51 f0       	breq	.+20     	; 0x164 <uart_print+0x2c>
 150:	08 2f       	mov	r16, r24
 152:	c0 2f       	mov	r28, r16
 154:	d9 2f       	mov	r29, r25
	uart_transmit(data[count]);
 156:	89 91       	ld	r24, Y+
 158:	0e 94 94 00 	call	0x128	; 0x128 <uart_transmit>
 15c:	8c 2f       	mov	r24, r28
 15e:	80 1b       	sub	r24, r16
{
	//cli();
	uint8_t count = 0;
	uint8_t length = strlen(data);
	
	for ( count = 0; count < length; count++ )
 160:	81 17       	cp	r24, r17
 162:	c8 f3       	brcs	.-14     	; 0x156 <uart_print+0x1e>
	uart_transmit(data[count]);
	
	uart_transmit('\r');
 164:	8d e0       	ldi	r24, 0x0D	; 13
 166:	0e 94 94 00 	call	0x128	; 0x128 <uart_transmit>
	uart_transmit('\n');
 16a:	8a e0       	ldi	r24, 0x0A	; 10
 16c:	0e 94 94 00 	call	0x128	; 0x128 <uart_transmit>
	//sei();
}
 170:	df 91       	pop	r29
 172:	cf 91       	pop	r28
 174:	1f 91       	pop	r17
 176:	0f 91       	pop	r16
 178:	08 95       	ret

0000017a <uart_int_transmit>:
void uart_int_transmit(uint16_t data)
{
 17a:	1f 93       	push	r17
 17c:	cf 93       	push	r28
 17e:	df 93       	push	r29
 180:	ac 01       	movw	r20, r24
		//a[i] = temp;
		//data = data / 10;
	//}
	//uart_print(a);
	//
	uint8_t d1 = (data%10)+48;
 182:	9c 01       	movw	r18, r24
 184:	ad ec       	ldi	r26, 0xCD	; 205
 186:	bc ec       	ldi	r27, 0xCC	; 204
 188:	0e 94 ee 01 	call	0x3dc	; 0x3dc <__umulhisi3>
 18c:	96 95       	lsr	r25
 18e:	87 95       	ror	r24
 190:	96 95       	lsr	r25
 192:	87 95       	ror	r24
 194:	96 95       	lsr	r25
 196:	87 95       	ror	r24
 198:	9c 01       	movw	r18, r24
 19a:	22 0f       	add	r18, r18
 19c:	33 1f       	adc	r19, r19
 19e:	88 0f       	add	r24, r24
 1a0:	99 1f       	adc	r25, r25
 1a2:	88 0f       	add	r24, r24
 1a4:	99 1f       	adc	r25, r25
 1a6:	88 0f       	add	r24, r24
 1a8:	99 1f       	adc	r25, r25
 1aa:	82 0f       	add	r24, r18
 1ac:	93 1f       	adc	r25, r19
 1ae:	ea 01       	movw	r28, r20
 1b0:	c8 1b       	sub	r28, r24
 1b2:	d9 0b       	sbc	r29, r25
 1b4:	c0 5d       	subi	r28, 0xD0	; 208
	data = data / 10;
 1b6:	9a 01       	movw	r18, r20
 1b8:	0e 94 ee 01 	call	0x3dc	; 0x3dc <__umulhisi3>
 1bc:	ac 01       	movw	r20, r24
 1be:	56 95       	lsr	r21
 1c0:	47 95       	ror	r20
 1c2:	56 95       	lsr	r21
 1c4:	47 95       	ror	r20
 1c6:	56 95       	lsr	r21
 1c8:	47 95       	ror	r20
	
	uint8_t d2 = (data%10)+48;
 1ca:	9a 01       	movw	r18, r20
 1cc:	0e 94 ee 01 	call	0x3dc	; 0x3dc <__umulhisi3>
 1d0:	9c 01       	movw	r18, r24
 1d2:	36 95       	lsr	r19
 1d4:	27 95       	ror	r18
 1d6:	36 95       	lsr	r19
 1d8:	27 95       	ror	r18
 1da:	36 95       	lsr	r19
 1dc:	27 95       	ror	r18
 1de:	c9 01       	movw	r24, r18
 1e0:	88 0f       	add	r24, r24
 1e2:	99 1f       	adc	r25, r25
 1e4:	22 0f       	add	r18, r18
 1e6:	33 1f       	adc	r19, r19
 1e8:	22 0f       	add	r18, r18
 1ea:	33 1f       	adc	r19, r19
 1ec:	22 0f       	add	r18, r18
 1ee:	33 1f       	adc	r19, r19
 1f0:	28 0f       	add	r18, r24
 1f2:	39 1f       	adc	r19, r25
 1f4:	ca 01       	movw	r24, r20
 1f6:	82 1b       	sub	r24, r18
 1f8:	93 0b       	sbc	r25, r19
 1fa:	d0 e3       	ldi	r29, 0x30	; 48
 1fc:	d8 0f       	add	r29, r24
	data = data / 10;
 1fe:	9a 01       	movw	r18, r20
 200:	0e 94 ee 01 	call	0x3dc	; 0x3dc <__umulhisi3>
 204:	ac 01       	movw	r20, r24
 206:	56 95       	lsr	r21
 208:	47 95       	ror	r20
 20a:	56 95       	lsr	r21
 20c:	47 95       	ror	r20
 20e:	56 95       	lsr	r21
 210:	47 95       	ror	r20
	
	uint8_t d3 = (data%10)+48;
 212:	9a 01       	movw	r18, r20
 214:	0e 94 ee 01 	call	0x3dc	; 0x3dc <__umulhisi3>
 218:	9c 01       	movw	r18, r24
 21a:	36 95       	lsr	r19
 21c:	27 95       	ror	r18
 21e:	36 95       	lsr	r19
 220:	27 95       	ror	r18
 222:	36 95       	lsr	r19
 224:	27 95       	ror	r18
 226:	c9 01       	movw	r24, r18
 228:	88 0f       	add	r24, r24
 22a:	99 1f       	adc	r25, r25
 22c:	22 0f       	add	r18, r18
 22e:	33 1f       	adc	r19, r19
 230:	22 0f       	add	r18, r18
 232:	33 1f       	adc	r19, r19
 234:	22 0f       	add	r18, r18
 236:	33 1f       	adc	r19, r19
 238:	28 0f       	add	r18, r24
 23a:	39 1f       	adc	r19, r25
 23c:	ca 01       	movw	r24, r20
 23e:	82 1b       	sub	r24, r18
 240:	93 0b       	sbc	r25, r19
 242:	10 e3       	ldi	r17, 0x30	; 48
 244:	18 0f       	add	r17, r24
	data = data / 10;
 246:	9a 01       	movw	r18, r20
 248:	0e 94 ee 01 	call	0x3dc	; 0x3dc <__umulhisi3>
 24c:	ac 01       	movw	r20, r24
 24e:	56 95       	lsr	r21
 250:	47 95       	ror	r20
 252:	56 95       	lsr	r21
 254:	47 95       	ror	r20
 256:	56 95       	lsr	r21
 258:	47 95       	ror	r20
	
	uint8_t d4 = (data%10)+48;
 25a:	9a 01       	movw	r18, r20
 25c:	0e 94 ee 01 	call	0x3dc	; 0x3dc <__umulhisi3>
 260:	96 95       	lsr	r25
 262:	87 95       	ror	r24
 264:	96 95       	lsr	r25
 266:	87 95       	ror	r24
 268:	96 95       	lsr	r25
 26a:	87 95       	ror	r24
 26c:	bc 01       	movw	r22, r24
 26e:	66 0f       	add	r22, r22
 270:	77 1f       	adc	r23, r23
 272:	9c 01       	movw	r18, r24
 274:	22 0f       	add	r18, r18
 276:	33 1f       	adc	r19, r19
 278:	22 0f       	add	r18, r18
 27a:	33 1f       	adc	r19, r19
 27c:	22 0f       	add	r18, r18
 27e:	33 1f       	adc	r19, r19
 280:	26 0f       	add	r18, r22
 282:	37 1f       	adc	r19, r23
 284:	42 1b       	sub	r20, r18
 286:	53 0b       	sbc	r21, r19
 288:	80 e3       	ldi	r24, 0x30	; 48
 28a:	84 0f       	add	r24, r20
	data = data / 10;
	
	if( d4 != 48)
 28c:	80 33       	cpi	r24, 0x30	; 48
 28e:	11 f0       	breq	.+4      	; 0x294 <uart_int_transmit+0x11a>
	{
		uart_transmit(d4);
 290:	0e 94 94 00 	call	0x128	; 0x128 <uart_transmit>
	}
	if( d3 != 48)
 294:	10 33       	cpi	r17, 0x30	; 48
 296:	19 f0       	breq	.+6      	; 0x29e <uart_int_transmit+0x124>
	{
		uart_transmit(d3);
 298:	81 2f       	mov	r24, r17
 29a:	0e 94 94 00 	call	0x128	; 0x128 <uart_transmit>
	}
	if( d2 != 48)
 29e:	d0 33       	cpi	r29, 0x30	; 48
 2a0:	19 f0       	breq	.+6      	; 0x2a8 <uart_int_transmit+0x12e>
	{
		uart_transmit(d2);
 2a2:	8d 2f       	mov	r24, r29
 2a4:	0e 94 94 00 	call	0x128	; 0x128 <uart_transmit>
	}
	if( d1 != 48)
 2a8:	c0 33       	cpi	r28, 0x30	; 48
 2aa:	19 f0       	breq	.+6      	; 0x2b2 <uart_int_transmit+0x138>
	{
		uart_transmit(d1);
 2ac:	8c 2f       	mov	r24, r28
 2ae:	0e 94 94 00 	call	0x128	; 0x128 <uart_transmit>
	}
	
	uart_transmit('\r');
 2b2:	8d e0       	ldi	r24, 0x0D	; 13
 2b4:	0e 94 94 00 	call	0x128	; 0x128 <uart_transmit>
	uart_transmit('\n');
 2b8:	8a e0       	ldi	r24, 0x0A	; 10
 2ba:	0e 94 94 00 	call	0x128	; 0x128 <uart_transmit>
	
}
 2be:	df 91       	pop	r29
 2c0:	cf 91       	pop	r28
 2c2:	1f 91       	pop	r17
 2c4:	08 95       	ret

000002c6 <uart_init>:
void uart_init(void)
{
	// set baud rate
	unsigned int baud = 16u;//BAUD_PRESCALE;
	
	UBRR1H = (unsigned char) (baud >> 8 );
 2c6:	10 92 cd 00 	sts	0x00CD, r1
	UBRR1L = (unsigned char)baud;
 2ca:	80 e1       	ldi	r24, 0x10	; 16
 2cc:	80 93 cc 00 	sts	0x00CC, r24
	UCSR1A |= (1 << U2X1);
 2d0:	e8 ec       	ldi	r30, 0xC8	; 200
 2d2:	f0 e0       	ldi	r31, 0x00	; 0
 2d4:	80 81       	ld	r24, Z
 2d6:	82 60       	ori	r24, 0x02	; 2
 2d8:	80 83       	st	Z, r24
	
	// enable received and transmitter
	UCSR1B = ( 1 << RXEN1 ) | ( 1 << TXEN1 );
 2da:	88 e1       	ldi	r24, 0x18	; 24
 2dc:	80 93 c9 00 	sts	0x00C9, r24
	
	// set frame format ( 8data, 1stop )
	UCSR1C = (1 << UCSZ10) | (1 << UCSZ11);
 2e0:	86 e0       	ldi	r24, 0x06	; 6
 2e2:	80 93 ca 00 	sts	0x00CA, r24
 2e6:	08 95       	ret

000002e8 <CheckSensor>:
char CheckSensor()
{
	uint8_t state = 0;
	
	
	while(adc_value < TRESHOLD)
 2e8:	80 91 1c 01 	lds	r24, 0x011C
 2ec:	90 91 1d 01 	lds	r25, 0x011D
 2f0:	84 3f       	cpi	r24, 0xF4	; 244
 2f2:	91 40       	sbci	r25, 0x01	; 1
 2f4:	b8 f4       	brcc	.+46     	; 0x324 <CheckSensor+0x3c>
	{
		if(channel >= 8)
 2f6:	80 91 1e 01 	lds	r24, 0x011E
 2fa:	88 30       	cpi	r24, 0x08	; 8
 2fc:	10 f0       	brcs	.+4      	; 0x302 <CheckSensor+0x1a>
			channel = 0;
 2fe:	10 92 1e 01 	sts	0x011E, r1
			
		//uart_print("adc_value");
		
		ADC_setADMUX(channel);
 302:	80 91 1e 01 	lds	r24, 0x011E
 306:	90 e0       	ldi	r25, 0x00	; 0
 308:	0e 94 8b 00 	call	0x116	; 0x116 <ADC_setADMUX>
		channel += 1;
 30c:	80 91 1e 01 	lds	r24, 0x011E
 310:	8f 5f       	subi	r24, 0xFF	; 255
 312:	80 93 1e 01 	sts	0x011E, r24
char CheckSensor()
{
	uint8_t state = 0;
	
	
	while(adc_value < TRESHOLD)
 316:	80 91 1c 01 	lds	r24, 0x011C
 31a:	90 91 1d 01 	lds	r25, 0x011D
 31e:	84 3f       	cpi	r24, 0xF4	; 244
 320:	91 40       	sbci	r25, 0x01	; 1
 322:	48 f3       	brcs	.-46     	; 0x2f6 <CheckSensor+0xe>
		channel += 1;
	}
	//Todo
	
	return state;
}
 324:	80 e0       	ldi	r24, 0x00	; 0
 326:	08 95       	ret

00000328 <main>:

int main(void)
{
	uint8_t aux;
	//cli();
		uart_init();
 328:	0e 94 63 01 	call	0x2c6	; 0x2c6 <uart_init>
	ADC_interuptInit();
 32c:	0e 94 75 00 	call	0xea	; 0xea <ADC_interuptInit>

	
	
	uart_print("Initialisation finished");
 330:	80 e0       	ldi	r24, 0x00	; 0
 332:	91 e0       	ldi	r25, 0x01	; 1
 334:	0e 94 9c 00 	call	0x138	; 0x138 <uart_print>
	sei();
 338:	78 94       	sei
	
    while(1)
    {

		
			aux = CheckSensor();
 33a:	0e 94 74 01 	call	0x2e8	; 0x2e8 <CheckSensor>
			uart_int_transmit(adc_value);
 33e:	80 91 1c 01 	lds	r24, 0x011C
 342:	90 91 1d 01 	lds	r25, 0x011D
 346:	0e 94 bd 00 	call	0x17a	; 0x17a <uart_int_transmit>
 34a:	f7 cf       	rjmp	.-18     	; 0x33a <main+0x12>

0000034c <__vector_29>:
{
	
}

ISR(ADC_vect)
{
 34c:	1f 92       	push	r1
 34e:	0f 92       	push	r0
 350:	0f b6       	in	r0, 0x3f	; 63
 352:	0f 92       	push	r0
 354:	11 24       	eor	r1, r1
 356:	2f 93       	push	r18
 358:	3f 93       	push	r19
 35a:	4f 93       	push	r20
 35c:	5f 93       	push	r21
 35e:	6f 93       	push	r22
 360:	7f 93       	push	r23
 362:	8f 93       	push	r24
 364:	9f 93       	push	r25
 366:	af 93       	push	r26
 368:	bf 93       	push	r27
 36a:	ef 93       	push	r30
 36c:	ff 93       	push	r31
	//cli();
	//adc_value = ADC;
	//uart_print("ADC value");
	
	//sei();
	if(a == 100000)
 36e:	80 91 18 01 	lds	r24, 0x0118
 372:	90 91 19 01 	lds	r25, 0x0119
 376:	a0 91 1a 01 	lds	r26, 0x011A
 37a:	b0 91 1b 01 	lds	r27, 0x011B
 37e:	80 3a       	cpi	r24, 0xA0	; 160
 380:	26 e8       	ldi	r18, 0x86	; 134
 382:	92 07       	cpc	r25, r18
 384:	21 e0       	ldi	r18, 0x01	; 1
 386:	a2 07       	cpc	r26, r18
 388:	b1 05       	cpc	r27, r1
 38a:	61 f4       	brne	.+24     	; 0x3a4 <__vector_29+0x58>
	{
		uart_transmit(49);
 38c:	81 e3       	ldi	r24, 0x31	; 49
 38e:	0e 94 94 00 	call	0x128	; 0x128 <uart_transmit>
		 a = 0;
 392:	10 92 18 01 	sts	0x0118, r1
 396:	10 92 19 01 	sts	0x0119, r1
 39a:	10 92 1a 01 	sts	0x011A, r1
 39e:	10 92 1b 01 	sts	0x011B, r1
 3a2:	0b c0       	rjmp	.+22     	; 0x3ba <__vector_29+0x6e>
	}
	else
	{
		a++;
 3a4:	01 96       	adiw	r24, 0x01	; 1
 3a6:	a1 1d       	adc	r26, r1
 3a8:	b1 1d       	adc	r27, r1
 3aa:	80 93 18 01 	sts	0x0118, r24
 3ae:	90 93 19 01 	sts	0x0119, r25
 3b2:	a0 93 1a 01 	sts	0x011A, r26
 3b6:	b0 93 1b 01 	sts	0x011B, r27
	}
}
 3ba:	ff 91       	pop	r31
 3bc:	ef 91       	pop	r30
 3be:	bf 91       	pop	r27
 3c0:	af 91       	pop	r26
 3c2:	9f 91       	pop	r25
 3c4:	8f 91       	pop	r24
 3c6:	7f 91       	pop	r23
 3c8:	6f 91       	pop	r22
 3ca:	5f 91       	pop	r21
 3cc:	4f 91       	pop	r20
 3ce:	3f 91       	pop	r19
 3d0:	2f 91       	pop	r18
 3d2:	0f 90       	pop	r0
 3d4:	0f be       	out	0x3f, r0	; 63
 3d6:	0f 90       	pop	r0
 3d8:	1f 90       	pop	r1
 3da:	18 95       	reti

000003dc <__umulhisi3>:
 3dc:	a2 9f       	mul	r26, r18
 3de:	b0 01       	movw	r22, r0
 3e0:	b3 9f       	mul	r27, r19
 3e2:	c0 01       	movw	r24, r0
 3e4:	a3 9f       	mul	r26, r19
 3e6:	70 0d       	add	r23, r0
 3e8:	81 1d       	adc	r24, r1
 3ea:	11 24       	eor	r1, r1
 3ec:	91 1d       	adc	r25, r1
 3ee:	b2 9f       	mul	r27, r18
 3f0:	70 0d       	add	r23, r0
 3f2:	81 1d       	adc	r24, r1
 3f4:	11 24       	eor	r1, r1
 3f6:	91 1d       	adc	r25, r1
 3f8:	08 95       	ret

000003fa <_exit>:
 3fa:	f8 94       	cli

000003fc <__stop_program>:
 3fc:	ff cf       	rjmp	.-2      	; 0x3fc <__stop_program>
