Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Nov 28 13:05:11 2023
| Host         : JASONPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pong_timing_summary_routed.rpt -pb pong_timing_summary_routed.pb -rpx pong_timing_summary_routed.rpx -warn_on_violation
| Design       : pong
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    102         
TIMING-18  Warning           Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (102)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (224)
5. checking no_input_delay (7)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (102)
--------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: count_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: count_reg[9]/Q (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: vga_driver/vsync_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (224)
--------------------------------------------------
 There are 224 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.603        0.000                      0                   87        0.196        0.000                      0                   87        3.000        0.000                       0                    64  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 12.469}     24.938          40.099          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 7.603        0.000                      0                   10        0.199        0.000                      0                   10        3.000        0.000                       0                    12  
  clk_out1_clk_wiz_0        9.837        0.000                      0                   77        0.196        0.000                      0                   77       11.969        0.000                       0                    49  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.603ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.603ns  (required time - arrival time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.366ns  (logic 0.704ns (29.758%)  route 1.662ns (70.242%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.708     5.310    clk_in_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  count_reg[3]/Q
                         net (fo=4, routed)           0.828     6.594    count_reg_n_0_[3]
    SLICE_X0Y108         LUT6 (Prop_lut6_I1_O)        0.124     6.718 r  count[9]_i_2/O
                         net (fo=4, routed)           0.834     7.552    count[9]_i_2_n_0
    SLICE_X0Y107         LUT2 (Prop_lut2_I0_O)        0.124     7.676 r  count[6]_i_1/O
                         net (fo=1, routed)           0.000     7.676    plusOp__1[6]
    SLICE_X0Y107         FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.588    15.010    clk_in_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  count_reg[6]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y107         FDRE (Setup_fdre_C_D)        0.029    15.279    count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                          -7.676    
  -------------------------------------------------------------------
                         slack                                  7.603    

Slack (MET) :             7.612ns  (required time - arrival time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.704ns (29.849%)  route 1.655ns (70.151%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.708     5.310    clk_in_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  count_reg[3]/Q
                         net (fo=4, routed)           0.828     6.594    count_reg_n_0_[3]
    SLICE_X0Y108         LUT6 (Prop_lut6_I1_O)        0.124     6.718 r  count[9]_i_2/O
                         net (fo=4, routed)           0.826     7.545    count[9]_i_2_n_0
    SLICE_X0Y107         LUT4 (Prop_lut4_I1_O)        0.124     7.669 r  count[8]_i_1/O
                         net (fo=1, routed)           0.000     7.669    plusOp__1[8]
    SLICE_X0Y107         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.588    15.010    clk_in_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  count_reg[8]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y107         FDRE (Setup_fdre_C_D)        0.031    15.281    count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                          -7.669    
  -------------------------------------------------------------------
                         slack                                  7.612    

Slack (MET) :             7.621ns  (required time - arrival time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 0.732ns (30.580%)  route 1.662ns (69.420%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.708     5.310    clk_in_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  count_reg[3]/Q
                         net (fo=4, routed)           0.828     6.594    count_reg_n_0_[3]
    SLICE_X0Y108         LUT6 (Prop_lut6_I1_O)        0.124     6.718 r  count[9]_i_2/O
                         net (fo=4, routed)           0.834     7.552    count[9]_i_2_n_0
    SLICE_X0Y107         LUT3 (Prop_lut3_I0_O)        0.152     7.704 r  count[7]_i_1/O
                         net (fo=1, routed)           0.000     7.704    plusOp__1[7]
    SLICE_X0Y107         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.588    15.010    clk_in_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  count_reg[7]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y107         FDRE (Setup_fdre_C_D)        0.075    15.325    count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -7.704    
  -------------------------------------------------------------------
                         slack                                  7.621    

Slack (MET) :             7.628ns  (required time - arrival time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.387ns  (logic 0.732ns (30.672%)  route 1.655ns (69.328%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.708     5.310    clk_in_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  count_reg[3]/Q
                         net (fo=4, routed)           0.828     6.594    count_reg_n_0_[3]
    SLICE_X0Y108         LUT6 (Prop_lut6_I1_O)        0.124     6.718 r  count[9]_i_2/O
                         net (fo=4, routed)           0.826     7.545    count[9]_i_2_n_0
    SLICE_X0Y107         LUT5 (Prop_lut5_I1_O)        0.152     7.697 r  count[9]_i_1/O
                         net (fo=1, routed)           0.000     7.697    plusOp__1[9]
    SLICE_X0Y107         FDRE                                         r  count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.588    15.010    clk_in_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  count_reg[9]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y107         FDRE (Setup_fdre_C_D)        0.075    15.325    count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -7.697    
  -------------------------------------------------------------------
                         slack                                  7.628    

Slack (MET) :             8.370ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 0.718ns (44.784%)  route 0.885ns (55.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.708     5.310    clk_in_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.419     5.729 r  count_reg[2]/Q
                         net (fo=5, routed)           0.885     6.615    count_reg_n_0_[2]
    SLICE_X0Y108         LUT6 (Prop_lut6_I3_O)        0.299     6.914 r  count[5]_i_1/O
                         net (fo=1, routed)           0.000     6.914    plusOp__1[5]
    SLICE_X0Y108         FDRE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.588    15.010    clk_in_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  count_reg[5]/C
                         clock pessimism              0.278    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X0Y108         FDRE (Setup_fdre_C_D)        0.031    15.284    count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                          -6.914    
  -------------------------------------------------------------------
                         slack                                  8.370    

Slack (MET) :             8.391ns  (required time - arrival time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.648ns  (logic 0.744ns (45.133%)  route 0.904ns (54.867%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.708     5.310    clk_in_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.419     5.729 r  count_reg[4]/Q
                         net (fo=15, routed)          0.904     6.634    count_reg[4]
    SLICE_X0Y108         LUT5 (Prop_lut5_I4_O)        0.325     6.959 r  count[4]_i_1/O
                         net (fo=1, routed)           0.000     6.959    plusOp__1[4]
    SLICE_X0Y108         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.588    15.010    clk_in_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  count_reg[4]/C
                         clock pessimism              0.300    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X0Y108         FDRE (Setup_fdre_C_D)        0.075    15.350    count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.350    
                         arrival time                          -6.959    
  -------------------------------------------------------------------
                         slack                                  8.391    

Slack (MET) :             8.403ns  (required time - arrival time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.580ns (36.473%)  route 1.010ns (63.527%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.708     5.310    clk_in_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  count_reg[3]/Q
                         net (fo=4, routed)           1.010     6.777    count_reg_n_0_[3]
    SLICE_X0Y108         LUT4 (Prop_lut4_I3_O)        0.124     6.901 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     6.901    plusOp__1[3]
    SLICE_X0Y108         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.588    15.010    clk_in_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  count_reg[3]/C
                         clock pessimism              0.300    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X0Y108         FDRE (Setup_fdre_C_D)        0.029    15.304    count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                          -6.901    
  -------------------------------------------------------------------
                         slack                                  8.403    

Slack (MET) :             8.712ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.282ns  (logic 0.580ns (45.258%)  route 0.702ns (54.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.708     5.310    clk_in_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  count_reg[0]/Q
                         net (fo=7, routed)           0.702     6.468    count_reg_n_0_[0]
    SLICE_X1Y108         LUT2 (Prop_lut2_I0_O)        0.124     6.592 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     6.592    plusOp__1[1]
    SLICE_X1Y108         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.588    15.010    clk_in_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.300    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X1Y108         FDRE (Setup_fdre_C_D)        0.029    15.304    count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                          -6.592    
  -------------------------------------------------------------------
                         slack                                  8.712    

Slack (MET) :             8.715ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.580ns (45.293%)  route 0.701ns (54.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.708     5.310    clk_in_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  count_reg[0]/Q
                         net (fo=7, routed)           0.701     6.467    count_reg_n_0_[0]
    SLICE_X1Y108         LUT1 (Prop_lut1_I0_O)        0.124     6.591 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     6.591    plusOp__1[0]
    SLICE_X1Y108         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.588    15.010    clk_in_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  count_reg[0]/C
                         clock pessimism              0.300    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X1Y108         FDRE (Setup_fdre_C_D)        0.031    15.306    count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.306    
                         arrival time                          -6.591    
  -------------------------------------------------------------------
                         slack                                  8.715    

Slack (MET) :             8.730ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.608ns (46.428%)  route 0.702ns (53.572%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.708     5.310    clk_in_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  count_reg[0]/Q
                         net (fo=7, routed)           0.702     6.468    count_reg_n_0_[0]
    SLICE_X1Y108         LUT3 (Prop_lut3_I0_O)        0.152     6.620 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     6.620    plusOp__1[2]
    SLICE_X1Y108         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.588    15.010    clk_in_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  count_reg[2]/C
                         clock pessimism              0.300    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X1Y108         FDRE (Setup_fdre_C_D)        0.075    15.350    count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.350    
                         arrival time                          -6.620    
  -------------------------------------------------------------------
                         slack                                  8.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.189ns (59.214%)  route 0.130ns (40.786%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.597     1.516    clk_in_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  count_reg[1]/Q
                         net (fo=6, routed)           0.130     1.788    count_reg_n_0_[1]
    SLICE_X0Y108         LUT5 (Prop_lut5_I2_O)        0.048     1.836 r  count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.836    plusOp__1[4]
    SLICE_X0Y108         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.870     2.035    clk_in_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.505     1.529    
    SLICE_X0Y108         FDRE (Hold_fdre_C_D)         0.107     1.636    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.827%)  route 0.130ns (41.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.597     1.516    clk_in_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  count_reg[1]/Q
                         net (fo=6, routed)           0.130     1.788    count_reg_n_0_[1]
    SLICE_X0Y108         LUT4 (Prop_lut4_I0_O)        0.045     1.833 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.833    plusOp__1[3]
    SLICE_X0Y108         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.870     2.035    clk_in_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.505     1.529    
    SLICE_X0Y108         FDRE (Hold_fdre_C_D)         0.091     1.620    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.642%)  route 0.131ns (41.358%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.597     1.516    clk_in_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  count_reg[1]/Q
                         net (fo=6, routed)           0.131     1.789    count_reg_n_0_[1]
    SLICE_X0Y108         LUT6 (Prop_lut6_I1_O)        0.045     1.834 r  count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.834    plusOp__1[5]
    SLICE_X0Y108         FDRE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.870     2.035    clk_in_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  count_reg[5]/C
                         clock pessimism             -0.505     1.529    
    SLICE_X0Y108         FDRE (Hold_fdre_C_D)         0.092     1.621    count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.183ns (49.139%)  route 0.189ns (50.861%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.597     1.516    clk_in_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  count_reg[1]/Q
                         net (fo=6, routed)           0.189     1.847    count_reg_n_0_[1]
    SLICE_X1Y108         LUT3 (Prop_lut3_I1_O)        0.042     1.889 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.889    plusOp__1[2]
    SLICE_X1Y108         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.870     2.035    clk_in_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  count_reg[2]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X1Y108         FDRE (Hold_fdre_C_D)         0.107     1.623    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.545%)  route 0.189ns (50.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.597     1.516    clk_in_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  count_reg[1]/Q
                         net (fo=6, routed)           0.189     1.847    count_reg_n_0_[1]
    SLICE_X1Y108         LUT2 (Prop_lut2_I1_O)        0.045     1.892 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.892    plusOp__1[1]
    SLICE_X1Y108         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.870     2.035    clk_in_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  count_reg[1]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X1Y108         FDRE (Hold_fdre_C_D)         0.091     1.607    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.231ns (57.197%)  route 0.173ns (42.803%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.597     1.516    clk_in_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.128     1.644 r  count_reg[7]/Q
                         net (fo=3, routed)           0.173     1.817    count_reg_n_0_[7]
    SLICE_X0Y107         LUT5 (Prop_lut5_I0_O)        0.103     1.920 r  count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.920    plusOp__1[9]
    SLICE_X0Y107         FDRE                                         r  count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.870     2.035    clk_in_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  count_reg[9]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.107     1.623    count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.227ns (56.769%)  route 0.173ns (43.231%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.597     1.516    clk_in_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.128     1.644 r  count_reg[7]/Q
                         net (fo=3, routed)           0.173     1.817    count_reg_n_0_[7]
    SLICE_X0Y107         LUT4 (Prop_lut4_I2_O)        0.099     1.916 r  count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.916    plusOp__1[8]
    SLICE_X0Y107         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.870     2.035    clk_in_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.092     1.608    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.283%)  route 0.265ns (58.717%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.597     1.516    clk_in_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 f  count_reg[0]/Q
                         net (fo=7, routed)           0.265     1.922    count_reg_n_0_[0]
    SLICE_X1Y108         LUT1 (Prop_lut1_I0_O)        0.045     1.967 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.967    plusOp__1[0]
    SLICE_X1Y108         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.870     2.035    clk_in_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X1Y108         FDRE (Hold_fdre_C_D)         0.092     1.608    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.226ns (43.453%)  route 0.294ns (56.547%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.597     1.516    clk_in_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.128     1.644 r  count_reg[7]/Q
                         net (fo=3, routed)           0.294     1.939    count_reg_n_0_[7]
    SLICE_X0Y107         LUT3 (Prop_lut3_I2_O)        0.098     2.037 r  count[7]_i_1/O
                         net (fo=1, routed)           0.000     2.037    plusOp__1[7]
    SLICE_X0Y107         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.870     2.035    clk_in_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.107     1.623    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.231ns (36.584%)  route 0.400ns (63.416%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.597     1.516    clk_in_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  count_reg[0]/Q
                         net (fo=7, routed)           0.104     1.761    count_reg_n_0_[0]
    SLICE_X0Y108         LUT6 (Prop_lut6_I3_O)        0.045     1.806 r  count[9]_i_2/O
                         net (fo=4, routed)           0.297     2.103    count[9]_i_2_n_0
    SLICE_X0Y107         LUT2 (Prop_lut2_I0_O)        0.045     2.148 r  count[6]_i_1/O
                         net (fo=1, routed)           0.000     2.148    plusOp__1[6]
    SLICE_X0Y107         FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.870     2.035    clk_in_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  count_reg[6]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.091     1.623    count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.524    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_in_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X1Y108     count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X1Y108     count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X1Y108     count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y108     count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y108     count_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y108     count_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y107     count_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y107     count_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y108     count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y108     count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y108     count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y108     count_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y108     count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y108     count_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y108     count_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y108     count_reg[3]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y108     count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y108     count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y108     count_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y108     count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y108     count_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y108     count_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y108     count_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y108     count_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.837ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.969ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.837ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/red_out_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.877ns  (logic 8.933ns (60.044%)  route 5.944ns (39.956%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 29.860 - 24.938 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.634     5.238    vga_driver/CLK
    SLICE_X11Y102        FDRE                                         r  vga_driver/pixel_col_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDRE (Prop_fdre_C_Q)         0.456     5.694 r  vga_driver/pixel_col_reg[0]/Q
                         net (fo=8, routed)           1.134     6.829    vga_driver/pixel_col_reg[10]_0[0]
    SLICE_X13Y101        LUT4 (Prop_lut4_I2_O)        0.124     6.953 r  vga_driver/i__carry_i_8__3/O
                         net (fo=1, routed)           0.000     6.953    add_bb/leqOp_inferred__3/i__carry__0_0[0]
    SLICE_X13Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.485 r  add_bb/leqOp_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.485    add_bb/leqOp_inferred__3/i__carry_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.642 r  add_bb/leqOp_inferred__3/i__carry__0/CO[1]
                         net (fo=10, routed)          1.042     8.684    add_bb/leqOp_inferred__3/i__carry__0_n_2
    SLICE_X12Y105        LUT3 (Prop_lut3_I2_O)        0.355     9.039 r  add_bb/i__carry__0_i_4__7/O
                         net (fo=1, routed)           0.000     9.039    add_bb/i__carry__0_i_4__7_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     9.510 r  add_bb/_inferred__14/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.510    add_bb/_inferred__14/i__carry__0_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.729 r  add_bb/_inferred__14/i__carry__1/O[0]
                         net (fo=2, routed)           0.812    10.540    add_bb/_inferred__14/i__carry__1_n_7
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.207    14.747 r  add_bb/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002    14.749    add_bb/multOp_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    16.267 r  add_bb/plusOp/P[6]
                         net (fo=2, routed)           1.001    17.268    add_bb/plusOp_n_99
    SLICE_X11Y107        LUT2 (Prop_lut2_I0_O)        0.124    17.392 r  add_bb/ltOp_carry_i_5/O
                         net (fo=1, routed)           0.000    17.392    add_bb/ltOp_carry_i_5_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.924 r  add_bb/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000    17.924    add_bb/ltOp_carry_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.038 f  add_bb/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.907    18.944    add_bb/ltOp
    SLICE_X13Y108        LUT3 (Prop_lut3_I1_O)        0.124    19.068 r  add_bb/red_out[3]_i_1/O
                         net (fo=2, routed)           1.047    20.116    vga_driver/red_out_reg[3]_0
    SLICE_X28Y120        FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.497    29.860    vga_driver/CLK
    SLICE_X28Y120        FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica/C
                         clock pessimism              0.257    30.118    
                         clock uncertainty           -0.084    30.034    
    SLICE_X28Y120        FDRE (Setup_fdre_C_D)       -0.081    29.953    vga_driver/red_out_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         29.953    
                         arrival time                         -20.116    
  -------------------------------------------------------------------
                         slack                                  9.837    

Slack (MET) :             9.845ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.883ns  (logic 8.933ns (60.020%)  route 5.950ns (39.980%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 29.860 - 24.938 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.634     5.238    vga_driver/CLK
    SLICE_X11Y102        FDRE                                         r  vga_driver/pixel_col_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDRE (Prop_fdre_C_Q)         0.456     5.694 r  vga_driver/pixel_col_reg[0]/Q
                         net (fo=8, routed)           1.134     6.829    vga_driver/pixel_col_reg[10]_0[0]
    SLICE_X13Y101        LUT4 (Prop_lut4_I2_O)        0.124     6.953 r  vga_driver/i__carry_i_8__3/O
                         net (fo=1, routed)           0.000     6.953    add_bb/leqOp_inferred__3/i__carry__0_0[0]
    SLICE_X13Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.485 r  add_bb/leqOp_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.485    add_bb/leqOp_inferred__3/i__carry_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.642 r  add_bb/leqOp_inferred__3/i__carry__0/CO[1]
                         net (fo=10, routed)          1.042     8.684    add_bb/leqOp_inferred__3/i__carry__0_n_2
    SLICE_X12Y105        LUT3 (Prop_lut3_I2_O)        0.355     9.039 r  add_bb/i__carry__0_i_4__7/O
                         net (fo=1, routed)           0.000     9.039    add_bb/i__carry__0_i_4__7_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     9.510 r  add_bb/_inferred__14/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.510    add_bb/_inferred__14/i__carry__0_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.729 r  add_bb/_inferred__14/i__carry__1/O[0]
                         net (fo=2, routed)           0.812    10.540    add_bb/_inferred__14/i__carry__1_n_7
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.207    14.747 r  add_bb/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002    14.749    add_bb/multOp_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    16.267 r  add_bb/plusOp/P[6]
                         net (fo=2, routed)           1.001    17.268    add_bb/plusOp_n_99
    SLICE_X11Y107        LUT2 (Prop_lut2_I0_O)        0.124    17.392 r  add_bb/ltOp_carry_i_5/O
                         net (fo=1, routed)           0.000    17.392    add_bb/ltOp_carry_i_5_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.924 r  add_bb/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000    17.924    add_bb/ltOp_carry_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.038 f  add_bb/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.907    18.944    add_bb/ltOp
    SLICE_X13Y108        LUT3 (Prop_lut3_I1_O)        0.124    19.068 r  add_bb/red_out[3]_i_1/O
                         net (fo=2, routed)           1.053    20.122    vga_driver/red_out_reg[3]_0
    SLICE_X28Y120        FDRE                                         r  vga_driver/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.497    29.860    vga_driver/CLK
    SLICE_X28Y120        FDRE                                         r  vga_driver/red_out_reg[3]/C
                         clock pessimism              0.257    30.118    
                         clock uncertainty           -0.084    30.034    
    SLICE_X28Y120        FDRE (Setup_fdre_C_D)       -0.067    29.967    vga_driver/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         29.967    
                         arrival time                         -20.122    
  -------------------------------------------------------------------
                         slack                                  9.845    

Slack (MET) :             19.717ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 0.795ns (18.139%)  route 3.588ns (81.861%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 29.875 - 24.938 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.632     5.236    vga_driver/CLK
    SLICE_X12Y103        FDRE                                         r  vga_driver/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y103        FDRE (Prop_fdre_C_Q)         0.518     5.754 r  vga_driver/h_cnt_reg[0]/Q
                         net (fo=11, routed)          1.046     6.800    vga_driver/h_cnt_reg[0]
    SLICE_X12Y102        LUT5 (Prop_lut5_I1_O)        0.124     6.924 f  vga_driver/h_cnt[10]_i_4/O
                         net (fo=5, routed)           1.157     8.081    vga_driver/h_cnt[10]_i_4_n_0
    SLICE_X10Y105        LUT5 (Prop_lut5_I4_O)        0.153     8.234 r  vga_driver/h_cnt[10]_i_1/O
                         net (fo=11, routed)          1.385     9.619    vga_driver/clear
    SLICE_X12Y102        FDRE                                         r  vga_driver/h_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.512    29.875    vga_driver/CLK
    SLICE_X12Y102        FDRE                                         r  vga_driver/h_cnt_reg[2]/C
                         clock pessimism              0.275    30.151    
                         clock uncertainty           -0.084    30.067    
    SLICE_X12Y102        FDRE (Setup_fdre_C_R)       -0.731    29.336    vga_driver/h_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         29.336    
                         arrival time                          -9.619    
  -------------------------------------------------------------------
                         slack                                 19.717    

Slack (MET) :             19.717ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 0.795ns (18.139%)  route 3.588ns (81.861%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 29.875 - 24.938 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.632     5.236    vga_driver/CLK
    SLICE_X12Y103        FDRE                                         r  vga_driver/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y103        FDRE (Prop_fdre_C_Q)         0.518     5.754 r  vga_driver/h_cnt_reg[0]/Q
                         net (fo=11, routed)          1.046     6.800    vga_driver/h_cnt_reg[0]
    SLICE_X12Y102        LUT5 (Prop_lut5_I1_O)        0.124     6.924 f  vga_driver/h_cnt[10]_i_4/O
                         net (fo=5, routed)           1.157     8.081    vga_driver/h_cnt[10]_i_4_n_0
    SLICE_X10Y105        LUT5 (Prop_lut5_I4_O)        0.153     8.234 r  vga_driver/h_cnt[10]_i_1/O
                         net (fo=11, routed)          1.385     9.619    vga_driver/clear
    SLICE_X12Y102        FDRE                                         r  vga_driver/h_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.512    29.875    vga_driver/CLK
    SLICE_X12Y102        FDRE                                         r  vga_driver/h_cnt_reg[3]/C
                         clock pessimism              0.275    30.151    
                         clock uncertainty           -0.084    30.067    
    SLICE_X12Y102        FDRE (Setup_fdre_C_R)       -0.731    29.336    vga_driver/h_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         29.336    
                         arrival time                          -9.619    
  -------------------------------------------------------------------
                         slack                                 19.717    

Slack (MET) :             19.717ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 0.795ns (18.139%)  route 3.588ns (81.861%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 29.875 - 24.938 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.632     5.236    vga_driver/CLK
    SLICE_X12Y103        FDRE                                         r  vga_driver/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y103        FDRE (Prop_fdre_C_Q)         0.518     5.754 r  vga_driver/h_cnt_reg[0]/Q
                         net (fo=11, routed)          1.046     6.800    vga_driver/h_cnt_reg[0]
    SLICE_X12Y102        LUT5 (Prop_lut5_I1_O)        0.124     6.924 f  vga_driver/h_cnt[10]_i_4/O
                         net (fo=5, routed)           1.157     8.081    vga_driver/h_cnt[10]_i_4_n_0
    SLICE_X10Y105        LUT5 (Prop_lut5_I4_O)        0.153     8.234 r  vga_driver/h_cnt[10]_i_1/O
                         net (fo=11, routed)          1.385     9.619    vga_driver/clear
    SLICE_X12Y102        FDRE                                         r  vga_driver/h_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.512    29.875    vga_driver/CLK
    SLICE_X12Y102        FDRE                                         r  vga_driver/h_cnt_reg[4]/C
                         clock pessimism              0.275    30.151    
                         clock uncertainty           -0.084    30.067    
    SLICE_X12Y102        FDRE (Setup_fdre_C_R)       -0.731    29.336    vga_driver/h_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         29.336    
                         arrival time                          -9.619    
  -------------------------------------------------------------------
                         slack                                 19.717    

Slack (MET) :             19.735ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.569ns  (logic 1.027ns (22.475%)  route 3.542ns (77.525%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 29.873 - 24.938 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.632     5.236    vga_driver/CLK
    SLICE_X12Y103        FDRE                                         r  vga_driver/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y103        FDRE (Prop_fdre_C_Q)         0.478     5.714 r  vga_driver/h_cnt_reg[1]/Q
                         net (fo=10, routed)          1.183     6.898    vga_driver/h_cnt_reg[1]
    SLICE_X11Y105        LUT4 (Prop_lut4_I3_O)        0.301     7.199 f  vga_driver/v_cnt[10]_i_3/O
                         net (fo=1, routed)           0.670     7.869    vga_driver/v_cnt[10]_i_3_n_0
    SLICE_X11Y105        LUT6 (Prop_lut6_I1_O)        0.124     7.993 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.788     8.780    vga_driver/eqOp
    SLICE_X12Y109        LUT5 (Prop_lut5_I0_O)        0.124     8.904 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=9, routed)           0.901     9.806    vga_driver/v_cnt0
    SLICE_X12Y107        FDRE                                         r  vga_driver/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.510    29.873    vga_driver/CLK
    SLICE_X12Y107        FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism              0.275    30.149    
                         clock uncertainty           -0.084    30.065    
    SLICE_X12Y107        FDRE (Setup_fdre_C_R)       -0.524    29.541    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         29.541    
                         arrival time                          -9.806    
  -------------------------------------------------------------------
                         slack                                 19.735    

Slack (MET) :             19.876ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 1.027ns (23.190%)  route 3.402ns (76.810%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 29.873 - 24.938 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.632     5.236    vga_driver/CLK
    SLICE_X12Y103        FDRE                                         r  vga_driver/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y103        FDRE (Prop_fdre_C_Q)         0.478     5.714 r  vga_driver/h_cnt_reg[1]/Q
                         net (fo=10, routed)          1.183     6.898    vga_driver/h_cnt_reg[1]
    SLICE_X11Y105        LUT4 (Prop_lut4_I3_O)        0.301     7.199 f  vga_driver/v_cnt[10]_i_3/O
                         net (fo=1, routed)           0.670     7.869    vga_driver/v_cnt[10]_i_3_n_0
    SLICE_X11Y105        LUT6 (Prop_lut6_I1_O)        0.124     7.993 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.788     8.780    vga_driver/eqOp
    SLICE_X12Y109        LUT5 (Prop_lut5_I0_O)        0.124     8.904 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=9, routed)           0.760     9.665    vga_driver/v_cnt0
    SLICE_X12Y108        FDRE                                         r  vga_driver/v_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.510    29.873    vga_driver/CLK
    SLICE_X12Y108        FDRE                                         r  vga_driver/v_cnt_reg[6]/C
                         clock pessimism              0.275    30.149    
                         clock uncertainty           -0.084    30.065    
    SLICE_X12Y108        FDRE (Setup_fdre_C_R)       -0.524    29.541    vga_driver/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         29.541    
                         arrival time                          -9.665    
  -------------------------------------------------------------------
                         slack                                 19.876    

Slack (MET) :             19.876ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 1.027ns (23.190%)  route 3.402ns (76.810%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 29.873 - 24.938 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.632     5.236    vga_driver/CLK
    SLICE_X12Y103        FDRE                                         r  vga_driver/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y103        FDRE (Prop_fdre_C_Q)         0.478     5.714 r  vga_driver/h_cnt_reg[1]/Q
                         net (fo=10, routed)          1.183     6.898    vga_driver/h_cnt_reg[1]
    SLICE_X11Y105        LUT4 (Prop_lut4_I3_O)        0.301     7.199 f  vga_driver/v_cnt[10]_i_3/O
                         net (fo=1, routed)           0.670     7.869    vga_driver/v_cnt[10]_i_3_n_0
    SLICE_X11Y105        LUT6 (Prop_lut6_I1_O)        0.124     7.993 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.788     8.780    vga_driver/eqOp
    SLICE_X12Y109        LUT5 (Prop_lut5_I0_O)        0.124     8.904 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=9, routed)           0.760     9.665    vga_driver/v_cnt0
    SLICE_X12Y108        FDRE                                         r  vga_driver/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.510    29.873    vga_driver/CLK
    SLICE_X12Y108        FDRE                                         r  vga_driver/v_cnt_reg[7]/C
                         clock pessimism              0.275    30.149    
                         clock uncertainty           -0.084    30.065    
    SLICE_X12Y108        FDRE (Setup_fdre_C_R)       -0.524    29.541    vga_driver/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         29.541    
                         arrival time                          -9.665    
  -------------------------------------------------------------------
                         slack                                 19.876    

Slack (MET) :             19.876ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 1.027ns (23.190%)  route 3.402ns (76.810%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 29.873 - 24.938 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.632     5.236    vga_driver/CLK
    SLICE_X12Y103        FDRE                                         r  vga_driver/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y103        FDRE (Prop_fdre_C_Q)         0.478     5.714 r  vga_driver/h_cnt_reg[1]/Q
                         net (fo=10, routed)          1.183     6.898    vga_driver/h_cnt_reg[1]
    SLICE_X11Y105        LUT4 (Prop_lut4_I3_O)        0.301     7.199 f  vga_driver/v_cnt[10]_i_3/O
                         net (fo=1, routed)           0.670     7.869    vga_driver/v_cnt[10]_i_3_n_0
    SLICE_X11Y105        LUT6 (Prop_lut6_I1_O)        0.124     7.993 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.788     8.780    vga_driver/eqOp
    SLICE_X12Y109        LUT5 (Prop_lut5_I0_O)        0.124     8.904 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=9, routed)           0.760     9.665    vga_driver/v_cnt0
    SLICE_X12Y108        FDRE                                         r  vga_driver/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.510    29.873    vga_driver/CLK
    SLICE_X12Y108        FDRE                                         r  vga_driver/v_cnt_reg[8]/C
                         clock pessimism              0.275    30.149    
                         clock uncertainty           -0.084    30.065    
    SLICE_X12Y108        FDRE (Setup_fdre_C_R)       -0.524    29.541    vga_driver/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         29.541    
                         arrival time                          -9.665    
  -------------------------------------------------------------------
                         slack                                 19.876    

Slack (MET) :             19.876ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 1.027ns (23.190%)  route 3.402ns (76.810%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 29.873 - 24.938 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.632     5.236    vga_driver/CLK
    SLICE_X12Y103        FDRE                                         r  vga_driver/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y103        FDRE (Prop_fdre_C_Q)         0.478     5.714 r  vga_driver/h_cnt_reg[1]/Q
                         net (fo=10, routed)          1.183     6.898    vga_driver/h_cnt_reg[1]
    SLICE_X11Y105        LUT4 (Prop_lut4_I3_O)        0.301     7.199 f  vga_driver/v_cnt[10]_i_3/O
                         net (fo=1, routed)           0.670     7.869    vga_driver/v_cnt[10]_i_3_n_0
    SLICE_X11Y105        LUT6 (Prop_lut6_I1_O)        0.124     7.993 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.788     8.780    vga_driver/eqOp
    SLICE_X12Y109        LUT5 (Prop_lut5_I0_O)        0.124     8.904 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=9, routed)           0.760     9.665    vga_driver/v_cnt0
    SLICE_X12Y108        FDRE                                         r  vga_driver/v_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.510    29.873    vga_driver/CLK
    SLICE_X12Y108        FDRE                                         r  vga_driver/v_cnt_reg[9]/C
                         clock pessimism              0.275    30.149    
                         clock uncertainty           -0.084    30.065    
    SLICE_X12Y108        FDRE (Setup_fdre_C_R)       -0.524    29.541    vga_driver/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         29.541    
                         arrival time                          -9.665    
  -------------------------------------------------------------------
                         slack                                 19.876    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.527%)  route 0.168ns (47.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.571     1.492    vga_driver/CLK
    SLICE_X9Y105         FDRE                                         r  vga_driver/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  vga_driver/h_cnt_reg[7]/Q
                         net (fo=10, routed)          0.168     1.802    vga_driver/h_cnt_reg[7]
    SLICE_X10Y105        LUT6 (Prop_lut6_I1_O)        0.045     1.847 r  vga_driver/h_cnt[10]_i_2/O
                         net (fo=1, routed)           0.000     1.847    vga_driver/plusOp[10]
    SLICE_X10Y105        FDRE                                         r  vga_driver/h_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.841     2.009    vga_driver/CLK
    SLICE_X10Y105        FDRE                                         r  vga_driver/h_cnt_reg[10]/C
                         clock pessimism             -0.479     1.529    
    SLICE_X10Y105        FDRE (Hold_fdre_C_D)         0.121     1.650    vga_driver/h_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.232%)  route 0.170ns (47.768%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.571     1.492    vga_driver/CLK
    SLICE_X9Y105         FDRE                                         r  vga_driver/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  vga_driver/h_cnt_reg[7]/Q
                         net (fo=10, routed)          0.170     1.804    vga_driver/h_cnt_reg[7]
    SLICE_X10Y105        LUT6 (Prop_lut6_I1_O)        0.045     1.849 r  vga_driver/h_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.849    vga_driver/plusOp[9]
    SLICE_X10Y105        FDRE                                         r  vga_driver/h_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.841     2.009    vga_driver/CLK
    SLICE_X10Y105        FDRE                                         r  vga_driver/h_cnt_reg[9]/C
                         clock pessimism             -0.479     1.529    
    SLICE_X10Y105        FDRE (Hold_fdre_C_D)         0.120     1.649    vga_driver/h_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.543%)  route 0.088ns (26.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.570     1.491    vga_driver/CLK
    SLICE_X12Y108        FDRE                                         r  vga_driver/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_fdre_C_Q)         0.148     1.639 r  vga_driver/v_cnt_reg[8]/Q
                         net (fo=7, routed)           0.088     1.728    vga_driver/v_cnt_reg[8]
    SLICE_X12Y108        LUT6 (Prop_lut6_I5_O)        0.098     1.826 r  vga_driver/v_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.826    vga_driver/plusOp__0[9]
    SLICE_X12Y108        FDRE                                         r  vga_driver/v_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.840     2.008    vga_driver/CLK
    SLICE_X12Y108        FDRE                                         r  vga_driver/v_cnt_reg[9]/C
                         clock pessimism             -0.516     1.491    
    SLICE_X12Y108        FDRE (Hold_fdre_C_D)         0.121     1.612    vga_driver/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_col_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.571%)  route 0.142ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.571     1.492    vga_driver/CLK
    SLICE_X10Y105        FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDRE (Prop_fdre_C_Q)         0.164     1.656 r  vga_driver/h_cnt_reg[10]/Q
                         net (fo=6, routed)           0.142     1.799    vga_driver/h_cnt_reg[10]
    SLICE_X11Y106        FDRE                                         r  vga_driver/pixel_col_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.841     2.009    vga_driver/CLK
    SLICE_X11Y106        FDRE                                         r  vga_driver/pixel_col_reg[10]/C
                         clock pessimism             -0.500     1.508    
    SLICE_X11Y106        FDRE (Hold_fdre_C_D)         0.070     1.578    vga_driver/pixel_col_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_row_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.652%)  route 0.182ns (56.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.570     1.491    vga_driver/CLK
    SLICE_X13Y109        FDRE                                         r  vga_driver/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109        FDRE (Prop_fdre_C_Q)         0.141     1.632 r  vga_driver/v_cnt_reg[1]/Q
                         net (fo=10, routed)          0.182     1.814    vga_driver/v_cnt_reg[1]
    SLICE_X13Y107        FDRE                                         r  vga_driver/pixel_row_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.840     2.008    vga_driver/CLK
    SLICE_X13Y107        FDRE                                         r  vga_driver/pixel_row_reg[1]/C
                         clock pessimism             -0.500     1.507    
    SLICE_X13Y107        FDRE (Hold_fdre_C_D)         0.066     1.573    vga_driver/pixel_row_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_col_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.366%)  route 0.190ns (53.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.571     1.492    vga_driver/CLK
    SLICE_X12Y103        FDRE                                         r  vga_driver/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y103        FDRE (Prop_fdre_C_Q)         0.164     1.656 r  vga_driver/h_cnt_reg[5]/Q
                         net (fo=12, routed)          0.190     1.846    vga_driver/h_cnt_reg[5]
    SLICE_X11Y103        FDRE                                         r  vga_driver/pixel_col_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.841     2.009    vga_driver/CLK
    SLICE_X11Y103        FDRE                                         r  vga_driver/pixel_col_reg[5]/C
                         clock pessimism             -0.479     1.529    
    SLICE_X11Y103        FDRE (Hold_fdre_C_D)         0.070     1.599    vga_driver/pixel_col_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.836%)  route 0.173ns (48.164%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.570     1.491    vga_driver/CLK
    SLICE_X13Y109        FDRE                                         r  vga_driver/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109        FDRE (Prop_fdre_C_Q)         0.141     1.632 f  vga_driver/v_cnt_reg[1]/Q
                         net (fo=10, routed)          0.173     1.805    vga_driver/v_cnt_reg[1]
    SLICE_X13Y108        LUT5 (Prop_lut5_I2_O)        0.045     1.850 r  vga_driver/vsync_i_1/O
                         net (fo=1, routed)           0.000     1.850    vga_driver/vsync_i_1_n_0
    SLICE_X13Y108        FDRE                                         r  vga_driver/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.840     2.008    vga_driver/CLK
    SLICE_X13Y108        FDRE                                         r  vga_driver/vsync_reg/C
                         clock pessimism             -0.500     1.507    
    SLICE_X13Y108        FDRE (Hold_fdre_C_D)         0.092     1.599    vga_driver/vsync_reg
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.164ns (52.499%)  route 0.148ns (47.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.570     1.491    vga_driver/CLK
    SLICE_X12Y108        FDRE                                         r  vga_driver/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDRE (Prop_fdre_C_Q)         0.164     1.655 r  vga_driver/v_cnt_reg[6]/Q
                         net (fo=9, routed)           0.148     1.804    vga_driver/v_cnt_reg[6]
    SLICE_X13Y108        FDRE                                         r  vga_driver/pixel_row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.840     2.008    vga_driver/CLK
    SLICE_X13Y108        FDRE                                         r  vga_driver/pixel_row_reg[6]/C
                         clock pessimism             -0.503     1.504    
    SLICE_X13Y108        FDRE (Hold_fdre_C_D)         0.047     1.551    vga_driver/pixel_row_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_col_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.837%)  route 0.202ns (55.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.572     1.493    vga_driver/CLK
    SLICE_X12Y102        FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y102        FDRE (Prop_fdre_C_Q)         0.164     1.657 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=8, routed)           0.202     1.859    vga_driver/h_cnt_reg[4]
    SLICE_X11Y102        FDRE                                         r  vga_driver/pixel_col_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.843     2.010    vga_driver/CLK
    SLICE_X11Y102        FDRE                                         r  vga_driver/pixel_col_reg[4]/C
                         clock pessimism             -0.479     1.530    
    SLICE_X11Y102        FDRE (Hold_fdre_C_D)         0.072     1.602    vga_driver/pixel_col_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.212ns (52.278%)  route 0.194ns (47.722%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.570     1.491    vga_driver/CLK
    SLICE_X12Y107        FDRE                                         r  vga_driver/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y107        FDRE (Prop_fdre_C_Q)         0.164     1.655 r  vga_driver/v_cnt_reg[5]/Q
                         net (fo=9, routed)           0.194     1.849    vga_driver/v_cnt_reg[5]
    SLICE_X12Y108        LUT5 (Prop_lut5_I2_O)        0.048     1.897 r  vga_driver/v_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.897    vga_driver/plusOp__0[8]
    SLICE_X12Y108        FDRE                                         r  vga_driver/v_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.840     2.008    vga_driver/CLK
    SLICE_X12Y108        FDRE                                         r  vga_driver/v_cnt_reg[8]/C
                         clock pessimism             -0.500     1.507    
    SLICE_X12Y108        FDRE (Hold_fdre_C_D)         0.131     1.638    vga_driver/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.469 }
Period(ns):         24.938
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         24.938      22.783     BUFGCTRL_X0Y1    clk_wiz_0_inst/U0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         24.938      23.689     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X15Y108    vga_driver/green_out_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X12Y103    vga_driver/h_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X10Y105    vga_driver/h_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X12Y103    vga_driver/h_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X12Y102    vga_driver/h_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X12Y102    vga_driver/h_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X12Y102    vga_driver/h_cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X12Y103    vga_driver/h_cnt_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       24.938      188.422    MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X15Y108    vga_driver/green_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X15Y108    vga_driver/green_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X12Y103    vga_driver/h_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X12Y103    vga_driver/h_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X10Y105    vga_driver/h_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X10Y105    vga_driver/h_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X12Y103    vga_driver/h_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X12Y103    vga_driver/h_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X12Y102    vga_driver/h_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X12Y102    vga_driver/h_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X15Y108    vga_driver/green_out_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X15Y108    vga_driver/green_out_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X12Y103    vga_driver/h_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X12Y103    vga_driver/h_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X10Y105    vga_driver/h_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X10Y105    vga_driver/h_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X12Y103    vga_driver/h_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X12Y103    vga_driver/h_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X12Y102    vga_driver/h_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X12Y102    vga_driver/h_cnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_wiz_0_inst/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           220 Endpoints
Min Delay           220 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc/data_2_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/bat_w_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.952ns  (logic 3.538ns (32.303%)  route 7.414ns (67.697%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE                         0.000     0.000 r  adc/data_2_reg[3]/C
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.628     0.628 r  adc/data_2_reg[3]/Q
                         net (fo=3, routed)           1.154     1.782    adc/data_2_reg_n_0_[3]
    SLICE_X5Y99          LUT3 (Prop_lut3_I1_O)        0.124     1.906 r  adc/i__carry_i_18__0/O
                         net (fo=1, routed)           0.000     1.906    adc/i__carry_i_18__0_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.456 r  adc/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.001     2.457    adc/i__carry_i_10_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.696 r  adc/i__carry_i_9/O[2]
                         net (fo=6, routed)           1.309     4.005    add_bb/i__carry_i_9__0[2]
    SLICE_X7Y101         LUT2 (Prop_lut2_I1_O)        0.302     4.307 r  add_bb/i__carry_i_13/O
                         net (fo=1, routed)           0.000     4.307    adc/i__carry_i_2__1[2]
    SLICE_X7Y101         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     4.659 f  adc/i__carry_i_9__1/O[3]
                         net (fo=4, routed)           1.153     5.811    add_bb/minusOp0_out[7]
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.306     6.117 r  add_bb/i__carry_i_1__1/O
                         net (fo=1, routed)           0.683     6.800    add_bb/i__carry_i_1__1_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.196 r  add_bb/geqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.196    add_bb/geqOp_inferred__0/i__carry_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.353 r  add_bb/geqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.009     8.362    add_bb/geqOp4_in
    SLICE_X13Y104        LUT6 (Prop_lut6_I4_O)        0.332     8.694 r  add_bb/bat_w[0]_i_2/O
                         net (fo=45, routed)          0.830     9.524    add_bb/ball_y_motion1
    SLICE_X13Y103        LUT4 (Prop_lut4_I1_O)        0.152     9.676 r  add_bb/bat_w[0]_i_1/O
                         net (fo=32, routed)          1.277    10.952    add_bb/bat_w[0]_i_1_n_0
    SLICE_X8Y97          FDRE                                         r  add_bb/bat_w_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/data_2_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/bat_w_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.952ns  (logic 3.538ns (32.303%)  route 7.414ns (67.697%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE                         0.000     0.000 r  adc/data_2_reg[3]/C
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.628     0.628 r  adc/data_2_reg[3]/Q
                         net (fo=3, routed)           1.154     1.782    adc/data_2_reg_n_0_[3]
    SLICE_X5Y99          LUT3 (Prop_lut3_I1_O)        0.124     1.906 r  adc/i__carry_i_18__0/O
                         net (fo=1, routed)           0.000     1.906    adc/i__carry_i_18__0_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.456 r  adc/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.001     2.457    adc/i__carry_i_10_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.696 r  adc/i__carry_i_9/O[2]
                         net (fo=6, routed)           1.309     4.005    add_bb/i__carry_i_9__0[2]
    SLICE_X7Y101         LUT2 (Prop_lut2_I1_O)        0.302     4.307 r  add_bb/i__carry_i_13/O
                         net (fo=1, routed)           0.000     4.307    adc/i__carry_i_2__1[2]
    SLICE_X7Y101         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     4.659 f  adc/i__carry_i_9__1/O[3]
                         net (fo=4, routed)           1.153     5.811    add_bb/minusOp0_out[7]
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.306     6.117 r  add_bb/i__carry_i_1__1/O
                         net (fo=1, routed)           0.683     6.800    add_bb/i__carry_i_1__1_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.196 r  add_bb/geqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.196    add_bb/geqOp_inferred__0/i__carry_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.353 r  add_bb/geqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.009     8.362    add_bb/geqOp4_in
    SLICE_X13Y104        LUT6 (Prop_lut6_I4_O)        0.332     8.694 r  add_bb/bat_w[0]_i_2/O
                         net (fo=45, routed)          0.830     9.524    add_bb/ball_y_motion1
    SLICE_X13Y103        LUT4 (Prop_lut4_I1_O)        0.152     9.676 r  add_bb/bat_w[0]_i_1/O
                         net (fo=32, routed)          1.277    10.952    add_bb/bat_w[0]_i_1_n_0
    SLICE_X8Y97          FDRE                                         r  add_bb/bat_w_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/data_2_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/bat_w_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.952ns  (logic 3.538ns (32.303%)  route 7.414ns (67.697%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE                         0.000     0.000 r  adc/data_2_reg[3]/C
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.628     0.628 r  adc/data_2_reg[3]/Q
                         net (fo=3, routed)           1.154     1.782    adc/data_2_reg_n_0_[3]
    SLICE_X5Y99          LUT3 (Prop_lut3_I1_O)        0.124     1.906 r  adc/i__carry_i_18__0/O
                         net (fo=1, routed)           0.000     1.906    adc/i__carry_i_18__0_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.456 r  adc/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.001     2.457    adc/i__carry_i_10_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.696 r  adc/i__carry_i_9/O[2]
                         net (fo=6, routed)           1.309     4.005    add_bb/i__carry_i_9__0[2]
    SLICE_X7Y101         LUT2 (Prop_lut2_I1_O)        0.302     4.307 r  add_bb/i__carry_i_13/O
                         net (fo=1, routed)           0.000     4.307    adc/i__carry_i_2__1[2]
    SLICE_X7Y101         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     4.659 f  adc/i__carry_i_9__1/O[3]
                         net (fo=4, routed)           1.153     5.811    add_bb/minusOp0_out[7]
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.306     6.117 r  add_bb/i__carry_i_1__1/O
                         net (fo=1, routed)           0.683     6.800    add_bb/i__carry_i_1__1_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.196 r  add_bb/geqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.196    add_bb/geqOp_inferred__0/i__carry_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.353 r  add_bb/geqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.009     8.362    add_bb/geqOp4_in
    SLICE_X13Y104        LUT6 (Prop_lut6_I4_O)        0.332     8.694 r  add_bb/bat_w[0]_i_2/O
                         net (fo=45, routed)          0.830     9.524    add_bb/ball_y_motion1
    SLICE_X13Y103        LUT4 (Prop_lut4_I1_O)        0.152     9.676 r  add_bb/bat_w[0]_i_1/O
                         net (fo=32, routed)          1.277    10.952    add_bb/bat_w[0]_i_1_n_0
    SLICE_X8Y97          FDRE                                         r  add_bb/bat_w_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/data_2_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/bat_w_reg[3]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.952ns  (logic 3.538ns (32.303%)  route 7.414ns (67.697%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE                         0.000     0.000 r  adc/data_2_reg[3]/C
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.628     0.628 r  adc/data_2_reg[3]/Q
                         net (fo=3, routed)           1.154     1.782    adc/data_2_reg_n_0_[3]
    SLICE_X5Y99          LUT3 (Prop_lut3_I1_O)        0.124     1.906 r  adc/i__carry_i_18__0/O
                         net (fo=1, routed)           0.000     1.906    adc/i__carry_i_18__0_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.456 r  adc/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.001     2.457    adc/i__carry_i_10_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.696 r  adc/i__carry_i_9/O[2]
                         net (fo=6, routed)           1.309     4.005    add_bb/i__carry_i_9__0[2]
    SLICE_X7Y101         LUT2 (Prop_lut2_I1_O)        0.302     4.307 r  add_bb/i__carry_i_13/O
                         net (fo=1, routed)           0.000     4.307    adc/i__carry_i_2__1[2]
    SLICE_X7Y101         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     4.659 f  adc/i__carry_i_9__1/O[3]
                         net (fo=4, routed)           1.153     5.811    add_bb/minusOp0_out[7]
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.306     6.117 r  add_bb/i__carry_i_1__1/O
                         net (fo=1, routed)           0.683     6.800    add_bb/i__carry_i_1__1_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.196 r  add_bb/geqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.196    add_bb/geqOp_inferred__0/i__carry_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.353 r  add_bb/geqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.009     8.362    add_bb/geqOp4_in
    SLICE_X13Y104        LUT6 (Prop_lut6_I4_O)        0.332     8.694 r  add_bb/bat_w[0]_i_2/O
                         net (fo=45, routed)          0.830     9.524    add_bb/ball_y_motion1
    SLICE_X13Y103        LUT4 (Prop_lut4_I1_O)        0.152     9.676 r  add_bb/bat_w[0]_i_1/O
                         net (fo=32, routed)          1.277    10.952    add_bb/bat_w[0]_i_1_n_0
    SLICE_X8Y97          FDSE                                         r  add_bb/bat_w_reg[3]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/data_2_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_y_motion_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.931ns  (logic 3.538ns (32.368%)  route 7.393ns (67.632%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE                         0.000     0.000 r  adc/data_2_reg[3]/C
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.628     0.628 r  adc/data_2_reg[3]/Q
                         net (fo=3, routed)           1.154     1.782    adc/data_2_reg_n_0_[3]
    SLICE_X5Y99          LUT3 (Prop_lut3_I1_O)        0.124     1.906 r  adc/i__carry_i_18__0/O
                         net (fo=1, routed)           0.000     1.906    adc/i__carry_i_18__0_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.456 r  adc/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.001     2.457    adc/i__carry_i_10_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.696 r  adc/i__carry_i_9/O[2]
                         net (fo=6, routed)           1.309     4.005    add_bb/i__carry_i_9__0[2]
    SLICE_X7Y101         LUT2 (Prop_lut2_I1_O)        0.302     4.307 r  add_bb/i__carry_i_13/O
                         net (fo=1, routed)           0.000     4.307    adc/i__carry_i_2__1[2]
    SLICE_X7Y101         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     4.659 f  adc/i__carry_i_9__1/O[3]
                         net (fo=4, routed)           1.153     5.811    add_bb/minusOp0_out[7]
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.306     6.117 r  add_bb/i__carry_i_1__1/O
                         net (fo=1, routed)           0.683     6.800    add_bb/i__carry_i_1__1_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.196 r  add_bb/geqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.196    add_bb/geqOp_inferred__0/i__carry_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.353 r  add_bb/geqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.009     8.362    add_bb/geqOp4_in
    SLICE_X13Y104        LUT6 (Prop_lut6_I4_O)        0.332     8.694 r  add_bb/bat_w[0]_i_2/O
                         net (fo=45, routed)          1.330    10.024    add_bb/ball_y_motion1
    SLICE_X14Y101        LUT5 (Prop_lut5_I2_O)        0.152    10.176 r  add_bb/ball_y_motion[10]_i_1/O
                         net (fo=6, routed)           0.755    10.931    add_bb/ball_y_motion[10]_i_1_n_0
    SLICE_X14Y100        FDRE                                         r  add_bb/ball_y_motion_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/data_2_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_y_motion_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.931ns  (logic 3.538ns (32.368%)  route 7.393ns (67.632%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE                         0.000     0.000 r  adc/data_2_reg[3]/C
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.628     0.628 r  adc/data_2_reg[3]/Q
                         net (fo=3, routed)           1.154     1.782    adc/data_2_reg_n_0_[3]
    SLICE_X5Y99          LUT3 (Prop_lut3_I1_O)        0.124     1.906 r  adc/i__carry_i_18__0/O
                         net (fo=1, routed)           0.000     1.906    adc/i__carry_i_18__0_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.456 r  adc/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.001     2.457    adc/i__carry_i_10_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.696 r  adc/i__carry_i_9/O[2]
                         net (fo=6, routed)           1.309     4.005    add_bb/i__carry_i_9__0[2]
    SLICE_X7Y101         LUT2 (Prop_lut2_I1_O)        0.302     4.307 r  add_bb/i__carry_i_13/O
                         net (fo=1, routed)           0.000     4.307    adc/i__carry_i_2__1[2]
    SLICE_X7Y101         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     4.659 f  adc/i__carry_i_9__1/O[3]
                         net (fo=4, routed)           1.153     5.811    add_bb/minusOp0_out[7]
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.306     6.117 r  add_bb/i__carry_i_1__1/O
                         net (fo=1, routed)           0.683     6.800    add_bb/i__carry_i_1__1_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.196 r  add_bb/geqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.196    add_bb/geqOp_inferred__0/i__carry_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.353 r  add_bb/geqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.009     8.362    add_bb/geqOp4_in
    SLICE_X13Y104        LUT6 (Prop_lut6_I4_O)        0.332     8.694 r  add_bb/bat_w[0]_i_2/O
                         net (fo=45, routed)          1.330    10.024    add_bb/ball_y_motion1
    SLICE_X14Y101        LUT5 (Prop_lut5_I2_O)        0.152    10.176 r  add_bb/ball_y_motion[10]_i_1/O
                         net (fo=6, routed)           0.755    10.931    add_bb/ball_y_motion[10]_i_1_n_0
    SLICE_X14Y100        FDRE                                         r  add_bb/ball_y_motion_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/data_2_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_y_motion_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.931ns  (logic 3.538ns (32.368%)  route 7.393ns (67.632%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE                         0.000     0.000 r  adc/data_2_reg[3]/C
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.628     0.628 r  adc/data_2_reg[3]/Q
                         net (fo=3, routed)           1.154     1.782    adc/data_2_reg_n_0_[3]
    SLICE_X5Y99          LUT3 (Prop_lut3_I1_O)        0.124     1.906 r  adc/i__carry_i_18__0/O
                         net (fo=1, routed)           0.000     1.906    adc/i__carry_i_18__0_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.456 r  adc/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.001     2.457    adc/i__carry_i_10_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.696 r  adc/i__carry_i_9/O[2]
                         net (fo=6, routed)           1.309     4.005    add_bb/i__carry_i_9__0[2]
    SLICE_X7Y101         LUT2 (Prop_lut2_I1_O)        0.302     4.307 r  add_bb/i__carry_i_13/O
                         net (fo=1, routed)           0.000     4.307    adc/i__carry_i_2__1[2]
    SLICE_X7Y101         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     4.659 f  adc/i__carry_i_9__1/O[3]
                         net (fo=4, routed)           1.153     5.811    add_bb/minusOp0_out[7]
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.306     6.117 r  add_bb/i__carry_i_1__1/O
                         net (fo=1, routed)           0.683     6.800    add_bb/i__carry_i_1__1_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.196 r  add_bb/geqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.196    add_bb/geqOp_inferred__0/i__carry_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.353 r  add_bb/geqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.009     8.362    add_bb/geqOp4_in
    SLICE_X13Y104        LUT6 (Prop_lut6_I4_O)        0.332     8.694 r  add_bb/bat_w[0]_i_2/O
                         net (fo=45, routed)          1.330    10.024    add_bb/ball_y_motion1
    SLICE_X14Y101        LUT5 (Prop_lut5_I2_O)        0.152    10.176 r  add_bb/ball_y_motion[10]_i_1/O
                         net (fo=6, routed)           0.755    10.931    add_bb/ball_y_motion[10]_i_1_n_0
    SLICE_X14Y100        FDRE                                         r  add_bb/ball_y_motion_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/data_2_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/bat_w_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.860ns  (logic 3.538ns (32.577%)  route 7.322ns (67.423%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE                         0.000     0.000 r  adc/data_2_reg[3]/C
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.628     0.628 r  adc/data_2_reg[3]/Q
                         net (fo=3, routed)           1.154     1.782    adc/data_2_reg_n_0_[3]
    SLICE_X5Y99          LUT3 (Prop_lut3_I1_O)        0.124     1.906 r  adc/i__carry_i_18__0/O
                         net (fo=1, routed)           0.000     1.906    adc/i__carry_i_18__0_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.456 r  adc/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.001     2.457    adc/i__carry_i_10_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.696 r  adc/i__carry_i_9/O[2]
                         net (fo=6, routed)           1.309     4.005    add_bb/i__carry_i_9__0[2]
    SLICE_X7Y101         LUT2 (Prop_lut2_I1_O)        0.302     4.307 r  add_bb/i__carry_i_13/O
                         net (fo=1, routed)           0.000     4.307    adc/i__carry_i_2__1[2]
    SLICE_X7Y101         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     4.659 f  adc/i__carry_i_9__1/O[3]
                         net (fo=4, routed)           1.153     5.811    add_bb/minusOp0_out[7]
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.306     6.117 r  add_bb/i__carry_i_1__1/O
                         net (fo=1, routed)           0.683     6.800    add_bb/i__carry_i_1__1_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.196 r  add_bb/geqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.196    add_bb/geqOp_inferred__0/i__carry_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.353 r  add_bb/geqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.009     8.362    add_bb/geqOp4_in
    SLICE_X13Y104        LUT6 (Prop_lut6_I4_O)        0.332     8.694 r  add_bb/bat_w[0]_i_2/O
                         net (fo=45, routed)          0.830     9.524    add_bb/ball_y_motion1
    SLICE_X13Y103        LUT4 (Prop_lut4_I1_O)        0.152     9.676 r  add_bb/bat_w[0]_i_1/O
                         net (fo=32, routed)          1.185    10.860    add_bb/bat_w[0]_i_1_n_0
    SLICE_X8Y98          FDRE                                         r  add_bb/bat_w_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/data_2_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/bat_w_reg[5]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.860ns  (logic 3.538ns (32.577%)  route 7.322ns (67.423%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE                         0.000     0.000 r  adc/data_2_reg[3]/C
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.628     0.628 r  adc/data_2_reg[3]/Q
                         net (fo=3, routed)           1.154     1.782    adc/data_2_reg_n_0_[3]
    SLICE_X5Y99          LUT3 (Prop_lut3_I1_O)        0.124     1.906 r  adc/i__carry_i_18__0/O
                         net (fo=1, routed)           0.000     1.906    adc/i__carry_i_18__0_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.456 r  adc/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.001     2.457    adc/i__carry_i_10_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.696 r  adc/i__carry_i_9/O[2]
                         net (fo=6, routed)           1.309     4.005    add_bb/i__carry_i_9__0[2]
    SLICE_X7Y101         LUT2 (Prop_lut2_I1_O)        0.302     4.307 r  add_bb/i__carry_i_13/O
                         net (fo=1, routed)           0.000     4.307    adc/i__carry_i_2__1[2]
    SLICE_X7Y101         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     4.659 f  adc/i__carry_i_9__1/O[3]
                         net (fo=4, routed)           1.153     5.811    add_bb/minusOp0_out[7]
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.306     6.117 r  add_bb/i__carry_i_1__1/O
                         net (fo=1, routed)           0.683     6.800    add_bb/i__carry_i_1__1_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.196 r  add_bb/geqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.196    add_bb/geqOp_inferred__0/i__carry_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.353 r  add_bb/geqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.009     8.362    add_bb/geqOp4_in
    SLICE_X13Y104        LUT6 (Prop_lut6_I4_O)        0.332     8.694 r  add_bb/bat_w[0]_i_2/O
                         net (fo=45, routed)          0.830     9.524    add_bb/ball_y_motion1
    SLICE_X13Y103        LUT4 (Prop_lut4_I1_O)        0.152     9.676 r  add_bb/bat_w[0]_i_1/O
                         net (fo=32, routed)          1.185    10.860    add_bb/bat_w[0]_i_1_n_0
    SLICE_X8Y98          FDSE                                         r  add_bb/bat_w_reg[5]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/data_2_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/bat_w_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.860ns  (logic 3.538ns (32.577%)  route 7.322ns (67.423%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE                         0.000     0.000 r  adc/data_2_reg[3]/C
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.628     0.628 r  adc/data_2_reg[3]/Q
                         net (fo=3, routed)           1.154     1.782    adc/data_2_reg_n_0_[3]
    SLICE_X5Y99          LUT3 (Prop_lut3_I1_O)        0.124     1.906 r  adc/i__carry_i_18__0/O
                         net (fo=1, routed)           0.000     1.906    adc/i__carry_i_18__0_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.456 r  adc/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.001     2.457    adc/i__carry_i_10_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.696 r  adc/i__carry_i_9/O[2]
                         net (fo=6, routed)           1.309     4.005    add_bb/i__carry_i_9__0[2]
    SLICE_X7Y101         LUT2 (Prop_lut2_I1_O)        0.302     4.307 r  add_bb/i__carry_i_13/O
                         net (fo=1, routed)           0.000     4.307    adc/i__carry_i_2__1[2]
    SLICE_X7Y101         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     4.659 f  adc/i__carry_i_9__1/O[3]
                         net (fo=4, routed)           1.153     5.811    add_bb/minusOp0_out[7]
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.306     6.117 r  add_bb/i__carry_i_1__1/O
                         net (fo=1, routed)           0.683     6.800    add_bb/i__carry_i_1__1_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.196 r  add_bb/geqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.196    add_bb/geqOp_inferred__0/i__carry_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.353 r  add_bb/geqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.009     8.362    add_bb/geqOp4_in
    SLICE_X13Y104        LUT6 (Prop_lut6_I4_O)        0.332     8.694 r  add_bb/bat_w[0]_i_2/O
                         net (fo=45, routed)          0.830     9.524    add_bb/ball_y_motion1
    SLICE_X13Y103        LUT4 (Prop_lut4_I1_O)        0.152     9.676 r  add_bb/bat_w[0]_i_1/O
                         net (fo=32, routed)          1.185    10.860    add_bb/bat_w[0]_i_1_n_0
    SLICE_X8Y98          FDRE                                         r  add_bb/bat_w_reg[6]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc/pdata2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc/pdata2_reg[2]_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.195ns (77.721%)  route 0.056ns (22.279%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE                         0.000     0.000 r  adc/pdata2_reg[0]/C
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  adc/pdata2_reg[0]/Q
                         net (fo=1, routed)           0.056     0.251    adc/pdata2_reg_n_0_[0]
    SLICE_X2Y106         SRL16E                                       r  adc/pdata2_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/hit_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/display_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDRE                         0.000     0.000 r  add_bb/hit_count_reg[0]/C
    SLICE_X15Y101        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/hit_count_reg[0]/Q
                         net (fo=2, routed)           0.121     0.262    add_bb/hit_count_reg[0]
    SLICE_X15Y100        FDRE                                         r  add_bb/display_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/hit_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/display_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDRE                         0.000     0.000 r  add_bb/hit_count_reg[1]/C
    SLICE_X15Y101        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/hit_count_reg[1]/Q
                         net (fo=2, routed)           0.122     0.263    add_bb/hit_count_reg[1]
    SLICE_X15Y100        FDRE                                         r  add_bb/display_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/hit_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/display_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDRE                         0.000     0.000 r  add_bb/hit_count_reg[3]/C
    SLICE_X15Y101        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/hit_count_reg[3]/Q
                         net (fo=2, routed)           0.122     0.263    add_bb/hit_count_reg[3]
    SLICE_X15Y100        FDRE                                         r  add_bb/display_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/hit_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/display_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDRE                         0.000     0.000 r  add_bb/hit_count_reg[2]/C
    SLICE_X15Y101        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/hit_count_reg[2]/Q
                         net (fo=2, routed)           0.122     0.263    add_bb/hit_count_reg[2]
    SLICE_X15Y100        FDRE                                         r  add_bb/display_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_x_motion_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_x_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.250ns (82.753%)  route 0.052ns (17.247%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE                         0.000     0.000 r  add_bb/ball_x_motion_reg[3]/C
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/ball_x_motion_reg[3]/Q
                         net (fo=1, routed)           0.052     0.193    add_bb/ball_x_motion_reg_n_0_[3]
    SLICE_X12Y99         LUT2 (Prop_lut2_I1_O)        0.045     0.238 r  add_bb/ball_x[3]_i_2/O
                         net (fo=1, routed)           0.000     0.238    add_bb/ball_x[3]_i_2_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.302 r  add_bb/ball_x_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.302    add_bb/ball_x_reg[3]_i_1_n_4
    SLICE_X12Y99         FDRE                                         r  add_bb/ball_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/pdata2_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc/pdata2_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.195ns (63.303%)  route 0.113ns (36.697%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE                         0.000     0.000 r  adc/pdata2_reg[10]/C
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  adc/pdata2_reg[10]/Q
                         net (fo=2, routed)           0.113     0.308    adc/pdata2[10]
    SLICE_X5Y106         FDRE                                         r  adc/pdata2_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/pdata2_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc/pdata2_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.182ns (56.866%)  route 0.138ns (43.134%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE                         0.000     0.000 r  adc/pdata2_reg[6]/C
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.182     0.182 r  adc/pdata2_reg[6]/Q
                         net (fo=2, routed)           0.138     0.320    adc/pdata2[6]
    SLICE_X5Y106         FDRE                                         r  adc/pdata2_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/pdata2_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc/pdata2_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.195ns (60.607%)  route 0.127ns (39.393%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE                         0.000     0.000 r  adc/pdata2_reg[4]/C
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  adc/pdata2_reg[4]/Q
                         net (fo=2, routed)           0.127     0.322    adc/pdata2[4]
    SLICE_X5Y106         FDRE                                         r  adc/pdata2_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/pdata2_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc/pdata2_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.202ns (61.739%)  route 0.125ns (38.261%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE                         0.000     0.000 r  adc/pdata2_reg[3]/C
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.202     0.202 r  adc/pdata2_reg[3]/Q
                         net (fo=2, routed)           0.125     0.327    adc/pdata2[3]
    SLICE_X5Y106         FDRE                                         r  adc/pdata2_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_driver/green_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.769ns  (logic 4.002ns (45.643%)  route 4.767ns (54.357%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.631     5.235    vga_driver/CLK
    SLICE_X15Y108        FDRE                                         r  vga_driver/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y108        FDRE (Prop_fdre_C_Q)         0.456     5.691 r  vga_driver/green_out_reg[3]/Q
                         net (fo=1, routed)           4.767    10.458    VGA_green_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546    14.004 r  VGA_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.004    VGA_green[3]
    A6                                                                r  VGA_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.757ns  (logic 4.117ns (47.016%)  route 4.640ns (52.984%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.631     5.235    vga_driver/CLK
    SLICE_X13Y108        FDRE                                         r  vga_driver/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDRE (Prop_fdre_C_Q)         0.456     5.691 r  vga_driver/vsync_reg/Q
                         net (fo=1, routed)           1.625     7.316    VGA_vsync_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.412 r  VGA_vsync_OBUF_BUFG_inst/O
                         net (fo=83, routed)          3.015    10.427    VGA_vsync_OBUF_BUFG
    B12                  OBUF (Prop_obuf_I_O)         3.565    13.992 r  VGA_vsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.992    VGA_vsync
    B12                                                               r  VGA_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/red_out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.072ns  (logic 4.008ns (49.650%)  route 4.064ns (50.350%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.615     5.219    vga_driver/CLK
    SLICE_X28Y120        FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y120        FDRE (Prop_fdre_C_Q)         0.456     5.675 r  vga_driver/red_out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           4.064     9.739    lopt
    D8                   OBUF (Prop_obuf_I_O)         3.552    13.291 r  VGA_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.291    VGA_blue[3]
    D8                                                                r  VGA_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/red_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.981ns  (logic 4.008ns (50.216%)  route 3.973ns (49.784%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.615     5.219    vga_driver/CLK
    SLICE_X28Y120        FDRE                                         r  vga_driver/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y120        FDRE (Prop_fdre_C_Q)         0.456     5.675 r  vga_driver/red_out_reg[3]/Q
                         net (fo=1, routed)           3.973     9.648    VGA_blue_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.552    13.200 r  VGA_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.200    VGA_red[3]
    A4                                                                r  VGA_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.554ns  (logic 4.083ns (62.294%)  route 2.471ns (37.706%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.708     5.312    vga_driver/CLK
    SLICE_X6Y110         FDRE                                         r  vga_driver/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  vga_driver/hsync_reg/Q
                         net (fo=1, routed)           2.471     8.301    VGA_hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565    11.866 r  VGA_hsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.866    VGA_hsync
    B11                                                               r  VGA_hsync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_driver/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.078ns  (logic 1.429ns (68.766%)  route 0.649ns (31.234%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.597     1.518    vga_driver/CLK
    SLICE_X6Y110         FDRE                                         r  vga_driver/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  vga_driver/hsync_reg/Q
                         net (fo=1, routed)           0.649     2.332    VGA_hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     3.597 r  VGA_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.597    VGA_hsync
    B11                                                               r  VGA_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/red_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.828ns  (logic 1.393ns (49.260%)  route 1.435ns (50.740%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.559     1.480    vga_driver/CLK
    SLICE_X28Y120        FDRE                                         r  vga_driver/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y120        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  vga_driver/red_out_reg[3]/Q
                         net (fo=1, routed)           1.435     3.056    VGA_blue_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.252     4.309 r  VGA_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.309    VGA_red[3]
    A4                                                                r  VGA_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.834ns  (logic 1.433ns (50.552%)  route 1.402ns (49.448%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.570     1.491    vga_driver/CLK
    SLICE_X13Y108        FDRE                                         r  vga_driver/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDRE (Prop_fdre_C_Q)         0.141     1.632 r  vga_driver/vsync_reg/Q
                         net (fo=1, routed)           0.647     2.279    VGA_vsync_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.305 r  VGA_vsync_OBUF_BUFG_inst/O
                         net (fo=83, routed)          0.754     3.060    VGA_vsync_OBUF_BUFG
    B12                  OBUF (Prop_obuf_I_O)         1.266     4.326 r  VGA_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.326    VGA_vsync
    B12                                                               r  VGA_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/red_out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.887ns  (logic 1.393ns (48.253%)  route 1.494ns (51.747%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.559     1.480    vga_driver/CLK
    SLICE_X28Y120        FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y120        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  vga_driver/red_out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.494     3.116    lopt
    D8                   OBUF (Prop_obuf_I_O)         1.252     4.368 r  VGA_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.368    VGA_blue[3]
    D8                                                                r  VGA_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/green_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.186ns  (logic 1.388ns (43.574%)  route 1.798ns (56.426%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.570     1.491    vga_driver/CLK
    SLICE_X15Y108        FDRE                                         r  vga_driver/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y108        FDRE (Prop_fdre_C_Q)         0.141     1.632 r  vga_driver/green_out_reg[3]/Q
                         net (fo=1, routed)           1.798     3.430    VGA_green_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.247     4.677 r  VGA_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.677    VGA_green[3]
    A6                                                                r  VGA_green[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_in (IN)
                         net (fo=0)                   0.000     5.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809    10.412    clk_wiz_0_inst/U0/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922     6.490 f  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018     8.508    clk_wiz_0_inst/U0/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.604 f  clk_wiz_0_inst/U0/clkf_buf/O
                         net (fo=1, routed)           1.807    10.412    clk_wiz_0_inst/U0/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkf_buf/O
                         net (fo=1, routed)           0.622     1.544    clk_wiz_0_inst/U0/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.304ns  (logic 4.239ns (67.248%)  route 2.065ns (32.752%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.708     5.310    clk_in_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.419     5.729 f  count_reg[4]/Q
                         net (fo=15, routed)          0.353     6.082    count_reg[4]
    SLICE_X0Y110         LUT1 (Prop_lut1_I0_O)        0.299     6.381 r  ADC_SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.712     8.093    ADC_SCLK_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.521    11.614 r  ADC_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000    11.614    ADC_SCLK
    G17                                                               r  ADC_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_CS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.029ns  (logic 4.156ns (68.936%)  route 1.873ns (31.064%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.708     5.310    clk_in_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.419     5.729 r  count_reg[9]/Q
                         net (fo=12, routed)          1.873     7.602    ADC_CS_OBUF
    C17                  OBUF (Prop_obuf_I_O)         3.737    11.339 r  ADC_CS_OBUF_inst/O
                         net (fo=0)                   0.000    11.339    ADC_CS
    C17                                                               r  ADC_CS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[2]_srl2/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.169ns  (logic 0.715ns (32.964%)  route 1.454ns (67.036%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.708     5.310    clk_in_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.419     5.729 f  count_reg[9]/Q
                         net (fo=12, routed)          0.871     6.600    adc/Q[1]
    SLICE_X3Y106         LUT1 (Prop_lut1_I0_O)        0.296     6.896 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.583     7.479    adc/pdata2[11]_i_1_n_0
    SLICE_X2Y106         SRL16E                                       r  adc/pdata2_reg[2]_srl2/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.169ns  (logic 0.715ns (32.964%)  route 1.454ns (67.036%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.708     5.310    clk_in_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.419     5.729 f  count_reg[9]/Q
                         net (fo=12, routed)          0.871     6.600    adc/Q[1]
    SLICE_X3Y106         LUT1 (Prop_lut1_I0_O)        0.296     6.896 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.583     7.479    adc/pdata2[11]_i_1_n_0
    SLICE_X2Y106         FDRE                                         r  adc/pdata2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.987ns  (logic 0.715ns (35.993%)  route 1.272ns (64.007%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.708     5.310    clk_in_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.419     5.729 f  count_reg[9]/Q
                         net (fo=12, routed)          0.871     6.600    adc/Q[1]
    SLICE_X3Y106         LUT1 (Prop_lut1_I0_O)        0.296     6.896 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.401     7.297    adc/pdata2[11]_i_1_n_0
    SLICE_X3Y106         FDRE                                         r  adc/pdata2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.934ns  (logic 0.715ns (36.976%)  route 1.219ns (63.024%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.708     5.310    clk_in_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.419     5.729 f  count_reg[9]/Q
                         net (fo=12, routed)          0.871     6.600    adc/Q[1]
    SLICE_X3Y106         LUT1 (Prop_lut1_I0_O)        0.296     6.896 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.348     7.244    adc/pdata2[11]_i_1_n_0
    SLICE_X5Y106         FDRE                                         r  adc/pdata2_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.934ns  (logic 0.715ns (36.976%)  route 1.219ns (63.024%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.708     5.310    clk_in_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.419     5.729 f  count_reg[9]/Q
                         net (fo=12, routed)          0.871     6.600    adc/Q[1]
    SLICE_X3Y106         LUT1 (Prop_lut1_I0_O)        0.296     6.896 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.348     7.244    adc/pdata2[11]_i_1_n_0
    SLICE_X5Y106         FDRE                                         r  adc/pdata2_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.934ns  (logic 0.715ns (36.976%)  route 1.219ns (63.024%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.708     5.310    clk_in_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.419     5.729 f  count_reg[9]/Q
                         net (fo=12, routed)          0.871     6.600    adc/Q[1]
    SLICE_X3Y106         LUT1 (Prop_lut1_I0_O)        0.296     6.896 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.348     7.244    adc/pdata2[11]_i_1_n_0
    SLICE_X5Y106         FDRE                                         r  adc/pdata2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.934ns  (logic 0.715ns (36.976%)  route 1.219ns (63.024%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.708     5.310    clk_in_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.419     5.729 f  count_reg[9]/Q
                         net (fo=12, routed)          0.871     6.600    adc/Q[1]
    SLICE_X3Y106         LUT1 (Prop_lut1_I0_O)        0.296     6.896 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.348     7.244    adc/pdata2[11]_i_1_n_0
    SLICE_X5Y106         FDRE                                         r  adc/pdata2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.934ns  (logic 0.715ns (36.976%)  route 1.219ns (63.024%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.708     5.310    clk_in_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.419     5.729 f  count_reg[9]/Q
                         net (fo=12, routed)          0.871     6.600    adc/Q[1]
    SLICE_X3Y106         LUT1 (Prop_lut1_I0_O)        0.296     6.896 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.348     7.244    adc/pdata2[11]_i_1_n_0
    SLICE_X5Y106         FDRE                                         r  adc/pdata2_reg[6]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[10]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.675ns  (logic 0.226ns (33.496%)  route 0.449ns (66.504%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.597     1.516    clk_in_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.128     1.644 f  count_reg[9]/Q
                         net (fo=12, routed)          0.323     1.967    adc/Q[1]
    SLICE_X3Y106         LUT1 (Prop_lut1_I0_O)        0.098     2.065 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.126     2.191    adc/pdata2[11]_i_1_n_0
    SLICE_X5Y106         FDRE                                         r  adc/pdata2_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[11]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.675ns  (logic 0.226ns (33.496%)  route 0.449ns (66.504%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.597     1.516    clk_in_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.128     1.644 f  count_reg[9]/Q
                         net (fo=12, routed)          0.323     1.967    adc/Q[1]
    SLICE_X3Y106         LUT1 (Prop_lut1_I0_O)        0.098     2.065 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.126     2.191    adc/pdata2[11]_i_1_n_0
    SLICE_X5Y106         FDRE                                         r  adc/pdata2_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.675ns  (logic 0.226ns (33.496%)  route 0.449ns (66.504%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.597     1.516    clk_in_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.128     1.644 f  count_reg[9]/Q
                         net (fo=12, routed)          0.323     1.967    adc/Q[1]
    SLICE_X3Y106         LUT1 (Prop_lut1_I0_O)        0.098     2.065 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.126     2.191    adc/pdata2[11]_i_1_n_0
    SLICE_X5Y106         FDRE                                         r  adc/pdata2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.675ns  (logic 0.226ns (33.496%)  route 0.449ns (66.504%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.597     1.516    clk_in_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.128     1.644 f  count_reg[9]/Q
                         net (fo=12, routed)          0.323     1.967    adc/Q[1]
    SLICE_X3Y106         LUT1 (Prop_lut1_I0_O)        0.098     2.065 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.126     2.191    adc/pdata2[11]_i_1_n_0
    SLICE_X5Y106         FDRE                                         r  adc/pdata2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.675ns  (logic 0.226ns (33.496%)  route 0.449ns (66.504%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.597     1.516    clk_in_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.128     1.644 f  count_reg[9]/Q
                         net (fo=12, routed)          0.323     1.967    adc/Q[1]
    SLICE_X3Y106         LUT1 (Prop_lut1_I0_O)        0.098     2.065 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.126     2.191    adc/pdata2[11]_i_1_n_0
    SLICE_X5Y106         FDRE                                         r  adc/pdata2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.675ns  (logic 0.226ns (33.496%)  route 0.449ns (66.504%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.597     1.516    clk_in_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.128     1.644 f  count_reg[9]/Q
                         net (fo=12, routed)          0.323     1.967    adc/Q[1]
    SLICE_X3Y106         LUT1 (Prop_lut1_I0_O)        0.098     2.065 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.126     2.191    adc/pdata2[11]_i_1_n_0
    SLICE_X5Y106         FDRE                                         r  adc/pdata2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[8]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.675ns  (logic 0.226ns (33.496%)  route 0.449ns (66.504%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.597     1.516    clk_in_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.128     1.644 f  count_reg[9]/Q
                         net (fo=12, routed)          0.323     1.967    adc/Q[1]
    SLICE_X3Y106         LUT1 (Prop_lut1_I0_O)        0.098     2.065 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.126     2.191    adc/pdata2[11]_i_1_n_0
    SLICE_X5Y106         FDRE                                         r  adc/pdata2_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[9]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.675ns  (logic 0.226ns (33.496%)  route 0.449ns (66.504%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.597     1.516    clk_in_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.128     1.644 f  count_reg[9]/Q
                         net (fo=12, routed)          0.323     1.967    adc/Q[1]
    SLICE_X3Y106         LUT1 (Prop_lut1_I0_O)        0.098     2.065 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.126     2.191    adc/pdata2[11]_i_1_n_0
    SLICE_X5Y106         FDRE                                         r  adc/pdata2_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.687ns  (logic 0.226ns (32.921%)  route 0.461ns (67.079%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.597     1.516    clk_in_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.128     1.644 f  count_reg[9]/Q
                         net (fo=12, routed)          0.323     1.967    adc/Q[1]
    SLICE_X3Y106         LUT1 (Prop_lut1_I0_O)        0.098     2.065 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.138     2.203    adc/pdata2[11]_i_1_n_0
    SLICE_X3Y106         FDRE                                         r  adc/pdata2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[2]_srl2/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.758ns  (logic 0.226ns (29.814%)  route 0.532ns (70.186%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.597     1.516    clk_in_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.128     1.644 f  count_reg[9]/Q
                         net (fo=12, routed)          0.323     1.967    adc/Q[1]
    SLICE_X3Y106         LUT1 (Prop_lut1_I0_O)        0.098     2.065 r  adc/pdata2[11]_i_1/O
                         net (fo=11, routed)          0.209     2.274    adc/pdata2[11]_i_1_n_0
    SLICE_X2Y106         SRL16E                                       r  adc/pdata2_reg[2]_srl2/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add_bb/ball_x_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.061ns  (logic 8.995ns (59.725%)  route 6.066ns (40.275%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=1 LUT3=2 LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE                         0.000     0.000 r  add_bb/ball_x_reg[1]/C
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  add_bb/ball_x_reg[1]/Q
                         net (fo=11, routed)          1.250     1.768    vga_driver/leqOp_inferred__3/i__carry__0[1]
    SLICE_X13Y101        LUT4 (Prop_lut4_I1_O)        0.124     1.892 r  vga_driver/i__carry_i_8__3/O
                         net (fo=1, routed)           0.000     1.892    add_bb/leqOp_inferred__3/i__carry__0_0[0]
    SLICE_X13Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.424 r  add_bb/leqOp_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.424    add_bb/leqOp_inferred__3/i__carry_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.581 r  add_bb/leqOp_inferred__3/i__carry__0/CO[1]
                         net (fo=10, routed)          1.042     3.623    add_bb/leqOp_inferred__3/i__carry__0_n_2
    SLICE_X12Y105        LUT3 (Prop_lut3_I2_O)        0.355     3.978 r  add_bb/i__carry__0_i_4__7/O
                         net (fo=1, routed)           0.000     3.978    add_bb/i__carry__0_i_4__7_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     4.449 r  add_bb/_inferred__14/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.449    add_bb/_inferred__14/i__carry__0_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.668 r  add_bb/_inferred__14/i__carry__1/O[0]
                         net (fo=2, routed)           0.812     5.479    add_bb/_inferred__14/i__carry__1_n_7
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.207     9.686 r  add_bb/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002     9.688    add_bb/multOp_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    11.206 r  add_bb/plusOp/P[6]
                         net (fo=2, routed)           1.001    12.207    add_bb/plusOp_n_99
    SLICE_X11Y107        LUT2 (Prop_lut2_I0_O)        0.124    12.331 r  add_bb/ltOp_carry_i_5/O
                         net (fo=1, routed)           0.000    12.331    add_bb/ltOp_carry_i_5_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.863 r  add_bb/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000    12.863    add_bb/ltOp_carry_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.977 f  add_bb/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.907    13.884    add_bb/ltOp
    SLICE_X13Y108        LUT3 (Prop_lut3_I1_O)        0.124    14.008 r  add_bb/red_out[3]_i_1/O
                         net (fo=2, routed)           1.053    15.061    vga_driver/red_out_reg[3]_0
    SLICE_X28Y120        FDRE                                         r  vga_driver/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.497     4.922    vga_driver/CLK
    SLICE_X28Y120        FDRE                                         r  vga_driver/red_out_reg[3]/C

Slack:                    inf
  Source:                 add_bb/ball_x_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/red_out_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.055ns  (logic 8.995ns (59.748%)  route 6.060ns (40.252%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=1 LUT3=2 LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE                         0.000     0.000 r  add_bb/ball_x_reg[1]/C
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  add_bb/ball_x_reg[1]/Q
                         net (fo=11, routed)          1.250     1.768    vga_driver/leqOp_inferred__3/i__carry__0[1]
    SLICE_X13Y101        LUT4 (Prop_lut4_I1_O)        0.124     1.892 r  vga_driver/i__carry_i_8__3/O
                         net (fo=1, routed)           0.000     1.892    add_bb/leqOp_inferred__3/i__carry__0_0[0]
    SLICE_X13Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.424 r  add_bb/leqOp_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.424    add_bb/leqOp_inferred__3/i__carry_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.581 r  add_bb/leqOp_inferred__3/i__carry__0/CO[1]
                         net (fo=10, routed)          1.042     3.623    add_bb/leqOp_inferred__3/i__carry__0_n_2
    SLICE_X12Y105        LUT3 (Prop_lut3_I2_O)        0.355     3.978 r  add_bb/i__carry__0_i_4__7/O
                         net (fo=1, routed)           0.000     3.978    add_bb/i__carry__0_i_4__7_n_0
    SLICE_X12Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     4.449 r  add_bb/_inferred__14/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.449    add_bb/_inferred__14/i__carry__0_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.668 r  add_bb/_inferred__14/i__carry__1/O[0]
                         net (fo=2, routed)           0.812     5.479    add_bb/_inferred__14/i__carry__1_n_7
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.207     9.686 r  add_bb/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002     9.688    add_bb/multOp_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    11.206 r  add_bb/plusOp/P[6]
                         net (fo=2, routed)           1.001    12.207    add_bb/plusOp_n_99
    SLICE_X11Y107        LUT2 (Prop_lut2_I0_O)        0.124    12.331 r  add_bb/ltOp_carry_i_5/O
                         net (fo=1, routed)           0.000    12.331    add_bb/ltOp_carry_i_5_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.863 r  add_bb/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000    12.863    add_bb/ltOp_carry_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.977 f  add_bb/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.907    13.884    add_bb/ltOp
    SLICE_X13Y108        LUT3 (Prop_lut3_I1_O)        0.124    14.008 r  add_bb/red_out[3]_i_1/O
                         net (fo=2, routed)           1.047    15.055    vga_driver/red_out_reg[3]_0
    SLICE_X28Y120        FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.497     4.922    vga_driver/CLK
    SLICE_X28Y120        FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 adc/data_2_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.291ns  (logic 3.788ns (40.770%)  route 5.503ns (59.230%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE                         0.000     0.000 r  adc/data_2_reg[3]/C
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.628     0.628 r  adc/data_2_reg[3]/Q
                         net (fo=3, routed)           1.154     1.782    adc/data_2_reg_n_0_[3]
    SLICE_X5Y99          LUT3 (Prop_lut3_I1_O)        0.124     1.906 r  adc/i__carry_i_18__0/O
                         net (fo=1, routed)           0.000     1.906    adc/i__carry_i_18__0_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.456 r  adc/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.001     2.457    adc/i__carry_i_10_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.696 r  adc/i__carry_i_9/O[2]
                         net (fo=6, routed)           1.309     4.005    add_bb/i__carry_i_9__0[2]
    SLICE_X7Y101         LUT2 (Prop_lut2_I1_O)        0.302     4.307 r  add_bb/i__carry_i_13/O
                         net (fo=1, routed)           0.000     4.307    adc/i__carry_i_2__1[2]
    SLICE_X7Y101         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.705 r  adc/i__carry_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     4.705    adc/i__carry_i_9__1_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.039 r  adc/i__carry__0_i_5__1/O[1]
                         net (fo=4, routed)           1.068     6.107    vga_driver/minusOp0_out[9]
    SLICE_X11Y101        LUT4 (Prop_lut4_I1_O)        0.303     6.410 r  vga_driver/i__carry__0_i_4__4/O
                         net (fo=1, routed)           0.000     6.410    add_bb/green_out[3]_i_2_1[0]
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.867 f  add_bb/geqOp_inferred__2/i__carry__0/CO[1]
                         net (fo=1, routed)           1.188     8.055    vga_driver/green_out_reg[3]_0[0]
    SLICE_X14Y107        LUT6 (Prop_lut6_I0_O)        0.329     8.384 f  vga_driver/green_out[3]_i_2/O
                         net (fo=1, routed)           0.783     9.167    vga_driver/green_out[3]_i_2_n_0
    SLICE_X15Y108        LUT2 (Prop_lut2_I1_O)        0.124     9.291 r  vga_driver/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000     9.291    vga_driver/green_out[3]_i_1_n_0
    SLICE_X15Y108        FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          1.510     4.935    vga_driver/CLK
    SLICE_X15Y108        FDRE                                         r  vga_driver/green_out_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add_bb/game_on_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/red_out_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.844ns  (logic 0.209ns (24.766%)  route 0.635ns (75.234%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y108        FDRE                         0.000     0.000 r  add_bb/game_on_reg/C
    SLICE_X14Y108        FDRE (Prop_fdre_C_Q)         0.164     0.164 f  add_bb/game_on_reg/Q
                         net (fo=13, routed)          0.215     0.379    add_bb/game_on
    SLICE_X13Y108        LUT3 (Prop_lut3_I2_O)        0.045     0.424 r  add_bb/red_out[3]_i_1/O
                         net (fo=2, routed)           0.420     0.844    vga_driver/red_out_reg[3]_0
    SLICE_X28Y120        FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.826     1.994    vga_driver/CLK
    SLICE_X28Y120        FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 add_bb/game_on_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.850ns  (logic 0.209ns (24.596%)  route 0.641ns (75.404%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y108        FDRE                         0.000     0.000 r  add_bb/game_on_reg/C
    SLICE_X14Y108        FDRE (Prop_fdre_C_Q)         0.164     0.164 f  add_bb/game_on_reg/Q
                         net (fo=13, routed)          0.215     0.379    add_bb/game_on
    SLICE_X13Y108        LUT3 (Prop_lut3_I2_O)        0.045     0.424 r  add_bb/red_out[3]_i_1/O
                         net (fo=2, routed)           0.426     0.850    vga_driver/red_out_reg[3]_0
    SLICE_X28Y120        FDRE                                         r  vga_driver/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.826     1.994    vga_driver/CLK
    SLICE_X28Y120        FDRE                                         r  vga_driver/red_out_reg[3]/C

Slack:                    inf
  Source:                 add_bb/bat_w_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.496ns  (logic 0.475ns (31.748%)  route 1.021ns (68.252%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE                         0.000     0.000 r  add_bb/bat_w_reg[8]/C
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  add_bb/bat_w_reg[8]/Q
                         net (fo=7, routed)           0.315     0.479    adc/out[8]
    SLICE_X7Y99          LUT4 (Prop_lut4_I2_O)        0.046     0.525 r  adc/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.525    add_bb/green_out[3]_i_2[0]
    SLICE_X7Y99          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.106     0.631 f  add_bb/leqOp_inferred__4/i__carry__0/CO[1]
                         net (fo=1, routed)           0.442     1.074    vga_driver/CO[0]
    SLICE_X14Y107        LUT6 (Prop_lut6_I1_O)        0.114     1.188 f  vga_driver/green_out[3]_i_2/O
                         net (fo=1, routed)           0.264     1.451    vga_driver/green_out[3]_i_2_n_0
    SLICE_X15Y108        LUT2 (Prop_lut2_I1_O)        0.045     1.496 r  vga_driver/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.496    vga_driver/green_out[3]_i_1_n_0
    SLICE_X15Y108        FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=47, routed)          0.840     2.008    vga_driver/CLK
    SLICE_X15Y108        FDRE                                         r  vga_driver/green_out_reg[3]/C





