<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>F:\a_loongarch\1C103\1C102\src\fifo_top\rd_fifo.v<br>
F:\a_loongarch\1C103\1C102\src\gowin_pll\pll_vga.v<br>
F:\a_loongarch\1C103\1C102\src\hw\amba\apb_mux9.v<br>
F:\a_loongarch\1C103\1C102\src\hw\amba\axi2apb.v<br>
F:\a_loongarch\1C103\1C102\src\hw\amba\axi_mux.v<br>
F:\a_loongarch\1C103\1C102\src\hw\config.v<br>
F:\a_loongarch\1C103\1C102\src\hw\confreg\confreg.v<br>
F:\a_loongarch\1C103\1C102\src\hw\Game\apb_Game.v<br>
F:\a_loongarch\1C103\1C102\src\hw\Game\Game.v<br>
F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_cpu.v<br>
F:\a_loongarch\1C103\1C102\src\hw\godson_mcu_top.v<br>
F:\a_loongarch\1C103\1C102\src\hw\godson_rcg_module.v<br>
F:\a_loongarch\1C103\1C102\src\hw\gpio\gpio.v<br>
F:\a_loongarch\1C103\1C102\src\hw\hpet\hpet.v<br>
F:\a_loongarch\1C103\1C102\src\hw\io_tools.v<br>
F:\a_loongarch\1C103\1C102\src\hw\ip_repo\blk_mem_gen_0\blk_mem_gen_0.v<br>
F:\a_loongarch\1C103\1C102\src\hw\ip_repo\blk_mem_gen_1\blk_mem_gen_1.v<br>
F:\a_loongarch\1C103\1C102\src\hw\ip_repo\fifo_top\sdram_fifo.v<br>
F:\a_loongarch\1C103\1C102\src\hw\ip_repo\gowin_pll\gowin_pll.v<br>
F:\a_loongarch\1C103\1C102\src\hw\ip_repo\gowin_pll\pll_sdram_sd_card.v<br>
F:\a_loongarch\1C103\1C102\src\hw\la132_top_pack\la132_top_gowin.vp<br>
F:\a_loongarch\1C103\1C102\src\hw\uart\baudgen.v<br>
F:\a_loongarch\1C103\1C102\src\hw\uart\uart_rfifo.v<br>
F:\a_loongarch\1C103\1C102\src\hw\uart\uart_rx.v<br>
F:\a_loongarch\1C103\1C102\src\hw\uart\uart_tfifo.v<br>
F:\a_loongarch\1C103\1C102\src\hw\uart\uart_top.v<br>
F:\a_loongarch\1C103\1C102\src\hw\uart\uart_tx.v<br>
F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\led_alarm.v<br>
F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\sd_ctrl_top.v<br>
F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\sd_init.v<br>
F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\sd_read.v<br>
F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\sd_read_photo.v<br>
F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\sd_write.v<br>
F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\top_sd_photo_vga.v<br>
F:\a_loongarch\1C103\1C102\src\hw\Video\SD_VGA\vga_driver.v<br>
F:\a_loongarch\1C103\1C102\src\hw\Video\SDRAM_4port\sdram_4port_top.v<br>
F:\a_loongarch\1C103\1C102\src\hw\Video\SDRAM_4port\sdram_cmd.v<br>
F:\a_loongarch\1C103\1C102\src\hw\Video\SDRAM_4port\sdram_controller.v<br>
F:\a_loongarch\1C103\1C102\src\hw\Video\SDRAM_4port\sdram_ctrl.v<br>
F:\a_loongarch\1C103\1C102\src\hw\Video\SDRAM_4port\sdram_data.v<br>
F:\a_loongarch\1C103\1C102\src\hw\Video\SDRAM_4port\sdram_fifo_ctrl.v<br>
F:\a_loongarch\1C103\1C102\src\hw\Video\SDRAM_4port\sdram_para.v<br>
F:\a_loongarch\1C103\1C102\src\hw\Video\UART-RX\detect_module.v<br>
F:\a_loongarch\1C103\1C102\src\hw\Video\UART-RX\rx_bps_module.v<br>
F:\a_loongarch\1C103\1C102\src\hw\Video\UART-RX\rx_control_module.v<br>
F:\a_loongarch\1C103\1C102\src\hw\Video\UART-RX\rx_top.v<br>
F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_ctrl.v<br>
F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_pic.v<br>
F:\a_loongarch\1C103\1C102\src\hw\Video\vga\vga_rom_pic_jump.v<br>
F:\a_loongarch\1C103\1C102\src\hw\Video\Video_top.v<br>
F:\gowin_software\gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v<br>
F:\gowin_software\gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v<br>
F:\gowin_software\gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v<br>
F:\gowin_software\gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v<br>
F:\gowin_software\gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top_138.v<br>
F:\gowin_software\gowin\Gowin_V1.9.9.02_x64\IDE\data\ipcores\gw_jtag.v<br>
F:\a_loongarch\1C103\1C102\impl\gwsynthesis\RTL_GAO\gw_gao_top.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AT-LV138PG484AC2/I1</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AT-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat May 11 18:51:15 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>godson_mcu_top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 367.141MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 367.141MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.859s, Elapsed time = 0h 0m 0.912s, Peak memory usage = 367.141MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 367.141MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.531s, Elapsed time = 0h 0m 0.545s, Peak memory usage = 367.141MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.072s, Peak memory usage = 367.141MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.089s, Peak memory usage = 367.141MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.041s, Peak memory usage = 367.141MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 367.141MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.406s, Elapsed time = 0h 0m 0.396s, Peak memory usage = 367.141MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.406s, Elapsed time = 0h 0m 0.427s, Peak memory usage = 367.141MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 16s, Elapsed time = 0h 0m 16s, Peak memory usage = 367.141MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 367.141MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.89s, Elapsed time = 0h 0m 1s, Peak memory usage = 399.535MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 25s, Elapsed time = 0h 0m 25s, Peak memory usage = 399.535MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>112</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>101</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>28</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>48</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>22</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>5880</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>137</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>3145</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>162</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>2356</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDLCE</td>
<td>80</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>16412</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>1515</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>4671</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>10194</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT5</td>
<td>32</td>
</tr>
<tr>
<td class="label"><b>MUX </b></td>
<td>1025</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMUX2</td>
<td>1024</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMUX16</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>877</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>877</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>45</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>45</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULTALU27X18</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>73</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>68</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>5</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPLL</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>Black Box </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspGW_JTAG</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>18398(17521 LUT, 877 ALU) / 138240</td>
<td>14%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>5880 / 139095</td>
<td>5%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>80 / 139095</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>5800 / 139095</td>
<td>5%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>73 / 340</td>
<td>22%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>CLK50M</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>CLK50M_ibuf/I </td>
</tr>
<tr>
<td>LJTAG_TCK</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>LJTAG_TCK_ibuf/I </td>
</tr>
<tr>
<td>ov5640_pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>ov5640_pclk_ibuf/I </td>
</tr>
<tr>
<td>my_uart1/uFIFO_TX/clk_div2</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>my_uart1/uFIFO_TX/clk_div2_s0/Q </td>
</tr>
<tr>
<td>Video_output/sd_rd/u_sd_ctrl_top/u_sd_init/div_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>Video_output/sd_rd/u_sd_ctrl_top/u_sd_init/div_clk_s1/Q </td>
</tr>
<tr>
<td>Game_Interface/rd_en_reg</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>Game_Interface/rd_en_reg_s0/Q </td>
</tr>
<tr>
<td>my_gpio/n4_3</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>my_gpio/n4_s0/F </td>
</tr>
<tr>
<td>my_hpet_timer/re</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>my_hpet_timer/re_s2/F </td>
</tr>
<tr>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>125.000</td>
<td>8.0</td>
<td>0.000</td>
<td>62.500</td>
<td>CLK50M_ibuf/I</td>
<td>CLK50M</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td>CLK50M_ibuf/I</td>
<td>CLK50M</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT1 </td>
</tr>
<tr>
<td>Video_output/sd_rd/u_pll_clk/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT1</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Video_output/sd_rd/u_pll_clk/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>Video_output/sd_rd/u_pll_clk/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT1</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Video_output/sd_rd/u_pll_clk/PLL_inst/CLKOUT1 </td>
</tr>
<tr>
<td>Video_output/sd_rd/u_pll_clk/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>Generated</td>
<td>80.000</td>
<td>12.5</td>
<td>0.000</td>
<td>40.000</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT1</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Video_output/sd_rd/u_pll_clk/PLL_inst/CLKOUT2 </td>
</tr>
<tr>
<td>Video_output/sd_rd/u_pll_clk/PLL_inst/CLKOUT3.default_gen_clk</td>
<td>Generated</td>
<td>80.000</td>
<td>12.5</td>
<td>0.000</td>
<td>40.000</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT1</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Video_output/sd_rd/u_pll_clk/PLL_inst/CLKOUT3 </td>
</tr>
<tr>
<td>Video_output/sd_rd/u_pll_clk/PLL_inst/CLKOUT4.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.0</td>
<td>0.000</td>
<td>20.000</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT1</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Video_output/sd_rd/u_pll_clk/PLL_inst/CLKOUT4 </td>
</tr>
<tr>
<td>Video_output/vga/pll_vga_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.0</td>
<td>0.000</td>
<td>20.000</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT1</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Video_output/vga/pll_vga_inst/PLL_inst/CLKOUT0 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>CLK50M</td>
<td>50.000(MHz)</td>
<td>136.519(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>LJTAG_TCK</td>
<td>100.000(MHz)</td>
<td>81.837(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>ov5640_pclk</td>
<td>100.000(MHz)</td>
<td>232.721(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>my_uart1/uFIFO_TX/clk_div2</td>
<td>100.000(MHz)</td>
<td>675.676(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>Video_output/sd_rd/u_sd_ctrl_top/u_sd_init/div_clk</td>
<td>100.000(MHz)</td>
<td>115.848(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>8.000(MHz)</td>
<td>50.181(MHz)</td>
<td>28</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>Video_output/sd_rd/u_pll_clk/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>100.000(MHz)</td>
<td>95.804(MHz)</td>
<td>15</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>Video_output/sd_rd/u_pll_clk/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>12.500(MHz)</td>
<td>116.966(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>9</td>
<td>Video_output/sd_rd/u_pll_clk/PLL_inst/CLKOUT3.default_gen_clk</td>
<td>12.500(MHz)</td>
<td>280.112(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>10</td>
<td>Video_output/sd_rd/u_pll_clk/PLL_inst/CLKOUT4.default_gen_clk</td>
<td>25.000(MHz)</td>
<td>181.686(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>11</td>
<td>Video_output/vga/pll_vga_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>25.000(MHz)</td>
<td>107.124(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.483</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>884.245</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>880.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>GAME_SWITCH_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_output/sd_rd/u_sdram/u_sdram_fifo_ctrl/u_rdFIFO_1/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Video_output/sd_rd/u_pll_clk/PLL_inst/CLKOUT4.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>875.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>875.259</td>
<td>0.259</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>875.589</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>GAME_SWITCH_1_s0/CLK</td>
</tr>
<tr>
<td>875.895</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>92</td>
<td>GAME_SWITCH_1_s0/Q</td>
</tr>
<tr>
<td>876.225</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/sdram_rd_en_Z_s137/I2</td>
</tr>
<tr>
<td>876.631</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/sdram_rd_en_Z_s137/F</td>
</tr>
<tr>
<td>876.961</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/sdram_rd_en_Z_s26/I3</td>
</tr>
<tr>
<td>877.192</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/sdram_rd_en_Z_s26/F</td>
</tr>
<tr>
<td>877.522</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/sdram_rd_en_Z_s6/I3</td>
</tr>
<tr>
<td>877.753</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/sdram_rd_en_Z_s6/F</td>
</tr>
<tr>
<td>878.083</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/sdram_rd_en_Z_s0/I3</td>
</tr>
<tr>
<td>878.314</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>Video_output/vga/vga_pic_inst/sdram_rd_en_Z_s0/F</td>
</tr>
<tr>
<td>878.644</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/sdram_rd_en_Z_s/I0</td>
</tr>
<tr>
<td>879.107</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>Video_output/vga/vga_pic_inst/sdram_rd_en_Z_s/F</td>
</tr>
<tr>
<td>879.437</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/sd_rd/u_sdram/u_sdram_fifo_ctrl/u_rdFIFO_1/fifo_inst/rbin_num_next_2_s4/I1</td>
</tr>
<tr>
<td>879.891</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>Video_output/sd_rd/u_sdram/u_sdram_fifo_ctrl/u_rdFIFO_1/fifo_inst/rbin_num_next_2_s4/F</td>
</tr>
<tr>
<td>880.221</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/sd_rd/u_sdram/u_sdram_fifo_ctrl/u_rdFIFO_1/fifo_inst/rbin_num_next_5_s4/I0</td>
</tr>
<tr>
<td>880.684</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>Video_output/sd_rd/u_sdram/u_sdram_fifo_ctrl/u_rdFIFO_1/fifo_inst/rbin_num_next_5_s4/F</td>
</tr>
<tr>
<td>881.014</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/sd_rd/u_sdram/u_sdram_fifo_ctrl/u_rdFIFO_1/fifo_inst/rbin_num_next_6_s3/I0</td>
</tr>
<tr>
<td>881.477</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>Video_output/sd_rd/u_sdram/u_sdram_fifo_ctrl/u_rdFIFO_1/fifo_inst/rbin_num_next_6_s3/F</td>
</tr>
<tr>
<td>881.807</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/sd_rd/u_sdram/u_sdram_fifo_ctrl/u_rdFIFO_1/fifo_inst/Equal.rgraynext_5_s1/I2</td>
</tr>
<tr>
<td>882.213</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>Video_output/sd_rd/u_sdram/u_sdram_fifo_ctrl/u_rdFIFO_1/fifo_inst/Equal.rgraynext_5_s1/F</td>
</tr>
<tr>
<td>882.543</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>Video_output/sd_rd/u_sdram/u_sdram_fifo_ctrl/u_rdFIFO_1/fifo_inst/n138_s0/I0</td>
</tr>
<tr>
<td>883.019</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>Video_output/sd_rd/u_sdram/u_sdram_fifo_ctrl/u_rdFIFO_1/fifo_inst/n138_s0/COUT</td>
</tr>
<tr>
<td>883.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>Video_output/sd_rd/u_sdram/u_sdram_fifo_ctrl/u_rdFIFO_1/fifo_inst/n139_s0/CIN</td>
</tr>
<tr>
<td>883.059</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>Video_output/sd_rd/u_sdram/u_sdram_fifo_ctrl/u_rdFIFO_1/fifo_inst/n139_s0/COUT</td>
</tr>
<tr>
<td>883.059</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>Video_output/sd_rd/u_sdram/u_sdram_fifo_ctrl/u_rdFIFO_1/fifo_inst/n140_s0/CIN</td>
</tr>
<tr>
<td>883.099</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>Video_output/sd_rd/u_sdram/u_sdram_fifo_ctrl/u_rdFIFO_1/fifo_inst/n140_s0/COUT</td>
</tr>
<tr>
<td>883.099</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>Video_output/sd_rd/u_sdram/u_sdram_fifo_ctrl/u_rdFIFO_1/fifo_inst/n141_s0/CIN</td>
</tr>
<tr>
<td>883.139</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>Video_output/sd_rd/u_sdram/u_sdram_fifo_ctrl/u_rdFIFO_1/fifo_inst/n141_s0/COUT</td>
</tr>
<tr>
<td>883.139</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>Video_output/sd_rd/u_sdram/u_sdram_fifo_ctrl/u_rdFIFO_1/fifo_inst/n142_s0/CIN</td>
</tr>
<tr>
<td>883.179</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>Video_output/sd_rd/u_sdram/u_sdram_fifo_ctrl/u_rdFIFO_1/fifo_inst/n142_s0/COUT</td>
</tr>
<tr>
<td>883.509</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/sd_rd/u_sdram/u_sdram_fifo_ctrl/u_rdFIFO_1/fifo_inst/rempty_val_s1/I2</td>
</tr>
<tr>
<td>883.915</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>Video_output/sd_rd/u_sdram/u_sdram_fifo_ctrl/u_rdFIFO_1/fifo_inst/rempty_val_s1/F</td>
</tr>
<tr>
<td>884.245</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/sd_rd/u_sdram/u_sdram_fifo_ctrl/u_rdFIFO_1/fifo_inst/Empty_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>880.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Video_output/sd_rd/u_pll_clk/PLL_inst/CLKOUT4.default_gen_clk</td>
</tr>
<tr>
<td>880.518</td>
<td>0.518</td>
<td>tCL</td>
<td>RR</td>
<td>93</td>
<td>Video_output/sd_rd/u_pll_clk/PLL_inst/CLKOUT4</td>
</tr>
<tr>
<td>880.848</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/sd_rd/u_sdram/u_sdram_fifo_ctrl/u_rdFIFO_1/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>880.813</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>Video_output/sd_rd/u_sdram/u_sdram_fifo_ctrl/u_rdFIFO_1/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td>880.762</td>
<td>-0.051</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>Video_output/sd_rd/u_sdram/u_sdram_fifo_ctrl/u_rdFIFO_1/fifo_inst/Empty_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.259</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.330, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.390, 50.716%; route: 3.960, 45.749%; tC2Q: 0.306, 3.535%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.330, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.038</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>883.800</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>880.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>Game_Interface/blood_2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_output/vga/vga_pic_inst/pic_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Video_output/vga/pll_vga_inst/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>875.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>875.259</td>
<td>0.259</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>875.589</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Game_Interface/blood_2_1_s0/CLK</td>
</tr>
<tr>
<td>875.895</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>Game_Interface/blood_2_1_s0/Q</td>
</tr>
<tr>
<td>876.225</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7576_s170/I2</td>
</tr>
<tr>
<td>876.631</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7576_s170/F</td>
</tr>
<tr>
<td>876.961</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7576_s156/I0</td>
</tr>
<tr>
<td>877.424</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>Video_output/vga/vga_pic_inst/n7576_s156/F</td>
</tr>
<tr>
<td>877.754</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7576_s115/I0</td>
</tr>
<tr>
<td>878.217</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7576_s115/F</td>
</tr>
<tr>
<td>878.547</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7576_s62/I0</td>
</tr>
<tr>
<td>879.010</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7576_s62/F</td>
</tr>
<tr>
<td>879.340</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7576_s31/I2</td>
</tr>
<tr>
<td>879.746</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7576_s31/F</td>
</tr>
<tr>
<td>880.076</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7576_s189/I3</td>
</tr>
<tr>
<td>880.307</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7576_s189/F</td>
</tr>
<tr>
<td>880.637</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7576_s6/I0</td>
</tr>
<tr>
<td>881.100</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>Video_output/vga/vga_pic_inst/n7576_s6/F</td>
</tr>
<tr>
<td>881.430</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7522_s16/I1</td>
</tr>
<tr>
<td>881.884</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>Video_output/vga/vga_pic_inst/n7522_s16/F</td>
</tr>
<tr>
<td>882.214</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7527_s7/I0</td>
</tr>
<tr>
<td>882.677</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>Video_output/vga/vga_pic_inst/n7527_s7/F</td>
</tr>
<tr>
<td>883.007</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7527_s2/I0</td>
</tr>
<tr>
<td>883.470</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7527_s2/F</td>
</tr>
<tr>
<td>883.800</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/pic_data_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>880.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Video_output/vga/pll_vga_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>880.518</td>
<td>0.518</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>Video_output/vga/pll_vga_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>880.848</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/pic_data_0_s0/CLK</td>
</tr>
<tr>
<td>880.813</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>Video_output/vga/vga_pic_inst/pic_data_0_s0</td>
</tr>
<tr>
<td>880.762</td>
<td>-0.051</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/pic_data_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.259</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.330, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.275, 52.064%; route: 3.630, 44.209%; tC2Q: 0.306, 3.727%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.330, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.038</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>883.800</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>880.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>Game_Interface/blood_2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_output/vga/vga_pic_inst/pic_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Video_output/vga/pll_vga_inst/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>875.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>875.259</td>
<td>0.259</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>875.589</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Game_Interface/blood_2_1_s0/CLK</td>
</tr>
<tr>
<td>875.895</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>Game_Interface/blood_2_1_s0/Q</td>
</tr>
<tr>
<td>876.225</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7576_s170/I2</td>
</tr>
<tr>
<td>876.631</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7576_s170/F</td>
</tr>
<tr>
<td>876.961</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7576_s156/I0</td>
</tr>
<tr>
<td>877.424</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>Video_output/vga/vga_pic_inst/n7576_s156/F</td>
</tr>
<tr>
<td>877.754</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7576_s115/I0</td>
</tr>
<tr>
<td>878.217</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7576_s115/F</td>
</tr>
<tr>
<td>878.547</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7576_s62/I0</td>
</tr>
<tr>
<td>879.010</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7576_s62/F</td>
</tr>
<tr>
<td>879.340</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7576_s31/I2</td>
</tr>
<tr>
<td>879.746</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7576_s31/F</td>
</tr>
<tr>
<td>880.076</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7576_s189/I3</td>
</tr>
<tr>
<td>880.307</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7576_s189/F</td>
</tr>
<tr>
<td>880.637</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7576_s6/I0</td>
</tr>
<tr>
<td>881.100</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>Video_output/vga/vga_pic_inst/n7576_s6/F</td>
</tr>
<tr>
<td>881.430</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7522_s16/I1</td>
</tr>
<tr>
<td>881.884</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>Video_output/vga/vga_pic_inst/n7522_s16/F</td>
</tr>
<tr>
<td>882.214</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7527_s7/I0</td>
</tr>
<tr>
<td>882.677</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>Video_output/vga/vga_pic_inst/n7527_s7/F</td>
</tr>
<tr>
<td>883.007</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7526_s2/I0</td>
</tr>
<tr>
<td>883.470</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7526_s2/F</td>
</tr>
<tr>
<td>883.800</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/pic_data_1_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>880.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Video_output/vga/pll_vga_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>880.518</td>
<td>0.518</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>Video_output/vga/pll_vga_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>880.848</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/pic_data_1_s0/CLK</td>
</tr>
<tr>
<td>880.813</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>Video_output/vga/vga_pic_inst/pic_data_1_s0</td>
</tr>
<tr>
<td>880.762</td>
<td>-0.051</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/pic_data_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.259</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.330, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.275, 52.064%; route: 3.630, 44.209%; tC2Q: 0.306, 3.727%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.330, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.038</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>883.800</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>880.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>Game_Interface/blood_2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_output/vga/vga_pic_inst/pic_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Video_output/vga/pll_vga_inst/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>875.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>875.259</td>
<td>0.259</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>875.589</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Game_Interface/blood_2_1_s0/CLK</td>
</tr>
<tr>
<td>875.895</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>Game_Interface/blood_2_1_s0/Q</td>
</tr>
<tr>
<td>876.225</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7576_s170/I2</td>
</tr>
<tr>
<td>876.631</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7576_s170/F</td>
</tr>
<tr>
<td>876.961</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7576_s156/I0</td>
</tr>
<tr>
<td>877.424</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>Video_output/vga/vga_pic_inst/n7576_s156/F</td>
</tr>
<tr>
<td>877.754</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7576_s115/I0</td>
</tr>
<tr>
<td>878.217</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7576_s115/F</td>
</tr>
<tr>
<td>878.547</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7576_s62/I0</td>
</tr>
<tr>
<td>879.010</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7576_s62/F</td>
</tr>
<tr>
<td>879.340</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7576_s31/I2</td>
</tr>
<tr>
<td>879.746</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7576_s31/F</td>
</tr>
<tr>
<td>880.076</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7576_s189/I3</td>
</tr>
<tr>
<td>880.307</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7576_s189/F</td>
</tr>
<tr>
<td>880.637</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7576_s6/I0</td>
</tr>
<tr>
<td>881.100</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>Video_output/vga/vga_pic_inst/n7576_s6/F</td>
</tr>
<tr>
<td>881.430</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7522_s16/I1</td>
</tr>
<tr>
<td>881.884</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>Video_output/vga/vga_pic_inst/n7522_s16/F</td>
</tr>
<tr>
<td>882.214</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7527_s7/I0</td>
</tr>
<tr>
<td>882.677</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>Video_output/vga/vga_pic_inst/n7527_s7/F</td>
</tr>
<tr>
<td>883.007</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7525_s2/I0</td>
</tr>
<tr>
<td>883.470</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7525_s2/F</td>
</tr>
<tr>
<td>883.800</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/pic_data_2_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>880.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Video_output/vga/pll_vga_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>880.518</td>
<td>0.518</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>Video_output/vga/pll_vga_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>880.848</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/pic_data_2_s0/CLK</td>
</tr>
<tr>
<td>880.813</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>Video_output/vga/vga_pic_inst/pic_data_2_s0</td>
</tr>
<tr>
<td>880.762</td>
<td>-0.051</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/pic_data_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.259</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.330, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.275, 52.064%; route: 3.630, 44.209%; tC2Q: 0.306, 3.727%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.330, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.038</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>883.800</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>880.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>Game_Interface/blood_2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Video_output/vga/vga_pic_inst/pic_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Video_output/vga/pll_vga_inst/PLL_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>875.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>875.259</td>
<td>0.259</td>
<td>tCL</td>
<td>RR</td>
<td>3813</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>875.589</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Game_Interface/blood_2_1_s0/CLK</td>
</tr>
<tr>
<td>875.895</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>Game_Interface/blood_2_1_s0/Q</td>
</tr>
<tr>
<td>876.225</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7576_s170/I2</td>
</tr>
<tr>
<td>876.631</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7576_s170/F</td>
</tr>
<tr>
<td>876.961</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7576_s156/I0</td>
</tr>
<tr>
<td>877.424</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>Video_output/vga/vga_pic_inst/n7576_s156/F</td>
</tr>
<tr>
<td>877.754</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7576_s115/I0</td>
</tr>
<tr>
<td>878.217</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7576_s115/F</td>
</tr>
<tr>
<td>878.547</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7576_s62/I0</td>
</tr>
<tr>
<td>879.010</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7576_s62/F</td>
</tr>
<tr>
<td>879.340</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7576_s31/I2</td>
</tr>
<tr>
<td>879.746</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7576_s31/F</td>
</tr>
<tr>
<td>880.076</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7576_s189/I3</td>
</tr>
<tr>
<td>880.307</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7576_s189/F</td>
</tr>
<tr>
<td>880.637</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7576_s6/I0</td>
</tr>
<tr>
<td>881.100</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>Video_output/vga/vga_pic_inst/n7576_s6/F</td>
</tr>
<tr>
<td>881.430</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7522_s16/I1</td>
</tr>
<tr>
<td>881.884</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>Video_output/vga/vga_pic_inst/n7522_s16/F</td>
</tr>
<tr>
<td>882.214</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7527_s7/I0</td>
</tr>
<tr>
<td>882.677</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>Video_output/vga/vga_pic_inst/n7527_s7/F</td>
</tr>
<tr>
<td>883.007</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7524_s2/I0</td>
</tr>
<tr>
<td>883.470</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/n7524_s2/F</td>
</tr>
<tr>
<td>883.800</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/pic_data_3_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>880.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Video_output/vga/pll_vga_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>880.518</td>
<td>0.518</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>Video_output/vga/pll_vga_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>880.848</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/pic_data_3_s0/CLK</td>
</tr>
<tr>
<td>880.813</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>Video_output/vga/vga_pic_inst/pic_data_3_s0</td>
</tr>
<tr>
<td>880.762</td>
<td>-0.051</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>Video_output/vga/vga_pic_inst/pic_data_3_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.259</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.330, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.275, 52.064%; route: 3.630, 44.209%; tC2Q: 0.306, 3.727%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.330, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
