{
  "creator": "Yosys 0.27+33 (git sha1 a2655a4b7, aarch64-apple-darwin20.2-clang 10.0.0-4ubuntu1 -fPIC -Os)",
  "modules": {
    "ALU_Design": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "ALU_Design.v:4.1-58.10"
      },
      "ports": {
        "Sw": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "Btn": {
          "direction": "input",
          "bits": [ 18, 19, 20 ]
        },
        "LEDOut": {
          "direction": "output",
          "bits": [ 21, 22, 23, 24 ]
        },
        "hexdisp": {
          "direction": "output",
          "bits": [ 25, 26, 27, 28, 29, 30, 31 ]
        },
        "AN": {
          "direction": "output",
          "bits": [ 32, 33, 34, 35, 36, 37, 38, 39 ]
        }
      },
      "cells": {
        "Add1": {
          "hide_name": 0,
          "type": "EightBitAdder",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ALU_Design.v:46.25-46.55"
          },
          "port_directions": {
            "RCOAddX": "input",
            "RCOAddY": "input",
            "RCOCarryIn": "input",
            "RCOCarryOut": "output",
            "RCOSum": "output"
          },
          "connections": {
            "RCOAddX": [ 40, 41, 42, 43, 44, 45, 46, 47 ],
            "RCOAddY": [ 48, 49, 50, 51, 52, 53, 54, 55 ],
            "RCOCarryIn": [ 56 ],
            "RCOCarryOut": [ 57 ],
            "RCOSum": [ 58, 59, 60, 61, 62, 63, 64, 65 ]
          }
        },
        "DO": {
          "hide_name": 0,
          "type": "DispOut",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ALU_Design.v:52.25-52.46"
          },
          "port_directions": {
            "DataIn": "input",
            "DataOut": "output"
          },
          "connections": {
            "DataIn": [ 66 ],
            "DataOut": [ 24 ]
          }
        },
        "In0": {
          "hide_name": 0,
          "type": "InputRead",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ALU_Design.v:44.25-44.65"
          },
          "port_directions": {
            "Btn": "input",
            "Cin": "output",
            "InputX": "output",
            "InputY": "output",
            "Sw": "input",
            "sel": "output",
            "ss_sel": "output"
          },
          "connections": {
            "Btn": [ 18, 19, 20 ],
            "Cin": [ 56 ],
            "InputX": [ 40, 41, 42, 43, 44, 45, 46, 47 ],
            "InputY": [ 48, 49, 50, 51, 52, 53, 54, 55 ],
            "Sw": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "sel": [ 67 ],
            "ss_sel": [ 68 ]
          }
        },
        "SS": {
          "hide_name": 0,
          "type": "SevenSegments",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ALU_Design.v:56.25-56.49"
          },
          "port_directions": {
            "disp": "output",
            "hexOut": "input"
          },
          "connections": {
            "disp": [ 25, 26, 27, 28, 29, 30, 31 ],
            "hexOut": [ 69, 70, 71, 72 ]
          }
        },
        "Sub1": {
          "hide_name": 0,
          "type": "EightBitSubtractor",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ALU_Design.v:47.25-47.56"
          },
          "port_directions": {
            "RCOBorrowIn": "input",
            "RCOBorrowOut": "output",
            "RCODiff": "output",
            "RCOSubX": "input",
            "RCOSubY": "input"
          },
          "connections": {
            "RCOBorrowIn": [ 56 ],
            "RCOBorrowOut": [ 73 ],
            "RCODiff": [ 74, 75, 76, 77, 78, 79, 80, 81 ],
            "RCOSubX": [ 40, 41, 42, 43, 44, 45, 46, 47 ],
            "RCOSubY": [ 48, 49, 50, 51, 52, 53, 54, 55 ]
          }
        },
        "comp": {
          "hide_name": 0,
          "type": "comparator",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ALU_Design.v:48.25-48.72"
          },
          "port_directions": {
            "A": "input",
            "A_eq_B": "output",
            "A_gt_B": "output",
            "A_lt_B": "output",
            "B": "input"
          },
          "connections": {
            "A": [ 40, 41, 42, 43, 44, 45, 46, 47 ],
            "A_eq_B": [ 23 ],
            "A_gt_B": [ 22 ],
            "A_lt_B": [ 21 ],
            "B": [ 48, 49, 50, 51, 52, 53, 54, 55 ]
          }
        },
        "eightmux": {
          "hide_name": 0,
          "type": "EightMux",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ALU_Design.v:55.25-55.59"
          },
          "port_directions": {
            "in": "input",
            "out": "output",
            "sel": "input"
          },
          "connections": {
            "in": [ 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
            "out": [ 69, 70, 71, 72 ],
            "sel": [ 68 ]
          }
        },
        "muxAdderSubtractor": {
          "hide_name": 0,
          "type": "mux2to1_8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ALU_Design.v:50.25-50.72"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "out_8": "output",
            "sel": "input"
          },
          "connections": {
            "A": [ 74, 75, 76, 77, 78, 79, 80, 81, 73 ],
            "B": [ 58, 59, 60, 61, 62, 63, 64, 65, 57 ],
            "out_8": [ 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
            "sel": [ 67 ]
          }
        },
        "muxCarryinBorrowin": {
          "hide_name": 0,
          "type": "mux2to1_1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ALU_Design.v:51.25-51.68"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "out": "output",
            "sel": "input"
          },
          "connections": {
            "A": [ 73 ],
            "B": [ 57 ],
            "out": [ 66 ],
            "sel": [ 67 ]
          }
        },
        "muxan": {
          "hide_name": 0,
          "type": "muxAN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "ALU_Design.v:53.25-53.47"
          },
          "port_directions": {
            "btn": "input",
            "in": "input",
            "out": "output"
          },
          "connections": {
            "btn": [ 68 ],
            "in": [ 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
            "out": [ 32, 33, 34, 35, 36, 37, 38, 39 ]
          }
        }
      },
      "netnames": {
        "AN": {
          "hide_name": 0,
          "bits": [ 32, 33, 34, 35, 36, 37, 38, 39 ],
          "attributes": {
            "src": "ALU_Design.v:7.18-7.20"
          }
        },
        "Bout": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "ALU_Design.v:19.10-19.14"
          }
        },
        "Btn": {
          "hide_name": 0,
          "bits": [ 18, 19, 20 ],
          "attributes": {
            "src": "ALU_Design.v:10.17-10.20"
          }
        },
        "Cin": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "ALU_Design.v:17.10-17.13"
          }
        },
        "Cout": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "ALU_Design.v:18.10-18.14"
          }
        },
        "Diff": {
          "hide_name": 0,
          "bits": [ 74, 75, 76, 77, 78, 79, 80, 81 ],
          "attributes": {
            "src": "ALU_Design.v:15.16-15.20"
          }
        },
        "LEDOut": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24 ],
          "attributes": {
            "src": "ALU_Design.v:5.18-5.24"
          }
        },
        "OpX": {
          "hide_name": 0,
          "bits": [ 40, 41, 42, 43, 44, 45, 46, 47 ],
          "attributes": {
            "src": "ALU_Design.v:12.16-12.19"
          }
        },
        "OpY": {
          "hide_name": 0,
          "bits": [ 48, 49, 50, 51, 52, 53, 54, 55 ],
          "attributes": {
            "src": "ALU_Design.v:13.16-13.19"
          }
        },
        "Out": {
          "hide_name": 0,
          "bits": [ 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
          "attributes": {
            "src": "ALU_Design.v:16.16-16.19"
          }
        },
        "Output": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "ALU_Design.v:23.10-23.16"
          }
        },
        "Sum": {
          "hide_name": 0,
          "bits": [ 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "ALU_Design.v:14.16-14.19"
          }
        },
        "Sw": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "ALU_Design.v:9.18-9.20"
          }
        },
        "adder": {
          "hide_name": 0,
          "bits": [ 58, 59, 60, 61, 62, 63, 64, 65, 57 ],
          "attributes": {
            "src": "ALU_Design.v:20.16-20.21"
          }
        },
        "eightmuxOut": {
          "hide_name": 0,
          "bits": [ 69, 70, 71, 72 ],
          "attributes": {
            "src": "ALU_Design.v:24.15-24.26"
          }
        },
        "hexdisp": {
          "hide_name": 0,
          "bits": [ 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "ALU_Design.v:6.18-6.25"
          }
        },
        "sel": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "ALU_Design.v:22.10-22.13"
          }
        },
        "ss_sel": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "ALU_Design.v:25.10-25.16"
          }
        },
        "subtractor": {
          "hide_name": 0,
          "bits": [ 74, 75, 76, 77, 78, 79, 80, 81, 73 ],
          "attributes": {
            "src": "ALU_Design.v:21.16-21.26"
          }
        }
      }
    },
    "DispOut": {
      "attributes": {
        "src": "DispOut.v:23.1-29.10"
      },
      "ports": {
        "DataOut": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "DataIn": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$not$DispOut.v:0$2": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "DispOut.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "Y": [ 2 ]
          }
        }
      },
      "netnames": {
        "$not$DispOut.v:0$2_Y": {
          "hide_name": 1,
          "bits": [ 2 ],
          "attributes": {
            "src": "DispOut.v:0.0-0.0"
          }
        },
        "DataIn": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "DispOut.v:25.11-25.17"
          }
        },
        "DataOut": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "DispOut.v:24.12-24.19"
          }
        }
      }
    },
    "EightBitAdder": {
      "attributes": {
        "src": "EightBitAdder.v:23.1-39.10"
      },
      "ports": {
        "RCOSum": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ]
        },
        "RCOCarryOut": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "RCOAddX": {
          "direction": "input",
          "bits": [ 11, 12, 13, 14, 15, 16, 17, 18 ]
        },
        "RCOAddY": {
          "direction": "input",
          "bits": [ 19, 20, 21, 22, 23, 24, 25, 26 ]
        },
        "RCOCarryIn": {
          "direction": "input",
          "bits": [ 27 ]
        }
      },
      "cells": {
        "$add$EightBitAdder.v:35$4": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "EightBitAdder.v:35.33-35.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 11, 12, 13, 14, 15, 16, 17, 18 ],
            "B": [ 19, 20, 21, 22, 23, 24, 25, 26 ],
            "Y": [ 28, 29, 30, 31, 32, 33, 34, 35, 36 ]
          }
        },
        "$add$EightBitAdder.v:35$5": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "EightBitAdder.v:35.33-35.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
            "B": [ 27 ],
            "Y": [ 2, 3, 4, 5, 6, 7, 8, 9, 10 ]
          }
        }
      },
      "netnames": {
        "$0\\RCOCarryOut[0:0]": {
          "hide_name": 1,
          "bits": [ 10 ],
          "attributes": {
            "src": "EightBitAdder.v:33.5-36.8"
          }
        },
        "$0\\RCOSum[7:0]": {
          "hide_name": 1,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ],
          "attributes": {
            "src": "EightBitAdder.v:33.5-36.8"
          }
        },
        "$add$EightBitAdder.v:35$4_Y": {
          "hide_name": 1,
          "bits": [ 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
          "attributes": {
            "src": "EightBitAdder.v:35.33-35.50"
          }
        },
        "$add$EightBitAdder.v:35$5_Y": {
          "hide_name": 1,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10 ],
          "attributes": {
            "src": "EightBitAdder.v:35.33-35.63"
          }
        },
        "RCOAddX": {
          "hide_name": 0,
          "bits": [ 11, 12, 13, 14, 15, 16, 17, 18 ],
          "attributes": {
            "src": "EightBitAdder.v:26.21-26.28"
          }
        },
        "RCOAddY": {
          "hide_name": 0,
          "bits": [ 19, 20, 21, 22, 23, 24, 25, 26 ],
          "attributes": {
            "src": "EightBitAdder.v:27.21-27.28"
          }
        },
        "RCOCarryIn": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "EightBitAdder.v:28.21-28.31"
          }
        },
        "RCOCarryOut": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "EightBitAdder.v:25.21-25.32"
          }
        },
        "RCOSum": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ],
          "attributes": {
            "src": "EightBitAdder.v:24.21-24.27"
          }
        }
      }
    },
    "EightBitSubtractor": {
      "attributes": {
        "src": "EightBitSubtractor.v:23.1-47.10"
      },
      "ports": {
        "RCODiff": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ]
        },
        "RCOBorrowOut": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "RCOSubX": {
          "direction": "input",
          "bits": [ 11, 12, 13, 14, 15, 16, 17, 18 ]
        },
        "RCOSubY": {
          "direction": "input",
          "bits": [ 19, 20, 21, 22, 23, 24, 25, 26 ]
        },
        "RCOBorrowIn": {
          "direction": "input",
          "bits": [ 27 ]
        }
      },
      "cells": {
        "RCO_FS0": {
          "hide_name": 0,
          "type": "FullSubtractor",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "EightBitSubtractor.v:38.20-38.80"
          },
          "port_directions": {
            "Bin": "input",
            "Bout": "output",
            "Diff": "output",
            "Xin": "input",
            "Yin": "input"
          },
          "connections": {
            "Bin": [ 27 ],
            "Bout": [ 28 ],
            "Diff": [ 2 ],
            "Xin": [ 11 ],
            "Yin": [ 19 ]
          }
        },
        "RCO_FS1": {
          "hide_name": 0,
          "type": "FullSubtractor",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "EightBitSubtractor.v:39.20-39.71"
          },
          "port_directions": {
            "Bin": "input",
            "Bout": "output",
            "Diff": "output",
            "Xin": "input",
            "Yin": "input"
          },
          "connections": {
            "Bin": [ 28 ],
            "Bout": [ 29 ],
            "Diff": [ 3 ],
            "Xin": [ 12 ],
            "Yin": [ 20 ]
          }
        },
        "RCO_FS2": {
          "hide_name": 0,
          "type": "FullSubtractor",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "EightBitSubtractor.v:40.20-40.71"
          },
          "port_directions": {
            "Bin": "input",
            "Bout": "output",
            "Diff": "output",
            "Xin": "input",
            "Yin": "input"
          },
          "connections": {
            "Bin": [ 29 ],
            "Bout": [ 30 ],
            "Diff": [ 4 ],
            "Xin": [ 13 ],
            "Yin": [ 21 ]
          }
        },
        "RCO_FS3": {
          "hide_name": 0,
          "type": "FullSubtractor",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "EightBitSubtractor.v:41.20-41.71"
          },
          "port_directions": {
            "Bin": "input",
            "Bout": "output",
            "Diff": "output",
            "Xin": "input",
            "Yin": "input"
          },
          "connections": {
            "Bin": [ 30 ],
            "Bout": [ 31 ],
            "Diff": [ 5 ],
            "Xin": [ 14 ],
            "Yin": [ 22 ]
          }
        },
        "RCO_FS4": {
          "hide_name": 0,
          "type": "FullSubtractor",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "EightBitSubtractor.v:42.20-42.71"
          },
          "port_directions": {
            "Bin": "input",
            "Bout": "output",
            "Diff": "output",
            "Xin": "input",
            "Yin": "input"
          },
          "connections": {
            "Bin": [ 31 ],
            "Bout": [ 32 ],
            "Diff": [ 6 ],
            "Xin": [ 15 ],
            "Yin": [ 23 ]
          }
        },
        "RCO_FS5": {
          "hide_name": 0,
          "type": "FullSubtractor",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "EightBitSubtractor.v:43.20-43.71"
          },
          "port_directions": {
            "Bin": "input",
            "Bout": "output",
            "Diff": "output",
            "Xin": "input",
            "Yin": "input"
          },
          "connections": {
            "Bin": [ 32 ],
            "Bout": [ 33 ],
            "Diff": [ 7 ],
            "Xin": [ 16 ],
            "Yin": [ 24 ]
          }
        },
        "RCO_FS6": {
          "hide_name": 0,
          "type": "FullSubtractor",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "EightBitSubtractor.v:44.20-44.71"
          },
          "port_directions": {
            "Bin": "input",
            "Bout": "output",
            "Diff": "output",
            "Xin": "input",
            "Yin": "input"
          },
          "connections": {
            "Bin": [ 33 ],
            "Bout": [ 34 ],
            "Diff": [ 8 ],
            "Xin": [ 17 ],
            "Yin": [ 25 ]
          }
        },
        "RCO_FS7": {
          "hide_name": 0,
          "type": "FullSubtractor",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "EightBitSubtractor.v:45.20-45.81"
          },
          "port_directions": {
            "Bin": "input",
            "Bout": "output",
            "Diff": "output",
            "Xin": "input",
            "Yin": "input"
          },
          "connections": {
            "Bin": [ 34 ],
            "Bout": [ 10 ],
            "Diff": [ 9 ],
            "Xin": [ 18 ],
            "Yin": [ 26 ]
          }
        }
      },
      "netnames": {
        "B1": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "EightBitSubtractor.v:30.10-30.12"
          }
        },
        "B2": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "EightBitSubtractor.v:31.10-31.12"
          }
        },
        "B3": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "EightBitSubtractor.v:32.10-32.12"
          }
        },
        "B4": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "EightBitSubtractor.v:33.10-33.12"
          }
        },
        "B5": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "EightBitSubtractor.v:34.10-34.12"
          }
        },
        "B6": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "EightBitSubtractor.v:35.10-35.12"
          }
        },
        "B7": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "EightBitSubtractor.v:36.10-36.12"
          }
        },
        "RCOBorrowIn": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "EightBitSubtractor.v:28.11-28.22"
          }
        },
        "RCOBorrowOut": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "EightBitSubtractor.v:25.12-25.24"
          }
        },
        "RCODiff": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ],
          "attributes": {
            "src": "EightBitSubtractor.v:24.18-24.25"
          }
        },
        "RCOSubX": {
          "hide_name": 0,
          "bits": [ 11, 12, 13, 14, 15, 16, 17, 18 ],
          "attributes": {
            "src": "EightBitSubtractor.v:26.17-26.24"
          }
        },
        "RCOSubY": {
          "hide_name": 0,
          "bits": [ 19, 20, 21, 22, 23, 24, 25, 26 ],
          "attributes": {
            "src": "EightBitSubtractor.v:27.17-27.24"
          }
        }
      }
    },
    "EightMux": {
      "attributes": {
        "src": "EightMux.v:23.1-36.10"
      },
      "ports": {
        "out": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5 ]
        },
        "in": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13, 14 ]
        },
        "sel": {
          "direction": "input",
          "bits": [ 15 ]
        }
      },
      "cells": {
        "$procmux$35": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "EightMux.v:0.0-0.0|EightMux.v:31.13-34.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x" ],
            "B": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
            "S": [ 15, 16 ],
            "Y": [ 2, 3, 4, 5 ]
          }
        },
        "$procmux$37_CMP0": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "EightMux.v:0.0-0.0|EightMux.v:31.13-34.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 15 ],
            "Y": [ 16 ]
          }
        }
      },
      "netnames": {
        "$0\\out[3:0]": {
          "hide_name": 1,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "EightMux.v:29.5-35.12"
          }
        },
        "$procmux$35_Y": {
          "hide_name": 1,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
          }
        },
        "$procmux$36_CMP": {
          "hide_name": 1,
          "bits": [ 15 ],
          "attributes": {
          }
        },
        "$procmux$37_CMP": {
          "hide_name": 1,
          "bits": [ 16 ],
          "attributes": {
          }
        },
        "in": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "EightMux.v:25.17-25.19"
          }
        },
        "out": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "EightMux.v:24.18-24.21"
          }
        },
        "sel": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "EightMux.v:26.11-26.14"
          }
        }
      }
    },
    "FullSubtractor": {
      "attributes": {
        "src": "FullSubtractor.v:23.1-39.10"
      },
      "ports": {
        "Diff": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "Bout": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "Xin": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Yin": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Bin": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$or$FullSubtractor.v:37$7": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "FullSubtractor.v:37.8-37.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7 ],
            "B": [ 8 ],
            "Y": [ 3 ]
          }
        },
        "HS1": {
          "hide_name": 0,
          "type": "HalfSubtractor",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "FullSubtractor.v:34.20-34.41"
          },
          "port_directions": {
            "BorrowHalf": "output",
            "DiffHalf": "output",
            "Xhalf": "input",
            "Yhalf": "input"
          },
          "connections": {
            "BorrowHalf": [ 8 ],
            "DiffHalf": [ 9 ],
            "Xhalf": [ 4 ],
            "Yhalf": [ 5 ]
          }
        },
        "HS2": {
          "hide_name": 0,
          "type": "HalfSubtractor",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "FullSubtractor.v:35.20-35.42"
          },
          "port_directions": {
            "BorrowHalf": "output",
            "DiffHalf": "output",
            "Xhalf": "input",
            "Yhalf": "input"
          },
          "connections": {
            "BorrowHalf": [ 7 ],
            "DiffHalf": [ 2 ],
            "Xhalf": [ 9 ],
            "Yhalf": [ 6 ]
          }
        }
      },
      "netnames": {
        "$or$FullSubtractor.v:37$7_Y": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
            "src": "FullSubtractor.v:37.8-37.24"
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "FullSubtractor.v:31.10-31.12"
          }
        },
        "B2": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "FullSubtractor.v:32.10-32.12"
          }
        },
        "Bin": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "FullSubtractor.v:26.11-26.14"
          }
        },
        "Bout": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "FullSubtractor.v:28.12-28.16"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "FullSubtractor.v:30.10-30.12"
          }
        },
        "Diff": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "FullSubtractor.v:27.12-27.16"
          }
        },
        "Xin": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "FullSubtractor.v:24.11-24.14"
          }
        },
        "Yin": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "FullSubtractor.v:25.11-25.14"
          }
        }
      }
    },
    "HalfSubtractor": {
      "attributes": {
        "src": "HalfSubtractor.v:23.1-32.10"
      },
      "ports": {
        "DiffHalf": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "BorrowHalf": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "Xhalf": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Yhalf": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$and$HalfSubtractor.v:30$10": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "HalfSubtractor.v:30.8-30.36"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ 5 ],
            "Y": [ 3 ]
          }
        },
        "$not$HalfSubtractor.v:30$9": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "HalfSubtractor.v:30.22-30.28"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$xor$HalfSubtractor.v:29$8": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "HalfSubtractor.v:29.8-29.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 5 ],
            "Y": [ 2 ]
          }
        }
      },
      "netnames": {
        "$and$HalfSubtractor.v:30$10_Y": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
            "src": "HalfSubtractor.v:30.8-30.36"
          }
        },
        "$not$HalfSubtractor.v:30$9_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "HalfSubtractor.v:30.22-30.28"
          }
        },
        "$xor$HalfSubtractor.v:29$8_Y": {
          "hide_name": 1,
          "bits": [ 2 ],
          "attributes": {
            "src": "HalfSubtractor.v:29.8-29.33"
          }
        },
        "BorrowHalf": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "HalfSubtractor.v:25.12-25.22"
          }
        },
        "DiffHalf": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "HalfSubtractor.v:24.12-24.20"
          }
        },
        "Xhalf": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "HalfSubtractor.v:26.11-26.16"
          }
        },
        "Yhalf": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "HalfSubtractor.v:27.11-27.16"
          }
        }
      }
    },
    "InputRead": {
      "attributes": {
        "src": "InputRead.v:23.1-41.10"
      },
      "ports": {
        "Sw": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "Btn": {
          "direction": "input",
          "bits": [ 18, 19, 20 ]
        },
        "InputX": {
          "direction": "output",
          "bits": [ 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "InputY": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ]
        },
        "Cin": {
          "direction": "output",
          "bits": [ 21 ]
        },
        "sel": {
          "direction": "output",
          "bits": [ 22 ]
        },
        "ss_sel": {
          "direction": "output",
          "bits": [ 23 ]
        }
      },
      "cells": {
        "$not$InputRead.v:0$11": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "InputRead.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 18 ],
            "Y": [ 21 ]
          }
        },
        "$not$InputRead.v:0$12": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "InputRead.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 19 ],
            "Y": [ 22 ]
          }
        },
        "$not$InputRead.v:0$13": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "InputRead.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "Y": [ 23 ]
          }
        }
      },
      "netnames": {
        "$not$InputRead.v:0$11_Y": {
          "hide_name": 1,
          "bits": [ 21 ],
          "attributes": {
            "src": "InputRead.v:0.0-0.0"
          }
        },
        "$not$InputRead.v:0$12_Y": {
          "hide_name": 1,
          "bits": [ 22 ],
          "attributes": {
            "src": "InputRead.v:0.0-0.0"
          }
        },
        "$not$InputRead.v:0$13_Y": {
          "hide_name": 1,
          "bits": [ 23 ],
          "attributes": {
            "src": "InputRead.v:0.0-0.0"
          }
        },
        "Btn": {
          "hide_name": 0,
          "bits": [ 18, 19, 20 ],
          "attributes": {
            "src": "InputRead.v:25.17-25.20"
          }
        },
        "Cin": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "InputRead.v:28.12-28.15"
          }
        },
        "InputX": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "InputRead.v:26.18-26.24"
          }
        },
        "InputY": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ],
          "attributes": {
            "src": "InputRead.v:27.18-27.24"
          }
        },
        "Sw": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "InputRead.v:24.18-24.20"
          }
        },
        "sel": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "InputRead.v:29.12-29.15"
          }
        },
        "ss_sel": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "InputRead.v:30.12-30.18"
          }
        }
      }
    },
    "SevenSegments": {
      "attributes": {
        "src": "SevenSegments.v:23.1-51.10"
      },
      "ports": {
        "disp": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8 ]
        },
        "hexOut": {
          "direction": "input",
          "bits": [ 9, 10, 11, 12 ]
        }
      },
      "cells": {
        "$auto$mem.cc:273:emit$26": {
          "hide_name": 1,
          "type": "$memrd_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000000100",
            "ARST_VALUE": "xxxxxxx",
            "CE_OVER_SRST": "00000000000000000000000000000000",
            "CLK_ENABLE": "00000000000000000000000000000000",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "COLLISION_X_MASK": "",
            "INIT_VALUE": "xxxxxxx",
            "MEMID": "$auto$proc_rom.cc:150:do_switch$25",
            "SRST_VALUE": "xxxxxxx",
            "TRANSPARENCY_MASK": "",
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
          },
          "port_directions": {
            "ADDR": "input",
            "ARST": "input",
            "CLK": "input",
            "DATA": "output",
            "EN": "input",
            "SRST": "input"
          },
          "connections": {
            "ADDR": [ 9, 10, 11, 12 ],
            "ARST": [ "0" ],
            "CLK": [ "x" ],
            "DATA": [ 2, 3, 4, 5, 6, 7, 8 ],
            "EN": [ "1" ],
            "SRST": [ "0" ]
          }
        },
        "$auto$mem.cc:319:emit$27": {
          "hide_name": 1,
          "type": "$meminit",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "$auto$proc_rom.cc:150:do_switch$25",
            "PRIORITY": "00000000000000000000000000000000",
            "WIDTH": "00000000000000000000000000000111",
            "WORDS": "00000000000000000000000000010000"
          },
          "attributes": {
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input"
          },
          "connections": {
            "ADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "1", "1", "1", "0", "0", "0", "0", "1", "1", "0", "0", "0", "0", "1", "0", "0", "0", "0", "1", "0", "0", "1", "1", "0", "0", "0", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "1", "1", "0", "1", "0", "0", "0", "0", "0", "0", "1", "0", "0", "1", "0", "0", "1", "0", "0", "1", "1", "0", "0", "0", "0", "0", "0", "1", "1", "0", "0", "0", "1", "0", "0", "1", "0", "1", "0", "0", "1", "1", "1", "1", "0", "0", "0", "0", "0", "0", "1" ]
          }
        }
      },
      "memories": {
        "$auto$proc_rom.cc:150:do_switch$25": {
          "hide_name": 1,
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "SevenSegments.v:30.17-48.24"
          },
          "width": 7,
          "start_offset": 0,
          "size": 16
        }
      },
      "netnames": {
        "$0\\disp[6:0]": {
          "hide_name": 1,
          "bits": [ 2, 3, 4, 5, 6, 7, 8 ],
          "attributes": {
            "src": "SevenSegments.v:28.9-49.16"
          }
        },
        "$auto$proc_rom.cc:149:do_switch$24": {
          "hide_name": 1,
          "bits": [ 2, 3, 4, 5, 6, 7, 8 ],
          "attributes": {
          }
        },
        "disp": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8 ],
          "attributes": {
            "src": "SevenSegments.v:24.18-24.22"
          }
        },
        "hexOut": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12 ],
          "attributes": {
            "src": "SevenSegments.v:25.17-25.23"
          }
        }
      }
    },
    "comparator": {
      "attributes": {
        "src": "comparator.v:23.1-40.10"
      },
      "ports": {
        "A_lt_B": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "A_gt_B": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "A_eq_B": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 13, 14, 15, 16, 17, 18, 19, 20 ]
        }
      },
      "cells": {
        "$eq$comparator.v:38$18": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "comparator.v:38.23-38.29"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7, 8, 9, 10, 11, 12 ],
            "B": [ 13, 14, 15, 16, 17, 18, 19, 20 ],
            "Y": [ 4 ]
          }
        },
        "$gt$comparator.v:37$17": {
          "hide_name": 1,
          "type": "$gt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "comparator.v:37.23-37.28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7, 8, 9, 10, 11, 12 ],
            "B": [ 13, 14, 15, 16, 17, 18, 19, 20 ],
            "Y": [ 3 ]
          }
        },
        "$lt$comparator.v:36$16": {
          "hide_name": 1,
          "type": "$lt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "comparator.v:36.23-36.28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7, 8, 9, 10, 11, 12 ],
            "B": [ 13, 14, 15, 16, 17, 18, 19, 20 ],
            "Y": [ 2 ]
          }
        }
      },
      "netnames": {
        "$0\\A_eq_B[0:0]": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
            "src": "comparator.v:34.5-39.12"
          }
        },
        "$0\\A_gt_B[0:0]": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
            "src": "comparator.v:34.5-39.12"
          }
        },
        "$0\\A_lt_B[0:0]": {
          "hide_name": 1,
          "bits": [ 2 ],
          "attributes": {
            "src": "comparator.v:34.5-39.12"
          }
        },
        "$eq$comparator.v:38$18_Y": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
            "src": "comparator.v:38.23-38.29"
          }
        },
        "$gt$comparator.v:37$17_Y": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
            "src": "comparator.v:37.23-37.28"
          }
        },
        "$lt$comparator.v:36$16_Y": {
          "hide_name": 1,
          "bits": [ 2 ],
          "attributes": {
            "src": "comparator.v:36.23-36.28"
          }
        },
        "A": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12 ],
          "attributes": {
            "src": "comparator.v:27.17-27.18"
          }
        },
        "A_eq_B": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "comparator.v:26.12-26.18"
          }
        },
        "A_gt_B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "comparator.v:25.12-25.18"
          }
        },
        "A_lt_B": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "comparator.v:24.12-24.18"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 13, 14, 15, 16, 17, 18, 19, 20 ],
          "attributes": {
            "src": "comparator.v:28.17-28.18"
          }
        }
      }
    },
    "mux2to1_1": {
      "attributes": {
        "src": "mux2to1.v:41.1-56.10"
      },
      "ports": {
        "out": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "sel": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$procmux$29": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "mux2to1.v:50.17-50.20|mux2to1.v:50.13-53.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 4 ],
            "S": [ 5 ],
            "Y": [ 2 ]
          }
        }
      },
      "netnames": {
        "$0\\out[0:0]": {
          "hide_name": 1,
          "bits": [ 2 ],
          "attributes": {
            "src": "mux2to1.v:48.5-54.12"
          }
        },
        "$procmux$29_Y": {
          "hide_name": 1,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "$procmux$30_CMP": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "A": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "mux2to1.v:43.11-43.12"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "mux2to1.v:44.11-44.12"
          }
        },
        "out": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "mux2to1.v:42.12-42.15"
          }
        },
        "sel": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "mux2to1.v:45.11-45.14"
          }
        }
      }
    },
    "mux2to1_8": {
      "attributes": {
        "src": "mux2to1.v:23.1-38.10"
      },
      "ports": {
        "out_8": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28 ]
        },
        "sel": {
          "direction": "input",
          "bits": [ 29 ]
        }
      },
      "cells": {
        "$procmux$32": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "mux2to1.v:32.17-32.20|mux2to1.v:32.13-35.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
            "B": [ 20, 21, 22, 23, 24, 25, 26, 27, 28 ],
            "S": [ 29 ],
            "Y": [ 2, 3, 4, 5, 6, 7, 8, 9, 10 ]
          }
        }
      },
      "netnames": {
        "$0\\out_8[8:0]": {
          "hide_name": 1,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10 ],
          "attributes": {
            "src": "mux2to1.v:30.5-36.12"
          }
        },
        "$1\\out_8[8:0]": {
          "hide_name": 1,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10 ],
          "attributes": {
            "src": "mux2to1.v:30.5-36.12"
          }
        },
        "$2\\out_8[8:0]": {
          "hide_name": 1,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "mux2to1.v:29.15-29.24"
          }
        },
        "$procmux$32_Y": {
          "hide_name": 1,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10 ],
          "attributes": {
          }
        },
        "$procmux$33_CMP": {
          "hide_name": 1,
          "bits": [ 29 ],
          "attributes": {
          }
        },
        "A": {
          "hide_name": 0,
          "bits": [ 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "mux2to1.v:25.17-25.18"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28 ],
          "attributes": {
            "src": "mux2to1.v:26.17-26.18"
          }
        },
        "out_8": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10 ],
          "attributes": {
            "src": "mux2to1.v:24.18-24.23"
          }
        },
        "sel": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "mux2to1.v:27.11-27.14"
          }
        }
      }
    },
    "muxAN": {
      "attributes": {
        "src": "muxAN.v:23.1-36.10"
      },
      "ports": {
        "out": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ]
        },
        "in": {
          "direction": "input",
          "bits": [ 10, 11, 12, 13, 14, 15, 16, 17, 18 ]
        },
        "btn": {
          "direction": "input",
          "bits": [ 19 ]
        }
      },
      "cells": {
        "$logic_not$muxAN.v:31$23": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "muxAN.v:31.17-31.21"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 19 ],
            "Y": [ 20 ]
          }
        },
        "$procmux$39": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "muxAN.v:31.17-31.21|muxAN.v:31.13-34.36"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "0", "1", "1", "1", "1", "1", "1" ],
            "B": [ "0", "1", "1", "1", "1", "1", "1", "1" ],
            "S": [ 19 ],
            "Y": [ 2, 3, 4, 5, 6, 7, 8, 9 ]
          }
        }
      },
      "netnames": {
        "$0\\out[7:0]": {
          "hide_name": 1,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ],
          "attributes": {
            "src": "muxAN.v:29.5-35.12"
          }
        },
        "$logic_not$muxAN.v:31$23_Y": {
          "hide_name": 1,
          "bits": [ 20 ],
          "attributes": {
            "src": "muxAN.v:31.17-31.21"
          }
        },
        "$procmux$39_Y": {
          "hide_name": 1,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ],
          "attributes": {
          }
        },
        "$procmux$40_CMP": {
          "hide_name": 1,
          "bits": [ 20 ],
          "attributes": {
          }
        },
        "btn": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "muxAN.v:26.11-26.14"
          }
        },
        "in": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13, 14, 15, 16, 17, 18 ],
          "attributes": {
            "src": "muxAN.v:24.17-24.19"
          }
        },
        "out": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ],
          "attributes": {
            "src": "muxAN.v:25.18-25.21"
          }
        }
      }
    }
  }
}
