// Seed: 3790141825
module module_0 ();
  tri0 id_1;
  assign id_1 = 1'b0;
  wire id_2;
  id_3(
      .id_0(), .id_1(1 == 1)
  );
endmodule
module module_1;
  logic [7:0] id_1;
  wire id_2;
  assign #1 id_2 = id_1[1 : 1];
  wire id_3;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(posedge id_1) #1;
  module_0();
endmodule
