<!DOCTYPE myNewXML>
<hardware xmlns:xi="http://www.w3.org/2001/XInclude">
 <version major="1" minor="0" revision="0"/>
 <xi:include href="NO_cables.php">
  <xi:fallback/>
 </xi:include>
 <vendor name="FPGA pro"/>
 <clockModels>
  <clockModel name="clockModel1">
   <clockNetwork name="CLK1" lvds="false"/>
   <clockNetwork name="CLK2" lvds="false"/>
  </clockModel>
  <clockModel name="model1">
   <clockNetwork name="clk1" lvds="false"/>
  </clockModel>
 </clockModels>
 <resetModels>
  <resetModel name="resetModel1">
   <resetNetwork name="ActiveLow" lvds="false"/>
   <resetNetwork name="ActiveLow" lvds="false"/>
  </resetModel>
  <resetModel name="modelrst2">
   <resetNetwork name="ActiveLow" lvds="false"/>
  </resetModel>
 </resetModels>
 <units>
  <unit name="2UNIT_A">
   <fpgaRef name="xcku035sfva784pkg"/>
   <clockRef name="clockModel1"/>
   <resetRef name="resetModel1"/>
   <interfaces/>
  </unit>
  <unit name="2UNIT_B">
   <fpgaRef name="xcku025ffva1156pkg"/>
   <clockRef name="model1"/>
   <resetRef name="modelrst2"/>
   <interfaces/>
  </unit>
 </units>
 <modules>
  <module name="MODULE_A">
   <instances>
    <instance name="A" moduleRef="2UNIT_A"/>
    <instance name="" moduleRef="2UNIT_B"/>
   </instances>
  </module>
 </modules>
</hardware>
