// Seed: 980940755
module module_0 (
    input uwire id_0,
    input tri0 id_1,
    input supply0 id_2,
    input tri id_3,
    input supply1 id_4,
    input tri0 id_5,
    input tri1 id_6,
    output wand id_7,
    input wand id_8,
    output wire id_9,
    input supply0 id_10,
    input uwire id_11,
    output wire id_12,
    input wor id_13,
    input uwire id_14,
    output supply1 id_15,
    input wand id_16
);
  wor id_18 = (1) * id_10 == 1;
endmodule
module module_1 (
    output supply1 id_0,
    output tri1 id_1,
    output supply0 id_2,
    input tri0 id_3,
    input supply0 id_4,
    input tri id_5,
    output supply1 id_6,
    input tri1 id_7,
    input tri1 id_8,
    output wor id_9,
    input tri0 id_10,
    input uwire id_11,
    input tri0 id_12,
    id_18,
    output uwire id_13,
    input tri1 id_14,
    input tri0 id_15,
    output tri1 id_16
);
  assign id_0 = id_4;
  supply1 id_19, id_20, id_21;
  assign id_19 = id_15;
  wire id_22;
  module_0 modCall_1 (
      id_20,
      id_10,
      id_20,
      id_4,
      id_14,
      id_11,
      id_4,
      id_16,
      id_19,
      id_13,
      id_4,
      id_8,
      id_20,
      id_5,
      id_8,
      id_16,
      id_10
  );
  assign modCall_1.type_0 = 0;
  wire id_23;
  assign id_9 = 1;
endmodule
