module partsel_00639(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input [31:0] x1;
  input [31:0] x2;
  input signed [31:0] x3;
  wire [4:28] x4;
  wire [6:27] x5;
  wire [24:3] x6;
  wire signed [25:6] x7;
  wire [5:26] x8;
  wire [29:1] x9;
  wire [7:25] x10;
  wire [1:28] x11;
  wire [2:29] x12;
  wire signed [5:26] x13;
  wire [3:29] x14;
  wire [4:31] x15;
  output [127:0] y;
  wire signed [31:0] y0;
  wire signed [31:0] y1;
  wire signed [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [7:30] p0 = 189467820;
  localparam [4:24] p1 = 766686933;
  localparam [25:5] p2 = 17439145;
  localparam signed [27:5] p3 = 477960585;
  assign x4 = x0[11 + s0 -: 5];
  assign x5 = p0[17 +: 3];
  assign x6 = p0[8];
  assign x7 = (!ctrl[2] || ctrl[0] && ctrl[0] ? (({p0, p3[10 + s1]} - ({2{p2}} & (p3[16 +: 4] - p1))) + ((x1[27 + s0 +: 4] | (x5 - x4)) + {2{(p2[17 + s0] | p2)}})) : {x3[25 + s2 +: 8], {2{x6[14]}}});
  assign x8 = x0[16 +: 3];
  assign x9 = p0[16 -: 3];
  assign x10 = (!ctrl[3] || !ctrl[3] || ctrl[1] ? (p1 | {{x1, x5[12 + s1]}, ((x8[12 + s3] & (x4[24 + s3 +: 7] - p3[8])) - (x1[13 +: 4] ^ p2))}) : p2);
  assign x11 = (p1[12 + s1] & (p1[3 + s0 -: 5] | {x0[12 + s1], p3[20]}));
  assign x12 = ((p1[11 +: 4] ^ x6[21 -: 2]) & x7);
  assign x13 = p3[16];
  assign x14 = {p3[14], ({2{(p2[15] ^ p3)}} + (x3 + (x11[16 -: 1] & {x6[1 + s3 -: 2], p2[16 +: 3]})))};
  assign x15 = p2[11 + s2 +: 3];
  assign y0 = p1[6 + s3];
  assign y1 = (!ctrl[2] || ctrl[0] && ctrl[3] ? (x4 - p3[11 +: 4]) : x6[8 +: 4]);
  assign y2 = ((ctrl[2] && !ctrl[1] || !ctrl[0] ? {{((x9[19 +: 1] | p0[20 + s0 +: 1]) + (p2[6 + s1 -: 6] + x1)), {2{x15[7 + s0 +: 2]}}}, (p0[24 + s2 +: 4] ^ p0)} : (ctrl[2] && !ctrl[2] && ctrl[0] ? {x10[5 + s1], {((p1[8 +: 4] ^ x0[18 +: 2]) | x3[19 + s0]), x9[14 -: 3]}} : p0[18 + s3 -: 6])) - x13[19 + s3]);
  assign y3 = p2;
endmodule
