Error (10170): Verilog HDL syntax error at vga_ball.sv(138) near text: �. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /homes/user/stud/spring25/as7525/Music/lab17/soc_system/synthesis/submodules/vga_ball.sv Line: 138
Error (10170): Verilog HDL syntax error at vga_ball.sv(138) near text: "�";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /homes/user/stud/spring25/as7525/Music/lab17/soc_system/synthesis/submodules/vga_ball.sv Line: 138
Error (10170): Verilog HDL syntax error at vga_ball.sv(138) near text: �. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /homes/user/stud/spring25/as7525/Music/lab17/soc_system/synthesis/submodules/vga_ball.sv Line: 138
Error (10170): Verilog HDL syntax error at vga_ball.sv(138) near text: �. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /homes/user/stud/spring25/as7525/Music/lab17/soc_system/synthesis/submodules/vga_ball.sv Line: 138
Warning (10229): Verilog HDL Expression warning at vga_ball.sv(259): truncated literal to match 32 bits File: /homes/user/stud/spring25/as7525/Music/lab17/soc_system/synthesis/submodules/vga_ball.sv Line: 259
Error (10170): Verilog HDL syntax error at vga_ball.sv(439) near text: "else";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /homes/user/stud/spring25/as7525/Music/lab17/soc_system/synthesis/submodules/vga_ball.sv Line: 439
Error (10170): Verilog HDL syntax error at vga_ball.sv(442) near text: ")";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /homes/user/stud/spring25/as7525/Music/lab17/soc_system/synthesis/submodules/vga_ball.sv Line: 442
Error (10170): Verilog HDL syntax error at vga_ball.sv(449) near text: "end"; "end" without "begin" . Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /homes/user/stud/spring25/as7525/Music/lab17/soc_system/synthesis/submodules/vga_ball.sv Line: 449
Error (10112): Ignored design unit "vga_ball" at vga_ball.sv(3) due to previous errors File: /homes/user/stud/spring25/as7525/Music/lab17/soc_system/synthesis/submodules/vga_ball.sv Line: 3
Error (10112): Ignored design unit "vga_counters" at vga_ball.sv(455) due to previous errors File: /homes/user/stud/spring25/as7525/Music/lab17/soc_system/synthesis/submodules/vga_ball.sv Line: 455



Error (10748): Verilog HDL error at vga_ball.sv(351): expression in variable declaration assignment to rx must be constant File: /homes/user/stud/spring25/as7525/Music/lab17/soc_system/synthesis/submodules/vga_ball.sv Line: 351
Error (12152): Can't elaborate user hierarchy "soc_system:soc_system0|vga_ball:vga_ball_0" File: /homes/user/stud/spring25/as7525/Music/lab17/soc_system/synthesis/soc_system.v Line: 329





Error (12002): Port "audio_0_external_interface_XCK" does not exist in macrofunction "soc_system0" File: /homes/user/stud/spring25/as7525/Music/lab13/soc_system_top.sv Line: 284
Warning (12241): 35 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file /homes/user/stud/spring25/as7525/Music/lab13/output_files/soc_system.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 93 warnings
    Error: Peak virtual memory: 882 megabytes
    Error: Processing ended: Mon May 12 15:02:44 2025
    Error: Elapsed time: 00:03:55
    Error: Total CPU time (on all processors): 00:04:01

Error (10170): Verilog HDL syntax error at vga_ball.sv(686) near text: "else";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /homes/user/stud/spring25/as7525/Music/lab19/soc_system/synthesis/submodules/vga_ball.sv Line: 686
Error (10170): Verilog HDL syntax error at vga_ball.sv(689) near text: ")";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /homes/user/stud/spring25/as7525/Music/lab19/soc_system/synthesis/submodules/vga_ball.sv Line: 689
Error (10170): Verilog HDL syntax error at vga_ball.sv(696) near text: "end"; "end" without "begin" . Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /homes/user/stud/spring25/as7525/Music/lab19/soc_system/synthesis/submodules/vga_ball.sv Line: 696
Error (10112): Ignored design unit "vga_ball" at vga_ball.sv(3) due to previous errors File: /homes/user/stud/spring25/as7525/Music/lab19/soc_system/synthesis/submodules/vga_ball.sv Line: 3
Error (10112): Ignored design unit "vga_counters" at vga_ball.sv(702) due to previous errors File: /homes/user/stud/spring25/as7525/Music/lab19/soc_system/synthesis/submodules/vga_ball.sv Line: 702
