library ieee;
use ieee.std_logic_1164.all;

entity Dec7Seg is
	port(s2, s1, s0 : in std_logic;
		a, b, c, d, e, f, g : out std_logic);
end Dec7Seg;

architecture estrutura of Dec7Seg is
begin
 a <= not((not(s2)and not(s0)) or (s2 and s0) or s1);
 b <= not(not(s2) or (not(s1) and not(s0)) or s1);
 c <= not(not(s1) or s2 or s0);
 d <= not((not(s2) and not(s0)) or (not(s2) and s1) or (s2 and not(s1) and s0) or (s1 and not(s0)));
 e <= not((not(s2) and not(s0)) or (s1 and not(s0)));
 f <= not((not(s1) and not(s0)) or (s2 and not(s1)) or (s2 and not(s0)));
 g <= not((not(s2) and s1) or (s2 and not(s1)) or (s1 and not(s0)));
end estrutura; 
