Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Apr 19 13:13:59 2018
| Host         : Andrei-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file counter_control_sets_placed.rpt
| Design       : counter
| Device       : xc7a15t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |     2 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |           16 |
| No           | No                    | Yes                    |              32 |            8 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             160 |           43 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+-----------------------+------------------+------------------+----------------+
|    Clock Signal    |     Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------+-----------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG     |                       |                  |               16 |             31 |
|  clk_IBUF_BUFG     |                       | clk1             |                8 |             31 |
|  clk1_reg_n_0_BUFG |                       | reset_IBUF       |                8 |             32 |
|  clk1_reg_n_0_BUFG | digit2_reg[0]_i_1_n_1 | reset_IBUF       |                8 |             32 |
|  clk1_reg_n_0_BUFG | digit3[0]_i_1_n_0     | reset_IBUF       |                8 |             32 |
|  clk1_reg_n_0_BUFG | digit4[0]_i_1_n_0     | reset_IBUF       |                8 |             32 |
|  clk1_reg_n_0_BUFG | digit5[0]_i_1_n_0     | reset_IBUF       |                8 |             32 |
|  clk1_reg_n_0_BUFG | digit6[31]_i_1_n_0    | reset_IBUF       |               11 |             32 |
+--------------------+-----------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 16+    |                     8 |
+--------+-----------------------+


