Component Rule Check Report for : C:\Users\beta\Documents\GitHub\Time-Appliance-Project\Time-Card\ECAD\COMPONENTS\FPGA_CONN.SchLib


Name                Errors
------------------------------------------------------------------
