[+] Printed file newdir/newdir/1-seed_0,1.sv
// Seed: 0,1

module jg
  ( output logic [4:2][3:2] wr
  , output real ofaliwmc [4:3][3:4]
  , output uwire dxbv [3:4][1:0]
  , output uwire cfmmngfunq
  , input bit ibmj
  , input bit lgertm
  );
  
  
  
  // Top inputs -> top outputs assigs
  assign wr = lgertm;
  
  // Assigns
endmodule: jg

module qfeekp
  (output logic [3:1] tuxfe, input logic [4:1][1:0][4:3] efznxh, input int ywdgrbxgo [2:3], input logic [4:1][1:4] aytkjsxh);
  
  real vllyqhb [4:3][3:4];
  uwire t [3:4][1:0];
  
  jg uhndpd(.wr(uyvxwe), .ofaliwmc(vllyqhb), .dxbv(t), .cfmmngfunq(ixes), .ibmj(mgtqfte), .lgertm(khcljl));
  
  // Top inputs -> top outputs assigs
  assign tuxfe = aytkjsxh;
  
  // Assigns
  assign mgtqfte = 'b0;
  assign khcljl = 'b1;
endmodule: qfeekp

module xroyjwg
  ( output uwire oiuvd
  , output logic [2:4][2:2][2:3] w
  , output integer pn [4:1]
  , output bit [2:1][1:0] awqywvacdl
  , input uwire n [0:3][4:4]
  , input wire epbbjwj
  , input wire xnjjreqri [1:4][0:3]
  , input logic [0:1][2:0] vlvuo
  );
  
  
  
  // Top inputs -> top outputs assigs
  assign oiuvd = vlvuo;
  assign awqywvacdl = epbbjwj;
  
  // Assigns
endmodule: xroyjwg



// Seed after: 10739,1