Vivado Simulator 2017.4
Time resolution is 1 ps
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 143: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[11]/TChk143_1667 at time 110220 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 143: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[22]/TChk143_1667 at time 110220 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 143: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[23]/TChk143_1667 at time 110221 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 143: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[23]/TChk143_1667 at time 110221 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 143: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[4]/TChk143_1667 at time 110222 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 143: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[5]/TChk143_1667 at time 110222 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 143: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[27]/TChk143_1667 at time 110224 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 143: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[21]/TChk143_1667 at time 110261 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[4]/TChk142_1666 at time 110272 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[10]/TChk142_1666 at time 110277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[12]/TChk145_1669 at time 110310 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[10]/TChk145_1669 at time 110314 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[1]/TChk142_1666 at time 110317 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk142_1666 at time 110378 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk145_1669 at time 110410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk142_1666 at time 110497 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[4]/TChk145_1669 at time 120272 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[10]/TChk145_1669 at time 120277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk145_1669 at time 120298 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[1]/TChk145_1669 at time 120317 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[12]/TChk142_1666 at time 120323 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[10]/TChk142_1666 at time 120327 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk145_1669 at time 120391 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[21]/TChk142_1666 at time 120403 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk142_1666 at time 120410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[4]/TChk142_1666 at time 130272 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[10]/TChk145_1669 at time 130338 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[21]/TChk145_1669 at time 130403 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[10]/TChk142_1666 at time 140288 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[12]/TChk145_1669 at time 140334 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[10]/TChk145_1669 at time 150288 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[12]/TChk142_1666 at time 150313 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[1]/TChk142_1666 at time 150328 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[14]/TChk145_1669 at time 150343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk142_1666 at time 150381 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[21]/TChk142_1666 at time 150414 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[4]/TChk145_1669 at time 160283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[10]/TChk142_1666 at time 160288 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk142_1666 at time 160307 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[1]/TChk145_1669 at time 160328 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk145_1669 at time 160421 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[4]/TChk142_1666 at time 170283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[10]/TChk145_1669 at time 170288 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[10]/TChk142_1666 at time 170327 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[1]/TChk142_1666 at time 170328 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk142_1666 at time 170421 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[1]/TChk145_1669 at time 180333 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk145_1669 at time 180381 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk145_1669 at time 180426 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[4]/TChk145_1669 at time 190283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk145_1669 at time 190285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[10]/TChk142_1666 at time 190288 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[12]/TChk145_1669 at time 190310 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[10]/TChk145_1669 at time 190314 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[14]/TChk142_1666 at time 190340 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk142_1666 at time 190378 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[21]/TChk145_1669 at time 190414 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk142_1666 at time 190421 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk142_1666 at time 200307 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[1]/TChk142_1666 at time 200317 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[12]/TChk142_1666 at time 200332 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[14]/TChk145_1669 at time 200362 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk145_1669 at time 200400 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[21]/TChk142_1666 at time 200403 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk145_1669 at time 200410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[4]/TChk142_1666 at time 210283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[10]/TChk145_1669 at time 210288 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk145_1669 at time 220285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[4]/TChk145_1669 at time 220297 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[10]/TChk142_1666 at time 220314 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[14]/TChk142_1666 at time 220340 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[1]/TChk145_1669 at time 220342 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk142_1666 at time 220378 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[21]/TChk145_1669 at time 220428 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk142_1666 at time 230285 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[10]/TChk142_1666 at time 230288 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[12]/TChk145_1669 at time 230310 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[21]/TChk142_1666 at time 230414 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[10]/TChk145_1669 at time 240288 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[14]/TChk145_1669 at time 240343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk145_1669 at time 240381 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk142_1666 at time 240421 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[4]/TChk142_1666 at time 250272 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[10]/TChk145_1669 at time 250336 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[21]/TChk145_1669 at time 250403 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[4]/TChk145_1669 at time 260272 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[10]/TChk142_1666 at time 260277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[10]/TChk142_1666 at time 260327 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk142_1666 at time 260391 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[21]/TChk142_1666 at time 260403 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk145_1669 at time 260410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[10]/TChk145_1669 at time 270277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk145_1669 at time 270285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[12]/TChk142_1666 at time 270310 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[1]/TChk142_1666 at time 270317 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[14]/TChk142_1666 at time 270340 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk145_1669 at time 270378 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk145_1669 at time 270497 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[4]/TChk142_1666 at time 280272 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk142_1666 at time 280288 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[12]/TChk145_1669 at time 280313 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[1]/TChk145_1669 at time 280317 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[10]/TChk145_1669 at time 280317 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[14]/TChk145_1669 at time 280343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk142_1666 at time 280381 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[4]/TChk145_1669 at time 290286 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[1]/TChk142_1666 at time 290331 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[10]/TChk142_1666 at time 290338 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[14]/TChk142_1666 at time 290364 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk142_1666 at time 290424 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[12]/TChk142_1666 at time 300313 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[1]/TChk145_1669 at time 300317 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[10]/TChk145_1669 at time 300317 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[14]/TChk145_1669 at time 300343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk145_1669 at time 300381 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk145_1669 at time 300410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[4]/TChk142_1666 at time 310283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[10]/TChk142_1666 at time 310288 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk145_1669 at time 310288 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[12]/TChk145_1669 at time 310313 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[14]/TChk142_1666 at time 310343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk142_1666 at time 310381 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[21]/TChk145_1669 at time 310414 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[4]/TChk145_1669 at time 320286 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk142_1666 at time 320301 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[14]/TChk145_1669 at time 320356 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk142_1666 at time 320424 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[4]/TChk142_1666 at time 330283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[10]/TChk145_1669 at time 330288 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[12]/TChk142_1666 at time 330323 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[10]/TChk142_1666 at time 330327 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[14]/TChk142_1666 at time 330353 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk145_1669 at time 330391 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[21]/TChk142_1666 at time 330414 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[10]/TChk142_1666 at time 340288 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[12]/TChk145_1669 at time 340313 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[10]/TChk145_1669 at time 340317 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[4]/TChk145_1669 at time 350272 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[10]/TChk145_1669 at time 350277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk145_1669 at time 350288 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[12]/TChk142_1666 at time 350313 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[1]/TChk142_1666 at time 350317 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk142_1666 at time 350381 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[4]/TChk142_1666 at time 360272 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[1]/TChk145_1669 at time 360317 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[14]/TChk145_1669 at time 360343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk145_1669 at time 360381 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[21]/TChk145_1669 at time 360403 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[4]/TChk145_1669 at time 370272 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[10]/TChk142_1666 at time 370277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk142_1666 at time 370288 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[12]/TChk145_1669 at time 370313 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[1]/TChk142_1666 at time 370317 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk142_1666 at time 370381 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk145_1669 at time 370410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[1]/TChk145_1669 at time 380338 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[14]/TChk142_1666 at time 380343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk145_1669 at time 380381 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[4]/TChk142_1666 at time 390272 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[10]/TChk145_1669 at time 390277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk145_1669 at time 390288 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[12]/TChk142_1666 at time 390313 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[10]/TChk142_1666 at time 390317 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk142_1666 at time 390381 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[10]/TChk145_1669 at time 400314 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[14]/TChk145_1669 at time 400340 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk145_1669 at time 400378 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[21]/TChk142_1666 at time 400417 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk145_1669 at time 400497 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk142_1666 at time 410285 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[10]/TChk142_1666 at time 410288 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[12]/TChk145_1669 at time 410310 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[10]/TChk142_1666 at time 410314 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[14]/TChk142_1666 at time 410340 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk142_1666 at time 410378 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk142_1666 at time 410497 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[10]/TChk145_1669 at time 420277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk145_1669 at time 420301 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[10]/TChk145_1669 at time 420330 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[14]/TChk145_1669 at time 420356 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[21]/TChk145_1669 at time 420403 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk142_1666 at time 430285 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[12]/TChk142_1666 at time 430310 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[10]/TChk142_1666 at time 430314 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[1]/TChk142_1666 at time 430342 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk145_1669 at time 430378 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[14]/TChk142_1666 at time 440340 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[1]/TChk145_1669 at time 440342 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk142_1666 at time 440378 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[21]/TChk142_1666 at time 440428 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk142_1666 at time 440435 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[4]/TChk145_1669 at time 450272 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk145_1669 at time 450285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[1]/TChk142_1666 at time 450317 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[14]/TChk145_1669 at time 450340 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk145_1669 at time 450410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk145_1669 at time 450497 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[10]/TChk145_1669 at time 460317 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk145_1669 at time 460381 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[21]/TChk145_1669 at time 460403 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[4]/TChk142_1666 at time 470272 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[12]/TChk145_1669 at time 470310 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[1]/TChk145_1669 at time 470317 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[14]/TChk142_1666 at time 470340 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk142_1666 at time 470378 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk142_1666 at time 470410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk142_1666 at time 470497 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[4]/TChk145_1669 at time 480283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[10]/TChk142_1666 at time 480288 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk142_1666 at time 480288 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[12]/TChk142_1666 at time 480313 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[1]/TChk142_1666 at time 480328 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[14]/TChk145_1669 at time 480343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk145_1669 at time 480381 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[21]/TChk142_1666 at time 480414 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk145_1669 at time 490285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[10]/TChk145_1669 at time 490288 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[12]/TChk145_1669 at time 490310 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[10]/TChk142_1666 at time 490314 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[14]/TChk142_1666 at time 490340 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk145_1669 at time 490421 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk145_1669 at time 490497 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[10]/TChk142_1666 at time 500277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk142_1666 at time 500301 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[14]/TChk145_1669 at time 500356 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[4]/TChk142_1666 at time 510272 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk145_1669 at time 510298 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[1]/TChk145_1669 at time 510317 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[12]/TChk142_1666 at time 510323 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk142_1666 at time 510410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[4]/TChk145_1669 at time 520272 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[12]/TChk145_1669 at time 520335 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[10]/TChk145_1669 at time 520339 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[14]/TChk142_1666 at time 520365 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk142_1666 at time 520403 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[4]/TChk142_1666 at time 530286 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[12]/TChk142_1666 at time 530310 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[1]/TChk142_1666 at time 530331 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[14]/TChk145_1669 at time 530340 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk145_1669 at time 530378 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk145_1669 at time 530424 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk142_1666 at time 530497 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[10]/TChk142_1666 at time 540314 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk142_1666 at time 540378 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk142_1666 at time 540410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[4]/TChk145_1669 at time 550283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[10]/TChk145_1669 at time 550288 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[1]/TChk145_1669 at time 550328 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[12]/TChk145_1669 at time 550332 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk145_1669 at time 550400 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[21]/TChk145_1669 at time 550414 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk145_1669 at time 550421 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[4]/TChk142_1666 at time 560283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[10]/TChk142_1666 at time 560288 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk142_1666 at time 560288 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[12]/TChk142_1666 at time 560313 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[10]/TChk145_1669 at time 560317 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[14]/TChk142_1666 at time 560343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[21]/TChk142_1666 at time 560414 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk142_1666 at time 560421 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[10]/TChk142_1666 at time 570317 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[1]/TChk142_1666 at time 570340 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk142_1666 at time 570381 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk145_1669 at time 570433 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk145_1669 at time 580288 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[1]/TChk145_1669 at time 580331 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[14]/TChk145_1669 at time 580343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[4]/TChk145_1669 at time 590272 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk142_1666 at time 590285 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[1]/TChk142_1666 at time 590317 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[14]/TChk142_1666 at time 590340 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[21]/TChk145_1669 at time 590403 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk142_1666 at time 590410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk145_1669 at time 590497 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[4]/TChk142_1666 at time 600272 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk145_1669 at time 600288 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[12]/TChk145_1669 at time 600313 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[1]/TChk145_1669 at time 600317 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[14]/TChk145_1669 at time 600343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[21]/TChk142_1666 at time 600403 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk145_1669 at time 600410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[4]/TChk145_1669 at time 610272 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[12]/TChk142_1666 at time 610313 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[1]/TChk142_1666 at time 610317 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[10]/TChk145_1669 at time 610317 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk142_1666 at time 610410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[4]/TChk142_1666 at time 620272 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk142_1666 at time 620285 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk145_1669 at time 620410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[10]/TChk145_1669 at time 630277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[12]/TChk145_1669 at time 630310 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[1]/TChk145_1669 at time 630317 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk145_1669 at time 630378 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[21]/TChk145_1669 at time 630403 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk142_1666 at time 630410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk145_1669 at time 630497 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[10]/TChk142_1666 at time 640314 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[14]/TChk142_1666 at time 640340 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[21]/TChk142_1666 at time 640403 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk142_1666 at time 640497 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[10]/TChk142_1666 at time 650277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[10]/TChk145_1669 at time 650314 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[1]/TChk142_1666 at time 650317 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[14]/TChk145_1669 at time 650340 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk142_1666 at time 650378 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[21]/TChk145_1669 at time 650403 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk145_1669 at time 650497 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[10]/TChk145_1669 at time 660277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk145_1669 at time 660378 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[21]/TChk142_1666 at time 660403 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[4]/TChk145_1669 at time 670288 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk145_1669 at time 670288 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[12]/TChk142_1666 at time 670313 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[10]/TChk142_1666 at time 670317 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[14]/TChk142_1666 at time 670343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk145_1669 at time 670426 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk142_1666 at time 680285 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[1]/TChk145_1669 at time 680331 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk142_1666 at time 680424 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk145_1669 at time 680497 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk145_1669 at time 690307 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[10]/TChk145_1669 at time 690336 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[10]/TChk142_1666 at time 700277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[12]/TChk145_1669 at time 700310 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[1]/TChk142_1666 at time 700317 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[4]/TChk142_1666 at time 710283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[10]/TChk145_1669 at time 710288 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk142_1666 at time 710307 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[1]/TChk145_1669 at time 710328 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[12]/TChk142_1666 at time 710332 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[10]/TChk142_1666 at time 710336 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk142_1666 at time 710400 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk145_1669 at time 710421 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[10]/TChk142_1666 at time 720277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk145_1669 at time 720307 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[10]/TChk145_1669 at time 720336 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk145_1669 at time 720400 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk142_1666 at time 720410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[10]/TChk145_1669 at time 730277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk142_1666 at time 730288 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[14]/TChk145_1669 at time 730343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk142_1666 at time 730381 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[21]/TChk145_1669 at time 730403 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[10]/TChk142_1666 at time 740277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[12]/TChk145_1669 at time 740313 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk145_1669 at time 740410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[4]/TChk145_1669 at time 750272 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[1]/TChk142_1666 at time 750317 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[14]/TChk142_1666 at time 750343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[21]/TChk142_1666 at time 750403 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk145_1669 at time 760307 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[1]/TChk145_1669 at time 760331 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[12]/TChk142_1666 at time 760332 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[10]/TChk142_1666 at time 760336 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[14]/TChk145_1669 at time 760362 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[21]/TChk145_1669 at time 760417 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk142_1666 at time 760424 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[4]/TChk142_1666 at time 770283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk142_1666 at time 770285 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[10]/TChk145_1669 at time 770288 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[12]/TChk145_1669 at time 770310 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[1]/TChk142_1666 at time 770328 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[14]/TChk142_1666 at time 770340 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[21]/TChk142_1666 at time 770414 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk145_1669 at time 770421 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk142_1666 at time 770497 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[4]/TChk145_1669 at time 780272 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[10]/TChk142_1666 at time 780277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk145_1669 at time 780285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk145_1669 at time 780378 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[21]/TChk145_1669 at time 780403 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk142_1666 at time 780410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk145_1669 at time 780497 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk142_1666 at time 790288 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk142_1666 at time 790381 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[21]/TChk142_1666 at time 790403 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[10]/TChk145_1669 at time 800314 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[14]/TChk145_1669 at time 800340 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk145_1669 at time 800378 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[10]/TChk142_1666 at time 810314 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[14]/TChk142_1666 at time 810340 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk142_1666 at time 810378 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk145_1669 at time 820285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[12]/TChk142_1666 at time 820310 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[1]/TChk145_1669 at time 820317 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[14]/TChk145_1669 at time 820340 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk145_1669 at time 820378 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk145_1669 at time 820410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk142_1666 at time 820497 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[4]/TChk142_1666 at time 830272 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[12]/TChk145_1669 at time 830313 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[1]/TChk142_1666 at time 830317 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk142_1666 at time 830381 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk142_1666 at time 830410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[10]/TChk145_1669 at time 840277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[12]/TChk142_1666 at time 840313 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[10]/TChk145_1669 at time 840317 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[21]/TChk145_1669 at time 840403 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk145_1669 at time 840410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[4]/TChk145_1669 at time 850283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk142_1666 at time 850285 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[10]/TChk142_1666 at time 850288 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[1]/TChk145_1669 at time 850328 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[14]/TChk142_1666 at time 850340 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk145_1669 at time 850378 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk142_1666 at time 850421 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk145_1669 at time 850497 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[4]/TChk142_1666 at time 860283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[10]/TChk145_1669 at time 860288 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[12]/TChk145_1669 at time 860310 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[10]/TChk142_1666 at time 860314 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk142_1666 at time 860378 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk145_1669 at time 860421 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk142_1666 at time 860497 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[10]/TChk142_1666 at time 870288 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk145_1669 at time 870301 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[10]/TChk145_1669 at time 870330 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[14]/TChk145_1669 at time 870356 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[21]/TChk142_1666 at time 870414 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[4]/TChk145_1669 at time 880283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[10]/TChk145_1669 at time 880288 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk142_1666 at time 880301 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[1]/TChk142_1666 at time 880328 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[10]/TChk142_1666 at time 880330 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk142_1666 at time 880421 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[14]/TChk142_1666 at time 890343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk145_1669 at time 890410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[10]/TChk142_1666 at time 900277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[12]/TChk142_1666 at time 900326 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[10]/TChk145_1669 at time 900330 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[14]/TChk145_1669 at time 900356 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[21]/TChk145_1669 at time 900403 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[10]/TChk142_1666 at time 910314 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[1]/TChk145_1669 at time 910317 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk145_1669 at time 910378 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk142_1666 at time 910410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk145_1669 at time 920285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[10]/TChk145_1669 at time 920314 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[1]/TChk142_1666 at time 920331 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk142_1666 at time 920378 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk142_1666 at time 920497 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[4]/TChk142_1666 at time 930288 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[12]/TChk145_1669 at time 930310 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk145_1669 at time 930378 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[21]/TChk142_1666 at time 930419 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[4]/TChk145_1669 at time 940272 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[10]/TChk145_1669 at time 940277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[12]/TChk142_1666 at time 940310 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[1]/TChk145_1669 at time 940317 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[21]/TChk145_1669 at time 940403 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk145_1669 at time 940410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk145_1669 at time 940497 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[10]/TChk142_1666 at time 950288 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[10]/TChk142_1666 at time 950314 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[14]/TChk142_1666 at time 950340 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk142_1666 at time 950421 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk142_1666 at time 950497 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[12]/TChk145_1669 at time 960310 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[21]/TChk142_1666 at time 960403 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk145_1669 at time 960410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk145_1669 at time 960497 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk142_1666 at time 970285 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[10]/TChk145_1669 at time 970288 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[12]/TChk142_1666 at time 970310 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk142_1666 at time 970497 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk145_1669 at time 980285 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[12]/TChk145_1669 at time 980310 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[1]/TChk142_1666 at time 980317 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[14]/TChk145_1669 at time 980340 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk142_1666 at time 980378 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[4]/TChk142_1666 at time 990272 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[12]/TChk142_1666 at time 990313 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[1]/TChk145_1669 at time 990317 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[14]/TChk142_1666 at time 990343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk145_1669 at time 990381 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[1]/TChk142_1666 at time 1000317 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[10]/TChk145_1669 at time 1000317 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk142_1666 at time 1000410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[10]/TChk142_1666 at time 1010317 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk142_1666 at time 1010381 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[21]/TChk145_1669 at time 1010419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk145_1669 at time 1010426 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[4]/TChk145_1669 at time 1020272 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[10]/TChk142_1666 at time 1020277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk142_1666 at time 1020307 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[10]/TChk145_1669 at time 1020336 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[14]/TChk145_1669 at time 1020362 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk145_1669 at time 1020400 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[21]/TChk142_1666 at time 1020403 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[19]/TChk145_1669 at time 1030301 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[1]/TChk145_1669 at time 1030317 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk142_1666 at time 1030394 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[21]/TChk145_1669 at time 1030403 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[4]/TChk142_1666 at time 1040283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[10]/TChk145_1669 at time 1040288 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[12]/TChk145_1669 at time 1040313 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[10]/TChk142_1666 at time 1040317 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[21]/TChk142_1666 at time 1040414 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[4]/TChk145_1669 at time 1050286 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[12]/TChk142_1666 at time 1050310 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[10]/TChk145_1669 at time 1050314 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk145_1669 at time 1050378 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk142_1666 at time 1050424 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[10]/TChk142_1666 at time 1060277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[12]/TChk145_1669 at time 1060332 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[9]/TChk142_1666 at time 1060400 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk145_1669 at time 1060410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[12]/TChk142_1666 at time 1070310 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[10]/TChk142_1666 at time 1070314 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[1]/TChk142_1666 at time 1070331 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[21]/TChk145_1669 at time 1070417 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk142_1666 at time 1070424 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[7]/TChk145_1669 at time 1070497 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[4]/TChk142_1666 at time 1080283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[10]/TChk145_1669 at time 1080288 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[1]/TChk145_1669 at time 1080328 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[12]/TChk145_1669 at time 1080334 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[10]/TChk145_1669 at time 1080338 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[14]/TChk142_1666 at time 1080364 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk145_1669 at time 1080421 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[12]/TChk142_1666 at time 1090313 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/A1_reg[14]/TChk145_1669 at time 1090343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[21]/TChk142_1666 at time 1090403 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/C1_reg[3]/TChk142_1666 at time 1090410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
