{"Source Block": ["hdl/library/xilinx/util_adxcvr/util_adxcvr_xch.v@768:783@HdlStmIf", "    .O (tx_out_clk));\n  end\n  endgenerate\n\n  generate\n  if (XCVR_TYPE == 1) begin\n  assign rx_sys_clk_sel_s = (up_rx_sys_clk_sel == 2'd3) ? 2'b10 : 2'b00;\n  assign tx_sys_clk_sel_s = (up_tx_sys_clk_sel == 2'd3) ? 2'b10 : 2'b00;\n  assign rx_pll_clk_sel_s = up_rx_sys_clk_sel;\n  assign tx_pll_clk_sel_s = up_tx_sys_clk_sel;\n  end\n  endgenerate\n\n  generate\n  if (XCVR_TYPE == 1) begin\n  GTHE3_CHANNEL #(\n"], "Clone Blocks": [["hdl/library/xilinx/util_adxcvr/util_adxcvr_xch.v@1523:1538", "    .O (tx_out_clk));\n  end\n  endgenerate\n\n  generate\n  if (XCVR_TYPE == 2) begin\n  assign rx_sys_clk_sel_s = (up_rx_sys_clk_sel == 2'd3) ? 2'b10 : 2'b00;\n  assign tx_sys_clk_sel_s = (up_tx_sys_clk_sel == 2'd3) ? 2'b10 : 2'b00;\n  assign rx_pll_clk_sel_s = up_rx_sys_clk_sel;\n  assign tx_pll_clk_sel_s = up_tx_sys_clk_sel;\n  end\n  endgenerate\n\n  generate\n  if (XCVR_TYPE == 2) begin\n  GTHE4_CHANNEL #(\n"]], "Diff Content": {"Delete": [[774, "  assign rx_sys_clk_sel_s = (up_rx_sys_clk_sel == 2'd3) ? 2'b10 : 2'b00;\n"], [775, "  assign tx_sys_clk_sel_s = (up_tx_sys_clk_sel == 2'd3) ? 2'b10 : 2'b00;\n"]], "Add": [[775, "  assign rx_sys_clk_sel_s = (up_rx_sys_clk_sel[1] == 0) ? 2'b00 : {1'b1,~up_rx_sys_clk_sel[0]};\n"], [775, "  assign tx_sys_clk_sel_s = (up_tx_sys_clk_sel[1] == 0) ? 2'b00 : {1'b1,~up_tx_sys_clk_sel[0]};\n"]]}}