<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>cnn_top</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>9.376</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>166647</Best-caseLatency>
            <Average-caseLatency>166647</Average-caseLatency>
            <Worst-caseLatency>166647</Worst-caseLatency>
            <Best-caseRealTimeLatency>1.666 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>1.666 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>1.666 ms</Worst-caseRealTimeLatency>
            <Interval-min>166648</Interval-min>
            <Interval-max>166648</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>96</BRAM_18K>
            <DSP>8</DSP>
            <FF>15857</FF>
            <LUT>16218</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>17</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>17</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>cnn_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>cnn_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>cnn_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>cnn_top</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_conv2d_1_fu_447</InstName>
                    <ModuleName>conv2d_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>447</ID>
                    <BindInstances>empty_154_fu_638_p2 empty_155_fu_402_p2 empty_157_fu_424_p2 empty_158_fu_976_p2 empty_160_fu_997_p2 empty_161_fu_1003_p2 empty_163_fu_1024_p2 empty_164_fu_650_p2 empty_166_fu_680_p2 empty_167_fu_686_p2 empty_169_fu_716_p2 empty_170_fu_450_p2 empty_171_fu_1159_p2 empty_172_fu_1190_p2 add_ln31_27_fu_1196_p2 add_ln31_fu_468_p2 p_mid148_fu_744_p2 p_mid152_fu_508_p2 p_mid154_fu_530_p2 p_mid156_fu_1030_p2 p_mid158_fu_1051_p2 add_ln31_21_fu_1201_p2 p_mid160_fu_1064_p2 p_mid162_fu_1085_p2 add_ln31_22_fu_1425_p2 add_ln31_23_fu_1369_p2 add_ln31_24_fu_1317_p2 add_ln31_25_fu_1098_p2 add_ln31_26_fu_957_p2 p_mid184_fu_785_p2 p_dup7_fu_570_p2 p_mid1_fu_816_p2 p_mid19_fu_846_p2 p_mid111_fu_859_p2 p_mid115_fu_889_p2 p_mid117_fu_610_p2 p_mid119_fu_1228_p2 p_mid121_fu_1266_p2 add_ln46_fu_923_p2 add_ln54_fu_967_p2 add_ln54_1_fu_1111_p2 add_ln46_2_fu_1135_p2 add_ln54_2_fu_1144_p2 add_ln54_3_fu_941_p2 add_ln54_4_fu_1284_p2 add_ln54_5_fu_1293_p2 add_ln54_6_fu_1297_p2 add_ln54_7_fu_1302_p2 add_ln54_8_fu_1307_p2 add_ln65_fu_951_p2 add_ln33_fu_1398_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_459</InstName>
                    <ModuleName>cnn_top_Pipeline_VITIS_LOOP_110_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>459</ID>
                    <BindInstances>i_8_fu_91_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_maxpool2d_1_fu_465</InstName>
                    <ModuleName>maxpool2d_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>465</ID>
                    <BindInstances>empty_28_fu_294_p2 empty_30_fu_322_p2 empty_31_fu_346_p2 empty_33_fu_376_p2 empty_34_fu_382_p2 empty_36_fu_668_p2 empty_39_fu_703_p2 add_ln86_1_fu_221_p2 add_ln86_fu_395_p2 p_mid129_fu_443_p2 p_mid131_fu_478_p2 p_mid151_fu_515_p2 p_mid165_fu_732_p2 p_mid179_fu_774_p2 add_ln88_fu_543_p2 p_mid18_fu_575_p2 p_mid110_fu_605_p2 p_mid112_fu_611_p2 p_mid114_fu_811_p2 p_mid118_fu_853_p2 add_ln98_fu_869_p2 add_ln98_1_fu_891_p2 add_ln102_fu_926_p2 add_ln90_fu_629_p2 add_ln88_1_fu_236_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv2d_2_fu_471</InstName>
                    <ModuleName>conv2d_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>471</ID>
                    <BindInstances>empty_71_fu_1215_p2 empty_72_fu_968_p2 empty_74_fu_990_p2 empty_77_fu_1761_p2 empty_80_fu_1788_p2 empty_82_fu_2281_p2 empty_84_fu_2303_p2 empty_85_fu_2628_p2 empty_87_fu_2649_p2 empty_88_fu_2655_p2 empty_90_fu_2676_p2 empty_92_fu_3274_p2 empty_94_fu_3296_p2 empty_97_fu_3447_p2 empty_98_fu_3453_p2 empty_100_fu_3474_p2 empty_102_fu_3639_p2 empty_104_fu_3661_p2 empty_105_fu_3762_p2 empty_107_fu_3783_p2 empty_108_fu_3789_p2 empty_110_fu_3810_p2 empty_111_fu_1226_p2 empty_113_fu_1256_p2 empty_114_fu_1262_p2 empty_115_fu_1288_p2 empty_116_fu_1020_p2 empty_117_fu_1588_p2 empty_118_fu_1623_p2 empty_119_fu_1794_p2 empty_120_fu_1819_p2 empty_121_fu_2009_p2 empty_122_fu_2034_p2 empty_123_fu_2040_p2 empty_124_fu_2065_p2 empty_125_fu_2312_p2 empty_126_fu_2338_p2 empty_127_fu_2476_p2 empty_128_fu_2501_p2 empty_129_fu_2682_p2 empty_130_fu_2707_p2 empty_131_fu_2859_p2 empty_132_fu_2884_p2 empty_133_fu_3002_p2 empty_134_fu_3027_p2 empty_135_fu_3033_p2 empty_136_fu_3058_p2 add_ln31_20_fu_3816_p2 add_ln31_fu_1038_p2 p_mid1153_fu_1311_p2 p_mid1157_fu_1086_p2 p_mid1159_fu_1108_p2 p_mid1163_fu_1846_p2 add_ln31_1_fu_1966_p2 p_mid1167_fu_1880_p2 p_mid1171_fu_2365_p2 p_mid1173_fu_2387_p2 p_mid1175_fu_2713_p2 p_mid1177_fu_2734_p2 add_ln31_2_fu_2969_p2 p_mid1179_fu_2747_p2 p_mid1181_fu_2768_p2 p_mid1185_fu_3323_p2 p_mid1187_fu_3345_p2 p_mid1191_fu_3501_p2 add_ln31_3_fu_3558_p2 p_mid1193_fu_3514_p2 p_mid1195_fu_3535_p2 p_mid1199_fu_3688_p2 p_mid1201_fu_3710_p2 p_mid1203_fu_3821_p2 p_mid1205_fu_3842_p2 add_ln31_4_fu_3924_p2 p_mid1207_fu_3855_p2 p_mid1209_fu_3876_p2 add_ln31_5_fu_4015_p2 add_ln31_6_fu_3973_p2 add_ln31_7_fu_3939_p2 add_ln31_8_fu_3889_p2 add_ln31_9_fu_3747_p2 add_ln31_10_fu_3723_p2 add_ln31_11_fu_3573_p2 add_ln31_12_fu_3411_p2 add_ln31_13_fu_3358_p2 add_ln31_14_fu_3235_p2 add_ln31_15_fu_3064_p2 add_ln31_16_fu_2781_p2 add_ln31_17_fu_2587_p2 add_ln31_18_fu_2400_p2 add_ln31_19_fu_2071_p2 p_mid1229_fu_1351_p2 p_dup7_fu_1148_p2 p_mid1_fu_1389_p2 p_mid127_fu_1419_p2 p_mid129_fu_1432_p2 p_mid133_fu_1465_p2 p_mid135_fu_1192_p2 p_mid137_fu_1651_p2 p_mid139_fu_1693_p2 p_mid141_fu_1910_p2 p_mid143_fu_1935_p2 p_mid145_fu_2100_p2 p_mid147_fu_2125_p2 p_mid149_fu_2138_p2 p_mid151_fu_2163_p2 p_mid153_fu_2425_p2 p_mid155_fu_2451_p2 p_mid157_fu_2523_p2 p_mid159_fu_2548_p2 p_mid161_fu_2803_p2 p_mid163_fu_2828_p2 p_mid165_fu_2906_p2 p_mid167_fu_2931_p2 p_mid169_fu_3093_p2 p_mid171_fu_3118_p2 p_mid173_fu_3131_p2 p_mid175_fu_3156_p2 add_ln46_fu_1502_p2 add_ln57_fu_1570_p2 add_ln57_1_fu_1579_p2 add_ln46_1_fu_1706_p2 add_ln57_2_fu_1715_p2 add_ln57_3_fu_1534_p2 add_ln57_4_fu_1544_p2 add_ln57_5_fu_1725_p2 add_ln57_6_fu_1948_p2 add_ln57_7_fu_1957_p2 add_ln57_8_fu_1991_p2 add_ln57_9_fu_2000_p2 add_ln57_10_fu_2176_p2 add_ln57_11_fu_2185_p2 add_ln57_12_fu_2203_p2 add_ln57_13_fu_2212_p2 add_ln57_14_fu_2221_p2 add_ln57_15_fu_2225_p2 add_ln57_16_fu_2229_p2 add_ln57_17_fu_2233_p2 add_ln57_18_fu_2567_p2 add_ln57_19_fu_2577_p2 add_ln57_20_fu_2609_p2 add_ln57_21_fu_2619_p2 add_ln57_22_fu_2841_p2 add_ln57_23_fu_2850_p2 add_ln57_24_fu_2951_p2 add_ln57_25_fu_2960_p2 add_ln57_26_fu_2984_p2 add_ln57_27_fu_2993_p2 add_ln57_28_fu_3169_p2 add_ln57_29_fu_3178_p2 add_ln57_30_fu_3196_p2 add_ln57_31_fu_3205_p2 add_ln57_32_fu_3214_p2 add_ln57_33_fu_3218_p2 add_ln57_34_fu_3222_p2 add_ln57_35_fu_3226_p2 add_ln65_fu_1554_p2 add_ln33_fu_3988_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_481</InstName>
                    <ModuleName>cnn_top_Pipeline_VITIS_LOOP_110_14</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>481</ID>
                    <BindInstances>i_6_fu_91_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_maxpool2d_fu_487</InstName>
                    <ModuleName>maxpool2d</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>487</ID>
                    <BindInstances>empty_50_fu_247_p2 empty_51_fu_265_p2 empty_52_fu_289_p2 empty_54_fu_311_p2 empty_55_fu_317_p2 empty_57_fu_616_p2 empty_60_fu_651_p2 add_ln86_2_fu_333_p2 add_ln86_fu_345_p2 p_mid129_fu_395_p2 p_mid131_fu_421_p2 p_mid145_fu_451_p2 p_mid159_fu_680_p2 p_mid173_fu_722_p2 add_ln88_fu_487_p2 p_mid18_fu_525_p2 p_mid110_fu_745_p2 p_mid112_fu_535_p2 p_mid114_fu_776_p2 p_mid118_fu_818_p2 add_ln98_fu_834_p2 add_ln98_2_fu_856_p2 add_ln102_fu_891_p2 add_ln90_fu_553_p2 add_ln88_2_fu_559_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_493</InstName>
                    <ModuleName>cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>493</ID>
                    <BindInstances>add_ln73_fu_175_p2 i_1_fu_187_p2 mac_muladd_6ns_9ns_9ns_14_4_1_U35 mac_muladd_6ns_9ns_9ns_14_4_1_U35 j_1_fu_235_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_503</InstName>
                    <ModuleName>cnn_top_Pipeline_VITIS_LOOP_110_15</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>503</ID>
                    <BindInstances>i_5_fu_91_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_509</InstName>
                    <ModuleName>cnn_top_Pipeline_VITIS_LOOP_73_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>509</ID>
                    <BindInstances>i_3_fu_731_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>vla1_i_U vla42_i_U vla73_i_U vla104_i_U vla135_i_U fadd_32ns_32ns_32_5_full_dsp_1_U82 x_assign_U x_assign_2_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>conv2d_1</Name>
            <Loops>
                <VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.495</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28283</Best-caseLatency>
                    <Average-caseLatency>28283</Average-caseLatency>
                    <Worst-caseLatency>28283</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.283 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.283 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.283 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28283</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3>
                        <Name>VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3136</TripCount>
                        <Latency>28281</Latency>
                        <AbsoluteTimeLatency>0.283 ms</AbsoluteTimeLatency>
                        <PipelineII>9</PipelineII>
                        <PipelineDepth>67</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2013</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2113</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_154_fu_638_p2" SOURCE="" URAM="0" VARIABLE="empty_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_155_fu_402_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="empty_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_157_fu_424_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="empty_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_158_fu_976_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="empty_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_160_fu_997_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="empty_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_161_fu_1003_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="empty_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_163_fu_1024_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="empty_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_164_fu_650_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="empty_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_166_fu_680_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="empty_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_167_fu_686_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="empty_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_169_fu_716_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="empty_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_170_fu_450_p2" SOURCE="" URAM="0" VARIABLE="empty_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_171_fu_1159_p2" SOURCE="" URAM="0" VARIABLE="empty_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_172_fu_1190_p2" SOURCE="" URAM="0" VARIABLE="empty_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_27_fu_1196_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_468_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid148_fu_744_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid152_fu_508_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid154_fu_530_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid156_fu_1030_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid158_fu_1051_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_21_fu_1201_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid160_fu_1064_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid162_fu_1085_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_22_fu_1425_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_23_fu_1369_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_24_fu_1317_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_25_fu_1098_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_26_fu_957_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid184_fu_785_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="p_dup7_fu_570_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_dup7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_816_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid19_fu_846_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="p_mid19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid111_fu_859_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="p_mid111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid115_fu_889_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="p_mid115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid117_fu_610_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid119_fu_1228_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid121_fu_1266_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_923_p2" SOURCE="cnn_ip/src/cnn.c:46" URAM="0" VARIABLE="add_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_967_p2" SOURCE="cnn_ip/src/cnn.c:54" URAM="0" VARIABLE="add_ln54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_1_fu_1111_p2" SOURCE="cnn_ip/src/cnn.c:54" URAM="0" VARIABLE="add_ln54_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_2_fu_1135_p2" SOURCE="cnn_ip/src/cnn.c:46" URAM="0" VARIABLE="add_ln46_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_2_fu_1144_p2" SOURCE="cnn_ip/src/cnn.c:54" URAM="0" VARIABLE="add_ln54_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_3_fu_941_p2" SOURCE="cnn_ip/src/cnn.c:54" URAM="0" VARIABLE="add_ln54_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_4_fu_1284_p2" SOURCE="cnn_ip/src/cnn.c:54" URAM="0" VARIABLE="add_ln54_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_5_fu_1293_p2" SOURCE="cnn_ip/src/cnn.c:54" URAM="0" VARIABLE="add_ln54_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_6_fu_1297_p2" SOURCE="cnn_ip/src/cnn.c:54" URAM="0" VARIABLE="add_ln54_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_7_fu_1302_p2" SOURCE="cnn_ip/src/cnn.c:54" URAM="0" VARIABLE="add_ln54_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_8_fu_1307_p2" SOURCE="cnn_ip/src/cnn.c:54" URAM="0" VARIABLE="add_ln54_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_951_p2" SOURCE="cnn_ip/src/cnn.c:65" URAM="0" VARIABLE="add_ln65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_1398_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="add_ln33"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_top_Pipeline_VITIS_LOOP_110_1</Name>
            <Loops>
                <VITIS_LOOP_110_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.409</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3141</Best-caseLatency>
                    <Average-caseLatency>3141</Average-caseLatency>
                    <Worst-caseLatency>3141</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.410 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.410 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.410 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3141</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_110_1>
                        <Name>VITIS_LOOP_110_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3136</TripCount>
                        <Latency>3139</Latency>
                        <AbsoluteTimeLatency>31.390 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_110_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>193</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>156</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_1" OPTYPE="add" PRAGMA="" RTLNAME="i_8_fu_91_p2" SOURCE="cnn_ip/src/cnn.c:110" URAM="0" VARIABLE="i_8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>maxpool2d_1</Name>
            <Loops>
                <VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.107</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>797</Best-caseLatency>
                    <Average-caseLatency>797</Average-caseLatency>
                    <Worst-caseLatency>797</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.970 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.970 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.970 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>797</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3>
                        <Name>VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>784</TripCount>
                        <Latency>795</Latency>
                        <AbsoluteTimeLatency>7.950 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>846</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1105</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_28_fu_294_p2" SOURCE="" URAM="0" VARIABLE="empty_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_30_fu_322_p2" SOURCE="" URAM="0" VARIABLE="empty_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_31_fu_346_p2" SOURCE="cnn_ip/src/cnn.c:88" URAM="0" VARIABLE="empty_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_33_fu_376_p2" SOURCE="cnn_ip/src/cnn.c:88" URAM="0" VARIABLE="empty_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_34_fu_382_p2" SOURCE="cnn_ip/src/cnn.c:88" URAM="0" VARIABLE="empty_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_36_fu_668_p2" SOURCE="cnn_ip/src/cnn.c:88" URAM="0" VARIABLE="empty_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_39_fu_703_p2" SOURCE="cnn_ip/src/cnn.c:88" URAM="0" VARIABLE="empty_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_1_fu_221_p2" SOURCE="cnn_ip/src/cnn.c:86" URAM="0" VARIABLE="add_ln86_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_395_p2" SOURCE="cnn_ip/src/cnn.c:86" URAM="0" VARIABLE="add_ln86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid129_fu_443_p2" SOURCE="cnn_ip/src/cnn.c:86" URAM="0" VARIABLE="p_mid129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid131_fu_478_p2" SOURCE="cnn_ip/src/cnn.c:86" URAM="0" VARIABLE="p_mid131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid151_fu_515_p2" SOURCE="cnn_ip/src/cnn.c:86" URAM="0" VARIABLE="p_mid151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid165_fu_732_p2" SOURCE="cnn_ip/src/cnn.c:86" URAM="0" VARIABLE="p_mid165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid179_fu_774_p2" SOURCE="cnn_ip/src/cnn.c:86" URAM="0" VARIABLE="p_mid179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_fu_543_p2" SOURCE="cnn_ip/src/cnn.c:88" URAM="0" VARIABLE="add_ln88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid18_fu_575_p2" SOURCE="cnn_ip/src/cnn.c:88" URAM="0" VARIABLE="p_mid18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid110_fu_605_p2" SOURCE="cnn_ip/src/cnn.c:88" URAM="0" VARIABLE="p_mid110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid112_fu_611_p2" SOURCE="cnn_ip/src/cnn.c:88" URAM="0" VARIABLE="p_mid112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid114_fu_811_p2" SOURCE="cnn_ip/src/cnn.c:88" URAM="0" VARIABLE="p_mid114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid118_fu_853_p2" SOURCE="cnn_ip/src/cnn.c:88" URAM="0" VARIABLE="p_mid118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_fu_869_p2" SOURCE="cnn_ip/src/cnn.c:98" URAM="0" VARIABLE="add_ln98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_1_fu_891_p2" SOURCE="cnn_ip/src/cnn.c:98" URAM="0" VARIABLE="add_ln98_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_fu_926_p2" SOURCE="cnn_ip/src/cnn.c:102" URAM="0" VARIABLE="add_ln102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_629_p2" SOURCE="cnn_ip/src/cnn.c:90" URAM="0" VARIABLE="add_ln90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_1_fu_236_p2" SOURCE="cnn_ip/src/cnn.c:88" URAM="0" VARIABLE="add_ln88_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2d_2</Name>
            <Loops>
                <VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>9.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>56639</Best-caseLatency>
                    <Average-caseLatency>56639</Average-caseLatency>
                    <Worst-caseLatency>56639</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.566 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.566 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.566 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>56639</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3>
                        <Name>VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1568</TripCount>
                        <Latency>56637</Latency>
                        <AbsoluteTimeLatency>0.566 ms</AbsoluteTimeLatency>
                        <PipelineII>36</PipelineII>
                        <PipelineDepth>226</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>5972</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>6253</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>11</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_71_fu_1215_p2" SOURCE="" URAM="0" VARIABLE="empty_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_72_fu_968_p2" SOURCE="" URAM="0" VARIABLE="empty_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_74_fu_990_p2" SOURCE="" URAM="0" VARIABLE="empty_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_77_fu_1761_p2" SOURCE="" URAM="0" VARIABLE="empty_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_80_fu_1788_p2" SOURCE="" URAM="0" VARIABLE="empty_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_82_fu_2281_p2" SOURCE="" URAM="0" VARIABLE="empty_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_84_fu_2303_p2" SOURCE="" URAM="0" VARIABLE="empty_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_85_fu_2628_p2" SOURCE="" URAM="0" VARIABLE="empty_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_87_fu_2649_p2" SOURCE="" URAM="0" VARIABLE="empty_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_88_fu_2655_p2" SOURCE="" URAM="0" VARIABLE="empty_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_90_fu_2676_p2" SOURCE="" URAM="0" VARIABLE="empty_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_92_fu_3274_p2" SOURCE="" URAM="0" VARIABLE="empty_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_94_fu_3296_p2" SOURCE="" URAM="0" VARIABLE="empty_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_97_fu_3447_p2" SOURCE="" URAM="0" VARIABLE="empty_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_98_fu_3453_p2" SOURCE="" URAM="0" VARIABLE="empty_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_100_fu_3474_p2" SOURCE="" URAM="0" VARIABLE="empty_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_102_fu_3639_p2" SOURCE="" URAM="0" VARIABLE="empty_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_104_fu_3661_p2" SOURCE="" URAM="0" VARIABLE="empty_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_105_fu_3762_p2" SOURCE="" URAM="0" VARIABLE="empty_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_107_fu_3783_p2" SOURCE="" URAM="0" VARIABLE="empty_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_108_fu_3789_p2" SOURCE="" URAM="0" VARIABLE="empty_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_110_fu_3810_p2" SOURCE="" URAM="0" VARIABLE="empty_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_111_fu_1226_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="empty_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_113_fu_1256_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="empty_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_114_fu_1262_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="empty_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_115_fu_1288_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="empty_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_116_fu_1020_p2" SOURCE="" URAM="0" VARIABLE="empty_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_117_fu_1588_p2" SOURCE="" URAM="0" VARIABLE="empty_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_118_fu_1623_p2" SOURCE="" URAM="0" VARIABLE="empty_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_119_fu_1794_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="empty_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_120_fu_1819_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="empty_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_121_fu_2009_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="empty_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_122_fu_2034_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="empty_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_123_fu_2040_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="empty_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_124_fu_2065_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="empty_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_125_fu_2312_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="empty_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_126_fu_2338_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="empty_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_127_fu_2476_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="empty_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_128_fu_2501_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="empty_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_129_fu_2682_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="empty_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_130_fu_2707_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="empty_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_131_fu_2859_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="empty_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_132_fu_2884_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="empty_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_133_fu_3002_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="empty_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_134_fu_3027_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="empty_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_135_fu_3033_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="empty_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_136_fu_3058_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="empty_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_20_fu_3816_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_1038_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1153_fu_1311_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid1153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1157_fu_1086_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid1157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1159_fu_1108_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid1159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1163_fu_1846_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid1163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_1_fu_1966_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1167_fu_1880_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid1167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1171_fu_2365_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid1171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1173_fu_2387_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid1173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1175_fu_2713_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid1175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1177_fu_2734_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid1177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_2_fu_2969_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1179_fu_2747_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid1179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1181_fu_2768_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid1181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1185_fu_3323_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid1185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1187_fu_3345_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid1187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1191_fu_3501_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid1191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_3_fu_3558_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1193_fu_3514_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid1193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1195_fu_3535_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid1195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1199_fu_3688_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid1199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1201_fu_3710_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid1201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1203_fu_3821_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid1203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1205_fu_3842_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid1205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_4_fu_3924_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1207_fu_3855_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid1207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1209_fu_3876_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid1209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_5_fu_4015_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_6_fu_3973_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_7_fu_3939_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_8_fu_3889_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_9_fu_3747_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_10_fu_3723_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_11_fu_3573_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_12_fu_3411_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_13_fu_3358_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_14_fu_3235_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_15_fu_3064_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_16_fu_2781_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_17_fu_2587_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_18_fu_2400_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_19_fu_2071_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="add_ln31_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1229_fu_1351_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid1229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="p_dup7_fu_1148_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_dup7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_1389_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid127_fu_1419_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="p_mid127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid129_fu_1432_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="p_mid129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid133_fu_1465_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="p_mid133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid135_fu_1192_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid137_fu_1651_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid139_fu_1693_p2" SOURCE="cnn_ip/src/cnn.c:31" URAM="0" VARIABLE="p_mid139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid141_fu_1910_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="p_mid141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid143_fu_1935_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="p_mid143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid145_fu_2100_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="p_mid145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid147_fu_2125_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="p_mid147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid149_fu_2138_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="p_mid149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid151_fu_2163_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="p_mid151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid153_fu_2425_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="p_mid153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid155_fu_2451_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="p_mid155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid157_fu_2523_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="p_mid157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid159_fu_2548_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="p_mid159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid161_fu_2803_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="p_mid161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid163_fu_2828_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="p_mid163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid165_fu_2906_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="p_mid165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid167_fu_2931_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="p_mid167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid169_fu_3093_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="p_mid169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid171_fu_3118_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="p_mid171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid173_fu_3131_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="p_mid173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid175_fu_3156_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="p_mid175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_1502_p2" SOURCE="cnn_ip/src/cnn.c:46" URAM="0" VARIABLE="add_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_1570_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_1_fu_1579_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_1_fu_1706_p2" SOURCE="cnn_ip/src/cnn.c:46" URAM="0" VARIABLE="add_ln46_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_2_fu_1715_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_3_fu_1534_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_4_fu_1544_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_5_fu_1725_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_6_fu_1948_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_7_fu_1957_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_8_fu_1991_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_9_fu_2000_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_10_fu_2176_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_11_fu_2185_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_12_fu_2203_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_13_fu_2212_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_14_fu_2221_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_15_fu_2225_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_16_fu_2229_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_17_fu_2233_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_18_fu_2567_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_19_fu_2577_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_20_fu_2609_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_21_fu_2619_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_22_fu_2841_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_23_fu_2850_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_24_fu_2951_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_25_fu_2960_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_26_fu_2984_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_27_fu_2993_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_28_fu_3169_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_29_fu_3178_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_30_fu_3196_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_31_fu_3205_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_32_fu_3214_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_33_fu_3218_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_34_fu_3222_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_35_fu_3226_p2" SOURCE="cnn_ip/src/cnn.c:57" URAM="0" VARIABLE="add_ln57_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_1554_p2" SOURCE="cnn_ip/src/cnn.c:65" URAM="0" VARIABLE="add_ln65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_3988_p2" SOURCE="cnn_ip/src/cnn.c:33" URAM="0" VARIABLE="add_ln33"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_top_Pipeline_VITIS_LOOP_110_14</Name>
            <Loops>
                <VITIS_LOOP_110_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.409</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1573</Best-caseLatency>
                    <Average-caseLatency>1573</Average-caseLatency>
                    <Worst-caseLatency>1573</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.730 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.730 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.730 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1573</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_110_1>
                        <Name>VITIS_LOOP_110_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1568</TripCount>
                        <Latency>1571</Latency>
                        <AbsoluteTimeLatency>15.710 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_110_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>191</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>155</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_1" OPTYPE="add" PRAGMA="" RTLNAME="i_6_fu_91_p2" SOURCE="cnn_ip/src/cnn.c:110" URAM="0" VARIABLE="i_6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>maxpool2d</Name>
            <Loops>
                <VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.107</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>404</Best-caseLatency>
                    <Average-caseLatency>404</Average-caseLatency>
                    <Worst-caseLatency>404</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.040 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.040 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.040 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>404</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3>
                        <Name>VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>392</TripCount>
                        <Latency>402</Latency>
                        <AbsoluteTimeLatency>4.020 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>780</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1092</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_50_fu_247_p2" SOURCE="" URAM="0" VARIABLE="empty_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_51_fu_265_p2" SOURCE="" URAM="0" VARIABLE="empty_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_52_fu_289_p2" SOURCE="cnn_ip/src/cnn.c:88" URAM="0" VARIABLE="empty_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_54_fu_311_p2" SOURCE="cnn_ip/src/cnn.c:88" URAM="0" VARIABLE="empty_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_55_fu_317_p2" SOURCE="cnn_ip/src/cnn.c:88" URAM="0" VARIABLE="empty_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_57_fu_616_p2" SOURCE="cnn_ip/src/cnn.c:88" URAM="0" VARIABLE="empty_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_60_fu_651_p2" SOURCE="cnn_ip/src/cnn.c:88" URAM="0" VARIABLE="empty_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_2_fu_333_p2" SOURCE="cnn_ip/src/cnn.c:86" URAM="0" VARIABLE="add_ln86_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_345_p2" SOURCE="cnn_ip/src/cnn.c:86" URAM="0" VARIABLE="add_ln86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid129_fu_395_p2" SOURCE="cnn_ip/src/cnn.c:86" URAM="0" VARIABLE="p_mid129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid131_fu_421_p2" SOURCE="cnn_ip/src/cnn.c:86" URAM="0" VARIABLE="p_mid131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid145_fu_451_p2" SOURCE="cnn_ip/src/cnn.c:86" URAM="0" VARIABLE="p_mid145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid159_fu_680_p2" SOURCE="cnn_ip/src/cnn.c:86" URAM="0" VARIABLE="p_mid159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid173_fu_722_p2" SOURCE="cnn_ip/src/cnn.c:86" URAM="0" VARIABLE="p_mid173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_fu_487_p2" SOURCE="cnn_ip/src/cnn.c:88" URAM="0" VARIABLE="add_ln88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid18_fu_525_p2" SOURCE="cnn_ip/src/cnn.c:88" URAM="0" VARIABLE="p_mid18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid110_fu_745_p2" SOURCE="cnn_ip/src/cnn.c:88" URAM="0" VARIABLE="p_mid110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid112_fu_535_p2" SOURCE="cnn_ip/src/cnn.c:88" URAM="0" VARIABLE="p_mid112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid114_fu_776_p2" SOURCE="cnn_ip/src/cnn.c:88" URAM="0" VARIABLE="p_mid114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid118_fu_818_p2" SOURCE="cnn_ip/src/cnn.c:88" URAM="0" VARIABLE="p_mid118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_fu_834_p2" SOURCE="cnn_ip/src/cnn.c:98" URAM="0" VARIABLE="add_ln98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_2_fu_856_p2" SOURCE="cnn_ip/src/cnn.c:98" URAM="0" VARIABLE="add_ln98_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_fu_891_p2" SOURCE="cnn_ip/src/cnn.c:102" URAM="0" VARIABLE="add_ln102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_553_p2" SOURCE="cnn_ip/src/cnn.c:90" URAM="0" VARIABLE="add_ln90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_1_VITIS_LOOP_88_2_VITIS_LOOP_90_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_2_fu_559_p2" SOURCE="cnn_ip/src/cnn.c:88" URAM="0" VARIABLE="add_ln88_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2</Name>
            <Loops>
                <VITIS_LOOP_73_1_VITIS_LOOP_76_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>75279</Best-caseLatency>
                    <Average-caseLatency>75279</Average-caseLatency>
                    <Worst-caseLatency>75279</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.753 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.753 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.753 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>75279</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_73_1_VITIS_LOOP_76_2>
                        <Name>VITIS_LOOP_73_1_VITIS_LOOP_76_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>12544</TripCount>
                        <Latency>75277</Latency>
                        <AbsoluteTimeLatency>0.753 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>20</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_73_1_VITIS_LOOP_76_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>445</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_175_p2" SOURCE="cnn_ip/src/cnn.c:73" URAM="0" VARIABLE="add_ln73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="i_1_fu_187_p2" SOURCE="cnn_ip/src/cnn.c:73" URAM="0" VARIABLE="i_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_73_1_VITIS_LOOP_76_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_6ns_9ns_9ns_14_4_1_U35" SOURCE="cnn_ip/src/cnn.c:73" URAM="0" VARIABLE="mul_ln73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_73_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_6ns_9ns_9ns_14_4_1_U35" SOURCE="cnn_ip/src/cnn.c:78" URAM="0" VARIABLE="add_ln78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="j_1_fu_235_p2" SOURCE="cnn_ip/src/cnn.c:76" URAM="0" VARIABLE="j_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_top_Pipeline_VITIS_LOOP_110_15</Name>
            <Loops>
                <VITIS_LOOP_110_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.409</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>37</Best-caseLatency>
                    <Average-caseLatency>37</Average-caseLatency>
                    <Worst-caseLatency>37</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.370 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.370 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.370 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>37</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_110_1>
                        <Name>VITIS_LOOP_110_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>35</Latency>
                        <AbsoluteTimeLatency>0.350 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_110_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>181</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>156</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_1" OPTYPE="add" PRAGMA="" RTLNAME="i_5_fu_91_p2" SOURCE="cnn_ip/src/cnn.c:110" URAM="0" VARIABLE="i_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_top_Pipeline_VITIS_LOOP_73_1</Name>
            <Loops>
                <VITIS_LOOP_73_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.352</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>461</Best-caseLatency>
                    <Average-caseLatency>461</Average-caseLatency>
                    <Worst-caseLatency>461</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.610 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.610 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.610 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>461</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_73_1>
                        <Name>VITIS_LOOP_73_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>459</Latency>
                        <AbsoluteTimeLatency>4.590 us</AbsoluteTimeLatency>
                        <PipelineII>32</PipelineII>
                        <PipelineDepth>172</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_73_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2780</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>1778</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="add" PRAGMA="" RTLNAME="i_3_fu_731_p2" SOURCE="cnn_ip/src/cnn.c:73" URAM="0" VARIABLE="i_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_top</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>9.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>166647</Best-caseLatency>
                    <Average-caseLatency>166647</Average-caseLatency>
                    <Worst-caseLatency>166647</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.666 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.666 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.666 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>166648</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>96</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>34</UTIL_BRAM>
                    <DSP>8</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>15857</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>14</UTIL_FF>
                    <LUT>16218</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>30</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="vla1_i_U" SOURCE="cnn_ip/src/cnn.c:129" URAM="0" VARIABLE="vla1_i"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="vla42_i_U" SOURCE="cnn_ip/src/cnn.c:130" URAM="0" VARIABLE="vla42_i"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="vla73_i_U" SOURCE="cnn_ip/src/cnn.c:131" URAM="0" VARIABLE="vla73_i"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="vla104_i_U" SOURCE="cnn_ip/src/cnn.c:132" URAM="0" VARIABLE="vla104_i"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="vla135_i_U" SOURCE="cnn_ip/src/cnn.c:133" URAM="0" VARIABLE="vla135_i"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U82" SOURCE="cnn_ip/src/cnn.c:134" URAM="0" VARIABLE="vla166_i"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_assign_U" SOURCE="cnn_ip/src/cnn.c:135" URAM="0" VARIABLE="x_assign"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="x_assign_2_U" SOURCE="cnn_ip/src/cnn.c:136" URAM="0" VARIABLE="x_assign_2"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="x" index="0" direction="in" srcType="float const *" srcSize="32">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control" name="x" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="weight0" index="1" direction="in" srcType="float const *" srcSize="32">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control" name="weight0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="bias0" index="2" direction="in" srcType="float const *" srcSize="32">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control" name="bias0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="weight1" index="3" direction="in" srcType="float const *" srcSize="32">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control" name="weight1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="bias1" index="4" direction="in" srcType="float const *" srcSize="32">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control" name="bias1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="weight2" index="5" direction="in" srcType="float const *" srcSize="32">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control" name="weight2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="bias2" index="6" direction="in" srcType="float const *" srcSize="32">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control" name="bias2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="weight3" index="7" direction="in" srcType="float const *" srcSize="32">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control" name="weight3" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="bias3" index="8" direction="in" srcType="float const *" srcSize="32">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control" name="bias3" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="y" index="9" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control" name="y" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="17" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <memories>
                <memorie memorieName="bias0" offset="16" range="16"/>
                <memorie memorieName="bias1" offset="32" range="32"/>
                <memorie memorieName="bias3" offset="64" range="64"/>
                <memorie memorieName="bias2" offset="128" range="128"/>
                <memorie memorieName="weight0" offset="256" range="256"/>
                <memorie memorieName="y" offset="512" range="64"/>
                <memorie memorieName="weight1" offset="2048" range="2048"/>
                <memorie memorieName="x" offset="4096" range="4096"/>
                <memorie memorieName="weight3" offset="8192" range="2048"/>
                <memorie memorieName="weight2" offset="65536" range="65536"/>
            </memories>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="4096" argName="x"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="256" argName="weight0"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="bias0"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2048" argName="weight1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="bias1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="65536" argName="weight2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="128" argName="bias2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="8192" argName="weight3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="bias3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="512" argName="y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="6">Interface, Data Width, Address Width, Offset, Register, Resource Estimate</keys>
                    <column name="s_axi_control">32, 17, 4096, 0, BRAM=42, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="x">in, float const *</column>
                    <column name="weight0">in, float const *</column>
                    <column name="bias0">in, float const *</column>
                    <column name="weight1">in, float const *</column>
                    <column name="bias1">in, float const *</column>
                    <column name="weight2">in, float const *</column>
                    <column name="bias2">in, float const *</column>
                    <column name="weight3">in, float const *</column>
                    <column name="bias3">in, float const *</column>
                    <column name="y">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Info</keys>
                    <column name="x">s_axi_control, memory, name=x offset=4096 range=4096, </column>
                    <column name="weight0">s_axi_control, memory, name=weight0 offset=256 range=256, </column>
                    <column name="bias0">s_axi_control, memory, name=bias0 offset=16 range=16, </column>
                    <column name="weight1">s_axi_control, memory, name=weight1 offset=2048 range=2048, </column>
                    <column name="bias1">s_axi_control, memory, name=bias1 offset=32 range=32, </column>
                    <column name="weight2">s_axi_control, memory, name=weight2 offset=65536 range=65536, </column>
                    <column name="bias2">s_axi_control, memory, name=bias2 offset=128 range=128, </column>
                    <column name="weight3">s_axi_control, memory, name=weight3 offset=8192 range=2048, </column>
                    <column name="bias3">s_axi_control, memory, name=bias3 offset=64 range=64, </column>
                    <column name="y">s_axi_control, memory, name=y offset=512 range=64, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="inline" location="cnn_ip/src/cnn.c:123" status="valid" parentFunction="cnn" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="cnn_ip/solution2/directives.tcl:11" status="valid" parentFunction="cnn_top" variable="bias0" isDirective="1" options="s_axilite port=bias0"/>
        <Pragma type="interface" location="cnn_ip/solution2/directives.tcl:12" status="valid" parentFunction="cnn_top" variable="bias1" isDirective="1" options="s_axilite port=bias1"/>
        <Pragma type="interface" location="cnn_ip/solution2/directives.tcl:10" status="valid" parentFunction="cnn_top" variable="bias2" isDirective="1" options="s_axilite port=bias2"/>
        <Pragma type="interface" location="cnn_ip/solution2/directives.tcl:8" status="valid" parentFunction="cnn_top" variable="bias3" isDirective="1" options="s_axilite port=bias3"/>
        <Pragma type="interface" location="cnn_ip/solution2/directives.tcl:6" status="valid" parentFunction="cnn_top" variable="return" isDirective="1" options="s_axilite port=return"/>
        <Pragma type="interface" location="cnn_ip/solution2/directives.tcl:9" status="valid" parentFunction="cnn_top" variable="weight0" isDirective="1" options="s_axilite port=weight0"/>
        <Pragma type="interface" location="cnn_ip/solution2/directives.tcl:15" status="valid" parentFunction="cnn_top" variable="weight1" isDirective="1" options="s_axilite port=weight1"/>
        <Pragma type="interface" location="cnn_ip/solution2/directives.tcl:13" status="valid" parentFunction="cnn_top" variable="weight2" isDirective="1" options="s_axilite port=weight2"/>
        <Pragma type="interface" location="cnn_ip/solution2/directives.tcl:16" status="valid" parentFunction="cnn_top" variable="weight3" isDirective="1" options="s_axilite port=weight3"/>
        <Pragma type="interface" location="cnn_ip/solution2/directives.tcl:14" status="valid" parentFunction="cnn_top" variable="x" isDirective="1" options="s_axilite port=x"/>
        <Pragma type="interface" location="cnn_ip/solution2/directives.tcl:7" status="valid" parentFunction="cnn_top" variable="y" isDirective="1" options="s_axilite port=y"/>
    </PragmaReport>
</profile>

