timestamp 1762878202
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use startupcir startupcir_0 -1 0 21906 0 -1 7909
use resist_const resist_const_0 -1 0 28465 0 -1 -9225
use res_trim res_trim_0 0 1 101 -1 0 -2857
use pmos_current_bgr pmos_current_bgr_0 1 0 425 0 1 -1186
use op5 op5_0 1 0 9786 0 1 -6121
use digital digital_0 1 0 -4922 0 1 -4244
use bjt bjt_0 -1 0 36811 0 -1 2118
port "avdd" 0 -3923 1228 -3923 1228 m2
port "trim3" 8 -5553 -4629 -5553 -4629 m1
port "trim2" 7 -5551 -3734 -5551 -3734 m1
port "trim1" 6 -5553 -2846 -5553 -2846 m1
port "trim0" 5 -5553 -1950 -5553 -1950 m1
port "vref" 12 -1992 1209 -1992 1209 m2
port "vbgsc" 9 -3054 1242 -3054 1242 m1
port "vena" 11 -5533 -1027 -5533 -1027 m2
port "ena" 4 -5501 350 -5501 350 m2
port "vbgtc" 10 -4856 1187 -4856 1187 m1
port "avss" 1 30351 5347 30351 5347 m1
port "dvss" 3 -5531 -1358 -5531 -1358 m1
port "dvdd" 2 -5533 -782 -5533 -782 m2
node "avdd" 0 0 -3923 1228 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_8754_n1328#" 0 0 8754 -1328 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n2776_n4662#" 0 0 -2776 -4662 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "trim3" 0 0 -5553 -4629 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "trim2" 0 0 -5551 -3734 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n2794_n3761#" 0 0 -2794 -3761 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n3855_n4910#" 0 0 -3855 -4910 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_13219_n3026#" 0 0 13219 -3026 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "trim1" 0 0 -5553 -2846 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n2790_n2869#" 0 0 -2790 -2869 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_8635_n2596#" 0 0 8635 -2596 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_4494_n2367#" 0 0 4494 -2367 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "trim0" 0 0 -5553 -1950 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n2786_n1984#" 0 0 -2786 -1984 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vref" 0 0 -1992 1209 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_8819_n6309#" 0 0 8819 -6309 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vbgsc" 0 0 -3054 1242 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n3433_n1267#" 0 0 -3433 -1267 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n4547_n1266#" 0 0 -4547 -1266 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vena" 0 0 -5533 -1027 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n3413_n250#" 0 0 -3413 -250 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "ena" 0 0 -5501 350 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vbgtc" 0 0 -4856 1187 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_16812_2790#" 0 0 16812 2790 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_17848_5716#" 0 0 17848 5716 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "avss" 0 0 30351 5347 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dvss" 0 0 -5531 -1358 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dvdd" 0 0 -5533 -782 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_29818_n4875#" 0 0 29818 -4875 pw 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_n806_n8226#" 0 0 -806 -8226 pw 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_n5033_n5158#" 0 0 -5033 -5158 pw 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dw_n1012_n8432#" 0 0 -1012 -8432 dnw 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "digital_0/trim_2/DVSS" "dvss" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "dvss" "digital_0/trim_1/DVSS"
merge "digital_0/trim_1/DVSS" "bjt_0/VSUBS"
merge "bjt_0/VSUBS" "digital_0/DVSS"
merge "digital_0/DVSS" "VSUBS"
merge "VSUBS" "w_n5033_n5158#"
merge "op5_0/nmos_tail_current_0/D3" "pmos_current_bgr_0/d10" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "pmos_current_bgr_0/d10" "m2_8754_n1328#"
merge "pmos_current_bgr_0/d2" "pmos_current_bgr_0/sky130_fd_pr__pfet_01v8_PDVD34_1/D0" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "pmos_current_bgr_0/sky130_fd_pr__pfet_01v8_PDVD34_1/D0" "vref"
merge "vref" "pmos_current_bgr_0/sky130_fd_pr__pfet_01v8_P4G5X4_2/D"
merge "pmos_current_bgr_0/sky130_fd_pr__pfet_01v8_P4G5X4_2/D" "resist_const_0/A"
merge "resist_const_0/A" "m1_8635_n2596#"
merge "op5_0/differential_pair_0/PLUS" "res_trim_0/A" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "res_trim_0/A" "resist_const_0/F"
merge "resist_const_0/F" "m1_8819_n6309#"
merge "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[0,0]/Collector" "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[0,1]/Collector" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[0,1]/Collector" "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[0,2]/Collector"
merge "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[0,2]/Collector" "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[0,3]/Collector"
merge "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[0,3]/Collector" "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[0,4]/Collector"
merge "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[0,4]/Collector" "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[1,0]/Collector"
merge "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[1,0]/Collector" "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[1,1]/Collector"
merge "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[1,1]/Collector" "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[1,2]/Collector"
merge "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[1,2]/Collector" "bjt_0/AVSS"
merge "bjt_0/AVSS" "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[1,4]/Collector"
merge "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[1,4]/Collector" "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[2,0]/Collector"
merge "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[2,0]/Collector" "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[2,1]/Collector"
merge "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[2,1]/Collector" "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[2,2]/Collector"
merge "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[2,2]/Collector" "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[2,3]/Collector"
merge "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[2,3]/Collector" "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[2,4]/Collector"
merge "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[2,4]/Collector" "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[3,0]/Collector"
merge "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[3,0]/Collector" "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[3,1]/Collector"
merge "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[3,1]/Collector" "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[3,2]/Collector"
merge "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[3,2]/Collector" "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[3,3]/Collector"
merge "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[3,3]/Collector" "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[3,4]/Collector"
merge "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[3,4]/Collector" "bjt_0/w_n101_n101#"
merge "bjt_0/w_n101_n101#" "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[4,0]/Collector"
merge "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[4,0]/Collector" "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[4,1]/Collector"
merge "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[4,1]/Collector" "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[4,2]/Collector"
merge "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[4,2]/Collector" "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[4,3]/Collector"
merge "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[4,3]/Collector" "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[4,4]/Collector"
merge "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[4,4]/Collector" "w_29818_n4875#"
merge "startupcir_0/out" "op5_0/differential_pair_0/sky130_fd_pr__nfet_01v8_7RJ44K_0/a_29_n147#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "op5_0/differential_pair_0/sky130_fd_pr__nfet_01v8_7RJ44K_0/a_29_n147#" "bjt_0/A"
merge "bjt_0/A" "resist_const_0/D"
merge "resist_const_0/D" "m1_16812_2790#"
merge "digital_0/trim_3/D" "res_trim_0/sky130_fd_pr__res_high_po_0p35_FKQ3F2_0/R2_4_0" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "res_trim_0/sky130_fd_pr__res_high_po_0p35_FKQ3F2_0/R2_4_0" "m1_n2790_n2869#"
merge "startupcir_0/avss" "startupcir_0/nmos_startup_0/AVSS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "startupcir_0/nmos_startup_0/AVSS" "startupcir_0/resistorstart_0/sky130_fd_pr__res_high_po_0p35_9NXREG_0/a_n746_n10918#"
merge "startupcir_0/resistorstart_0/sky130_fd_pr__res_high_po_0p35_9NXREG_0/a_n746_n10918#" "startupcir_0/resistorstart_0/AVSS"
merge "startupcir_0/resistorstart_0/AVSS" "op5_0/resistor_op_tt_0/B"
merge "op5_0/resistor_op_tt_0/B" "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[0,4]/Emitter"
merge "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[0,4]/Emitter" "op5_0/differential_pair_0/AVSS"
merge "op5_0/differential_pair_0/AVSS" "op5_0/AVSS"
merge "op5_0/AVSS" "op5_0/resistor_op_tt_0/AVSS"
merge "op5_0/resistor_op_tt_0/AVSS" "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[1,4]/Emitter"
merge "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[1,4]/Emitter" "op5_0/nmos_tail_current_0/AVSS"
merge "op5_0/nmos_tail_current_0/AVSS" "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[2,4]/Emitter"
merge "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[2,4]/Emitter" "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[3,4]/Emitter"
merge "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[3,4]/Emitter" "res_trim_0/AVSS"
merge "res_trim_0/AVSS" "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[4,4]/Emitter"
merge "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[4,4]/Emitter" "res_trim_0/sky130_fd_pr__res_high_po_0p35_FKQ3F2_0/B"
merge "res_trim_0/sky130_fd_pr__res_high_po_0p35_FKQ3F2_0/B" "avss"
merge "avss" "resist_const_0/AVSS"
merge "resist_const_0/AVSS" "w_n806_n8226#"
merge "startupcir_0/pmos_startup_0/VDDE" "startupcir_0/vdde" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "startupcir_0/vdde" "op5_0/pmos_current_bgr_2_0/vdde"
merge "op5_0/pmos_current_bgr_2_0/vdde" "m1_17848_5716#"
merge "m1_17848_5716#" "op5_0/pmos_current_bgr_2_0/VDDE"
merge "op5_0/pmos_current_bgr_2_0/VDDE" "op5_0/vdde"
merge "op5_0/vdde" "op5_0/secondstage_0/vdde"
merge "op5_0/secondstage_0/vdde" "pmos_current_bgr_0/sky130_fd_pr__pfet_01v8_PDVD34_0/S3"
merge "pmos_current_bgr_0/sky130_fd_pr__pfet_01v8_PDVD34_0/S3" "pmos_current_bgr_0/sky130_fd_pr__pfet_01v8_PDVD34_0/S1"
merge "pmos_current_bgr_0/sky130_fd_pr__pfet_01v8_PDVD34_0/S1" "digital_0/VDDE"
merge "digital_0/VDDE" "m1_n3413_n250#"
merge "m1_n3413_n250#" "pmos_current_bgr_0/sky130_fd_pr__pfet_01v8_PDVD34_1/S1"
merge "pmos_current_bgr_0/sky130_fd_pr__pfet_01v8_PDVD34_1/S1" "pmos_current_bgr_0/vdde"
merge "pmos_current_bgr_0/vdde" "dw_n1012_n8432#"
merge "digital_0/SVBGSC" "resist_const_0/VBGSC" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "resist_const_0/VBGSC" "resist_const_0/sky130_fd_pr__res_high_po_0p35_SU58NF_0/a_214_n4820#"
merge "resist_const_0/sky130_fd_pr__res_high_po_0p35_SU58NF_0/a_214_n4820#" "m1_n3433_n1267#"
merge "res_trim_0/1" "res_trim_0/sky130_fd_pr__res_high_po_0p35_FKQ3F2_0/R2_3_0" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "res_trim_0/sky130_fd_pr__res_high_po_0p35_FKQ3F2_0/R2_3_0" "digital_0/trim_0/S"
merge "digital_0/trim_0/S" "m1_n2776_n4662#"
merge "digital_0/pmos_ena_0/AVDD" "digital_0/AVDD" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "digital_0/AVDD" "avdd"
merge "digital_0/pmos_ena_0/DVDD" "dvdd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "pmos_current_bgr_0/d1" "pmos_current_bgr_0/sky130_fd_pr__pfet_01v8_PDVD34_1/D2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "pmos_current_bgr_0/sky130_fd_pr__pfet_01v8_PDVD34_1/D2" "resist_const_0/C"
merge "resist_const_0/C" "m1_4494_n2367#"
merge "res_trim_0/sky130_fd_pr__res_high_po_0p35_FKQ3F2_0/R2_2_0" "digital_0/trim_0/D" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "digital_0/trim_0/D" "m1_n3855_n4910#"
merge "digital_0/SVBGTC" "resist_const_0/sky130_fd_pr__res_high_po_0p35_SU58NF_0/a_48_n9156#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "resist_const_0/sky130_fd_pr__res_high_po_0p35_SU58NF_0/a_48_n9156#" "m1_n4547_n1266#"
merge "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[3,2]/Emitter" "bjt_0/B" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "bjt_0/B" "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[3,3]/Emitter"
merge "bjt_0/sky130_fd_pr__rf_pnp_05v5_W3p40L3p40_0[3,3]/Emitter" "res_trim_0/sky130_fd_pr__res_high_po_0p35_FKQ3F2_0/R1_0_4"
merge "res_trim_0/sky130_fd_pr__res_high_po_0p35_FKQ3F2_0/R1_0_4" "m1_13219_n3026#"
merge "digital_0/trim0" "trim0" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "digital_0/trim_3/S" "res_trim_0/sky130_fd_pr__res_high_po_0p35_FKQ3F2_0/R2_0_0" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "res_trim_0/sky130_fd_pr__res_high_po_0p35_FKQ3F2_0/R2_0_0" "m1_n2786_n1984#"
merge "digital_0/trim1" "trim1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "digital_0/trim2" "trim2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "digital_0/VBGTC" "vbgtc" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "digital_0/trim3" "trim3" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "digital_0/VBGSC" "vbgsc" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "res_trim_0/sky130_fd_pr__res_high_po_0p35_FKQ3F2_0/R2_5_0" "digital_0/trim_2/D" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "digital_0/trim_2/D" "m1_n2794_n3761#"
merge "digital_0/pmos_ena_0/G" "digital_0/pmos_ena_0/sky130_fd_pr__pfet_01v8_9XC4R9_0/a_n429_n262#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "digital_0/pmos_ena_0/sky130_fd_pr__pfet_01v8_9XC4R9_0/a_n429_n262#" "ena"
merge "digital_0/vena_0/G" "vena" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
