{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543275972517 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543275972523 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 26 15:46:12 2018 " "Processing started: Mon Nov 26 15:46:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543275972523 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543275972523 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProjectTopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProjectTopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543275972523 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543275973132 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543275973132 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Lab6TopLevel.sv " "Can't analyze file -- file Lab6TopLevel.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543275983213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xycounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file xycounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 XYcounter " "Found entity 1: XYcounter" {  } { { "XYcounter.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/XYcounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543275983217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543275983217 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "clkmodifier.sv " "Can't analyze file -- file clkmodifier.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543275983225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgbcontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file rgbcontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RGBcontrol " "Found entity 1: RGBcontrol" {  } { { "RGBcontrol.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/RGBcontrol.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543275983229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543275983229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojecttoplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalprojecttoplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProjectTopLevel " "Found entity 1: FinalProjectTopLevel" {  } { { "FinalProjectTopLevel.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/FinalProjectTopLevel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543275983233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543275983233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "objectlocation.sv 1 1 " "Found 1 design units, including 1 entities, in source file objectlocation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ObjectLocation " "Found entity 1: ObjectLocation" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543275983233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543275983233 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux.sv " "Can't analyze file -- file mux.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543275983233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "multiplexer.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/multiplexer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543275983233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543275983233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdivider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clkdivider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clkDivider " "Found entity 1: clkDivider" {  } { { "clkDivider.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/clkDivider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543275983250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543275983250 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "IRDecoder.sv " "Can't analyze file -- file IRDecoder.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543275983250 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinalProjectTopLevel " "Elaborating entity \"FinalProjectTopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543275983301 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "SPI_top spi_snes.sv(1) " "Verilog HDL error at spi_snes.sv(1): module \"SPI_top\" cannot be declared more than once" {  } { { "spi_snes.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/spi_snes.sv" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1543275983390 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "SPI_top spi_ps2kb.sv(1) " "HDL info at spi_ps2kb.sv(1): see declaration for object \"SPI_top\"" {  } { { "spi_ps2kb.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/spi_ps2kb.sv" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543275983390 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4733 " "Peak virtual memory: 4733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543275983612 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 26 15:46:23 2018 " "Processing ended: Mon Nov 26 15:46:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543275983612 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543275983612 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543275983612 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543275983612 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543275984405 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543275972517 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543275972523 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 26 15:46:12 2018 " "Processing started: Mon Nov 26 15:46:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543275972523 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543275972523 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProjectTopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProjectTopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543275972523 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543275973132 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543275973132 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Lab6TopLevel.sv " "Can't analyze file -- file Lab6TopLevel.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543275983213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xycounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file xycounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 XYcounter " "Found entity 1: XYcounter" {  } { { "XYcounter.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/XYcounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543275983217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543275983217 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "clkmodifier.sv " "Can't analyze file -- file clkmodifier.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543275983225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgbcontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file rgbcontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RGBcontrol " "Found entity 1: RGBcontrol" {  } { { "RGBcontrol.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/RGBcontrol.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543275983229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543275983229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojecttoplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalprojecttoplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProjectTopLevel " "Found entity 1: FinalProjectTopLevel" {  } { { "FinalProjectTopLevel.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/FinalProjectTopLevel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543275983233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543275983233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "objectlocation.sv 1 1 " "Found 1 design units, including 1 entities, in source file objectlocation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ObjectLocation " "Found entity 1: ObjectLocation" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543275983233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543275983233 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux.sv " "Can't analyze file -- file mux.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543275983233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "multiplexer.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/multiplexer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543275983233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543275983233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdivider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clkdivider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clkDivider " "Found entity 1: clkDivider" {  } { { "clkDivider.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/clkDivider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543275983250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543275983250 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "IRDecoder.sv " "Can't analyze file -- file IRDecoder.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543275983250 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinalProjectTopLevel " "Elaborating entity \"FinalProjectTopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543275983301 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "SPI_top spi_snes.sv(1) " "Verilog HDL error at spi_snes.sv(1): module \"SPI_top\" cannot be declared more than once" {  } { { "spi_snes.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/spi_snes.sv" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1543275983390 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "SPI_top spi_ps2kb.sv(1) " "HDL info at spi_ps2kb.sv(1): see declaration for object \"SPI_top\"" {  } { { "spi_ps2kb.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/spi_ps2kb.sv" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543275983390 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4733 " "Peak virtual memory: 4733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543275983612 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 26 15:46:23 2018 " "Processing ended: Mon Nov 26 15:46:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543275983612 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543275983612 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543275983612 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543275983612 ""}
