
VGA_core_M4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004d14  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00004ab4  08004e9c  08004e9c  00014e9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08009950  08009950  00019950  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08009954  08009954  00019954  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000003c8  20000000  08009958  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  000203c8  2**0
                  CONTENTS
  7 .bss          00012da4  200003c8  200003c8  000203c8  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  2001316c  2001316c  000203c8  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000203c8  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000b54b  00000000  00000000  000203f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001d01  00000000  00000000  0002b943  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000a40  00000000  00000000  0002d648  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000938  00000000  00000000  0002e088  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00004549  00000000  00000000  0002e9c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000030c4  00000000  00000000  00032f09  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00035fcd  2**0
                  CONTENTS, READONLY
 17 .debug_frame  0000329c  00000000  00000000  0003604c  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  000392e8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200003c8 	.word	0x200003c8
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08004e84 	.word	0x08004e84

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200003cc 	.word	0x200003cc
 80001c4:	08004e84 	.word	0x08004e84

080001c8 <strcmp>:
 80001c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d0:	2a01      	cmp	r2, #1
 80001d2:	bf28      	it	cs
 80001d4:	429a      	cmpcs	r2, r3
 80001d6:	d0f7      	beq.n	80001c8 <strcmp>
 80001d8:	1ad0      	subs	r0, r2, r3
 80001da:	4770      	bx	lr

080001dc <strlen>:
 80001dc:	4603      	mov	r3, r0
 80001de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e2:	2a00      	cmp	r2, #0
 80001e4:	d1fb      	bne.n	80001de <strlen+0x2>
 80001e6:	1a18      	subs	r0, r3, r0
 80001e8:	3801      	subs	r0, #1
 80001ea:	4770      	bx	lr

080001ec <__aeabi_drsub>:
 80001ec:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001f0:	e002      	b.n	80001f8 <__adddf3>
 80001f2:	bf00      	nop

080001f4 <__aeabi_dsub>:
 80001f4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001f8 <__adddf3>:
 80001f8:	b530      	push	{r4, r5, lr}
 80001fa:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001fe:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000202:	ea94 0f05 	teq	r4, r5
 8000206:	bf08      	it	eq
 8000208:	ea90 0f02 	teqeq	r0, r2
 800020c:	bf1f      	itttt	ne
 800020e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000212:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000216:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800021e:	f000 80e2 	beq.w	80003e6 <__adddf3+0x1ee>
 8000222:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000226:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022a:	bfb8      	it	lt
 800022c:	426d      	neglt	r5, r5
 800022e:	dd0c      	ble.n	800024a <__adddf3+0x52>
 8000230:	442c      	add	r4, r5
 8000232:	ea80 0202 	eor.w	r2, r0, r2
 8000236:	ea81 0303 	eor.w	r3, r1, r3
 800023a:	ea82 0000 	eor.w	r0, r2, r0
 800023e:	ea83 0101 	eor.w	r1, r3, r1
 8000242:	ea80 0202 	eor.w	r2, r0, r2
 8000246:	ea81 0303 	eor.w	r3, r1, r3
 800024a:	2d36      	cmp	r5, #54	; 0x36
 800024c:	bf88      	it	hi
 800024e:	bd30      	pophi	{r4, r5, pc}
 8000250:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000254:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000258:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800025c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x70>
 8000262:	4240      	negs	r0, r0
 8000264:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000268:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800026c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000270:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000274:	d002      	beq.n	800027c <__adddf3+0x84>
 8000276:	4252      	negs	r2, r2
 8000278:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800027c:	ea94 0f05 	teq	r4, r5
 8000280:	f000 80a7 	beq.w	80003d2 <__adddf3+0x1da>
 8000284:	f1a4 0401 	sub.w	r4, r4, #1
 8000288:	f1d5 0e20 	rsbs	lr, r5, #32
 800028c:	db0d      	blt.n	80002aa <__adddf3+0xb2>
 800028e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000292:	fa22 f205 	lsr.w	r2, r2, r5
 8000296:	1880      	adds	r0, r0, r2
 8000298:	f141 0100 	adc.w	r1, r1, #0
 800029c:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a0:	1880      	adds	r0, r0, r2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	4159      	adcs	r1, r3
 80002a8:	e00e      	b.n	80002c8 <__adddf3+0xd0>
 80002aa:	f1a5 0520 	sub.w	r5, r5, #32
 80002ae:	f10e 0e20 	add.w	lr, lr, #32
 80002b2:	2a01      	cmp	r2, #1
 80002b4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002b8:	bf28      	it	cs
 80002ba:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	18c0      	adds	r0, r0, r3
 80002c4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002cc:	d507      	bpl.n	80002de <__adddf3+0xe6>
 80002ce:	f04f 0e00 	mov.w	lr, #0
 80002d2:	f1dc 0c00 	rsbs	ip, ip, #0
 80002d6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002da:	eb6e 0101 	sbc.w	r1, lr, r1
 80002de:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002e2:	d31b      	bcc.n	800031c <__adddf3+0x124>
 80002e4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002e8:	d30c      	bcc.n	8000304 <__adddf3+0x10c>
 80002ea:	0849      	lsrs	r1, r1, #1
 80002ec:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f0:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f4:	f104 0401 	add.w	r4, r4, #1
 80002f8:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002fc:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000300:	f080 809a 	bcs.w	8000438 <__adddf3+0x240>
 8000304:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000308:	bf08      	it	eq
 800030a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800030e:	f150 0000 	adcs.w	r0, r0, #0
 8000312:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000316:	ea41 0105 	orr.w	r1, r1, r5
 800031a:	bd30      	pop	{r4, r5, pc}
 800031c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000320:	4140      	adcs	r0, r0
 8000322:	eb41 0101 	adc.w	r1, r1, r1
 8000326:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800032a:	f1a4 0401 	sub.w	r4, r4, #1
 800032e:	d1e9      	bne.n	8000304 <__adddf3+0x10c>
 8000330:	f091 0f00 	teq	r1, #0
 8000334:	bf04      	itt	eq
 8000336:	4601      	moveq	r1, r0
 8000338:	2000      	moveq	r0, #0
 800033a:	fab1 f381 	clz	r3, r1
 800033e:	bf08      	it	eq
 8000340:	3320      	addeq	r3, #32
 8000342:	f1a3 030b 	sub.w	r3, r3, #11
 8000346:	f1b3 0220 	subs.w	r2, r3, #32
 800034a:	da0c      	bge.n	8000366 <__adddf3+0x16e>
 800034c:	320c      	adds	r2, #12
 800034e:	dd08      	ble.n	8000362 <__adddf3+0x16a>
 8000350:	f102 0c14 	add.w	ip, r2, #20
 8000354:	f1c2 020c 	rsb	r2, r2, #12
 8000358:	fa01 f00c 	lsl.w	r0, r1, ip
 800035c:	fa21 f102 	lsr.w	r1, r1, r2
 8000360:	e00c      	b.n	800037c <__adddf3+0x184>
 8000362:	f102 0214 	add.w	r2, r2, #20
 8000366:	bfd8      	it	le
 8000368:	f1c2 0c20 	rsble	ip, r2, #32
 800036c:	fa01 f102 	lsl.w	r1, r1, r2
 8000370:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000374:	bfdc      	itt	le
 8000376:	ea41 010c 	orrle.w	r1, r1, ip
 800037a:	4090      	lslle	r0, r2
 800037c:	1ae4      	subs	r4, r4, r3
 800037e:	bfa2      	ittt	ge
 8000380:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000384:	4329      	orrge	r1, r5
 8000386:	bd30      	popge	{r4, r5, pc}
 8000388:	ea6f 0404 	mvn.w	r4, r4
 800038c:	3c1f      	subs	r4, #31
 800038e:	da1c      	bge.n	80003ca <__adddf3+0x1d2>
 8000390:	340c      	adds	r4, #12
 8000392:	dc0e      	bgt.n	80003b2 <__adddf3+0x1ba>
 8000394:	f104 0414 	add.w	r4, r4, #20
 8000398:	f1c4 0220 	rsb	r2, r4, #32
 800039c:	fa20 f004 	lsr.w	r0, r0, r4
 80003a0:	fa01 f302 	lsl.w	r3, r1, r2
 80003a4:	ea40 0003 	orr.w	r0, r0, r3
 80003a8:	fa21 f304 	lsr.w	r3, r1, r4
 80003ac:	ea45 0103 	orr.w	r1, r5, r3
 80003b0:	bd30      	pop	{r4, r5, pc}
 80003b2:	f1c4 040c 	rsb	r4, r4, #12
 80003b6:	f1c4 0220 	rsb	r2, r4, #32
 80003ba:	fa20 f002 	lsr.w	r0, r0, r2
 80003be:	fa01 f304 	lsl.w	r3, r1, r4
 80003c2:	ea40 0003 	orr.w	r0, r0, r3
 80003c6:	4629      	mov	r1, r5
 80003c8:	bd30      	pop	{r4, r5, pc}
 80003ca:	fa21 f004 	lsr.w	r0, r1, r4
 80003ce:	4629      	mov	r1, r5
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	f094 0f00 	teq	r4, #0
 80003d6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003da:	bf06      	itte	eq
 80003dc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003e0:	3401      	addeq	r4, #1
 80003e2:	3d01      	subne	r5, #1
 80003e4:	e74e      	b.n	8000284 <__adddf3+0x8c>
 80003e6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ea:	bf18      	it	ne
 80003ec:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f0:	d029      	beq.n	8000446 <__adddf3+0x24e>
 80003f2:	ea94 0f05 	teq	r4, r5
 80003f6:	bf08      	it	eq
 80003f8:	ea90 0f02 	teqeq	r0, r2
 80003fc:	d005      	beq.n	800040a <__adddf3+0x212>
 80003fe:	ea54 0c00 	orrs.w	ip, r4, r0
 8000402:	bf04      	itt	eq
 8000404:	4619      	moveq	r1, r3
 8000406:	4610      	moveq	r0, r2
 8000408:	bd30      	pop	{r4, r5, pc}
 800040a:	ea91 0f03 	teq	r1, r3
 800040e:	bf1e      	ittt	ne
 8000410:	2100      	movne	r1, #0
 8000412:	2000      	movne	r0, #0
 8000414:	bd30      	popne	{r4, r5, pc}
 8000416:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041a:	d105      	bne.n	8000428 <__adddf3+0x230>
 800041c:	0040      	lsls	r0, r0, #1
 800041e:	4149      	adcs	r1, r1
 8000420:	bf28      	it	cs
 8000422:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000426:	bd30      	pop	{r4, r5, pc}
 8000428:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800042c:	bf3c      	itt	cc
 800042e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000432:	bd30      	popcc	{r4, r5, pc}
 8000434:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000438:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800043c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000440:	f04f 0000 	mov.w	r0, #0
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044a:	bf1a      	itte	ne
 800044c:	4619      	movne	r1, r3
 800044e:	4610      	movne	r0, r2
 8000450:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000454:	bf1c      	itt	ne
 8000456:	460b      	movne	r3, r1
 8000458:	4602      	movne	r2, r0
 800045a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800045e:	bf06      	itte	eq
 8000460:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000464:	ea91 0f03 	teqeq	r1, r3
 8000468:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	bf00      	nop

08000470 <__aeabi_ui2d>:
 8000470:	f090 0f00 	teq	r0, #0
 8000474:	bf04      	itt	eq
 8000476:	2100      	moveq	r1, #0
 8000478:	4770      	bxeq	lr
 800047a:	b530      	push	{r4, r5, lr}
 800047c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000480:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000484:	f04f 0500 	mov.w	r5, #0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e750      	b.n	8000330 <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_i2d>:
 8000490:	f090 0f00 	teq	r0, #0
 8000494:	bf04      	itt	eq
 8000496:	2100      	moveq	r1, #0
 8000498:	4770      	bxeq	lr
 800049a:	b530      	push	{r4, r5, lr}
 800049c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004a8:	bf48      	it	mi
 80004aa:	4240      	negmi	r0, r0
 80004ac:	f04f 0100 	mov.w	r1, #0
 80004b0:	e73e      	b.n	8000330 <__adddf3+0x138>
 80004b2:	bf00      	nop

080004b4 <__aeabi_f2d>:
 80004b4:	0042      	lsls	r2, r0, #1
 80004b6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ba:	ea4f 0131 	mov.w	r1, r1, rrx
 80004be:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c2:	bf1f      	itttt	ne
 80004c4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004c8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004cc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004d0:	4770      	bxne	lr
 80004d2:	f092 0f00 	teq	r2, #0
 80004d6:	bf14      	ite	ne
 80004d8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004ec:	e720      	b.n	8000330 <__adddf3+0x138>
 80004ee:	bf00      	nop

080004f0 <__aeabi_ul2d>:
 80004f0:	ea50 0201 	orrs.w	r2, r0, r1
 80004f4:	bf08      	it	eq
 80004f6:	4770      	bxeq	lr
 80004f8:	b530      	push	{r4, r5, lr}
 80004fa:	f04f 0500 	mov.w	r5, #0
 80004fe:	e00a      	b.n	8000516 <__aeabi_l2d+0x16>

08000500 <__aeabi_l2d>:
 8000500:	ea50 0201 	orrs.w	r2, r0, r1
 8000504:	bf08      	it	eq
 8000506:	4770      	bxeq	lr
 8000508:	b530      	push	{r4, r5, lr}
 800050a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800050e:	d502      	bpl.n	8000516 <__aeabi_l2d+0x16>
 8000510:	4240      	negs	r0, r0
 8000512:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000516:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800051a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800051e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000522:	f43f aedc 	beq.w	80002de <__adddf3+0xe6>
 8000526:	f04f 0203 	mov.w	r2, #3
 800052a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052e:	bf18      	it	ne
 8000530:	3203      	addne	r2, #3
 8000532:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000536:	bf18      	it	ne
 8000538:	3203      	addne	r2, #3
 800053a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800053e:	f1c2 0320 	rsb	r3, r2, #32
 8000542:	fa00 fc03 	lsl.w	ip, r0, r3
 8000546:	fa20 f002 	lsr.w	r0, r0, r2
 800054a:	fa01 fe03 	lsl.w	lr, r1, r3
 800054e:	ea40 000e 	orr.w	r0, r0, lr
 8000552:	fa21 f102 	lsr.w	r1, r1, r2
 8000556:	4414      	add	r4, r2
 8000558:	e6c1      	b.n	80002de <__adddf3+0xe6>
 800055a:	bf00      	nop

0800055c <__aeabi_dmul>:
 800055c:	b570      	push	{r4, r5, r6, lr}
 800055e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000562:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000566:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800056a:	bf1d      	ittte	ne
 800056c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000570:	ea94 0f0c 	teqne	r4, ip
 8000574:	ea95 0f0c 	teqne	r5, ip
 8000578:	f000 f8de 	bleq	8000738 <__aeabi_dmul+0x1dc>
 800057c:	442c      	add	r4, r5
 800057e:	ea81 0603 	eor.w	r6, r1, r3
 8000582:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000586:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800058a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800058e:	bf18      	it	ne
 8000590:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000594:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000598:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800059c:	d038      	beq.n	8000610 <__aeabi_dmul+0xb4>
 800059e:	fba0 ce02 	umull	ip, lr, r0, r2
 80005a2:	f04f 0500 	mov.w	r5, #0
 80005a6:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005aa:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ae:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005b2:	f04f 0600 	mov.w	r6, #0
 80005b6:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ba:	f09c 0f00 	teq	ip, #0
 80005be:	bf18      	it	ne
 80005c0:	f04e 0e01 	orrne.w	lr, lr, #1
 80005c4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005c8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005cc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005d0:	d204      	bcs.n	80005dc <__aeabi_dmul+0x80>
 80005d2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005d6:	416d      	adcs	r5, r5
 80005d8:	eb46 0606 	adc.w	r6, r6, r6
 80005dc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005e0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005e4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005e8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005ec:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005f0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005f4:	bf88      	it	hi
 80005f6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005fa:	d81e      	bhi.n	800063a <__aeabi_dmul+0xde>
 80005fc:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000600:	bf08      	it	eq
 8000602:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000606:	f150 0000 	adcs.w	r0, r0, #0
 800060a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800060e:	bd70      	pop	{r4, r5, r6, pc}
 8000610:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000614:	ea46 0101 	orr.w	r1, r6, r1
 8000618:	ea40 0002 	orr.w	r0, r0, r2
 800061c:	ea81 0103 	eor.w	r1, r1, r3
 8000620:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000624:	bfc2      	ittt	gt
 8000626:	ebd4 050c 	rsbsgt	r5, r4, ip
 800062a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800062e:	bd70      	popgt	{r4, r5, r6, pc}
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f04f 0e00 	mov.w	lr, #0
 8000638:	3c01      	subs	r4, #1
 800063a:	f300 80ab 	bgt.w	8000794 <__aeabi_dmul+0x238>
 800063e:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000642:	bfde      	ittt	le
 8000644:	2000      	movle	r0, #0
 8000646:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800064a:	bd70      	pople	{r4, r5, r6, pc}
 800064c:	f1c4 0400 	rsb	r4, r4, #0
 8000650:	3c20      	subs	r4, #32
 8000652:	da35      	bge.n	80006c0 <__aeabi_dmul+0x164>
 8000654:	340c      	adds	r4, #12
 8000656:	dc1b      	bgt.n	8000690 <__aeabi_dmul+0x134>
 8000658:	f104 0414 	add.w	r4, r4, #20
 800065c:	f1c4 0520 	rsb	r5, r4, #32
 8000660:	fa00 f305 	lsl.w	r3, r0, r5
 8000664:	fa20 f004 	lsr.w	r0, r0, r4
 8000668:	fa01 f205 	lsl.w	r2, r1, r5
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000674:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000678:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800067c:	fa21 f604 	lsr.w	r6, r1, r4
 8000680:	eb42 0106 	adc.w	r1, r2, r6
 8000684:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000688:	bf08      	it	eq
 800068a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800068e:	bd70      	pop	{r4, r5, r6, pc}
 8000690:	f1c4 040c 	rsb	r4, r4, #12
 8000694:	f1c4 0520 	rsb	r5, r4, #32
 8000698:	fa00 f304 	lsl.w	r3, r0, r4
 800069c:	fa20 f005 	lsr.w	r0, r0, r5
 80006a0:	fa01 f204 	lsl.w	r2, r1, r4
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	f141 0100 	adc.w	r1, r1, #0
 80006b4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006b8:	bf08      	it	eq
 80006ba:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006be:	bd70      	pop	{r4, r5, r6, pc}
 80006c0:	f1c4 0520 	rsb	r5, r4, #32
 80006c4:	fa00 f205 	lsl.w	r2, r0, r5
 80006c8:	ea4e 0e02 	orr.w	lr, lr, r2
 80006cc:	fa20 f304 	lsr.w	r3, r0, r4
 80006d0:	fa01 f205 	lsl.w	r2, r1, r5
 80006d4:	ea43 0302 	orr.w	r3, r3, r2
 80006d8:	fa21 f004 	lsr.w	r0, r1, r4
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e0:	fa21 f204 	lsr.w	r2, r1, r4
 80006e4:	ea20 0002 	bic.w	r0, r0, r2
 80006e8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006ec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f0:	bf08      	it	eq
 80006f2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f6:	bd70      	pop	{r4, r5, r6, pc}
 80006f8:	f094 0f00 	teq	r4, #0
 80006fc:	d10f      	bne.n	800071e <__aeabi_dmul+0x1c2>
 80006fe:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000702:	0040      	lsls	r0, r0, #1
 8000704:	eb41 0101 	adc.w	r1, r1, r1
 8000708:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800070c:	bf08      	it	eq
 800070e:	3c01      	subeq	r4, #1
 8000710:	d0f7      	beq.n	8000702 <__aeabi_dmul+0x1a6>
 8000712:	ea41 0106 	orr.w	r1, r1, r6
 8000716:	f095 0f00 	teq	r5, #0
 800071a:	bf18      	it	ne
 800071c:	4770      	bxne	lr
 800071e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000722:	0052      	lsls	r2, r2, #1
 8000724:	eb43 0303 	adc.w	r3, r3, r3
 8000728:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800072c:	bf08      	it	eq
 800072e:	3d01      	subeq	r5, #1
 8000730:	d0f7      	beq.n	8000722 <__aeabi_dmul+0x1c6>
 8000732:	ea43 0306 	orr.w	r3, r3, r6
 8000736:	4770      	bx	lr
 8000738:	ea94 0f0c 	teq	r4, ip
 800073c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000740:	bf18      	it	ne
 8000742:	ea95 0f0c 	teqne	r5, ip
 8000746:	d00c      	beq.n	8000762 <__aeabi_dmul+0x206>
 8000748:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074c:	bf18      	it	ne
 800074e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000752:	d1d1      	bne.n	80006f8 <__aeabi_dmul+0x19c>
 8000754:	ea81 0103 	eor.w	r1, r1, r3
 8000758:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800075c:	f04f 0000 	mov.w	r0, #0
 8000760:	bd70      	pop	{r4, r5, r6, pc}
 8000762:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000766:	bf06      	itte	eq
 8000768:	4610      	moveq	r0, r2
 800076a:	4619      	moveq	r1, r3
 800076c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000770:	d019      	beq.n	80007a6 <__aeabi_dmul+0x24a>
 8000772:	ea94 0f0c 	teq	r4, ip
 8000776:	d102      	bne.n	800077e <__aeabi_dmul+0x222>
 8000778:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800077c:	d113      	bne.n	80007a6 <__aeabi_dmul+0x24a>
 800077e:	ea95 0f0c 	teq	r5, ip
 8000782:	d105      	bne.n	8000790 <__aeabi_dmul+0x234>
 8000784:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000788:	bf1c      	itt	ne
 800078a:	4610      	movne	r0, r2
 800078c:	4619      	movne	r1, r3
 800078e:	d10a      	bne.n	80007a6 <__aeabi_dmul+0x24a>
 8000790:	ea81 0103 	eor.w	r1, r1, r3
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007a0:	f04f 0000 	mov.w	r0, #0
 80007a4:	bd70      	pop	{r4, r5, r6, pc}
 80007a6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007aa:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ae:	bd70      	pop	{r4, r5, r6, pc}

080007b0 <__aeabi_ddiv>:
 80007b0:	b570      	push	{r4, r5, r6, lr}
 80007b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007be:	bf1d      	ittte	ne
 80007c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007c4:	ea94 0f0c 	teqne	r4, ip
 80007c8:	ea95 0f0c 	teqne	r5, ip
 80007cc:	f000 f8a7 	bleq	800091e <__aeabi_ddiv+0x16e>
 80007d0:	eba4 0405 	sub.w	r4, r4, r5
 80007d4:	ea81 0e03 	eor.w	lr, r1, r3
 80007d8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007e0:	f000 8088 	beq.w	80008f4 <__aeabi_ddiv+0x144>
 80007e4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007e8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007ec:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007f0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007f4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007f8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007fc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000800:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000804:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000808:	429d      	cmp	r5, r3
 800080a:	bf08      	it	eq
 800080c:	4296      	cmpeq	r6, r2
 800080e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000812:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000816:	d202      	bcs.n	800081e <__aeabi_ddiv+0x6e>
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	1ab6      	subs	r6, r6, r2
 8000820:	eb65 0503 	sbc.w	r5, r5, r3
 8000824:	085b      	lsrs	r3, r3, #1
 8000826:	ea4f 0232 	mov.w	r2, r2, rrx
 800082a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800082e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000832:	ebb6 0e02 	subs.w	lr, r6, r2
 8000836:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083a:	bf22      	ittt	cs
 800083c:	1ab6      	subcs	r6, r6, r2
 800083e:	4675      	movcs	r5, lr
 8000840:	ea40 000c 	orrcs.w	r0, r0, ip
 8000844:	085b      	lsrs	r3, r3, #1
 8000846:	ea4f 0232 	mov.w	r2, r2, rrx
 800084a:	ebb6 0e02 	subs.w	lr, r6, r2
 800084e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000852:	bf22      	ittt	cs
 8000854:	1ab6      	subcs	r6, r6, r2
 8000856:	4675      	movcs	r5, lr
 8000858:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800085c:	085b      	lsrs	r3, r3, #1
 800085e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000862:	ebb6 0e02 	subs.w	lr, r6, r2
 8000866:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086a:	bf22      	ittt	cs
 800086c:	1ab6      	subcs	r6, r6, r2
 800086e:	4675      	movcs	r5, lr
 8000870:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000874:	085b      	lsrs	r3, r3, #1
 8000876:	ea4f 0232 	mov.w	r2, r2, rrx
 800087a:	ebb6 0e02 	subs.w	lr, r6, r2
 800087e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000882:	bf22      	ittt	cs
 8000884:	1ab6      	subcs	r6, r6, r2
 8000886:	4675      	movcs	r5, lr
 8000888:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800088c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000890:	d018      	beq.n	80008c4 <__aeabi_ddiv+0x114>
 8000892:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000896:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800089a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800089e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008a2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008a6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008aa:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ae:	d1c0      	bne.n	8000832 <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b4:	d10b      	bne.n	80008ce <__aeabi_ddiv+0x11e>
 80008b6:	ea41 0100 	orr.w	r1, r1, r0
 80008ba:	f04f 0000 	mov.w	r0, #0
 80008be:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008c2:	e7b6      	b.n	8000832 <__aeabi_ddiv+0x82>
 80008c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008c8:	bf04      	itt	eq
 80008ca:	4301      	orreq	r1, r0
 80008cc:	2000      	moveq	r0, #0
 80008ce:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008d2:	bf88      	it	hi
 80008d4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008d8:	f63f aeaf 	bhi.w	800063a <__aeabi_dmul+0xde>
 80008dc:	ebb5 0c03 	subs.w	ip, r5, r3
 80008e0:	bf04      	itt	eq
 80008e2:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ea:	f150 0000 	adcs.w	r0, r0, #0
 80008ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008f2:	bd70      	pop	{r4, r5, r6, pc}
 80008f4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008f8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008fc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000900:	bfc2      	ittt	gt
 8000902:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000906:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800090a:	bd70      	popgt	{r4, r5, r6, pc}
 800090c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000910:	f04f 0e00 	mov.w	lr, #0
 8000914:	3c01      	subs	r4, #1
 8000916:	e690      	b.n	800063a <__aeabi_dmul+0xde>
 8000918:	ea45 0e06 	orr.w	lr, r5, r6
 800091c:	e68d      	b.n	800063a <__aeabi_dmul+0xde>
 800091e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000922:	ea94 0f0c 	teq	r4, ip
 8000926:	bf08      	it	eq
 8000928:	ea95 0f0c 	teqeq	r5, ip
 800092c:	f43f af3b 	beq.w	80007a6 <__aeabi_dmul+0x24a>
 8000930:	ea94 0f0c 	teq	r4, ip
 8000934:	d10a      	bne.n	800094c <__aeabi_ddiv+0x19c>
 8000936:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800093a:	f47f af34 	bne.w	80007a6 <__aeabi_dmul+0x24a>
 800093e:	ea95 0f0c 	teq	r5, ip
 8000942:	f47f af25 	bne.w	8000790 <__aeabi_dmul+0x234>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e72c      	b.n	80007a6 <__aeabi_dmul+0x24a>
 800094c:	ea95 0f0c 	teq	r5, ip
 8000950:	d106      	bne.n	8000960 <__aeabi_ddiv+0x1b0>
 8000952:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000956:	f43f aefd 	beq.w	8000754 <__aeabi_dmul+0x1f8>
 800095a:	4610      	mov	r0, r2
 800095c:	4619      	mov	r1, r3
 800095e:	e722      	b.n	80007a6 <__aeabi_dmul+0x24a>
 8000960:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000964:	bf18      	it	ne
 8000966:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800096a:	f47f aec5 	bne.w	80006f8 <__aeabi_dmul+0x19c>
 800096e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000972:	f47f af0d 	bne.w	8000790 <__aeabi_dmul+0x234>
 8000976:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800097a:	f47f aeeb 	bne.w	8000754 <__aeabi_dmul+0x1f8>
 800097e:	e712      	b.n	80007a6 <__aeabi_dmul+0x24a>

08000980 <__gedf2>:
 8000980:	f04f 3cff 	mov.w	ip, #4294967295
 8000984:	e006      	b.n	8000994 <__cmpdf2+0x4>
 8000986:	bf00      	nop

08000988 <__ledf2>:
 8000988:	f04f 0c01 	mov.w	ip, #1
 800098c:	e002      	b.n	8000994 <__cmpdf2+0x4>
 800098e:	bf00      	nop

08000990 <__cmpdf2>:
 8000990:	f04f 0c01 	mov.w	ip, #1
 8000994:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000998:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800099c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009a0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009a4:	bf18      	it	ne
 80009a6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009aa:	d01b      	beq.n	80009e4 <__cmpdf2+0x54>
 80009ac:	b001      	add	sp, #4
 80009ae:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009b2:	bf0c      	ite	eq
 80009b4:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009b8:	ea91 0f03 	teqne	r1, r3
 80009bc:	bf02      	ittt	eq
 80009be:	ea90 0f02 	teqeq	r0, r2
 80009c2:	2000      	moveq	r0, #0
 80009c4:	4770      	bxeq	lr
 80009c6:	f110 0f00 	cmn.w	r0, #0
 80009ca:	ea91 0f03 	teq	r1, r3
 80009ce:	bf58      	it	pl
 80009d0:	4299      	cmppl	r1, r3
 80009d2:	bf08      	it	eq
 80009d4:	4290      	cmpeq	r0, r2
 80009d6:	bf2c      	ite	cs
 80009d8:	17d8      	asrcs	r0, r3, #31
 80009da:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009de:	f040 0001 	orr.w	r0, r0, #1
 80009e2:	4770      	bx	lr
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	d102      	bne.n	80009f4 <__cmpdf2+0x64>
 80009ee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009f2:	d107      	bne.n	8000a04 <__cmpdf2+0x74>
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009fc:	d1d6      	bne.n	80009ac <__cmpdf2+0x1c>
 80009fe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a02:	d0d3      	beq.n	80009ac <__cmpdf2+0x1c>
 8000a04:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a08:	4770      	bx	lr
 8000a0a:	bf00      	nop

08000a0c <__aeabi_cdrcmple>:
 8000a0c:	4684      	mov	ip, r0
 8000a0e:	4610      	mov	r0, r2
 8000a10:	4662      	mov	r2, ip
 8000a12:	468c      	mov	ip, r1
 8000a14:	4619      	mov	r1, r3
 8000a16:	4663      	mov	r3, ip
 8000a18:	e000      	b.n	8000a1c <__aeabi_cdcmpeq>
 8000a1a:	bf00      	nop

08000a1c <__aeabi_cdcmpeq>:
 8000a1c:	b501      	push	{r0, lr}
 8000a1e:	f7ff ffb7 	bl	8000990 <__cmpdf2>
 8000a22:	2800      	cmp	r0, #0
 8000a24:	bf48      	it	mi
 8000a26:	f110 0f00 	cmnmi.w	r0, #0
 8000a2a:	bd01      	pop	{r0, pc}

08000a2c <__aeabi_dcmpeq>:
 8000a2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a30:	f7ff fff4 	bl	8000a1c <__aeabi_cdcmpeq>
 8000a34:	bf0c      	ite	eq
 8000a36:	2001      	moveq	r0, #1
 8000a38:	2000      	movne	r0, #0
 8000a3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3e:	bf00      	nop

08000a40 <__aeabi_dcmplt>:
 8000a40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a44:	f7ff ffea 	bl	8000a1c <__aeabi_cdcmpeq>
 8000a48:	bf34      	ite	cc
 8000a4a:	2001      	movcc	r0, #1
 8000a4c:	2000      	movcs	r0, #0
 8000a4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a52:	bf00      	nop

08000a54 <__aeabi_dcmple>:
 8000a54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a58:	f7ff ffe0 	bl	8000a1c <__aeabi_cdcmpeq>
 8000a5c:	bf94      	ite	ls
 8000a5e:	2001      	movls	r0, #1
 8000a60:	2000      	movhi	r0, #0
 8000a62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a66:	bf00      	nop

08000a68 <__aeabi_dcmpge>:
 8000a68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a6c:	f7ff ffce 	bl	8000a0c <__aeabi_cdrcmple>
 8000a70:	bf94      	ite	ls
 8000a72:	2001      	movls	r0, #1
 8000a74:	2000      	movhi	r0, #0
 8000a76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7a:	bf00      	nop

08000a7c <__aeabi_dcmpgt>:
 8000a7c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a80:	f7ff ffc4 	bl	8000a0c <__aeabi_cdrcmple>
 8000a84:	bf34      	ite	cc
 8000a86:	2001      	movcc	r0, #1
 8000a88:	2000      	movcs	r0, #0
 8000a8a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8e:	bf00      	nop

08000a90 <__aeabi_dcmpun>:
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__aeabi_dcmpun+0x10>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d10a      	bne.n	8000ab6 <__aeabi_dcmpun+0x26>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__aeabi_dcmpun+0x20>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d102      	bne.n	8000ab6 <__aeabi_dcmpun+0x26>
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	f04f 0001 	mov.w	r0, #1
 8000aba:	4770      	bx	lr

08000abc <__aeabi_d2iz>:
 8000abc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ac4:	d215      	bcs.n	8000af2 <__aeabi_d2iz+0x36>
 8000ac6:	d511      	bpl.n	8000aec <__aeabi_d2iz+0x30>
 8000ac8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000acc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad0:	d912      	bls.n	8000af8 <__aeabi_d2iz+0x3c>
 8000ad2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ad6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ada:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ade:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ae2:	fa23 f002 	lsr.w	r0, r3, r2
 8000ae6:	bf18      	it	ne
 8000ae8:	4240      	negne	r0, r0
 8000aea:	4770      	bx	lr
 8000aec:	f04f 0000 	mov.w	r0, #0
 8000af0:	4770      	bx	lr
 8000af2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000af6:	d105      	bne.n	8000b04 <__aeabi_d2iz+0x48>
 8000af8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000afc:	bf08      	it	eq
 8000afe:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b02:	4770      	bx	lr
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	bf00      	nop

08000b0c <__aeabi_d2uiz>:
 8000b0c:	004a      	lsls	r2, r1, #1
 8000b0e:	d211      	bcs.n	8000b34 <__aeabi_d2uiz+0x28>
 8000b10:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b14:	d211      	bcs.n	8000b3a <__aeabi_d2uiz+0x2e>
 8000b16:	d50d      	bpl.n	8000b34 <__aeabi_d2uiz+0x28>
 8000b18:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b1c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b20:	d40e      	bmi.n	8000b40 <__aeabi_d2uiz+0x34>
 8000b22:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b26:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b2a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	4770      	bx	lr
 8000b34:	f04f 0000 	mov.w	r0, #0
 8000b38:	4770      	bx	lr
 8000b3a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b3e:	d102      	bne.n	8000b46 <__aeabi_d2uiz+0x3a>
 8000b40:	f04f 30ff 	mov.w	r0, #4294967295
 8000b44:	4770      	bx	lr
 8000b46:	f04f 0000 	mov.w	r0, #0
 8000b4a:	4770      	bx	lr

08000b4c <__aeabi_d2f>:
 8000b4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b50:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b54:	bf24      	itt	cs
 8000b56:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b5a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b5e:	d90d      	bls.n	8000b7c <__aeabi_d2f+0x30>
 8000b60:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b64:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b68:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b6c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b70:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b74:	bf08      	it	eq
 8000b76:	f020 0001 	biceq.w	r0, r0, #1
 8000b7a:	4770      	bx	lr
 8000b7c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b80:	d121      	bne.n	8000bc6 <__aeabi_d2f+0x7a>
 8000b82:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b86:	bfbc      	itt	lt
 8000b88:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b8c:	4770      	bxlt	lr
 8000b8e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b92:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b96:	f1c2 0218 	rsb	r2, r2, #24
 8000b9a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b9e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ba2:	fa20 f002 	lsr.w	r0, r0, r2
 8000ba6:	bf18      	it	ne
 8000ba8:	f040 0001 	orrne.w	r0, r0, #1
 8000bac:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bb4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bb8:	ea40 000c 	orr.w	r0, r0, ip
 8000bbc:	fa23 f302 	lsr.w	r3, r3, r2
 8000bc0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bc4:	e7cc      	b.n	8000b60 <__aeabi_d2f+0x14>
 8000bc6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bca:	d107      	bne.n	8000bdc <__aeabi_d2f+0x90>
 8000bcc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bd0:	bf1e      	ittt	ne
 8000bd2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bd6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bda:	4770      	bxne	lr
 8000bdc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000be0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000be4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000be8:	4770      	bx	lr
 8000bea:	bf00      	nop

08000bec <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000bec:	b480      	push	{r7}
 8000bee:	b085      	sub	sp, #20
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	73fb      	strb	r3, [r7, #15]
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	73bb      	strb	r3, [r7, #14]
 8000bfc:	230f      	movs	r3, #15
 8000bfe:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	78db      	ldrb	r3, [r3, #3]
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d039      	beq.n	8000c7c <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000c08:	4b27      	ldr	r3, [pc, #156]	; (8000ca8 <NVIC_Init+0xbc>)
 8000c0a:	68db      	ldr	r3, [r3, #12]
 8000c0c:	43db      	mvns	r3, r3
 8000c0e:	0a1b      	lsrs	r3, r3, #8
 8000c10:	b2db      	uxtb	r3, r3
 8000c12:	f003 0307 	and.w	r3, r3, #7
 8000c16:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 8000c18:	7bfb      	ldrb	r3, [r7, #15]
 8000c1a:	f1c3 0304 	rsb	r3, r3, #4
 8000c1e:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8000c20:	7b7a      	ldrb	r2, [r7, #13]
 8000c22:	7bfb      	ldrb	r3, [r7, #15]
 8000c24:	fa42 f303 	asr.w	r3, r2, r3
 8000c28:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	785b      	ldrb	r3, [r3, #1]
 8000c2e:	461a      	mov	r2, r3
 8000c30:	7bbb      	ldrb	r3, [r7, #14]
 8000c32:	fa02 f303 	lsl.w	r3, r2, r3
 8000c36:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	789a      	ldrb	r2, [r3, #2]
 8000c3c:	7b7b      	ldrb	r3, [r7, #13]
 8000c3e:	4013      	ands	r3, r2
 8000c40:	b2da      	uxtb	r2, r3
 8000c42:	7bfb      	ldrb	r3, [r7, #15]
 8000c44:	4313      	orrs	r3, r2
 8000c46:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000c48:	7bfb      	ldrb	r3, [r7, #15]
 8000c4a:	011b      	lsls	r3, r3, #4
 8000c4c:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000c4e:	4a17      	ldr	r2, [pc, #92]	; (8000cac <NVIC_Init+0xc0>)
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	781b      	ldrb	r3, [r3, #0]
 8000c54:	4413      	add	r3, r2
 8000c56:	7bfa      	ldrb	r2, [r7, #15]
 8000c58:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000c5c:	4a13      	ldr	r2, [pc, #76]	; (8000cac <NVIC_Init+0xc0>)
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	781b      	ldrb	r3, [r3, #0]
 8000c62:	095b      	lsrs	r3, r3, #5
 8000c64:	b2db      	uxtb	r3, r3
 8000c66:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	781b      	ldrb	r3, [r3, #0]
 8000c6c:	f003 031f 	and.w	r3, r3, #31
 8000c70:	2101      	movs	r1, #1
 8000c72:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000c76:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000c7a:	e00f      	b.n	8000c9c <NVIC_Init+0xb0>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000c7c:	490b      	ldr	r1, [pc, #44]	; (8000cac <NVIC_Init+0xc0>)
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	781b      	ldrb	r3, [r3, #0]
 8000c82:	095b      	lsrs	r3, r3, #5
 8000c84:	b2db      	uxtb	r3, r3
 8000c86:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	781b      	ldrb	r3, [r3, #0]
 8000c8c:	f003 031f 	and.w	r3, r3, #31
 8000c90:	2201      	movs	r2, #1
 8000c92:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000c94:	f100 0320 	add.w	r3, r0, #32
 8000c98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000c9c:	bf00      	nop
 8000c9e:	3714      	adds	r7, #20
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca6:	4770      	bx	lr
 8000ca8:	e000ed00 	.word	0xe000ed00
 8000cac:	e000e100 	.word	0xe000e100

08000cb0 <DMA_DeInit>:
  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
  *         to 7 to select the DMA Stream.
  * @retval None
  */
void DMA_DeInit(DMA_Stream_TypeDef* DMAy_Streamx)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	b083      	sub	sp, #12
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  /* Disable the selected DMAy Streamx */
  DMAy_Streamx->CR &= ~((uint32_t)DMA_SxCR_EN);
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	f023 0201 	bic.w	r2, r3, #1
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	601a      	str	r2, [r3, #0]

  /* Reset DMAy Streamx control register */
  DMAy_Streamx->CR  = 0;
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	601a      	str	r2, [r3, #0]
  
  /* Reset DMAy Streamx Number of Data to Transfer register */
  DMAy_Streamx->NDTR = 0;
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	2200      	movs	r2, #0
 8000cce:	605a      	str	r2, [r3, #4]
  
  /* Reset DMAy Streamx peripheral address register */
  DMAy_Streamx->PAR  = 0;
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	609a      	str	r2, [r3, #8]
  
  /* Reset DMAy Streamx memory 0 address register */
  DMAy_Streamx->M0AR = 0;
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	2200      	movs	r2, #0
 8000cda:	60da      	str	r2, [r3, #12]

  /* Reset DMAy Streamx memory 1 address register */
  DMAy_Streamx->M1AR = 0;
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	2200      	movs	r2, #0
 8000ce0:	611a      	str	r2, [r3, #16]

  /* Reset DMAy Streamx FIFO control register */
  DMAy_Streamx->FCR = (uint32_t)0x00000021; 
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	2221      	movs	r2, #33	; 0x21
 8000ce6:	615a      	str	r2, [r3, #20]

  /* Reset interrupt pending bits for the selected stream */
  if (DMAy_Streamx == DMA1_Stream0)
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	4a46      	ldr	r2, [pc, #280]	; (8000e04 <DMA_DeInit+0x154>)
 8000cec:	4293      	cmp	r3, r2
 8000cee:	d103      	bne.n	8000cf8 <DMA_DeInit+0x48>
  {
    /* Reset interrupt pending bits for DMA1 Stream0 */
    DMA1->LIFCR = DMA_Stream0_IT_MASK;
 8000cf0:	4b45      	ldr	r3, [pc, #276]	; (8000e08 <DMA_DeInit+0x158>)
 8000cf2:	223d      	movs	r2, #61	; 0x3d
 8000cf4:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8000cf6:	e07e      	b.n	8000df6 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream1)
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	4a44      	ldr	r2, [pc, #272]	; (8000e0c <DMA_DeInit+0x15c>)
 8000cfc:	4293      	cmp	r3, r2
 8000cfe:	d104      	bne.n	8000d0a <DMA_DeInit+0x5a>
    DMA1->LIFCR = DMA_Stream1_IT_MASK;
 8000d00:	4b41      	ldr	r3, [pc, #260]	; (8000e08 <DMA_DeInit+0x158>)
 8000d02:	f44f 6274 	mov.w	r2, #3904	; 0xf40
 8000d06:	609a      	str	r2, [r3, #8]
}
 8000d08:	e075      	b.n	8000df6 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream2)
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	4a40      	ldr	r2, [pc, #256]	; (8000e10 <DMA_DeInit+0x160>)
 8000d0e:	4293      	cmp	r3, r2
 8000d10:	d104      	bne.n	8000d1c <DMA_DeInit+0x6c>
    DMA1->LIFCR = DMA_Stream2_IT_MASK;
 8000d12:	4b3d      	ldr	r3, [pc, #244]	; (8000e08 <DMA_DeInit+0x158>)
 8000d14:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 8000d18:	609a      	str	r2, [r3, #8]
}
 8000d1a:	e06c      	b.n	8000df6 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream3)
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	4a3d      	ldr	r2, [pc, #244]	; (8000e14 <DMA_DeInit+0x164>)
 8000d20:	4293      	cmp	r3, r2
 8000d22:	d104      	bne.n	8000d2e <DMA_DeInit+0x7e>
    DMA1->LIFCR = DMA_Stream3_IT_MASK;
 8000d24:	4b38      	ldr	r3, [pc, #224]	; (8000e08 <DMA_DeInit+0x158>)
 8000d26:	f04f 6274 	mov.w	r2, #255852544	; 0xf400000
 8000d2a:	609a      	str	r2, [r3, #8]
}
 8000d2c:	e063      	b.n	8000df6 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream4)
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	4a39      	ldr	r2, [pc, #228]	; (8000e18 <DMA_DeInit+0x168>)
 8000d32:	4293      	cmp	r3, r2
 8000d34:	d103      	bne.n	8000d3e <DMA_DeInit+0x8e>
    DMA1->HIFCR = DMA_Stream4_IT_MASK;
 8000d36:	4b34      	ldr	r3, [pc, #208]	; (8000e08 <DMA_DeInit+0x158>)
 8000d38:	4a38      	ldr	r2, [pc, #224]	; (8000e1c <DMA_DeInit+0x16c>)
 8000d3a:	60da      	str	r2, [r3, #12]
}
 8000d3c:	e05b      	b.n	8000df6 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream5)
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	4a37      	ldr	r2, [pc, #220]	; (8000e20 <DMA_DeInit+0x170>)
 8000d42:	4293      	cmp	r3, r2
 8000d44:	d103      	bne.n	8000d4e <DMA_DeInit+0x9e>
    DMA1->HIFCR = DMA_Stream5_IT_MASK;
 8000d46:	4b30      	ldr	r3, [pc, #192]	; (8000e08 <DMA_DeInit+0x158>)
 8000d48:	4a36      	ldr	r2, [pc, #216]	; (8000e24 <DMA_DeInit+0x174>)
 8000d4a:	60da      	str	r2, [r3, #12]
}
 8000d4c:	e053      	b.n	8000df6 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream6)
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	4a35      	ldr	r2, [pc, #212]	; (8000e28 <DMA_DeInit+0x178>)
 8000d52:	4293      	cmp	r3, r2
 8000d54:	d103      	bne.n	8000d5e <DMA_DeInit+0xae>
    DMA1->HIFCR = (uint32_t)DMA_Stream6_IT_MASK;
 8000d56:	4b2c      	ldr	r3, [pc, #176]	; (8000e08 <DMA_DeInit+0x158>)
 8000d58:	4a34      	ldr	r2, [pc, #208]	; (8000e2c <DMA_DeInit+0x17c>)
 8000d5a:	60da      	str	r2, [r3, #12]
}
 8000d5c:	e04b      	b.n	8000df6 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream7)
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	4a33      	ldr	r2, [pc, #204]	; (8000e30 <DMA_DeInit+0x180>)
 8000d62:	4293      	cmp	r3, r2
 8000d64:	d104      	bne.n	8000d70 <DMA_DeInit+0xc0>
    DMA1->HIFCR = DMA_Stream7_IT_MASK;
 8000d66:	4b28      	ldr	r3, [pc, #160]	; (8000e08 <DMA_DeInit+0x158>)
 8000d68:	f04f 523d 	mov.w	r2, #792723456	; 0x2f400000
 8000d6c:	60da      	str	r2, [r3, #12]
}
 8000d6e:	e042      	b.n	8000df6 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream0)
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	4a30      	ldr	r2, [pc, #192]	; (8000e34 <DMA_DeInit+0x184>)
 8000d74:	4293      	cmp	r3, r2
 8000d76:	d103      	bne.n	8000d80 <DMA_DeInit+0xd0>
    DMA2->LIFCR = DMA_Stream0_IT_MASK;
 8000d78:	4b2f      	ldr	r3, [pc, #188]	; (8000e38 <DMA_DeInit+0x188>)
 8000d7a:	223d      	movs	r2, #61	; 0x3d
 8000d7c:	609a      	str	r2, [r3, #8]
}
 8000d7e:	e03a      	b.n	8000df6 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream1)
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	4a2e      	ldr	r2, [pc, #184]	; (8000e3c <DMA_DeInit+0x18c>)
 8000d84:	4293      	cmp	r3, r2
 8000d86:	d104      	bne.n	8000d92 <DMA_DeInit+0xe2>
    DMA2->LIFCR = DMA_Stream1_IT_MASK;
 8000d88:	4b2b      	ldr	r3, [pc, #172]	; (8000e38 <DMA_DeInit+0x188>)
 8000d8a:	f44f 6274 	mov.w	r2, #3904	; 0xf40
 8000d8e:	609a      	str	r2, [r3, #8]
}
 8000d90:	e031      	b.n	8000df6 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream2)
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	4a2a      	ldr	r2, [pc, #168]	; (8000e40 <DMA_DeInit+0x190>)
 8000d96:	4293      	cmp	r3, r2
 8000d98:	d104      	bne.n	8000da4 <DMA_DeInit+0xf4>
    DMA2->LIFCR = DMA_Stream2_IT_MASK;
 8000d9a:	4b27      	ldr	r3, [pc, #156]	; (8000e38 <DMA_DeInit+0x188>)
 8000d9c:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 8000da0:	609a      	str	r2, [r3, #8]
}
 8000da2:	e028      	b.n	8000df6 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream3)
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	4a27      	ldr	r2, [pc, #156]	; (8000e44 <DMA_DeInit+0x194>)
 8000da8:	4293      	cmp	r3, r2
 8000daa:	d104      	bne.n	8000db6 <DMA_DeInit+0x106>
    DMA2->LIFCR = DMA_Stream3_IT_MASK;
 8000dac:	4b22      	ldr	r3, [pc, #136]	; (8000e38 <DMA_DeInit+0x188>)
 8000dae:	f04f 6274 	mov.w	r2, #255852544	; 0xf400000
 8000db2:	609a      	str	r2, [r3, #8]
}
 8000db4:	e01f      	b.n	8000df6 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream4)
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	4a23      	ldr	r2, [pc, #140]	; (8000e48 <DMA_DeInit+0x198>)
 8000dba:	4293      	cmp	r3, r2
 8000dbc:	d103      	bne.n	8000dc6 <DMA_DeInit+0x116>
    DMA2->HIFCR = DMA_Stream4_IT_MASK;
 8000dbe:	4b1e      	ldr	r3, [pc, #120]	; (8000e38 <DMA_DeInit+0x188>)
 8000dc0:	4a16      	ldr	r2, [pc, #88]	; (8000e1c <DMA_DeInit+0x16c>)
 8000dc2:	60da      	str	r2, [r3, #12]
}
 8000dc4:	e017      	b.n	8000df6 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream5)
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	4a20      	ldr	r2, [pc, #128]	; (8000e4c <DMA_DeInit+0x19c>)
 8000dca:	4293      	cmp	r3, r2
 8000dcc:	d103      	bne.n	8000dd6 <DMA_DeInit+0x126>
    DMA2->HIFCR = DMA_Stream5_IT_MASK;
 8000dce:	4b1a      	ldr	r3, [pc, #104]	; (8000e38 <DMA_DeInit+0x188>)
 8000dd0:	4a14      	ldr	r2, [pc, #80]	; (8000e24 <DMA_DeInit+0x174>)
 8000dd2:	60da      	str	r2, [r3, #12]
}
 8000dd4:	e00f      	b.n	8000df6 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream6)
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	4a1d      	ldr	r2, [pc, #116]	; (8000e50 <DMA_DeInit+0x1a0>)
 8000dda:	4293      	cmp	r3, r2
 8000ddc:	d103      	bne.n	8000de6 <DMA_DeInit+0x136>
    DMA2->HIFCR = DMA_Stream6_IT_MASK;
 8000dde:	4b16      	ldr	r3, [pc, #88]	; (8000e38 <DMA_DeInit+0x188>)
 8000de0:	4a12      	ldr	r2, [pc, #72]	; (8000e2c <DMA_DeInit+0x17c>)
 8000de2:	60da      	str	r2, [r3, #12]
}
 8000de4:	e007      	b.n	8000df6 <DMA_DeInit+0x146>
    if (DMAy_Streamx == DMA2_Stream7)
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	4a1a      	ldr	r2, [pc, #104]	; (8000e54 <DMA_DeInit+0x1a4>)
 8000dea:	4293      	cmp	r3, r2
 8000dec:	d103      	bne.n	8000df6 <DMA_DeInit+0x146>
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
 8000dee:	4b12      	ldr	r3, [pc, #72]	; (8000e38 <DMA_DeInit+0x188>)
 8000df0:	f04f 523d 	mov.w	r2, #792723456	; 0x2f400000
 8000df4:	60da      	str	r2, [r3, #12]
}
 8000df6:	bf00      	nop
 8000df8:	370c      	adds	r7, #12
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e00:	4770      	bx	lr
 8000e02:	bf00      	nop
 8000e04:	40026010 	.word	0x40026010
 8000e08:	40026000 	.word	0x40026000
 8000e0c:	40026028 	.word	0x40026028
 8000e10:	40026040 	.word	0x40026040
 8000e14:	40026058 	.word	0x40026058
 8000e18:	40026070 	.word	0x40026070
 8000e1c:	2000003d 	.word	0x2000003d
 8000e20:	40026088 	.word	0x40026088
 8000e24:	20000f40 	.word	0x20000f40
 8000e28:	400260a0 	.word	0x400260a0
 8000e2c:	203d0000 	.word	0x203d0000
 8000e30:	400260b8 	.word	0x400260b8
 8000e34:	40026410 	.word	0x40026410
 8000e38:	40026400 	.word	0x40026400
 8000e3c:	40026428 	.word	0x40026428
 8000e40:	40026440 	.word	0x40026440
 8000e44:	40026458 	.word	0x40026458
 8000e48:	40026470 	.word	0x40026470
 8000e4c:	40026488 	.word	0x40026488
 8000e50:	400264a0 	.word	0x400264a0
 8000e54:	400264b8 	.word	0x400264b8

08000e58 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	b085      	sub	sp, #20
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
 8000e60:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8000e62:	2300      	movs	r3, #0
 8000e64:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000e6c:	68fa      	ldr	r2, [r7, #12]
 8000e6e:	4b25      	ldr	r3, [pc, #148]	; (8000f04 <DMA_Init+0xac>)
 8000e70:	4013      	ands	r3, r2
 8000e72:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000e74:	683b      	ldr	r3, [r7, #0]
 8000e76:	681a      	ldr	r2, [r3, #0]
 8000e78:	683b      	ldr	r3, [r7, #0]
 8000e7a:	68db      	ldr	r3, [r3, #12]
 8000e7c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000e7e:	683b      	ldr	r3, [r7, #0]
 8000e80:	695b      	ldr	r3, [r3, #20]
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000e82:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000e84:	683b      	ldr	r3, [r7, #0]
 8000e86:	699b      	ldr	r3, [r3, #24]
 8000e88:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000e8a:	683b      	ldr	r3, [r7, #0]
 8000e8c:	69db      	ldr	r3, [r3, #28]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000e8e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000e90:	683b      	ldr	r3, [r7, #0]
 8000e92:	6a1b      	ldr	r3, [r3, #32]
 8000e94:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000e96:	683b      	ldr	r3, [r7, #0]
 8000e98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000e9a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000e9c:	683b      	ldr	r3, [r7, #0]
 8000e9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ea0:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000ea2:	683b      	ldr	r3, [r7, #0]
 8000ea4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000ea6:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000ea8:	683b      	ldr	r3, [r7, #0]
 8000eaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000eac:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000eae:	68fa      	ldr	r2, [r7, #12]
 8000eb0:	4313      	orrs	r3, r2
 8000eb2:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	68fa      	ldr	r2, [r7, #12]
 8000eb8:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	695b      	ldr	r3, [r3, #20]
 8000ebe:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	f023 0307 	bic.w	r3, r3, #7
 8000ec6:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8000ec8:	683b      	ldr	r3, [r7, #0]
 8000eca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000ecc:	683b      	ldr	r3, [r7, #0]
 8000ece:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ed0:	4313      	orrs	r3, r2
 8000ed2:	68fa      	ldr	r2, [r7, #12]
 8000ed4:	4313      	orrs	r3, r2
 8000ed6:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	68fa      	ldr	r2, [r7, #12]
 8000edc:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 8000ede:	683b      	ldr	r3, [r7, #0]
 8000ee0:	691a      	ldr	r2, [r3, #16]
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8000ee6:	683b      	ldr	r3, [r7, #0]
 8000ee8:	685a      	ldr	r2, [r3, #4]
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 8000eee:	683b      	ldr	r3, [r7, #0]
 8000ef0:	689a      	ldr	r2, [r3, #8]
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	60da      	str	r2, [r3, #12]
}
 8000ef6:	bf00      	nop
 8000ef8:	3714      	adds	r7, #20
 8000efa:	46bd      	mov	sp, r7
 8000efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop
 8000f04:	f01c803f 	.word	0xf01c803f

08000f08 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	b083      	sub	sp, #12
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
 8000f10:	460b      	mov	r3, r1
 8000f12:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000f14:	78fb      	ldrb	r3, [r7, #3]
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d006      	beq.n	8000f28 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	f043 0201 	orr.w	r2, r3, #1
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 8000f26:	e005      	b.n	8000f34 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	f023 0201 	bic.w	r2, r3, #1
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	601a      	str	r2, [r3, #0]
}
 8000f34:	bf00      	nop
 8000f36:	370c      	adds	r7, #12
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3e:	4770      	bx	lr

08000f40 <DMA_ITConfig>:
  * @param  NewState: new state of the specified DMA interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DMA_ITConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewState)
{
 8000f40:	b480      	push	{r7}
 8000f42:	b085      	sub	sp, #20
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	60f8      	str	r0, [r7, #12]
 8000f48:	60b9      	str	r1, [r7, #8]
 8000f4a:	4613      	mov	r3, r2
 8000f4c:	71fb      	strb	r3, [r7, #7]
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Check if the DMA_IT parameter contains a FIFO interrupt */
  if ((DMA_IT & DMA_IT_FE) != 0)
 8000f4e:	68bb      	ldr	r3, [r7, #8]
 8000f50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d00f      	beq.n	8000f78 <DMA_ITConfig+0x38>
  {
    if (NewState != DISABLE)
 8000f58:	79fb      	ldrb	r3, [r7, #7]
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d006      	beq.n	8000f6c <DMA_ITConfig+0x2c>
    {
      /* Enable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	695b      	ldr	r3, [r3, #20]
 8000f62:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8000f66:	68fb      	ldr	r3, [r7, #12]
 8000f68:	615a      	str	r2, [r3, #20]
 8000f6a:	e005      	b.n	8000f78 <DMA_ITConfig+0x38>
    }    
    else 
    {
      /* Disable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR &= ~(uint32_t)DMA_IT_FE;  
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	695b      	ldr	r3, [r3, #20]
 8000f70:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	615a      	str	r2, [r3, #20]
    }
  }

  /* Check if the DMA_IT parameter contains a Transfer interrupt */
  if (DMA_IT != DMA_IT_FE)
 8000f78:	68bb      	ldr	r3, [r7, #8]
 8000f7a:	2b80      	cmp	r3, #128	; 0x80
 8000f7c:	d014      	beq.n	8000fa8 <DMA_ITConfig+0x68>
  {
    if (NewState != DISABLE)
 8000f7e:	79fb      	ldrb	r3, [r7, #7]
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d008      	beq.n	8000f96 <DMA_ITConfig+0x56>
    {
      /* Enable the selected DMA transfer interrupts */
      DMAy_Streamx->CR |= (uint32_t)(DMA_IT  & TRANSFER_IT_ENABLE_MASK);
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	681a      	ldr	r2, [r3, #0]
 8000f88:	68bb      	ldr	r3, [r7, #8]
 8000f8a:	f003 031e 	and.w	r3, r3, #30
 8000f8e:	431a      	orrs	r2, r3
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	601a      	str	r2, [r3, #0]
    {
      /* Disable the selected DMA transfer interrupts */
      DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
    }    
  }
}
 8000f94:	e008      	b.n	8000fa8 <DMA_ITConfig+0x68>
      DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	681a      	ldr	r2, [r3, #0]
 8000f9a:	68bb      	ldr	r3, [r7, #8]
 8000f9c:	f003 031e 	and.w	r3, r3, #30
 8000fa0:	43db      	mvns	r3, r3
 8000fa2:	401a      	ands	r2, r3
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	601a      	str	r2, [r3, #0]
}
 8000fa8:	bf00      	nop
 8000faa:	3714      	adds	r7, #20
 8000fac:	46bd      	mov	sp, r7
 8000fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb2:	4770      	bx	lr

08000fb4 <DMA_GetITStatus>:
  *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_IT (SET or RESET).
  */
ITStatus DMA_GetITStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	b087      	sub	sp, #28
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
 8000fbc:	6039      	str	r1, [r7, #0]
  ITStatus bitstatus = RESET;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0, enablestatus = 0;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	60fb      	str	r3, [r7, #12]
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_IT(DMA_IT));
 
  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	4a22      	ldr	r2, [pc, #136]	; (8001058 <DMA_GetITStatus+0xa4>)
 8000fce:	4293      	cmp	r3, r2
 8000fd0:	d802      	bhi.n	8000fd8 <DMA_GetITStatus+0x24>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8000fd2:	4b22      	ldr	r3, [pc, #136]	; (800105c <DMA_GetITStatus+0xa8>)
 8000fd4:	613b      	str	r3, [r7, #16]
 8000fd6:	e001      	b.n	8000fdc <DMA_GetITStatus+0x28>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000fd8:	4b21      	ldr	r3, [pc, #132]	; (8001060 <DMA_GetITStatus+0xac>)
 8000fda:	613b      	str	r3, [r7, #16]
  }

  /* Check if the interrupt enable bit is in the CR or FCR register */
  if ((DMA_IT & TRANSFER_IT_MASK) != (uint32_t)RESET)
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000fe2:	f023 13c3 	bic.w	r3, r3, #12779715	; 0xc300c3
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d00a      	beq.n	8001000 <DMA_GetITStatus+0x4c>
  {
    /* Get the interrupt enable position mask in CR register */
    tmpreg = (uint32_t)((DMA_IT >> 11) & TRANSFER_IT_ENABLE_MASK);   
 8000fea:	683b      	ldr	r3, [r7, #0]
 8000fec:	0adb      	lsrs	r3, r3, #11
 8000fee:	f003 031e 	and.w	r3, r3, #30
 8000ff2:	60fb      	str	r3, [r7, #12]
    
    /* Check the enable bit in CR register */
    enablestatus = (uint32_t)(DMAy_Streamx->CR & tmpreg);
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681a      	ldr	r2, [r3, #0]
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	4013      	ands	r3, r2
 8000ffc:	60bb      	str	r3, [r7, #8]
 8000ffe:	e004      	b.n	800100a <DMA_GetITStatus+0x56>
  }
  else 
  {
    /* Check the enable bit in FCR register */
    enablestatus = (uint32_t)(DMAy_Streamx->FCR & DMA_IT_FE); 
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	695b      	ldr	r3, [r3, #20]
 8001004:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001008:	60bb      	str	r3, [r7, #8]
  }
 
  /* Check if the interrupt pending flag is in LISR or HISR */
  if ((DMA_IT & HIGH_ISR_MASK) != (uint32_t)RESET)
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001010:	2b00      	cmp	r3, #0
 8001012:	d003      	beq.n	800101c <DMA_GetITStatus+0x68>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR ;
 8001014:	693b      	ldr	r3, [r7, #16]
 8001016:	685b      	ldr	r3, [r3, #4]
 8001018:	60fb      	str	r3, [r7, #12]
 800101a:	e002      	b.n	8001022 <DMA_GetITStatus+0x6e>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR ;
 800101c:	693b      	ldr	r3, [r7, #16]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	60fb      	str	r3, [r7, #12]
  } 

  /* mask all reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8001028:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 800102c:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA interrupt */
  if (((tmpreg & DMA_IT) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 800102e:	68fa      	ldr	r2, [r7, #12]
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	4013      	ands	r3, r2
 8001034:	2b00      	cmp	r3, #0
 8001036:	d005      	beq.n	8001044 <DMA_GetITStatus+0x90>
 8001038:	68bb      	ldr	r3, [r7, #8]
 800103a:	2b00      	cmp	r3, #0
 800103c:	d002      	beq.n	8001044 <DMA_GetITStatus+0x90>
  {
    /* DMA_IT is set */
    bitstatus = SET;
 800103e:	2301      	movs	r3, #1
 8001040:	75fb      	strb	r3, [r7, #23]
 8001042:	e001      	b.n	8001048 <DMA_GetITStatus+0x94>
  }
  else
  {
    /* DMA_IT is reset */
    bitstatus = RESET;
 8001044:	2300      	movs	r3, #0
 8001046:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_IT status */
  return  bitstatus;
 8001048:	7dfb      	ldrb	r3, [r7, #23]
}
 800104a:	4618      	mov	r0, r3
 800104c:	371c      	adds	r7, #28
 800104e:	46bd      	mov	sp, r7
 8001050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001054:	4770      	bx	lr
 8001056:	bf00      	nop
 8001058:	4002640f 	.word	0x4002640f
 800105c:	40026000 	.word	0x40026000
 8001060:	40026400 	.word	0x40026400

08001064 <DMA_ClearITPendingBit>:
  *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval None
  */
void DMA_ClearITPendingBit(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)
{
 8001064:	b480      	push	{r7}
 8001066:	b085      	sub	sp, #20
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
 800106c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_IT(DMA_IT));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	4a10      	ldr	r2, [pc, #64]	; (80010b4 <DMA_ClearITPendingBit+0x50>)
 8001072:	4293      	cmp	r3, r2
 8001074:	d802      	bhi.n	800107c <DMA_ClearITPendingBit+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8001076:	4b10      	ldr	r3, [pc, #64]	; (80010b8 <DMA_ClearITPendingBit+0x54>)
 8001078:	60fb      	str	r3, [r7, #12]
 800107a:	e001      	b.n	8001080 <DMA_ClearITPendingBit+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 800107c:	4b0f      	ldr	r3, [pc, #60]	; (80010bc <DMA_ClearITPendingBit+0x58>)
 800107e:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_IT & HIGH_ISR_MASK) != (uint32_t)RESET)
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001086:	2b00      	cmp	r3, #0
 8001088:	d007      	beq.n	800109a <DMA_ClearITPendingBit+0x36>
  {
    /* Set DMAy HIFCR register clear interrupt bits */
    DMAy->HIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8001090:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8001094:	68fa      	ldr	r2, [r7, #12]
 8001096:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear interrupt bits */
    DMAy->LIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
  }   
}
 8001098:	e006      	b.n	80010a8 <DMA_ClearITPendingBit+0x44>
    DMAy->LIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
 800109a:	683b      	ldr	r3, [r7, #0]
 800109c:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80010a0:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80010a4:	68fa      	ldr	r2, [r7, #12]
 80010a6:	6093      	str	r3, [r2, #8]
}
 80010a8:	bf00      	nop
 80010aa:	3714      	adds	r7, #20
 80010ac:	46bd      	mov	sp, r7
 80010ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b2:	4770      	bx	lr
 80010b4:	4002640f 	.word	0x4002640f
 80010b8:	40026000 	.word	0x40026000
 80010bc:	40026400 	.word	0x40026400

080010c0 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80010c0:	b480      	push	{r7}
 80010c2:	b087      	sub	sp, #28
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
 80010c8:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80010ca:	2300      	movs	r3, #0
 80010cc:	617b      	str	r3, [r7, #20]
 80010ce:	2300      	movs	r3, #0
 80010d0:	613b      	str	r3, [r7, #16]
 80010d2:	2300      	movs	r3, #0
 80010d4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80010d6:	2300      	movs	r3, #0
 80010d8:	617b      	str	r3, [r7, #20]
 80010da:	e076      	b.n	80011ca <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 80010dc:	2201      	movs	r2, #1
 80010de:	697b      	ldr	r3, [r7, #20]
 80010e0:	fa02 f303 	lsl.w	r3, r2, r3
 80010e4:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80010e6:	683b      	ldr	r3, [r7, #0]
 80010e8:	681a      	ldr	r2, [r3, #0]
 80010ea:	693b      	ldr	r3, [r7, #16]
 80010ec:	4013      	ands	r3, r2
 80010ee:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 80010f0:	68fa      	ldr	r2, [r7, #12]
 80010f2:	693b      	ldr	r3, [r7, #16]
 80010f4:	429a      	cmp	r2, r3
 80010f6:	d165      	bne.n	80011c4 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681a      	ldr	r2, [r3, #0]
 80010fc:	697b      	ldr	r3, [r7, #20]
 80010fe:	005b      	lsls	r3, r3, #1
 8001100:	2103      	movs	r1, #3
 8001102:	fa01 f303 	lsl.w	r3, r1, r3
 8001106:	43db      	mvns	r3, r3
 8001108:	401a      	ands	r2, r3
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	681a      	ldr	r2, [r3, #0]
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	791b      	ldrb	r3, [r3, #4]
 8001116:	4619      	mov	r1, r3
 8001118:	697b      	ldr	r3, [r7, #20]
 800111a:	005b      	lsls	r3, r3, #1
 800111c:	fa01 f303 	lsl.w	r3, r1, r3
 8001120:	431a      	orrs	r2, r3
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8001126:	683b      	ldr	r3, [r7, #0]
 8001128:	791b      	ldrb	r3, [r3, #4]
 800112a:	2b01      	cmp	r3, #1
 800112c:	d003      	beq.n	8001136 <GPIO_Init+0x76>
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	791b      	ldrb	r3, [r3, #4]
 8001132:	2b02      	cmp	r3, #2
 8001134:	d12e      	bne.n	8001194 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	689a      	ldr	r2, [r3, #8]
 800113a:	697b      	ldr	r3, [r7, #20]
 800113c:	005b      	lsls	r3, r3, #1
 800113e:	2103      	movs	r1, #3
 8001140:	fa01 f303 	lsl.w	r3, r1, r3
 8001144:	43db      	mvns	r3, r3
 8001146:	401a      	ands	r2, r3
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	689a      	ldr	r2, [r3, #8]
 8001150:	683b      	ldr	r3, [r7, #0]
 8001152:	795b      	ldrb	r3, [r3, #5]
 8001154:	4619      	mov	r1, r3
 8001156:	697b      	ldr	r3, [r7, #20]
 8001158:	005b      	lsls	r3, r3, #1
 800115a:	fa01 f303 	lsl.w	r3, r1, r3
 800115e:	431a      	orrs	r2, r3
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	685a      	ldr	r2, [r3, #4]
 8001168:	697b      	ldr	r3, [r7, #20]
 800116a:	b29b      	uxth	r3, r3
 800116c:	4619      	mov	r1, r3
 800116e:	2301      	movs	r3, #1
 8001170:	408b      	lsls	r3, r1
 8001172:	43db      	mvns	r3, r3
 8001174:	401a      	ands	r2, r3
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	685b      	ldr	r3, [r3, #4]
 800117e:	683a      	ldr	r2, [r7, #0]
 8001180:	7992      	ldrb	r2, [r2, #6]
 8001182:	4611      	mov	r1, r2
 8001184:	697a      	ldr	r2, [r7, #20]
 8001186:	b292      	uxth	r2, r2
 8001188:	fa01 f202 	lsl.w	r2, r1, r2
 800118c:	b292      	uxth	r2, r2
 800118e:	431a      	orrs	r2, r3
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	68da      	ldr	r2, [r3, #12]
 8001198:	697b      	ldr	r3, [r7, #20]
 800119a:	b29b      	uxth	r3, r3
 800119c:	005b      	lsls	r3, r3, #1
 800119e:	2103      	movs	r1, #3
 80011a0:	fa01 f303 	lsl.w	r3, r1, r3
 80011a4:	43db      	mvns	r3, r3
 80011a6:	401a      	ands	r2, r3
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	68da      	ldr	r2, [r3, #12]
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	79db      	ldrb	r3, [r3, #7]
 80011b4:	4619      	mov	r1, r3
 80011b6:	697b      	ldr	r3, [r7, #20]
 80011b8:	005b      	lsls	r3, r3, #1
 80011ba:	fa01 f303 	lsl.w	r3, r1, r3
 80011be:	431a      	orrs	r2, r3
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80011c4:	697b      	ldr	r3, [r7, #20]
 80011c6:	3301      	adds	r3, #1
 80011c8:	617b      	str	r3, [r7, #20]
 80011ca:	697b      	ldr	r3, [r7, #20]
 80011cc:	2b0f      	cmp	r3, #15
 80011ce:	d985      	bls.n	80010dc <GPIO_Init+0x1c>
    }
  }
}
 80011d0:	bf00      	nop
 80011d2:	371c      	adds	r7, #28
 80011d4:	46bd      	mov	sp, r7
 80011d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011da:	4770      	bx	lr

080011dc <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80011dc:	b480      	push	{r7}
 80011de:	b085      	sub	sp, #20
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
 80011e4:	460b      	mov	r3, r1
 80011e6:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 80011e8:	2300      	movs	r3, #0
 80011ea:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	691a      	ldr	r2, [r3, #16]
 80011f0:	887b      	ldrh	r3, [r7, #2]
 80011f2:	4013      	ands	r3, r2
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d002      	beq.n	80011fe <GPIO_ReadInputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 80011f8:	2301      	movs	r3, #1
 80011fa:	73fb      	strb	r3, [r7, #15]
 80011fc:	e001      	b.n	8001202 <GPIO_ReadInputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 80011fe:	2300      	movs	r3, #0
 8001200:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001202:	7bfb      	ldrb	r3, [r7, #15]
}
 8001204:	4618      	mov	r0, r3
 8001206:	3714      	adds	r7, #20
 8001208:	46bd      	mov	sp, r7
 800120a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120e:	4770      	bx	lr

08001210 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001210:	b480      	push	{r7}
 8001212:	b083      	sub	sp, #12
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
 8001218:	460b      	mov	r3, r1
 800121a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	887a      	ldrh	r2, [r7, #2]
 8001220:	831a      	strh	r2, [r3, #24]
}
 8001222:	bf00      	nop
 8001224:	370c      	adds	r7, #12
 8001226:	46bd      	mov	sp, r7
 8001228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122c:	4770      	bx	lr

0800122e <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800122e:	b480      	push	{r7}
 8001230:	b083      	sub	sp, #12
 8001232:	af00      	add	r7, sp, #0
 8001234:	6078      	str	r0, [r7, #4]
 8001236:	460b      	mov	r3, r1
 8001238:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	887a      	ldrh	r2, [r7, #2]
 800123e:	835a      	strh	r2, [r3, #26]
}
 8001240:	bf00      	nop
 8001242:	370c      	adds	r7, #12
 8001244:	46bd      	mov	sp, r7
 8001246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124a:	4770      	bx	lr

0800124c <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 800124c:	b480      	push	{r7}
 800124e:	b085      	sub	sp, #20
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
 8001254:	460b      	mov	r3, r1
 8001256:	807b      	strh	r3, [r7, #2]
 8001258:	4613      	mov	r3, r2
 800125a:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 800125c:	2300      	movs	r3, #0
 800125e:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8001260:	2300      	movs	r3, #0
 8001262:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8001264:	787a      	ldrb	r2, [r7, #1]
 8001266:	887b      	ldrh	r3, [r7, #2]
 8001268:	f003 0307 	and.w	r3, r3, #7
 800126c:	009b      	lsls	r3, r3, #2
 800126e:	fa02 f303 	lsl.w	r3, r2, r3
 8001272:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8001274:	887b      	ldrh	r3, [r7, #2]
 8001276:	08db      	lsrs	r3, r3, #3
 8001278:	b29b      	uxth	r3, r3
 800127a:	4618      	mov	r0, r3
 800127c:	887b      	ldrh	r3, [r7, #2]
 800127e:	08db      	lsrs	r3, r3, #3
 8001280:	b29b      	uxth	r3, r3
 8001282:	461a      	mov	r2, r3
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	3208      	adds	r2, #8
 8001288:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800128c:	887b      	ldrh	r3, [r7, #2]
 800128e:	f003 0307 	and.w	r3, r3, #7
 8001292:	009b      	lsls	r3, r3, #2
 8001294:	210f      	movs	r1, #15
 8001296:	fa01 f303 	lsl.w	r3, r1, r3
 800129a:	43db      	mvns	r3, r3
 800129c:	ea02 0103 	and.w	r1, r2, r3
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	f100 0208 	add.w	r2, r0, #8
 80012a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 80012aa:	887b      	ldrh	r3, [r7, #2]
 80012ac:	08db      	lsrs	r3, r3, #3
 80012ae:	b29b      	uxth	r3, r3
 80012b0:	461a      	mov	r2, r3
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	3208      	adds	r2, #8
 80012b6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	4313      	orrs	r3, r2
 80012be:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 80012c0:	887b      	ldrh	r3, [r7, #2]
 80012c2:	08db      	lsrs	r3, r3, #3
 80012c4:	b29b      	uxth	r3, r3
 80012c6:	461a      	mov	r2, r3
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	3208      	adds	r2, #8
 80012cc:	68b9      	ldr	r1, [r7, #8]
 80012ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80012d2:	bf00      	nop
 80012d4:	3714      	adds	r7, #20
 80012d6:	46bd      	mov	sp, r7
 80012d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012dc:	4770      	bx	lr
	...

080012e0 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80012e0:	b480      	push	{r7}
 80012e2:	b089      	sub	sp, #36	; 0x24
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80012e8:	2300      	movs	r3, #0
 80012ea:	61bb      	str	r3, [r7, #24]
 80012ec:	2300      	movs	r3, #0
 80012ee:	617b      	str	r3, [r7, #20]
 80012f0:	2300      	movs	r3, #0
 80012f2:	61fb      	str	r3, [r7, #28]
 80012f4:	2302      	movs	r3, #2
 80012f6:	613b      	str	r3, [r7, #16]
 80012f8:	2300      	movs	r3, #0
 80012fa:	60fb      	str	r3, [r7, #12]
 80012fc:	2302      	movs	r3, #2
 80012fe:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8001300:	4b47      	ldr	r3, [pc, #284]	; (8001420 <RCC_GetClocksFreq+0x140>)
 8001302:	689b      	ldr	r3, [r3, #8]
 8001304:	f003 030c 	and.w	r3, r3, #12
 8001308:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 800130a:	69bb      	ldr	r3, [r7, #24]
 800130c:	2b04      	cmp	r3, #4
 800130e:	d007      	beq.n	8001320 <RCC_GetClocksFreq+0x40>
 8001310:	2b08      	cmp	r3, #8
 8001312:	d009      	beq.n	8001328 <RCC_GetClocksFreq+0x48>
 8001314:	2b00      	cmp	r3, #0
 8001316:	d13d      	bne.n	8001394 <RCC_GetClocksFreq+0xb4>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	4a42      	ldr	r2, [pc, #264]	; (8001424 <RCC_GetClocksFreq+0x144>)
 800131c:	601a      	str	r2, [r3, #0]
      break;
 800131e:	e03d      	b.n	800139c <RCC_GetClocksFreq+0xbc>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	4a41      	ldr	r2, [pc, #260]	; (8001428 <RCC_GetClocksFreq+0x148>)
 8001324:	601a      	str	r2, [r3, #0]
      break;
 8001326:	e039      	b.n	800139c <RCC_GetClocksFreq+0xbc>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8001328:	4b3d      	ldr	r3, [pc, #244]	; (8001420 <RCC_GetClocksFreq+0x140>)
 800132a:	685b      	ldr	r3, [r3, #4]
 800132c:	0d9b      	lsrs	r3, r3, #22
 800132e:	f003 0301 	and.w	r3, r3, #1
 8001332:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001334:	4b3a      	ldr	r3, [pc, #232]	; (8001420 <RCC_GetClocksFreq+0x140>)
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800133c:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	2b00      	cmp	r3, #0
 8001342:	d00c      	beq.n	800135e <RCC_GetClocksFreq+0x7e>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8001344:	4a38      	ldr	r2, [pc, #224]	; (8001428 <RCC_GetClocksFreq+0x148>)
 8001346:	68bb      	ldr	r3, [r7, #8]
 8001348:	fbb2 f3f3 	udiv	r3, r2, r3
 800134c:	4a34      	ldr	r2, [pc, #208]	; (8001420 <RCC_GetClocksFreq+0x140>)
 800134e:	6852      	ldr	r2, [r2, #4]
 8001350:	0992      	lsrs	r2, r2, #6
 8001352:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001356:	fb02 f303 	mul.w	r3, r2, r3
 800135a:	61fb      	str	r3, [r7, #28]
 800135c:	e00b      	b.n	8001376 <RCC_GetClocksFreq+0x96>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 800135e:	4a31      	ldr	r2, [pc, #196]	; (8001424 <RCC_GetClocksFreq+0x144>)
 8001360:	68bb      	ldr	r3, [r7, #8]
 8001362:	fbb2 f3f3 	udiv	r3, r2, r3
 8001366:	4a2e      	ldr	r2, [pc, #184]	; (8001420 <RCC_GetClocksFreq+0x140>)
 8001368:	6852      	ldr	r2, [r2, #4]
 800136a:	0992      	lsrs	r2, r2, #6
 800136c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001370:	fb02 f303 	mul.w	r3, r2, r3
 8001374:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8001376:	4b2a      	ldr	r3, [pc, #168]	; (8001420 <RCC_GetClocksFreq+0x140>)
 8001378:	685b      	ldr	r3, [r3, #4]
 800137a:	0c1b      	lsrs	r3, r3, #16
 800137c:	f003 0303 	and.w	r3, r3, #3
 8001380:	3301      	adds	r3, #1
 8001382:	005b      	lsls	r3, r3, #1
 8001384:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8001386:	69fa      	ldr	r2, [r7, #28]
 8001388:	693b      	ldr	r3, [r7, #16]
 800138a:	fbb2 f2f3 	udiv	r2, r2, r3
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	601a      	str	r2, [r3, #0]
      break;
 8001392:	e003      	b.n	800139c <RCC_GetClocksFreq+0xbc>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	4a23      	ldr	r2, [pc, #140]	; (8001424 <RCC_GetClocksFreq+0x144>)
 8001398:	601a      	str	r2, [r3, #0]
      break;
 800139a:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 800139c:	4b20      	ldr	r3, [pc, #128]	; (8001420 <RCC_GetClocksFreq+0x140>)
 800139e:	689b      	ldr	r3, [r3, #8]
 80013a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80013a4:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 80013a6:	69bb      	ldr	r3, [r7, #24]
 80013a8:	091b      	lsrs	r3, r3, #4
 80013aa:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80013ac:	4a1f      	ldr	r2, [pc, #124]	; (800142c <RCC_GetClocksFreq+0x14c>)
 80013ae:	69bb      	ldr	r3, [r7, #24]
 80013b0:	4413      	add	r3, r2
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	b2db      	uxtb	r3, r3
 80013b6:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681a      	ldr	r2, [r3, #0]
 80013bc:	697b      	ldr	r3, [r7, #20]
 80013be:	40da      	lsrs	r2, r3
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 80013c4:	4b16      	ldr	r3, [pc, #88]	; (8001420 <RCC_GetClocksFreq+0x140>)
 80013c6:	689b      	ldr	r3, [r3, #8]
 80013c8:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 80013cc:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 80013ce:	69bb      	ldr	r3, [r7, #24]
 80013d0:	0a9b      	lsrs	r3, r3, #10
 80013d2:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80013d4:	4a15      	ldr	r2, [pc, #84]	; (800142c <RCC_GetClocksFreq+0x14c>)
 80013d6:	69bb      	ldr	r3, [r7, #24]
 80013d8:	4413      	add	r3, r2
 80013da:	781b      	ldrb	r3, [r3, #0]
 80013dc:	b2db      	uxtb	r3, r3
 80013de:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	685a      	ldr	r2, [r3, #4]
 80013e4:	697b      	ldr	r3, [r7, #20]
 80013e6:	40da      	lsrs	r2, r3
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 80013ec:	4b0c      	ldr	r3, [pc, #48]	; (8001420 <RCC_GetClocksFreq+0x140>)
 80013ee:	689b      	ldr	r3, [r3, #8]
 80013f0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80013f4:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 80013f6:	69bb      	ldr	r3, [r7, #24]
 80013f8:	0b5b      	lsrs	r3, r3, #13
 80013fa:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80013fc:	4a0b      	ldr	r2, [pc, #44]	; (800142c <RCC_GetClocksFreq+0x14c>)
 80013fe:	69bb      	ldr	r3, [r7, #24]
 8001400:	4413      	add	r3, r2
 8001402:	781b      	ldrb	r3, [r3, #0]
 8001404:	b2db      	uxtb	r3, r3
 8001406:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	685a      	ldr	r2, [r3, #4]
 800140c:	697b      	ldr	r3, [r7, #20]
 800140e:	40da      	lsrs	r2, r3
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	60da      	str	r2, [r3, #12]
}
 8001414:	bf00      	nop
 8001416:	3724      	adds	r7, #36	; 0x24
 8001418:	46bd      	mov	sp, r7
 800141a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141e:	4770      	bx	lr
 8001420:	40023800 	.word	0x40023800
 8001424:	00f42400 	.word	0x00f42400
 8001428:	007a1200 	.word	0x007a1200
 800142c:	20000000 	.word	0x20000000

08001430 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8001430:	b480      	push	{r7}
 8001432:	b083      	sub	sp, #12
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
 8001438:	460b      	mov	r3, r1
 800143a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800143c:	78fb      	ldrb	r3, [r7, #3]
 800143e:	2b00      	cmp	r3, #0
 8001440:	d006      	beq.n	8001450 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8001442:	490a      	ldr	r1, [pc, #40]	; (800146c <RCC_AHB1PeriphClockCmd+0x3c>)
 8001444:	4b09      	ldr	r3, [pc, #36]	; (800146c <RCC_AHB1PeriphClockCmd+0x3c>)
 8001446:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	4313      	orrs	r3, r2
 800144c:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 800144e:	e006      	b.n	800145e <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8001450:	4906      	ldr	r1, [pc, #24]	; (800146c <RCC_AHB1PeriphClockCmd+0x3c>)
 8001452:	4b06      	ldr	r3, [pc, #24]	; (800146c <RCC_AHB1PeriphClockCmd+0x3c>)
 8001454:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	43db      	mvns	r3, r3
 800145a:	4013      	ands	r3, r2
 800145c:	630b      	str	r3, [r1, #48]	; 0x30
}
 800145e:	bf00      	nop
 8001460:	370c      	adds	r7, #12
 8001462:	46bd      	mov	sp, r7
 8001464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001468:	4770      	bx	lr
 800146a:	bf00      	nop
 800146c:	40023800 	.word	0x40023800

08001470 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8001470:	b480      	push	{r7}
 8001472:	b083      	sub	sp, #12
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
 8001478:	460b      	mov	r3, r1
 800147a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800147c:	78fb      	ldrb	r3, [r7, #3]
 800147e:	2b00      	cmp	r3, #0
 8001480:	d006      	beq.n	8001490 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8001482:	490a      	ldr	r1, [pc, #40]	; (80014ac <RCC_APB1PeriphClockCmd+0x3c>)
 8001484:	4b09      	ldr	r3, [pc, #36]	; (80014ac <RCC_APB1PeriphClockCmd+0x3c>)
 8001486:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	4313      	orrs	r3, r2
 800148c:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 800148e:	e006      	b.n	800149e <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8001490:	4906      	ldr	r1, [pc, #24]	; (80014ac <RCC_APB1PeriphClockCmd+0x3c>)
 8001492:	4b06      	ldr	r3, [pc, #24]	; (80014ac <RCC_APB1PeriphClockCmd+0x3c>)
 8001494:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	43db      	mvns	r3, r3
 800149a:	4013      	ands	r3, r2
 800149c:	640b      	str	r3, [r1, #64]	; 0x40
}
 800149e:	bf00      	nop
 80014a0:	370c      	adds	r7, #12
 80014a2:	46bd      	mov	sp, r7
 80014a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a8:	4770      	bx	lr
 80014aa:	bf00      	nop
 80014ac:	40023800 	.word	0x40023800

080014b0 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 80014b0:	b480      	push	{r7}
 80014b2:	b083      	sub	sp, #12
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
 80014b8:	460b      	mov	r3, r1
 80014ba:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80014bc:	78fb      	ldrb	r3, [r7, #3]
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d006      	beq.n	80014d0 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80014c2:	490a      	ldr	r1, [pc, #40]	; (80014ec <RCC_APB2PeriphClockCmd+0x3c>)
 80014c4:	4b09      	ldr	r3, [pc, #36]	; (80014ec <RCC_APB2PeriphClockCmd+0x3c>)
 80014c6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	4313      	orrs	r3, r2
 80014cc:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 80014ce:	e006      	b.n	80014de <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80014d0:	4906      	ldr	r1, [pc, #24]	; (80014ec <RCC_APB2PeriphClockCmd+0x3c>)
 80014d2:	4b06      	ldr	r3, [pc, #24]	; (80014ec <RCC_APB2PeriphClockCmd+0x3c>)
 80014d4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	43db      	mvns	r3, r3
 80014da:	4013      	ands	r3, r2
 80014dc:	644b      	str	r3, [r1, #68]	; 0x44
}
 80014de:	bf00      	nop
 80014e0:	370c      	adds	r7, #12
 80014e2:	46bd      	mov	sp, r7
 80014e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e8:	4770      	bx	lr
 80014ea:	bf00      	nop
 80014ec:	40023800 	.word	0x40023800

080014f0 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80014f0:	b480      	push	{r7}
 80014f2:	b085      	sub	sp, #20
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
 80014f8:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 80014fa:	2300      	movs	r3, #0
 80014fc:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	881b      	ldrh	r3, [r3, #0]
 8001502:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	4a29      	ldr	r2, [pc, #164]	; (80015ac <TIM_TimeBaseInit+0xbc>)
 8001508:	4293      	cmp	r3, r2
 800150a:	d013      	beq.n	8001534 <TIM_TimeBaseInit+0x44>
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	4a28      	ldr	r2, [pc, #160]	; (80015b0 <TIM_TimeBaseInit+0xc0>)
 8001510:	4293      	cmp	r3, r2
 8001512:	d00f      	beq.n	8001534 <TIM_TimeBaseInit+0x44>
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800151a:	d00b      	beq.n	8001534 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	4a25      	ldr	r2, [pc, #148]	; (80015b4 <TIM_TimeBaseInit+0xc4>)
 8001520:	4293      	cmp	r3, r2
 8001522:	d007      	beq.n	8001534 <TIM_TimeBaseInit+0x44>
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	4a24      	ldr	r2, [pc, #144]	; (80015b8 <TIM_TimeBaseInit+0xc8>)
 8001528:	4293      	cmp	r3, r2
 800152a:	d003      	beq.n	8001534 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	4a23      	ldr	r2, [pc, #140]	; (80015bc <TIM_TimeBaseInit+0xcc>)
 8001530:	4293      	cmp	r3, r2
 8001532:	d108      	bne.n	8001546 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8001534:	89fb      	ldrh	r3, [r7, #14]
 8001536:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800153a:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 800153c:	683b      	ldr	r3, [r7, #0]
 800153e:	885a      	ldrh	r2, [r3, #2]
 8001540:	89fb      	ldrh	r3, [r7, #14]
 8001542:	4313      	orrs	r3, r2
 8001544:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	4a1d      	ldr	r2, [pc, #116]	; (80015c0 <TIM_TimeBaseInit+0xd0>)
 800154a:	4293      	cmp	r3, r2
 800154c:	d00c      	beq.n	8001568 <TIM_TimeBaseInit+0x78>
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	4a1c      	ldr	r2, [pc, #112]	; (80015c4 <TIM_TimeBaseInit+0xd4>)
 8001552:	4293      	cmp	r3, r2
 8001554:	d008      	beq.n	8001568 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8001556:	89fb      	ldrh	r3, [r7, #14]
 8001558:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800155c:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	891a      	ldrh	r2, [r3, #8]
 8001562:	89fb      	ldrh	r3, [r7, #14]
 8001564:	4313      	orrs	r3, r2
 8001566:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	89fa      	ldrh	r2, [r7, #14]
 800156c:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 800156e:	683b      	ldr	r3, [r7, #0]
 8001570:	685a      	ldr	r2, [r3, #4]
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8001576:	683b      	ldr	r3, [r7, #0]
 8001578:	881a      	ldrh	r2, [r3, #0]
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	4a0a      	ldr	r2, [pc, #40]	; (80015ac <TIM_TimeBaseInit+0xbc>)
 8001582:	4293      	cmp	r3, r2
 8001584:	d003      	beq.n	800158e <TIM_TimeBaseInit+0x9e>
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	4a09      	ldr	r2, [pc, #36]	; (80015b0 <TIM_TimeBaseInit+0xc0>)
 800158a:	4293      	cmp	r3, r2
 800158c:	d104      	bne.n	8001598 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 800158e:	683b      	ldr	r3, [r7, #0]
 8001590:	7a9b      	ldrb	r3, [r3, #10]
 8001592:	b29a      	uxth	r2, r3
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	2201      	movs	r2, #1
 800159c:	829a      	strh	r2, [r3, #20]
}
 800159e:	bf00      	nop
 80015a0:	3714      	adds	r7, #20
 80015a2:	46bd      	mov	sp, r7
 80015a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a8:	4770      	bx	lr
 80015aa:	bf00      	nop
 80015ac:	40010000 	.word	0x40010000
 80015b0:	40010400 	.word	0x40010400
 80015b4:	40000400 	.word	0x40000400
 80015b8:	40000800 	.word	0x40000800
 80015bc:	40000c00 	.word	0x40000c00
 80015c0:	40001000 	.word	0x40001000
 80015c4:	40001400 	.word	0x40001400

080015c8 <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80015c8:	b480      	push	{r7}
 80015ca:	b083      	sub	sp, #12
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
 80015d0:	460b      	mov	r3, r1
 80015d2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80015d4:	78fb      	ldrb	r3, [r7, #3]
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d008      	beq.n	80015ec <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	881b      	ldrh	r3, [r3, #0]
 80015de:	b29b      	uxth	r3, r3
 80015e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80015e4:	b29a      	uxth	r2, r3
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
  }
}
 80015ea:	e007      	b.n	80015fc <TIM_ARRPreloadConfig+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	881b      	ldrh	r3, [r3, #0]
 80015f0:	b29b      	uxth	r3, r3
 80015f2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80015f6:	b29a      	uxth	r2, r3
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	801a      	strh	r2, [r3, #0]
}
 80015fc:	bf00      	nop
 80015fe:	370c      	adds	r7, #12
 8001600:	46bd      	mov	sp, r7
 8001602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001606:	4770      	bx	lr

08001608 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8001608:	b480      	push	{r7}
 800160a:	b083      	sub	sp, #12
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
 8001610:	460b      	mov	r3, r1
 8001612:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001614:	78fb      	ldrb	r3, [r7, #3]
 8001616:	2b00      	cmp	r3, #0
 8001618:	d008      	beq.n	800162c <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	881b      	ldrh	r3, [r3, #0]
 800161e:	b29b      	uxth	r3, r3
 8001620:	f043 0301 	orr.w	r3, r3, #1
 8001624:	b29a      	uxth	r2, r3
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 800162a:	e007      	b.n	800163c <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	881b      	ldrh	r3, [r3, #0]
 8001630:	b29b      	uxth	r3, r3
 8001632:	f023 0301 	bic.w	r3, r3, #1
 8001636:	b29a      	uxth	r2, r3
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	801a      	strh	r2, [r3, #0]
}
 800163c:	bf00      	nop
 800163e:	370c      	adds	r7, #12
 8001640:	46bd      	mov	sp, r7
 8001642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001646:	4770      	bx	lr

08001648 <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8001648:	b480      	push	{r7}
 800164a:	b085      	sub	sp, #20
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
 8001650:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8001652:	2300      	movs	r3, #0
 8001654:	817b      	strh	r3, [r7, #10]
 8001656:	2300      	movs	r3, #0
 8001658:	81fb      	strh	r3, [r7, #14]
 800165a:	2300      	movs	r3, #0
 800165c:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	8c1b      	ldrh	r3, [r3, #32]
 8001662:	b29b      	uxth	r3, r3
 8001664:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001668:	b29a      	uxth	r2, r3
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	8c1b      	ldrh	r3, [r3, #32]
 8001672:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	889b      	ldrh	r3, [r3, #4]
 8001678:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	8b9b      	ldrh	r3, [r3, #28]
 800167e:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
 8001680:	897b      	ldrh	r3, [r7, #10]
 8001682:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001686:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 8001688:	897b      	ldrh	r3, [r7, #10]
 800168a:	f023 0303 	bic.w	r3, r3, #3
 800168e:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	881a      	ldrh	r2, [r3, #0]
 8001694:	897b      	ldrh	r3, [r7, #10]
 8001696:	4313      	orrs	r3, r2
 8001698:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 800169a:	89fb      	ldrh	r3, [r7, #14]
 800169c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80016a0:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	899b      	ldrh	r3, [r3, #12]
 80016a6:	021b      	lsls	r3, r3, #8
 80016a8:	b29a      	uxth	r2, r3
 80016aa:	89fb      	ldrh	r3, [r7, #14]
 80016ac:	4313      	orrs	r3, r2
 80016ae:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	885b      	ldrh	r3, [r3, #2]
 80016b4:	021b      	lsls	r3, r3, #8
 80016b6:	b29a      	uxth	r2, r3
 80016b8:	89fb      	ldrh	r3, [r7, #14]
 80016ba:	4313      	orrs	r3, r2
 80016bc:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	4a22      	ldr	r2, [pc, #136]	; (800174c <TIM_OC3Init+0x104>)
 80016c2:	4293      	cmp	r3, r2
 80016c4:	d003      	beq.n	80016ce <TIM_OC3Init+0x86>
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	4a21      	ldr	r2, [pc, #132]	; (8001750 <TIM_OC3Init+0x108>)
 80016ca:	4293      	cmp	r3, r2
 80016cc:	d12b      	bne.n	8001726 <TIM_OC3Init+0xde>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 80016ce:	89fb      	ldrh	r3, [r7, #14]
 80016d0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80016d4:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 80016d6:	683b      	ldr	r3, [r7, #0]
 80016d8:	89db      	ldrh	r3, [r3, #14]
 80016da:	021b      	lsls	r3, r3, #8
 80016dc:	b29a      	uxth	r2, r3
 80016de:	89fb      	ldrh	r3, [r7, #14]
 80016e0:	4313      	orrs	r3, r2
 80016e2:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 80016e4:	89fb      	ldrh	r3, [r7, #14]
 80016e6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80016ea:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 80016ec:	683b      	ldr	r3, [r7, #0]
 80016ee:	889b      	ldrh	r3, [r3, #4]
 80016f0:	021b      	lsls	r3, r3, #8
 80016f2:	b29a      	uxth	r2, r3
 80016f4:	89fb      	ldrh	r3, [r7, #14]
 80016f6:	4313      	orrs	r3, r2
 80016f8:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
 80016fa:	89bb      	ldrh	r3, [r7, #12]
 80016fc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001700:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 8001702:	89bb      	ldrh	r3, [r7, #12]
 8001704:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001708:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 800170a:	683b      	ldr	r3, [r7, #0]
 800170c:	8a1b      	ldrh	r3, [r3, #16]
 800170e:	011b      	lsls	r3, r3, #4
 8001710:	b29a      	uxth	r2, r3
 8001712:	89bb      	ldrh	r3, [r7, #12]
 8001714:	4313      	orrs	r3, r2
 8001716:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8001718:	683b      	ldr	r3, [r7, #0]
 800171a:	8a5b      	ldrh	r3, [r3, #18]
 800171c:	011b      	lsls	r3, r3, #4
 800171e:	b29a      	uxth	r2, r3
 8001720:	89bb      	ldrh	r3, [r7, #12]
 8001722:	4313      	orrs	r3, r2
 8001724:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	89ba      	ldrh	r2, [r7, #12]
 800172a:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	897a      	ldrh	r2, [r7, #10]
 8001730:	839a      	strh	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8001732:	683b      	ldr	r3, [r7, #0]
 8001734:	689a      	ldr	r2, [r3, #8]
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	89fa      	ldrh	r2, [r7, #14]
 800173e:	841a      	strh	r2, [r3, #32]
}
 8001740:	bf00      	nop
 8001742:	3714      	adds	r7, #20
 8001744:	46bd      	mov	sp, r7
 8001746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174a:	4770      	bx	lr
 800174c:	40010000 	.word	0x40010000
 8001750:	40010400 	.word	0x40010400

08001754 <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8001754:	b480      	push	{r7}
 8001756:	b085      	sub	sp, #20
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
 800175c:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 800175e:	2300      	movs	r3, #0
 8001760:	81bb      	strh	r3, [r7, #12]
 8001762:	2300      	movs	r3, #0
 8001764:	817b      	strh	r3, [r7, #10]
 8001766:	2300      	movs	r3, #0
 8001768:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	8c1b      	ldrh	r3, [r3, #32]
 800176e:	b29b      	uxth	r3, r3
 8001770:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001774:	b29a      	uxth	r2, r3
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	8c1b      	ldrh	r3, [r3, #32]
 800177e:	817b      	strh	r3, [r7, #10]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	889b      	ldrh	r3, [r3, #4]
 8001784:	81fb      	strh	r3, [r7, #14]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	8b9b      	ldrh	r3, [r3, #28]
 800178a:	81bb      	strh	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
 800178c:	89bb      	ldrh	r3, [r7, #12]
 800178e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001792:	81bb      	strh	r3, [r7, #12]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 8001794:	89bb      	ldrh	r3, [r7, #12]
 8001796:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800179a:	81bb      	strh	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	881b      	ldrh	r3, [r3, #0]
 80017a0:	021b      	lsls	r3, r3, #8
 80017a2:	b29a      	uxth	r2, r3
 80017a4:	89bb      	ldrh	r3, [r7, #12]
 80017a6:	4313      	orrs	r3, r2
 80017a8:	81bb      	strh	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 80017aa:	897b      	ldrh	r3, [r7, #10]
 80017ac:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80017b0:	817b      	strh	r3, [r7, #10]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	899b      	ldrh	r3, [r3, #12]
 80017b6:	031b      	lsls	r3, r3, #12
 80017b8:	b29a      	uxth	r2, r3
 80017ba:	897b      	ldrh	r3, [r7, #10]
 80017bc:	4313      	orrs	r3, r2
 80017be:	817b      	strh	r3, [r7, #10]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	885b      	ldrh	r3, [r3, #2]
 80017c4:	031b      	lsls	r3, r3, #12
 80017c6:	b29a      	uxth	r2, r3
 80017c8:	897b      	ldrh	r3, [r7, #10]
 80017ca:	4313      	orrs	r3, r2
 80017cc:	817b      	strh	r3, [r7, #10]
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	4a12      	ldr	r2, [pc, #72]	; (800181c <TIM_OC4Init+0xc8>)
 80017d2:	4293      	cmp	r3, r2
 80017d4:	d003      	beq.n	80017de <TIM_OC4Init+0x8a>
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	4a11      	ldr	r2, [pc, #68]	; (8001820 <TIM_OC4Init+0xcc>)
 80017da:	4293      	cmp	r3, r2
 80017dc:	d10a      	bne.n	80017f4 <TIM_OC4Init+0xa0>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
 80017de:	89fb      	ldrh	r3, [r7, #14]
 80017e0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80017e4:	81fb      	strh	r3, [r7, #14]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	8a1b      	ldrh	r3, [r3, #16]
 80017ea:	019b      	lsls	r3, r3, #6
 80017ec:	b29a      	uxth	r2, r3
 80017ee:	89fb      	ldrh	r3, [r7, #14]
 80017f0:	4313      	orrs	r3, r2
 80017f2:	81fb      	strh	r3, [r7, #14]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	89fa      	ldrh	r2, [r7, #14]
 80017f8:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	89ba      	ldrh	r2, [r7, #12]
 80017fe:	839a      	strh	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	689a      	ldr	r2, [r3, #8]
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	897a      	ldrh	r2, [r7, #10]
 800180c:	841a      	strh	r2, [r3, #32]
}
 800180e:	bf00      	nop
 8001810:	3714      	adds	r7, #20
 8001812:	46bd      	mov	sp, r7
 8001814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001818:	4770      	bx	lr
 800181a:	bf00      	nop
 800181c:	40010000 	.word	0x40010000
 8001820:	40010400 	.word	0x40010400

08001824 <TIM_OC3PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8001824:	b480      	push	{r7}
 8001826:	b085      	sub	sp, #20
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
 800182c:	460b      	mov	r3, r1
 800182e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8001830:	2300      	movs	r3, #0
 8001832:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	8b9b      	ldrh	r3, [r3, #28]
 8001838:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC3PE);
 800183a:	89fb      	ldrh	r3, [r7, #14]
 800183c:	f023 0308 	bic.w	r3, r3, #8
 8001840:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8001842:	89fa      	ldrh	r2, [r7, #14]
 8001844:	887b      	ldrh	r3, [r7, #2]
 8001846:	4313      	orrs	r3, r2
 8001848:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	89fa      	ldrh	r2, [r7, #14]
 800184e:	839a      	strh	r2, [r3, #28]
}
 8001850:	bf00      	nop
 8001852:	3714      	adds	r7, #20
 8001854:	46bd      	mov	sp, r7
 8001856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185a:	4770      	bx	lr

0800185c <TIM_OC4PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 800185c:	b480      	push	{r7}
 800185e:	b085      	sub	sp, #20
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
 8001864:	460b      	mov	r3, r1
 8001866:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8001868:	2300      	movs	r3, #0
 800186a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	8b9b      	ldrh	r3, [r3, #28]
 8001870:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4PE);
 8001872:	89fb      	ldrh	r3, [r7, #14]
 8001874:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001878:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 800187a:	887b      	ldrh	r3, [r7, #2]
 800187c:	021b      	lsls	r3, r3, #8
 800187e:	b29a      	uxth	r2, r3
 8001880:	89fb      	ldrh	r3, [r7, #14]
 8001882:	4313      	orrs	r3, r2
 8001884:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	89fa      	ldrh	r2, [r7, #14]
 800188a:	839a      	strh	r2, [r3, #28]
}
 800188c:	bf00      	nop
 800188e:	3714      	adds	r7, #20
 8001890:	46bd      	mov	sp, r7
 8001892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001896:	4770      	bx	lr

08001898 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8001898:	b480      	push	{r7}
 800189a:	b083      	sub	sp, #12
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
 80018a0:	460b      	mov	r3, r1
 80018a2:	807b      	strh	r3, [r7, #2]
 80018a4:	4613      	mov	r3, r2
 80018a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80018a8:	787b      	ldrb	r3, [r7, #1]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d008      	beq.n	80018c0 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	899b      	ldrh	r3, [r3, #12]
 80018b2:	b29a      	uxth	r2, r3
 80018b4:	887b      	ldrh	r3, [r7, #2]
 80018b6:	4313      	orrs	r3, r2
 80018b8:	b29a      	uxth	r2, r3
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 80018be:	e009      	b.n	80018d4 <TIM_ITConfig+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	899b      	ldrh	r3, [r3, #12]
 80018c4:	b29a      	uxth	r2, r3
 80018c6:	887b      	ldrh	r3, [r7, #2]
 80018c8:	43db      	mvns	r3, r3
 80018ca:	b29b      	uxth	r3, r3
 80018cc:	4013      	ands	r3, r2
 80018ce:	b29a      	uxth	r2, r3
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	819a      	strh	r2, [r3, #12]
}
 80018d4:	bf00      	nop
 80018d6:	370c      	adds	r7, #12
 80018d8:	46bd      	mov	sp, r7
 80018da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018de:	4770      	bx	lr

080018e0 <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 80018e0:	b480      	push	{r7}
 80018e2:	b083      	sub	sp, #12
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
 80018e8:	460b      	mov	r3, r1
 80018ea:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 80018ec:	887b      	ldrh	r3, [r7, #2]
 80018ee:	43db      	mvns	r3, r3
 80018f0:	b29a      	uxth	r2, r3
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	821a      	strh	r2, [r3, #16]
}
 80018f6:	bf00      	nop
 80018f8:	370c      	adds	r7, #12
 80018fa:	46bd      	mov	sp, r7
 80018fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001900:	4770      	bx	lr

08001902 <TIM_DMACmd>:
  * @param  NewState: new state of the DMA Request sources.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState)
{ 
 8001902:	b480      	push	{r7}
 8001904:	b083      	sub	sp, #12
 8001906:	af00      	add	r7, sp, #0
 8001908:	6078      	str	r0, [r7, #4]
 800190a:	460b      	mov	r3, r1
 800190c:	807b      	strh	r3, [r7, #2]
 800190e:	4613      	mov	r3, r2
 8001910:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx)); 
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001912:	787b      	ldrb	r3, [r7, #1]
 8001914:	2b00      	cmp	r3, #0
 8001916:	d008      	beq.n	800192a <TIM_DMACmd+0x28>
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	899b      	ldrh	r3, [r3, #12]
 800191c:	b29a      	uxth	r2, r3
 800191e:	887b      	ldrh	r3, [r7, #2]
 8001920:	4313      	orrs	r3, r2
 8001922:	b29a      	uxth	r2, r3
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (uint16_t)~TIM_DMASource;
  }
}
 8001928:	e009      	b.n	800193e <TIM_DMACmd+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_DMASource;
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	899b      	ldrh	r3, [r3, #12]
 800192e:	b29a      	uxth	r2, r3
 8001930:	887b      	ldrh	r3, [r7, #2]
 8001932:	43db      	mvns	r3, r3
 8001934:	b29b      	uxth	r3, r3
 8001936:	4013      	ands	r3, r2
 8001938:	b29a      	uxth	r2, r3
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	819a      	strh	r2, [r3, #12]
}
 800193e:	bf00      	nop
 8001940:	370c      	adds	r7, #12
 8001942:	46bd      	mov	sp, r7
 8001944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001948:	4770      	bx	lr
	...

0800194c <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b08a      	sub	sp, #40	; 0x28
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
 8001954:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8001956:	2300      	movs	r3, #0
 8001958:	627b      	str	r3, [r7, #36]	; 0x24
 800195a:	2300      	movs	r3, #0
 800195c:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 800195e:	2300      	movs	r3, #0
 8001960:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 8001962:	2300      	movs	r3, #0
 8001964:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	8a1b      	ldrh	r3, [r3, #16]
 800196a:	b29b      	uxth	r3, r3
 800196c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 800196e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001970:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001974:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	88db      	ldrh	r3, [r3, #6]
 800197a:	461a      	mov	r2, r3
 800197c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800197e:	4313      	orrs	r3, r2
 8001980:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8001982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001984:	b29a      	uxth	r2, r3
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	899b      	ldrh	r3, [r3, #12]
 800198e:	b29b      	uxth	r3, r3
 8001990:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8001992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001994:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001998:	f023 030c 	bic.w	r3, r3, #12
 800199c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	889a      	ldrh	r2, [r3, #4]
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	891b      	ldrh	r3, [r3, #8]
 80019a6:	4313      	orrs	r3, r2
 80019a8:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80019ae:	4313      	orrs	r3, r2
 80019b0:	b29b      	uxth	r3, r3
 80019b2:	461a      	mov	r2, r3
 80019b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019b6:	4313      	orrs	r3, r2
 80019b8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 80019ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019bc:	b29a      	uxth	r2, r3
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	8a9b      	ldrh	r3, [r3, #20]
 80019c6:	b29b      	uxth	r3, r3
 80019c8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 80019ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80019d0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	899b      	ldrh	r3, [r3, #12]
 80019d6:	461a      	mov	r2, r3
 80019d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019da:	4313      	orrs	r3, r2
 80019dc:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 80019de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019e0:	b29a      	uxth	r2, r3
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 80019e6:	f107 0308 	add.w	r3, r7, #8
 80019ea:	4618      	mov	r0, r3
 80019ec:	f7ff fc78 	bl	80012e0 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	4a30      	ldr	r2, [pc, #192]	; (8001ab4 <USART_Init+0x168>)
 80019f4:	4293      	cmp	r3, r2
 80019f6:	d003      	beq.n	8001a00 <USART_Init+0xb4>
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	4a2f      	ldr	r2, [pc, #188]	; (8001ab8 <USART_Init+0x16c>)
 80019fc:	4293      	cmp	r3, r2
 80019fe:	d102      	bne.n	8001a06 <USART_Init+0xba>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8001a00:	697b      	ldr	r3, [r7, #20]
 8001a02:	623b      	str	r3, [r7, #32]
 8001a04:	e001      	b.n	8001a0a <USART_Init+0xbe>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8001a06:	693b      	ldr	r3, [r7, #16]
 8001a08:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	899b      	ldrh	r3, [r3, #12]
 8001a0e:	b29b      	uxth	r3, r3
 8001a10:	b21b      	sxth	r3, r3
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	da0c      	bge.n	8001a30 <USART_Init+0xe4>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8001a16:	6a3a      	ldr	r2, [r7, #32]
 8001a18:	4613      	mov	r3, r2
 8001a1a:	009b      	lsls	r3, r3, #2
 8001a1c:	4413      	add	r3, r2
 8001a1e:	009a      	lsls	r2, r3, #2
 8001a20:	441a      	add	r2, r3
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	005b      	lsls	r3, r3, #1
 8001a28:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a2c:	61fb      	str	r3, [r7, #28]
 8001a2e:	e00b      	b.n	8001a48 <USART_Init+0xfc>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8001a30:	6a3a      	ldr	r2, [r7, #32]
 8001a32:	4613      	mov	r3, r2
 8001a34:	009b      	lsls	r3, r3, #2
 8001a36:	4413      	add	r3, r2
 8001a38:	009a      	lsls	r2, r3, #2
 8001a3a:	441a      	add	r2, r3
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	009b      	lsls	r3, r3, #2
 8001a42:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a46:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 8001a48:	69fb      	ldr	r3, [r7, #28]
 8001a4a:	4a1c      	ldr	r2, [pc, #112]	; (8001abc <USART_Init+0x170>)
 8001a4c:	fba2 2303 	umull	r2, r3, r2, r3
 8001a50:	095b      	lsrs	r3, r3, #5
 8001a52:	011b      	lsls	r3, r3, #4
 8001a54:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8001a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a58:	091b      	lsrs	r3, r3, #4
 8001a5a:	2264      	movs	r2, #100	; 0x64
 8001a5c:	fb02 f303 	mul.w	r3, r2, r3
 8001a60:	69fa      	ldr	r2, [r7, #28]
 8001a62:	1ad3      	subs	r3, r2, r3
 8001a64:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	899b      	ldrh	r3, [r3, #12]
 8001a6a:	b29b      	uxth	r3, r3
 8001a6c:	b21b      	sxth	r3, r3
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	da0c      	bge.n	8001a8c <USART_Init+0x140>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8001a72:	69bb      	ldr	r3, [r7, #24]
 8001a74:	00db      	lsls	r3, r3, #3
 8001a76:	3332      	adds	r3, #50	; 0x32
 8001a78:	4a10      	ldr	r2, [pc, #64]	; (8001abc <USART_Init+0x170>)
 8001a7a:	fba2 2303 	umull	r2, r3, r2, r3
 8001a7e:	095b      	lsrs	r3, r3, #5
 8001a80:	f003 0307 	and.w	r3, r3, #7
 8001a84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a86:	4313      	orrs	r3, r2
 8001a88:	627b      	str	r3, [r7, #36]	; 0x24
 8001a8a:	e00b      	b.n	8001aa4 <USART_Init+0x158>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8001a8c:	69bb      	ldr	r3, [r7, #24]
 8001a8e:	011b      	lsls	r3, r3, #4
 8001a90:	3332      	adds	r3, #50	; 0x32
 8001a92:	4a0a      	ldr	r2, [pc, #40]	; (8001abc <USART_Init+0x170>)
 8001a94:	fba2 2303 	umull	r2, r3, r2, r3
 8001a98:	095b      	lsrs	r3, r3, #5
 8001a9a:	f003 030f 	and.w	r3, r3, #15
 8001a9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001aa0:	4313      	orrs	r3, r2
 8001aa2:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 8001aa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aa6:	b29a      	uxth	r2, r3
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	811a      	strh	r2, [r3, #8]
}
 8001aac:	bf00      	nop
 8001aae:	3728      	adds	r7, #40	; 0x28
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bd80      	pop	{r7, pc}
 8001ab4:	40011000 	.word	0x40011000
 8001ab8:	40011400 	.word	0x40011400
 8001abc:	51eb851f 	.word	0x51eb851f

08001ac0 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	b083      	sub	sp, #12
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
 8001ac8:	460b      	mov	r3, r1
 8001aca:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001acc:	78fb      	ldrb	r3, [r7, #3]
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d008      	beq.n	8001ae4 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	899b      	ldrh	r3, [r3, #12]
 8001ad6:	b29b      	uxth	r3, r3
 8001ad8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001adc:	b29a      	uxth	r2, r3
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 8001ae2:	e007      	b.n	8001af4 <USART_Cmd+0x34>
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	899b      	ldrh	r3, [r3, #12]
 8001ae8:	b29b      	uxth	r3, r3
 8001aea:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001aee:	b29a      	uxth	r2, r3
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	819a      	strh	r2, [r3, #12]
}
 8001af4:	bf00      	nop
 8001af6:	370c      	adds	r7, #12
 8001af8:	46bd      	mov	sp, r7
 8001afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afe:	4770      	bx	lr

08001b00 <USART_SendData>:
  *         UART peripheral.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8001b00:	b480      	push	{r7}
 8001b02:	b083      	sub	sp, #12
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
 8001b08:	460b      	mov	r3, r1
 8001b0a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8001b0c:	887b      	ldrh	r3, [r7, #2]
 8001b0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001b12:	b29a      	uxth	r2, r3
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	809a      	strh	r2, [r3, #4]
}
 8001b18:	bf00      	nop
 8001b1a:	370c      	adds	r7, #12
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b22:	4770      	bx	lr

08001b24 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8001b24:	b480      	push	{r7}
 8001b26:	b087      	sub	sp, #28
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
 8001b2c:	460b      	mov	r3, r1
 8001b2e:	807b      	strh	r3, [r7, #2]
 8001b30:	4613      	mov	r3, r2
 8001b32:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8001b34:	2300      	movs	r3, #0
 8001b36:	613b      	str	r3, [r7, #16]
 8001b38:	2300      	movs	r3, #0
 8001b3a:	60fb      	str	r3, [r7, #12]
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8001b40:	2300      	movs	r3, #0
 8001b42:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8001b48:	887b      	ldrh	r3, [r7, #2]
 8001b4a:	b2db      	uxtb	r3, r3
 8001b4c:	095b      	lsrs	r3, r3, #5
 8001b4e:	b2db      	uxtb	r3, r3
 8001b50:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8001b52:	887b      	ldrh	r3, [r7, #2]
 8001b54:	f003 031f 	and.w	r3, r3, #31
 8001b58:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8001b5a:	2201      	movs	r2, #1
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b62:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8001b64:	693b      	ldr	r3, [r7, #16]
 8001b66:	2b01      	cmp	r3, #1
 8001b68:	d103      	bne.n	8001b72 <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8001b6a:	697b      	ldr	r3, [r7, #20]
 8001b6c:	330c      	adds	r3, #12
 8001b6e:	617b      	str	r3, [r7, #20]
 8001b70:	e009      	b.n	8001b86 <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8001b72:	693b      	ldr	r3, [r7, #16]
 8001b74:	2b02      	cmp	r3, #2
 8001b76:	d103      	bne.n	8001b80 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8001b78:	697b      	ldr	r3, [r7, #20]
 8001b7a:	3310      	adds	r3, #16
 8001b7c:	617b      	str	r3, [r7, #20]
 8001b7e:	e002      	b.n	8001b86 <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8001b80:	697b      	ldr	r3, [r7, #20]
 8001b82:	3314      	adds	r3, #20
 8001b84:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8001b86:	787b      	ldrb	r3, [r7, #1]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d006      	beq.n	8001b9a <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8001b8c:	697b      	ldr	r3, [r7, #20]
 8001b8e:	697a      	ldr	r2, [r7, #20]
 8001b90:	6811      	ldr	r1, [r2, #0]
 8001b92:	68ba      	ldr	r2, [r7, #8]
 8001b94:	430a      	orrs	r2, r1
 8001b96:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8001b98:	e006      	b.n	8001ba8 <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8001b9a:	697b      	ldr	r3, [r7, #20]
 8001b9c:	697a      	ldr	r2, [r7, #20]
 8001b9e:	6811      	ldr	r1, [r2, #0]
 8001ba0:	68ba      	ldr	r2, [r7, #8]
 8001ba2:	43d2      	mvns	r2, r2
 8001ba4:	400a      	ands	r2, r1
 8001ba6:	601a      	str	r2, [r3, #0]
}
 8001ba8:	bf00      	nop
 8001baa:	371c      	adds	r7, #28
 8001bac:	46bd      	mov	sp, r7
 8001bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb2:	4770      	bx	lr

08001bb4 <USART_GetFlagStatus>:
  *            @arg USART_FLAG_FE:   Framing Error flag
  *            @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	b085      	sub	sp, #20
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
 8001bbc:	460b      	mov	r3, r1
 8001bbe:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	881b      	ldrh	r3, [r3, #0]
 8001bc8:	b29a      	uxth	r2, r3
 8001bca:	887b      	ldrh	r3, [r7, #2]
 8001bcc:	4013      	ands	r3, r2
 8001bce:	b29b      	uxth	r3, r3
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d002      	beq.n	8001bda <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	73fb      	strb	r3, [r7, #15]
 8001bd8:	e001      	b.n	8001bde <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001bde:	7bfb      	ldrb	r3, [r7, #15]
}
 8001be0:	4618      	mov	r0, r3
 8001be2:	3714      	adds	r7, #20
 8001be4:	46bd      	mov	sp, r7
 8001be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bea:	4770      	bx	lr

08001bec <USART_GetITStatus>:
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b087      	sub	sp, #28
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
 8001bf4:	460b      	mov	r3, r1
 8001bf6:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	60fb      	str	r3, [r7, #12]
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	617b      	str	r3, [r7, #20]
 8001c00:	2300      	movs	r3, #0
 8001c02:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8001c04:	2300      	movs	r3, #0
 8001c06:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8001c08:	887b      	ldrh	r3, [r7, #2]
 8001c0a:	b2db      	uxtb	r3, r3
 8001c0c:	095b      	lsrs	r3, r3, #5
 8001c0e:	b2db      	uxtb	r3, r3
 8001c10:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 8001c12:	887b      	ldrh	r3, [r7, #2]
 8001c14:	f003 031f 	and.w	r3, r3, #31
 8001c18:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8001c1a:	2201      	movs	r2, #1
 8001c1c:	697b      	ldr	r3, [r7, #20]
 8001c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c22:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8001c24:	68bb      	ldr	r3, [r7, #8]
 8001c26:	2b01      	cmp	r3, #1
 8001c28:	d107      	bne.n	8001c3a <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	899b      	ldrh	r3, [r3, #12]
 8001c2e:	b29b      	uxth	r3, r3
 8001c30:	461a      	mov	r2, r3
 8001c32:	697b      	ldr	r3, [r7, #20]
 8001c34:	4013      	ands	r3, r2
 8001c36:	617b      	str	r3, [r7, #20]
 8001c38:	e011      	b.n	8001c5e <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8001c3a:	68bb      	ldr	r3, [r7, #8]
 8001c3c:	2b02      	cmp	r3, #2
 8001c3e:	d107      	bne.n	8001c50 <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	8a1b      	ldrh	r3, [r3, #16]
 8001c44:	b29b      	uxth	r3, r3
 8001c46:	461a      	mov	r2, r3
 8001c48:	697b      	ldr	r3, [r7, #20]
 8001c4a:	4013      	ands	r3, r2
 8001c4c:	617b      	str	r3, [r7, #20]
 8001c4e:	e006      	b.n	8001c5e <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	8a9b      	ldrh	r3, [r3, #20]
 8001c54:	b29b      	uxth	r3, r3
 8001c56:	461a      	mov	r2, r3
 8001c58:	697b      	ldr	r3, [r7, #20]
 8001c5a:	4013      	ands	r3, r2
 8001c5c:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 8001c5e:	887b      	ldrh	r3, [r7, #2]
 8001c60:	0a1b      	lsrs	r3, r3, #8
 8001c62:	b29b      	uxth	r3, r3
 8001c64:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8001c66:	2201      	movs	r2, #1
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c6e:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	881b      	ldrh	r3, [r3, #0]
 8001c74:	b29b      	uxth	r3, r3
 8001c76:	461a      	mov	r2, r3
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	4013      	ands	r3, r2
 8001c7c:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8001c7e:	697b      	ldr	r3, [r7, #20]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d005      	beq.n	8001c90 <USART_GetITStatus+0xa4>
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d002      	beq.n	8001c90 <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	74fb      	strb	r3, [r7, #19]
 8001c8e:	e001      	b.n	8001c94 <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 8001c90:	2300      	movs	r3, #0
 8001c92:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8001c94:	7cfb      	ldrb	r3, [r7, #19]
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	371c      	adds	r7, #28
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca0:	4770      	bx	lr

08001ca2 <USART_ClearITPendingBit>:
  *          (USART_SendData()).
  *  
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8001ca2:	b480      	push	{r7}
 8001ca4:	b085      	sub	sp, #20
 8001ca6:	af00      	add	r7, sp, #0
 8001ca8:	6078      	str	r0, [r7, #4]
 8001caa:	460b      	mov	r3, r1
 8001cac:	807b      	strh	r3, [r7, #2]
  uint16_t bitpos = 0x00, itmask = 0x00;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	81fb      	strh	r3, [r7, #14]
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	81bb      	strh	r3, [r7, #12]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  bitpos = USART_IT >> 0x08;
 8001cb6:	887b      	ldrh	r3, [r7, #2]
 8001cb8:	0a1b      	lsrs	r3, r3, #8
 8001cba:	81fb      	strh	r3, [r7, #14]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 8001cbc:	89fb      	ldrh	r3, [r7, #14]
 8001cbe:	2201      	movs	r2, #1
 8001cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc4:	81bb      	strh	r3, [r7, #12]
  USARTx->SR = (uint16_t)~itmask;
 8001cc6:	89bb      	ldrh	r3, [r7, #12]
 8001cc8:	43db      	mvns	r3, r3
 8001cca:	b29a      	uxth	r2, r3
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	801a      	strh	r2, [r3, #0]
}
 8001cd0:	bf00      	nop
 8001cd2:	3714      	adds	r7, #20
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cda:	4770      	bx	lr

08001cdc <change_col>:
#include "font8x8_greek.h"
#include "arial8x8_black.h"
#include "arial8x8_italic.h"
#include "arial8x8_regular.h"

uint8_t change_col(char color[16]){
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b084      	sub	sp, #16
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
	uint8_t col;
	if 		(strcmp(color, "wit") == 0) 			col = VGA_COL_WHITE;
 8001ce4:	4958      	ldr	r1, [pc, #352]	; (8001e48 <change_col+0x16c>)
 8001ce6:	6878      	ldr	r0, [r7, #4]
 8001ce8:	f7fe fa6e 	bl	80001c8 <strcmp>
 8001cec:	4603      	mov	r3, r0
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d102      	bne.n	8001cf8 <change_col+0x1c>
 8001cf2:	23ff      	movs	r3, #255	; 0xff
 8001cf4:	73fb      	strb	r3, [r7, #15]
 8001cf6:	e0a1      	b.n	8001e3c <change_col+0x160>
	else if (strcmp(color, "grijs") == 0)			col = VGA_COL_GRAY;
 8001cf8:	4954      	ldr	r1, [pc, #336]	; (8001e4c <change_col+0x170>)
 8001cfa:	6878      	ldr	r0, [r7, #4]
 8001cfc:	f7fe fa64 	bl	80001c8 <strcmp>
 8001d00:	4603      	mov	r3, r0
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d102      	bne.n	8001d0c <change_col+0x30>
 8001d06:	23bf      	movs	r3, #191	; 0xbf
 8001d08:	73fb      	strb	r3, [r7, #15]
 8001d0a:	e097      	b.n	8001e3c <change_col+0x160>
	else if (strcmp(color, "zwart") == 0)			col = VGA_COL_BLACK;
 8001d0c:	4950      	ldr	r1, [pc, #320]	; (8001e50 <change_col+0x174>)
 8001d0e:	6878      	ldr	r0, [r7, #4]
 8001d10:	f7fe fa5a 	bl	80001c8 <strcmp>
 8001d14:	4603      	mov	r3, r0
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d102      	bne.n	8001d20 <change_col+0x44>
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	73fb      	strb	r3, [r7, #15]
 8001d1e:	e08d      	b.n	8001e3c <change_col+0x160>
	else if (strcmp(color, "bruin") == 0)			col = VGA_COL_BROWN;
 8001d20:	494c      	ldr	r1, [pc, #304]	; (8001e54 <change_col+0x178>)
 8001d22:	6878      	ldr	r0, [r7, #4]
 8001d24:	f7fe fa50 	bl	80001c8 <strcmp>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d102      	bne.n	8001d34 <change_col+0x58>
 8001d2e:	23ad      	movs	r3, #173	; 0xad
 8001d30:	73fb      	strb	r3, [r7, #15]
 8001d32:	e083      	b.n	8001e3c <change_col+0x160>
	else if (strcmp(color, "blauw") == 0) 			col = VGA_COL_BLUE;
 8001d34:	4948      	ldr	r1, [pc, #288]	; (8001e58 <change_col+0x17c>)
 8001d36:	6878      	ldr	r0, [r7, #4]
 8001d38:	f7fe fa46 	bl	80001c8 <strcmp>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d102      	bne.n	8001d48 <change_col+0x6c>
 8001d42:	2303      	movs	r3, #3
 8001d44:	73fb      	strb	r3, [r7, #15]
 8001d46:	e079      	b.n	8001e3c <change_col+0x160>
	else if (strcmp(color, "lichtblauw") == 0)		col = VGA_COL_LIGHT_BLUE;
 8001d48:	4944      	ldr	r1, [pc, #272]	; (8001e5c <change_col+0x180>)
 8001d4a:	6878      	ldr	r0, [r7, #4]
 8001d4c:	f7fe fa3c 	bl	80001c8 <strcmp>
 8001d50:	4603      	mov	r3, r0
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d102      	bne.n	8001d5c <change_col+0x80>
 8001d56:	236f      	movs	r3, #111	; 0x6f
 8001d58:	73fb      	strb	r3, [r7, #15]
 8001d5a:	e06f      	b.n	8001e3c <change_col+0x160>
	else if (strcmp(color, "groen") == 0)			col = VGA_COL_GREEN;
 8001d5c:	4940      	ldr	r1, [pc, #256]	; (8001e60 <change_col+0x184>)
 8001d5e:	6878      	ldr	r0, [r7, #4]
 8001d60:	f7fe fa32 	bl	80001c8 <strcmp>
 8001d64:	4603      	mov	r3, r0
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d102      	bne.n	8001d70 <change_col+0x94>
 8001d6a:	231c      	movs	r3, #28
 8001d6c:	73fb      	strb	r3, [r7, #15]
 8001d6e:	e065      	b.n	8001e3c <change_col+0x160>
	else if (strcmp(color, "lichtgroen") == 0)		col = VGA_COL_LIGHT_GREEN;
 8001d70:	493c      	ldr	r1, [pc, #240]	; (8001e64 <change_col+0x188>)
 8001d72:	6878      	ldr	r0, [r7, #4]
 8001d74:	f7fe fa28 	bl	80001c8 <strcmp>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d102      	bne.n	8001d84 <change_col+0xa8>
 8001d7e:	239e      	movs	r3, #158	; 0x9e
 8001d80:	73fb      	strb	r3, [r7, #15]
 8001d82:	e05b      	b.n	8001e3c <change_col+0x160>
	else if (strcmp(color, "rood") == 0)			col = VGA_COL_RED;
 8001d84:	4938      	ldr	r1, [pc, #224]	; (8001e68 <change_col+0x18c>)
 8001d86:	6878      	ldr	r0, [r7, #4]
 8001d88:	f7fe fa1e 	bl	80001c8 <strcmp>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d102      	bne.n	8001d98 <change_col+0xbc>
 8001d92:	23e0      	movs	r3, #224	; 0xe0
 8001d94:	73fb      	strb	r3, [r7, #15]
 8001d96:	e051      	b.n	8001e3c <change_col+0x160>
	else if (strcmp(color, "lichtrood") == 0)		col = VGA_COL_LIGHT_RED;
 8001d98:	4934      	ldr	r1, [pc, #208]	; (8001e6c <change_col+0x190>)
 8001d9a:	6878      	ldr	r0, [r7, #4]
 8001d9c:	f7fe fa14 	bl	80001c8 <strcmp>
 8001da0:	4603      	mov	r3, r0
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d102      	bne.n	8001dac <change_col+0xd0>
 8001da6:	23e9      	movs	r3, #233	; 0xe9
 8001da8:	73fb      	strb	r3, [r7, #15]
 8001daa:	e047      	b.n	8001e3c <change_col+0x160>
	else if (strcmp(color, "cyaan") == 0)			col = VGA_COL_CYAN;
 8001dac:	4930      	ldr	r1, [pc, #192]	; (8001e70 <change_col+0x194>)
 8001dae:	6878      	ldr	r0, [r7, #4]
 8001db0:	f7fe fa0a 	bl	80001c8 <strcmp>
 8001db4:	4603      	mov	r3, r0
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d102      	bne.n	8001dc0 <change_col+0xe4>
 8001dba:	231f      	movs	r3, #31
 8001dbc:	73fb      	strb	r3, [r7, #15]
 8001dbe:	e03d      	b.n	8001e3c <change_col+0x160>
	else if (strcmp(color, "lichtcyan") == 0)		col = VGA_COL_LIGHT_CYAN;
 8001dc0:	492c      	ldr	r1, [pc, #176]	; (8001e74 <change_col+0x198>)
 8001dc2:	6878      	ldr	r0, [r7, #4]
 8001dc4:	f7fe fa00 	bl	80001c8 <strcmp>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d102      	bne.n	8001dd4 <change_col+0xf8>
 8001dce:	23bf      	movs	r3, #191	; 0xbf
 8001dd0:	73fb      	strb	r3, [r7, #15]
 8001dd2:	e033      	b.n	8001e3c <change_col+0x160>
	else if (strcmp(color, "magenta") == 0)			col = VGA_COL_MAGENTA;
 8001dd4:	4928      	ldr	r1, [pc, #160]	; (8001e78 <change_col+0x19c>)
 8001dd6:	6878      	ldr	r0, [r7, #4]
 8001dd8:	f7fe f9f6 	bl	80001c8 <strcmp>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d102      	bne.n	8001de8 <change_col+0x10c>
 8001de2:	23e3      	movs	r3, #227	; 0xe3
 8001de4:	73fb      	strb	r3, [r7, #15]
 8001de6:	e029      	b.n	8001e3c <change_col+0x160>
	else if (strcmp(color, "lichtmagenta") == 0)	col = VGA_COL_LIGHT_MAGENTA;
 8001de8:	4924      	ldr	r1, [pc, #144]	; (8001e7c <change_col+0x1a0>)
 8001dea:	6878      	ldr	r0, [r7, #4]
 8001dec:	f7fe f9ec 	bl	80001c8 <strcmp>
 8001df0:	4603      	mov	r3, r0
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d102      	bne.n	8001dfc <change_col+0x120>
 8001df6:	23f7      	movs	r3, #247	; 0xf7
 8001df8:	73fb      	strb	r3, [r7, #15]
 8001dfa:	e01f      	b.n	8001e3c <change_col+0x160>
	else if (strcmp(color, "geel") == 0)			col = VGA_COL_YELLOW;
 8001dfc:	4920      	ldr	r1, [pc, #128]	; (8001e80 <change_col+0x1a4>)
 8001dfe:	6878      	ldr	r0, [r7, #4]
 8001e00:	f7fe f9e2 	bl	80001c8 <strcmp>
 8001e04:	4603      	mov	r3, r0
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d102      	bne.n	8001e10 <change_col+0x134>
 8001e0a:	23fc      	movs	r3, #252	; 0xfc
 8001e0c:	73fb      	strb	r3, [r7, #15]
 8001e0e:	e015      	b.n	8001e3c <change_col+0x160>
	else if (strcmp(color, "roze") == 0)			col = VGA_COL_PINK;
 8001e10:	491c      	ldr	r1, [pc, #112]	; (8001e84 <change_col+0x1a8>)
 8001e12:	6878      	ldr	r0, [r7, #4]
 8001e14:	f7fe f9d8 	bl	80001c8 <strcmp>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d102      	bne.n	8001e24 <change_col+0x148>
 8001e1e:	23ef      	movs	r3, #239	; 0xef
 8001e20:	73fb      	strb	r3, [r7, #15]
 8001e22:	e00b      	b.n	8001e3c <change_col+0x160>
	else if (strcmp(color, "paars") == 0)			col = VGA_COL_PURPLE;
 8001e24:	4918      	ldr	r1, [pc, #96]	; (8001e88 <change_col+0x1ac>)
 8001e26:	6878      	ldr	r0, [r7, #4]
 8001e28:	f7fe f9ce 	bl	80001c8 <strcmp>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d102      	bne.n	8001e38 <change_col+0x15c>
 8001e32:	2382      	movs	r3, #130	; 0x82
 8001e34:	73fb      	strb	r3, [r7, #15]
 8001e36:	e001      	b.n	8001e3c <change_col+0x160>
	else 											col = VGA_COL_WHITE; // Error?
 8001e38:	23ff      	movs	r3, #255	; 0xff
 8001e3a:	73fb      	strb	r3, [r7, #15]
	//enum

	return col;
 8001e3c:	7bfb      	ldrb	r3, [r7, #15]
};
 8001e3e:	4618      	mov	r0, r3
 8001e40:	3710      	adds	r7, #16
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	bf00      	nop
 8001e48:	08004e9c 	.word	0x08004e9c
 8001e4c:	08004ea0 	.word	0x08004ea0
 8001e50:	08004ea8 	.word	0x08004ea8
 8001e54:	08004eb0 	.word	0x08004eb0
 8001e58:	08004eb8 	.word	0x08004eb8
 8001e5c:	08004ec0 	.word	0x08004ec0
 8001e60:	08004ecc 	.word	0x08004ecc
 8001e64:	08004ed4 	.word	0x08004ed4
 8001e68:	08004ee0 	.word	0x08004ee0
 8001e6c:	08004ee8 	.word	0x08004ee8
 8001e70:	08004ef4 	.word	0x08004ef4
 8001e74:	08004efc 	.word	0x08004efc
 8001e78:	08004f08 	.word	0x08004f08
 8001e7c:	08004f10 	.word	0x08004f10
 8001e80:	08004f20 	.word	0x08004f20
 8001e84:	08004f28 	.word	0x08004f28
 8001e88:	08004f30 	.word	0x08004f30

08001e8c <line>:

uint8_t line(int16_t xi, int16_t yi, int16_t xii, int16_t yii, uint8_t thickness, char color[16])
{
 8001e8c:	b590      	push	{r4, r7, lr}
 8001e8e:	b099      	sub	sp, #100	; 0x64
 8001e90:	af02      	add	r7, sp, #8
 8001e92:	4604      	mov	r4, r0
 8001e94:	4608      	mov	r0, r1
 8001e96:	4611      	mov	r1, r2
 8001e98:	461a      	mov	r2, r3
 8001e9a:	4623      	mov	r3, r4
 8001e9c:	80fb      	strh	r3, [r7, #6]
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	80bb      	strh	r3, [r7, #4]
 8001ea2:	460b      	mov	r3, r1
 8001ea4:	807b      	strh	r3, [r7, #2]
 8001ea6:	4613      	mov	r3, r2
 8001ea8:	803b      	strh	r3, [r7, #0]
	len = sizeof(x1) + sizeof(y1) + sizeof(x2) + sizeof(y2) + sizeof(thickness) + strlen(color) + 1;
	UART_printf(len + 6, "\n%d\t%d\t%d\t%d\t%d\t%s", x1, y1, x2, y2, thickness, color);
	#endif

	int16_t x1,x2,y1,y2;
	x1 = xi;
 8001eaa:	88fb      	ldrh	r3, [r7, #6]
 8001eac:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
	y1 = yi;
 8001eb0:	88bb      	ldrh	r3, [r7, #4]
 8001eb2:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
	x2 = xii;
 8001eb6:	887b      	ldrh	r3, [r7, #2]
 8001eb8:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
	y2 = yii;
 8001ebc:	883b      	ldrh	r3, [r7, #0]
 8001ebe:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
	uint8_t col = change_col(color);
 8001ec2:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8001ec4:	f7ff ff0a 	bl	8001cdc <change_col>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	int dx =  abs (x2 - x1), sx = x1 < x2 ? 1 : -1;
 8001ece:	f9b7 204a 	ldrsh.w	r2, [r7, #74]	; 0x4a
 8001ed2:	f9b7 3056 	ldrsh.w	r3, [r7, #86]	; 0x56
 8001ed6:	1ad3      	subs	r3, r2, r3
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	bfb8      	it	lt
 8001edc:	425b      	neglt	r3, r3
 8001ede:	643b      	str	r3, [r7, #64]	; 0x40
 8001ee0:	f9b7 2056 	ldrsh.w	r2, [r7, #86]	; 0x56
 8001ee4:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8001ee8:	429a      	cmp	r2, r3
 8001eea:	da01      	bge.n	8001ef0 <line+0x64>
 8001eec:	2301      	movs	r3, #1
 8001eee:	e001      	b.n	8001ef4 <line+0x68>
 8001ef0:	f04f 33ff 	mov.w	r3, #4294967295
 8001ef4:	63fb      	str	r3, [r7, #60]	; 0x3c
	int dy =  ((-1) * abs (y2 - y1)), sy = y1 < y2 ? 1 : -1;
 8001ef6:	f9b7 2048 	ldrsh.w	r2, [r7, #72]	; 0x48
 8001efa:	f9b7 3054 	ldrsh.w	r3, [r7, #84]	; 0x54
 8001efe:	1ad3      	subs	r3, r2, r3
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	bfb8      	it	lt
 8001f04:	425b      	neglt	r3, r3
 8001f06:	425b      	negs	r3, r3
 8001f08:	63bb      	str	r3, [r7, #56]	; 0x38
 8001f0a:	f9b7 2054 	ldrsh.w	r2, [r7, #84]	; 0x54
 8001f0e:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	; 0x48
 8001f12:	429a      	cmp	r2, r3
 8001f14:	da01      	bge.n	8001f1a <line+0x8e>
 8001f16:	2301      	movs	r3, #1
 8001f18:	e001      	b.n	8001f1e <line+0x92>
 8001f1a:	f04f 33ff 	mov.w	r3, #4294967295
 8001f1e:	637b      	str	r3, [r7, #52]	; 0x34
	int err = dx + dy, e2; /* error value e_xy */
 8001f20:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001f22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f24:	4413      	add	r3, r2
 8001f26:	653b      	str	r3, [r7, #80]	; 0x50
	float rc, x_rc, y_rc;
	float  x_r, y_r;

	x_r = x2-x1;
 8001f28:	f9b7 204a 	ldrsh.w	r2, [r7, #74]	; 0x4a
 8001f2c:	f9b7 3056 	ldrsh.w	r3, [r7, #86]	; 0x56
 8001f30:	1ad3      	subs	r3, r2, r3
 8001f32:	ee07 3a90 	vmov	s15, r3
 8001f36:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f3a:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	y_r = y2-y1;
 8001f3e:	f9b7 2048 	ldrsh.w	r2, [r7, #72]	; 0x48
 8001f42:	f9b7 3054 	ldrsh.w	r3, [r7, #84]	; 0x54
 8001f46:	1ad3      	subs	r3, r2, r3
 8001f48:	ee07 3a90 	vmov	s15, r3
 8001f4c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f50:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	x_rc = y_r *-1; //door onderstaande berekening ontstaat er een lijn die 90graden op de te tekenen lijn achterloopt
 8001f54:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001f58:	eef1 7a67 	vneg.f32	s15, s15
 8001f5c:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	y_rc = x_r;
 8001f60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f62:	627b      	str	r3, [r7, #36]	; 0x24
	rc= sqrt((x_rc*x_rc)+(y_rc*y_rc));
 8001f64:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8001f68:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001f6c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f70:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8001f74:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001f78:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f7c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f80:	ee17 0a90 	vmov	r0, s15
 8001f84:	f7fe fa96 	bl	80004b4 <__aeabi_f2d>
 8001f88:	4603      	mov	r3, r0
 8001f8a:	460c      	mov	r4, r1
 8001f8c:	ec44 3b10 	vmov	d0, r3, r4
 8001f90:	f002 fe58 	bl	8004c44 <sqrt>
 8001f94:	ec54 3b10 	vmov	r3, r4, d0
 8001f98:	4618      	mov	r0, r3
 8001f9a:	4621      	mov	r1, r4
 8001f9c:	f7fe fdd6 	bl	8000b4c <__aeabi_d2f>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	623b      	str	r3, [r7, #32]

	while(1){  /* loop */
		UB_VGA_SetPixel(x1,y1,col);
 8001fa4:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8001fa8:	f8b7 1054 	ldrh.w	r1, [r7, #84]	; 0x54
 8001fac:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	f001 fedf 	bl	8003d74 <UB_VGA_SetPixel>
	  if(x1 == x2 && y1 == y2) break;
 8001fb6:	f9b7 2056 	ldrsh.w	r2, [r7, #86]	; 0x56
 8001fba:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8001fbe:	429a      	cmp	r2, r3
 8001fc0:	d105      	bne.n	8001fce <line+0x142>
 8001fc2:	f9b7 2054 	ldrsh.w	r2, [r7, #84]	; 0x54
 8001fc6:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	; 0x48
 8001fca:	429a      	cmp	r2, r3
 8001fcc:	d023      	beq.n	8002016 <line+0x18a>
	  e2 = 2 * err;
 8001fce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001fd0:	005b      	lsls	r3, r3, #1
 8001fd2:	61fb      	str	r3, [r7, #28]
	  if (e2 >= dy) { err += dy; x1 += sx; } /* e_xy+e_x > 0 */
 8001fd4:	69fa      	ldr	r2, [r7, #28]
 8001fd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001fd8:	429a      	cmp	r2, r3
 8001fda:	db0b      	blt.n	8001ff4 <line+0x168>
 8001fdc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8001fde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001fe0:	4413      	add	r3, r2
 8001fe2:	653b      	str	r3, [r7, #80]	; 0x50
 8001fe4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001fe6:	b29a      	uxth	r2, r3
 8001fe8:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8001fec:	4413      	add	r3, r2
 8001fee:	b29b      	uxth	r3, r3
 8001ff0:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
	  if (e2 <= dx) { err += dx; y1 += sy; } /* e_xy+e_y < 0 */
 8001ff4:	69fa      	ldr	r2, [r7, #28]
 8001ff6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001ff8:	429a      	cmp	r2, r3
 8001ffa:	dcd3      	bgt.n	8001fa4 <line+0x118>
 8001ffc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8001ffe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002000:	4413      	add	r3, r2
 8002002:	653b      	str	r3, [r7, #80]	; 0x50
 8002004:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002006:	b29a      	uxth	r2, r3
 8002008:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800200c:	4413      	add	r3, r2
 800200e:	b29b      	uxth	r3, r3
 8002010:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
		UB_VGA_SetPixel(x1,y1,col);
 8002014:	e7c6      	b.n	8001fa4 <line+0x118>
	  if(x1 == x2 && y1 == y2) break;
 8002016:	bf00      	nop
	}

	for (int i=1; i<= thickness; i++) {
 8002018:	2301      	movs	r3, #1
 800201a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800201c:	e053      	b.n	80020c6 <line+0x23a>
		int xx= (i/rc)*x_rc+xi; // casten misschien?
 800201e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002020:	ee07 3a90 	vmov	s15, r3
 8002024:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002028:	edd7 7a08 	vldr	s15, [r7, #32]
 800202c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002030:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002034:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002038:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800203c:	ee07 3a90 	vmov	s15, r3
 8002040:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002044:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002048:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800204c:	ee17 3a90 	vmov	r3, s15
 8002050:	61bb      	str	r3, [r7, #24]
		int yy= (i/rc)*y_rc+yi;
 8002052:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002054:	ee07 3a90 	vmov	s15, r3
 8002058:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800205c:	edd7 7a08 	vldr	s15, [r7, #32]
 8002060:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002064:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002068:	ee27 7a27 	vmul.f32	s14, s14, s15
 800206c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002070:	ee07 3a90 	vmov	s15, r3
 8002074:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002078:	ee77 7a27 	vadd.f32	s15, s14, s15
 800207c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002080:	ee17 3a90 	vmov	r3, s15
 8002084:	617b      	str	r3, [r7, #20]
		int x02=  (xx-xi) + xii;
 8002086:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800208a:	69ba      	ldr	r2, [r7, #24]
 800208c:	1ad2      	subs	r2, r2, r3
 800208e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002092:	4413      	add	r3, r2
 8002094:	613b      	str	r3, [r7, #16]
		int y02= (yy-yi)+ yii;
 8002096:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800209a:	697a      	ldr	r2, [r7, #20]
 800209c:	1ad2      	subs	r2, r2, r3
 800209e:	f9b7 3000 	ldrsh.w	r3, [r7]
 80020a2:	4413      	add	r3, r2
 80020a4:	60fb      	str	r3, [r7, #12]
		lijn(xx,yy,x02,y02,color);
 80020a6:	69bb      	ldr	r3, [r7, #24]
 80020a8:	b218      	sxth	r0, r3
 80020aa:	697b      	ldr	r3, [r7, #20]
 80020ac:	b219      	sxth	r1, r3
 80020ae:	693b      	ldr	r3, [r7, #16]
 80020b0:	b21a      	sxth	r2, r3
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	b21c      	sxth	r4, r3
 80020b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80020b8:	9300      	str	r3, [sp, #0]
 80020ba:	4623      	mov	r3, r4
 80020bc:	f000 f80d 	bl	80020da <lijn>
	for (int i=1; i<= thickness; i++) {
 80020c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80020c2:	3301      	adds	r3, #1
 80020c4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80020c6:	f897 2068 	ldrb.w	r2, [r7, #104]	; 0x68
 80020ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80020cc:	429a      	cmp	r2, r3
 80020ce:	daa6      	bge.n	800201e <line+0x192>
	}

	return 1;
 80020d0:	2301      	movs	r3, #1
};
 80020d2:	4618      	mov	r0, r3
 80020d4:	375c      	adds	r7, #92	; 0x5c
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bd90      	pop	{r4, r7, pc}

080020da <lijn>:

void lijn(int16_t x1, int16_t y1, int16_t x2, int16_t y2, char color[16]){
 80020da:	b590      	push	{r4, r7, lr}
 80020dc:	b08b      	sub	sp, #44	; 0x2c
 80020de:	af00      	add	r7, sp, #0
 80020e0:	4604      	mov	r4, r0
 80020e2:	4608      	mov	r0, r1
 80020e4:	4611      	mov	r1, r2
 80020e6:	461a      	mov	r2, r3
 80020e8:	4623      	mov	r3, r4
 80020ea:	80fb      	strh	r3, [r7, #6]
 80020ec:	4603      	mov	r3, r0
 80020ee:	80bb      	strh	r3, [r7, #4]
 80020f0:	460b      	mov	r3, r1
 80020f2:	807b      	strh	r3, [r7, #2]
 80020f4:	4613      	mov	r3, r2
 80020f6:	803b      	strh	r3, [r7, #0]
	uint8_t col = change_col(color);
 80020f8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80020fa:	f7ff fdef 	bl	8001cdc <change_col>
 80020fe:	4603      	mov	r3, r0
 8002100:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	int dx =  abs (x2 - x1), sx = x1 < x2 ? 1 :  - 1;
 8002104:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8002108:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800210c:	1ad3      	subs	r3, r2, r3
 800210e:	2b00      	cmp	r3, #0
 8002110:	bfb8      	it	lt
 8002112:	425b      	neglt	r3, r3
 8002114:	61fb      	str	r3, [r7, #28]
 8002116:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800211a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800211e:	429a      	cmp	r2, r3
 8002120:	da01      	bge.n	8002126 <lijn+0x4c>
 8002122:	2301      	movs	r3, #1
 8002124:	e001      	b.n	800212a <lijn+0x50>
 8002126:	f04f 33ff 	mov.w	r3, #4294967295
 800212a:	61bb      	str	r3, [r7, #24]
	int dy =  - abs (y2 - y1), sy = y1 < y2 ? 1 :  - 1;
 800212c:	f9b7 2000 	ldrsh.w	r2, [r7]
 8002130:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002134:	1ad3      	subs	r3, r2, r3
 8002136:	2b00      	cmp	r3, #0
 8002138:	bfb8      	it	lt
 800213a:	425b      	neglt	r3, r3
 800213c:	425b      	negs	r3, r3
 800213e:	617b      	str	r3, [r7, #20]
 8002140:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8002144:	f9b7 3000 	ldrsh.w	r3, [r7]
 8002148:	429a      	cmp	r2, r3
 800214a:	da01      	bge.n	8002150 <lijn+0x76>
 800214c:	2301      	movs	r3, #1
 800214e:	e001      	b.n	8002154 <lijn+0x7a>
 8002150:	f04f 33ff 	mov.w	r3, #4294967295
 8002154:	613b      	str	r3, [r7, #16]
	int err = dx + dy, e2; /* error value e_xy */
 8002156:	69fa      	ldr	r2, [r7, #28]
 8002158:	697b      	ldr	r3, [r7, #20]
 800215a:	4413      	add	r3, r2
 800215c:	627b      	str	r3, [r7, #36]	; 0x24

	while(1){  /* loop */
	  UB_VGA_SetPixel(x1, y1, col);
 800215e:	88fb      	ldrh	r3, [r7, #6]
 8002160:	88b9      	ldrh	r1, [r7, #4]
 8002162:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8002166:	4618      	mov	r0, r3
 8002168:	f001 fe04 	bl	8003d74 <UB_VGA_SetPixel>
	  UB_VGA_SetPixel(x1, y1+1, col);
 800216c:	88f8      	ldrh	r0, [r7, #6]
 800216e:	88bb      	ldrh	r3, [r7, #4]
 8002170:	3301      	adds	r3, #1
 8002172:	b29b      	uxth	r3, r3
 8002174:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8002178:	4619      	mov	r1, r3
 800217a:	f001 fdfb 	bl	8003d74 <UB_VGA_SetPixel>
	  if (x1 == x2 && y1 == y2) break;
 800217e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002182:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002186:	429a      	cmp	r2, r3
 8002188:	d105      	bne.n	8002196 <lijn+0xbc>
 800218a:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800218e:	f9b7 3000 	ldrsh.w	r3, [r7]
 8002192:	429a      	cmp	r2, r3
 8002194:	d01f      	beq.n	80021d6 <lijn+0xfc>
	  e2 = 2 * err;
 8002196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002198:	005b      	lsls	r3, r3, #1
 800219a:	60fb      	str	r3, [r7, #12]
	  if (e2 >= dy) { err += dy; x1 += sx; } /* e_xy + e_x > 0 */
 800219c:	68fa      	ldr	r2, [r7, #12]
 800219e:	697b      	ldr	r3, [r7, #20]
 80021a0:	429a      	cmp	r2, r3
 80021a2:	db09      	blt.n	80021b8 <lijn+0xde>
 80021a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80021a6:	697b      	ldr	r3, [r7, #20]
 80021a8:	4413      	add	r3, r2
 80021aa:	627b      	str	r3, [r7, #36]	; 0x24
 80021ac:	69bb      	ldr	r3, [r7, #24]
 80021ae:	b29a      	uxth	r2, r3
 80021b0:	88fb      	ldrh	r3, [r7, #6]
 80021b2:	4413      	add	r3, r2
 80021b4:	b29b      	uxth	r3, r3
 80021b6:	80fb      	strh	r3, [r7, #6]
	  if (e2 <= dx) { err += dx; y1 += sy; } /* e_xy + e_y < 0 */
 80021b8:	68fa      	ldr	r2, [r7, #12]
 80021ba:	69fb      	ldr	r3, [r7, #28]
 80021bc:	429a      	cmp	r2, r3
 80021be:	dcce      	bgt.n	800215e <lijn+0x84>
 80021c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80021c2:	69fb      	ldr	r3, [r7, #28]
 80021c4:	4413      	add	r3, r2
 80021c6:	627b      	str	r3, [r7, #36]	; 0x24
 80021c8:	693b      	ldr	r3, [r7, #16]
 80021ca:	b29a      	uxth	r2, r3
 80021cc:	88bb      	ldrh	r3, [r7, #4]
 80021ce:	4413      	add	r3, r2
 80021d0:	b29b      	uxth	r3, r3
 80021d2:	80bb      	strh	r3, [r7, #4]
	  UB_VGA_SetPixel(x1, y1, col);
 80021d4:	e7c3      	b.n	800215e <lijn+0x84>
	  if (x1 == x2 && y1 == y2) break;
 80021d6:	bf00      	nop
	}
}
 80021d8:	bf00      	nop
 80021da:	372c      	adds	r7, #44	; 0x2c
 80021dc:	46bd      	mov	sp, r7
 80021de:	bd90      	pop	{r4, r7, pc}

080021e0 <arrow>:

uint8_t arrow(int16_t x1, int16_t y1, int16_t x2, int16_t y2, uint8_t thickness, char color[16])
{
 80021e0:	b490      	push	{r4, r7}
 80021e2:	b082      	sub	sp, #8
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	4604      	mov	r4, r0
 80021e8:	4608      	mov	r0, r1
 80021ea:	4611      	mov	r1, r2
 80021ec:	461a      	mov	r2, r3
 80021ee:	4623      	mov	r3, r4
 80021f0:	80fb      	strh	r3, [r7, #6]
 80021f2:	4603      	mov	r3, r0
 80021f4:	80bb      	strh	r3, [r7, #4]
 80021f6:	460b      	mov	r3, r1
 80021f8:	807b      	strh	r3, [r7, #2]
 80021fa:	4613      	mov	r3, r2
 80021fc:	803b      	strh	r3, [r7, #0]
	len = sizeof(x1) + sizeof(y1) + sizeof(x2) + sizeof(y2) + sizeof(thickness) + strlen(color) + 1;
	UART_printf(len + 6, "\n%d\t%d\t%d\t%d\t%d\t%s", x1, y1, x2, y2, thickness, color);
	#endif
//	uint8_t col = change_col(color);

	return 2;
 80021fe:	2302      	movs	r3, #2
};
 8002200:	4618      	mov	r0, r3
 8002202:	3708      	adds	r7, #8
 8002204:	46bd      	mov	sp, r7
 8002206:	bc90      	pop	{r4, r7}
 8002208:	4770      	bx	lr
	...

0800220c <ellipse>:

uint8_t ellipse(int16_t xc, int16_t yc, int16_t rx, int16_t ry, char color[16])
{
 800220c:	b5b0      	push	{r4, r5, r7, lr}
 800220e:	b086      	sub	sp, #24
 8002210:	af00      	add	r7, sp, #0
 8002212:	4604      	mov	r4, r0
 8002214:	4608      	mov	r0, r1
 8002216:	4611      	mov	r1, r2
 8002218:	461a      	mov	r2, r3
 800221a:	4623      	mov	r3, r4
 800221c:	80fb      	strh	r3, [r7, #6]
 800221e:	4603      	mov	r3, r0
 8002220:	80bb      	strh	r3, [r7, #4]
 8002222:	460b      	mov	r3, r1
 8002224:	807b      	strh	r3, [r7, #2]
 8002226:	4613      	mov	r3, r2
 8002228:	803b      	strh	r3, [r7, #0]
	UART_puts("\nEllipse\nX1\tY1\txRadius\tyRadius\tColor");
	len = sizeof(x1) + sizeof(y1) + sizeof(xRadius) + sizeof(yRadius) + strlen(color) + 1;
	UART_printf(len + 5, "\n%d\t%d\t%d\t%d\t%s", x1, y1, xRadius, yRadius, color);
	#endif

	uint8_t col = change_col(color);
 800222a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800222c:	f7ff fd56 	bl	8001cdc <change_col>
 8002230:	4603      	mov	r3, r0
 8002232:	72fb      	strb	r3, [r7, #11]

   int x, y, p;
   x=0;
 8002234:	2300      	movs	r3, #0
 8002236:	617b      	str	r3, [r7, #20]
   y=ry;
 8002238:	f9b7 3000 	ldrsh.w	r3, [r7]
 800223c:	613b      	str	r3, [r7, #16]
   p=(ry*ry)-(rx*rx*ry)+((rx*rx)/4);
 800223e:	f9b7 2000 	ldrsh.w	r2, [r7]
 8002242:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002246:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 800224a:	fb01 f303 	mul.w	r3, r1, r3
 800224e:	1ad3      	subs	r3, r2, r3
 8002250:	f9b7 2000 	ldrsh.w	r2, [r7]
 8002254:	fb02 f203 	mul.w	r2, r2, r3
 8002258:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800225c:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 8002260:	fb01 f303 	mul.w	r3, r1, r3
 8002264:	2b00      	cmp	r3, #0
 8002266:	da00      	bge.n	800226a <ellipse+0x5e>
 8002268:	3303      	adds	r3, #3
 800226a:	109b      	asrs	r3, r3, #2
 800226c:	4413      	add	r3, r2
 800226e:	60fb      	str	r3, [r7, #12]
   while((2*x*ry*ry)<(2*y*rx*rx))
 8002270:	e077      	b.n	8002362 <ellipse+0x156>
   {
		 UB_VGA_SetPixel(xc+x,yc-y,col);
 8002272:	697b      	ldr	r3, [r7, #20]
 8002274:	b29a      	uxth	r2, r3
 8002276:	88fb      	ldrh	r3, [r7, #6]
 8002278:	4413      	add	r3, r2
 800227a:	b298      	uxth	r0, r3
 800227c:	88ba      	ldrh	r2, [r7, #4]
 800227e:	693b      	ldr	r3, [r7, #16]
 8002280:	b29b      	uxth	r3, r3
 8002282:	1ad3      	subs	r3, r2, r3
 8002284:	b29b      	uxth	r3, r3
 8002286:	7afa      	ldrb	r2, [r7, #11]
 8002288:	4619      	mov	r1, r3
 800228a:	f001 fd73 	bl	8003d74 <UB_VGA_SetPixel>
		 UB_VGA_SetPixel(xc-x,yc+y,col);
 800228e:	88fa      	ldrh	r2, [r7, #6]
 8002290:	697b      	ldr	r3, [r7, #20]
 8002292:	b29b      	uxth	r3, r3
 8002294:	1ad3      	subs	r3, r2, r3
 8002296:	b298      	uxth	r0, r3
 8002298:	693b      	ldr	r3, [r7, #16]
 800229a:	b29a      	uxth	r2, r3
 800229c:	88bb      	ldrh	r3, [r7, #4]
 800229e:	4413      	add	r3, r2
 80022a0:	b29b      	uxth	r3, r3
 80022a2:	7afa      	ldrb	r2, [r7, #11]
 80022a4:	4619      	mov	r1, r3
 80022a6:	f001 fd65 	bl	8003d74 <UB_VGA_SetPixel>
		 UB_VGA_SetPixel(xc+x,yc+y,col);
 80022aa:	697b      	ldr	r3, [r7, #20]
 80022ac:	b29a      	uxth	r2, r3
 80022ae:	88fb      	ldrh	r3, [r7, #6]
 80022b0:	4413      	add	r3, r2
 80022b2:	b298      	uxth	r0, r3
 80022b4:	693b      	ldr	r3, [r7, #16]
 80022b6:	b29a      	uxth	r2, r3
 80022b8:	88bb      	ldrh	r3, [r7, #4]
 80022ba:	4413      	add	r3, r2
 80022bc:	b29b      	uxth	r3, r3
 80022be:	7afa      	ldrb	r2, [r7, #11]
 80022c0:	4619      	mov	r1, r3
 80022c2:	f001 fd57 	bl	8003d74 <UB_VGA_SetPixel>
		 UB_VGA_SetPixel(xc-x,yc-y,col);
 80022c6:	88fa      	ldrh	r2, [r7, #6]
 80022c8:	697b      	ldr	r3, [r7, #20]
 80022ca:	b29b      	uxth	r3, r3
 80022cc:	1ad3      	subs	r3, r2, r3
 80022ce:	b298      	uxth	r0, r3
 80022d0:	88ba      	ldrh	r2, [r7, #4]
 80022d2:	693b      	ldr	r3, [r7, #16]
 80022d4:	b29b      	uxth	r3, r3
 80022d6:	1ad3      	subs	r3, r2, r3
 80022d8:	b29b      	uxth	r3, r3
 80022da:	7afa      	ldrb	r2, [r7, #11]
 80022dc:	4619      	mov	r1, r3
 80022de:	f001 fd49 	bl	8003d74 <UB_VGA_SetPixel>

		if(p<0)
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	da17      	bge.n	8002318 <ellipse+0x10c>
		{
	 x=x+1;
 80022e8:	697b      	ldr	r3, [r7, #20]
 80022ea:	3301      	adds	r3, #1
 80022ec:	617b      	str	r3, [r7, #20]
	 p=p+(2*ry*ry*x)+(ry*ry);
 80022ee:	f9b7 3000 	ldrsh.w	r3, [r7]
 80022f2:	005b      	lsls	r3, r3, #1
 80022f4:	f9b7 2000 	ldrsh.w	r2, [r7]
 80022f8:	fb02 f303 	mul.w	r3, r2, r3
 80022fc:	697a      	ldr	r2, [r7, #20]
 80022fe:	fb02 f203 	mul.w	r2, r2, r3
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	441a      	add	r2, r3
 8002306:	f9b7 3000 	ldrsh.w	r3, [r7]
 800230a:	f9b7 1000 	ldrsh.w	r1, [r7]
 800230e:	fb01 f303 	mul.w	r3, r1, r3
 8002312:	4413      	add	r3, r2
 8002314:	60fb      	str	r3, [r7, #12]
 8002316:	e024      	b.n	8002362 <ellipse+0x156>
		}
		else
		{
	 x=x+1;
 8002318:	697b      	ldr	r3, [r7, #20]
 800231a:	3301      	adds	r3, #1
 800231c:	617b      	str	r3, [r7, #20]
	 y=y-1;
 800231e:	693b      	ldr	r3, [r7, #16]
 8002320:	3b01      	subs	r3, #1
 8002322:	613b      	str	r3, [r7, #16]
	 p=p+(2*ry*ry*x+ry*ry)-(2*rx*rx*y);
 8002324:	f9b7 3000 	ldrsh.w	r3, [r7]
 8002328:	005b      	lsls	r3, r3, #1
 800232a:	f9b7 2000 	ldrsh.w	r2, [r7]
 800232e:	fb02 f303 	mul.w	r3, r2, r3
 8002332:	697a      	ldr	r2, [r7, #20]
 8002334:	fb02 f203 	mul.w	r2, r2, r3
 8002338:	f9b7 3000 	ldrsh.w	r3, [r7]
 800233c:	f9b7 1000 	ldrsh.w	r1, [r7]
 8002340:	fb01 f303 	mul.w	r3, r1, r3
 8002344:	441a      	add	r2, r3
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	441a      	add	r2, r3
 800234a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800234e:	005b      	lsls	r3, r3, #1
 8002350:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 8002354:	fb01 f303 	mul.w	r3, r1, r3
 8002358:	6939      	ldr	r1, [r7, #16]
 800235a:	fb01 f303 	mul.w	r3, r1, r3
 800235e:	1ad3      	subs	r3, r2, r3
 8002360:	60fb      	str	r3, [r7, #12]
   while((2*x*ry*ry)<(2*y*rx*rx))
 8002362:	697b      	ldr	r3, [r7, #20]
 8002364:	005b      	lsls	r3, r3, #1
 8002366:	f9b7 2000 	ldrsh.w	r2, [r7]
 800236a:	fb02 f303 	mul.w	r3, r2, r3
 800236e:	f9b7 2000 	ldrsh.w	r2, [r7]
 8002372:	fb02 f203 	mul.w	r2, r2, r3
 8002376:	693b      	ldr	r3, [r7, #16]
 8002378:	005b      	lsls	r3, r3, #1
 800237a:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 800237e:	fb01 f303 	mul.w	r3, r1, r3
 8002382:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 8002386:	fb01 f303 	mul.w	r3, r1, r3
 800238a:	429a      	cmp	r2, r3
 800238c:	f6ff af71 	blt.w	8002272 <ellipse+0x66>
		}
   }
   p=((float)x+0.5)*((float)x+0.5)*ry*ry+(y-1)*(y-1)*rx*rx-rx*rx*ry*ry;
 8002390:	697b      	ldr	r3, [r7, #20]
 8002392:	ee07 3a90 	vmov	s15, r3
 8002396:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800239a:	ee17 0a90 	vmov	r0, s15
 800239e:	f7fe f889 	bl	80004b4 <__aeabi_f2d>
 80023a2:	f04f 0200 	mov.w	r2, #0
 80023a6:	4b7c      	ldr	r3, [pc, #496]	; (8002598 <ellipse+0x38c>)
 80023a8:	f7fd ff26 	bl	80001f8 <__adddf3>
 80023ac:	4603      	mov	r3, r0
 80023ae:	460c      	mov	r4, r1
 80023b0:	4625      	mov	r5, r4
 80023b2:	461c      	mov	r4, r3
 80023b4:	697b      	ldr	r3, [r7, #20]
 80023b6:	ee07 3a90 	vmov	s15, r3
 80023ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80023be:	ee17 0a90 	vmov	r0, s15
 80023c2:	f7fe f877 	bl	80004b4 <__aeabi_f2d>
 80023c6:	f04f 0200 	mov.w	r2, #0
 80023ca:	4b73      	ldr	r3, [pc, #460]	; (8002598 <ellipse+0x38c>)
 80023cc:	f7fd ff14 	bl	80001f8 <__adddf3>
 80023d0:	4602      	mov	r2, r0
 80023d2:	460b      	mov	r3, r1
 80023d4:	4620      	mov	r0, r4
 80023d6:	4629      	mov	r1, r5
 80023d8:	f7fe f8c0 	bl	800055c <__aeabi_dmul>
 80023dc:	4603      	mov	r3, r0
 80023de:	460c      	mov	r4, r1
 80023e0:	4625      	mov	r5, r4
 80023e2:	461c      	mov	r4, r3
 80023e4:	f9b7 3000 	ldrsh.w	r3, [r7]
 80023e8:	4618      	mov	r0, r3
 80023ea:	f7fe f851 	bl	8000490 <__aeabi_i2d>
 80023ee:	4602      	mov	r2, r0
 80023f0:	460b      	mov	r3, r1
 80023f2:	4620      	mov	r0, r4
 80023f4:	4629      	mov	r1, r5
 80023f6:	f7fe f8b1 	bl	800055c <__aeabi_dmul>
 80023fa:	4603      	mov	r3, r0
 80023fc:	460c      	mov	r4, r1
 80023fe:	4625      	mov	r5, r4
 8002400:	461c      	mov	r4, r3
 8002402:	f9b7 3000 	ldrsh.w	r3, [r7]
 8002406:	4618      	mov	r0, r3
 8002408:	f7fe f842 	bl	8000490 <__aeabi_i2d>
 800240c:	4602      	mov	r2, r0
 800240e:	460b      	mov	r3, r1
 8002410:	4620      	mov	r0, r4
 8002412:	4629      	mov	r1, r5
 8002414:	f7fe f8a2 	bl	800055c <__aeabi_dmul>
 8002418:	4603      	mov	r3, r0
 800241a:	460c      	mov	r4, r1
 800241c:	4625      	mov	r5, r4
 800241e:	461c      	mov	r4, r3
 8002420:	693b      	ldr	r3, [r7, #16]
 8002422:	3b01      	subs	r3, #1
 8002424:	693a      	ldr	r2, [r7, #16]
 8002426:	3a01      	subs	r2, #1
 8002428:	fb02 f303 	mul.w	r3, r2, r3
 800242c:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8002430:	fb02 f303 	mul.w	r3, r2, r3
 8002434:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8002438:	fb02 f303 	mul.w	r3, r2, r3
 800243c:	4618      	mov	r0, r3
 800243e:	f7fe f827 	bl	8000490 <__aeabi_i2d>
 8002442:	4602      	mov	r2, r0
 8002444:	460b      	mov	r3, r1
 8002446:	4620      	mov	r0, r4
 8002448:	4629      	mov	r1, r5
 800244a:	f7fd fed5 	bl	80001f8 <__adddf3>
 800244e:	4603      	mov	r3, r0
 8002450:	460c      	mov	r4, r1
 8002452:	4625      	mov	r5, r4
 8002454:	461c      	mov	r4, r3
 8002456:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800245a:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800245e:	fb02 f303 	mul.w	r3, r2, r3
 8002462:	f9b7 2000 	ldrsh.w	r2, [r7]
 8002466:	fb02 f303 	mul.w	r3, r2, r3
 800246a:	f9b7 2000 	ldrsh.w	r2, [r7]
 800246e:	fb02 f303 	mul.w	r3, r2, r3
 8002472:	4618      	mov	r0, r3
 8002474:	f7fe f80c 	bl	8000490 <__aeabi_i2d>
 8002478:	4602      	mov	r2, r0
 800247a:	460b      	mov	r3, r1
 800247c:	4620      	mov	r0, r4
 800247e:	4629      	mov	r1, r5
 8002480:	f7fd feb8 	bl	80001f4 <__aeabi_dsub>
 8002484:	4603      	mov	r3, r0
 8002486:	460c      	mov	r4, r1
 8002488:	4618      	mov	r0, r3
 800248a:	4621      	mov	r1, r4
 800248c:	f7fe fb16 	bl	8000abc <__aeabi_d2iz>
 8002490:	4603      	mov	r3, r0
 8002492:	60fb      	str	r3, [r7, #12]

		 while(y>=0)
 8002494:	e077      	b.n	8002586 <ellipse+0x37a>
   {
		 UB_VGA_SetPixel(xc+x,yc-y,col);
 8002496:	697b      	ldr	r3, [r7, #20]
 8002498:	b29a      	uxth	r2, r3
 800249a:	88fb      	ldrh	r3, [r7, #6]
 800249c:	4413      	add	r3, r2
 800249e:	b298      	uxth	r0, r3
 80024a0:	88ba      	ldrh	r2, [r7, #4]
 80024a2:	693b      	ldr	r3, [r7, #16]
 80024a4:	b29b      	uxth	r3, r3
 80024a6:	1ad3      	subs	r3, r2, r3
 80024a8:	b29b      	uxth	r3, r3
 80024aa:	7afa      	ldrb	r2, [r7, #11]
 80024ac:	4619      	mov	r1, r3
 80024ae:	f001 fc61 	bl	8003d74 <UB_VGA_SetPixel>
		 UB_VGA_SetPixel(xc-x,yc+y,col);
 80024b2:	88fa      	ldrh	r2, [r7, #6]
 80024b4:	697b      	ldr	r3, [r7, #20]
 80024b6:	b29b      	uxth	r3, r3
 80024b8:	1ad3      	subs	r3, r2, r3
 80024ba:	b298      	uxth	r0, r3
 80024bc:	693b      	ldr	r3, [r7, #16]
 80024be:	b29a      	uxth	r2, r3
 80024c0:	88bb      	ldrh	r3, [r7, #4]
 80024c2:	4413      	add	r3, r2
 80024c4:	b29b      	uxth	r3, r3
 80024c6:	7afa      	ldrb	r2, [r7, #11]
 80024c8:	4619      	mov	r1, r3
 80024ca:	f001 fc53 	bl	8003d74 <UB_VGA_SetPixel>
		 UB_VGA_SetPixel(xc+x,yc+y,col);
 80024ce:	697b      	ldr	r3, [r7, #20]
 80024d0:	b29a      	uxth	r2, r3
 80024d2:	88fb      	ldrh	r3, [r7, #6]
 80024d4:	4413      	add	r3, r2
 80024d6:	b298      	uxth	r0, r3
 80024d8:	693b      	ldr	r3, [r7, #16]
 80024da:	b29a      	uxth	r2, r3
 80024dc:	88bb      	ldrh	r3, [r7, #4]
 80024de:	4413      	add	r3, r2
 80024e0:	b29b      	uxth	r3, r3
 80024e2:	7afa      	ldrb	r2, [r7, #11]
 80024e4:	4619      	mov	r1, r3
 80024e6:	f001 fc45 	bl	8003d74 <UB_VGA_SetPixel>
		 UB_VGA_SetPixel(xc-x,yc-y,col);
 80024ea:	88fa      	ldrh	r2, [r7, #6]
 80024ec:	697b      	ldr	r3, [r7, #20]
 80024ee:	b29b      	uxth	r3, r3
 80024f0:	1ad3      	subs	r3, r2, r3
 80024f2:	b298      	uxth	r0, r3
 80024f4:	88ba      	ldrh	r2, [r7, #4]
 80024f6:	693b      	ldr	r3, [r7, #16]
 80024f8:	b29b      	uxth	r3, r3
 80024fa:	1ad3      	subs	r3, r2, r3
 80024fc:	b29b      	uxth	r3, r3
 80024fe:	7afa      	ldrb	r2, [r7, #11]
 8002500:	4619      	mov	r1, r3
 8002502:	f001 fc37 	bl	8003d74 <UB_VGA_SetPixel>

		if(p>0)
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	2b00      	cmp	r3, #0
 800250a:	dd17      	ble.n	800253c <ellipse+0x330>
		{
			 y=y-1;
 800250c:	693b      	ldr	r3, [r7, #16]
 800250e:	3b01      	subs	r3, #1
 8002510:	613b      	str	r3, [r7, #16]
			 p=p-(2*rx*rx*y)+(rx*rx);
 8002512:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002516:	005b      	lsls	r3, r3, #1
 8002518:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800251c:	fb02 f303 	mul.w	r3, r2, r3
 8002520:	693a      	ldr	r2, [r7, #16]
 8002522:	fb02 f303 	mul.w	r3, r2, r3
 8002526:	68fa      	ldr	r2, [r7, #12]
 8002528:	1ad2      	subs	r2, r2, r3
 800252a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800252e:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 8002532:	fb01 f303 	mul.w	r3, r1, r3
 8002536:	4413      	add	r3, r2
 8002538:	60fb      	str	r3, [r7, #12]
 800253a:	e024      	b.n	8002586 <ellipse+0x37a>

		}
		else
		{
			 y=y-1;
 800253c:	693b      	ldr	r3, [r7, #16]
 800253e:	3b01      	subs	r3, #1
 8002540:	613b      	str	r3, [r7, #16]
			 x=x+1;
 8002542:	697b      	ldr	r3, [r7, #20]
 8002544:	3301      	adds	r3, #1
 8002546:	617b      	str	r3, [r7, #20]
			 p=p+(2*ry*ry*x)-(2*rx*rx*y)-(rx*rx);
 8002548:	f9b7 3000 	ldrsh.w	r3, [r7]
 800254c:	005b      	lsls	r3, r3, #1
 800254e:	f9b7 2000 	ldrsh.w	r2, [r7]
 8002552:	fb02 f303 	mul.w	r3, r2, r3
 8002556:	697a      	ldr	r2, [r7, #20]
 8002558:	fb02 f203 	mul.w	r2, r2, r3
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	441a      	add	r2, r3
 8002560:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002564:	005b      	lsls	r3, r3, #1
 8002566:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 800256a:	fb01 f303 	mul.w	r3, r1, r3
 800256e:	6939      	ldr	r1, [r7, #16]
 8002570:	fb01 f303 	mul.w	r3, r1, r3
 8002574:	1ad2      	subs	r2, r2, r3
 8002576:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800257a:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 800257e:	fb01 f303 	mul.w	r3, r1, r3
 8002582:	1ad3      	subs	r3, r2, r3
 8002584:	60fb      	str	r3, [r7, #12]
		 while(y>=0)
 8002586:	693b      	ldr	r3, [r7, #16]
 8002588:	2b00      	cmp	r3, #0
 800258a:	da84      	bge.n	8002496 <ellipse+0x28a>
		}
	 }

	return 3;
 800258c:	2303      	movs	r3, #3
};
 800258e:	4618      	mov	r0, r3
 8002590:	3718      	adds	r7, #24
 8002592:	46bd      	mov	sp, r7
 8002594:	bdb0      	pop	{r4, r5, r7, pc}
 8002596:	bf00      	nop
 8002598:	3fe00000 	.word	0x3fe00000

0800259c <ellipse_filled>:

uint8_t ellipse_filled(int16_t x1, int16_t y1, int16_t xradius, int16_t yradius, char color[16])
{
 800259c:	b5b0      	push	{r4, r5, r7, lr}
 800259e:	b08a      	sub	sp, #40	; 0x28
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	4604      	mov	r4, r0
 80025a4:	4608      	mov	r0, r1
 80025a6:	4611      	mov	r1, r2
 80025a8:	461a      	mov	r2, r3
 80025aa:	4623      	mov	r3, r4
 80025ac:	80fb      	strh	r3, [r7, #6]
 80025ae:	4603      	mov	r3, r0
 80025b0:	80bb      	strh	r3, [r7, #4]
 80025b2:	460b      	mov	r3, r1
 80025b4:	807b      	strh	r3, [r7, #2]
 80025b6:	4613      	mov	r3, r2
 80025b8:	803b      	strh	r3, [r7, #0]
	UART_puts("\nEllipse_filled\nX1\tY1\txRadius\tyRadius\tColor");
	len = sizeof(x1) + sizeof(y1) + sizeof(xRadius) + sizeof(yRadius) + strlen(color) + 1;
	UART_printf(len + 5, "\n%d\t%d\t%d\t%d\t%s", x1, y1, xRadius, yRadius, color);
	#endif

	uint8_t col = change_col(color);
 80025ba:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80025bc:	f7ff fb8e 	bl	8001cdc <change_col>
 80025c0:	4603      	mov	r3, r0
 80025c2:	77fb      	strb	r3, [r7, #31]

	for(int y= -yradius; y<=yradius; y++) {
 80025c4:	f9b7 3000 	ldrsh.w	r3, [r7]
 80025c8:	425b      	negs	r3, r3
 80025ca:	627b      	str	r3, [r7, #36]	; 0x24
 80025cc:	e067      	b.n	800269e <ellipse_filled+0x102>
	    for(int x= -xradius; x<=xradius; x++) {
 80025ce:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80025d2:	425b      	negs	r3, r3
 80025d4:	623b      	str	r3, [r7, #32]
 80025d6:	e05a      	b.n	800268e <ellipse_filled+0xf2>
	        double dx = (double)x / (double)xradius;
 80025d8:	6a38      	ldr	r0, [r7, #32]
 80025da:	f7fd ff59 	bl	8000490 <__aeabi_i2d>
 80025de:	4604      	mov	r4, r0
 80025e0:	460d      	mov	r5, r1
 80025e2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80025e6:	4618      	mov	r0, r3
 80025e8:	f7fd ff52 	bl	8000490 <__aeabi_i2d>
 80025ec:	4602      	mov	r2, r0
 80025ee:	460b      	mov	r3, r1
 80025f0:	4620      	mov	r0, r4
 80025f2:	4629      	mov	r1, r5
 80025f4:	f7fe f8dc 	bl	80007b0 <__aeabi_ddiv>
 80025f8:	4603      	mov	r3, r0
 80025fa:	460c      	mov	r4, r1
 80025fc:	e9c7 3404 	strd	r3, r4, [r7, #16]
	        double dy = (double)y / (double)yradius;
 8002600:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002602:	f7fd ff45 	bl	8000490 <__aeabi_i2d>
 8002606:	4604      	mov	r4, r0
 8002608:	460d      	mov	r5, r1
 800260a:	f9b7 3000 	ldrsh.w	r3, [r7]
 800260e:	4618      	mov	r0, r3
 8002610:	f7fd ff3e 	bl	8000490 <__aeabi_i2d>
 8002614:	4602      	mov	r2, r0
 8002616:	460b      	mov	r3, r1
 8002618:	4620      	mov	r0, r4
 800261a:	4629      	mov	r1, r5
 800261c:	f7fe f8c8 	bl	80007b0 <__aeabi_ddiv>
 8002620:	4603      	mov	r3, r0
 8002622:	460c      	mov	r4, r1
 8002624:	e9c7 3402 	strd	r3, r4, [r7, #8]
	        if(dx*dx + dy*dy <= 1)
 8002628:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800262c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002630:	f7fd ff94 	bl	800055c <__aeabi_dmul>
 8002634:	4603      	mov	r3, r0
 8002636:	460c      	mov	r4, r1
 8002638:	4625      	mov	r5, r4
 800263a:	461c      	mov	r4, r3
 800263c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002640:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002644:	f7fd ff8a 	bl	800055c <__aeabi_dmul>
 8002648:	4602      	mov	r2, r0
 800264a:	460b      	mov	r3, r1
 800264c:	4620      	mov	r0, r4
 800264e:	4629      	mov	r1, r5
 8002650:	f7fd fdd2 	bl	80001f8 <__adddf3>
 8002654:	4603      	mov	r3, r0
 8002656:	460c      	mov	r4, r1
 8002658:	4618      	mov	r0, r3
 800265a:	4621      	mov	r1, r4
 800265c:	f04f 0200 	mov.w	r2, #0
 8002660:	4b14      	ldr	r3, [pc, #80]	; (80026b4 <ellipse_filled+0x118>)
 8002662:	f7fe f9f7 	bl	8000a54 <__aeabi_dcmple>
 8002666:	4603      	mov	r3, r0
 8002668:	2b00      	cmp	r3, #0
 800266a:	d00d      	beq.n	8002688 <ellipse_filled+0xec>
	        	UB_VGA_SetPixel(x + x1, y + y1, col);
 800266c:	6a3b      	ldr	r3, [r7, #32]
 800266e:	b29a      	uxth	r2, r3
 8002670:	88fb      	ldrh	r3, [r7, #6]
 8002672:	4413      	add	r3, r2
 8002674:	b298      	uxth	r0, r3
 8002676:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002678:	b29a      	uxth	r2, r3
 800267a:	88bb      	ldrh	r3, [r7, #4]
 800267c:	4413      	add	r3, r2
 800267e:	b29b      	uxth	r3, r3
 8002680:	7ffa      	ldrb	r2, [r7, #31]
 8002682:	4619      	mov	r1, r3
 8002684:	f001 fb76 	bl	8003d74 <UB_VGA_SetPixel>
	    for(int x= -xradius; x<=xradius; x++) {
 8002688:	6a3b      	ldr	r3, [r7, #32]
 800268a:	3301      	adds	r3, #1
 800268c:	623b      	str	r3, [r7, #32]
 800268e:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8002692:	6a3b      	ldr	r3, [r7, #32]
 8002694:	429a      	cmp	r2, r3
 8002696:	da9f      	bge.n	80025d8 <ellipse_filled+0x3c>
	for(int y= -yradius; y<=yradius; y++) {
 8002698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800269a:	3301      	adds	r3, #1
 800269c:	627b      	str	r3, [r7, #36]	; 0x24
 800269e:	f9b7 2000 	ldrsh.w	r2, [r7]
 80026a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026a4:	429a      	cmp	r2, r3
 80026a6:	da92      	bge.n	80025ce <ellipse_filled+0x32>
	    }
	}
	return 4;
 80026a8:	2304      	movs	r3, #4
};
 80026aa:	4618      	mov	r0, r3
 80026ac:	3728      	adds	r7, #40	; 0x28
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bdb0      	pop	{r4, r5, r7, pc}
 80026b2:	bf00      	nop
 80026b4:	3ff00000 	.word	0x3ff00000

080026b8 <rectangular>:

uint8_t rectangular(uint16_t x1, uint16_t y1, uint16_t xlength, uint16_t ylength, char color[16])
{
 80026b8:	b590      	push	{r4, r7, lr}
 80026ba:	b085      	sub	sp, #20
 80026bc:	af00      	add	r7, sp, #0
 80026be:	4604      	mov	r4, r0
 80026c0:	4608      	mov	r0, r1
 80026c2:	4611      	mov	r1, r2
 80026c4:	461a      	mov	r2, r3
 80026c6:	4623      	mov	r3, r4
 80026c8:	80fb      	strh	r3, [r7, #6]
 80026ca:	4603      	mov	r3, r0
 80026cc:	80bb      	strh	r3, [r7, #4]
 80026ce:	460b      	mov	r3, r1
 80026d0:	807b      	strh	r3, [r7, #2]
 80026d2:	4613      	mov	r3, r2
 80026d4:	803b      	strh	r3, [r7, #0]
	UART_puts("\nRectangular\nX1\tY1\txLength\tyLength\tColor");
	len = sizeof(x1) + sizeof(y1) + sizeof(xlength) + sizeof(ylength) + strlen(color) + 1;
	UART_printf(len + 5, "\n%d\t%d\t%d\t%d\t%s", x1, y1, xlength, ylength, color);
	#endif

	uint8_t col = change_col(color);
 80026d6:	6a38      	ldr	r0, [r7, #32]
 80026d8:	f7ff fb00 	bl	8001cdc <change_col>
 80026dc:	4603      	mov	r3, r0
 80026de:	737b      	strb	r3, [r7, #13]
	uint16_t i;

	// Out of screen
	if (x1 + xlength > VGA_DISPLAY_X)	xlength = -x1 - VGA_DISPLAY_X;
 80026e0:	88fa      	ldrh	r2, [r7, #6]
 80026e2:	887b      	ldrh	r3, [r7, #2]
 80026e4:	4413      	add	r3, r2
 80026e6:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80026ea:	dd08      	ble.n	80026fe <rectangular+0x46>
 80026ec:	88fb      	ldrh	r3, [r7, #6]
 80026ee:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 80026f2:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 80026f6:	f503 437e 	add.w	r3, r3, #65024	; 0xfe00
 80026fa:	33c0      	adds	r3, #192	; 0xc0
 80026fc:	807b      	strh	r3, [r7, #2]
	if (y1 + ylength > VGA_DISPLAY_Y)	ylength = -y1 - VGA_DISPLAY_Y;
 80026fe:	88ba      	ldrh	r2, [r7, #4]
 8002700:	883b      	ldrh	r3, [r7, #0]
 8002702:	4413      	add	r3, r2
 8002704:	2bf0      	cmp	r3, #240	; 0xf0
 8002706:	dd06      	ble.n	8002716 <rectangular+0x5e>
 8002708:	88bb      	ldrh	r3, [r7, #4]
 800270a:	f1c3 23ff 	rsb	r3, r3, #4278255360	; 0xff00ff00
 800270e:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 8002712:	3310      	adds	r3, #16
 8002714:	803b      	strh	r3, [r7, #0]

	for (i=x1; i<x1 + xlength; i++) {
 8002716:	88fb      	ldrh	r3, [r7, #6]
 8002718:	81fb      	strh	r3, [r7, #14]
 800271a:	e013      	b.n	8002744 <rectangular+0x8c>
		UB_VGA_SetPixel(i, y1, col);
 800271c:	7b7a      	ldrb	r2, [r7, #13]
 800271e:	88b9      	ldrh	r1, [r7, #4]
 8002720:	89fb      	ldrh	r3, [r7, #14]
 8002722:	4618      	mov	r0, r3
 8002724:	f001 fb26 	bl	8003d74 <UB_VGA_SetPixel>
		UB_VGA_SetPixel(i , y1 + ylength - 1, col);
 8002728:	88ba      	ldrh	r2, [r7, #4]
 800272a:	883b      	ldrh	r3, [r7, #0]
 800272c:	4413      	add	r3, r2
 800272e:	b29b      	uxth	r3, r3
 8002730:	3b01      	subs	r3, #1
 8002732:	b299      	uxth	r1, r3
 8002734:	7b7a      	ldrb	r2, [r7, #13]
 8002736:	89fb      	ldrh	r3, [r7, #14]
 8002738:	4618      	mov	r0, r3
 800273a:	f001 fb1b 	bl	8003d74 <UB_VGA_SetPixel>
	for (i=x1; i<x1 + xlength; i++) {
 800273e:	89fb      	ldrh	r3, [r7, #14]
 8002740:	3301      	adds	r3, #1
 8002742:	81fb      	strh	r3, [r7, #14]
 8002744:	89fa      	ldrh	r2, [r7, #14]
 8002746:	88f9      	ldrh	r1, [r7, #6]
 8002748:	887b      	ldrh	r3, [r7, #2]
 800274a:	440b      	add	r3, r1
 800274c:	429a      	cmp	r2, r3
 800274e:	dbe5      	blt.n	800271c <rectangular+0x64>
	}
	for (i=y1; i<y1 + ylength; i++) {
 8002750:	88bb      	ldrh	r3, [r7, #4]
 8002752:	81fb      	strh	r3, [r7, #14]
 8002754:	e013      	b.n	800277e <rectangular+0xc6>
		UB_VGA_SetPixel(x1, i, col);
 8002756:	7b7a      	ldrb	r2, [r7, #13]
 8002758:	89f9      	ldrh	r1, [r7, #14]
 800275a:	88fb      	ldrh	r3, [r7, #6]
 800275c:	4618      	mov	r0, r3
 800275e:	f001 fb09 	bl	8003d74 <UB_VGA_SetPixel>
		UB_VGA_SetPixel(x1 + xlength - 1, i, col);
 8002762:	88fa      	ldrh	r2, [r7, #6]
 8002764:	887b      	ldrh	r3, [r7, #2]
 8002766:	4413      	add	r3, r2
 8002768:	b29b      	uxth	r3, r3
 800276a:	3b01      	subs	r3, #1
 800276c:	b29b      	uxth	r3, r3
 800276e:	7b7a      	ldrb	r2, [r7, #13]
 8002770:	89f9      	ldrh	r1, [r7, #14]
 8002772:	4618      	mov	r0, r3
 8002774:	f001 fafe 	bl	8003d74 <UB_VGA_SetPixel>
	for (i=y1; i<y1 + ylength; i++) {
 8002778:	89fb      	ldrh	r3, [r7, #14]
 800277a:	3301      	adds	r3, #1
 800277c:	81fb      	strh	r3, [r7, #14]
 800277e:	89fa      	ldrh	r2, [r7, #14]
 8002780:	88b9      	ldrh	r1, [r7, #4]
 8002782:	883b      	ldrh	r3, [r7, #0]
 8002784:	440b      	add	r3, r1
 8002786:	429a      	cmp	r2, r3
 8002788:	dbe5      	blt.n	8002756 <rectangular+0x9e>
	}

	return 5;
 800278a:	2305      	movs	r3, #5
};
 800278c:	4618      	mov	r0, r3
 800278e:	3714      	adds	r7, #20
 8002790:	46bd      	mov	sp, r7
 8002792:	bd90      	pop	{r4, r7, pc}

08002794 <rectangular_thick>:

uint8_t rectangular_thick(uint16_t x1, uint16_t y1, uint16_t xlength, uint16_t ylength, uint8_t tx, uint8_t ty, char color[16])
{
 8002794:	b590      	push	{r4, r7, lr}
 8002796:	b085      	sub	sp, #20
 8002798:	af00      	add	r7, sp, #0
 800279a:	4604      	mov	r4, r0
 800279c:	4608      	mov	r0, r1
 800279e:	4611      	mov	r1, r2
 80027a0:	461a      	mov	r2, r3
 80027a2:	4623      	mov	r3, r4
 80027a4:	80fb      	strh	r3, [r7, #6]
 80027a6:	4603      	mov	r3, r0
 80027a8:	80bb      	strh	r3, [r7, #4]
 80027aa:	460b      	mov	r3, r1
 80027ac:	807b      	strh	r3, [r7, #2]
 80027ae:	4613      	mov	r3, r2
 80027b0:	803b      	strh	r3, [r7, #0]
	UART_puts("\nRectangular_thick\nX1\tY1\txLength\tyLength\tX_thick\tY_thick\tColor");
	len = sizeof(x1) + sizeof(y1) + sizeof(xlength) + sizeof(ylength) + sizeof(tx) + sizeof(ty) + strlen(color) + 1;
	UART_printf(len + 7, "\n%d\t%d\t%d\t%d\t%d\t%d\t%s", x1, y1, xlength, ylength, tx, ty, color);
	#endif

	uint8_t col = change_col(color);
 80027b2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80027b4:	f7ff fa92 	bl	8001cdc <change_col>
 80027b8:	4603      	mov	r3, r0
 80027ba:	72fb      	strb	r3, [r7, #11]
    uint16_t i, t;

	// Out of screen
	if (x1 + xlength > VGA_DISPLAY_X)	xlength = -x1 - VGA_DISPLAY_X;
 80027bc:	88fa      	ldrh	r2, [r7, #6]
 80027be:	887b      	ldrh	r3, [r7, #2]
 80027c0:	4413      	add	r3, r2
 80027c2:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80027c6:	dd08      	ble.n	80027da <rectangular_thick+0x46>
 80027c8:	88fb      	ldrh	r3, [r7, #6]
 80027ca:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 80027ce:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 80027d2:	f503 437e 	add.w	r3, r3, #65024	; 0xfe00
 80027d6:	33c0      	adds	r3, #192	; 0xc0
 80027d8:	807b      	strh	r3, [r7, #2]
	if (y1 + ylength > VGA_DISPLAY_Y)	ylength = -y1 - VGA_DISPLAY_Y;
 80027da:	88ba      	ldrh	r2, [r7, #4]
 80027dc:	883b      	ldrh	r3, [r7, #0]
 80027de:	4413      	add	r3, r2
 80027e0:	2bf0      	cmp	r3, #240	; 0xf0
 80027e2:	dd06      	ble.n	80027f2 <rectangular_thick+0x5e>
 80027e4:	88bb      	ldrh	r3, [r7, #4]
 80027e6:	f1c3 23ff 	rsb	r3, r3, #4278255360	; 0xff00ff00
 80027ea:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 80027ee:	3310      	adds	r3, #16
 80027f0:	803b      	strh	r3, [r7, #0]

	if (tx == 0) tx = 1;
 80027f2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d102      	bne.n	8002800 <rectangular_thick+0x6c>
 80027fa:	2301      	movs	r3, #1
 80027fc:	f887 3020 	strb.w	r3, [r7, #32]
	if (ty == 0) ty = 1;
 8002800:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002804:	2b00      	cmp	r3, #0
 8002806:	d102      	bne.n	800280e <rectangular_thick+0x7a>
 8002808:	2301      	movs	r3, #1
 800280a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

	for (i=x1; i<x1 + xlength; i++) {
 800280e:	88fb      	ldrh	r3, [r7, #6]
 8002810:	81fb      	strh	r3, [r7, #14]
 8002812:	e023      	b.n	800285c <rectangular_thick+0xc8>
		for (t=0; t<(ty); t++) {
 8002814:	2300      	movs	r3, #0
 8002816:	81bb      	strh	r3, [r7, #12]
 8002818:	e017      	b.n	800284a <rectangular_thick+0xb6>
			UB_VGA_SetPixel(i, y1 + t, col);
 800281a:	88ba      	ldrh	r2, [r7, #4]
 800281c:	89bb      	ldrh	r3, [r7, #12]
 800281e:	4413      	add	r3, r2
 8002820:	b299      	uxth	r1, r3
 8002822:	7afa      	ldrb	r2, [r7, #11]
 8002824:	89fb      	ldrh	r3, [r7, #14]
 8002826:	4618      	mov	r0, r3
 8002828:	f001 faa4 	bl	8003d74 <UB_VGA_SetPixel>
			UB_VGA_SetPixel(i , y1 + ylength - t, col);
 800282c:	88ba      	ldrh	r2, [r7, #4]
 800282e:	883b      	ldrh	r3, [r7, #0]
 8002830:	4413      	add	r3, r2
 8002832:	b29a      	uxth	r2, r3
 8002834:	89bb      	ldrh	r3, [r7, #12]
 8002836:	1ad3      	subs	r3, r2, r3
 8002838:	b299      	uxth	r1, r3
 800283a:	7afa      	ldrb	r2, [r7, #11]
 800283c:	89fb      	ldrh	r3, [r7, #14]
 800283e:	4618      	mov	r0, r3
 8002840:	f001 fa98 	bl	8003d74 <UB_VGA_SetPixel>
		for (t=0; t<(ty); t++) {
 8002844:	89bb      	ldrh	r3, [r7, #12]
 8002846:	3301      	adds	r3, #1
 8002848:	81bb      	strh	r3, [r7, #12]
 800284a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800284e:	b29b      	uxth	r3, r3
 8002850:	89ba      	ldrh	r2, [r7, #12]
 8002852:	429a      	cmp	r2, r3
 8002854:	d3e1      	bcc.n	800281a <rectangular_thick+0x86>
	for (i=x1; i<x1 + xlength; i++) {
 8002856:	89fb      	ldrh	r3, [r7, #14]
 8002858:	3301      	adds	r3, #1
 800285a:	81fb      	strh	r3, [r7, #14]
 800285c:	89fa      	ldrh	r2, [r7, #14]
 800285e:	88f9      	ldrh	r1, [r7, #6]
 8002860:	887b      	ldrh	r3, [r7, #2]
 8002862:	440b      	add	r3, r1
 8002864:	429a      	cmp	r2, r3
 8002866:	dbd5      	blt.n	8002814 <rectangular_thick+0x80>
		}
	}
	for (i=y1; i<y1 + ylength; i++) {
 8002868:	88bb      	ldrh	r3, [r7, #4]
 800286a:	81fb      	strh	r3, [r7, #14]
 800286c:	e023      	b.n	80028b6 <rectangular_thick+0x122>
		for (t=0; t<(tx); t++) {
 800286e:	2300      	movs	r3, #0
 8002870:	81bb      	strh	r3, [r7, #12]
 8002872:	e017      	b.n	80028a4 <rectangular_thick+0x110>
			UB_VGA_SetPixel(x1 + t, i, col);
 8002874:	88fa      	ldrh	r2, [r7, #6]
 8002876:	89bb      	ldrh	r3, [r7, #12]
 8002878:	4413      	add	r3, r2
 800287a:	b29b      	uxth	r3, r3
 800287c:	7afa      	ldrb	r2, [r7, #11]
 800287e:	89f9      	ldrh	r1, [r7, #14]
 8002880:	4618      	mov	r0, r3
 8002882:	f001 fa77 	bl	8003d74 <UB_VGA_SetPixel>
			UB_VGA_SetPixel(x1 + xlength - t, i, col);
 8002886:	88fa      	ldrh	r2, [r7, #6]
 8002888:	887b      	ldrh	r3, [r7, #2]
 800288a:	4413      	add	r3, r2
 800288c:	b29a      	uxth	r2, r3
 800288e:	89bb      	ldrh	r3, [r7, #12]
 8002890:	1ad3      	subs	r3, r2, r3
 8002892:	b29b      	uxth	r3, r3
 8002894:	7afa      	ldrb	r2, [r7, #11]
 8002896:	89f9      	ldrh	r1, [r7, #14]
 8002898:	4618      	mov	r0, r3
 800289a:	f001 fa6b 	bl	8003d74 <UB_VGA_SetPixel>
		for (t=0; t<(tx); t++) {
 800289e:	89bb      	ldrh	r3, [r7, #12]
 80028a0:	3301      	adds	r3, #1
 80028a2:	81bb      	strh	r3, [r7, #12]
 80028a4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80028a8:	b29b      	uxth	r3, r3
 80028aa:	89ba      	ldrh	r2, [r7, #12]
 80028ac:	429a      	cmp	r2, r3
 80028ae:	d3e1      	bcc.n	8002874 <rectangular_thick+0xe0>
	for (i=y1; i<y1 + ylength; i++) {
 80028b0:	89fb      	ldrh	r3, [r7, #14]
 80028b2:	3301      	adds	r3, #1
 80028b4:	81fb      	strh	r3, [r7, #14]
 80028b6:	89fa      	ldrh	r2, [r7, #14]
 80028b8:	88b9      	ldrh	r1, [r7, #4]
 80028ba:	883b      	ldrh	r3, [r7, #0]
 80028bc:	440b      	add	r3, r1
 80028be:	429a      	cmp	r2, r3
 80028c0:	dbd5      	blt.n	800286e <rectangular_thick+0xda>
		}
	}

	return 5;
 80028c2:	2305      	movs	r3, #5
};
 80028c4:	4618      	mov	r0, r3
 80028c6:	3714      	adds	r7, #20
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bd90      	pop	{r4, r7, pc}

080028cc <rectangular_filled>:

uint8_t rectangular_filled(uint16_t x1, uint16_t y1, uint16_t xlength, uint16_t ylength, char color[16])
{
 80028cc:	b590      	push	{r4, r7, lr}
 80028ce:	b085      	sub	sp, #20
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	4604      	mov	r4, r0
 80028d4:	4608      	mov	r0, r1
 80028d6:	4611      	mov	r1, r2
 80028d8:	461a      	mov	r2, r3
 80028da:	4623      	mov	r3, r4
 80028dc:	80fb      	strh	r3, [r7, #6]
 80028de:	4603      	mov	r3, r0
 80028e0:	80bb      	strh	r3, [r7, #4]
 80028e2:	460b      	mov	r3, r1
 80028e4:	807b      	strh	r3, [r7, #2]
 80028e6:	4613      	mov	r3, r2
 80028e8:	803b      	strh	r3, [r7, #0]
	UART_puts("\nRectangular_filled\nX1\tY1\txLength\tyLength\tColor");
	len = sizeof(x1) + sizeof(y1) + sizeof(xlength) + sizeof(ylength) + strlen(color) + 1;
	UART_printf(len + 5, "\n%d\t%d\t%d\t%d\t%s", x1, y1, xlength, ylength, color);
	#endif

	uint8_t col = change_col(color);
 80028ea:	6a38      	ldr	r0, [r7, #32]
 80028ec:	f7ff f9f6 	bl	8001cdc <change_col>
 80028f0:	4603      	mov	r3, r0
 80028f2:	72fb      	strb	r3, [r7, #11]

	// Out of screen
	if (x1 + xlength > VGA_DISPLAY_X)	xlength = -x1 - VGA_DISPLAY_X;
 80028f4:	88fa      	ldrh	r2, [r7, #6]
 80028f6:	887b      	ldrh	r3, [r7, #2]
 80028f8:	4413      	add	r3, r2
 80028fa:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80028fe:	dd08      	ble.n	8002912 <rectangular_filled+0x46>
 8002900:	88fb      	ldrh	r3, [r7, #6]
 8002902:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 8002906:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 800290a:	f503 437e 	add.w	r3, r3, #65024	; 0xfe00
 800290e:	33c0      	adds	r3, #192	; 0xc0
 8002910:	807b      	strh	r3, [r7, #2]
	if (y1 + ylength > VGA_DISPLAY_Y)	ylength = -y1 - VGA_DISPLAY_Y;
 8002912:	88ba      	ldrh	r2, [r7, #4]
 8002914:	883b      	ldrh	r3, [r7, #0]
 8002916:	4413      	add	r3, r2
 8002918:	2bf0      	cmp	r3, #240	; 0xf0
 800291a:	dd06      	ble.n	800292a <rectangular_filled+0x5e>
 800291c:	88bb      	ldrh	r3, [r7, #4]
 800291e:	f1c3 23ff 	rsb	r3, r3, #4278255360	; 0xff00ff00
 8002922:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 8002926:	3310      	adds	r3, #16
 8002928:	803b      	strh	r3, [r7, #0]

	int16_t x, y;
		for (x=x1; x<x1 + xlength; x++) {
 800292a:	88fb      	ldrh	r3, [r7, #6]
 800292c:	81fb      	strh	r3, [r7, #14]
 800292e:	e01b      	b.n	8002968 <rectangular_filled+0x9c>
			for (y=y1; y<y1 + ylength; y++) {
 8002930:	88bb      	ldrh	r3, [r7, #4]
 8002932:	81bb      	strh	r3, [r7, #12]
 8002934:	e00b      	b.n	800294e <rectangular_filled+0x82>
				UB_VGA_SetPixel(x, y, col);
 8002936:	89fb      	ldrh	r3, [r7, #14]
 8002938:	89b9      	ldrh	r1, [r7, #12]
 800293a:	7afa      	ldrb	r2, [r7, #11]
 800293c:	4618      	mov	r0, r3
 800293e:	f001 fa19 	bl	8003d74 <UB_VGA_SetPixel>
			for (y=y1; y<y1 + ylength; y++) {
 8002942:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002946:	b29b      	uxth	r3, r3
 8002948:	3301      	adds	r3, #1
 800294a:	b29b      	uxth	r3, r3
 800294c:	81bb      	strh	r3, [r7, #12]
 800294e:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8002952:	88b9      	ldrh	r1, [r7, #4]
 8002954:	883b      	ldrh	r3, [r7, #0]
 8002956:	440b      	add	r3, r1
 8002958:	429a      	cmp	r2, r3
 800295a:	dbec      	blt.n	8002936 <rectangular_filled+0x6a>
		for (x=x1; x<x1 + xlength; x++) {
 800295c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002960:	b29b      	uxth	r3, r3
 8002962:	3301      	adds	r3, #1
 8002964:	b29b      	uxth	r3, r3
 8002966:	81fb      	strh	r3, [r7, #14]
 8002968:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800296c:	88f9      	ldrh	r1, [r7, #6]
 800296e:	887b      	ldrh	r3, [r7, #2]
 8002970:	440b      	add	r3, r1
 8002972:	429a      	cmp	r2, r3
 8002974:	dbdc      	blt.n	8002930 <rectangular_filled+0x64>
		}
	}

	return 6;
 8002976:	2306      	movs	r3, #6
};
 8002978:	4618      	mov	r0, r3
 800297a:	3714      	adds	r7, #20
 800297c:	46bd      	mov	sp, r7
 800297e:	bd90      	pop	{r4, r7, pc}

08002980 <triangle>:

uint8_t triangle(int16_t x1, int16_t y1, int16_t x2, int16_t y2, int16_t x3, int16_t y3, char color[16])
{
 8002980:	b590      	push	{r4, r7, lr}
 8002982:	b085      	sub	sp, #20
 8002984:	af02      	add	r7, sp, #8
 8002986:	4604      	mov	r4, r0
 8002988:	4608      	mov	r0, r1
 800298a:	4611      	mov	r1, r2
 800298c:	461a      	mov	r2, r3
 800298e:	4623      	mov	r3, r4
 8002990:	80fb      	strh	r3, [r7, #6]
 8002992:	4603      	mov	r3, r0
 8002994:	80bb      	strh	r3, [r7, #4]
 8002996:	460b      	mov	r3, r1
 8002998:	807b      	strh	r3, [r7, #2]
 800299a:	4613      	mov	r3, r2
 800299c:	803b      	strh	r3, [r7, #0]
	lijn(x1,y1,x2,y2,color);
 800299e:	f9b7 4000 	ldrsh.w	r4, [r7]
 80029a2:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80029a6:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80029aa:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80029ae:	6a3b      	ldr	r3, [r7, #32]
 80029b0:	9300      	str	r3, [sp, #0]
 80029b2:	4623      	mov	r3, r4
 80029b4:	f7ff fb91 	bl	80020da <lijn>
	lijn(x2,y2,x3,y3,color);
 80029b8:	f9b7 401c 	ldrsh.w	r4, [r7, #28]
 80029bc:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 80029c0:	f9b7 1000 	ldrsh.w	r1, [r7]
 80029c4:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 80029c8:	6a3b      	ldr	r3, [r7, #32]
 80029ca:	9300      	str	r3, [sp, #0]
 80029cc:	4623      	mov	r3, r4
 80029ce:	f7ff fb84 	bl	80020da <lijn>
	lijn(x3,y3,x1,y1,color);
 80029d2:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 80029d6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80029da:	f9b7 101c 	ldrsh.w	r1, [r7, #28]
 80029de:	f9b7 0018 	ldrsh.w	r0, [r7, #24]
 80029e2:	6a3b      	ldr	r3, [r7, #32]
 80029e4:	9300      	str	r3, [sp, #0]
 80029e6:	4623      	mov	r3, r4
 80029e8:	f7ff fb77 	bl	80020da <lijn>
	return 7;
 80029ec:	2307      	movs	r3, #7
};
 80029ee:	4618      	mov	r0, r3
 80029f0:	370c      	adds	r7, #12
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bd90      	pop	{r4, r7, pc}
	...

080029f8 <triangle_filled>:

uint8_t triangle_filled(int16_t X1, int16_t Y1, int16_t X2, int16_t Y2, int16_t X3, int16_t Y3, char color[16])
{
 80029f8:	b590      	push	{r4, r7, lr}
 80029fa:	b097      	sub	sp, #92	; 0x5c
 80029fc:	af02      	add	r7, sp, #8
 80029fe:	4604      	mov	r4, r0
 8002a00:	4608      	mov	r0, r1
 8002a02:	4611      	mov	r1, r2
 8002a04:	461a      	mov	r2, r3
 8002a06:	4623      	mov	r3, r4
 8002a08:	81fb      	strh	r3, [r7, #14]
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	81bb      	strh	r3, [r7, #12]
 8002a0e:	460b      	mov	r3, r1
 8002a10:	817b      	strh	r3, [r7, #10]
 8002a12:	4613      	mov	r3, r2
 8002a14:	813b      	strh	r3, [r7, #8]
	int x01 = abs(X2-X1);
 8002a16:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8002a1a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002a1e:	1ad3      	subs	r3, r2, r3
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	bfb8      	it	lt
 8002a24:	425b      	neglt	r3, r3
 8002a26:	62fb      	str	r3, [r7, #44]	; 0x2c
	int x02 = abs(X3-X2);
 8002a28:	f9b7 2060 	ldrsh.w	r2, [r7, #96]	; 0x60
 8002a2c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002a30:	1ad3      	subs	r3, r2, r3
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	bfb8      	it	lt
 8002a36:	425b      	neglt	r3, r3
 8002a38:	62bb      	str	r3, [r7, #40]	; 0x28
	int x03 = abs(X1-X3);
 8002a3a:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8002a3e:	f9b7 3060 	ldrsh.w	r3, [r7, #96]	; 0x60
 8002a42:	1ad3      	subs	r3, r2, r3
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	bfb8      	it	lt
 8002a48:	425b      	neglt	r3, r3
 8002a4a:	627b      	str	r3, [r7, #36]	; 0x24
	int x1,y1,x2,y2,x3,y3;

   if(((x01<x02)&&(x02<x03)) || ((x01>x02)&&(x02<x03)))
 8002a4c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002a4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a50:	429a      	cmp	r2, r3
 8002a52:	da03      	bge.n	8002a5c <triangle_filled+0x64>
 8002a54:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a58:	429a      	cmp	r2, r3
 8002a5a:	db07      	blt.n	8002a6c <triangle_filled+0x74>
 8002a5c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002a5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a60:	429a      	cmp	r2, r3
 8002a62:	dd15      	ble.n	8002a90 <triangle_filled+0x98>
 8002a64:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a68:	429a      	cmp	r2, r3
 8002a6a:	da11      	bge.n	8002a90 <triangle_filled+0x98>
	{
		x1 = X2;
 8002a6c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002a70:	64fb      	str	r3, [r7, #76]	; 0x4c
		y1 = Y2;
 8002a72:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8002a76:	64bb      	str	r3, [r7, #72]	; 0x48
		x2 = X3;
 8002a78:	f9b7 3060 	ldrsh.w	r3, [r7, #96]	; 0x60
 8002a7c:	647b      	str	r3, [r7, #68]	; 0x44
		y2 = Y3;
 8002a7e:	f9b7 3064 	ldrsh.w	r3, [r7, #100]	; 0x64
 8002a82:	643b      	str	r3, [r7, #64]	; 0x40
		x3 = X1;
 8002a84:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002a88:	63fb      	str	r3, [r7, #60]	; 0x3c
		y3 = Y1;
 8002a8a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002a8e:	63bb      	str	r3, [r7, #56]	; 0x38
	}
	if(((x02<x01)&&(x01>x03)) || ((x01>x02)&&(x01<x03)))
 8002a90:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002a92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a94:	429a      	cmp	r2, r3
 8002a96:	da03      	bge.n	8002aa0 <triangle_filled+0xa8>
 8002a98:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a9c:	429a      	cmp	r2, r3
 8002a9e:	dc07      	bgt.n	8002ab0 <triangle_filled+0xb8>
 8002aa0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002aa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002aa4:	429a      	cmp	r2, r3
 8002aa6:	dd15      	ble.n	8002ad4 <triangle_filled+0xdc>
 8002aa8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aac:	429a      	cmp	r2, r3
 8002aae:	da11      	bge.n	8002ad4 <triangle_filled+0xdc>
	{
		x1 = X1;
 8002ab0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002ab4:	64fb      	str	r3, [r7, #76]	; 0x4c
		y1 = Y1;
 8002ab6:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002aba:	64bb      	str	r3, [r7, #72]	; 0x48
		x2 = X2;
 8002abc:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002ac0:	647b      	str	r3, [r7, #68]	; 0x44
		y2 = Y2;
 8002ac2:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8002ac6:	643b      	str	r3, [r7, #64]	; 0x40
		x3 = X3;
 8002ac8:	f9b7 3060 	ldrsh.w	r3, [r7, #96]	; 0x60
 8002acc:	63fb      	str	r3, [r7, #60]	; 0x3c
		y3 = Y3;
 8002ace:	f9b7 3064 	ldrsh.w	r3, [r7, #100]	; 0x64
 8002ad2:	63bb      	str	r3, [r7, #56]	; 0x38
	}
	if(((x03<x01)&&(x03>x02)) || ((x03>x01)&&(x03<x02)))
 8002ad4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ad6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ad8:	429a      	cmp	r2, r3
 8002ada:	da03      	bge.n	8002ae4 <triangle_filled+0xec>
 8002adc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ade:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ae0:	429a      	cmp	r2, r3
 8002ae2:	dc07      	bgt.n	8002af4 <triangle_filled+0xfc>
 8002ae4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ae6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ae8:	429a      	cmp	r2, r3
 8002aea:	dd15      	ble.n	8002b18 <triangle_filled+0x120>
 8002aec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002aee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002af0:	429a      	cmp	r2, r3
 8002af2:	da11      	bge.n	8002b18 <triangle_filled+0x120>
	{
		x1 = X3;
 8002af4:	f9b7 3060 	ldrsh.w	r3, [r7, #96]	; 0x60
 8002af8:	64fb      	str	r3, [r7, #76]	; 0x4c
		y1 = Y3;
 8002afa:	f9b7 3064 	ldrsh.w	r3, [r7, #100]	; 0x64
 8002afe:	64bb      	str	r3, [r7, #72]	; 0x48
		x2 = X1;
 8002b00:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002b04:	647b      	str	r3, [r7, #68]	; 0x44
		y2 = Y1;
 8002b06:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002b0a:	643b      	str	r3, [r7, #64]	; 0x40
		x3 = X2;
 8002b0c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002b10:	63fb      	str	r3, [r7, #60]	; 0x3c
		y3 = Y2;
 8002b12:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8002b16:	63bb      	str	r3, [r7, #56]	; 0x38
	}

	float x_r = x2-x1;
 8002b18:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002b1a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002b1c:	1ad3      	subs	r3, r2, r3
 8002b1e:	ee07 3a90 	vmov	s15, r3
 8002b22:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b26:	edc7 7a08 	vstr	s15, [r7, #32]
	float y_r = y2-y1;
 8002b2a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002b2c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002b2e:	1ad3      	subs	r3, r2, r3
 8002b30:	ee07 3a90 	vmov	s15, r3
 8002b34:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b38:	edc7 7a07 	vstr	s15, [r7, #28]
	float rc = (y_r/x_r);
 8002b3c:	edd7 6a07 	vldr	s13, [r7, #28]
 8002b40:	ed97 7a08 	vldr	s14, [r7, #32]
 8002b44:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002b48:	edc7 7a06 	vstr	s15, [r7, #24]
	if(x_r<0){
 8002b4c:	edd7 7a08 	vldr	s15, [r7, #32]
 8002b50:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002b54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b58:	d547      	bpl.n	8002bea <triangle_filled+0x1f2>
		for(int i=(x_r*10); i< 0; i++){
 8002b5a:	edd7 7a08 	vldr	s15, [r7, #32]
 8002b5e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002b62:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b66:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002b6a:	ee17 3a90 	vmov	r3, s15
 8002b6e:	637b      	str	r3, [r7, #52]	; 0x34
 8002b70:	e038      	b.n	8002be4 <triangle_filled+0x1ec>

			float yy= ((i/10)*rc)+y1; // casten misschien?
 8002b72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b74:	4a49      	ldr	r2, [pc, #292]	; (8002c9c <triangle_filled+0x2a4>)
 8002b76:	fb82 1203 	smull	r1, r2, r2, r3
 8002b7a:	1092      	asrs	r2, r2, #2
 8002b7c:	17db      	asrs	r3, r3, #31
 8002b7e:	1ad3      	subs	r3, r2, r3
 8002b80:	ee07 3a90 	vmov	s15, r3
 8002b84:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002b88:	edd7 7a06 	vldr	s15, [r7, #24]
 8002b8c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b90:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002b92:	ee07 3a90 	vmov	s15, r3
 8002b96:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b9a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b9e:	edc7 7a05 	vstr	s15, [r7, #20]
			lijn(((i/10)+x1),yy,x3,y3,color);
 8002ba2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ba4:	4a3d      	ldr	r2, [pc, #244]	; (8002c9c <triangle_filled+0x2a4>)
 8002ba6:	fb82 1203 	smull	r1, r2, r2, r3
 8002baa:	1092      	asrs	r2, r2, #2
 8002bac:	17db      	asrs	r3, r3, #31
 8002bae:	1ad3      	subs	r3, r2, r3
 8002bb0:	b29a      	uxth	r2, r3
 8002bb2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002bb4:	b29b      	uxth	r3, r3
 8002bb6:	4413      	add	r3, r2
 8002bb8:	b29b      	uxth	r3, r3
 8002bba:	b218      	sxth	r0, r3
 8002bbc:	edd7 7a05 	vldr	s15, [r7, #20]
 8002bc0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002bc4:	edc7 7a01 	vstr	s15, [r7, #4]
 8002bc8:	88bb      	ldrh	r3, [r7, #4]
 8002bca:	b219      	sxth	r1, r3
 8002bcc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002bce:	b21a      	sxth	r2, r3
 8002bd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002bd2:	b21c      	sxth	r4, r3
 8002bd4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002bd6:	9300      	str	r3, [sp, #0]
 8002bd8:	4623      	mov	r3, r4
 8002bda:	f7ff fa7e 	bl	80020da <lijn>
		for(int i=(x_r*10); i< 0; i++){
 8002bde:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002be0:	3301      	adds	r3, #1
 8002be2:	637b      	str	r3, [r7, #52]	; 0x34
 8002be4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	dbc3      	blt.n	8002b72 <triangle_filled+0x17a>
		}
	}
	if(x_r>0){
 8002bea:	edd7 7a08 	vldr	s15, [r7, #32]
 8002bee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002bf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bf6:	dd4b      	ble.n	8002c90 <triangle_filled+0x298>
		for(int i=0; i<(x_r*10); i++){
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	633b      	str	r3, [r7, #48]	; 0x30
 8002bfc:	e038      	b.n	8002c70 <triangle_filled+0x278>
			float yy= ((i/10)*rc)+y1; // casten misschien?
 8002bfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c00:	4a26      	ldr	r2, [pc, #152]	; (8002c9c <triangle_filled+0x2a4>)
 8002c02:	fb82 1203 	smull	r1, r2, r2, r3
 8002c06:	1092      	asrs	r2, r2, #2
 8002c08:	17db      	asrs	r3, r3, #31
 8002c0a:	1ad3      	subs	r3, r2, r3
 8002c0c:	ee07 3a90 	vmov	s15, r3
 8002c10:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002c14:	edd7 7a06 	vldr	s15, [r7, #24]
 8002c18:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002c1c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002c1e:	ee07 3a90 	vmov	s15, r3
 8002c22:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002c26:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c2a:	edc7 7a04 	vstr	s15, [r7, #16]
			lijn(((i/10)+x1),yy,x3,y3,color);
 8002c2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c30:	4a1a      	ldr	r2, [pc, #104]	; (8002c9c <triangle_filled+0x2a4>)
 8002c32:	fb82 1203 	smull	r1, r2, r2, r3
 8002c36:	1092      	asrs	r2, r2, #2
 8002c38:	17db      	asrs	r3, r3, #31
 8002c3a:	1ad3      	subs	r3, r2, r3
 8002c3c:	b29a      	uxth	r2, r3
 8002c3e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002c40:	b29b      	uxth	r3, r3
 8002c42:	4413      	add	r3, r2
 8002c44:	b29b      	uxth	r3, r3
 8002c46:	b218      	sxth	r0, r3
 8002c48:	edd7 7a04 	vldr	s15, [r7, #16]
 8002c4c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002c50:	edc7 7a01 	vstr	s15, [r7, #4]
 8002c54:	88bb      	ldrh	r3, [r7, #4]
 8002c56:	b219      	sxth	r1, r3
 8002c58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002c5a:	b21a      	sxth	r2, r3
 8002c5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c5e:	b21c      	sxth	r4, r3
 8002c60:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002c62:	9300      	str	r3, [sp, #0]
 8002c64:	4623      	mov	r3, r4
 8002c66:	f7ff fa38 	bl	80020da <lijn>
		for(int i=0; i<(x_r*10); i++){
 8002c6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c6c:	3301      	adds	r3, #1
 8002c6e:	633b      	str	r3, [r7, #48]	; 0x30
 8002c70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c72:	ee07 3a90 	vmov	s15, r3
 8002c76:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002c7a:	edd7 7a08 	vldr	s15, [r7, #32]
 8002c7e:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8002c82:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002c86:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002c8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c8e:	d4b6      	bmi.n	8002bfe <triangle_filled+0x206>
		}
	}

	return 13;
 8002c90:	230d      	movs	r3, #13
};
 8002c92:	4618      	mov	r0, r3
 8002c94:	3754      	adds	r7, #84	; 0x54
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bd90      	pop	{r4, r7, pc}
 8002c9a:	bf00      	nop
 8002c9c:	66666667 	.word	0x66666667

08002ca0 <print_char>:

uint8_t print_char(int16_t x1, int16_t y1, uint8_t chr, char color[16], char font[16])
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b086      	sub	sp, #24
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	607b      	str	r3, [r7, #4]
 8002ca8:	4603      	mov	r3, r0
 8002caa:	81fb      	strh	r3, [r7, #14]
 8002cac:	460b      	mov	r3, r1
 8002cae:	81bb      	strh	r3, [r7, #12]
 8002cb0:	4613      	mov	r3, r2
 8002cb2:	72fb      	strb	r3, [r7, #11]
	size_t len;
	UART_puts("\nPrint_char\nX1\tY1\tChar\tColor\tFont");
	len = sizeof(x1) + sizeof(y1) + 1 + strlen(color) + strlen(font) + 1;
	UART_printf(len + 5, "\n%d\t%d\t%c\t%s\t%s", x1, y1, chr, color, font);
	#endif
	uint8_t col = change_col(color);
 8002cb4:	6878      	ldr	r0, [r7, #4]
 8002cb6:	f7ff f811 	bl	8001cdc <change_col>
 8002cba:	4603      	mov	r3, r0
 8002cbc:	747b      	strb	r3, [r7, #17]
	uint8_t set;
	uint8_t size = 8; // font size (h and v)
 8002cbe:	2308      	movs	r3, #8
 8002cc0:	743b      	strb	r3, [r7, #16]
	uint16_t x, y;

	// Offscreen
	if (x1 < 0 || x1 > (VGA_DISPLAY_X - size)) return 81;
 8002cc2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	db06      	blt.n	8002cd8 <print_char+0x38>
 8002cca:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8002cce:	7c3b      	ldrb	r3, [r7, #16]
 8002cd0:	f5c3 73a0 	rsb	r3, r3, #320	; 0x140
 8002cd4:	429a      	cmp	r2, r3
 8002cd6:	dd01      	ble.n	8002cdc <print_char+0x3c>
 8002cd8:	2351      	movs	r3, #81	; 0x51
 8002cda:	e08c      	b.n	8002df6 <print_char+0x156>
	if (y1 < 0 || y1 > (VGA_DISPLAY_Y - size)) return 82;
 8002cdc:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	db06      	blt.n	8002cf2 <print_char+0x52>
 8002ce4:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8002ce8:	7c3b      	ldrb	r3, [r7, #16]
 8002cea:	f1c3 03f0 	rsb	r3, r3, #240	; 0xf0
 8002cee:	429a      	cmp	r2, r3
 8002cf0:	dd01      	ble.n	8002cf6 <print_char+0x56>
 8002cf2:	2352      	movs	r3, #82	; 0x52
 8002cf4:	e07f      	b.n	8002df6 <print_char+0x156>
	y = 0;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	827b      	strh	r3, [r7, #18]

	for (x = 0; x < size; x++) { // Horizontal, x-- results into flipping
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	82bb      	strh	r3, [r7, #20]
 8002cfe:	e074      	b.n	8002dea <print_char+0x14a>
		for (y = 0; y < size; y++) { // Vertical
 8002d00:	2300      	movs	r3, #0
 8002d02:	827b      	strh	r3, [r7, #18]
 8002d04:	e069      	b.n	8002dda <print_char+0x13a>
			if (strcmp(font, "greek") == 0)
 8002d06:	493e      	ldr	r1, [pc, #248]	; (8002e00 <print_char+0x160>)
 8002d08:	6a38      	ldr	r0, [r7, #32]
 8002d0a:	f7fd fa5d 	bl	80001c8 <strcmp>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d110      	bne.n	8002d36 <print_char+0x96>
				set = font8x8_greek[chr][x] & 1 << y;
 8002d14:	7afa      	ldrb	r2, [r7, #11]
 8002d16:	8abb      	ldrh	r3, [r7, #20]
 8002d18:	493a      	ldr	r1, [pc, #232]	; (8002e04 <print_char+0x164>)
 8002d1a:	00d2      	lsls	r2, r2, #3
 8002d1c:	440a      	add	r2, r1
 8002d1e:	4413      	add	r3, r2
 8002d20:	781b      	ldrb	r3, [r3, #0]
 8002d22:	b25a      	sxtb	r2, r3
 8002d24:	8a7b      	ldrh	r3, [r7, #18]
 8002d26:	2101      	movs	r1, #1
 8002d28:	fa01 f303 	lsl.w	r3, r1, r3
 8002d2c:	b25b      	sxtb	r3, r3
 8002d2e:	4013      	ands	r3, r2
 8002d30:	b25b      	sxtb	r3, r3
 8002d32:	75fb      	strb	r3, [r7, #23]
 8002d34:	e03f      	b.n	8002db6 <print_char+0x116>
			else if (strcmp(font, "cursief") == 0)
 8002d36:	4934      	ldr	r1, [pc, #208]	; (8002e08 <print_char+0x168>)
 8002d38:	6a38      	ldr	r0, [r7, #32]
 8002d3a:	f7fd fa45 	bl	80001c8 <strcmp>
 8002d3e:	4603      	mov	r3, r0
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d110      	bne.n	8002d66 <print_char+0xc6>
				set = arial8x8_italic[chr][x] & 1 << y;
 8002d44:	7afa      	ldrb	r2, [r7, #11]
 8002d46:	8abb      	ldrh	r3, [r7, #20]
 8002d48:	4930      	ldr	r1, [pc, #192]	; (8002e0c <print_char+0x16c>)
 8002d4a:	00d2      	lsls	r2, r2, #3
 8002d4c:	4413      	add	r3, r2
 8002d4e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8002d52:	b25a      	sxtb	r2, r3
 8002d54:	8a7b      	ldrh	r3, [r7, #18]
 8002d56:	2101      	movs	r1, #1
 8002d58:	fa01 f303 	lsl.w	r3, r1, r3
 8002d5c:	b25b      	sxtb	r3, r3
 8002d5e:	4013      	ands	r3, r2
 8002d60:	b25b      	sxtb	r3, r3
 8002d62:	75fb      	strb	r3, [r7, #23]
 8002d64:	e027      	b.n	8002db6 <print_char+0x116>
			else if (strcmp(font, "vet") == 0)
 8002d66:	492a      	ldr	r1, [pc, #168]	; (8002e10 <print_char+0x170>)
 8002d68:	6a38      	ldr	r0, [r7, #32]
 8002d6a:	f7fd fa2d 	bl	80001c8 <strcmp>
 8002d6e:	4603      	mov	r3, r0
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d110      	bne.n	8002d96 <print_char+0xf6>
				set = arial8x8_black[chr][x] & 1 << y;
 8002d74:	7afa      	ldrb	r2, [r7, #11]
 8002d76:	8abb      	ldrh	r3, [r7, #20]
 8002d78:	4926      	ldr	r1, [pc, #152]	; (8002e14 <print_char+0x174>)
 8002d7a:	00d2      	lsls	r2, r2, #3
 8002d7c:	4413      	add	r3, r2
 8002d7e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8002d82:	b25a      	sxtb	r2, r3
 8002d84:	8a7b      	ldrh	r3, [r7, #18]
 8002d86:	2101      	movs	r1, #1
 8002d88:	fa01 f303 	lsl.w	r3, r1, r3
 8002d8c:	b25b      	sxtb	r3, r3
 8002d8e:	4013      	ands	r3, r2
 8002d90:	b25b      	sxtb	r3, r3
 8002d92:	75fb      	strb	r3, [r7, #23]
 8002d94:	e00f      	b.n	8002db6 <print_char+0x116>
			else // Normal font
				set = arial8x8_regular[chr][x] & 1 << y;
 8002d96:	7afa      	ldrb	r2, [r7, #11]
 8002d98:	8abb      	ldrh	r3, [r7, #20]
 8002d9a:	491f      	ldr	r1, [pc, #124]	; (8002e18 <print_char+0x178>)
 8002d9c:	00d2      	lsls	r2, r2, #3
 8002d9e:	4413      	add	r3, r2
 8002da0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8002da4:	b25a      	sxtb	r2, r3
 8002da6:	8a7b      	ldrh	r3, [r7, #18]
 8002da8:	2101      	movs	r1, #1
 8002daa:	fa01 f303 	lsl.w	r3, r1, r3
 8002dae:	b25b      	sxtb	r3, r3
 8002db0:	4013      	ands	r3, r2
 8002db2:	b25b      	sxtb	r3, r3
 8002db4:	75fb      	strb	r3, [r7, #23]
			if (set)
 8002db6:	7dfb      	ldrb	r3, [r7, #23]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d00b      	beq.n	8002dd4 <print_char+0x134>
				UB_VGA_SetPixel(x1 + y, y1 + x, col);
 8002dbc:	89fa      	ldrh	r2, [r7, #14]
 8002dbe:	8a7b      	ldrh	r3, [r7, #18]
 8002dc0:	4413      	add	r3, r2
 8002dc2:	b298      	uxth	r0, r3
 8002dc4:	89ba      	ldrh	r2, [r7, #12]
 8002dc6:	8abb      	ldrh	r3, [r7, #20]
 8002dc8:	4413      	add	r3, r2
 8002dca:	b29b      	uxth	r3, r3
 8002dcc:	7c7a      	ldrb	r2, [r7, #17]
 8002dce:	4619      	mov	r1, r3
 8002dd0:	f000 ffd0 	bl	8003d74 <UB_VGA_SetPixel>
		for (y = 0; y < size; y++) { // Vertical
 8002dd4:	8a7b      	ldrh	r3, [r7, #18]
 8002dd6:	3301      	adds	r3, #1
 8002dd8:	827b      	strh	r3, [r7, #18]
 8002dda:	7c3b      	ldrb	r3, [r7, #16]
 8002ddc:	b29b      	uxth	r3, r3
 8002dde:	8a7a      	ldrh	r2, [r7, #18]
 8002de0:	429a      	cmp	r2, r3
 8002de2:	d390      	bcc.n	8002d06 <print_char+0x66>
	for (x = 0; x < size; x++) { // Horizontal, x-- results into flipping
 8002de4:	8abb      	ldrh	r3, [r7, #20]
 8002de6:	3301      	adds	r3, #1
 8002de8:	82bb      	strh	r3, [r7, #20]
 8002dea:	7c3b      	ldrb	r3, [r7, #16]
 8002dec:	b29b      	uxth	r3, r3
 8002dee:	8aba      	ldrh	r2, [r7, #20]
 8002df0:	429a      	cmp	r2, r3
 8002df2:	d385      	bcc.n	8002d00 <print_char+0x60>
		}
	}

	return 8;
 8002df4:	2308      	movs	r3, #8
};
 8002df6:	4618      	mov	r0, r3
 8002df8:	3718      	adds	r7, #24
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bd80      	pop	{r7, pc}
 8002dfe:	bf00      	nop
 8002e00:	08004f38 	.word	0x08004f38
 8002e04:	20000010 	.word	0x20000010
 8002e08:	08004f40 	.word	0x08004f40
 8002e0c:	08008840 	.word	0x08008840
 8002e10:	08004f48 	.word	0x08004f48
 8002e14:	08008040 	.word	0x08008040
 8002e18:	08009040 	.word	0x08009040

08002e1c <print_text>:

uint8_t print_text(int16_t x1, int16_t y1, char str[], char color[16], char font[16])
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b08a      	sub	sp, #40	; 0x28
 8002e20:	af02      	add	r7, sp, #8
 8002e22:	60ba      	str	r2, [r7, #8]
 8002e24:	607b      	str	r3, [r7, #4]
 8002e26:	4603      	mov	r3, r0
 8002e28:	81fb      	strh	r3, [r7, #14]
 8002e2a:	460b      	mov	r3, r1
 8002e2c:	81bb      	strh	r3, [r7, #12]
	UART_puts("\nColor\tFont");
	len = strlen(color) + strlen(font) +1;
	UART_printf(len + 2, "\n%s\t%s", color, font);
	#endif

	uint8_t margin = 8; // Display margin
 8002e2e:	2308      	movs	r3, #8
 8002e30:	75fb      	strb	r3, [r7, #23]
	uint16_t x = 0;
 8002e32:	2300      	movs	r3, #0
 8002e34:	83fb      	strh	r3, [r7, #30]
	uint16_t y = 0;
 8002e36:	2300      	movs	r3, #0
 8002e38:	83bb      	strh	r3, [r7, #28]
	char *p = str;
 8002e3a:	68bb      	ldr	r3, [r7, #8]
 8002e3c:	61bb      	str	r3, [r7, #24]
	unsigned char current_char;

	if (x1 < margin) x1 = margin;
 8002e3e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8002e42:	7dfb      	ldrb	r3, [r7, #23]
 8002e44:	429a      	cmp	r2, r3
 8002e46:	da01      	bge.n	8002e4c <print_text+0x30>
 8002e48:	7dfb      	ldrb	r3, [r7, #23]
 8002e4a:	81fb      	strh	r3, [r7, #14]
	if (y1 < margin) y1 = margin;
 8002e4c:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8002e50:	7dfb      	ldrb	r3, [r7, #23]
 8002e52:	429a      	cmp	r2, r3
 8002e54:	da01      	bge.n	8002e5a <print_text+0x3e>
 8002e56:	7dfb      	ldrb	r3, [r7, #23]
 8002e58:	81bb      	strh	r3, [r7, #12]

	// Offscreen
	if (x1 > (VGA_DISPLAY_X - 8 - margin)) return 91;
 8002e5a:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8002e5e:	7dfb      	ldrb	r3, [r7, #23]
 8002e60:	f5c3 739c 	rsb	r3, r3, #312	; 0x138
 8002e64:	429a      	cmp	r2, r3
 8002e66:	dd01      	ble.n	8002e6c <print_text+0x50>
 8002e68:	235b      	movs	r3, #91	; 0x5b
 8002e6a:	e040      	b.n	8002eee <print_text+0xd2>
	if (y1 > (VGA_DISPLAY_Y - 8 - margin)) return 92;
 8002e6c:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8002e70:	7dfb      	ldrb	r3, [r7, #23]
 8002e72:	f1c3 03e8 	rsb	r3, r3, #232	; 0xe8
 8002e76:	429a      	cmp	r2, r3
 8002e78:	dd34      	ble.n	8002ee4 <print_text+0xc8>
 8002e7a:	235c      	movs	r3, #92	; 0x5c
 8002e7c:	e037      	b.n	8002eee <print_text+0xd2>

	while (*p) {
		current_char = *p++; // Take current char and increment it for the next char
 8002e7e:	69bb      	ldr	r3, [r7, #24]
 8002e80:	1c5a      	adds	r2, r3, #1
 8002e82:	61ba      	str	r2, [r7, #24]
 8002e84:	781b      	ldrb	r3, [r3, #0]
 8002e86:	75bb      	strb	r3, [r7, #22]
		print_char(x1 + x, y1 + y, current_char, color, font);
 8002e88:	89fa      	ldrh	r2, [r7, #14]
 8002e8a:	8bfb      	ldrh	r3, [r7, #30]
 8002e8c:	4413      	add	r3, r2
 8002e8e:	b29b      	uxth	r3, r3
 8002e90:	b218      	sxth	r0, r3
 8002e92:	89ba      	ldrh	r2, [r7, #12]
 8002e94:	8bbb      	ldrh	r3, [r7, #28]
 8002e96:	4413      	add	r3, r2
 8002e98:	b29b      	uxth	r3, r3
 8002e9a:	b219      	sxth	r1, r3
 8002e9c:	7dba      	ldrb	r2, [r7, #22]
 8002e9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ea0:	9300      	str	r3, [sp, #0]
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	f7ff fefc 	bl	8002ca0 <print_char>

		// Next character and next line
		if ((x + x1) < (VGA_DISPLAY_X - 8 - margin)) // 8 because the font size is 8 wide
 8002ea8:	8bfa      	ldrh	r2, [r7, #30]
 8002eaa:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002eae:	441a      	add	r2, r3
 8002eb0:	7dfb      	ldrb	r3, [r7, #23]
 8002eb2:	f5c3 739c 	rsb	r3, r3, #312	; 0x138
 8002eb6:	429a      	cmp	r2, r3
 8002eb8:	da03      	bge.n	8002ec2 <print_text+0xa6>
			x += 8; // No spacing needed
 8002eba:	8bfb      	ldrh	r3, [r7, #30]
 8002ebc:	3308      	adds	r3, #8
 8002ebe:	83fb      	strh	r3, [r7, #30]
 8002ec0:	e010      	b.n	8002ee4 <print_text+0xc8>
		else {
			x = 0; // cursor position;
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	83fb      	strh	r3, [r7, #30]
			if ((y + y1) < (VGA_DISPLAY_Y - 8 - margin))
 8002ec6:	8bba      	ldrh	r2, [r7, #28]
 8002ec8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002ecc:	441a      	add	r2, r3
 8002ece:	7dfb      	ldrb	r3, [r7, #23]
 8002ed0:	f1c3 03e8 	rsb	r3, r3, #232	; 0xe8
 8002ed4:	429a      	cmp	r2, r3
 8002ed6:	da03      	bge.n	8002ee0 <print_text+0xc4>
				y += 9; // 8 rows, 1 pixel spacing
 8002ed8:	8bbb      	ldrh	r3, [r7, #28]
 8002eda:	3309      	adds	r3, #9
 8002edc:	83bb      	strh	r3, [r7, #28]
 8002ede:	e001      	b.n	8002ee4 <print_text+0xc8>
			else
				y = 0; // Error, off screen!
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	83bb      	strh	r3, [r7, #28]
	while (*p) {
 8002ee4:	69bb      	ldr	r3, [r7, #24]
 8002ee6:	781b      	ldrb	r3, [r3, #0]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d1c8      	bne.n	8002e7e <print_text+0x62>
		}
	}
	return 9;
 8002eec:	2309      	movs	r3, #9
};
 8002eee:	4618      	mov	r0, r3
 8002ef0:	3720      	adds	r7, #32
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bd80      	pop	{r7, pc}
	...

08002ef8 <bitmap>:

uint8_t bitmap(uint8_t bitmap, int16_t x1, int16_t y1, uint8_t trans)
{
 8002ef8:	b590      	push	{r4, r7, lr}
 8002efa:	b087      	sub	sp, #28
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	4604      	mov	r4, r0
 8002f00:	4608      	mov	r0, r1
 8002f02:	4611      	mov	r1, r2
 8002f04:	461a      	mov	r2, r3
 8002f06:	4623      	mov	r3, r4
 8002f08:	71fb      	strb	r3, [r7, #7]
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	80bb      	strh	r3, [r7, #4]
 8002f0e:	460b      	mov	r3, r1
 8002f10:	807b      	strh	r3, [r7, #2]
 8002f12:	4613      	mov	r3, r2
 8002f14:	71bb      	strb	r3, [r7, #6]
	UART_putint(trans);
	UART_puts("\n");
	#endif
	// This version can only print bitmaps that are squared
	uint16_t x, y;
	uint16_t size = sizeof(bitmaps[bitmap]) / sizeof(bitmaps[bitmap][0]); // Amount of pixels
 8002f16:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f1a:	827b      	strh	r3, [r7, #18]
	uint16_t x_p = sqrt(size); // Amount of pixels on the x-axis
 8002f1c:	8a7b      	ldrh	r3, [r7, #18]
 8002f1e:	4618      	mov	r0, r3
 8002f20:	f7fd faa6 	bl	8000470 <__aeabi_ui2d>
 8002f24:	4603      	mov	r3, r0
 8002f26:	460c      	mov	r4, r1
 8002f28:	ec44 3b10 	vmov	d0, r3, r4
 8002f2c:	f001 fe8a 	bl	8004c44 <sqrt>
 8002f30:	ec54 3b10 	vmov	r3, r4, d0
 8002f34:	4618      	mov	r0, r3
 8002f36:	4621      	mov	r1, r4
 8002f38:	f7fd fde8 	bl	8000b0c <__aeabi_d2uiz>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	823b      	strh	r3, [r7, #16]
	uint16_t y_p = x_p; // Amount of pixels on the y-axis
 8002f40:	8a3b      	ldrh	r3, [r7, #16]
 8002f42:	81fb      	strh	r3, [r7, #14]

	for (x = 0; x < x_p; x++) {
 8002f44:	2300      	movs	r3, #0
 8002f46:	82fb      	strh	r3, [r7, #22]
 8002f48:	e04e      	b.n	8002fe8 <bitmap+0xf0>
		for (y = 0; y < y_p; y++) {
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	82bb      	strh	r3, [r7, #20]
 8002f4e:	e044      	b.n	8002fda <bitmap+0xe2>
			if (trans == 1) {
 8002f50:	79bb      	ldrb	r3, [r7, #6]
 8002f52:	2b01      	cmp	r3, #1
 8002f54:	d122      	bne.n	8002f9c <bitmap+0xa4>
				if (bitmaps[bitmap][size] != 0) // 0 == 0x00, black screen
 8002f56:	79fa      	ldrb	r2, [r7, #7]
 8002f58:	8a7b      	ldrh	r3, [r7, #18]
 8002f5a:	4928      	ldr	r1, [pc, #160]	; (8002ffc <bitmap+0x104>)
 8002f5c:	0312      	lsls	r2, r2, #12
 8002f5e:	440a      	add	r2, r1
 8002f60:	4413      	add	r3, r2
 8002f62:	781b      	ldrb	r3, [r3, #0]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d032      	beq.n	8002fce <bitmap+0xd6>
					UB_VGA_SetPixel(x1 + y_p - y, y1 + x_p - x, bitmaps[bitmap][size]);
 8002f68:	88ba      	ldrh	r2, [r7, #4]
 8002f6a:	89fb      	ldrh	r3, [r7, #14]
 8002f6c:	4413      	add	r3, r2
 8002f6e:	b29a      	uxth	r2, r3
 8002f70:	8abb      	ldrh	r3, [r7, #20]
 8002f72:	1ad3      	subs	r3, r2, r3
 8002f74:	b298      	uxth	r0, r3
 8002f76:	887a      	ldrh	r2, [r7, #2]
 8002f78:	8a3b      	ldrh	r3, [r7, #16]
 8002f7a:	4413      	add	r3, r2
 8002f7c:	b29a      	uxth	r2, r3
 8002f7e:	8afb      	ldrh	r3, [r7, #22]
 8002f80:	1ad3      	subs	r3, r2, r3
 8002f82:	b29c      	uxth	r4, r3
 8002f84:	79fa      	ldrb	r2, [r7, #7]
 8002f86:	8a7b      	ldrh	r3, [r7, #18]
 8002f88:	491c      	ldr	r1, [pc, #112]	; (8002ffc <bitmap+0x104>)
 8002f8a:	0312      	lsls	r2, r2, #12
 8002f8c:	440a      	add	r2, r1
 8002f8e:	4413      	add	r3, r2
 8002f90:	781b      	ldrb	r3, [r3, #0]
 8002f92:	461a      	mov	r2, r3
 8002f94:	4621      	mov	r1, r4
 8002f96:	f000 feed 	bl	8003d74 <UB_VGA_SetPixel>
 8002f9a:	e018      	b.n	8002fce <bitmap+0xd6>
			}
			else
				UB_VGA_SetPixel(x1 + y_p - y, y1 + x_p - x, bitmaps[bitmap][size]);
 8002f9c:	88ba      	ldrh	r2, [r7, #4]
 8002f9e:	89fb      	ldrh	r3, [r7, #14]
 8002fa0:	4413      	add	r3, r2
 8002fa2:	b29a      	uxth	r2, r3
 8002fa4:	8abb      	ldrh	r3, [r7, #20]
 8002fa6:	1ad3      	subs	r3, r2, r3
 8002fa8:	b298      	uxth	r0, r3
 8002faa:	887a      	ldrh	r2, [r7, #2]
 8002fac:	8a3b      	ldrh	r3, [r7, #16]
 8002fae:	4413      	add	r3, r2
 8002fb0:	b29a      	uxth	r2, r3
 8002fb2:	8afb      	ldrh	r3, [r7, #22]
 8002fb4:	1ad3      	subs	r3, r2, r3
 8002fb6:	b29c      	uxth	r4, r3
 8002fb8:	79fa      	ldrb	r2, [r7, #7]
 8002fba:	8a7b      	ldrh	r3, [r7, #18]
 8002fbc:	490f      	ldr	r1, [pc, #60]	; (8002ffc <bitmap+0x104>)
 8002fbe:	0312      	lsls	r2, r2, #12
 8002fc0:	440a      	add	r2, r1
 8002fc2:	4413      	add	r3, r2
 8002fc4:	781b      	ldrb	r3, [r3, #0]
 8002fc6:	461a      	mov	r2, r3
 8002fc8:	4621      	mov	r1, r4
 8002fca:	f000 fed3 	bl	8003d74 <UB_VGA_SetPixel>
			size--;
 8002fce:	8a7b      	ldrh	r3, [r7, #18]
 8002fd0:	3b01      	subs	r3, #1
 8002fd2:	827b      	strh	r3, [r7, #18]
		for (y = 0; y < y_p; y++) {
 8002fd4:	8abb      	ldrh	r3, [r7, #20]
 8002fd6:	3301      	adds	r3, #1
 8002fd8:	82bb      	strh	r3, [r7, #20]
 8002fda:	8aba      	ldrh	r2, [r7, #20]
 8002fdc:	89fb      	ldrh	r3, [r7, #14]
 8002fde:	429a      	cmp	r2, r3
 8002fe0:	d3b6      	bcc.n	8002f50 <bitmap+0x58>
	for (x = 0; x < x_p; x++) {
 8002fe2:	8afb      	ldrh	r3, [r7, #22]
 8002fe4:	3301      	adds	r3, #1
 8002fe6:	82fb      	strh	r3, [r7, #22]
 8002fe8:	8afa      	ldrh	r2, [r7, #22]
 8002fea:	8a3b      	ldrh	r3, [r7, #16]
 8002fec:	429a      	cmp	r2, r3
 8002fee:	d3ac      	bcc.n	8002f4a <bitmap+0x52>
		}
	}

	return 10;
 8002ff0:	230a      	movs	r3, #10
};
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	371c      	adds	r7, #28
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd90      	pop	{r4, r7, pc}
 8002ffa:	bf00      	nop
 8002ffc:	08005040 	.word	0x08005040

08003000 <DELAY>:

uint8_t DELAY(uint16_t time)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b082      	sub	sp, #8
 8003004:	af00      	add	r7, sp, #0
 8003006:	4603      	mov	r3, r0
 8003008:	80fb      	strh	r3, [r7, #6]
	UART_puts("\nDelay\nMilliseconds: ");
	UART_putint(time);
	UART_puts("\n");
	#endif

	DELAY_ms(time);
 800300a:	88fb      	ldrh	r3, [r7, #6]
 800300c:	4618      	mov	r0, r3
 800300e:	f000 f94f 	bl	80032b0 <DELAY_ms>
	return 11;
 8003012:	230b      	movs	r3, #11
};
 8003014:	4618      	mov	r0, r3
 8003016:	3708      	adds	r7, #8
 8003018:	46bd      	mov	sp, r7
 800301a:	bd80      	pop	{r7, pc}

0800301c <fill_screen>:

uint8_t fill_screen(char color[16])
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b084      	sub	sp, #16
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
	UART_puts("\nFill_screen\nColor: ");
	UART_puts(color);
	UART_puts("\n");
	#endif

	uint8_t col = change_col(color);
 8003024:	6878      	ldr	r0, [r7, #4]
 8003026:	f7fe fe59 	bl	8001cdc <change_col>
 800302a:	4603      	mov	r3, r0
 800302c:	73fb      	strb	r3, [r7, #15]

	UB_VGA_FillScreen(col);
 800302e:	7bfb      	ldrb	r3, [r7, #15]
 8003030:	4618      	mov	r0, r3
 8003032:	f000 fe7d 	bl	8003d30 <UB_VGA_FillScreen>
	return 12;
 8003036:	230c      	movs	r3, #12
};
 8003038:	4618      	mov	r0, r3
 800303a:	3710      	adds	r7, #16
 800303c:	46bd      	mov	sp, r7
 800303e:	bd80      	pop	{r7, pc}

08003040 <main>:
#include "draw_API.h"

char *version = "API v0.42";

int main(void)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b086      	sub	sp, #24
 8003044:	af04      	add	r7, sp, #16
	//  uint32_t n;

	// Inits
	SystemInit(); // System speed to 168MHz
 8003046:	f000 fd81 	bl	8003b4c <SystemInit>
	LCD_init();
 800304a:	f000 f9a1 	bl	8003390 <LCD_init>
	UART_init();
 800304e:	f000 fba1 	bl	8003794 <UART_init>
	LED_init();
 8003052:	f000 fb23 	bl	800369c <LED_init>
	DELAY_init();
 8003056:	f000 f897 	bl	8003188 <DELAY_init>
	UB_VGA_Screen_Init(); // Init VGA-Screen
 800305a:	f000 fe29 	bl	8003cb0 <UB_VGA_Screen_Init>

	// LEDs
	LED_put(0xFF);
 800305e:	20ff      	movs	r0, #255	; 0xff
 8003060:	f000 fb60 	bl	8003724 <LED_put>
	DELAY_ms(500);
 8003064:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003068:	f000 f922 	bl	80032b0 <DELAY_ms>
	LED_put(0x00);
 800306c:	2000      	movs	r0, #0
 800306e:	f000 fb59 	bl	8003724 <LED_put>

	// Screen
	UB_VGA_FillScreen(VGA_COL_BLACK);
 8003072:	2000      	movs	r0, #0
 8003074:	f000 fe5c 	bl	8003d30 <UB_VGA_FillScreen>
	bitmap(0, 10, 10, 1);
 8003078:	2301      	movs	r3, #1
 800307a:	220a      	movs	r2, #10
 800307c:	210a      	movs	r1, #10
 800307e:	2000      	movs	r0, #0
 8003080:	f7ff ff3a 	bl	8002ef8 <bitmap>
	bitmap(1, 116, 10, 0);
 8003084:	2300      	movs	r3, #0
 8003086:	220a      	movs	r2, #10
 8003088:	2174      	movs	r1, #116	; 0x74
 800308a:	2001      	movs	r0, #1
 800308c:	f7ff ff34 	bl	8002ef8 <bitmap>
	bitmap(2, 222, 80, 0);
 8003090:	2300      	movs	r3, #0
 8003092:	2250      	movs	r2, #80	; 0x50
 8003094:	21de      	movs	r1, #222	; 0xde
 8003096:	2002      	movs	r0, #2
 8003098:	f7ff ff2e 	bl	8002ef8 <bitmap>


	ellipse_filled(80, 190, 15, 15, "rood");
 800309c:	4b33      	ldr	r3, [pc, #204]	; (800316c <main+0x12c>)
 800309e:	9300      	str	r3, [sp, #0]
 80030a0:	230f      	movs	r3, #15
 80030a2:	220f      	movs	r2, #15
 80030a4:	21be      	movs	r1, #190	; 0xbe
 80030a6:	2050      	movs	r0, #80	; 0x50
 80030a8:	f7ff fa78 	bl	800259c <ellipse_filled>
	ellipse_filled(120, 190, 15, 15, "rood");
 80030ac:	4b2f      	ldr	r3, [pc, #188]	; (800316c <main+0x12c>)
 80030ae:	9300      	str	r3, [sp, #0]
 80030b0:	230f      	movs	r3, #15
 80030b2:	220f      	movs	r2, #15
 80030b4:	21be      	movs	r1, #190	; 0xbe
 80030b6:	2078      	movs	r0, #120	; 0x78
 80030b8:	f7ff fa70 	bl	800259c <ellipse_filled>
	ellipse_filled(160, 190, 15, 15, "rood");
 80030bc:	4b2b      	ldr	r3, [pc, #172]	; (800316c <main+0x12c>)
 80030be:	9300      	str	r3, [sp, #0]
 80030c0:	230f      	movs	r3, #15
 80030c2:	220f      	movs	r2, #15
 80030c4:	21be      	movs	r1, #190	; 0xbe
 80030c6:	20a0      	movs	r0, #160	; 0xa0
 80030c8:	f7ff fa68 	bl	800259c <ellipse_filled>
	line(100,140,200,120,20,"bruin"); //x1 y1 x2 y2
 80030cc:	4b28      	ldr	r3, [pc, #160]	; (8003170 <main+0x130>)
 80030ce:	9301      	str	r3, [sp, #4]
 80030d0:	2314      	movs	r3, #20
 80030d2:	9300      	str	r3, [sp, #0]
 80030d4:	2378      	movs	r3, #120	; 0x78
 80030d6:	22c8      	movs	r2, #200	; 0xc8
 80030d8:	218c      	movs	r1, #140	; 0x8c
 80030da:	2064      	movs	r0, #100	; 0x64
 80030dc:	f7fe fed6 	bl	8001e8c <line>
	triangle_filled(180,180,100,140,30,180,"groen");
 80030e0:	4b24      	ldr	r3, [pc, #144]	; (8003174 <main+0x134>)
 80030e2:	9302      	str	r3, [sp, #8]
 80030e4:	23b4      	movs	r3, #180	; 0xb4
 80030e6:	9301      	str	r3, [sp, #4]
 80030e8:	231e      	movs	r3, #30
 80030ea:	9300      	str	r3, [sp, #0]
 80030ec:	238c      	movs	r3, #140	; 0x8c
 80030ee:	2264      	movs	r2, #100	; 0x64
 80030f0:	21b4      	movs	r1, #180	; 0xb4
 80030f2:	20b4      	movs	r0, #180	; 0xb4
 80030f4:	f7ff fc80 	bl	80029f8 <triangle_filled>
	ellipse(40, 190, 15, 15, "rood");
 80030f8:	4b1c      	ldr	r3, [pc, #112]	; (800316c <main+0x12c>)
 80030fa:	9300      	str	r3, [sp, #0]
 80030fc:	230f      	movs	r3, #15
 80030fe:	220f      	movs	r2, #15
 8003100:	21be      	movs	r1, #190	; 0xbe
 8003102:	2028      	movs	r0, #40	; 0x28
 8003104:	f7ff f882 	bl	800220c <ellipse>
//	ellipse(70,40,40,30,"lichtrood");
//	line(80,80,65,94,1,"wit"); //x1 y1 x2 y2
//	line(200,120,160,80,30,"groen");
//	triangle(120,140,80,160,160,190,"wit");
//	triangle_filled(120,140,80,160,160,190,"wit");
	triangle_filled(240,239,319,239,339,200,"wit");
 8003108:	4b1b      	ldr	r3, [pc, #108]	; (8003178 <main+0x138>)
 800310a:	9302      	str	r3, [sp, #8]
 800310c:	23c8      	movs	r3, #200	; 0xc8
 800310e:	9301      	str	r3, [sp, #4]
 8003110:	f240 1353 	movw	r3, #339	; 0x153
 8003114:	9300      	str	r3, [sp, #0]
 8003116:	23ef      	movs	r3, #239	; 0xef
 8003118:	f240 123f 	movw	r2, #319	; 0x13f
 800311c:	21ef      	movs	r1, #239	; 0xef
 800311e:	20f0      	movs	r0, #240	; 0xf0
 8003120:	f7ff fc6a 	bl	80029f8 <triangle_filled>
//	print_char(56, 140, 37, "zwart", "greek");
//	print_text(62, 140, "1!", "zwart", "greek");
//	print_text(0, 150, "1234567890!#$&*()-+',.>", "zwart", "greek");

	// LCD Write
	LCD_clear();
 8003124:	f000 f8f8 	bl	8003318 <LCD_clear>
	LCD_puts("TEET-VESOFTON-16");
 8003128:	4814      	ldr	r0, [pc, #80]	; (800317c <main+0x13c>)
 800312a:	f000 f9e2 	bl	80034f2 <LCD_puts>
	LCD_XY(0, 1);
 800312e:	2101      	movs	r1, #1
 8003130:	2000      	movs	r0, #0
 8003132:	f000 f903 	bl	800333c <LCD_XY>
	LCD_puts(version);
 8003136:	4b12      	ldr	r3, [pc, #72]	; (8003180 <main+0x140>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	4618      	mov	r0, r3
 800313c:	f000 f9d9 	bl	80034f2 <LCD_puts>
	LCD_cursor_off();
 8003140:	200c      	movs	r0, #12
 8003142:	f000 fa3f 	bl	80035c4 <LCD_writecontrol>

	// UART
	UART_puts(version);
 8003146:	4b0e      	ldr	r3, [pc, #56]	; (8003180 <main+0x140>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4618      	mov	r0, r3
 800314c:	f000 fb86 	bl	800385c <UART_puts>
	UART_puts("\n\r");
 8003150:	480c      	ldr	r0, [pc, #48]	; (8003184 <main+0x144>)
 8003152:	f000 fb83 	bl	800385c <UART_puts>

	while(1)
	{
		char **arguments = UART_tokens();
 8003156:	f000 ffe7 	bl	8004128 <UART_tokens>
 800315a:	6078      	str	r0, [r7, #4]
		UART_control(arguments);
 800315c:	6878      	ldr	r0, [r7, #4]
 800315e:	f001 f84b 	bl	80041f8 <UART_control>

		// ALWAYS clear AFTER you are done with your arguments to prevent memory leaks!
		UART_tokens_clear(arguments);
 8003162:	6878      	ldr	r0, [r7, #4]
 8003164:	f001 f828 	bl	80041b8 <UART_tokens_clear>
	{
 8003168:	e7f5      	b.n	8003156 <main+0x116>
 800316a:	bf00      	nop
 800316c:	08004f58 	.word	0x08004f58
 8003170:	08004f60 	.word	0x08004f60
 8003174:	08004f68 	.word	0x08004f68
 8003178:	08004f70 	.word	0x08004f70
 800317c:	08004f74 	.word	0x08004f74
 8003180:	200001e0 	.word	0x200001e0
 8003184:	08004f88 	.word	0x08004f88

08003188 <DELAY_init>:
uint32_t D_mS; // Global variable (ms)
uint32_t D_S; // Global variable (s)


void DELAY_init(void)
{
 8003188:	b590      	push	{r4, r7, lr}
 800318a:	b085      	sub	sp, #20
 800318c:	af00      	add	r7, sp, #0
	RCC_ClocksTypeDef Clocks;
	RCC_GetClocksFreq(&Clocks);
 800318e:	463b      	mov	r3, r7
 8003190:	4618      	mov	r0, r3
 8003192:	f7fe f8a5 	bl	80012e0 <RCC_GetClocksFreq>
	G_CLK = Clocks.SYSCLK_Frequency;	// Read the systemclock
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	4a3f      	ldr	r2, [pc, #252]	; (8003298 <DELAY_init+0x110>)
 800319a:	6013      	str	r3, [r2, #0]
	D_S  = (G_CLK*1.25)/9/2;	// Number of instructions in one second
 800319c:	4b3e      	ldr	r3, [pc, #248]	; (8003298 <DELAY_init+0x110>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	4618      	mov	r0, r3
 80031a2:	f7fd f965 	bl	8000470 <__aeabi_ui2d>
 80031a6:	f04f 0200 	mov.w	r2, #0
 80031aa:	4b3c      	ldr	r3, [pc, #240]	; (800329c <DELAY_init+0x114>)
 80031ac:	f7fd f9d6 	bl	800055c <__aeabi_dmul>
 80031b0:	4603      	mov	r3, r0
 80031b2:	460c      	mov	r4, r1
 80031b4:	4618      	mov	r0, r3
 80031b6:	4621      	mov	r1, r4
 80031b8:	f04f 0200 	mov.w	r2, #0
 80031bc:	4b38      	ldr	r3, [pc, #224]	; (80032a0 <DELAY_init+0x118>)
 80031be:	f7fd faf7 	bl	80007b0 <__aeabi_ddiv>
 80031c2:	4603      	mov	r3, r0
 80031c4:	460c      	mov	r4, r1
 80031c6:	4618      	mov	r0, r3
 80031c8:	4621      	mov	r1, r4
 80031ca:	f04f 0200 	mov.w	r2, #0
 80031ce:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80031d2:	f7fd faed 	bl	80007b0 <__aeabi_ddiv>
 80031d6:	4603      	mov	r3, r0
 80031d8:	460c      	mov	r4, r1
 80031da:	4618      	mov	r0, r3
 80031dc:	4621      	mov	r1, r4
 80031de:	f7fd fc95 	bl	8000b0c <__aeabi_d2uiz>
 80031e2:	4602      	mov	r2, r0
 80031e4:	4b2f      	ldr	r3, [pc, #188]	; (80032a4 <DELAY_init+0x11c>)
 80031e6:	601a      	str	r2, [r3, #0]
	D_mS = (G_CLK*1.25)/9000/2; // Number of instructions in one millisecond
 80031e8:	4b2b      	ldr	r3, [pc, #172]	; (8003298 <DELAY_init+0x110>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4618      	mov	r0, r3
 80031ee:	f7fd f93f 	bl	8000470 <__aeabi_ui2d>
 80031f2:	f04f 0200 	mov.w	r2, #0
 80031f6:	4b29      	ldr	r3, [pc, #164]	; (800329c <DELAY_init+0x114>)
 80031f8:	f7fd f9b0 	bl	800055c <__aeabi_dmul>
 80031fc:	4603      	mov	r3, r0
 80031fe:	460c      	mov	r4, r1
 8003200:	4618      	mov	r0, r3
 8003202:	4621      	mov	r1, r4
 8003204:	a320      	add	r3, pc, #128	; (adr r3, 8003288 <DELAY_init+0x100>)
 8003206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800320a:	f7fd fad1 	bl	80007b0 <__aeabi_ddiv>
 800320e:	4603      	mov	r3, r0
 8003210:	460c      	mov	r4, r1
 8003212:	4618      	mov	r0, r3
 8003214:	4621      	mov	r1, r4
 8003216:	f04f 0200 	mov.w	r2, #0
 800321a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800321e:	f7fd fac7 	bl	80007b0 <__aeabi_ddiv>
 8003222:	4603      	mov	r3, r0
 8003224:	460c      	mov	r4, r1
 8003226:	4618      	mov	r0, r3
 8003228:	4621      	mov	r1, r4
 800322a:	f7fd fc6f 	bl	8000b0c <__aeabi_d2uiz>
 800322e:	4602      	mov	r2, r0
 8003230:	4b1d      	ldr	r3, [pc, #116]	; (80032a8 <DELAY_init+0x120>)
 8003232:	601a      	str	r2, [r3, #0]
	D_uS = (G_CLK*1.25)/9000000/2; // Number of instructions in one microsecond, largest rounding error
 8003234:	4b18      	ldr	r3, [pc, #96]	; (8003298 <DELAY_init+0x110>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4618      	mov	r0, r3
 800323a:	f7fd f919 	bl	8000470 <__aeabi_ui2d>
 800323e:	f04f 0200 	mov.w	r2, #0
 8003242:	4b16      	ldr	r3, [pc, #88]	; (800329c <DELAY_init+0x114>)
 8003244:	f7fd f98a 	bl	800055c <__aeabi_dmul>
 8003248:	4603      	mov	r3, r0
 800324a:	460c      	mov	r4, r1
 800324c:	4618      	mov	r0, r3
 800324e:	4621      	mov	r1, r4
 8003250:	a30f      	add	r3, pc, #60	; (adr r3, 8003290 <DELAY_init+0x108>)
 8003252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003256:	f7fd faab 	bl	80007b0 <__aeabi_ddiv>
 800325a:	4603      	mov	r3, r0
 800325c:	460c      	mov	r4, r1
 800325e:	4618      	mov	r0, r3
 8003260:	4621      	mov	r1, r4
 8003262:	f04f 0200 	mov.w	r2, #0
 8003266:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800326a:	f7fd faa1 	bl	80007b0 <__aeabi_ddiv>
 800326e:	4603      	mov	r3, r0
 8003270:	460c      	mov	r4, r1
 8003272:	4618      	mov	r0, r3
 8003274:	4621      	mov	r1, r4
 8003276:	f7fd fc49 	bl	8000b0c <__aeabi_d2uiz>
 800327a:	4602      	mov	r2, r0
 800327c:	4b0b      	ldr	r3, [pc, #44]	; (80032ac <DELAY_init+0x124>)
 800327e:	601a      	str	r2, [r3, #0]
}
 8003280:	bf00      	nop
 8003282:	3714      	adds	r7, #20
 8003284:	46bd      	mov	sp, r7
 8003286:	bd90      	pop	{r4, r7, pc}
 8003288:	00000000 	.word	0x00000000
 800328c:	40c19400 	.word	0x40c19400
 8003290:	00000000 	.word	0x00000000
 8003294:	41612a88 	.word	0x41612a88
 8003298:	200003f8 	.word	0x200003f8
 800329c:	3ff40000 	.word	0x3ff40000
 80032a0:	40220000 	.word	0x40220000
 80032a4:	200003fc 	.word	0x200003fc
 80032a8:	20000404 	.word	0x20000404
 80032ac:	20000400 	.word	0x20000400

080032b0 <DELAY_ms>:
        time--;
    }
}

void DELAY_ms(volatile unsigned int time)
{
 80032b0:	b480      	push	{r7}
 80032b2:	b085      	sub	sp, #20
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
    volatile unsigned int i;

    while(time>0)		// Run x times 1 millisecond
 80032b8:	e00d      	b.n	80032d6 <DELAY_ms+0x26>
    {
        for(i=0;i<D_mS;i++);
 80032ba:	2300      	movs	r3, #0
 80032bc:	60fb      	str	r3, [r7, #12]
 80032be:	e002      	b.n	80032c6 <DELAY_ms+0x16>
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	3301      	adds	r3, #1
 80032c4:	60fb      	str	r3, [r7, #12]
 80032c6:	68fa      	ldr	r2, [r7, #12]
 80032c8:	4b07      	ldr	r3, [pc, #28]	; (80032e8 <DELAY_ms+0x38>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	429a      	cmp	r2, r3
 80032ce:	d3f7      	bcc.n	80032c0 <DELAY_ms+0x10>
        time--;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	3b01      	subs	r3, #1
 80032d4:	607b      	str	r3, [r7, #4]
    while(time>0)		// Run x times 1 millisecond
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d1ee      	bne.n	80032ba <DELAY_ms+0xa>
    }
}
 80032dc:	bf00      	nop
 80032de:	3714      	adds	r7, #20
 80032e0:	46bd      	mov	sp, r7
 80032e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e6:	4770      	bx	lr
 80032e8:	20000404 	.word	0x20000404

080032ec <ClearBits>:
static void LCD_writebyte(unsigned char data);

unsigned char curpos = 0; // remember cursorposition

void ClearBits(void)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	af00      	add	r7, sp, #0
	GPIO_ResetBits(LCD_D4);
 80032f0:	2108      	movs	r1, #8
 80032f2:	4808      	ldr	r0, [pc, #32]	; (8003314 <ClearBits+0x28>)
 80032f4:	f7fd ff9b 	bl	800122e <GPIO_ResetBits>
	GPIO_ResetBits(LCD_D5);
 80032f8:	2110      	movs	r1, #16
 80032fa:	4806      	ldr	r0, [pc, #24]	; (8003314 <ClearBits+0x28>)
 80032fc:	f7fd ff97 	bl	800122e <GPIO_ResetBits>
	GPIO_ResetBits(LCD_D6);
 8003300:	2120      	movs	r1, #32
 8003302:	4804      	ldr	r0, [pc, #16]	; (8003314 <ClearBits+0x28>)
 8003304:	f7fd ff93 	bl	800122e <GPIO_ResetBits>
	GPIO_ResetBits(LCD_D7);
 8003308:	2140      	movs	r1, #64	; 0x40
 800330a:	4802      	ldr	r0, [pc, #8]	; (8003314 <ClearBits+0x28>)
 800330c:	f7fd ff8f 	bl	800122e <GPIO_ResetBits>
}
 8003310:	bf00      	nop
 8003312:	bd80      	pop	{r7, pc}
 8003314:	40021000 	.word	0x40021000

08003318 <LCD_clear>:
   LCD_writecontrol(0x02); // cursur home
   curpos=0;               // reset position
}

void LCD_clear(void)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	af00      	add	r7, sp, #0
   LCD_writecontrol(0x01); // clearscreen
 800331c:	2001      	movs	r0, #1
 800331e:	f000 f951 	bl	80035c4 <LCD_writecontrol>
   curpos=0;               // reset position
 8003322:	4b05      	ldr	r3, [pc, #20]	; (8003338 <LCD_clear+0x20>)
 8003324:	2200      	movs	r2, #0
 8003326:	701a      	strb	r2, [r3, #0]
   DELAY_ms(5);
 8003328:	2005      	movs	r0, #5
 800332a:	f7ff ffc1 	bl	80032b0 <DELAY_ms>
   busyflag();
 800332e:	f000 f95d 	bl	80035ec <busyflag>

}
 8003332:	bf00      	nop
 8003334:	bd80      	pop	{r7, pc}
 8003336:	bf00      	nop
 8003338:	200003e4 	.word	0x200003e4

0800333c <LCD_XY>:

void LCD_XY(unsigned int x, unsigned int y)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b084      	sub	sp, #16
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
 8003344:	6039      	str	r1, [r7, #0]
	unsigned char data;

	switch(y)
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	2b01      	cmp	r3, #1
 800334a:	d009      	beq.n	8003360 <LCD_XY+0x24>
 800334c:	2b01      	cmp	r3, #1
 800334e:	d302      	bcc.n	8003356 <LCD_XY+0x1a>
 8003350:	2b02      	cmp	r3, #2
 8003352:	d00a      	beq.n	800336a <LCD_XY+0x2e>
 8003354:	e00e      	b.n	8003374 <LCD_XY+0x38>
	{
	case 0:  data = (1<<7)+0x00+x; break;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	b2db      	uxtb	r3, r3
 800335a:	3b80      	subs	r3, #128	; 0x80
 800335c:	73fb      	strb	r3, [r7, #15]
 800335e:	e00e      	b.n	800337e <LCD_XY+0x42>
	case 1:  data = (1<<7)+0x40+x; break;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	b2db      	uxtb	r3, r3
 8003364:	3b40      	subs	r3, #64	; 0x40
 8003366:	73fb      	strb	r3, [r7, #15]
 8003368:	e009      	b.n	800337e <LCD_XY+0x42>
	case 2:  data = (1<<7)+0x14+x; break;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	b2db      	uxtb	r3, r3
 800336e:	3b6c      	subs	r3, #108	; 0x6c
 8003370:	73fb      	strb	r3, [r7, #15]
 8003372:	e004      	b.n	800337e <LCD_XY+0x42>
	default: data = (1<<7)+0x54+x; break;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	b2db      	uxtb	r3, r3
 8003378:	3b2c      	subs	r3, #44	; 0x2c
 800337a:	73fb      	strb	r3, [r7, #15]
 800337c:	bf00      	nop
	}
	LCD_writecontrol(data);
 800337e:	7bfb      	ldrb	r3, [r7, #15]
 8003380:	4618      	mov	r0, r3
 8003382:	f000 f91f 	bl	80035c4 <LCD_writecontrol>
}
 8003386:	bf00      	nop
 8003388:	3710      	adds	r7, #16
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}
	...

08003390 <LCD_init>:


// init LCD
// Display wordt gebruikt in 4bits modus,2 regels, 5x7 dots font.
void LCD_init(void)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b082      	sub	sp, #8
 8003394:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef gpio;	// GPIO init structure
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE); // Enable Clock for PortE
 8003396:	2101      	movs	r1, #1
 8003398:	2010      	movs	r0, #16
 800339a:	f7fe f849 	bl	8001430 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 800339e:	2101      	movs	r1, #1
 80033a0:	2004      	movs	r0, #4
 80033a2:	f7fe f845 	bl	8001430 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 80033a6:	2101      	movs	r1, #1
 80033a8:	2008      	movs	r0, #8
 80033aa:	f7fe f841 	bl	8001430 <RCC_AHB1PeriphClockCmd>

	gpio.GPIO_Mode = GPIO_Mode_OUT;
 80033ae:	2301      	movs	r3, #1
 80033b0:	713b      	strb	r3, [r7, #4]
	gpio.GPIO_OType = GPIO_OType_PP;
 80033b2:	2300      	movs	r3, #0
 80033b4:	71bb      	strb	r3, [r7, #6]
	gpio.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80033b6:	2300      	movs	r3, #0
 80033b8:	71fb      	strb	r3, [r7, #7]
	gpio.GPIO_Speed = GPIO_Speed_50MHz;
 80033ba:	2302      	movs	r3, #2
 80033bc:	717b      	strb	r3, [r7, #5]
	gpio.GPIO_Pin = GPIO_Pin_3 | GPIO_Pin_4 | GPIO_Pin_5 | GPIO_Pin_6;
 80033be:	2378      	movs	r3, #120	; 0x78
 80033c0:	603b      	str	r3, [r7, #0]
	GPIO_Init(GPIOE, &gpio);
 80033c2:	463b      	mov	r3, r7
 80033c4:	4619      	mov	r1, r3
 80033c6:	4828      	ldr	r0, [pc, #160]	; (8003468 <LCD_init+0xd8>)
 80033c8:	f7fd fe7a 	bl	80010c0 <GPIO_Init>

	gpio.GPIO_Pin = GPIO_Pin_11 | GPIO_Pin_13;
 80033cc:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80033d0:	603b      	str	r3, [r7, #0]
	GPIO_Init(GPIOC, &gpio);
 80033d2:	463b      	mov	r3, r7
 80033d4:	4619      	mov	r1, r3
 80033d6:	4825      	ldr	r0, [pc, #148]	; (800346c <LCD_init+0xdc>)
 80033d8:	f7fd fe72 	bl	80010c0 <GPIO_Init>

	gpio.GPIO_Pin = GPIO_Pin_0;
 80033dc:	2301      	movs	r3, #1
 80033de:	603b      	str	r3, [r7, #0]
	GPIO_Init(GPIOD, &gpio);
 80033e0:	463b      	mov	r3, r7
 80033e2:	4619      	mov	r1, r3
 80033e4:	4822      	ldr	r0, [pc, #136]	; (8003470 <LCD_init+0xe0>)
 80033e6:	f7fd fe6b 	bl	80010c0 <GPIO_Init>
//	GPIOE -> MODER |= ( 1 << 12 );
//	GPIOC -> MODER |= ( 1 << 26 );
//	GPIOC -> MODER |= ( 1 << 30 );
//	GPIOC -> MODER |= ( 1 << 28 );

	GPIO_ResetBits(LCD_RS);
 80033ea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80033ee:	481f      	ldr	r0, [pc, #124]	; (800346c <LCD_init+0xdc>)
 80033f0:	f7fd ff1d 	bl	800122e <GPIO_ResetBits>
	GPIO_ResetBits(LCD_EN);
 80033f4:	2101      	movs	r1, #1
 80033f6:	481e      	ldr	r0, [pc, #120]	; (8003470 <LCD_init+0xe0>)
 80033f8:	f7fd ff19 	bl	800122e <GPIO_ResetBits>
	GPIO_ResetBits(LCD_RW);
 80033fc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003400:	481a      	ldr	r0, [pc, #104]	; (800346c <LCD_init+0xdc>)
 8003402:	f7fd ff14 	bl	800122e <GPIO_ResetBits>

	DELAY_ms(15);//15
 8003406:	200f      	movs	r0, #15
 8003408:	f7ff ff52 	bl	80032b0 <DELAY_ms>

    LCD_writebyte(0x30); // function-set boot
 800340c:	2030      	movs	r0, #48	; 0x30
 800340e:	f000 f8ad 	bl	800356c <LCD_writebyte>
    DELAY_ms(50);
 8003412:	2032      	movs	r0, #50	; 0x32
 8003414:	f7ff ff4c 	bl	80032b0 <DELAY_ms>
    LCD_writebyte(0x30);
 8003418:	2030      	movs	r0, #48	; 0x30
 800341a:	f000 f8a7 	bl	800356c <LCD_writebyte>
    LCD_writebyte(0x30);
 800341e:	2030      	movs	r0, #48	; 0x30
 8003420:	f000 f8a4 	bl	800356c <LCD_writebyte>

     // interface op 4 bits
    LCD_writebyte(0x02);
 8003424:	2002      	movs	r0, #2
 8003426:	f000 f8a1 	bl	800356c <LCD_writebyte>
    DELAY_ms(5);
 800342a:	2005      	movs	r0, #5
 800342c:	f7ff ff40 	bl	80032b0 <DELAY_ms>

    LCD_writebyte(0x2C);  // function set
 8003430:	202c      	movs	r0, #44	; 0x2c
 8003432:	f000 f89b 	bl	800356c <LCD_writebyte>
    DELAY_ms(15);
 8003436:	200f      	movs	r0, #15
 8003438:	f7ff ff3a 	bl	80032b0 <DELAY_ms>
    LCD_writebyte(0x0E);  // lcd aan
 800343c:	200e      	movs	r0, #14
 800343e:	f000 f895 	bl	800356c <LCD_writebyte>
    DELAY_ms(15);
 8003442:	200f      	movs	r0, #15
 8003444:	f7ff ff34 	bl	80032b0 <DELAY_ms>
    LCD_writebyte(0x01);  // clear screen
 8003448:	2001      	movs	r0, #1
 800344a:	f000 f88f 	bl	800356c <LCD_writebyte>
    DELAY_ms(15);
 800344e:	200f      	movs	r0, #15
 8003450:	f7ff ff2e 	bl	80032b0 <DELAY_ms>
    LCD_writebyte(0x06);  // entry mode set
 8003454:	2006      	movs	r0, #6
 8003456:	f000 f889 	bl	800356c <LCD_writebyte>
    DELAY_ms(15);
 800345a:	200f      	movs	r0, #15
 800345c:	f7ff ff28 	bl	80032b0 <DELAY_ms>
}
 8003460:	bf00      	nop
 8003462:	3708      	adds	r7, #8
 8003464:	46bd      	mov	sp, r7
 8003466:	bd80      	pop	{r7, pc}
 8003468:	40021000 	.word	0x40021000
 800346c:	40020800 	.word	0x40020800
 8003470:	40020c00 	.word	0x40020c00

08003474 <LCD_putchar>:

// Zet meegegeven karakter op het scherm
void LCD_putchar(char c)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b082      	sub	sp, #8
 8003478:	af00      	add	r7, sp, #0
 800347a:	4603      	mov	r3, r0
 800347c:	71fb      	strb	r3, [r7, #7]
    GPIO_SetBits(LCD_RS);
 800347e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003482:	480c      	ldr	r0, [pc, #48]	; (80034b4 <LCD_putchar+0x40>)
 8003484:	f7fd fec4 	bl	8001210 <GPIO_SetBits>
    LCD_writebyte(c);
 8003488:	79fb      	ldrb	r3, [r7, #7]
 800348a:	4618      	mov	r0, r3
 800348c:	f000 f86e 	bl	800356c <LCD_writebyte>
    if (++curpos==32) // remember cursorpos
 8003490:	4b09      	ldr	r3, [pc, #36]	; (80034b8 <LCD_putchar+0x44>)
 8003492:	781b      	ldrb	r3, [r3, #0]
 8003494:	3301      	adds	r3, #1
 8003496:	b2da      	uxtb	r2, r3
 8003498:	4b07      	ldr	r3, [pc, #28]	; (80034b8 <LCD_putchar+0x44>)
 800349a:	701a      	strb	r2, [r3, #0]
 800349c:	4b06      	ldr	r3, [pc, #24]	; (80034b8 <LCD_putchar+0x44>)
 800349e:	781b      	ldrb	r3, [r3, #0]
 80034a0:	2b20      	cmp	r3, #32
 80034a2:	d102      	bne.n	80034aa <LCD_putchar+0x36>
    	curpos=0;
 80034a4:	4b04      	ldr	r3, [pc, #16]	; (80034b8 <LCD_putchar+0x44>)
 80034a6:	2200      	movs	r2, #0
 80034a8:	701a      	strb	r2, [r3, #0]
}
 80034aa:	bf00      	nop
 80034ac:	3708      	adds	r7, #8
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bd80      	pop	{r7, pc}
 80034b2:	bf00      	nop
 80034b4:	40020800 	.word	0x40020800
 80034b8:	200003e4 	.word	0x200003e4

080034bc <LCD_put>:

// Zet meegegeven string op het scherm
void LCD_put(char *string)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	b084      	sub	sp, #16
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
    unsigned char k;
	// vaag display; teken 8 tot 31 is niet uitgevoerd op het scherm
    for (k=0; string[k]; k++)
 80034c4:	2300      	movs	r3, #0
 80034c6:	73fb      	strb	r3, [r7, #15]
 80034c8:	e009      	b.n	80034de <LCD_put+0x22>
    	unsigned char j;
    	// vaag display; teken 8 tot 31 is niet uitgevoerd op het scherm
    	if(curpos==8) // at 8, goto next valid lcd-position
        for (j=0; j<32; j++) LCD_cursor_right();
#endif
        LCD_putchar(string[k]);
 80034ca:	7bfb      	ldrb	r3, [r7, #15]
 80034cc:	687a      	ldr	r2, [r7, #4]
 80034ce:	4413      	add	r3, r2
 80034d0:	781b      	ldrb	r3, [r3, #0]
 80034d2:	4618      	mov	r0, r3
 80034d4:	f7ff ffce 	bl	8003474 <LCD_putchar>
    for (k=0; string[k]; k++)
 80034d8:	7bfb      	ldrb	r3, [r7, #15]
 80034da:	3301      	adds	r3, #1
 80034dc:	73fb      	strb	r3, [r7, #15]
 80034de:	7bfb      	ldrb	r3, [r7, #15]
 80034e0:	687a      	ldr	r2, [r7, #4]
 80034e2:	4413      	add	r3, r2
 80034e4:	781b      	ldrb	r3, [r3, #0]
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d1ef      	bne.n	80034ca <LCD_put+0xe>
    }
}
 80034ea:	bf00      	nop
 80034ec:	3710      	adds	r7, #16
 80034ee:	46bd      	mov	sp, r7
 80034f0:	bd80      	pop	{r7, pc}

080034f2 <LCD_puts>:

void LCD_puts(char *c)
{
 80034f2:	b580      	push	{r7, lr}
 80034f4:	b082      	sub	sp, #8
 80034f6:	af00      	add	r7, sp, #0
 80034f8:	6078      	str	r0, [r7, #4]
    LCD_put(c);
 80034fa:	6878      	ldr	r0, [r7, #4]
 80034fc:	f7ff ffde 	bl	80034bc <LCD_put>
}
 8003500:	bf00      	nop
 8003502:	3708      	adds	r7, #8
 8003504:	46bd      	mov	sp, r7
 8003506:	bd80      	pop	{r7, pc}

08003508 <LCD_writenibble>:
	LCD_put(&s[i+1]); // first, set i to starting pos, undo one i-- too much
}

// Stuurt een 4-bits commando naar het display
static void LCD_writenibble(unsigned char data)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b082      	sub	sp, #8
 800350c:	af00      	add	r7, sp, #0
 800350e:	4603      	mov	r3, r0
 8003510:	71fb      	strb	r3, [r7, #7]
    ClearBits();
 8003512:	f7ff feeb 	bl	80032ec <ClearBits>

    if (data & 0x01)
 8003516:	79fb      	ldrb	r3, [r7, #7]
 8003518:	f003 0301 	and.w	r3, r3, #1
 800351c:	2b00      	cmp	r3, #0
 800351e:	d003      	beq.n	8003528 <LCD_writenibble+0x20>
		GPIO_SetBits(LCD_D7);
 8003520:	2140      	movs	r1, #64	; 0x40
 8003522:	4811      	ldr	r0, [pc, #68]	; (8003568 <LCD_writenibble+0x60>)
 8003524:	f7fd fe74 	bl	8001210 <GPIO_SetBits>

	if (data & 0x02)
 8003528:	79fb      	ldrb	r3, [r7, #7]
 800352a:	f003 0302 	and.w	r3, r3, #2
 800352e:	2b00      	cmp	r3, #0
 8003530:	d003      	beq.n	800353a <LCD_writenibble+0x32>
		GPIO_SetBits(LCD_D6);
 8003532:	2120      	movs	r1, #32
 8003534:	480c      	ldr	r0, [pc, #48]	; (8003568 <LCD_writenibble+0x60>)
 8003536:	f7fd fe6b 	bl	8001210 <GPIO_SetBits>

	if (data & 0x04)
 800353a:	79fb      	ldrb	r3, [r7, #7]
 800353c:	f003 0304 	and.w	r3, r3, #4
 8003540:	2b00      	cmp	r3, #0
 8003542:	d003      	beq.n	800354c <LCD_writenibble+0x44>
		GPIO_SetBits(LCD_D5);
 8003544:	2110      	movs	r1, #16
 8003546:	4808      	ldr	r0, [pc, #32]	; (8003568 <LCD_writenibble+0x60>)
 8003548:	f7fd fe62 	bl	8001210 <GPIO_SetBits>

	if (data & 0x08)
 800354c:	79fb      	ldrb	r3, [r7, #7]
 800354e:	f003 0308 	and.w	r3, r3, #8
 8003552:	2b00      	cmp	r3, #0
 8003554:	d003      	beq.n	800355e <LCD_writenibble+0x56>
		GPIO_SetBits(LCD_D4);
 8003556:	2108      	movs	r1, #8
 8003558:	4803      	ldr	r0, [pc, #12]	; (8003568 <LCD_writenibble+0x60>)
 800355a:	f7fd fe59 	bl	8001210 <GPIO_SetBits>

}
 800355e:	bf00      	nop
 8003560:	3708      	adds	r7, #8
 8003562:	46bd      	mov	sp, r7
 8003564:	bd80      	pop	{r7, pc}
 8003566:	bf00      	nop
 8003568:	40021000 	.word	0x40021000

0800356c <LCD_writebyte>:

// Stuurt een 8-bits commando naar het display
static void LCD_writebyte(unsigned char data)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b082      	sub	sp, #8
 8003570:	af00      	add	r7, sp, #0
 8003572:	4603      	mov	r3, r0
 8003574:	71fb      	strb	r3, [r7, #7]
    /* hoogste 4 bits */
    GPIO_SetBits(LCD_EN);
 8003576:	2101      	movs	r1, #1
 8003578:	4811      	ldr	r0, [pc, #68]	; (80035c0 <LCD_writebyte+0x54>)
 800357a:	f7fd fe49 	bl	8001210 <GPIO_SetBits>
    LCD_writenibble((data>>4)&0x0F);
 800357e:	79fb      	ldrb	r3, [r7, #7]
 8003580:	091b      	lsrs	r3, r3, #4
 8003582:	b2db      	uxtb	r3, r3
 8003584:	4618      	mov	r0, r3
 8003586:	f7ff ffbf 	bl	8003508 <LCD_writenibble>
    GPIO_ResetBits(LCD_EN);
 800358a:	2101      	movs	r1, #1
 800358c:	480c      	ldr	r0, [pc, #48]	; (80035c0 <LCD_writebyte+0x54>)
 800358e:	f7fd fe4e 	bl	800122e <GPIO_ResetBits>

    busyflag();
 8003592:	f000 f82b 	bl	80035ec <busyflag>

    /* laagste 4 bits */
    GPIO_SetBits(LCD_EN);
 8003596:	2101      	movs	r1, #1
 8003598:	4809      	ldr	r0, [pc, #36]	; (80035c0 <LCD_writebyte+0x54>)
 800359a:	f7fd fe39 	bl	8001210 <GPIO_SetBits>
    LCD_writenibble(data&0x0F);
 800359e:	79fb      	ldrb	r3, [r7, #7]
 80035a0:	f003 030f 	and.w	r3, r3, #15
 80035a4:	b2db      	uxtb	r3, r3
 80035a6:	4618      	mov	r0, r3
 80035a8:	f7ff ffae 	bl	8003508 <LCD_writenibble>
    GPIO_ResetBits(LCD_EN);
 80035ac:	2101      	movs	r1, #1
 80035ae:	4804      	ldr	r0, [pc, #16]	; (80035c0 <LCD_writebyte+0x54>)
 80035b0:	f7fd fe3d 	bl	800122e <GPIO_ResetBits>

    busyflag();
 80035b4:	f000 f81a 	bl	80035ec <busyflag>
}
 80035b8:	bf00      	nop
 80035ba:	3708      	adds	r7, #8
 80035bc:	46bd      	mov	sp, r7
 80035be:	bd80      	pop	{r7, pc}
 80035c0:	40020c00 	.word	0x40020c00

080035c4 <LCD_writecontrol>:

// Stuurt een commando naar het display
void LCD_writecontrol(unsigned char data)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b082      	sub	sp, #8
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	4603      	mov	r3, r0
 80035cc:	71fb      	strb	r3, [r7, #7]
    GPIO_ResetBits(LCD_RS);
 80035ce:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80035d2:	4805      	ldr	r0, [pc, #20]	; (80035e8 <LCD_writecontrol+0x24>)
 80035d4:	f7fd fe2b 	bl	800122e <GPIO_ResetBits>
    LCD_writebyte(data);
 80035d8:	79fb      	ldrb	r3, [r7, #7]
 80035da:	4618      	mov	r0, r3
 80035dc:	f7ff ffc6 	bl	800356c <LCD_writebyte>
}
 80035e0:	bf00      	nop
 80035e2:	3708      	adds	r7, #8
 80035e4:	46bd      	mov	sp, r7
 80035e6:	bd80      	pop	{r7, pc}
 80035e8:	40020800 	.word	0x40020800

080035ec <busyflag>:
	    while(time--)
	    	__NOP();
}

void busyflag(void)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b084      	sub	sp, #16
 80035f0:	af00      	add	r7, sp, #0
	uint8_t bitstatus = 0x00;
 80035f2:	2300      	movs	r3, #0
 80035f4:	73fb      	strb	r3, [r7, #15]
	uint8_t bitstatus1 = Bit_SET;
 80035f6:	2301      	movs	r3, #1
 80035f8:	73bb      	strb	r3, [r7, #14]
	GPIO_InitTypeDef gpio;

	while(bitstatus == bitstatus1)
 80035fa:	e02f      	b.n	800365c <busyflag+0x70>
	{
		gpio.GPIO_Pin = GPIO_Pin_3 | GPIO_Pin_4 | GPIO_Pin_5 | GPIO_Pin_6;
 80035fc:	2378      	movs	r3, #120	; 0x78
 80035fe:	607b      	str	r3, [r7, #4]
		gpio.GPIO_Mode = GPIO_Mode_IN;
 8003600:	2300      	movs	r3, #0
 8003602:	723b      	strb	r3, [r7, #8]
		gpio.GPIO_OType = GPIO_OType_PP;
 8003604:	2300      	movs	r3, #0
 8003606:	72bb      	strb	r3, [r7, #10]
		gpio.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8003608:	2300      	movs	r3, #0
 800360a:	72fb      	strb	r3, [r7, #11]
		gpio.GPIO_Speed = GPIO_Speed_50MHz;
 800360c:	2302      	movs	r3, #2
 800360e:	727b      	strb	r3, [r7, #9]
		GPIO_Init(GPIOE, &gpio);
 8003610:	1d3b      	adds	r3, r7, #4
 8003612:	4619      	mov	r1, r3
 8003614:	481e      	ldr	r0, [pc, #120]	; (8003690 <busyflag+0xa4>)
 8003616:	f7fd fd53 	bl	80010c0 <GPIO_Init>

		GPIO_ResetBits(LCD_RS);
 800361a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800361e:	481d      	ldr	r0, [pc, #116]	; (8003694 <busyflag+0xa8>)
 8003620:	f7fd fe05 	bl	800122e <GPIO_ResetBits>
		GPIO_SetBits(LCD_RW);
 8003624:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003628:	481a      	ldr	r0, [pc, #104]	; (8003694 <busyflag+0xa8>)
 800362a:	f7fd fdf1 	bl	8001210 <GPIO_SetBits>

		DELAY_ms(1);
 800362e:	2001      	movs	r0, #1
 8003630:	f7ff fe3e 	bl	80032b0 <DELAY_ms>
		GPIO_SetBits(LCD_EN);
 8003634:	2101      	movs	r1, #1
 8003636:	4818      	ldr	r0, [pc, #96]	; (8003698 <busyflag+0xac>)
 8003638:	f7fd fdea 	bl	8001210 <GPIO_SetBits>
		DELAY_ms(1);
 800363c:	2001      	movs	r0, #1
 800363e:	f7ff fe37 	bl	80032b0 <DELAY_ms>

		bitstatus = GPIO_ReadInputDataBit(LCD_D7);
 8003642:	2140      	movs	r1, #64	; 0x40
 8003644:	4812      	ldr	r0, [pc, #72]	; (8003690 <busyflag+0xa4>)
 8003646:	f7fd fdc9 	bl	80011dc <GPIO_ReadInputDataBit>
 800364a:	4603      	mov	r3, r0
 800364c:	73fb      	strb	r3, [r7, #15]
		GPIO_ResetBits(LCD_EN);
 800364e:	2101      	movs	r1, #1
 8003650:	4811      	ldr	r0, [pc, #68]	; (8003698 <busyflag+0xac>)
 8003652:	f7fd fdec 	bl	800122e <GPIO_ResetBits>
		DELAY_ms(1);
 8003656:	2001      	movs	r0, #1
 8003658:	f7ff fe2a 	bl	80032b0 <DELAY_ms>
	while(bitstatus == bitstatus1)
 800365c:	7bfa      	ldrb	r2, [r7, #15]
 800365e:	7bbb      	ldrb	r3, [r7, #14]
 8003660:	429a      	cmp	r2, r3
 8003662:	d0cb      	beq.n	80035fc <busyflag+0x10>
	}

	gpio.GPIO_Pin = GPIO_Pin_3 | GPIO_Pin_4 | GPIO_Pin_5 | GPIO_Pin_6;
 8003664:	2378      	movs	r3, #120	; 0x78
 8003666:	607b      	str	r3, [r7, #4]
	gpio.GPIO_Mode = GPIO_Mode_OUT;
 8003668:	2301      	movs	r3, #1
 800366a:	723b      	strb	r3, [r7, #8]
	gpio.GPIO_OType = GPIO_OType_PP;
 800366c:	2300      	movs	r3, #0
 800366e:	72bb      	strb	r3, [r7, #10]
	gpio.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8003670:	2300      	movs	r3, #0
 8003672:	72fb      	strb	r3, [r7, #11]
	gpio.GPIO_Speed = GPIO_Speed_50MHz;
 8003674:	2302      	movs	r3, #2
 8003676:	727b      	strb	r3, [r7, #9]
	GPIO_Init(GPIOE, &gpio);
 8003678:	1d3b      	adds	r3, r7, #4
 800367a:	4619      	mov	r1, r3
 800367c:	4804      	ldr	r0, [pc, #16]	; (8003690 <busyflag+0xa4>)
 800367e:	f7fd fd1f 	bl	80010c0 <GPIO_Init>

	DELAY_ms(1);
 8003682:	2001      	movs	r0, #1
 8003684:	f7ff fe14 	bl	80032b0 <DELAY_ms>
}
 8003688:	bf00      	nop
 800368a:	3710      	adds	r7, #16
 800368c:	46bd      	mov	sp, r7
 800368e:	bd80      	pop	{r7, pc}
 8003690:	40021000 	.word	0x40021000
 8003694:	40020800 	.word	0x40020800
 8003698:	40020c00 	.word	0x40020c00

0800369c <LED_init>:
*/
#include "include.h"

// Stelt gebruikte I/O pinnen in.
void LED_init(void)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b082      	sub	sp, #8
 80036a0:	af00      	add	r7, sp, #0
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 80036a2:	2101      	movs	r1, #1
 80036a4:	2001      	movs	r0, #1
 80036a6:	f7fd fec3 	bl	8001430 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 80036aa:	2101      	movs	r1, #1
 80036ac:	2002      	movs	r0, #2
 80036ae:	f7fd febf 	bl	8001430 <RCC_AHB1PeriphClockCmd>

	GPIO_InitTypeDef gpio;
	gpio.GPIO_OType = GPIO_OType_PP;
 80036b2:	2300      	movs	r3, #0
 80036b4:	71bb      	strb	r3, [r7, #6]
	gpio.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80036b6:	2300      	movs	r3, #0
 80036b8:	71fb      	strb	r3, [r7, #7]
	gpio.GPIO_Speed = GPIO_Speed_50MHz;
 80036ba:	2302      	movs	r3, #2
 80036bc:	717b      	strb	r3, [r7, #5]
	gpio.GPIO_Mode = GPIO_Mode_OUT;
 80036be:	2301      	movs	r3, #1
 80036c0:	713b      	strb	r3, [r7, #4]

	gpio.GPIO_Pin = LED_SER;
 80036c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80036c6:	603b      	str	r3, [r7, #0]
	GPIO_Init(P_LED_SER, &gpio);
 80036c8:	463b      	mov	r3, r7
 80036ca:	4619      	mov	r1, r3
 80036cc:	4813      	ldr	r0, [pc, #76]	; (800371c <LED_init+0x80>)
 80036ce:	f7fd fcf7 	bl	80010c0 <GPIO_Init>
	gpio.GPIO_Pin = LED_SCK;
 80036d2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80036d6:	603b      	str	r3, [r7, #0]
	GPIO_Init(P_LED_SCK, &gpio);
 80036d8:	463b      	mov	r3, r7
 80036da:	4619      	mov	r1, r3
 80036dc:	4810      	ldr	r0, [pc, #64]	; (8003720 <LED_init+0x84>)
 80036de:	f7fd fcef 	bl	80010c0 <GPIO_Init>
	gpio.GPIO_Pin = LED_RCK;
 80036e2:	2302      	movs	r3, #2
 80036e4:	603b      	str	r3, [r7, #0]
	GPIO_Init(P_LED_RCK, &gpio);
 80036e6:	463b      	mov	r3, r7
 80036e8:	4619      	mov	r1, r3
 80036ea:	480d      	ldr	r0, [pc, #52]	; (8003720 <LED_init+0x84>)
 80036ec:	f7fd fce8 	bl	80010c0 <GPIO_Init>

	GPIO_ResetBits(P_LED_SER, LED_SER);
 80036f0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80036f4:	4809      	ldr	r0, [pc, #36]	; (800371c <LED_init+0x80>)
 80036f6:	f7fd fd9a 	bl	800122e <GPIO_ResetBits>
    GPIO_ResetBits(P_LED_SCK, LED_SCK);
 80036fa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80036fe:	4808      	ldr	r0, [pc, #32]	; (8003720 <LED_init+0x84>)
 8003700:	f7fd fd95 	bl	800122e <GPIO_ResetBits>
    GPIO_SetBits(P_LED_RCK, LED_RCK);
 8003704:	2102      	movs	r1, #2
 8003706:	4806      	ldr	r0, [pc, #24]	; (8003720 <LED_init+0x84>)
 8003708:	f7fd fd82 	bl	8001210 <GPIO_SetBits>

    LED_put(0); // all leds off
 800370c:	2000      	movs	r0, #0
 800370e:	f000 f809 	bl	8003724 <LED_put>
}
 8003712:	bf00      	nop
 8003714:	3708      	adds	r7, #8
 8003716:	46bd      	mov	sp, r7
 8003718:	bd80      	pop	{r7, pc}
 800371a:	bf00      	nop
 800371c:	40020000 	.word	0x40020000
 8003720:	40020400 	.word	0x40020400

08003724 <LED_put>:

// Zet de meegegeven waarde op de LED's
void LED_put(unsigned char led_byte)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b084      	sub	sp, #16
 8003728:	af00      	add	r7, sp, #0
 800372a:	4603      	mov	r3, r0
 800372c:	71fb      	strb	r3, [r7, #7]
     unsigned short i;

     // Data uitklokken (wordt in buffer van schuifregister geplaatst)
     for(i=128; i>=1; i>>=1)
 800372e:	2380      	movs	r3, #128	; 0x80
 8003730:	81fb      	strh	r3, [r7, #14]
 8003732:	e01c      	b.n	800376e <LED_put+0x4a>
     {
          if(led_byte & i)
 8003734:	79fa      	ldrb	r2, [r7, #7]
 8003736:	89fb      	ldrh	r3, [r7, #14]
 8003738:	4013      	ands	r3, r2
 800373a:	2b00      	cmp	r3, #0
 800373c:	d005      	beq.n	800374a <LED_put+0x26>
        	  GPIO_SetBits(P_LED_SER, LED_SER);
 800373e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003742:	4812      	ldr	r0, [pc, #72]	; (800378c <LED_put+0x68>)
 8003744:	f7fd fd64 	bl	8001210 <GPIO_SetBits>
 8003748:	e004      	b.n	8003754 <LED_put+0x30>
          else
        	  GPIO_ResetBits(P_LED_SER, LED_SER);
 800374a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800374e:	480f      	ldr	r0, [pc, #60]	; (800378c <LED_put+0x68>)
 8003750:	f7fd fd6d 	bl	800122e <GPIO_ResetBits>
          GPIO_SetBits(P_LED_SCK, LED_SCK);
 8003754:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003758:	480d      	ldr	r0, [pc, #52]	; (8003790 <LED_put+0x6c>)
 800375a:	f7fd fd59 	bl	8001210 <GPIO_SetBits>
          GPIO_ResetBits(P_LED_SCK, LED_SCK);
 800375e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003762:	480b      	ldr	r0, [pc, #44]	; (8003790 <LED_put+0x6c>)
 8003764:	f7fd fd63 	bl	800122e <GPIO_ResetBits>
     for(i=128; i>=1; i>>=1)
 8003768:	89fb      	ldrh	r3, [r7, #14]
 800376a:	085b      	lsrs	r3, r3, #1
 800376c:	81fb      	strh	r3, [r7, #14]
 800376e:	89fb      	ldrh	r3, [r7, #14]
 8003770:	2b00      	cmp	r3, #0
 8003772:	d1df      	bne.n	8003734 <LED_put+0x10>
     }
     GPIO_SetBits(P_LED_RCK, LED_RCK);
 8003774:	2102      	movs	r1, #2
 8003776:	4806      	ldr	r0, [pc, #24]	; (8003790 <LED_put+0x6c>)
 8003778:	f7fd fd4a 	bl	8001210 <GPIO_SetBits>
     GPIO_ResetBits(P_LED_RCK, LED_RCK);
 800377c:	2102      	movs	r1, #2
 800377e:	4804      	ldr	r0, [pc, #16]	; (8003790 <LED_put+0x6c>)
 8003780:	f7fd fd55 	bl	800122e <GPIO_ResetBits>
}
 8003784:	bf00      	nop
 8003786:	3710      	adds	r7, #16
 8003788:	46bd      	mov	sp, r7
 800378a:	bd80      	pop	{r7, pc}
 800378c:	40020000 	.word	0x40020000
 8003790:	40020400 	.word	0x40020400

08003794 <UART_init>:

char string[100];
int charcounter = 0;

void UART_init(void)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b086      	sub	sp, #24
 8003798:	af00      	add	r7, sp, #0

  /* --------------------------- System Clocks Configuration -----------------*/
  /* USART2 clock enable */
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
 800379a:	2101      	movs	r1, #1
 800379c:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80037a0:	f7fd fe66 	bl	8001470 <RCC_APB1PeriphClockCmd>

  /* GPIOA clock enable */
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 80037a4:	2101      	movs	r1, #1
 80037a6:	2001      	movs	r0, #1
 80037a8:	f7fd fe42 	bl	8001430 <RCC_AHB1PeriphClockCmd>

  GPIO_InitTypeDef GPIO_InitStructure;

  /*-------------------------- GPIO Configuration ----------------------------*/
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2 | GPIO_Pin_3;
 80037ac:	230c      	movs	r3, #12
 80037ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 80037b0:	2302      	movs	r3, #2
 80037b2:	753b      	strb	r3, [r7, #20]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80037b4:	2300      	movs	r3, #0
 80037b6:	75bb      	strb	r3, [r7, #22]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 80037b8:	2301      	movs	r3, #1
 80037ba:	75fb      	strb	r3, [r7, #23]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80037bc:	2302      	movs	r3, #2
 80037be:	757b      	strb	r3, [r7, #21]
  GPIO_Init(GPIOA, &GPIO_InitStructure);
 80037c0:	f107 0310 	add.w	r3, r7, #16
 80037c4:	4619      	mov	r1, r3
 80037c6:	4816      	ldr	r0, [pc, #88]	; (8003820 <UART_init+0x8c>)
 80037c8:	f7fd fc7a 	bl	80010c0 <GPIO_Init>

  /* Connect USART pins to AF */
  GPIO_PinAFConfig(GPIOA, GPIO_PinSource2, GPIO_AF_USART2);   // USART2_TX
 80037cc:	2207      	movs	r2, #7
 80037ce:	2102      	movs	r1, #2
 80037d0:	4813      	ldr	r0, [pc, #76]	; (8003820 <UART_init+0x8c>)
 80037d2:	f7fd fd3b 	bl	800124c <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOA, GPIO_PinSource3, GPIO_AF_USART2);  // USART2_RX
 80037d6:	2207      	movs	r2, #7
 80037d8:	2103      	movs	r1, #3
 80037da:	4811      	ldr	r0, [pc, #68]	; (8003820 <UART_init+0x8c>)
 80037dc:	f7fd fd36 	bl	800124c <GPIO_PinAFConfig>
      - One Stop Bit
      - No parity
      - Hardware flow control disabled (RTS and CTS signals)
      - Receive and transmit enabled
*/
USART_InitStructure.USART_BaudRate = 115200;
 80037e0:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80037e4:	603b      	str	r3, [r7, #0]
USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 80037e6:	2300      	movs	r3, #0
 80037e8:	80bb      	strh	r3, [r7, #4]
USART_InitStructure.USART_StopBits = USART_StopBits_1;
 80037ea:	2300      	movs	r3, #0
 80037ec:	80fb      	strh	r3, [r7, #6]
USART_InitStructure.USART_Parity = USART_Parity_No;
 80037ee:	2300      	movs	r3, #0
 80037f0:	813b      	strh	r3, [r7, #8]
USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 80037f2:	2300      	movs	r3, #0
 80037f4:	81bb      	strh	r3, [r7, #12]

USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80037f6:	230c      	movs	r3, #12
 80037f8:	817b      	strh	r3, [r7, #10]

USART_Init(USART2, &USART_InitStructure);
 80037fa:	463b      	mov	r3, r7
 80037fc:	4619      	mov	r1, r3
 80037fe:	4809      	ldr	r0, [pc, #36]	; (8003824 <UART_init+0x90>)
 8003800:	f7fe f8a4 	bl	800194c <USART_Init>
USART_ITConfig(USART2,USART_IT_RXNE,ENABLE);
 8003804:	2201      	movs	r2, #1
 8003806:	f240 5125 	movw	r1, #1317	; 0x525
 800380a:	4806      	ldr	r0, [pc, #24]	; (8003824 <UART_init+0x90>)
 800380c:	f7fe f98a 	bl	8001b24 <USART_ITConfig>

USART_Cmd(USART2, ENABLE);
 8003810:	2101      	movs	r1, #1
 8003812:	4804      	ldr	r0, [pc, #16]	; (8003824 <UART_init+0x90>)
 8003814:	f7fe f954 	bl	8001ac0 <USART_Cmd>

}
 8003818:	bf00      	nop
 800381a:	3718      	adds	r7, #24
 800381c:	46bd      	mov	sp, r7
 800381e:	bd80      	pop	{r7, pc}
 8003820:	40020000 	.word	0x40020000
 8003824:	40004400 	.word	0x40004400

08003828 <UART_putchar>:

void UART_putchar(char c)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b082      	sub	sp, #8
 800382c:	af00      	add	r7, sp, #0
 800382e:	4603      	mov	r3, r0
 8003830:	71fb      	strb	r3, [r7, #7]
		while(USART_GetFlagStatus(USART2, USART_FLAG_TXE) == RESET); // Wait for Empty
 8003832:	bf00      	nop
 8003834:	2180      	movs	r1, #128	; 0x80
 8003836:	4808      	ldr	r0, [pc, #32]	; (8003858 <UART_putchar+0x30>)
 8003838:	f7fe f9bc 	bl	8001bb4 <USART_GetFlagStatus>
 800383c:	4603      	mov	r3, r0
 800383e:	2b00      	cmp	r3, #0
 8003840:	d0f8      	beq.n	8003834 <UART_putchar+0xc>
		USART_SendData(USART2, c);
 8003842:	79fb      	ldrb	r3, [r7, #7]
 8003844:	b29b      	uxth	r3, r3
 8003846:	4619      	mov	r1, r3
 8003848:	4803      	ldr	r0, [pc, #12]	; (8003858 <UART_putchar+0x30>)
 800384a:	f7fe f959 	bl	8001b00 <USART_SendData>

}
 800384e:	bf00      	nop
 8003850:	3708      	adds	r7, #8
 8003852:	46bd      	mov	sp, r7
 8003854:	bd80      	pop	{r7, pc}
 8003856:	bf00      	nop
 8003858:	40004400 	.word	0x40004400

0800385c <UART_puts>:

void UART_puts(char *s)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b084      	sub	sp, #16
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
	volatile unsigned int i;
	for (i=0; s[i]; i++)
 8003864:	2300      	movs	r3, #0
 8003866:	60fb      	str	r3, [r7, #12]
 8003868:	e009      	b.n	800387e <UART_puts+0x22>
	{
		UART_putchar(s[i]);
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	687a      	ldr	r2, [r7, #4]
 800386e:	4413      	add	r3, r2
 8003870:	781b      	ldrb	r3, [r3, #0]
 8003872:	4618      	mov	r0, r3
 8003874:	f7ff ffd8 	bl	8003828 <UART_putchar>
	for (i=0; s[i]; i++)
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	3301      	adds	r3, #1
 800387c:	60fb      	str	r3, [r7, #12]
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	687a      	ldr	r2, [r7, #4]
 8003882:	4413      	add	r3, r2
 8003884:	781b      	ldrb	r3, [r3, #0]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d1ef      	bne.n	800386a <UART_puts+0xe>
		//while(USART_GetFlagStatus(USART2, USART_FLAG_TXE) == RESET); // Wait for Empty
		//USART_SendData(USART2, s[i]);
	}
}
 800388a:	bf00      	nop
 800388c:	3710      	adds	r7, #16
 800388e:	46bd      	mov	sp, r7
 8003890:	bd80      	pop	{r7, pc}
	...

08003894 <USART2_IRQHandler>:
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
}

void USART2_IRQHandler(void)
{
 8003894:	b580      	push	{r7, lr}
 8003896:	b082      	sub	sp, #8
 8003898:	af00      	add	r7, sp, #0
	// check if the USART2 receive interrupt flag was set
	if( USART_GetITStatus(USART2, USART_IT_RXNE))
 800389a:	f240 5125 	movw	r1, #1317	; 0x525
 800389e:	4827      	ldr	r0, [pc, #156]	; (800393c <USART2_IRQHandler+0xa8>)
 80038a0:	f7fe f9a4 	bl	8001bec <USART_GetITStatus>
 80038a4:	4603      	mov	r3, r0
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d044      	beq.n	8003934 <USART2_IRQHandler+0xa0>
	{
		USART_ClearITPendingBit(USART2, USART_IT_RXNE);
 80038aa:	f240 5125 	movw	r1, #1317	; 0x525
 80038ae:	4823      	ldr	r0, [pc, #140]	; (800393c <USART2_IRQHandler+0xa8>)
 80038b0:	f7fe f9f7 	bl	8001ca2 <USART_ClearITPendingBit>
		int i;
		char c = USART2->DR & 0xFF;
 80038b4:	4b21      	ldr	r3, [pc, #132]	; (800393c <USART2_IRQHandler+0xa8>)
 80038b6:	889b      	ldrh	r3, [r3, #4]
 80038b8:	b29b      	uxth	r3, r3
 80038ba:	70fb      	strb	r3, [r7, #3]
//		LCD_XY(10,1);
//		LCD_put("UART:   ");
//		LCD_XY(15,1);
//		LCD_putchar(c);

		if(c > 64 && c < 91)
 80038bc:	78fb      	ldrb	r3, [r7, #3]
 80038be:	2b40      	cmp	r3, #64	; 0x40
 80038c0:	d905      	bls.n	80038ce <USART2_IRQHandler+0x3a>
 80038c2:	78fb      	ldrb	r3, [r7, #3]
 80038c4:	2b5a      	cmp	r3, #90	; 0x5a
 80038c6:	d802      	bhi.n	80038ce <USART2_IRQHandler+0x3a>
			c += 32;
 80038c8:	78fb      	ldrb	r3, [r7, #3]
 80038ca:	3320      	adds	r3, #32
 80038cc:	70fb      	strb	r3, [r7, #3]
		if(c <= 13)
 80038ce:	78fb      	ldrb	r3, [r7, #3]
 80038d0:	2b0d      	cmp	r3, #13
 80038d2:	d81d      	bhi.n	8003910 <USART2_IRQHandler+0x7c>
		{
			for(i=0;i<charcounter;i++)
 80038d4:	2300      	movs	r3, #0
 80038d6:	607b      	str	r3, [r7, #4]
 80038d8:	e00b      	b.n	80038f2 <USART2_IRQHandler+0x5e>
			{
				USART_SendData(USART2, string[i]); // Echo Char
 80038da:	4a19      	ldr	r2, [pc, #100]	; (8003940 <USART2_IRQHandler+0xac>)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	4413      	add	r3, r2
 80038e0:	781b      	ldrb	r3, [r3, #0]
 80038e2:	b29b      	uxth	r3, r3
 80038e4:	4619      	mov	r1, r3
 80038e6:	4815      	ldr	r0, [pc, #84]	; (800393c <USART2_IRQHandler+0xa8>)
 80038e8:	f7fe f90a 	bl	8001b00 <USART_SendData>
			for(i=0;i<charcounter;i++)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	3301      	adds	r3, #1
 80038f0:	607b      	str	r3, [r7, #4]
 80038f2:	4b14      	ldr	r3, [pc, #80]	; (8003944 <USART2_IRQHandler+0xb0>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	687a      	ldr	r2, [r7, #4]
 80038f8:	429a      	cmp	r2, r3
 80038fa:	dbee      	blt.n	80038da <USART2_IRQHandler+0x46>
			}
			charcounter = 0;
 80038fc:	4b11      	ldr	r3, [pc, #68]	; (8003944 <USART2_IRQHandler+0xb0>)
 80038fe:	2200      	movs	r2, #0
 8003900:	601a      	str	r2, [r3, #0]
			USART_SendData(USART2, c); // Echo Char
 8003902:	78fb      	ldrb	r3, [r7, #3]
 8003904:	b29b      	uxth	r3, r3
 8003906:	4619      	mov	r1, r3
 8003908:	480c      	ldr	r0, [pc, #48]	; (800393c <USART2_IRQHandler+0xa8>)
 800390a:	f7fe f8f9 	bl	8001b00 <USART_SendData>
 800390e:	e009      	b.n	8003924 <USART2_IRQHandler+0x90>
		}
		else
		{
			string[charcounter] = c;
 8003910:	4b0c      	ldr	r3, [pc, #48]	; (8003944 <USART2_IRQHandler+0xb0>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	490a      	ldr	r1, [pc, #40]	; (8003940 <USART2_IRQHandler+0xac>)
 8003916:	78fa      	ldrb	r2, [r7, #3]
 8003918:	54ca      	strb	r2, [r1, r3]
			charcounter++;
 800391a:	4b0a      	ldr	r3, [pc, #40]	; (8003944 <USART2_IRQHandler+0xb0>)
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	3301      	adds	r3, #1
 8003920:	4a08      	ldr	r2, [pc, #32]	; (8003944 <USART2_IRQHandler+0xb0>)
 8003922:	6013      	str	r3, [r2, #0]
		}


		while (USART_GetFlagStatus(USART2, USART_FLAG_TC) == RESET); // Wait for Empty
 8003924:	bf00      	nop
 8003926:	2140      	movs	r1, #64	; 0x40
 8003928:	4804      	ldr	r0, [pc, #16]	; (800393c <USART2_IRQHandler+0xa8>)
 800392a:	f7fe f943 	bl	8001bb4 <USART_GetFlagStatus>
 800392e:	4603      	mov	r3, r0
 8003930:	2b00      	cmp	r3, #0
 8003932:	d0f8      	beq.n	8003926 <USART2_IRQHandler+0x92>

	}
}
 8003934:	bf00      	nop
 8003936:	3708      	adds	r7, #8
 8003938:	46bd      	mov	sp, r7
 800393a:	bd80      	pop	{r7, pc}
 800393c:	40004400 	.word	0x40004400
 8003940:	20000408 	.word	0x20000408
 8003944:	200003e8 	.word	0x200003e8

08003948 <UART_putint>:
    return rc;
}
// Stuurt meegegeven getal uit op de UART

void UART_putint(unsigned int num)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b082      	sub	sp, #8
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]
    UART_putnum(num, 10);
 8003950:	210a      	movs	r1, #10
 8003952:	6878      	ldr	r0, [r7, #4]
 8003954:	f000 f804 	bl	8003960 <UART_putnum>
}
 8003958:	bf00      	nop
 800395a:	3708      	adds	r7, #8
 800395c:	46bd      	mov	sp, r7
 800395e:	bd80      	pop	{r7, pc}

08003960 <UART_putnum>:

// Stuurt meegegeven getal uit op de UART in het aangegeven getallenstelsel
void UART_putnum(unsigned int num, unsigned char deel)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b088      	sub	sp, #32
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
 8003968:	460b      	mov	r3, r1
 800396a:	70fb      	strb	r3, [r7, #3]
    static unsigned char chars[16] = "0123456789ABCDEF";
    unsigned int rest;
    signed char c[16];
    signed int i=15;
 800396c:	230f      	movs	r3, #15
 800396e:	61fb      	str	r3, [r7, #28]

    // Zet de integer om naar een string
    if(num==0)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2b00      	cmp	r3, #0
 8003974:	d129      	bne.n	80039ca <UART_putnum+0x6a>
    {
        c[i]='0';
 8003976:	f107 0208 	add.w	r2, r7, #8
 800397a:	69fb      	ldr	r3, [r7, #28]
 800397c:	4413      	add	r3, r2
 800397e:	2230      	movs	r2, #48	; 0x30
 8003980:	701a      	strb	r2, [r3, #0]
        i--;
 8003982:	69fb      	ldr	r3, [r7, #28]
 8003984:	3b01      	subs	r3, #1
 8003986:	61fb      	str	r3, [r7, #28]
 8003988:	e039      	b.n	80039fe <UART_putnum+0x9e>
    }
    else
    {
        while(num>0)
        {
            rest=num%deel;
 800398a:	78fa      	ldrb	r2, [r7, #3]
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	fbb3 f1f2 	udiv	r1, r3, r2
 8003992:	fb02 f201 	mul.w	r2, r2, r1
 8003996:	1a9b      	subs	r3, r3, r2
 8003998:	61bb      	str	r3, [r7, #24]
            num/=deel;
 800399a:	78fb      	ldrb	r3, [r7, #3]
 800399c:	687a      	ldr	r2, [r7, #4]
 800399e:	fbb2 f3f3 	udiv	r3, r2, r3
 80039a2:	607b      	str	r3, [r7, #4]
            c[i]=chars[rest];
 80039a4:	4a19      	ldr	r2, [pc, #100]	; (8003a0c <UART_putnum+0xac>)
 80039a6:	69bb      	ldr	r3, [r7, #24]
 80039a8:	4413      	add	r3, r2
 80039aa:	781b      	ldrb	r3, [r3, #0]
 80039ac:	b259      	sxtb	r1, r3
 80039ae:	f107 0208 	add.w	r2, r7, #8
 80039b2:	69fb      	ldr	r3, [r7, #28]
 80039b4:	4413      	add	r3, r2
 80039b6:	460a      	mov	r2, r1
 80039b8:	701a      	strb	r2, [r3, #0]
            i--;
 80039ba:	69fb      	ldr	r3, [r7, #28]
 80039bc:	3b01      	subs	r3, #1
 80039be:	61fb      	str	r3, [r7, #28]

            if(i==0) // it ends here
 80039c0:	69fb      	ldr	r3, [r7, #28]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d101      	bne.n	80039ca <UART_putnum+0x6a>
                num=0;
 80039c6:	2300      	movs	r3, #0
 80039c8:	607b      	str	r3, [r7, #4]
        while(num>0)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d1dc      	bne.n	800398a <UART_putnum+0x2a>
        }
    }


    // Stuur de string uit
    while(i<15)
 80039d0:	e015      	b.n	80039fe <UART_putnum+0x9e>
    {
        i++;
 80039d2:	69fb      	ldr	r3, [r7, #28]
 80039d4:	3301      	adds	r3, #1
 80039d6:	61fb      	str	r3, [r7, #28]
        // Wacht tot de buffer leeg is
        while(USART_GetFlagStatus(USART2, USART_FLAG_TXE) == RESET); // Wait for Empty
 80039d8:	bf00      	nop
 80039da:	2180      	movs	r1, #128	; 0x80
 80039dc:	480c      	ldr	r0, [pc, #48]	; (8003a10 <UART_putnum+0xb0>)
 80039de:	f7fe f8e9 	bl	8001bb4 <USART_GetFlagStatus>
 80039e2:	4603      	mov	r3, r0
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d0f8      	beq.n	80039da <UART_putnum+0x7a>
        USART_SendData(USART2, c[i]);
 80039e8:	f107 0208 	add.w	r2, r7, #8
 80039ec:	69fb      	ldr	r3, [r7, #28]
 80039ee:	4413      	add	r3, r2
 80039f0:	f993 3000 	ldrsb.w	r3, [r3]
 80039f4:	b29b      	uxth	r3, r3
 80039f6:	4619      	mov	r1, r3
 80039f8:	4805      	ldr	r0, [pc, #20]	; (8003a10 <UART_putnum+0xb0>)
 80039fa:	f7fe f881 	bl	8001b00 <USART_SendData>
    while(i<15)
 80039fe:	69fb      	ldr	r3, [r7, #28]
 8003a00:	2b0e      	cmp	r3, #14
 8003a02:	dde6      	ble.n	80039d2 <UART_putnum+0x72>

    }
}
 8003a04:	bf00      	nop
 8003a06:	3720      	adds	r7, #32
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	bd80      	pop	{r7, pc}
 8003a0c:	200001e4 	.word	0x200001e4
 8003a10:	40004400 	.word	0x40004400

08003a14 <UART_get>:

// Ontvang een karakter via de UART
// niet echt nodig als routine maar als wrapper voor compatabiliteit. Let op geen -1 als er geen char is ontvangen!

char UART_get(void)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b082      	sub	sp, #8
 8003a18:	af00      	add	r7, sp, #0
    char uart_char = -1;
 8003a1a:	23ff      	movs	r3, #255	; 0xff
 8003a1c:	71fb      	strb	r3, [r7, #7]
    if (USART_GetFlagStatus(USART2, USART_FLAG_RXNE)== SET)  // check for data available
 8003a1e:	2120      	movs	r1, #32
 8003a20:	4807      	ldr	r0, [pc, #28]	; (8003a40 <UART_get+0x2c>)
 8003a22:	f7fe f8c7 	bl	8001bb4 <USART_GetFlagStatus>
 8003a26:	4603      	mov	r3, r0
 8003a28:	2b01      	cmp	r3, #1
 8003a2a:	d103      	bne.n	8003a34 <UART_get+0x20>
    	 uart_char= USART2->DR & 0xFF; // and read the data from peripheral
 8003a2c:	4b04      	ldr	r3, [pc, #16]	; (8003a40 <UART_get+0x2c>)
 8003a2e:	889b      	ldrh	r3, [r3, #4]
 8003a30:	b29b      	uxth	r3, r3
 8003a32:	71fb      	strb	r3, [r7, #7]
    return uart_char;
 8003a34:	79fb      	ldrb	r3, [r7, #7]
}
 8003a36:	4618      	mov	r0, r3
 8003a38:	3708      	adds	r7, #8
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	bd80      	pop	{r7, pc}
 8003a3e:	bf00      	nop
 8003a40:	40004400 	.word	0x40004400

08003a44 <UART_gets>:
// args: char *readbuffer
//       int   echo, when TRUE, send read-char to UART
// remark: ARM sends -1 if buffer is empty
//         LF is cleared if set in terminal-program
void UART_gets(char *s, int echo)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b082      	sub	sp, #8
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
 8003a4c:	6039      	str	r1, [r7, #0]
	while (1)
	{
	 	*s = UART_get();
 8003a4e:	f7ff ffe1 	bl	8003a14 <UART_get>
 8003a52:	4603      	mov	r3, r0
 8003a54:	461a      	mov	r2, r3
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	701a      	strb	r2, [r3, #0]

	 	if (*s==-1)             // check for data available
	 		continue;

	 	if (*s==0xff || *s==LF) // if no data or LF, continue
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	781b      	ldrb	r3, [r3, #0]
 8003a5e:	2bff      	cmp	r3, #255	; 0xff
 8003a60:	d017      	beq.n	8003a92 <UART_gets+0x4e>
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	781b      	ldrb	r3, [r3, #0]
 8003a66:	2b0a      	cmp	r3, #10
 8003a68:	d013      	beq.n	8003a92 <UART_gets+0x4e>
			continue;

		if (echo)              // if output-flag set
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d004      	beq.n	8003a7a <UART_gets+0x36>
			UART_putchar(*s);  // to read what u entered
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	781b      	ldrb	r3, [r3, #0]
 8003a74:	4618      	mov	r0, r3
 8003a76:	f7ff fed7 	bl	8003828 <UART_putchar>

		if (*s==CR)            // if enter pressed
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	781b      	ldrb	r3, [r3, #0]
 8003a7e:	2b0d      	cmp	r3, #13
 8003a80:	d103      	bne.n	8003a8a <UART_gets+0x46>
		{
			*s = '\0';         // ignore char and close string
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	2200      	movs	r2, #0
 8003a86:	701a      	strb	r2, [r3, #0]
		    return;            // buf ready, exit loop
 8003a88:	e005      	b.n	8003a96 <UART_gets+0x52>
		}
		s++;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	3301      	adds	r3, #1
 8003a8e:	607b      	str	r3, [r7, #4]
 8003a90:	e7dd      	b.n	8003a4e <UART_gets+0xa>
			continue;
 8003a92:	bf00      	nop
	 	*s = UART_get();
 8003a94:	e7db      	b.n	8003a4e <UART_gets+0xa>
	}
}
 8003a96:	3708      	adds	r7, #8
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	bd80      	pop	{r7, pc}

08003a9c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003a9c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003ad4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003aa0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003aa2:	e003      	b.n	8003aac <LoopCopyDataInit>

08003aa4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003aa4:	4b0c      	ldr	r3, [pc, #48]	; (8003ad8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003aa6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003aa8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003aaa:	3104      	adds	r1, #4

08003aac <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003aac:	480b      	ldr	r0, [pc, #44]	; (8003adc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003aae:	4b0c      	ldr	r3, [pc, #48]	; (8003ae0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003ab0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003ab2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003ab4:	d3f6      	bcc.n	8003aa4 <CopyDataInit>
  ldr  r2, =_sbss
 8003ab6:	4a0b      	ldr	r2, [pc, #44]	; (8003ae4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003ab8:	e002      	b.n	8003ac0 <LoopFillZerobss>

08003aba <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003aba:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003abc:	f842 3b04 	str.w	r3, [r2], #4

08003ac0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003ac0:	4b09      	ldr	r3, [pc, #36]	; (8003ae8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003ac2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003ac4:	d3f9      	bcc.n	8003aba <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003ac6:	f000 f841 	bl	8003b4c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003aca:	f000 fe3d 	bl	8004748 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003ace:	f7ff fab7 	bl	8003040 <main>
  bx  lr    
 8003ad2:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003ad4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003ad8:	08009958 	.word	0x08009958
  ldr  r0, =_sdata
 8003adc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003ae0:	200003c8 	.word	0x200003c8
  ldr  r2, =_sbss
 8003ae4:	200003c8 	.word	0x200003c8
  ldr  r3, = _ebss
 8003ae8:	2001316c 	.word	0x2001316c

08003aec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003aec:	e7fe      	b.n	8003aec <ADC_IRQHandler>

08003aee <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8003aee:	b480      	push	{r7}
 8003af0:	af00      	add	r7, sp, #0
}
 8003af2:	bf00      	nop
 8003af4:	46bd      	mov	sp, r7
 8003af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afa:	4770      	bx	lr

08003afc <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8003afc:	b480      	push	{r7}
 8003afe:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8003b00:	e7fe      	b.n	8003b00 <HardFault_Handler+0x4>

08003b02 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8003b02:	b480      	push	{r7}
 8003b04:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8003b06:	e7fe      	b.n	8003b06 <MemManage_Handler+0x4>

08003b08 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8003b08:	b480      	push	{r7}
 8003b0a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8003b0c:	e7fe      	b.n	8003b0c <BusFault_Handler+0x4>

08003b0e <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8003b0e:	b480      	push	{r7}
 8003b10:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8003b12:	e7fe      	b.n	8003b12 <UsageFault_Handler+0x4>

08003b14 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8003b14:	b480      	push	{r7}
 8003b16:	af00      	add	r7, sp, #0
}
 8003b18:	bf00      	nop
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b20:	4770      	bx	lr

08003b22 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8003b22:	b480      	push	{r7}
 8003b24:	af00      	add	r7, sp, #0
}
 8003b26:	bf00      	nop
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2e:	4770      	bx	lr

08003b30 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8003b30:	b480      	push	{r7}
 8003b32:	af00      	add	r7, sp, #0
}
 8003b34:	bf00      	nop
 8003b36:	46bd      	mov	sp, r7
 8003b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3c:	4770      	bx	lr

08003b3e <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8003b3e:	b480      	push	{r7}
 8003b40:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 8003b42:	bf00      	nop
 8003b44:	46bd      	mov	sp, r7
 8003b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4a:	4770      	bx	lr

08003b4c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003b50:	4a16      	ldr	r2, [pc, #88]	; (8003bac <SystemInit+0x60>)
 8003b52:	4b16      	ldr	r3, [pc, #88]	; (8003bac <SystemInit+0x60>)
 8003b54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b58:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003b5c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003b60:	4a13      	ldr	r2, [pc, #76]	; (8003bb0 <SystemInit+0x64>)
 8003b62:	4b13      	ldr	r3, [pc, #76]	; (8003bb0 <SystemInit+0x64>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f043 0301 	orr.w	r3, r3, #1
 8003b6a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003b6c:	4b10      	ldr	r3, [pc, #64]	; (8003bb0 <SystemInit+0x64>)
 8003b6e:	2200      	movs	r2, #0
 8003b70:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003b72:	4a0f      	ldr	r2, [pc, #60]	; (8003bb0 <SystemInit+0x64>)
 8003b74:	4b0e      	ldr	r3, [pc, #56]	; (8003bb0 <SystemInit+0x64>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003b7c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b80:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8003b82:	4b0b      	ldr	r3, [pc, #44]	; (8003bb0 <SystemInit+0x64>)
 8003b84:	4a0b      	ldr	r2, [pc, #44]	; (8003bb4 <SystemInit+0x68>)
 8003b86:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003b88:	4a09      	ldr	r2, [pc, #36]	; (8003bb0 <SystemInit+0x64>)
 8003b8a:	4b09      	ldr	r3, [pc, #36]	; (8003bb0 <SystemInit+0x64>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003b92:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003b94:	4b06      	ldr	r3, [pc, #24]	; (8003bb0 <SystemInit+0x64>)
 8003b96:	2200      	movs	r2, #0
 8003b98:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8003b9a:	f000 f80d 	bl	8003bb8 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003b9e:	4b03      	ldr	r3, [pc, #12]	; (8003bac <SystemInit+0x60>)
 8003ba0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003ba4:	609a      	str	r2, [r3, #8]
#endif
}
 8003ba6:	bf00      	nop
 8003ba8:	bd80      	pop	{r7, pc}
 8003baa:	bf00      	nop
 8003bac:	e000ed00 	.word	0xe000ed00
 8003bb0:	40023800 	.word	0x40023800
 8003bb4:	24003010 	.word	0x24003010

08003bb8 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8003bb8:	b480      	push	{r7}
 8003bba:	b083      	sub	sp, #12
 8003bbc:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	607b      	str	r3, [r7, #4]
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8003bc6:	4a36      	ldr	r2, [pc, #216]	; (8003ca0 <SetSysClock+0xe8>)
 8003bc8:	4b35      	ldr	r3, [pc, #212]	; (8003ca0 <SetSysClock+0xe8>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bd0:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8003bd2:	4b33      	ldr	r3, [pc, #204]	; (8003ca0 <SetSysClock+0xe8>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bda:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	3301      	adds	r3, #1
 8003be0:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8003be2:	683b      	ldr	r3, [r7, #0]
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d103      	bne.n	8003bf0 <SetSysClock+0x38>
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8003bee:	d1f0      	bne.n	8003bd2 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8003bf0:	4b2b      	ldr	r3, [pc, #172]	; (8003ca0 <SetSysClock+0xe8>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d002      	beq.n	8003c02 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	603b      	str	r3, [r7, #0]
 8003c00:	e001      	b.n	8003c06 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8003c02:	2300      	movs	r3, #0
 8003c04:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	2b01      	cmp	r3, #1
 8003c0a:	d142      	bne.n	8003c92 <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8003c0c:	4a24      	ldr	r2, [pc, #144]	; (8003ca0 <SetSysClock+0xe8>)
 8003c0e:	4b24      	ldr	r3, [pc, #144]	; (8003ca0 <SetSysClock+0xe8>)
 8003c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c12:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c16:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 8003c18:	4a22      	ldr	r2, [pc, #136]	; (8003ca4 <SetSysClock+0xec>)
 8003c1a:	4b22      	ldr	r3, [pc, #136]	; (8003ca4 <SetSysClock+0xec>)
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003c22:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8003c24:	4a1e      	ldr	r2, [pc, #120]	; (8003ca0 <SetSysClock+0xe8>)
 8003c26:	4b1e      	ldr	r3, [pc, #120]	; (8003ca0 <SetSysClock+0xe8>)
 8003c28:	689b      	ldr	r3, [r3, #8]
 8003c2a:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8003c2c:	4a1c      	ldr	r2, [pc, #112]	; (8003ca0 <SetSysClock+0xe8>)
 8003c2e:	4b1c      	ldr	r3, [pc, #112]	; (8003ca0 <SetSysClock+0xe8>)
 8003c30:	689b      	ldr	r3, [r3, #8]
 8003c32:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003c36:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8003c38:	4a19      	ldr	r2, [pc, #100]	; (8003ca0 <SetSysClock+0xe8>)
 8003c3a:	4b19      	ldr	r3, [pc, #100]	; (8003ca0 <SetSysClock+0xe8>)
 8003c3c:	689b      	ldr	r3, [r3, #8]
 8003c3e:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8003c42:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8003c44:	4b16      	ldr	r3, [pc, #88]	; (8003ca0 <SetSysClock+0xe8>)
 8003c46:	4a18      	ldr	r2, [pc, #96]	; (8003ca8 <SetSysClock+0xf0>)
 8003c48:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8003c4a:	4a15      	ldr	r2, [pc, #84]	; (8003ca0 <SetSysClock+0xe8>)
 8003c4c:	4b14      	ldr	r3, [pc, #80]	; (8003ca0 <SetSysClock+0xe8>)
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003c54:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8003c56:	bf00      	nop
 8003c58:	4b11      	ldr	r3, [pc, #68]	; (8003ca0 <SetSysClock+0xe8>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d0f9      	beq.n	8003c58 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8003c64:	4b11      	ldr	r3, [pc, #68]	; (8003cac <SetSysClock+0xf4>)
 8003c66:	f240 6205 	movw	r2, #1541	; 0x605
 8003c6a:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8003c6c:	4a0c      	ldr	r2, [pc, #48]	; (8003ca0 <SetSysClock+0xe8>)
 8003c6e:	4b0c      	ldr	r3, [pc, #48]	; (8003ca0 <SetSysClock+0xe8>)
 8003c70:	689b      	ldr	r3, [r3, #8]
 8003c72:	f023 0303 	bic.w	r3, r3, #3
 8003c76:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8003c78:	4a09      	ldr	r2, [pc, #36]	; (8003ca0 <SetSysClock+0xe8>)
 8003c7a:	4b09      	ldr	r3, [pc, #36]	; (8003ca0 <SetSysClock+0xe8>)
 8003c7c:	689b      	ldr	r3, [r3, #8]
 8003c7e:	f043 0302 	orr.w	r3, r3, #2
 8003c82:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8003c84:	bf00      	nop
 8003c86:	4b06      	ldr	r3, [pc, #24]	; (8003ca0 <SetSysClock+0xe8>)
 8003c88:	689b      	ldr	r3, [r3, #8]
 8003c8a:	f003 030c 	and.w	r3, r3, #12
 8003c8e:	2b08      	cmp	r3, #8
 8003c90:	d1f9      	bne.n	8003c86 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8003c92:	bf00      	nop
 8003c94:	370c      	adds	r7, #12
 8003c96:	46bd      	mov	sp, r7
 8003c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9c:	4770      	bx	lr
 8003c9e:	bf00      	nop
 8003ca0:	40023800 	.word	0x40023800
 8003ca4:	40007000 	.word	0x40007000
 8003ca8:	07405408 	.word	0x07405408
 8003cac:	40023c00 	.word	0x40023c00

08003cb0 <UB_VGA_Screen_Init>:

//--------------------------------------------------------------
// Init VGA-Module
//--------------------------------------------------------------
void UB_VGA_Screen_Init(void)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b082      	sub	sp, #8
 8003cb4:	af00      	add	r7, sp, #0
  uint16_t xp,yp;

  VGA.hsync_cnt=0;
 8003cb6:	4b1b      	ldr	r3, [pc, #108]	; (8003d24 <UB_VGA_Screen_Init+0x74>)
 8003cb8:	2200      	movs	r2, #0
 8003cba:	801a      	strh	r2, [r3, #0]
  VGA.start_adr=0;
 8003cbc:	4b19      	ldr	r3, [pc, #100]	; (8003d24 <UB_VGA_Screen_Init+0x74>)
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	605a      	str	r2, [r3, #4]
  VGA.dma2_cr_reg=0;
 8003cc2:	4b18      	ldr	r3, [pc, #96]	; (8003d24 <UB_VGA_Screen_Init+0x74>)
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	609a      	str	r2, [r3, #8]

  // RAM init total black
  for(yp=0;yp<VGA_DISPLAY_Y;yp++) {
 8003cc8:	2300      	movs	r3, #0
 8003cca:	80bb      	strh	r3, [r7, #4]
 8003ccc:	e017      	b.n	8003cfe <UB_VGA_Screen_Init+0x4e>
    for(xp=0;xp<(VGA_DISPLAY_X+1);xp++) {
 8003cce:	2300      	movs	r3, #0
 8003cd0:	80fb      	strh	r3, [r7, #6]
 8003cd2:	e00d      	b.n	8003cf0 <UB_VGA_Screen_Init+0x40>
      VGA_RAM1[(yp*(VGA_DISPLAY_X+1))+xp]=0;
 8003cd4:	88ba      	ldrh	r2, [r7, #4]
 8003cd6:	4613      	mov	r3, r2
 8003cd8:	009b      	lsls	r3, r3, #2
 8003cda:	4413      	add	r3, r2
 8003cdc:	019b      	lsls	r3, r3, #6
 8003cde:	441a      	add	r2, r3
 8003ce0:	88fb      	ldrh	r3, [r7, #6]
 8003ce2:	4413      	add	r3, r2
 8003ce4:	4a10      	ldr	r2, [pc, #64]	; (8003d28 <UB_VGA_Screen_Init+0x78>)
 8003ce6:	2100      	movs	r1, #0
 8003ce8:	54d1      	strb	r1, [r2, r3]
    for(xp=0;xp<(VGA_DISPLAY_X+1);xp++) {
 8003cea:	88fb      	ldrh	r3, [r7, #6]
 8003cec:	3301      	adds	r3, #1
 8003cee:	80fb      	strh	r3, [r7, #6]
 8003cf0:	88fb      	ldrh	r3, [r7, #6]
 8003cf2:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8003cf6:	d9ed      	bls.n	8003cd4 <UB_VGA_Screen_Init+0x24>
  for(yp=0;yp<VGA_DISPLAY_Y;yp++) {
 8003cf8:	88bb      	ldrh	r3, [r7, #4]
 8003cfa:	3301      	adds	r3, #1
 8003cfc:	80bb      	strh	r3, [r7, #4]
 8003cfe:	88bb      	ldrh	r3, [r7, #4]
 8003d00:	2bef      	cmp	r3, #239	; 0xef
 8003d02:	d9e4      	bls.n	8003cce <UB_VGA_Screen_Init+0x1e>
    }
  }

  // init IO-Pins
  P_VGA_InitIO();
 8003d04:	f000 f85e 	bl	8003dc4 <P_VGA_InitIO>
  // init Timer
  P_VGA_InitTIM();
 8003d08:	f000 f8b0 	bl	8003e6c <P_VGA_InitTIM>
  // init DMA
  P_VGA_InitDMA();
 8003d0c:	f000 f940 	bl	8003f90 <P_VGA_InitDMA>
  // init Interrupts
  P_VGA_InitINT();
 8003d10:	f000 f912 	bl	8003f38 <P_VGA_InitINT>

  //-----------------------
  // Register swap and safe
  //-----------------------
  // content of CR-Register read and save
  VGA.dma2_cr_reg=DMA2_Stream5->CR;
 8003d14:	4b05      	ldr	r3, [pc, #20]	; (8003d2c <UB_VGA_Screen_Init+0x7c>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	4a02      	ldr	r2, [pc, #8]	; (8003d24 <UB_VGA_Screen_Init+0x74>)
 8003d1a:	6093      	str	r3, [r2, #8]
}
 8003d1c:	bf00      	nop
 8003d1e:	3708      	adds	r7, #8
 8003d20:	46bd      	mov	sp, r7
 8003d22:	bd80      	pop	{r7, pc}
 8003d24:	2000046c 	.word	0x2000046c
 8003d28:	20000478 	.word	0x20000478
 8003d2c:	40026488 	.word	0x40026488

08003d30 <UB_VGA_FillScreen>:

//--------------------------------------------------------------
// fill the DMA RAM buffer with one color
//--------------------------------------------------------------
void UB_VGA_FillScreen(uint8_t color)
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b084      	sub	sp, #16
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	4603      	mov	r3, r0
 8003d38:	71fb      	strb	r3, [r7, #7]
  uint16_t xp,yp;

  for(yp=0;yp<VGA_DISPLAY_Y;yp++) {
 8003d3a:	2300      	movs	r3, #0
 8003d3c:	81bb      	strh	r3, [r7, #12]
 8003d3e:	e012      	b.n	8003d66 <UB_VGA_FillScreen+0x36>
    for(xp=0;xp<VGA_DISPLAY_X;xp++) {
 8003d40:	2300      	movs	r3, #0
 8003d42:	81fb      	strh	r3, [r7, #14]
 8003d44:	e008      	b.n	8003d58 <UB_VGA_FillScreen+0x28>
      UB_VGA_SetPixel(xp,yp,color);
 8003d46:	79fa      	ldrb	r2, [r7, #7]
 8003d48:	89b9      	ldrh	r1, [r7, #12]
 8003d4a:	89fb      	ldrh	r3, [r7, #14]
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	f000 f811 	bl	8003d74 <UB_VGA_SetPixel>
    for(xp=0;xp<VGA_DISPLAY_X;xp++) {
 8003d52:	89fb      	ldrh	r3, [r7, #14]
 8003d54:	3301      	adds	r3, #1
 8003d56:	81fb      	strh	r3, [r7, #14]
 8003d58:	89fb      	ldrh	r3, [r7, #14]
 8003d5a:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8003d5e:	d3f2      	bcc.n	8003d46 <UB_VGA_FillScreen+0x16>
  for(yp=0;yp<VGA_DISPLAY_Y;yp++) {
 8003d60:	89bb      	ldrh	r3, [r7, #12]
 8003d62:	3301      	adds	r3, #1
 8003d64:	81bb      	strh	r3, [r7, #12]
 8003d66:	89bb      	ldrh	r3, [r7, #12]
 8003d68:	2bef      	cmp	r3, #239	; 0xef
 8003d6a:	d9e9      	bls.n	8003d40 <UB_VGA_FillScreen+0x10>
    }
  }
}
 8003d6c:	bf00      	nop
 8003d6e:	3710      	adds	r7, #16
 8003d70:	46bd      	mov	sp, r7
 8003d72:	bd80      	pop	{r7, pc}

08003d74 <UB_VGA_SetPixel>:
//--------------------------------------------------------------
// put one Pixel on the screen with one color
// Important : the last Pixel+1 from every line must be black (don't know why??)
//--------------------------------------------------------------
void UB_VGA_SetPixel(uint16_t xp, uint16_t yp, uint8_t color)
{
 8003d74:	b480      	push	{r7}
 8003d76:	b083      	sub	sp, #12
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	4603      	mov	r3, r0
 8003d7c:	80fb      	strh	r3, [r7, #6]
 8003d7e:	460b      	mov	r3, r1
 8003d80:	80bb      	strh	r3, [r7, #4]
 8003d82:	4613      	mov	r3, r2
 8003d84:	70fb      	strb	r3, [r7, #3]
  if(xp>=VGA_DISPLAY_X) xp=0;
 8003d86:	88fb      	ldrh	r3, [r7, #6]
 8003d88:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8003d8c:	d301      	bcc.n	8003d92 <UB_VGA_SetPixel+0x1e>
 8003d8e:	2300      	movs	r3, #0
 8003d90:	80fb      	strh	r3, [r7, #6]
  if(yp>=VGA_DISPLAY_Y) yp=0;
 8003d92:	88bb      	ldrh	r3, [r7, #4]
 8003d94:	2bef      	cmp	r3, #239	; 0xef
 8003d96:	d901      	bls.n	8003d9c <UB_VGA_SetPixel+0x28>
 8003d98:	2300      	movs	r3, #0
 8003d9a:	80bb      	strh	r3, [r7, #4]

  // Write pixel to ram
  VGA_RAM1[(yp*(VGA_DISPLAY_X+1))+xp]=color;
 8003d9c:	88ba      	ldrh	r2, [r7, #4]
 8003d9e:	4613      	mov	r3, r2
 8003da0:	009b      	lsls	r3, r3, #2
 8003da2:	4413      	add	r3, r2
 8003da4:	019b      	lsls	r3, r3, #6
 8003da6:	441a      	add	r2, r3
 8003da8:	88fb      	ldrh	r3, [r7, #6]
 8003daa:	4413      	add	r3, r2
 8003dac:	4904      	ldr	r1, [pc, #16]	; (8003dc0 <UB_VGA_SetPixel+0x4c>)
 8003dae:	78fa      	ldrb	r2, [r7, #3]
 8003db0:	54ca      	strb	r2, [r1, r3]
}
 8003db2:	bf00      	nop
 8003db4:	370c      	adds	r7, #12
 8003db6:	46bd      	mov	sp, r7
 8003db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbc:	4770      	bx	lr
 8003dbe:	bf00      	nop
 8003dc0:	20000478 	.word	0x20000478

08003dc4 <P_VGA_InitIO>:
//--------------------------------------------------------------
// interne Funktionen
// init aller IO-Pins
//--------------------------------------------------------------
void P_VGA_InitIO(void)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b082      	sub	sp, #8
 8003dc8:	af00      	add	r7, sp, #0
  // init RGB-Pins (PE8 - PE15)
  // as normal GPIOs
  //---------------------------------------------
 
  // Clock Enable
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 8003dca:	2101      	movs	r1, #1
 8003dcc:	2010      	movs	r0, #16
 8003dce:	f7fd fb2f 	bl	8001430 <RCC_AHB1PeriphClockCmd>

  // Config as Digital output
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8 | GPIO_Pin_9 | GPIO_Pin_10 | GPIO_Pin_11 |
 8003dd2:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8003dd6:	603b      	str	r3, [r7, #0]
        GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8003dd8:	2301      	movs	r3, #1
 8003dda:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8003ddc:	2300      	movs	r3, #0
 8003dde:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8003de0:	2301      	movs	r3, #1
 8003de2:	71fb      	strb	r3, [r7, #7]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8003de4:	2303      	movs	r3, #3
 8003de6:	717b      	strb	r3, [r7, #5]
  GPIO_Init(GPIOE, &GPIO_InitStructure);
 8003de8:	463b      	mov	r3, r7
 8003dea:	4619      	mov	r1, r3
 8003dec:	481d      	ldr	r0, [pc, #116]	; (8003e64 <P_VGA_InitIO+0xa0>)
 8003dee:	f7fd f967 	bl	80010c0 <GPIO_Init>

  GPIOE->BSRRH = VGA_GPIO_HINIBBLE;
 8003df2:	4b1c      	ldr	r3, [pc, #112]	; (8003e64 <P_VGA_InitIO+0xa0>)
 8003df4:	f44f 427f 	mov.w	r2, #65280	; 0xff00
 8003df8:	835a      	strh	r2, [r3, #26]
  // init of the H-Sync Pin (PB11)
  // using Timer2 and CH4
  //---------------------------------------------

  // Clock Enable
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 8003dfa:	2101      	movs	r1, #1
 8003dfc:	2002      	movs	r0, #2
 8003dfe:	f7fd fb17 	bl	8001430 <RCC_AHB1PeriphClockCmd>

  // Config Pins as Digital-out
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_11;
 8003e02:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003e06:	603b      	str	r3, [r7, #0]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8003e08:	2302      	movs	r3, #2
 8003e0a:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8003e0c:	2303      	movs	r3, #3
 8003e0e:	717b      	strb	r3, [r7, #5]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8003e10:	2300      	movs	r3, #0
 8003e12:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP ;
 8003e14:	2301      	movs	r3, #1
 8003e16:	71fb      	strb	r3, [r7, #7]
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003e18:	463b      	mov	r3, r7
 8003e1a:	4619      	mov	r1, r3
 8003e1c:	4812      	ldr	r0, [pc, #72]	; (8003e68 <P_VGA_InitIO+0xa4>)
 8003e1e:	f7fd f94f 	bl	80010c0 <GPIO_Init>

  // alternative function connect with IO
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource11, GPIO_AF_TIM2);
 8003e22:	2201      	movs	r2, #1
 8003e24:	210b      	movs	r1, #11
 8003e26:	4810      	ldr	r0, [pc, #64]	; (8003e68 <P_VGA_InitIO+0xa4>)
 8003e28:	f7fd fa10 	bl	800124c <GPIO_PinAFConfig>
  // init of V-Sync Pin (PB12)
  // using GPIO
  //---------------------------------------------

  // Clock Enable
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 8003e2c:	2101      	movs	r1, #1
 8003e2e:	2002      	movs	r0, #2
 8003e30:	f7fd fafe 	bl	8001430 <RCC_AHB1PeriphClockCmd>

  // Config of the Pins as Digital out
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12;
 8003e34:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003e38:	603b      	str	r3, [r7, #0]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8003e3e:	2300      	movs	r3, #0
 8003e40:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8003e42:	2301      	movs	r3, #1
 8003e44:	71fb      	strb	r3, [r7, #7]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8003e46:	2303      	movs	r3, #3
 8003e48:	717b      	strb	r3, [r7, #5]
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003e4a:	463b      	mov	r3, r7
 8003e4c:	4619      	mov	r1, r3
 8003e4e:	4806      	ldr	r0, [pc, #24]	; (8003e68 <P_VGA_InitIO+0xa4>)
 8003e50:	f7fd f936 	bl	80010c0 <GPIO_Init>

  GPIOB->BSRRL = GPIO_Pin_12;
 8003e54:	4b04      	ldr	r3, [pc, #16]	; (8003e68 <P_VGA_InitIO+0xa4>)
 8003e56:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003e5a:	831a      	strh	r2, [r3, #24]
}
 8003e5c:	bf00      	nop
 8003e5e:	3708      	adds	r7, #8
 8003e60:	46bd      	mov	sp, r7
 8003e62:	bd80      	pop	{r7, pc}
 8003e64:	40021000 	.word	0x40021000
 8003e68:	40020400 	.word	0x40020400

08003e6c <P_VGA_InitTIM>:
//--------------------------------------------------------------
// internal Function
// init Timer
//--------------------------------------------------------------
void P_VGA_InitTIM(void)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b088      	sub	sp, #32
 8003e70:	af00      	add	r7, sp, #0
  // init of Timer1 for
  // Pixeldata via DMA
  //---------------------------------------------

  // Clock enable
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);
 8003e72:	2101      	movs	r1, #1
 8003e74:	2001      	movs	r0, #1
 8003e76:	f7fd fb1b 	bl	80014b0 <RCC_APB2PeriphClockCmd>

  // Timer1 init
  TIM_TimeBaseStructure.TIM_Period =  VGA_TIM1_PERIODE;
 8003e7a:	230b      	movs	r3, #11
 8003e7c:	61bb      	str	r3, [r7, #24]
  TIM_TimeBaseStructure.TIM_Prescaler = VGA_TIM1_PRESCALE;
 8003e7e:	2300      	movs	r3, #0
 8003e80:	82bb      	strh	r3, [r7, #20]
  TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 8003e82:	2300      	movs	r3, #0
 8003e84:	83bb      	strh	r3, [r7, #28]
  TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8003e86:	2300      	movs	r3, #0
 8003e88:	82fb      	strh	r3, [r7, #22]
  TIM_TimeBaseInit(TIM1, &TIM_TimeBaseStructure);
 8003e8a:	f107 0314 	add.w	r3, r7, #20
 8003e8e:	4619      	mov	r1, r3
 8003e90:	4828      	ldr	r0, [pc, #160]	; (8003f34 <P_VGA_InitTIM+0xc8>)
 8003e92:	f7fd fb2d 	bl	80014f0 <TIM_TimeBaseInit>
  // CH4 for HSYNC-Signal
  // CH3 for DMA Trigger start
  //---------------------------------------------

  // Clock enable
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 8003e96:	2101      	movs	r1, #1
 8003e98:	2001      	movs	r0, #1
 8003e9a:	f7fd fae9 	bl	8001470 <RCC_APB1PeriphClockCmd>

  // Timer2 init
  TIM_TimeBaseStructure.TIM_Period = VGA_TIM2_HSYNC_PERIODE;
 8003e9e:	f640 236b 	movw	r3, #2667	; 0xa6b
 8003ea2:	61bb      	str	r3, [r7, #24]
  TIM_TimeBaseStructure.TIM_Prescaler = VGA_TIM2_HSYNC_PRESCALE;
 8003ea4:	2300      	movs	r3, #0
 8003ea6:	82bb      	strh	r3, [r7, #20]
  TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	83bb      	strh	r3, [r7, #28]
  TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8003eac:	2300      	movs	r3, #0
 8003eae:	82fb      	strh	r3, [r7, #22]
  TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 8003eb0:	f107 0314 	add.w	r3, r7, #20
 8003eb4:	4619      	mov	r1, r3
 8003eb6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003eba:	f7fd fb19 	bl	80014f0 <TIM_TimeBaseInit>

  // Timer2 Channel 3 ( for DMA Trigger start)
  TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 8003ebe:	2360      	movs	r3, #96	; 0x60
 8003ec0:	803b      	strh	r3, [r7, #0]
  TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	807b      	strh	r3, [r7, #2]
  TIM_OCInitStructure.TIM_Pulse = VGA_TIM2_HTRIGGER_START-VGA_TIM2_DMA_DELAY;
 8003ec6:	f44f 73d2 	mov.w	r3, #420	; 0x1a4
 8003eca:	60bb      	str	r3, [r7, #8]
  TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low;
 8003ecc:	2302      	movs	r3, #2
 8003ece:	81bb      	strh	r3, [r7, #12]
  TIM_OC3Init(TIM2, &TIM_OCInitStructure);
 8003ed0:	463b      	mov	r3, r7
 8003ed2:	4619      	mov	r1, r3
 8003ed4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003ed8:	f7fd fbb6 	bl	8001648 <TIM_OC3Init>
  TIM_OC3PreloadConfig(TIM2, TIM_OCPreload_Enable);
 8003edc:	2108      	movs	r1, #8
 8003ede:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003ee2:	f7fd fc9f 	bl	8001824 <TIM_OC3PreloadConfig>

  // Timer2 Channel 4 (for HSYNC)
  TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 8003ee6:	2360      	movs	r3, #96	; 0x60
 8003ee8:	803b      	strh	r3, [r7, #0]
  TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 8003eea:	2301      	movs	r3, #1
 8003eec:	807b      	strh	r3, [r7, #2]
  TIM_OCInitStructure.TIM_Pulse = VGA_TIM2_HSYNC_IMP;
 8003eee:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8003ef2:	60bb      	str	r3, [r7, #8]
  TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low;
 8003ef4:	2302      	movs	r3, #2
 8003ef6:	81bb      	strh	r3, [r7, #12]
  TIM_OC4Init(TIM2, &TIM_OCInitStructure);
 8003ef8:	463b      	mov	r3, r7
 8003efa:	4619      	mov	r1, r3
 8003efc:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003f00:	f7fd fc28 	bl	8001754 <TIM_OC4Init>
  TIM_OC4PreloadConfig(TIM2, TIM_OCPreload_Enable);
 8003f04:	2108      	movs	r1, #8
 8003f06:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003f0a:	f7fd fca7 	bl	800185c <TIM_OC4PreloadConfig>
  //---------------------------------------------
  // enable all Timers
  //---------------------------------------------

  // Timer1 enable
  TIM_ARRPreloadConfig(TIM1, ENABLE);
 8003f0e:	2101      	movs	r1, #1
 8003f10:	4808      	ldr	r0, [pc, #32]	; (8003f34 <P_VGA_InitTIM+0xc8>)
 8003f12:	f7fd fb59 	bl	80015c8 <TIM_ARRPreloadConfig>

  // Timer2 enable
  TIM_ARRPreloadConfig(TIM2, ENABLE);
 8003f16:	2101      	movs	r1, #1
 8003f18:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003f1c:	f7fd fb54 	bl	80015c8 <TIM_ARRPreloadConfig>
  TIM_Cmd(TIM2, ENABLE);
 8003f20:	2101      	movs	r1, #1
 8003f22:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003f26:	f7fd fb6f 	bl	8001608 <TIM_Cmd>

}
 8003f2a:	bf00      	nop
 8003f2c:	3720      	adds	r7, #32
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	bd80      	pop	{r7, pc}
 8003f32:	bf00      	nop
 8003f34:	40010000 	.word	0x40010000

08003f38 <P_VGA_InitINT>:
//--------------------------------------------------------------
// internal Function
// init Interrupts
//--------------------------------------------------------------
void P_VGA_InitINT(void)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b082      	sub	sp, #8
 8003f3c:	af00      	add	r7, sp, #0
  // init from DMA Interrupt
  // for TransferComplete Interrupt
  // DMA2, Stream5, Channel6
  //---------------------------------------------

  DMA_ITConfig(DMA2_Stream5, DMA_IT_TC, ENABLE);
 8003f3e:	2201      	movs	r2, #1
 8003f40:	2110      	movs	r1, #16
 8003f42:	4812      	ldr	r0, [pc, #72]	; (8003f8c <P_VGA_InitINT+0x54>)
 8003f44:	f7fc fffc 	bl	8000f40 <DMA_ITConfig>

  // NVIC config
  NVIC_InitStructure.NVIC_IRQChannel = DMA2_Stream5_IRQn;
 8003f48:	2344      	movs	r3, #68	; 0x44
 8003f4a:	713b      	strb	r3, [r7, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	717b      	strb	r3, [r7, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8003f50:	2300      	movs	r3, #0
 8003f52:	71bb      	strb	r3, [r7, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8003f54:	2301      	movs	r3, #1
 8003f56:	71fb      	strb	r3, [r7, #7]
  NVIC_Init(&NVIC_InitStructure);
 8003f58:	1d3b      	adds	r3, r7, #4
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	f7fc fe46 	bl	8000bec <NVIC_Init>
  // init of Timer2 Interrupt
  // for HSync-Counter using Update
  // for DMA Trigger START using CH3
  //---------------------------------------------

  TIM_ITConfig(TIM2,TIM_IT_CC3,ENABLE);
 8003f60:	2201      	movs	r2, #1
 8003f62:	2108      	movs	r1, #8
 8003f64:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003f68:	f7fd fc96 	bl	8001898 <TIM_ITConfig>

  // NVIC config
  NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQn;
 8003f6c:	231c      	movs	r3, #28
 8003f6e:	713b      	strb	r3, [r7, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8003f70:	2300      	movs	r3, #0
 8003f72:	717b      	strb	r3, [r7, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8003f74:	2300      	movs	r3, #0
 8003f76:	71bb      	strb	r3, [r7, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8003f78:	2301      	movs	r3, #1
 8003f7a:	71fb      	strb	r3, [r7, #7]
  NVIC_Init(&NVIC_InitStructure);
 8003f7c:	1d3b      	adds	r3, r7, #4
 8003f7e:	4618      	mov	r0, r3
 8003f80:	f7fc fe34 	bl	8000bec <NVIC_Init>
}
 8003f84:	bf00      	nop
 8003f86:	3708      	adds	r7, #8
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	bd80      	pop	{r7, pc}
 8003f8c:	40026488 	.word	0x40026488

08003f90 <P_VGA_InitDMA>:
//--------------------------------------------------------------
// internal Function
// init DMA
//--------------------------------------------------------------
void P_VGA_InitDMA(void)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b090      	sub	sp, #64	; 0x40
 8003f94:	af00      	add	r7, sp, #0
  // (look at page 217 of the Ref Manual)
  // DMA=2, Channel=6, Stream=5
  //---------------------------------------------

  // Clock Enable (DMA)
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA2, ENABLE);
 8003f96:	2101      	movs	r1, #1
 8003f98:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8003f9c:	f7fd fa48 	bl	8001430 <RCC_AHB1PeriphClockCmd>

  // DMA init (DMA2, Channel6, Stream5)
  DMA_Cmd(DMA2_Stream5, DISABLE);
 8003fa0:	2100      	movs	r1, #0
 8003fa2:	481b      	ldr	r0, [pc, #108]	; (8004010 <P_VGA_InitDMA+0x80>)
 8003fa4:	f7fc ffb0 	bl	8000f08 <DMA_Cmd>
  DMA_DeInit(DMA2_Stream5);
 8003fa8:	4819      	ldr	r0, [pc, #100]	; (8004010 <P_VGA_InitDMA+0x80>)
 8003faa:	f7fc fe81 	bl	8000cb0 <DMA_DeInit>
  DMA_InitStructure.DMA_Channel = DMA_Channel_6;
 8003fae:	f04f 6340 	mov.w	r3, #201326592	; 0xc000000
 8003fb2:	607b      	str	r3, [r7, #4]
  DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)VGA_GPIOE_ODR_ADDRESS;
 8003fb4:	4b17      	ldr	r3, [pc, #92]	; (8004014 <P_VGA_InitDMA+0x84>)
 8003fb6:	60bb      	str	r3, [r7, #8]
  DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)&VGA_RAM1;
 8003fb8:	4b17      	ldr	r3, [pc, #92]	; (8004018 <P_VGA_InitDMA+0x88>)
 8003fba:	60fb      	str	r3, [r7, #12]
  DMA_InitStructure.DMA_DIR = DMA_DIR_MemoryToPeripheral;
 8003fbc:	2340      	movs	r3, #64	; 0x40
 8003fbe:	613b      	str	r3, [r7, #16]
  DMA_InitStructure.DMA_BufferSize = VGA_DISPLAY_X+1;
 8003fc0:	f240 1341 	movw	r3, #321	; 0x141
 8003fc4:	617b      	str	r3, [r7, #20]
  DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	61bb      	str	r3, [r7, #24]
  DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8003fca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003fce:	61fb      	str	r3, [r7, #28]
  DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	623b      	str	r3, [r7, #32]
  DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	627b      	str	r3, [r7, #36]	; 0x24
  DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
 8003fd8:	2300      	movs	r3, #0
 8003fda:	62bb      	str	r3, [r7, #40]	; 0x28
  DMA_InitStructure.DMA_Priority = DMA_Priority_VeryHigh;
 8003fdc:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8003fe0:	62fb      	str	r3, [r7, #44]	; 0x2c
  DMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Disable;
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	633b      	str	r3, [r7, #48]	; 0x30
  DMA_InitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_HalfFull;
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	637b      	str	r3, [r7, #52]	; 0x34
  DMA_InitStructure.DMA_MemoryBurst = DMA_MemoryBurst_Single;
 8003fea:	2300      	movs	r3, #0
 8003fec:	63bb      	str	r3, [r7, #56]	; 0x38
  DMA_InitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 8003fee:	2300      	movs	r3, #0
 8003ff0:	63fb      	str	r3, [r7, #60]	; 0x3c
  DMA_Init(DMA2_Stream5, &DMA_InitStructure);
 8003ff2:	1d3b      	adds	r3, r7, #4
 8003ff4:	4619      	mov	r1, r3
 8003ff6:	4806      	ldr	r0, [pc, #24]	; (8004010 <P_VGA_InitDMA+0x80>)
 8003ff8:	f7fc ff2e 	bl	8000e58 <DMA_Init>

  // DMA-Timer1 enable
  TIM_DMACmd(TIM1,TIM_DMA_Update,ENABLE);
 8003ffc:	2201      	movs	r2, #1
 8003ffe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004002:	4806      	ldr	r0, [pc, #24]	; (800401c <P_VGA_InitDMA+0x8c>)
 8004004:	f7fd fc7d 	bl	8001902 <TIM_DMACmd>
}
 8004008:	bf00      	nop
 800400a:	3740      	adds	r7, #64	; 0x40
 800400c:	46bd      	mov	sp, r7
 800400e:	bd80      	pop	{r7, pc}
 8004010:	40026488 	.word	0x40026488
 8004014:	40021015 	.word	0x40021015
 8004018:	20000478 	.word	0x20000478
 800401c:	40010000 	.word	0x40010000

08004020 <TIM2_IRQHandler>:
//
//   CC3-Interrupt    -> starts from DMA
// Watch it.. higher troughput when interrupt flag is left alone
//--------------------------------------------------------------
void TIM2_IRQHandler(void)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	af00      	add	r7, sp, #0

  // Interrupt of Timer2 CH3 occurred (for Trigger start)
  TIM_ClearITPendingBit(TIM2, TIM_IT_CC3);
 8004024:	2108      	movs	r1, #8
 8004026:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800402a:	f7fd fc59 	bl	80018e0 <TIM_ClearITPendingBit>

  VGA.hsync_cnt++;
 800402e:	4b26      	ldr	r3, [pc, #152]	; (80040c8 <TIM2_IRQHandler+0xa8>)
 8004030:	881b      	ldrh	r3, [r3, #0]
 8004032:	3301      	adds	r3, #1
 8004034:	b29a      	uxth	r2, r3
 8004036:	4b24      	ldr	r3, [pc, #144]	; (80040c8 <TIM2_IRQHandler+0xa8>)
 8004038:	801a      	strh	r2, [r3, #0]
  if(VGA.hsync_cnt>=VGA_VSYNC_PERIODE) {
 800403a:	4b23      	ldr	r3, [pc, #140]	; (80040c8 <TIM2_IRQHandler+0xa8>)
 800403c:	881b      	ldrh	r3, [r3, #0]
 800403e:	f5b3 7f03 	cmp.w	r3, #524	; 0x20c
 8004042:	d905      	bls.n	8004050 <TIM2_IRQHandler+0x30>
    // -----------
    VGA.hsync_cnt=0;
 8004044:	4b20      	ldr	r3, [pc, #128]	; (80040c8 <TIM2_IRQHandler+0xa8>)
 8004046:	2200      	movs	r2, #0
 8004048:	801a      	strh	r2, [r3, #0]
    // Adresspointer first dot
    VGA.start_adr=(uint32_t)(&VGA_RAM1[0]);
 800404a:	4a20      	ldr	r2, [pc, #128]	; (80040cc <TIM2_IRQHandler+0xac>)
 800404c:	4b1e      	ldr	r3, [pc, #120]	; (80040c8 <TIM2_IRQHandler+0xa8>)
 800404e:	605a      	str	r2, [r3, #4]
  }

  // HSync-Pixel
  if(VGA.hsync_cnt<VGA_VSYNC_IMP) {
 8004050:	4b1d      	ldr	r3, [pc, #116]	; (80040c8 <TIM2_IRQHandler+0xa8>)
 8004052:	881b      	ldrh	r3, [r3, #0]
 8004054:	2b01      	cmp	r3, #1
 8004056:	d804      	bhi.n	8004062 <TIM2_IRQHandler+0x42>
    // HSync low
    GPIOB->BSRRH = GPIO_Pin_12;
 8004058:	4b1d      	ldr	r3, [pc, #116]	; (80040d0 <TIM2_IRQHandler+0xb0>)
 800405a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800405e:	835a      	strh	r2, [r3, #26]
 8004060:	e003      	b.n	800406a <TIM2_IRQHandler+0x4a>
  }
  else {
    // HSync High
    GPIOB->BSRRL = GPIO_Pin_12;
 8004062:	4b1b      	ldr	r3, [pc, #108]	; (80040d0 <TIM2_IRQHandler+0xb0>)
 8004064:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004068:	831a      	strh	r2, [r3, #24]
  }

  // Test for DMA start
  if((VGA.hsync_cnt>=VGA_VSYNC_BILD_START) && (VGA.hsync_cnt<=VGA_VSYNC_BILD_STOP)) {
 800406a:	4b17      	ldr	r3, [pc, #92]	; (80040c8 <TIM2_IRQHandler+0xa8>)
 800406c:	881b      	ldrh	r3, [r3, #0]
 800406e:	2b23      	cmp	r3, #35	; 0x23
 8004070:	d927      	bls.n	80040c2 <TIM2_IRQHandler+0xa2>
 8004072:	4b15      	ldr	r3, [pc, #84]	; (80040c8 <TIM2_IRQHandler+0xa8>)
 8004074:	881b      	ldrh	r3, [r3, #0]
 8004076:	f240 2202 	movw	r2, #514	; 0x202
 800407a:	4293      	cmp	r3, r2
 800407c:	d821      	bhi.n	80040c2 <TIM2_IRQHandler+0xa2>
    // after FP start => DMA Transfer

    // DMA2 init
	DMA2_Stream5->CR=VGA.dma2_cr_reg;
 800407e:	4a15      	ldr	r2, [pc, #84]	; (80040d4 <TIM2_IRQHandler+0xb4>)
 8004080:	4b11      	ldr	r3, [pc, #68]	; (80040c8 <TIM2_IRQHandler+0xa8>)
 8004082:	689b      	ldr	r3, [r3, #8]
 8004084:	6013      	str	r3, [r2, #0]
    // set adress
    DMA2_Stream5->M0AR=VGA.start_adr;
 8004086:	4a13      	ldr	r2, [pc, #76]	; (80040d4 <TIM2_IRQHandler+0xb4>)
 8004088:	4b0f      	ldr	r3, [pc, #60]	; (80040c8 <TIM2_IRQHandler+0xa8>)
 800408a:	685b      	ldr	r3, [r3, #4]
 800408c:	60d3      	str	r3, [r2, #12]
    // Timer1 start
    TIM1->CR1|=TIM_CR1_CEN;
 800408e:	4a12      	ldr	r2, [pc, #72]	; (80040d8 <TIM2_IRQHandler+0xb8>)
 8004090:	4b11      	ldr	r3, [pc, #68]	; (80040d8 <TIM2_IRQHandler+0xb8>)
 8004092:	881b      	ldrh	r3, [r3, #0]
 8004094:	b29b      	uxth	r3, r3
 8004096:	f043 0301 	orr.w	r3, r3, #1
 800409a:	b29b      	uxth	r3, r3
 800409c:	8013      	strh	r3, [r2, #0]
    // DMA2 enable
    DMA2_Stream5->CR|=DMA_SxCR_EN;
 800409e:	4a0d      	ldr	r2, [pc, #52]	; (80040d4 <TIM2_IRQHandler+0xb4>)
 80040a0:	4b0c      	ldr	r3, [pc, #48]	; (80040d4 <TIM2_IRQHandler+0xb4>)
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f043 0301 	orr.w	r3, r3, #1
 80040a8:	6013      	str	r3, [r2, #0]

    // Test Adrespointer for high
    if((VGA.hsync_cnt & 0x01)!=0) {
 80040aa:	4b07      	ldr	r3, [pc, #28]	; (80040c8 <TIM2_IRQHandler+0xa8>)
 80040ac:	881b      	ldrh	r3, [r3, #0]
 80040ae:	f003 0301 	and.w	r3, r3, #1
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d005      	beq.n	80040c2 <TIM2_IRQHandler+0xa2>
      // inc after Hsync
      VGA.start_adr+=(VGA_DISPLAY_X+1);
 80040b6:	4b04      	ldr	r3, [pc, #16]	; (80040c8 <TIM2_IRQHandler+0xa8>)
 80040b8:	685b      	ldr	r3, [r3, #4]
 80040ba:	f203 1341 	addw	r3, r3, #321	; 0x141
 80040be:	4a02      	ldr	r2, [pc, #8]	; (80040c8 <TIM2_IRQHandler+0xa8>)
 80040c0:	6053      	str	r3, [r2, #4]
    }
  }
}
 80040c2:	bf00      	nop
 80040c4:	bd80      	pop	{r7, pc}
 80040c6:	bf00      	nop
 80040c8:	2000046c 	.word	0x2000046c
 80040cc:	20000478 	.word	0x20000478
 80040d0:	40020400 	.word	0x40020400
 80040d4:	40026488 	.word	0x40026488
 80040d8:	40010000 	.word	0x40010000

080040dc <DMA2_Stream5_IRQHandler>:
//   after TransferCompleteInterrupt -> stop DMA
//
// still a bit buggy
//--------------------------------------------------------------
void DMA2_Stream5_IRQHandler(void)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	af00      	add	r7, sp, #0
  if(DMA_GetITStatus(DMA2_Stream5, DMA_IT_TCIF5))
 80040e0:	490d      	ldr	r1, [pc, #52]	; (8004118 <DMA2_Stream5_IRQHandler+0x3c>)
 80040e2:	480e      	ldr	r0, [pc, #56]	; (800411c <DMA2_Stream5_IRQHandler+0x40>)
 80040e4:	f7fc ff66 	bl	8000fb4 <DMA_GetITStatus>
 80040e8:	4603      	mov	r3, r0
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d012      	beq.n	8004114 <DMA2_Stream5_IRQHandler+0x38>
  {
    // TransferInterruptComplete Interrupt from DMA2
    DMA_ClearITPendingBit(DMA2_Stream5, DMA_IT_TCIF5);
 80040ee:	490a      	ldr	r1, [pc, #40]	; (8004118 <DMA2_Stream5_IRQHandler+0x3c>)
 80040f0:	480a      	ldr	r0, [pc, #40]	; (800411c <DMA2_Stream5_IRQHandler+0x40>)
 80040f2:	f7fc ffb7 	bl	8001064 <DMA_ClearITPendingBit>
    // stop after all pixels => DMA Transfer stop

    // Timer1 stop
    TIM1->CR1&=~TIM_CR1_CEN;
 80040f6:	4a0a      	ldr	r2, [pc, #40]	; (8004120 <DMA2_Stream5_IRQHandler+0x44>)
 80040f8:	4b09      	ldr	r3, [pc, #36]	; (8004120 <DMA2_Stream5_IRQHandler+0x44>)
 80040fa:	881b      	ldrh	r3, [r3, #0]
 80040fc:	b29b      	uxth	r3, r3
 80040fe:	f023 0301 	bic.w	r3, r3, #1
 8004102:	b29b      	uxth	r3, r3
 8004104:	8013      	strh	r3, [r2, #0]
    // DMA2 disable
    DMA2_Stream5->CR=0;
 8004106:	4b05      	ldr	r3, [pc, #20]	; (800411c <DMA2_Stream5_IRQHandler+0x40>)
 8004108:	2200      	movs	r2, #0
 800410a:	601a      	str	r2, [r3, #0]
    // switch on black
    GPIOE->BSRRH = VGA_GPIO_HINIBBLE;
 800410c:	4b05      	ldr	r3, [pc, #20]	; (8004124 <DMA2_Stream5_IRQHandler+0x48>)
 800410e:	f44f 427f 	mov.w	r2, #65280	; 0xff00
 8004112:	835a      	strh	r2, [r3, #26]
  }
}
 8004114:	bf00      	nop
 8004116:	bd80      	pop	{r7, pc}
 8004118:	20008800 	.word	0x20008800
 800411c:	40026488 	.word	0x40026488
 8004120:	40010000 	.word	0x40010000
 8004124:	40021000 	.word	0x40021000

08004128 <UART_tokens>:

/* Get input commands, split them and return them
 * Call UART_tokens_clear() after calling this function
 */
char ** UART_tokens()
{
 8004128:	b590      	push	{r4, r7, lr}
 800412a:	b085      	sub	sp, #20
 800412c:	af00      	add	r7, sp, #0
	char **array = NULL; // By using NULL, the first time realloc will run, it will act as a malloc function.
 800412e:	2300      	movs	r3, #0
 8004130:	60fb      	str	r3, [r7, #12]

	unsigned char i = 0;
 8004132:	2300      	movs	r3, #0
 8004134:	72fb      	strb	r3, [r7, #11]
	char *str = (char *) malloc(255); // Allocate memory for the input buffer
 8004136:	20ff      	movs	r0, #255	; 0xff
 8004138:	f000 fb2a 	bl	8004790 <malloc>
 800413c:	4603      	mov	r3, r0
 800413e:	603b      	str	r3, [r7, #0]
	UART_gets(str, 1); // Grab terminal input commands
 8004140:	2101      	movs	r1, #1
 8004142:	6838      	ldr	r0, [r7, #0]
 8004144:	f7ff fc7e 	bl	8003a44 <UART_gets>
	UART_puts("UART_tokens function:\n");
	UART_puts("Nr:\tUART\tArray\n");
	#endif

	// Extract each variable from the input buffer
	for (char* p = strtok(str, ","); p != NULL; p = strtok(NULL, ",")) {
 8004148:	491a      	ldr	r1, [pc, #104]	; (80041b4 <UART_tokens+0x8c>)
 800414a:	6838      	ldr	r0, [r7, #0]
 800414c:	f000 fc22 	bl	8004994 <strtok>
 8004150:	6078      	str	r0, [r7, #4]
 8004152:	e01c      	b.n	800418e <UART_tokens+0x66>
		// Write to a new buffer
		array = realloc(array, (i + 1) * sizeof(char*)); // Dynamically increase the size of the array
 8004154:	7afb      	ldrb	r3, [r7, #11]
 8004156:	3301      	adds	r3, #1
 8004158:	009b      	lsls	r3, r3, #2
 800415a:	4619      	mov	r1, r3
 800415c:	68f8      	ldr	r0, [r7, #12]
 800415e:	f000 fbd3 	bl	8004908 <realloc>
 8004162:	60f8      	str	r0, [r7, #12]
		array[i] = strlwr(strdup(p)); // Lowercase the string and copy it
 8004164:	7afb      	ldrb	r3, [r7, #11]
 8004166:	009b      	lsls	r3, r3, #2
 8004168:	68fa      	ldr	r2, [r7, #12]
 800416a:	18d4      	adds	r4, r2, r3
 800416c:	6878      	ldr	r0, [r7, #4]
 800416e:	f000 fbe3 	bl	8004938 <strdup>
 8004172:	4603      	mov	r3, r0
 8004174:	4618      	mov	r0, r3
 8004176:	f000 fbfa 	bl	800496e <strlwr>
 800417a:	4603      	mov	r3, r0
 800417c:	6023      	str	r3, [r4, #0]
		UART_puts("\t");
		UART_puts(array[i]); // Copy to array
		UART_puts("\n");
		#endif

		i++;
 800417e:	7afb      	ldrb	r3, [r7, #11]
 8004180:	3301      	adds	r3, #1
 8004182:	72fb      	strb	r3, [r7, #11]
	for (char* p = strtok(str, ","); p != NULL; p = strtok(NULL, ",")) {
 8004184:	490b      	ldr	r1, [pc, #44]	; (80041b4 <UART_tokens+0x8c>)
 8004186:	2000      	movs	r0, #0
 8004188:	f000 fc04 	bl	8004994 <strtok>
 800418c:	6078      	str	r0, [r7, #4]
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d1df      	bne.n	8004154 <UART_tokens+0x2c>
	}

	array[i] = NULL; // Add Null to the end so you can easily iterate; check the cleararray() function
 8004194:	7afb      	ldrb	r3, [r7, #11]
 8004196:	009b      	lsls	r3, r3, #2
 8004198:	68fa      	ldr	r2, [r7, #12]
 800419a:	4413      	add	r3, r2
 800419c:	2200      	movs	r2, #0
 800419e:	601a      	str	r2, [r3, #0]

	free(str); // Input buffer isn't needed anymore
 80041a0:	6838      	ldr	r0, [r7, #0]
 80041a2:	f000 fafd 	bl	80047a0 <free>
	str = NULL;
 80041a6:	2300      	movs	r3, #0
 80041a8:	603b      	str	r3, [r7, #0]

	return array;
 80041aa:	68fb      	ldr	r3, [r7, #12]
}
 80041ac:	4618      	mov	r0, r3
 80041ae:	3714      	adds	r7, #20
 80041b0:	46bd      	mov	sp, r7
 80041b2:	bd90      	pop	{r4, r7, pc}
 80041b4:	08004f8c 	.word	0x08004f8c

080041b8 <UART_tokens_clear>:

/* Clears the input commands array to prevent memory leaks
 * Always call this function when you're done with the array.
 */
void UART_tokens_clear(char **array)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b084      	sub	sp, #16
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
	for(unsigned char i = 0; array[i] != NULL; i++)
 80041c0:	2300      	movs	r3, #0
 80041c2:	73fb      	strb	r3, [r7, #15]
 80041c4:	e00a      	b.n	80041dc <UART_tokens_clear+0x24>
	    free(array[i]);
 80041c6:	7bfb      	ldrb	r3, [r7, #15]
 80041c8:	009b      	lsls	r3, r3, #2
 80041ca:	687a      	ldr	r2, [r7, #4]
 80041cc:	4413      	add	r3, r2
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	4618      	mov	r0, r3
 80041d2:	f000 fae5 	bl	80047a0 <free>
	for(unsigned char i = 0; array[i] != NULL; i++)
 80041d6:	7bfb      	ldrb	r3, [r7, #15]
 80041d8:	3301      	adds	r3, #1
 80041da:	73fb      	strb	r3, [r7, #15]
 80041dc:	7bfb      	ldrb	r3, [r7, #15]
 80041de:	009b      	lsls	r3, r3, #2
 80041e0:	687a      	ldr	r2, [r7, #4]
 80041e2:	4413      	add	r3, r2
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d1ed      	bne.n	80041c6 <UART_tokens_clear+0xe>
	free(array);
 80041ea:	6878      	ldr	r0, [r7, #4]
 80041ec:	f000 fad8 	bl	80047a0 <free>
}
 80041f0:	bf00      	nop
 80041f2:	3710      	adds	r7, #16
 80041f4:	46bd      	mov	sp, r7
 80041f6:	bd80      	pop	{r7, pc}

080041f8 <UART_control>:

/* UART control
 * This function will call the functions
 */
void UART_control(char **array)
{
 80041f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80041fc:	b089      	sub	sp, #36	; 0x24
 80041fe:	af04      	add	r7, sp, #16
 8004200:	6078      	str	r0, [r7, #4]
	uint8_t err = 0;
 8004202:	2300      	movs	r3, #0
 8004204:	73fb      	strb	r3, [r7, #15]

//	if 		(strcmp(array[0], "lijn") == 0)				err = line(atoi(array[1]), atoi(array[2]), atoi(array[3]), atoi(array[4]), atoi(array[5]), array[6]);
	if (strcmp(array[0], "arrow") == 0)			err = arrow(atoi(array[1]), atoi(array[2]), atoi(array[3]), atoi(array[4]), atoi(array[5]), array[6]);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	49b0      	ldr	r1, [pc, #704]	; (80044cc <UART_control+0x2d4>)
 800420c:	4618      	mov	r0, r3
 800420e:	f7fb ffdb 	bl	80001c8 <strcmp>
 8004212:	4603      	mov	r3, r0
 8004214:	2b00      	cmp	r3, #0
 8004216:	d136      	bne.n	8004286 <UART_control+0x8e>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	3304      	adds	r3, #4
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	4618      	mov	r0, r3
 8004220:	f000 fa8e 	bl	8004740 <atoi>
 8004224:	4603      	mov	r3, r0
 8004226:	b21c      	sxth	r4, r3
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	3308      	adds	r3, #8
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4618      	mov	r0, r3
 8004230:	f000 fa86 	bl	8004740 <atoi>
 8004234:	4603      	mov	r3, r0
 8004236:	b21d      	sxth	r5, r3
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	330c      	adds	r3, #12
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	4618      	mov	r0, r3
 8004240:	f000 fa7e 	bl	8004740 <atoi>
 8004244:	4603      	mov	r3, r0
 8004246:	b21e      	sxth	r6, r3
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	3310      	adds	r3, #16
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	4618      	mov	r0, r3
 8004250:	f000 fa76 	bl	8004740 <atoi>
 8004254:	4603      	mov	r3, r0
 8004256:	fa0f f883 	sxth.w	r8, r3
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	3314      	adds	r3, #20
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	4618      	mov	r0, r3
 8004262:	f000 fa6d 	bl	8004740 <atoi>
 8004266:	4603      	mov	r3, r0
 8004268:	b2db      	uxtb	r3, r3
 800426a:	687a      	ldr	r2, [r7, #4]
 800426c:	3218      	adds	r2, #24
 800426e:	6812      	ldr	r2, [r2, #0]
 8004270:	9201      	str	r2, [sp, #4]
 8004272:	9300      	str	r3, [sp, #0]
 8004274:	4643      	mov	r3, r8
 8004276:	4632      	mov	r2, r6
 8004278:	4629      	mov	r1, r5
 800427a:	4620      	mov	r0, r4
 800427c:	f7fd ffb0 	bl	80021e0 <arrow>
 8004280:	4603      	mov	r3, r0
 8004282:	73fb      	strb	r3, [r7, #15]
 8004284:	e238      	b.n	80046f8 <UART_control+0x500>
	else if (strcmp(array[0], "ellips") == 0)			err = ellipse_filled(atoi(array[1]), atoi(array[2]), atoi(array[3]), atoi(array[4]), array[5]);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	4991      	ldr	r1, [pc, #580]	; (80044d0 <UART_control+0x2d8>)
 800428c:	4618      	mov	r0, r3
 800428e:	f7fb ff9b 	bl	80001c8 <strcmp>
 8004292:	4603      	mov	r3, r0
 8004294:	2b00      	cmp	r3, #0
 8004296:	d12c      	bne.n	80042f2 <UART_control+0xfa>
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	3304      	adds	r3, #4
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	4618      	mov	r0, r3
 80042a0:	f000 fa4e 	bl	8004740 <atoi>
 80042a4:	4603      	mov	r3, r0
 80042a6:	b21c      	sxth	r4, r3
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	3308      	adds	r3, #8
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	4618      	mov	r0, r3
 80042b0:	f000 fa46 	bl	8004740 <atoi>
 80042b4:	4603      	mov	r3, r0
 80042b6:	b21d      	sxth	r5, r3
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	330c      	adds	r3, #12
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	4618      	mov	r0, r3
 80042c0:	f000 fa3e 	bl	8004740 <atoi>
 80042c4:	4603      	mov	r3, r0
 80042c6:	b21e      	sxth	r6, r3
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	3310      	adds	r3, #16
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	4618      	mov	r0, r3
 80042d0:	f000 fa36 	bl	8004740 <atoi>
 80042d4:	4603      	mov	r3, r0
 80042d6:	b21a      	sxth	r2, r3
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	3314      	adds	r3, #20
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	9300      	str	r3, [sp, #0]
 80042e0:	4613      	mov	r3, r2
 80042e2:	4632      	mov	r2, r6
 80042e4:	4629      	mov	r1, r5
 80042e6:	4620      	mov	r0, r4
 80042e8:	f7fe f958 	bl	800259c <ellipse_filled>
 80042ec:	4603      	mov	r3, r0
 80042ee:	73fb      	strb	r3, [r7, #15]
 80042f0:	e202      	b.n	80046f8 <UART_control+0x500>
	else if (strcmp(array[0], "ellips_gevuld") == 0)	err = ellipse_filled(atoi(array[1]), atoi(array[2]), atoi(array[3]), atoi(array[4]), array[5]);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	4977      	ldr	r1, [pc, #476]	; (80044d4 <UART_control+0x2dc>)
 80042f8:	4618      	mov	r0, r3
 80042fa:	f7fb ff65 	bl	80001c8 <strcmp>
 80042fe:	4603      	mov	r3, r0
 8004300:	2b00      	cmp	r3, #0
 8004302:	d12c      	bne.n	800435e <UART_control+0x166>
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	3304      	adds	r3, #4
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	4618      	mov	r0, r3
 800430c:	f000 fa18 	bl	8004740 <atoi>
 8004310:	4603      	mov	r3, r0
 8004312:	b21c      	sxth	r4, r3
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	3308      	adds	r3, #8
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	4618      	mov	r0, r3
 800431c:	f000 fa10 	bl	8004740 <atoi>
 8004320:	4603      	mov	r3, r0
 8004322:	b21d      	sxth	r5, r3
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	330c      	adds	r3, #12
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	4618      	mov	r0, r3
 800432c:	f000 fa08 	bl	8004740 <atoi>
 8004330:	4603      	mov	r3, r0
 8004332:	b21e      	sxth	r6, r3
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	3310      	adds	r3, #16
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	4618      	mov	r0, r3
 800433c:	f000 fa00 	bl	8004740 <atoi>
 8004340:	4603      	mov	r3, r0
 8004342:	b21a      	sxth	r2, r3
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	3314      	adds	r3, #20
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	9300      	str	r3, [sp, #0]
 800434c:	4613      	mov	r3, r2
 800434e:	4632      	mov	r2, r6
 8004350:	4629      	mov	r1, r5
 8004352:	4620      	mov	r0, r4
 8004354:	f7fe f922 	bl	800259c <ellipse_filled>
 8004358:	4603      	mov	r3, r0
 800435a:	73fb      	strb	r3, [r7, #15]
 800435c:	e1cc      	b.n	80046f8 <UART_control+0x500>
	else if (strcmp(array[0], "rechthoek") == 0)		err = rectangular(atoi(array[1]), atoi(array[2]), atoi(array[3]), atoi(array[4]), array[5]);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	495d      	ldr	r1, [pc, #372]	; (80044d8 <UART_control+0x2e0>)
 8004364:	4618      	mov	r0, r3
 8004366:	f7fb ff2f 	bl	80001c8 <strcmp>
 800436a:	4603      	mov	r3, r0
 800436c:	2b00      	cmp	r3, #0
 800436e:	d12c      	bne.n	80043ca <UART_control+0x1d2>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	3304      	adds	r3, #4
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	4618      	mov	r0, r3
 8004378:	f000 f9e2 	bl	8004740 <atoi>
 800437c:	4603      	mov	r3, r0
 800437e:	b29c      	uxth	r4, r3
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	3308      	adds	r3, #8
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	4618      	mov	r0, r3
 8004388:	f000 f9da 	bl	8004740 <atoi>
 800438c:	4603      	mov	r3, r0
 800438e:	b29d      	uxth	r5, r3
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	330c      	adds	r3, #12
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	4618      	mov	r0, r3
 8004398:	f000 f9d2 	bl	8004740 <atoi>
 800439c:	4603      	mov	r3, r0
 800439e:	b29e      	uxth	r6, r3
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	3310      	adds	r3, #16
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	4618      	mov	r0, r3
 80043a8:	f000 f9ca 	bl	8004740 <atoi>
 80043ac:	4603      	mov	r3, r0
 80043ae:	b29a      	uxth	r2, r3
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	3314      	adds	r3, #20
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	9300      	str	r3, [sp, #0]
 80043b8:	4613      	mov	r3, r2
 80043ba:	4632      	mov	r2, r6
 80043bc:	4629      	mov	r1, r5
 80043be:	4620      	mov	r0, r4
 80043c0:	f7fe f97a 	bl	80026b8 <rectangular>
 80043c4:	4603      	mov	r3, r0
 80043c6:	73fb      	strb	r3, [r7, #15]
 80043c8:	e196      	b.n	80046f8 <UART_control+0x500>
	else if (strcmp(array[0], "rechthoek_dik") == 0)	err = rectangular_thick(atoi(array[1]), atoi(array[2]), atoi(array[3]), atoi(array[4]), atoi(array[5]), atoi(array[6]), array[7]);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	4943      	ldr	r1, [pc, #268]	; (80044dc <UART_control+0x2e4>)
 80043d0:	4618      	mov	r0, r3
 80043d2:	f7fb fef9 	bl	80001c8 <strcmp>
 80043d6:	4603      	mov	r3, r0
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d140      	bne.n	800445e <UART_control+0x266>
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	3304      	adds	r3, #4
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4618      	mov	r0, r3
 80043e4:	f000 f9ac 	bl	8004740 <atoi>
 80043e8:	4603      	mov	r3, r0
 80043ea:	b29d      	uxth	r5, r3
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	3308      	adds	r3, #8
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	4618      	mov	r0, r3
 80043f4:	f000 f9a4 	bl	8004740 <atoi>
 80043f8:	4603      	mov	r3, r0
 80043fa:	b29e      	uxth	r6, r3
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	330c      	adds	r3, #12
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	4618      	mov	r0, r3
 8004404:	f000 f99c 	bl	8004740 <atoi>
 8004408:	4603      	mov	r3, r0
 800440a:	fa1f f883 	uxth.w	r8, r3
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	3310      	adds	r3, #16
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	4618      	mov	r0, r3
 8004416:	f000 f993 	bl	8004740 <atoi>
 800441a:	4603      	mov	r3, r0
 800441c:	fa1f f983 	uxth.w	r9, r3
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	3314      	adds	r3, #20
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	4618      	mov	r0, r3
 8004428:	f000 f98a 	bl	8004740 <atoi>
 800442c:	4603      	mov	r3, r0
 800442e:	b2dc      	uxtb	r4, r3
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	3318      	adds	r3, #24
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	4618      	mov	r0, r3
 8004438:	f000 f982 	bl	8004740 <atoi>
 800443c:	4603      	mov	r3, r0
 800443e:	b2db      	uxtb	r3, r3
 8004440:	687a      	ldr	r2, [r7, #4]
 8004442:	321c      	adds	r2, #28
 8004444:	6812      	ldr	r2, [r2, #0]
 8004446:	9202      	str	r2, [sp, #8]
 8004448:	9301      	str	r3, [sp, #4]
 800444a:	9400      	str	r4, [sp, #0]
 800444c:	464b      	mov	r3, r9
 800444e:	4642      	mov	r2, r8
 8004450:	4631      	mov	r1, r6
 8004452:	4628      	mov	r0, r5
 8004454:	f7fe f99e 	bl	8002794 <rectangular_thick>
 8004458:	4603      	mov	r3, r0
 800445a:	73fb      	strb	r3, [r7, #15]
 800445c:	e14c      	b.n	80046f8 <UART_control+0x500>
	else if (strcmp(array[0], "rechthoek_gevuld") == 0)	err = rectangular_filled(atoi(array[1]), atoi(array[2]), atoi(array[3]), atoi(array[4]), array[5]);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	491f      	ldr	r1, [pc, #124]	; (80044e0 <UART_control+0x2e8>)
 8004464:	4618      	mov	r0, r3
 8004466:	f7fb feaf 	bl	80001c8 <strcmp>
 800446a:	4603      	mov	r3, r0
 800446c:	2b00      	cmp	r3, #0
 800446e:	d139      	bne.n	80044e4 <UART_control+0x2ec>
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	3304      	adds	r3, #4
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	4618      	mov	r0, r3
 8004478:	f000 f962 	bl	8004740 <atoi>
 800447c:	4603      	mov	r3, r0
 800447e:	b29c      	uxth	r4, r3
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	3308      	adds	r3, #8
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	4618      	mov	r0, r3
 8004488:	f000 f95a 	bl	8004740 <atoi>
 800448c:	4603      	mov	r3, r0
 800448e:	b29d      	uxth	r5, r3
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	330c      	adds	r3, #12
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4618      	mov	r0, r3
 8004498:	f000 f952 	bl	8004740 <atoi>
 800449c:	4603      	mov	r3, r0
 800449e:	b29e      	uxth	r6, r3
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	3310      	adds	r3, #16
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	4618      	mov	r0, r3
 80044a8:	f000 f94a 	bl	8004740 <atoi>
 80044ac:	4603      	mov	r3, r0
 80044ae:	b29a      	uxth	r2, r3
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	3314      	adds	r3, #20
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	9300      	str	r3, [sp, #0]
 80044b8:	4613      	mov	r3, r2
 80044ba:	4632      	mov	r2, r6
 80044bc:	4629      	mov	r1, r5
 80044be:	4620      	mov	r0, r4
 80044c0:	f7fe fa04 	bl	80028cc <rectangular_filled>
 80044c4:	4603      	mov	r3, r0
 80044c6:	73fb      	strb	r3, [r7, #15]
 80044c8:	e116      	b.n	80046f8 <UART_control+0x500>
 80044ca:	bf00      	nop
 80044cc:	08004f90 	.word	0x08004f90
 80044d0:	08004f98 	.word	0x08004f98
 80044d4:	08004fa0 	.word	0x08004fa0
 80044d8:	08004fb0 	.word	0x08004fb0
 80044dc:	08004fbc 	.word	0x08004fbc
 80044e0:	08004fcc 	.word	0x08004fcc
	else if (strcmp(array[0], "driehoek") == 0)			err = triangle(atoi(array[1]), atoi(array[2]), atoi(array[3]), atoi(array[4]), atoi(array[5]), atoi(array[6]), array[7]);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	498c      	ldr	r1, [pc, #560]	; (800471c <UART_control+0x524>)
 80044ea:	4618      	mov	r0, r3
 80044ec:	f7fb fe6c 	bl	80001c8 <strcmp>
 80044f0:	4603      	mov	r3, r0
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d140      	bne.n	8004578 <UART_control+0x380>
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	3304      	adds	r3, #4
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	4618      	mov	r0, r3
 80044fe:	f000 f91f 	bl	8004740 <atoi>
 8004502:	4603      	mov	r3, r0
 8004504:	b21d      	sxth	r5, r3
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	3308      	adds	r3, #8
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4618      	mov	r0, r3
 800450e:	f000 f917 	bl	8004740 <atoi>
 8004512:	4603      	mov	r3, r0
 8004514:	b21e      	sxth	r6, r3
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	330c      	adds	r3, #12
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	4618      	mov	r0, r3
 800451e:	f000 f90f 	bl	8004740 <atoi>
 8004522:	4603      	mov	r3, r0
 8004524:	fa0f f883 	sxth.w	r8, r3
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	3310      	adds	r3, #16
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	4618      	mov	r0, r3
 8004530:	f000 f906 	bl	8004740 <atoi>
 8004534:	4603      	mov	r3, r0
 8004536:	fa0f f983 	sxth.w	r9, r3
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	3314      	adds	r3, #20
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	4618      	mov	r0, r3
 8004542:	f000 f8fd 	bl	8004740 <atoi>
 8004546:	4603      	mov	r3, r0
 8004548:	b21c      	sxth	r4, r3
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	3318      	adds	r3, #24
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	4618      	mov	r0, r3
 8004552:	f000 f8f5 	bl	8004740 <atoi>
 8004556:	4603      	mov	r3, r0
 8004558:	b21b      	sxth	r3, r3
 800455a:	687a      	ldr	r2, [r7, #4]
 800455c:	321c      	adds	r2, #28
 800455e:	6812      	ldr	r2, [r2, #0]
 8004560:	9202      	str	r2, [sp, #8]
 8004562:	9301      	str	r3, [sp, #4]
 8004564:	9400      	str	r4, [sp, #0]
 8004566:	464b      	mov	r3, r9
 8004568:	4642      	mov	r2, r8
 800456a:	4631      	mov	r1, r6
 800456c:	4628      	mov	r0, r5
 800456e:	f7fe fa07 	bl	8002980 <triangle>
 8004572:	4603      	mov	r3, r0
 8004574:	73fb      	strb	r3, [r7, #15]
 8004576:	e0bf      	b.n	80046f8 <UART_control+0x500>
	else if (strcmp(array[0], "letter") == 0)			err = print_char(atoi(array[1]), atoi(array[2]), atoi(array[3]), array[4], array[5]);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	4968      	ldr	r1, [pc, #416]	; (8004720 <UART_control+0x528>)
 800457e:	4618      	mov	r0, r3
 8004580:	f7fb fe22 	bl	80001c8 <strcmp>
 8004584:	4603      	mov	r3, r0
 8004586:	2b00      	cmp	r3, #0
 8004588:	d126      	bne.n	80045d8 <UART_control+0x3e0>
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	3304      	adds	r3, #4
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	4618      	mov	r0, r3
 8004592:	f000 f8d5 	bl	8004740 <atoi>
 8004596:	4603      	mov	r3, r0
 8004598:	b21c      	sxth	r4, r3
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	3308      	adds	r3, #8
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	4618      	mov	r0, r3
 80045a2:	f000 f8cd 	bl	8004740 <atoi>
 80045a6:	4603      	mov	r3, r0
 80045a8:	b21d      	sxth	r5, r3
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	330c      	adds	r3, #12
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	4618      	mov	r0, r3
 80045b2:	f000 f8c5 	bl	8004740 <atoi>
 80045b6:	4603      	mov	r3, r0
 80045b8:	b2da      	uxtb	r2, r3
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	3310      	adds	r3, #16
 80045be:	6819      	ldr	r1, [r3, #0]
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	3314      	adds	r3, #20
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	9300      	str	r3, [sp, #0]
 80045c8:	460b      	mov	r3, r1
 80045ca:	4629      	mov	r1, r5
 80045cc:	4620      	mov	r0, r4
 80045ce:	f7fe fb67 	bl	8002ca0 <print_char>
 80045d2:	4603      	mov	r3, r0
 80045d4:	73fb      	strb	r3, [r7, #15]
 80045d6:	e08f      	b.n	80046f8 <UART_control+0x500>
	else if (strcmp(array[0], "tekst") == 0)			err = print_text(atoi(array[1]), atoi(array[2]), array[3], array[4], array[5]);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	4951      	ldr	r1, [pc, #324]	; (8004724 <UART_control+0x52c>)
 80045de:	4618      	mov	r0, r3
 80045e0:	f7fb fdf2 	bl	80001c8 <strcmp>
 80045e4:	4603      	mov	r3, r0
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d120      	bne.n	800462c <UART_control+0x434>
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	3304      	adds	r3, #4
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	4618      	mov	r0, r3
 80045f2:	f000 f8a5 	bl	8004740 <atoi>
 80045f6:	4603      	mov	r3, r0
 80045f8:	b21c      	sxth	r4, r3
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	3308      	adds	r3, #8
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	4618      	mov	r0, r3
 8004602:	f000 f89d 	bl	8004740 <atoi>
 8004606:	4603      	mov	r3, r0
 8004608:	b219      	sxth	r1, r3
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	330c      	adds	r3, #12
 800460e:	681a      	ldr	r2, [r3, #0]
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	3310      	adds	r3, #16
 8004614:	6818      	ldr	r0, [r3, #0]
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	3314      	adds	r3, #20
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	9300      	str	r3, [sp, #0]
 800461e:	4603      	mov	r3, r0
 8004620:	4620      	mov	r0, r4
 8004622:	f7fe fbfb 	bl	8002e1c <print_text>
 8004626:	4603      	mov	r3, r0
 8004628:	73fb      	strb	r3, [r7, #15]
 800462a:	e065      	b.n	80046f8 <UART_control+0x500>
	else if (strcmp(array[0], "bitmap") == 0) {
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	493d      	ldr	r1, [pc, #244]	; (8004728 <UART_control+0x530>)
 8004632:	4618      	mov	r0, r3
 8004634:	f7fb fdc8 	bl	80001c8 <strcmp>
 8004638:	4603      	mov	r3, r0
 800463a:	2b00      	cmp	r3, #0
 800463c:	d130      	bne.n	80046a0 <UART_control+0x4a8>
		if (array[4] == NULL) array[4] = 0; // Disable transparency if not defined
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	3310      	adds	r3, #16
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d103      	bne.n	8004650 <UART_control+0x458>
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	3310      	adds	r3, #16
 800464c:	2200      	movs	r2, #0
 800464e:	601a      	str	r2, [r3, #0]
		err = bitmap(atoi(array[1]), atoi(array[2]), atoi(array[3]), atoi(array[4]));
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	3304      	adds	r3, #4
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	4618      	mov	r0, r3
 8004658:	f000 f872 	bl	8004740 <atoi>
 800465c:	4603      	mov	r3, r0
 800465e:	b2dc      	uxtb	r4, r3
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	3308      	adds	r3, #8
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4618      	mov	r0, r3
 8004668:	f000 f86a 	bl	8004740 <atoi>
 800466c:	4603      	mov	r3, r0
 800466e:	b21d      	sxth	r5, r3
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	330c      	adds	r3, #12
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	4618      	mov	r0, r3
 8004678:	f000 f862 	bl	8004740 <atoi>
 800467c:	4603      	mov	r3, r0
 800467e:	b21e      	sxth	r6, r3
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	3310      	adds	r3, #16
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	4618      	mov	r0, r3
 8004688:	f000 f85a 	bl	8004740 <atoi>
 800468c:	4603      	mov	r3, r0
 800468e:	b2db      	uxtb	r3, r3
 8004690:	4632      	mov	r2, r6
 8004692:	4629      	mov	r1, r5
 8004694:	4620      	mov	r0, r4
 8004696:	f7fe fc2f 	bl	8002ef8 <bitmap>
 800469a:	4603      	mov	r3, r0
 800469c:	73fb      	strb	r3, [r7, #15]
 800469e:	e02b      	b.n	80046f8 <UART_control+0x500>
	}
	else if (strcmp(array[0], "wacht") == 0)			err = DELAY(atoi(array[1]));
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	4921      	ldr	r1, [pc, #132]	; (800472c <UART_control+0x534>)
 80046a6:	4618      	mov	r0, r3
 80046a8:	f7fb fd8e 	bl	80001c8 <strcmp>
 80046ac:	4603      	mov	r3, r0
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d10d      	bne.n	80046ce <UART_control+0x4d6>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	3304      	adds	r3, #4
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	4618      	mov	r0, r3
 80046ba:	f000 f841 	bl	8004740 <atoi>
 80046be:	4603      	mov	r3, r0
 80046c0:	b29b      	uxth	r3, r3
 80046c2:	4618      	mov	r0, r3
 80046c4:	f7fe fc9c 	bl	8003000 <DELAY>
 80046c8:	4603      	mov	r3, r0
 80046ca:	73fb      	strb	r3, [r7, #15]
 80046cc:	e014      	b.n	80046f8 <UART_control+0x500>
	else if (strcmp(array[0], "clearscherm") == 0)		err = fill_screen(array[1]);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	4917      	ldr	r1, [pc, #92]	; (8004730 <UART_control+0x538>)
 80046d4:	4618      	mov	r0, r3
 80046d6:	f7fb fd77 	bl	80001c8 <strcmp>
 80046da:	4603      	mov	r3, r0
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d108      	bne.n	80046f2 <UART_control+0x4fa>
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	3304      	adds	r3, #4
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	4618      	mov	r0, r3
 80046e8:	f7fe fc98 	bl	800301c <fill_screen>
 80046ec:	4603      	mov	r3, r0
 80046ee:	73fb      	strb	r3, [r7, #15]
 80046f0:	e002      	b.n	80046f8 <UART_control+0x500>
	else UART_puts("Invalid command!\n");
 80046f2:	4810      	ldr	r0, [pc, #64]	; (8004734 <UART_control+0x53c>)
 80046f4:	f7ff f8b2 	bl	800385c <UART_puts>

	if (err != 0){
 80046f8:	7bfb      	ldrb	r3, [r7, #15]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d009      	beq.n	8004712 <UART_control+0x51a>
		UART_puts("\nReturn code: ");
 80046fe:	480e      	ldr	r0, [pc, #56]	; (8004738 <UART_control+0x540>)
 8004700:	f7ff f8ac 	bl	800385c <UART_puts>
		UART_putint(err);
 8004704:	7bfb      	ldrb	r3, [r7, #15]
 8004706:	4618      	mov	r0, r3
 8004708:	f7ff f91e 	bl	8003948 <UART_putint>
		UART_puts("\n");
 800470c:	480b      	ldr	r0, [pc, #44]	; (800473c <UART_control+0x544>)
 800470e:	f7ff f8a5 	bl	800385c <UART_puts>
	}
}
 8004712:	bf00      	nop
 8004714:	3714      	adds	r7, #20
 8004716:	46bd      	mov	sp, r7
 8004718:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800471c:	08004fe0 	.word	0x08004fe0
 8004720:	08004fec 	.word	0x08004fec
 8004724:	08004ff4 	.word	0x08004ff4
 8004728:	08004ffc 	.word	0x08004ffc
 800472c:	08005004 	.word	0x08005004
 8004730:	0800500c 	.word	0x0800500c
 8004734:	08005018 	.word	0x08005018
 8004738:	0800502c 	.word	0x0800502c
 800473c:	0800503c 	.word	0x0800503c

08004740 <atoi>:
 8004740:	220a      	movs	r2, #10
 8004742:	2100      	movs	r1, #0
 8004744:	f000 b9fa 	b.w	8004b3c <strtol>

08004748 <__libc_init_array>:
 8004748:	b570      	push	{r4, r5, r6, lr}
 800474a:	4e0d      	ldr	r6, [pc, #52]	; (8004780 <__libc_init_array+0x38>)
 800474c:	4c0d      	ldr	r4, [pc, #52]	; (8004784 <__libc_init_array+0x3c>)
 800474e:	1ba4      	subs	r4, r4, r6
 8004750:	10a4      	asrs	r4, r4, #2
 8004752:	2500      	movs	r5, #0
 8004754:	42a5      	cmp	r5, r4
 8004756:	d109      	bne.n	800476c <__libc_init_array+0x24>
 8004758:	4e0b      	ldr	r6, [pc, #44]	; (8004788 <__libc_init_array+0x40>)
 800475a:	4c0c      	ldr	r4, [pc, #48]	; (800478c <__libc_init_array+0x44>)
 800475c:	f000 fb92 	bl	8004e84 <_init>
 8004760:	1ba4      	subs	r4, r4, r6
 8004762:	10a4      	asrs	r4, r4, #2
 8004764:	2500      	movs	r5, #0
 8004766:	42a5      	cmp	r5, r4
 8004768:	d105      	bne.n	8004776 <__libc_init_array+0x2e>
 800476a:	bd70      	pop	{r4, r5, r6, pc}
 800476c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004770:	4798      	blx	r3
 8004772:	3501      	adds	r5, #1
 8004774:	e7ee      	b.n	8004754 <__libc_init_array+0xc>
 8004776:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800477a:	4798      	blx	r3
 800477c:	3501      	adds	r5, #1
 800477e:	e7f2      	b.n	8004766 <__libc_init_array+0x1e>
 8004780:	08009950 	.word	0x08009950
 8004784:	08009950 	.word	0x08009950
 8004788:	08009950 	.word	0x08009950
 800478c:	08009954 	.word	0x08009954

08004790 <malloc>:
 8004790:	4b02      	ldr	r3, [pc, #8]	; (800479c <malloc+0xc>)
 8004792:	4601      	mov	r1, r0
 8004794:	6818      	ldr	r0, [r3, #0]
 8004796:	f000 b859 	b.w	800484c <_malloc_r>
 800479a:	bf00      	nop
 800479c:	200001f4 	.word	0x200001f4

080047a0 <free>:
 80047a0:	4b02      	ldr	r3, [pc, #8]	; (80047ac <free+0xc>)
 80047a2:	4601      	mov	r1, r0
 80047a4:	6818      	ldr	r0, [r3, #0]
 80047a6:	f000 b803 	b.w	80047b0 <_free_r>
 80047aa:	bf00      	nop
 80047ac:	200001f4 	.word	0x200001f4

080047b0 <_free_r>:
 80047b0:	b538      	push	{r3, r4, r5, lr}
 80047b2:	4605      	mov	r5, r0
 80047b4:	2900      	cmp	r1, #0
 80047b6:	d045      	beq.n	8004844 <_free_r+0x94>
 80047b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80047bc:	1f0c      	subs	r4, r1, #4
 80047be:	2b00      	cmp	r3, #0
 80047c0:	bfb8      	it	lt
 80047c2:	18e4      	addlt	r4, r4, r3
 80047c4:	f000 f9ff 	bl	8004bc6 <__malloc_lock>
 80047c8:	4a1f      	ldr	r2, [pc, #124]	; (8004848 <_free_r+0x98>)
 80047ca:	6813      	ldr	r3, [r2, #0]
 80047cc:	4610      	mov	r0, r2
 80047ce:	b933      	cbnz	r3, 80047de <_free_r+0x2e>
 80047d0:	6063      	str	r3, [r4, #4]
 80047d2:	6014      	str	r4, [r2, #0]
 80047d4:	4628      	mov	r0, r5
 80047d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80047da:	f000 b9f5 	b.w	8004bc8 <__malloc_unlock>
 80047de:	42a3      	cmp	r3, r4
 80047e0:	d90c      	bls.n	80047fc <_free_r+0x4c>
 80047e2:	6821      	ldr	r1, [r4, #0]
 80047e4:	1862      	adds	r2, r4, r1
 80047e6:	4293      	cmp	r3, r2
 80047e8:	bf04      	itt	eq
 80047ea:	681a      	ldreq	r2, [r3, #0]
 80047ec:	685b      	ldreq	r3, [r3, #4]
 80047ee:	6063      	str	r3, [r4, #4]
 80047f0:	bf04      	itt	eq
 80047f2:	1852      	addeq	r2, r2, r1
 80047f4:	6022      	streq	r2, [r4, #0]
 80047f6:	6004      	str	r4, [r0, #0]
 80047f8:	e7ec      	b.n	80047d4 <_free_r+0x24>
 80047fa:	4613      	mov	r3, r2
 80047fc:	685a      	ldr	r2, [r3, #4]
 80047fe:	b10a      	cbz	r2, 8004804 <_free_r+0x54>
 8004800:	42a2      	cmp	r2, r4
 8004802:	d9fa      	bls.n	80047fa <_free_r+0x4a>
 8004804:	6819      	ldr	r1, [r3, #0]
 8004806:	1858      	adds	r0, r3, r1
 8004808:	42a0      	cmp	r0, r4
 800480a:	d10b      	bne.n	8004824 <_free_r+0x74>
 800480c:	6820      	ldr	r0, [r4, #0]
 800480e:	4401      	add	r1, r0
 8004810:	1858      	adds	r0, r3, r1
 8004812:	4282      	cmp	r2, r0
 8004814:	6019      	str	r1, [r3, #0]
 8004816:	d1dd      	bne.n	80047d4 <_free_r+0x24>
 8004818:	6810      	ldr	r0, [r2, #0]
 800481a:	6852      	ldr	r2, [r2, #4]
 800481c:	605a      	str	r2, [r3, #4]
 800481e:	4401      	add	r1, r0
 8004820:	6019      	str	r1, [r3, #0]
 8004822:	e7d7      	b.n	80047d4 <_free_r+0x24>
 8004824:	d902      	bls.n	800482c <_free_r+0x7c>
 8004826:	230c      	movs	r3, #12
 8004828:	602b      	str	r3, [r5, #0]
 800482a:	e7d3      	b.n	80047d4 <_free_r+0x24>
 800482c:	6820      	ldr	r0, [r4, #0]
 800482e:	1821      	adds	r1, r4, r0
 8004830:	428a      	cmp	r2, r1
 8004832:	bf04      	itt	eq
 8004834:	6811      	ldreq	r1, [r2, #0]
 8004836:	6852      	ldreq	r2, [r2, #4]
 8004838:	6062      	str	r2, [r4, #4]
 800483a:	bf04      	itt	eq
 800483c:	1809      	addeq	r1, r1, r0
 800483e:	6021      	streq	r1, [r4, #0]
 8004840:	605c      	str	r4, [r3, #4]
 8004842:	e7c7      	b.n	80047d4 <_free_r+0x24>
 8004844:	bd38      	pop	{r3, r4, r5, pc}
 8004846:	bf00      	nop
 8004848:	200003ec 	.word	0x200003ec

0800484c <_malloc_r>:
 800484c:	b570      	push	{r4, r5, r6, lr}
 800484e:	1ccd      	adds	r5, r1, #3
 8004850:	f025 0503 	bic.w	r5, r5, #3
 8004854:	3508      	adds	r5, #8
 8004856:	2d0c      	cmp	r5, #12
 8004858:	bf38      	it	cc
 800485a:	250c      	movcc	r5, #12
 800485c:	2d00      	cmp	r5, #0
 800485e:	4606      	mov	r6, r0
 8004860:	db01      	blt.n	8004866 <_malloc_r+0x1a>
 8004862:	42a9      	cmp	r1, r5
 8004864:	d903      	bls.n	800486e <_malloc_r+0x22>
 8004866:	230c      	movs	r3, #12
 8004868:	6033      	str	r3, [r6, #0]
 800486a:	2000      	movs	r0, #0
 800486c:	bd70      	pop	{r4, r5, r6, pc}
 800486e:	f000 f9aa 	bl	8004bc6 <__malloc_lock>
 8004872:	4a23      	ldr	r2, [pc, #140]	; (8004900 <_malloc_r+0xb4>)
 8004874:	6814      	ldr	r4, [r2, #0]
 8004876:	4621      	mov	r1, r4
 8004878:	b991      	cbnz	r1, 80048a0 <_malloc_r+0x54>
 800487a:	4c22      	ldr	r4, [pc, #136]	; (8004904 <_malloc_r+0xb8>)
 800487c:	6823      	ldr	r3, [r4, #0]
 800487e:	b91b      	cbnz	r3, 8004888 <_malloc_r+0x3c>
 8004880:	4630      	mov	r0, r6
 8004882:	f000 f849 	bl	8004918 <_sbrk_r>
 8004886:	6020      	str	r0, [r4, #0]
 8004888:	4629      	mov	r1, r5
 800488a:	4630      	mov	r0, r6
 800488c:	f000 f844 	bl	8004918 <_sbrk_r>
 8004890:	1c43      	adds	r3, r0, #1
 8004892:	d126      	bne.n	80048e2 <_malloc_r+0x96>
 8004894:	230c      	movs	r3, #12
 8004896:	6033      	str	r3, [r6, #0]
 8004898:	4630      	mov	r0, r6
 800489a:	f000 f995 	bl	8004bc8 <__malloc_unlock>
 800489e:	e7e4      	b.n	800486a <_malloc_r+0x1e>
 80048a0:	680b      	ldr	r3, [r1, #0]
 80048a2:	1b5b      	subs	r3, r3, r5
 80048a4:	d41a      	bmi.n	80048dc <_malloc_r+0x90>
 80048a6:	2b0b      	cmp	r3, #11
 80048a8:	d90f      	bls.n	80048ca <_malloc_r+0x7e>
 80048aa:	600b      	str	r3, [r1, #0]
 80048ac:	50cd      	str	r5, [r1, r3]
 80048ae:	18cc      	adds	r4, r1, r3
 80048b0:	4630      	mov	r0, r6
 80048b2:	f000 f989 	bl	8004bc8 <__malloc_unlock>
 80048b6:	f104 000b 	add.w	r0, r4, #11
 80048ba:	1d23      	adds	r3, r4, #4
 80048bc:	f020 0007 	bic.w	r0, r0, #7
 80048c0:	1ac3      	subs	r3, r0, r3
 80048c2:	d01b      	beq.n	80048fc <_malloc_r+0xb0>
 80048c4:	425a      	negs	r2, r3
 80048c6:	50e2      	str	r2, [r4, r3]
 80048c8:	bd70      	pop	{r4, r5, r6, pc}
 80048ca:	428c      	cmp	r4, r1
 80048cc:	bf0d      	iteet	eq
 80048ce:	6863      	ldreq	r3, [r4, #4]
 80048d0:	684b      	ldrne	r3, [r1, #4]
 80048d2:	6063      	strne	r3, [r4, #4]
 80048d4:	6013      	streq	r3, [r2, #0]
 80048d6:	bf18      	it	ne
 80048d8:	460c      	movne	r4, r1
 80048da:	e7e9      	b.n	80048b0 <_malloc_r+0x64>
 80048dc:	460c      	mov	r4, r1
 80048de:	6849      	ldr	r1, [r1, #4]
 80048e0:	e7ca      	b.n	8004878 <_malloc_r+0x2c>
 80048e2:	1cc4      	adds	r4, r0, #3
 80048e4:	f024 0403 	bic.w	r4, r4, #3
 80048e8:	42a0      	cmp	r0, r4
 80048ea:	d005      	beq.n	80048f8 <_malloc_r+0xac>
 80048ec:	1a21      	subs	r1, r4, r0
 80048ee:	4630      	mov	r0, r6
 80048f0:	f000 f812 	bl	8004918 <_sbrk_r>
 80048f4:	3001      	adds	r0, #1
 80048f6:	d0cd      	beq.n	8004894 <_malloc_r+0x48>
 80048f8:	6025      	str	r5, [r4, #0]
 80048fa:	e7d9      	b.n	80048b0 <_malloc_r+0x64>
 80048fc:	bd70      	pop	{r4, r5, r6, pc}
 80048fe:	bf00      	nop
 8004900:	200003ec 	.word	0x200003ec
 8004904:	200003f0 	.word	0x200003f0

08004908 <realloc>:
 8004908:	4b02      	ldr	r3, [pc, #8]	; (8004914 <realloc+0xc>)
 800490a:	460a      	mov	r2, r1
 800490c:	4601      	mov	r1, r0
 800490e:	6818      	ldr	r0, [r3, #0]
 8004910:	f000 b95b 	b.w	8004bca <_realloc_r>
 8004914:	200001f4 	.word	0x200001f4

08004918 <_sbrk_r>:
 8004918:	b538      	push	{r3, r4, r5, lr}
 800491a:	4c06      	ldr	r4, [pc, #24]	; (8004934 <_sbrk_r+0x1c>)
 800491c:	2300      	movs	r3, #0
 800491e:	4605      	mov	r5, r0
 8004920:	4608      	mov	r0, r1
 8004922:	6023      	str	r3, [r4, #0]
 8004924:	f000 faa0 	bl	8004e68 <_sbrk>
 8004928:	1c43      	adds	r3, r0, #1
 800492a:	d102      	bne.n	8004932 <_sbrk_r+0x1a>
 800492c:	6823      	ldr	r3, [r4, #0]
 800492e:	b103      	cbz	r3, 8004932 <_sbrk_r+0x1a>
 8004930:	602b      	str	r3, [r5, #0]
 8004932:	bd38      	pop	{r3, r4, r5, pc}
 8004934:	20013168 	.word	0x20013168

08004938 <strdup>:
 8004938:	4b02      	ldr	r3, [pc, #8]	; (8004944 <strdup+0xc>)
 800493a:	4601      	mov	r1, r0
 800493c:	6818      	ldr	r0, [r3, #0]
 800493e:	f000 b803 	b.w	8004948 <_strdup_r>
 8004942:	bf00      	nop
 8004944:	200001f4 	.word	0x200001f4

08004948 <_strdup_r>:
 8004948:	b570      	push	{r4, r5, r6, lr}
 800494a:	4606      	mov	r6, r0
 800494c:	4608      	mov	r0, r1
 800494e:	460c      	mov	r4, r1
 8004950:	f7fb fc44 	bl	80001dc <strlen>
 8004954:	1c45      	adds	r5, r0, #1
 8004956:	4629      	mov	r1, r5
 8004958:	4630      	mov	r0, r6
 800495a:	f7ff ff77 	bl	800484c <_malloc_r>
 800495e:	4606      	mov	r6, r0
 8004960:	b118      	cbz	r0, 800496a <_strdup_r+0x22>
 8004962:	462a      	mov	r2, r5
 8004964:	4621      	mov	r1, r4
 8004966:	f000 f923 	bl	8004bb0 <memcpy>
 800496a:	4630      	mov	r0, r6
 800496c:	bd70      	pop	{r4, r5, r6, pc}

0800496e <strlwr>:
 800496e:	b570      	push	{r4, r5, r6, lr}
 8004970:	4606      	mov	r6, r0
 8004972:	4605      	mov	r5, r0
 8004974:	782c      	ldrb	r4, [r5, #0]
 8004976:	b90c      	cbnz	r4, 800497c <strlwr+0xe>
 8004978:	4630      	mov	r0, r6
 800497a:	bd70      	pop	{r4, r5, r6, pc}
 800497c:	f000 f8f8 	bl	8004b70 <__locale_ctype_ptr>
 8004980:	4420      	add	r0, r4
 8004982:	7843      	ldrb	r3, [r0, #1]
 8004984:	f003 0303 	and.w	r3, r3, #3
 8004988:	2b01      	cmp	r3, #1
 800498a:	bf08      	it	eq
 800498c:	3420      	addeq	r4, #32
 800498e:	f805 4b01 	strb.w	r4, [r5], #1
 8004992:	e7ef      	b.n	8004974 <strlwr+0x6>

08004994 <strtok>:
 8004994:	4b13      	ldr	r3, [pc, #76]	; (80049e4 <strtok+0x50>)
 8004996:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800499a:	681d      	ldr	r5, [r3, #0]
 800499c:	6dac      	ldr	r4, [r5, #88]	; 0x58
 800499e:	4606      	mov	r6, r0
 80049a0:	460f      	mov	r7, r1
 80049a2:	b9b4      	cbnz	r4, 80049d2 <strtok+0x3e>
 80049a4:	2050      	movs	r0, #80	; 0x50
 80049a6:	f7ff fef3 	bl	8004790 <malloc>
 80049aa:	65a8      	str	r0, [r5, #88]	; 0x58
 80049ac:	6004      	str	r4, [r0, #0]
 80049ae:	6044      	str	r4, [r0, #4]
 80049b0:	6084      	str	r4, [r0, #8]
 80049b2:	60c4      	str	r4, [r0, #12]
 80049b4:	6104      	str	r4, [r0, #16]
 80049b6:	6144      	str	r4, [r0, #20]
 80049b8:	6184      	str	r4, [r0, #24]
 80049ba:	6284      	str	r4, [r0, #40]	; 0x28
 80049bc:	62c4      	str	r4, [r0, #44]	; 0x2c
 80049be:	6304      	str	r4, [r0, #48]	; 0x30
 80049c0:	6344      	str	r4, [r0, #52]	; 0x34
 80049c2:	6384      	str	r4, [r0, #56]	; 0x38
 80049c4:	63c4      	str	r4, [r0, #60]	; 0x3c
 80049c6:	6404      	str	r4, [r0, #64]	; 0x40
 80049c8:	6444      	str	r4, [r0, #68]	; 0x44
 80049ca:	6484      	str	r4, [r0, #72]	; 0x48
 80049cc:	64c4      	str	r4, [r0, #76]	; 0x4c
 80049ce:	7704      	strb	r4, [r0, #28]
 80049d0:	6244      	str	r4, [r0, #36]	; 0x24
 80049d2:	6daa      	ldr	r2, [r5, #88]	; 0x58
 80049d4:	4639      	mov	r1, r7
 80049d6:	4630      	mov	r0, r6
 80049d8:	2301      	movs	r3, #1
 80049da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80049de:	f000 b803 	b.w	80049e8 <__strtok_r>
 80049e2:	bf00      	nop
 80049e4:	200001f4 	.word	0x200001f4

080049e8 <__strtok_r>:
 80049e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80049ea:	b918      	cbnz	r0, 80049f4 <__strtok_r+0xc>
 80049ec:	6810      	ldr	r0, [r2, #0]
 80049ee:	b908      	cbnz	r0, 80049f4 <__strtok_r+0xc>
 80049f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80049f2:	4620      	mov	r0, r4
 80049f4:	4604      	mov	r4, r0
 80049f6:	460f      	mov	r7, r1
 80049f8:	f814 5b01 	ldrb.w	r5, [r4], #1
 80049fc:	f817 6b01 	ldrb.w	r6, [r7], #1
 8004a00:	b91e      	cbnz	r6, 8004a0a <__strtok_r+0x22>
 8004a02:	b965      	cbnz	r5, 8004a1e <__strtok_r+0x36>
 8004a04:	6015      	str	r5, [r2, #0]
 8004a06:	4628      	mov	r0, r5
 8004a08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a0a:	42b5      	cmp	r5, r6
 8004a0c:	d1f6      	bne.n	80049fc <__strtok_r+0x14>
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d1ef      	bne.n	80049f2 <__strtok_r+0xa>
 8004a12:	6014      	str	r4, [r2, #0]
 8004a14:	7003      	strb	r3, [r0, #0]
 8004a16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a18:	461c      	mov	r4, r3
 8004a1a:	e00c      	b.n	8004a36 <__strtok_r+0x4e>
 8004a1c:	b915      	cbnz	r5, 8004a24 <__strtok_r+0x3c>
 8004a1e:	f814 3b01 	ldrb.w	r3, [r4], #1
 8004a22:	460e      	mov	r6, r1
 8004a24:	f816 5b01 	ldrb.w	r5, [r6], #1
 8004a28:	42ab      	cmp	r3, r5
 8004a2a:	d1f7      	bne.n	8004a1c <__strtok_r+0x34>
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d0f3      	beq.n	8004a18 <__strtok_r+0x30>
 8004a30:	2300      	movs	r3, #0
 8004a32:	f804 3c01 	strb.w	r3, [r4, #-1]
 8004a36:	6014      	str	r4, [r2, #0]
 8004a38:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004a3a <_strtol_l.isra.0>:
 8004a3a:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a3e:	4680      	mov	r8, r0
 8004a40:	4689      	mov	r9, r1
 8004a42:	4692      	mov	sl, r2
 8004a44:	461f      	mov	r7, r3
 8004a46:	468b      	mov	fp, r1
 8004a48:	465d      	mov	r5, fp
 8004a4a:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004a4c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004a50:	f000 f88a 	bl	8004b68 <__locale_ctype_ptr_l>
 8004a54:	4420      	add	r0, r4
 8004a56:	7846      	ldrb	r6, [r0, #1]
 8004a58:	f016 0608 	ands.w	r6, r6, #8
 8004a5c:	d10b      	bne.n	8004a76 <_strtol_l.isra.0+0x3c>
 8004a5e:	2c2d      	cmp	r4, #45	; 0x2d
 8004a60:	d10b      	bne.n	8004a7a <_strtol_l.isra.0+0x40>
 8004a62:	782c      	ldrb	r4, [r5, #0]
 8004a64:	2601      	movs	r6, #1
 8004a66:	f10b 0502 	add.w	r5, fp, #2
 8004a6a:	b167      	cbz	r7, 8004a86 <_strtol_l.isra.0+0x4c>
 8004a6c:	2f10      	cmp	r7, #16
 8004a6e:	d114      	bne.n	8004a9a <_strtol_l.isra.0+0x60>
 8004a70:	2c30      	cmp	r4, #48	; 0x30
 8004a72:	d00a      	beq.n	8004a8a <_strtol_l.isra.0+0x50>
 8004a74:	e011      	b.n	8004a9a <_strtol_l.isra.0+0x60>
 8004a76:	46ab      	mov	fp, r5
 8004a78:	e7e6      	b.n	8004a48 <_strtol_l.isra.0+0xe>
 8004a7a:	2c2b      	cmp	r4, #43	; 0x2b
 8004a7c:	bf04      	itt	eq
 8004a7e:	782c      	ldrbeq	r4, [r5, #0]
 8004a80:	f10b 0502 	addeq.w	r5, fp, #2
 8004a84:	e7f1      	b.n	8004a6a <_strtol_l.isra.0+0x30>
 8004a86:	2c30      	cmp	r4, #48	; 0x30
 8004a88:	d127      	bne.n	8004ada <_strtol_l.isra.0+0xa0>
 8004a8a:	782b      	ldrb	r3, [r5, #0]
 8004a8c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8004a90:	2b58      	cmp	r3, #88	; 0x58
 8004a92:	d14b      	bne.n	8004b2c <_strtol_l.isra.0+0xf2>
 8004a94:	786c      	ldrb	r4, [r5, #1]
 8004a96:	2710      	movs	r7, #16
 8004a98:	3502      	adds	r5, #2
 8004a9a:	2e00      	cmp	r6, #0
 8004a9c:	bf0c      	ite	eq
 8004a9e:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8004aa2:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	fbb1 fef7 	udiv	lr, r1, r7
 8004aac:	4610      	mov	r0, r2
 8004aae:	fb07 1c1e 	mls	ip, r7, lr, r1
 8004ab2:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8004ab6:	2b09      	cmp	r3, #9
 8004ab8:	d811      	bhi.n	8004ade <_strtol_l.isra.0+0xa4>
 8004aba:	461c      	mov	r4, r3
 8004abc:	42a7      	cmp	r7, r4
 8004abe:	dd1d      	ble.n	8004afc <_strtol_l.isra.0+0xc2>
 8004ac0:	1c53      	adds	r3, r2, #1
 8004ac2:	d007      	beq.n	8004ad4 <_strtol_l.isra.0+0x9a>
 8004ac4:	4586      	cmp	lr, r0
 8004ac6:	d316      	bcc.n	8004af6 <_strtol_l.isra.0+0xbc>
 8004ac8:	d101      	bne.n	8004ace <_strtol_l.isra.0+0x94>
 8004aca:	45a4      	cmp	ip, r4
 8004acc:	db13      	blt.n	8004af6 <_strtol_l.isra.0+0xbc>
 8004ace:	fb00 4007 	mla	r0, r0, r7, r4
 8004ad2:	2201      	movs	r2, #1
 8004ad4:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004ad8:	e7eb      	b.n	8004ab2 <_strtol_l.isra.0+0x78>
 8004ada:	270a      	movs	r7, #10
 8004adc:	e7dd      	b.n	8004a9a <_strtol_l.isra.0+0x60>
 8004ade:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8004ae2:	2b19      	cmp	r3, #25
 8004ae4:	d801      	bhi.n	8004aea <_strtol_l.isra.0+0xb0>
 8004ae6:	3c37      	subs	r4, #55	; 0x37
 8004ae8:	e7e8      	b.n	8004abc <_strtol_l.isra.0+0x82>
 8004aea:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8004aee:	2b19      	cmp	r3, #25
 8004af0:	d804      	bhi.n	8004afc <_strtol_l.isra.0+0xc2>
 8004af2:	3c57      	subs	r4, #87	; 0x57
 8004af4:	e7e2      	b.n	8004abc <_strtol_l.isra.0+0x82>
 8004af6:	f04f 32ff 	mov.w	r2, #4294967295
 8004afa:	e7eb      	b.n	8004ad4 <_strtol_l.isra.0+0x9a>
 8004afc:	1c53      	adds	r3, r2, #1
 8004afe:	d108      	bne.n	8004b12 <_strtol_l.isra.0+0xd8>
 8004b00:	2322      	movs	r3, #34	; 0x22
 8004b02:	f8c8 3000 	str.w	r3, [r8]
 8004b06:	4608      	mov	r0, r1
 8004b08:	f1ba 0f00 	cmp.w	sl, #0
 8004b0c:	d107      	bne.n	8004b1e <_strtol_l.isra.0+0xe4>
 8004b0e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b12:	b106      	cbz	r6, 8004b16 <_strtol_l.isra.0+0xdc>
 8004b14:	4240      	negs	r0, r0
 8004b16:	f1ba 0f00 	cmp.w	sl, #0
 8004b1a:	d00c      	beq.n	8004b36 <_strtol_l.isra.0+0xfc>
 8004b1c:	b122      	cbz	r2, 8004b28 <_strtol_l.isra.0+0xee>
 8004b1e:	3d01      	subs	r5, #1
 8004b20:	f8ca 5000 	str.w	r5, [sl]
 8004b24:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b28:	464d      	mov	r5, r9
 8004b2a:	e7f9      	b.n	8004b20 <_strtol_l.isra.0+0xe6>
 8004b2c:	2430      	movs	r4, #48	; 0x30
 8004b2e:	2f00      	cmp	r7, #0
 8004b30:	d1b3      	bne.n	8004a9a <_strtol_l.isra.0+0x60>
 8004b32:	2708      	movs	r7, #8
 8004b34:	e7b1      	b.n	8004a9a <_strtol_l.isra.0+0x60>
 8004b36:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08004b3c <strtol>:
 8004b3c:	4b08      	ldr	r3, [pc, #32]	; (8004b60 <strtol+0x24>)
 8004b3e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004b40:	681c      	ldr	r4, [r3, #0]
 8004b42:	4d08      	ldr	r5, [pc, #32]	; (8004b64 <strtol+0x28>)
 8004b44:	6a23      	ldr	r3, [r4, #32]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	bf08      	it	eq
 8004b4a:	462b      	moveq	r3, r5
 8004b4c:	9300      	str	r3, [sp, #0]
 8004b4e:	4613      	mov	r3, r2
 8004b50:	460a      	mov	r2, r1
 8004b52:	4601      	mov	r1, r0
 8004b54:	4620      	mov	r0, r4
 8004b56:	f7ff ff70 	bl	8004a3a <_strtol_l.isra.0>
 8004b5a:	b003      	add	sp, #12
 8004b5c:	bd30      	pop	{r4, r5, pc}
 8004b5e:	bf00      	nop
 8004b60:	200001f4 	.word	0x200001f4
 8004b64:	20000258 	.word	0x20000258

08004b68 <__locale_ctype_ptr_l>:
 8004b68:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8004b6c:	4770      	bx	lr
	...

08004b70 <__locale_ctype_ptr>:
 8004b70:	4b04      	ldr	r3, [pc, #16]	; (8004b84 <__locale_ctype_ptr+0x14>)
 8004b72:	4a05      	ldr	r2, [pc, #20]	; (8004b88 <__locale_ctype_ptr+0x18>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	6a1b      	ldr	r3, [r3, #32]
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	bf08      	it	eq
 8004b7c:	4613      	moveq	r3, r2
 8004b7e:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 8004b82:	4770      	bx	lr
 8004b84:	200001f4 	.word	0x200001f4
 8004b88:	20000258 	.word	0x20000258

08004b8c <__ascii_mbtowc>:
 8004b8c:	b082      	sub	sp, #8
 8004b8e:	b901      	cbnz	r1, 8004b92 <__ascii_mbtowc+0x6>
 8004b90:	a901      	add	r1, sp, #4
 8004b92:	b142      	cbz	r2, 8004ba6 <__ascii_mbtowc+0x1a>
 8004b94:	b14b      	cbz	r3, 8004baa <__ascii_mbtowc+0x1e>
 8004b96:	7813      	ldrb	r3, [r2, #0]
 8004b98:	600b      	str	r3, [r1, #0]
 8004b9a:	7812      	ldrb	r2, [r2, #0]
 8004b9c:	1c10      	adds	r0, r2, #0
 8004b9e:	bf18      	it	ne
 8004ba0:	2001      	movne	r0, #1
 8004ba2:	b002      	add	sp, #8
 8004ba4:	4770      	bx	lr
 8004ba6:	4610      	mov	r0, r2
 8004ba8:	e7fb      	b.n	8004ba2 <__ascii_mbtowc+0x16>
 8004baa:	f06f 0001 	mvn.w	r0, #1
 8004bae:	e7f8      	b.n	8004ba2 <__ascii_mbtowc+0x16>

08004bb0 <memcpy>:
 8004bb0:	b510      	push	{r4, lr}
 8004bb2:	1e43      	subs	r3, r0, #1
 8004bb4:	440a      	add	r2, r1
 8004bb6:	4291      	cmp	r1, r2
 8004bb8:	d100      	bne.n	8004bbc <memcpy+0xc>
 8004bba:	bd10      	pop	{r4, pc}
 8004bbc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004bc0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004bc4:	e7f7      	b.n	8004bb6 <memcpy+0x6>

08004bc6 <__malloc_lock>:
 8004bc6:	4770      	bx	lr

08004bc8 <__malloc_unlock>:
 8004bc8:	4770      	bx	lr

08004bca <_realloc_r>:
 8004bca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bcc:	4607      	mov	r7, r0
 8004bce:	4614      	mov	r4, r2
 8004bd0:	460e      	mov	r6, r1
 8004bd2:	b921      	cbnz	r1, 8004bde <_realloc_r+0x14>
 8004bd4:	4611      	mov	r1, r2
 8004bd6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004bda:	f7ff be37 	b.w	800484c <_malloc_r>
 8004bde:	b922      	cbnz	r2, 8004bea <_realloc_r+0x20>
 8004be0:	f7ff fde6 	bl	80047b0 <_free_r>
 8004be4:	4625      	mov	r5, r4
 8004be6:	4628      	mov	r0, r5
 8004be8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004bea:	f000 f821 	bl	8004c30 <_malloc_usable_size_r>
 8004bee:	4284      	cmp	r4, r0
 8004bf0:	d90f      	bls.n	8004c12 <_realloc_r+0x48>
 8004bf2:	4621      	mov	r1, r4
 8004bf4:	4638      	mov	r0, r7
 8004bf6:	f7ff fe29 	bl	800484c <_malloc_r>
 8004bfa:	4605      	mov	r5, r0
 8004bfc:	2800      	cmp	r0, #0
 8004bfe:	d0f2      	beq.n	8004be6 <_realloc_r+0x1c>
 8004c00:	4631      	mov	r1, r6
 8004c02:	4622      	mov	r2, r4
 8004c04:	f7ff ffd4 	bl	8004bb0 <memcpy>
 8004c08:	4631      	mov	r1, r6
 8004c0a:	4638      	mov	r0, r7
 8004c0c:	f7ff fdd0 	bl	80047b0 <_free_r>
 8004c10:	e7e9      	b.n	8004be6 <_realloc_r+0x1c>
 8004c12:	4635      	mov	r5, r6
 8004c14:	e7e7      	b.n	8004be6 <_realloc_r+0x1c>

08004c16 <__ascii_wctomb>:
 8004c16:	b149      	cbz	r1, 8004c2c <__ascii_wctomb+0x16>
 8004c18:	2aff      	cmp	r2, #255	; 0xff
 8004c1a:	bf85      	ittet	hi
 8004c1c:	238a      	movhi	r3, #138	; 0x8a
 8004c1e:	6003      	strhi	r3, [r0, #0]
 8004c20:	700a      	strbls	r2, [r1, #0]
 8004c22:	f04f 30ff 	movhi.w	r0, #4294967295
 8004c26:	bf98      	it	ls
 8004c28:	2001      	movls	r0, #1
 8004c2a:	4770      	bx	lr
 8004c2c:	4608      	mov	r0, r1
 8004c2e:	4770      	bx	lr

08004c30 <_malloc_usable_size_r>:
 8004c30:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8004c34:	2800      	cmp	r0, #0
 8004c36:	f1a0 0004 	sub.w	r0, r0, #4
 8004c3a:	bfbc      	itt	lt
 8004c3c:	580b      	ldrlt	r3, [r1, r0]
 8004c3e:	18c0      	addlt	r0, r0, r3
 8004c40:	4770      	bx	lr
	...

08004c44 <sqrt>:
 8004c44:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004c48:	ed2d 8b02 	vpush	{d8}
 8004c4c:	b08b      	sub	sp, #44	; 0x2c
 8004c4e:	ec55 4b10 	vmov	r4, r5, d0
 8004c52:	f000 f851 	bl	8004cf8 <__ieee754_sqrt>
 8004c56:	4b26      	ldr	r3, [pc, #152]	; (8004cf0 <sqrt+0xac>)
 8004c58:	eeb0 8a40 	vmov.f32	s16, s0
 8004c5c:	eef0 8a60 	vmov.f32	s17, s1
 8004c60:	f993 6000 	ldrsb.w	r6, [r3]
 8004c64:	1c73      	adds	r3, r6, #1
 8004c66:	d02a      	beq.n	8004cbe <sqrt+0x7a>
 8004c68:	4622      	mov	r2, r4
 8004c6a:	462b      	mov	r3, r5
 8004c6c:	4620      	mov	r0, r4
 8004c6e:	4629      	mov	r1, r5
 8004c70:	f7fb ff0e 	bl	8000a90 <__aeabi_dcmpun>
 8004c74:	4607      	mov	r7, r0
 8004c76:	bb10      	cbnz	r0, 8004cbe <sqrt+0x7a>
 8004c78:	f04f 0800 	mov.w	r8, #0
 8004c7c:	f04f 0900 	mov.w	r9, #0
 8004c80:	4642      	mov	r2, r8
 8004c82:	464b      	mov	r3, r9
 8004c84:	4620      	mov	r0, r4
 8004c86:	4629      	mov	r1, r5
 8004c88:	f7fb feda 	bl	8000a40 <__aeabi_dcmplt>
 8004c8c:	b1b8      	cbz	r0, 8004cbe <sqrt+0x7a>
 8004c8e:	2301      	movs	r3, #1
 8004c90:	9300      	str	r3, [sp, #0]
 8004c92:	4b18      	ldr	r3, [pc, #96]	; (8004cf4 <sqrt+0xb0>)
 8004c94:	9301      	str	r3, [sp, #4]
 8004c96:	9708      	str	r7, [sp, #32]
 8004c98:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8004c9c:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8004ca0:	b9b6      	cbnz	r6, 8004cd0 <sqrt+0x8c>
 8004ca2:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8004ca6:	4668      	mov	r0, sp
 8004ca8:	f000 f8d6 	bl	8004e58 <matherr>
 8004cac:	b1d0      	cbz	r0, 8004ce4 <sqrt+0xa0>
 8004cae:	9b08      	ldr	r3, [sp, #32]
 8004cb0:	b11b      	cbz	r3, 8004cba <sqrt+0x76>
 8004cb2:	f000 f8d3 	bl	8004e5c <__errno>
 8004cb6:	9b08      	ldr	r3, [sp, #32]
 8004cb8:	6003      	str	r3, [r0, #0]
 8004cba:	ed9d 8b06 	vldr	d8, [sp, #24]
 8004cbe:	eeb0 0a48 	vmov.f32	s0, s16
 8004cc2:	eef0 0a68 	vmov.f32	s1, s17
 8004cc6:	b00b      	add	sp, #44	; 0x2c
 8004cc8:	ecbd 8b02 	vpop	{d8}
 8004ccc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004cd0:	4642      	mov	r2, r8
 8004cd2:	464b      	mov	r3, r9
 8004cd4:	4640      	mov	r0, r8
 8004cd6:	4649      	mov	r1, r9
 8004cd8:	f7fb fd6a 	bl	80007b0 <__aeabi_ddiv>
 8004cdc:	2e02      	cmp	r6, #2
 8004cde:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004ce2:	d1e0      	bne.n	8004ca6 <sqrt+0x62>
 8004ce4:	f000 f8ba 	bl	8004e5c <__errno>
 8004ce8:	2321      	movs	r3, #33	; 0x21
 8004cea:	6003      	str	r3, [r0, #0]
 8004cec:	e7df      	b.n	8004cae <sqrt+0x6a>
 8004cee:	bf00      	nop
 8004cf0:	200003c4 	.word	0x200003c4
 8004cf4:	0800994b 	.word	0x0800994b

08004cf8 <__ieee754_sqrt>:
 8004cf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004cfc:	ec55 4b10 	vmov	r4, r5, d0
 8004d00:	4e54      	ldr	r6, [pc, #336]	; (8004e54 <__ieee754_sqrt+0x15c>)
 8004d02:	43ae      	bics	r6, r5
 8004d04:	ee10 0a10 	vmov	r0, s0
 8004d08:	462b      	mov	r3, r5
 8004d0a:	462a      	mov	r2, r5
 8004d0c:	4621      	mov	r1, r4
 8004d0e:	d113      	bne.n	8004d38 <__ieee754_sqrt+0x40>
 8004d10:	ee10 2a10 	vmov	r2, s0
 8004d14:	462b      	mov	r3, r5
 8004d16:	ee10 0a10 	vmov	r0, s0
 8004d1a:	4629      	mov	r1, r5
 8004d1c:	f7fb fc1e 	bl	800055c <__aeabi_dmul>
 8004d20:	4602      	mov	r2, r0
 8004d22:	460b      	mov	r3, r1
 8004d24:	4620      	mov	r0, r4
 8004d26:	4629      	mov	r1, r5
 8004d28:	f7fb fa66 	bl	80001f8 <__adddf3>
 8004d2c:	4604      	mov	r4, r0
 8004d2e:	460d      	mov	r5, r1
 8004d30:	ec45 4b10 	vmov	d0, r4, r5
 8004d34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004d38:	2d00      	cmp	r5, #0
 8004d3a:	dc10      	bgt.n	8004d5e <__ieee754_sqrt+0x66>
 8004d3c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8004d40:	4330      	orrs	r0, r6
 8004d42:	d0f5      	beq.n	8004d30 <__ieee754_sqrt+0x38>
 8004d44:	b15d      	cbz	r5, 8004d5e <__ieee754_sqrt+0x66>
 8004d46:	ee10 2a10 	vmov	r2, s0
 8004d4a:	462b      	mov	r3, r5
 8004d4c:	4620      	mov	r0, r4
 8004d4e:	4629      	mov	r1, r5
 8004d50:	f7fb fa50 	bl	80001f4 <__aeabi_dsub>
 8004d54:	4602      	mov	r2, r0
 8004d56:	460b      	mov	r3, r1
 8004d58:	f7fb fd2a 	bl	80007b0 <__aeabi_ddiv>
 8004d5c:	e7e6      	b.n	8004d2c <__ieee754_sqrt+0x34>
 8004d5e:	151b      	asrs	r3, r3, #20
 8004d60:	d10c      	bne.n	8004d7c <__ieee754_sqrt+0x84>
 8004d62:	2a00      	cmp	r2, #0
 8004d64:	d06d      	beq.n	8004e42 <__ieee754_sqrt+0x14a>
 8004d66:	2000      	movs	r0, #0
 8004d68:	02d6      	lsls	r6, r2, #11
 8004d6a:	d56e      	bpl.n	8004e4a <__ieee754_sqrt+0x152>
 8004d6c:	1e44      	subs	r4, r0, #1
 8004d6e:	1b1b      	subs	r3, r3, r4
 8004d70:	f1c0 0420 	rsb	r4, r0, #32
 8004d74:	fa21 f404 	lsr.w	r4, r1, r4
 8004d78:	4322      	orrs	r2, r4
 8004d7a:	4081      	lsls	r1, r0
 8004d7c:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8004d80:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8004d84:	07dd      	lsls	r5, r3, #31
 8004d86:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8004d8a:	bf42      	ittt	mi
 8004d8c:	0052      	lslmi	r2, r2, #1
 8004d8e:	eb02 72d1 	addmi.w	r2, r2, r1, lsr #31
 8004d92:	0049      	lslmi	r1, r1, #1
 8004d94:	1058      	asrs	r0, r3, #1
 8004d96:	2500      	movs	r5, #0
 8004d98:	eb02 73d1 	add.w	r3, r2, r1, lsr #31
 8004d9c:	441a      	add	r2, r3
 8004d9e:	0049      	lsls	r1, r1, #1
 8004da0:	2316      	movs	r3, #22
 8004da2:	462c      	mov	r4, r5
 8004da4:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8004da8:	19a7      	adds	r7, r4, r6
 8004daa:	4297      	cmp	r7, r2
 8004dac:	bfde      	ittt	le
 8004dae:	1bd2      	suble	r2, r2, r7
 8004db0:	19bc      	addle	r4, r7, r6
 8004db2:	19ad      	addle	r5, r5, r6
 8004db4:	0052      	lsls	r2, r2, #1
 8004db6:	3b01      	subs	r3, #1
 8004db8:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8004dbc:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8004dc0:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8004dc4:	d1f0      	bne.n	8004da8 <__ieee754_sqrt+0xb0>
 8004dc6:	f04f 0e20 	mov.w	lr, #32
 8004dca:	469c      	mov	ip, r3
 8004dcc:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8004dd0:	42a2      	cmp	r2, r4
 8004dd2:	eb06 070c 	add.w	r7, r6, ip
 8004dd6:	dc02      	bgt.n	8004dde <__ieee754_sqrt+0xe6>
 8004dd8:	d112      	bne.n	8004e00 <__ieee754_sqrt+0x108>
 8004dda:	428f      	cmp	r7, r1
 8004ddc:	d810      	bhi.n	8004e00 <__ieee754_sqrt+0x108>
 8004dde:	2f00      	cmp	r7, #0
 8004de0:	eb07 0c06 	add.w	ip, r7, r6
 8004de4:	da34      	bge.n	8004e50 <__ieee754_sqrt+0x158>
 8004de6:	f1bc 0f00 	cmp.w	ip, #0
 8004dea:	db31      	blt.n	8004e50 <__ieee754_sqrt+0x158>
 8004dec:	f104 0801 	add.w	r8, r4, #1
 8004df0:	1b12      	subs	r2, r2, r4
 8004df2:	428f      	cmp	r7, r1
 8004df4:	bf88      	it	hi
 8004df6:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8004dfa:	1bc9      	subs	r1, r1, r7
 8004dfc:	4433      	add	r3, r6
 8004dfe:	4644      	mov	r4, r8
 8004e00:	eb02 77d1 	add.w	r7, r2, r1, lsr #31
 8004e04:	f1be 0e01 	subs.w	lr, lr, #1
 8004e08:	443a      	add	r2, r7
 8004e0a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8004e0e:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8004e12:	d1dd      	bne.n	8004dd0 <__ieee754_sqrt+0xd8>
 8004e14:	430a      	orrs	r2, r1
 8004e16:	d006      	beq.n	8004e26 <__ieee754_sqrt+0x12e>
 8004e18:	1c5c      	adds	r4, r3, #1
 8004e1a:	bf13      	iteet	ne
 8004e1c:	3301      	addne	r3, #1
 8004e1e:	3501      	addeq	r5, #1
 8004e20:	4673      	moveq	r3, lr
 8004e22:	f023 0301 	bicne.w	r3, r3, #1
 8004e26:	106a      	asrs	r2, r5, #1
 8004e28:	085b      	lsrs	r3, r3, #1
 8004e2a:	07e9      	lsls	r1, r5, #31
 8004e2c:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8004e30:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8004e34:	bf48      	it	mi
 8004e36:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8004e3a:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8004e3e:	461c      	mov	r4, r3
 8004e40:	e776      	b.n	8004d30 <__ieee754_sqrt+0x38>
 8004e42:	0aca      	lsrs	r2, r1, #11
 8004e44:	3b15      	subs	r3, #21
 8004e46:	0549      	lsls	r1, r1, #21
 8004e48:	e78b      	b.n	8004d62 <__ieee754_sqrt+0x6a>
 8004e4a:	0052      	lsls	r2, r2, #1
 8004e4c:	3001      	adds	r0, #1
 8004e4e:	e78b      	b.n	8004d68 <__ieee754_sqrt+0x70>
 8004e50:	46a0      	mov	r8, r4
 8004e52:	e7cd      	b.n	8004df0 <__ieee754_sqrt+0xf8>
 8004e54:	7ff00000 	.word	0x7ff00000

08004e58 <matherr>:
 8004e58:	2000      	movs	r0, #0
 8004e5a:	4770      	bx	lr

08004e5c <__errno>:
 8004e5c:	4b01      	ldr	r3, [pc, #4]	; (8004e64 <__errno+0x8>)
 8004e5e:	6818      	ldr	r0, [r3, #0]
 8004e60:	4770      	bx	lr
 8004e62:	bf00      	nop
 8004e64:	200001f4 	.word	0x200001f4

08004e68 <_sbrk>:
 8004e68:	4b04      	ldr	r3, [pc, #16]	; (8004e7c <_sbrk+0x14>)
 8004e6a:	6819      	ldr	r1, [r3, #0]
 8004e6c:	4602      	mov	r2, r0
 8004e6e:	b909      	cbnz	r1, 8004e74 <_sbrk+0xc>
 8004e70:	4903      	ldr	r1, [pc, #12]	; (8004e80 <_sbrk+0x18>)
 8004e72:	6019      	str	r1, [r3, #0]
 8004e74:	6818      	ldr	r0, [r3, #0]
 8004e76:	4402      	add	r2, r0
 8004e78:	601a      	str	r2, [r3, #0]
 8004e7a:	4770      	bx	lr
 8004e7c:	200003f4 	.word	0x200003f4
 8004e80:	2001316c 	.word	0x2001316c

08004e84 <_init>:
 8004e84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e86:	bf00      	nop
 8004e88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e8a:	bc08      	pop	{r3}
 8004e8c:	469e      	mov	lr, r3
 8004e8e:	4770      	bx	lr

08004e90 <_fini>:
 8004e90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e92:	bf00      	nop
 8004e94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e96:	bc08      	pop	{r3}
 8004e98:	469e      	mov	lr, r3
 8004e9a:	4770      	bx	lr
