{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 14 14:49:05 2021 " "Info: Processing started: Sun Nov 14 14:49:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dizhifasheng.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dizhifasheng.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dizhifasheng-B " "Info: Found design unit 1: dizhifasheng-B" {  } { { "dizhifasheng.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/dizhifasheng.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dizhifasheng " "Info: Found entity 1: dizhifasheng" {  } { { "dizhifasheng.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/dizhifasheng.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fanyi.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fanyi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fanyi-aa " "Info: Found design unit 1: fanyi-aa" {  } { { "fanyi.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/fanyi.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fanyi " "Info: Found entity 1: fanyi" {  } { { "fanyi.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/fanyi.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m8hz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file m8hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m8hz-A " "Info: Found design unit 1: m8hz-A" {  } { { "m8hz.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/m8hz.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 m8hz " "Info: Found entity 1: m8hz" {  } { { "m8hz.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/m8hz.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_jianpu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rom_jianpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_jianpu-SYN " "Info: Found design unit 1: rom_jianpu-SYN" {  } { { "rom_jianpu.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/rom_jianpu.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rom_jianpu " "Info: Found entity 1: rom_jianpu" {  } { { "rom_jianpu.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/rom_jianpu.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shukongfenpin.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file shukongfenpin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shukongfenpin-a " "Info: Found design unit 1: shukongfenpin-a" {  } { { "shukongfenpin.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/shukongfenpin.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shukongfenpin " "Info: Found entity 1: shukongfenpin" {  } { { "shukongfenpin.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/shukongfenpin.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-B " "Info: Found design unit 1: top-B" {  } { { "top.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/top.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 top " "Info: Found entity 1: top" {  } { { "top.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/top.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xuanqu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file xuanqu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xuanqu-B " "Info: Found design unit 1: xuanqu-B" {  } { { "xuanqu.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/xuanqu.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 xuanqu " "Info: Found entity 1: xuanqu" {  } { { "xuanqu.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/xuanqu.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Info: Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m8hz m8hz:U1 " "Info: Elaborating entity \"m8hz\" for hierarchy \"m8hz:U1\"" {  } { { "top.vhd" "U1" { Text "F:/EDA课程设计/LK1113 - 初版/top.vhd" 56 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "co2 m8hz.vhd(29) " "Warning (10492): VHDL Process Statement warning at m8hz.vhd(29): signal \"co2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "m8hz.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/m8hz.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_jianpu rom_jianpu:U2 " "Info: Elaborating entity \"rom_jianpu\" for hierarchy \"rom_jianpu:U2\"" {  } { { "top.vhd" "U2" { Text "F:/EDA课程设计/LK1113 - 初版/top.vhd" 57 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_jianpu:U2\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"rom_jianpu:U2\|altsyncram:altsyncram_component\"" {  } { { "rom_jianpu.vhd" "altsyncram_component" { Text "F:/EDA课程设计/LK1113 - 初版/rom_jianpu.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_jianpu:U2\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"rom_jianpu:U2\|altsyncram:altsyncram_component\"" {  } { { "rom_jianpu.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/rom_jianpu.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_jianpu:U2\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"rom_jianpu:U2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom_jianpu.mif " "Info: Parameter \"init_file\" = \"rom_jianpu.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 583 " "Info: Parameter \"numwords_a\" = \"583\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Info: Parameter \"width_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rom_jianpu.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/rom_jianpu.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ii71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ii71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ii71 " "Info: Found entity 1: altsyncram_ii71" {  } { { "db/altsyncram_ii71.tdf" "" { Text "F:/EDA课程设计/LK1113 - 初版/db/altsyncram_ii71.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ii71 rom_jianpu:U2\|altsyncram:altsyncram_component\|altsyncram_ii71:auto_generated " "Info: Elaborating entity \"altsyncram_ii71\" for hierarchy \"rom_jianpu:U2\|altsyncram:altsyncram_component\|altsyncram_ii71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus ii 9.0/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fanyi fanyi:U3 " "Info: Elaborating entity \"fanyi\" for hierarchy \"fanyi:U3\"" {  } { { "top.vhd" "U3" { Text "F:/EDA课程设计/LK1113 - 初版/top.vhd" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shukongfenpin shukongfenpin:U4 " "Info: Elaborating entity \"shukongfenpin\" for hierarchy \"shukongfenpin:U4\"" {  } { { "top.vhd" "U4" { Text "F:/EDA课程设计/LK1113 - 初版/top.vhd" 59 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "co2 shukongfenpin.vhd(30) " "Warning (10492): VHDL Process Statement warning at shukongfenpin.vhd(30): signal \"co2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shukongfenpin.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/shukongfenpin.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xuanqu xuanqu:U5 " "Info: Elaborating entity \"xuanqu\" for hierarchy \"xuanqu:U5\"" {  } { { "top.vhd" "U5" { Text "F:/EDA课程设计/LK1113 - 初版/top.vhd" 60 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a xuanqu.vhd(94) " "Warning (10492): VHDL Process Statement warning at xuanqu.vhd(94): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xuanqu.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/xuanqu.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a xuanqu.vhd(101) " "Warning (10492): VHDL Process Statement warning at xuanqu.vhd(101): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xuanqu.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/xuanqu.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a xuanqu.vhd(111) " "Warning (10492): VHDL Process Statement warning at xuanqu.vhd(111): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xuanqu.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/xuanqu.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dizhifasheng dizhifasheng:U6 " "Info: Elaborating entity \"dizhifasheng\" for hierarchy \"dizhifasheng:U6\"" {  } { { "top.vhd" "U6" { Text "F:/EDA课程设计/LK1113 - 初版/top.vhd" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add dizhifasheng.vhd(21) " "Warning (10492): VHDL Process Statement warning at dizhifasheng.vhd(21): signal \"add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dizhifasheng.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/dizhifasheng.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add dizhifasheng.vhd(22) " "Warning (10492): VHDL Process Statement warning at dizhifasheng.vhd(22): signal \"add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dizhifasheng.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/dizhifasheng.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add dizhifasheng.vhd(23) " "Warning (10492): VHDL Process Statement warning at dizhifasheng.vhd(23): signal \"add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dizhifasheng.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/dizhifasheng.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add dizhifasheng.vhd(24) " "Warning (10492): VHDL Process Statement warning at dizhifasheng.vhd(24): signal \"add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dizhifasheng.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/dizhifasheng.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter dizhifasheng.vhd(39) " "Warning (10492): VHDL Process Statement warning at dizhifasheng.vhd(39): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dizhifasheng.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/dizhifasheng.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter1 dizhifasheng.vhd(39) " "Warning (10492): VHDL Process Statement warning at dizhifasheng.vhd(39): signal \"counter1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dizhifasheng.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/dizhifasheng.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "counter dizhifasheng.vhd(19) " "Warning (10631): VHDL Process Statement warning at dizhifasheng.vhd(19): inferring latch(es) for signal or variable \"counter\", which holds its previous value in one or more paths through the process" {  } { { "dizhifasheng.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/dizhifasheng.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[0\] dizhifasheng.vhd(19) " "Info (10041): Inferred latch for \"counter\[0\]\" at dizhifasheng.vhd(19)" {  } { { "dizhifasheng.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/dizhifasheng.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[1\] dizhifasheng.vhd(19) " "Info (10041): Inferred latch for \"counter\[1\]\" at dizhifasheng.vhd(19)" {  } { { "dizhifasheng.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/dizhifasheng.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[2\] dizhifasheng.vhd(19) " "Info (10041): Inferred latch for \"counter\[2\]\" at dizhifasheng.vhd(19)" {  } { { "dizhifasheng.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/dizhifasheng.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[3\] dizhifasheng.vhd(19) " "Info (10041): Inferred latch for \"counter\[3\]\" at dizhifasheng.vhd(19)" {  } { { "dizhifasheng.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/dizhifasheng.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[4\] dizhifasheng.vhd(19) " "Info (10041): Inferred latch for \"counter\[4\]\" at dizhifasheng.vhd(19)" {  } { { "dizhifasheng.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/dizhifasheng.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[5\] dizhifasheng.vhd(19) " "Info (10041): Inferred latch for \"counter\[5\]\" at dizhifasheng.vhd(19)" {  } { { "dizhifasheng.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/dizhifasheng.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[6\] dizhifasheng.vhd(19) " "Info (10041): Inferred latch for \"counter\[6\]\" at dizhifasheng.vhd(19)" {  } { { "dizhifasheng.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/dizhifasheng.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[7\] dizhifasheng.vhd(19) " "Info (10041): Inferred latch for \"counter\[7\]\" at dizhifasheng.vhd(19)" {  } { { "dizhifasheng.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/dizhifasheng.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[8\] dizhifasheng.vhd(19) " "Info (10041): Inferred latch for \"counter\[8\]\" at dizhifasheng.vhd(19)" {  } { { "dizhifasheng.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/dizhifasheng.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[9\] dizhifasheng.vhd(19) " "Info (10041): Inferred latch for \"counter\[9\]\" at dizhifasheng.vhd(19)" {  } { { "dizhifasheng.vhd" "" { Text "F:/EDA课程设计/LK1113 - 初版/dizhifasheng.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "219 " "Info: Implemented 219 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "207 " "Info: Implemented 207 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Info: Implemented 4 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "256 " "Info: Peak virtual memory: 256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 14 14:49:06 2021 " "Info: Processing ended: Sun Nov 14 14:49:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
