//==============================================================================
//
// The code is generated by Intel Compiler for SystemC, version 1.3.7
// see more information at https://github.com/intel/systemc-compiler
//
//==============================================================================

//==============================================================================
//
// Module: B_top ()
//
module B_top // "b_mod"
(
    input logic clk
);

// SystemC signals
logic signed [31:0] a;
logic signed [31:0] c;
logic signed [31:0] ya;
logic signed [31:0] yc;


//------------------------------------------------------------------------------

A x
(
  .clk(clk),
  .a(a),
  .c(c)
);

A0 y
(
  .clk(clk),
  .a(ya),
  .c(yc)
);

endmodule



//==============================================================================
//
// Module: A (test_seq_sc_meth.cpp:36:5)
//
module A // "b_mod.x"
(
    input logic clk,
    input logic signed [31:0] a,
    output logic signed [31:0] c
);

// SystemC signals
logic sync_rst;

//------------------------------------------------------------------------------
// Method process: dff (test_seq_sc_meth.cpp:17:6) 

always_comb 
begin : dff     // test_seq_sc_meth.cpp:17:6
    if (sync_rst == 0)
    begin
        c = 0;
    end else begin
        c = a;
    end
end

endmodule



//==============================================================================
//
// Module: A0 (test_seq_sc_meth.cpp:37:5)
//
module A0 // "b_mod.y"
(
    input logic clk,
    input logic signed [31:0] a,
    output logic signed [31:0] c
);

// SystemC signals
logic sync_rst;

//------------------------------------------------------------------------------
// Method process: dff (test_seq_sc_meth.cpp:17:6) 

always_comb 
begin : dff     // test_seq_sc_meth.cpp:17:6
    if (sync_rst == 0)
    begin
        c = 0;
    end else begin
        c = a;
    end
end

endmodule


