#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x124f93700 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x124f83880 .scope module, "tb_e2e_inference" "tb_e2e_inference" 3 15;
 .timescale -9 -12;
P_0x124f04f30 .param/l "CLK" 0 3 17, +C4<00000000000000000000000000001010>;
P_0x124f04f70 .param/l "OP_HALT" 1 3 70, C4<11111111>;
P_0x124f04fb0 .param/l "OP_SYNC" 1 3 69, C4<00000100>;
P_0x124f04ff0 .param/l "OP_TENSOR" 1 3 67, C4<00000001>;
P_0x124f05030 .param/l "OP_VECTOR" 1 3 68, C4<00000010>;
P_0x124f05070 .param/l "SRAM_WIDTH" 0 3 18, +C4<00000000000000000000000100000000>;
P_0x124f050b0 .param/l "SYNC_MXU" 1 3 75, C4<00000001>;
P_0x124f050f0 .param/l "SYNC_VPU" 1 3 76, C4<00000010>;
P_0x124f05130 .param/l "VOP_ADD" 1 3 71, C4<00000001>;
P_0x124f05170 .param/l "VOP_LOAD" 1 3 73, C4<00110000>;
P_0x124f051b0 .param/l "VOP_RELU" 1 3 72, C4<00010000>;
P_0x124f051f0 .param/l "VOP_STORE" 1 3 74, C4<00110001>;
v0x60000000f600_0 .var/s "actual", 31 0;
v0x60000000f690_0 .net "axi_araddr", 39 0, L_0x6000019523e0;  1 drivers
v0x60000000f720_0 .net "axi_arlen", 7 0, L_0x600001952450;  1 drivers
v0x60000000f7b0_0 .var "axi_arready", 0 0;
v0x60000000f840_0 .net "axi_arvalid", 0 0, L_0x600001952530;  1 drivers
v0x60000000f8d0_0 .net "axi_awaddr", 39 0, L_0x600001952140;  1 drivers
v0x60000000f960_0 .net "axi_awlen", 7 0, L_0x6000019521b0;  1 drivers
v0x60000000f9f0_0 .var "axi_awready", 0 0;
v0x60000000fa80_0 .net "axi_awvalid", 0 0, L_0x600001952220;  1 drivers
L_0x118052968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000000fb10_0 .net "axi_bready", 0 0, L_0x118052968;  1 drivers
v0x60000000fba0_0 .var "axi_bresp", 1 0;
v0x60000000fc30_0 .var "axi_bvalid", 0 0;
v0x60000000fcc0_0 .var "axi_rdata", 255 0;
v0x60000000fd50_0 .var "axi_rlast", 0 0;
v0x60000000fde0_0 .net "axi_rready", 0 0, L_0x6000019525a0;  1 drivers
v0x60000000fe70_0 .var "axi_rvalid", 0 0;
v0x60000000ff00_0 .net "axi_wdata", 255 0, L_0x600001952290;  1 drivers
v0x600000000000_0 .net "axi_wlast", 0 0, L_0x600001952300;  1 drivers
v0x600000000090_0 .var "axi_wready", 0 0;
v0x600000000120_0 .net "axi_wvalid", 0 0, L_0x600001952370;  1 drivers
v0x6000000001b0_0 .var "clk", 0 0;
v0x600000000240_0 .var/i "errors", 31 0;
v0x6000000002d0_0 .var/s "expected", 31 0;
v0x600000000360_0 .var "global_sync_in", 0 0;
v0x6000000003f0_0 .var/i "i", 31 0;
v0x600000000480_0 .var "noc_rx_addr", 19 0;
v0x600000000510_0 .var "noc_rx_data", 255 0;
v0x6000000005a0_0 .var "noc_rx_is_instr", 0 0;
v0x600000000630_0 .net "noc_rx_ready", 0 0, L_0x600000346e40;  1 drivers
v0x6000000006c0_0 .var "noc_rx_valid", 0 0;
L_0x1180529f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000000750_0 .net "noc_tx_addr", 19 0, L_0x1180529f8;  1 drivers
L_0x1180529b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000000007e0_0 .net "noc_tx_data", 255 0, L_0x1180529b0;  1 drivers
v0x600000000870_0 .var "noc_tx_ready", 0 0;
L_0x118052a40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000000900_0 .net "noc_tx_valid", 0 0, L_0x118052a40;  1 drivers
v0x600000000990_0 .var "ones_row", 255 0;
v0x600000000a20_0 .var "rst_n", 0 0;
v0x600000000ab0_0 .var "sync_grant", 0 0;
v0x600000000b40_0 .net "sync_request", 0 0, L_0x60000195e300;  1 drivers
v0x600000000bd0_0 .net "tpc_busy", 0 0, L_0x60000195e4c0;  1 drivers
v0x600000000c60_0 .net "tpc_done", 0 0, L_0x60000195e370;  1 drivers
v0x600000000cf0_0 .net "tpc_error", 0 0, L_0x60000195e290;  1 drivers
v0x600000000d80_0 .var "tpc_start", 0 0;
v0x600000000e10_0 .var "tpc_start_pc", 19 0;
E_0x600002717540 .event negedge, v0x600000068a20_0;
S_0x124f91ac0 .scope module, "dut" "tensor_processing_cluster" 3 51, 4 15 0, S_0x124f83880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x12580e000 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x12580e040 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x12580e080 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x12580e0c0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x12580e100 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x12580e140 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x12580e180 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x12580e1c0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x12580e200 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x12580e240 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x12580e280 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x12580e2c0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x12580e300 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x12580e340 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x12580e380 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x12580e3c0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x12580e400 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x60000195f250 .functor BUFZ 1, v0x60000000cd80_0, C4<0>, C4<0>, C4<0>;
L_0x600001951a40 .functor OR 1, L_0x600000343ca0, L_0x600000343e80, C4<0>, C4<0>;
L_0x600001951ab0 .functor AND 1, L_0x6000019519d0, L_0x600001951a40, C4<1>, C4<1>;
L_0x600001951b20 .functor BUFZ 1, v0x60000000ddd0_0, C4<0>, C4<0>, C4<0>;
L_0x600001951b90 .functor BUFZ 1, v0x60000000d8c0_0, C4<0>, C4<0>, C4<0>;
L_0x600001952760 .functor AND 1, v0x6000000006c0_0, L_0x600000346e40, C4<1>, C4<1>;
L_0x6000019527d0 .functor AND 1, L_0x600001952760, L_0x600000346ee0, C4<1>, C4<1>;
v0x60000000ad00_0 .net *"_ivl_24", 19 0, L_0x6000003435c0;  1 drivers
L_0x118052530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000000ad90_0 .net *"_ivl_27", 3 0, L_0x118052530;  1 drivers
v0x60000000ae20_0 .net *"_ivl_28", 19 0, L_0x600000343660;  1 drivers
L_0x118052578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000000aeb0_0 .net *"_ivl_31", 14 0, L_0x118052578;  1 drivers
L_0x1180525c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000000af40_0 .net/2u *"_ivl_34", 2 0, L_0x1180525c0;  1 drivers
v0x60000000afd0_0 .net *"_ivl_38", 19 0, L_0x600000343840;  1 drivers
L_0x118052608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000000b060_0 .net *"_ivl_41", 3 0, L_0x118052608;  1 drivers
v0x60000000b0f0_0 .net *"_ivl_42", 19 0, L_0x6000003438e0;  1 drivers
L_0x118052650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000000b180_0 .net *"_ivl_45", 3 0, L_0x118052650;  1 drivers
L_0x118052698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000000b210_0 .net/2u *"_ivl_48", 2 0, L_0x118052698;  1 drivers
v0x60000000b2a0_0 .net *"_ivl_52", 19 0, L_0x600000343ac0;  1 drivers
L_0x1180526e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000000b330_0 .net *"_ivl_55", 3 0, L_0x1180526e0;  1 drivers
v0x60000000b3c0_0 .net *"_ivl_56", 19 0, L_0x600000343b60;  1 drivers
L_0x118052728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000000b450_0 .net *"_ivl_59", 3 0, L_0x118052728;  1 drivers
L_0x118052770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x60000000b4e0_0 .net *"_ivl_63", 127 0, L_0x118052770;  1 drivers
v0x60000000b570_0 .net *"_ivl_65", 127 0, L_0x600000343d40;  1 drivers
L_0x1180527b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000000b600_0 .net/2u *"_ivl_68", 2 0, L_0x1180527b8;  1 drivers
v0x60000000b690_0 .net *"_ivl_70", 0 0, L_0x600000343ca0;  1 drivers
L_0x118052800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x60000000b720_0 .net/2u *"_ivl_72", 2 0, L_0x118052800;  1 drivers
v0x60000000b7b0_0 .net *"_ivl_74", 0 0, L_0x600000343e80;  1 drivers
v0x60000000b840_0 .net *"_ivl_77", 0 0, L_0x600001951a40;  1 drivers
v0x60000000b8d0_0 .net *"_ivl_87", 0 0, L_0x600001952760;  1 drivers
v0x60000000b960_0 .net *"_ivl_89", 0 0, L_0x600000346ee0;  1 drivers
v0x60000000b9f0_0 .var "act_data_d", 31 0;
v0x60000000ba80_0 .var "act_valid_d", 0 0;
v0x60000000bb10_0 .var "act_valid_d2", 0 0;
v0x60000000bba0_0 .net "axi_araddr", 39 0, L_0x6000019523e0;  alias, 1 drivers
v0x60000000bc30_0 .net "axi_arlen", 7 0, L_0x600001952450;  alias, 1 drivers
v0x60000000bcc0_0 .net "axi_arready", 0 0, v0x60000000f7b0_0;  1 drivers
v0x60000000bd50_0 .net "axi_arvalid", 0 0, L_0x600001952530;  alias, 1 drivers
v0x60000000bde0_0 .net "axi_awaddr", 39 0, L_0x600001952140;  alias, 1 drivers
v0x60000000be70_0 .net "axi_awlen", 7 0, L_0x6000019521b0;  alias, 1 drivers
v0x60000000bf00_0 .net "axi_awready", 0 0, v0x60000000f9f0_0;  1 drivers
v0x60000000c000_0 .net "axi_awvalid", 0 0, L_0x600001952220;  alias, 1 drivers
v0x60000000c090_0 .net "axi_bready", 0 0, L_0x118052968;  alias, 1 drivers
v0x60000000c120_0 .net "axi_bresp", 1 0, v0x60000000fba0_0;  1 drivers
v0x60000000c1b0_0 .net "axi_bvalid", 0 0, v0x60000000fc30_0;  1 drivers
v0x60000000c240_0 .net "axi_rdata", 255 0, v0x60000000fcc0_0;  1 drivers
v0x60000000c2d0_0 .net "axi_rlast", 0 0, v0x60000000fd50_0;  1 drivers
v0x60000000c360_0 .net "axi_rready", 0 0, L_0x6000019525a0;  alias, 1 drivers
v0x60000000c3f0_0 .net "axi_rvalid", 0 0, v0x60000000fe70_0;  1 drivers
v0x60000000c480_0 .net "axi_wdata", 255 0, L_0x600001952290;  alias, 1 drivers
v0x60000000c510_0 .net "axi_wlast", 0 0, L_0x600001952300;  alias, 1 drivers
v0x60000000c5a0_0 .net "axi_wready", 0 0, v0x600000000090_0;  1 drivers
v0x60000000c630_0 .net "axi_wvalid", 0 0, L_0x600001952370;  alias, 1 drivers
v0x60000000c6c0_0 .net "clk", 0 0, v0x6000000001b0_0;  1 drivers
v0x60000000c750_0 .net "dma_lcp_done", 0 0, L_0x600001951f10;  1 drivers
v0x60000000c7e0_0 .net "dma_lcp_ready", 0 0, L_0x600000345f40;  1 drivers
v0x60000000c870_0 .net "dma_sram_addr", 19 0, v0x6000000697a0_0;  1 drivers
v0x60000000c900_0 .net "dma_sram_rdata", 255 0, L_0x6000019526f0;  1 drivers
v0x60000000c990_0 .net "dma_sram_re", 0 0, L_0x6000019520d0;  1 drivers
v0x60000000ca20_0 .net "dma_sram_ready", 0 0, L_0x600000346da0;  1 drivers
v0x60000000cab0_0 .net "dma_sram_wdata", 255 0, L_0x600001951ff0;  1 drivers
v0x60000000cb40_0 .net "dma_sram_we", 0 0, L_0x600001952060;  1 drivers
v0x60000000cbd0_0 .net "global_sync_in", 0 0, v0x600000000360_0;  1 drivers
v0x60000000cc60 .array "instr_mem", 4095 0, 127 0;
v0x60000000ccf0_0 .var "instr_rdata_reg", 127 0;
v0x60000000cd80_0 .var "instr_valid_reg", 0 0;
v0x60000000ce10_0 .net "lcp_dma_cmd", 127 0, v0x60000006b2a0_0;  1 drivers
v0x60000000cea0_0 .net "lcp_dma_valid", 0 0, L_0x60000195e5a0;  1 drivers
v0x60000000cf30_0 .net "lcp_imem_addr", 19 0, L_0x60000195f020;  1 drivers
v0x60000000cfc0_0 .net "lcp_imem_data", 127 0, v0x60000000ccf0_0;  1 drivers
v0x60000000d050_0 .net "lcp_imem_re", 0 0, L_0x60000195f090;  1 drivers
v0x60000000d0e0_0 .net "lcp_imem_valid", 0 0, L_0x60000195f250;  1 drivers
v0x60000000d170_0 .net "lcp_mxu_cmd", 127 0, v0x60000006c000_0;  1 drivers
v0x60000000d200_0 .net "lcp_mxu_valid", 0 0, L_0x60000195e840;  1 drivers
v0x60000000d290_0 .net "lcp_vpu_cmd", 127 0, v0x60000006cbd0_0;  1 drivers
v0x60000000d320_0 .net "lcp_vpu_valid", 0 0, L_0x60000195e680;  1 drivers
v0x60000000d3b0_0 .net "mxu_a_addr", 19 0, L_0x600000343980;  1 drivers
v0x60000000d440_0 .net "mxu_a_rdata", 255 0, L_0x600001952610;  1 drivers
v0x60000000d4d0_0 .net "mxu_a_re", 0 0, L_0x600000343a20;  1 drivers
v0x60000000d560_0 .net "mxu_a_ready", 0 0, L_0x600000346c60;  1 drivers
v0x60000000d5f0_0 .net "mxu_cfg_k", 15 0, L_0x60000034d900;  1 drivers
v0x60000000d680_0 .net "mxu_cfg_m", 15 0, L_0x60000034d7c0;  1 drivers
v0x60000000d710_0 .net "mxu_cfg_n", 15 0, L_0x60000034d860;  1 drivers
v0x60000000d7a0_0 .var "mxu_col_cnt", 4 0;
v0x60000000d830_0 .var "mxu_cycle_cnt", 15 0;
v0x60000000d8c0_0 .var "mxu_done_reg", 0 0;
v0x60000000d950_0 .net "mxu_dst_addr", 15 0, L_0x60000034d5e0;  1 drivers
v0x60000000d9e0_0 .net "mxu_lcp_done", 0 0, L_0x600001951b90;  1 drivers
v0x60000000da70_0 .net "mxu_lcp_ready", 0 0, L_0x600001951b20;  1 drivers
v0x60000000db00_0 .net "mxu_o_addr", 19 0, L_0x600000343c00;  1 drivers
v0x60000000db90_0 .net "mxu_o_ready", 0 0, L_0x600000346d00;  1 drivers
v0x60000000dc20_0 .net "mxu_o_wdata", 255 0, L_0x600000343de0;  1 drivers
v0x60000000dcb0_0 .net "mxu_o_we", 0 0, L_0x600001951ab0;  1 drivers
v0x60000000dd40_0 .var "mxu_out_cnt", 15 0;
v0x60000000ddd0_0 .var "mxu_ready_reg", 0 0;
v0x60000000de60_0 .net "mxu_src0_addr", 15 0, L_0x60000034d680;  1 drivers
v0x60000000def0_0 .net "mxu_src1_addr", 15 0, L_0x60000034d720;  1 drivers
v0x60000000df80_0 .var "mxu_start_array", 0 0;
v0x60000000e010_0 .var "mxu_start_array_d", 0 0;
v0x60000000e0a0_0 .var "mxu_state", 2 0;
v0x60000000e130_0 .net "mxu_subop", 7 0, L_0x60000034d540;  1 drivers
v0x60000000e1c0_0 .net "mxu_w_addr", 19 0, L_0x600000343700;  1 drivers
v0x60000000e250_0 .net "mxu_w_rdata", 255 0, v0x6000000082d0_0;  1 drivers
v0x60000000e2e0_0 .net "mxu_w_re", 0 0, L_0x6000003437a0;  1 drivers
v0x60000000e370_0 .net "mxu_w_ready", 0 0, L_0x600000346b20;  1 drivers
v0x60000000e400_0 .net "noc_data_write", 0 0, L_0x6000019527d0;  1 drivers
v0x60000000e490_0 .net "noc_rx_addr", 19 0, v0x600000000480_0;  1 drivers
v0x60000000e520_0 .net "noc_rx_data", 255 0, v0x600000000510_0;  1 drivers
v0x60000000e5b0_0 .net "noc_rx_is_instr", 0 0, v0x6000000005a0_0;  1 drivers
v0x60000000e640_0 .net "noc_rx_ready", 0 0, L_0x600000346e40;  alias, 1 drivers
v0x60000000e6d0_0 .net "noc_rx_valid", 0 0, v0x6000000006c0_0;  1 drivers
v0x60000000e760_0 .net "noc_tx_addr", 19 0, L_0x1180529f8;  alias, 1 drivers
v0x60000000e7f0_0 .net "noc_tx_data", 255 0, L_0x1180529b0;  alias, 1 drivers
v0x60000000e880_0 .net "noc_tx_ready", 0 0, v0x600000000870_0;  1 drivers
v0x60000000e910_0 .net "noc_tx_valid", 0 0, L_0x118052a40;  alias, 1 drivers
v0x60000000e9a0_0 .net "rst_n", 0 0, v0x600000000a20_0;  1 drivers
v0x60000000ea30_0 .net "sync_grant", 0 0, v0x600000000ab0_0;  1 drivers
v0x60000000eac0_0 .net "sync_request", 0 0, L_0x60000195e300;  alias, 1 drivers
v0x60000000eb50_0 .net "systolic_busy", 0 0, L_0x6000019518f0;  1 drivers
v0x60000000ebe0_0 .net "systolic_done", 0 0, L_0x6000003430c0;  1 drivers
v0x60000000ec70_0 .net "systolic_result", 127 0, L_0x600000342c60;  1 drivers
v0x60000000ed00_0 .net "systolic_result_valid", 0 0, L_0x6000019519d0;  1 drivers
v0x60000000ed90_0 .net "tpc_busy", 0 0, L_0x60000195e4c0;  alias, 1 drivers
v0x60000000ee20_0 .net "tpc_done", 0 0, L_0x60000195e370;  alias, 1 drivers
v0x60000000eeb0_0 .net "tpc_error", 0 0, L_0x60000195e290;  alias, 1 drivers
v0x60000000ef40_0 .net "tpc_start", 0 0, v0x600000000d80_0;  1 drivers
v0x60000000efd0_0 .net "tpc_start_pc", 19 0, v0x600000000e10_0;  1 drivers
v0x60000000f060_0 .net "vpu_lcp_done", 0 0, L_0x600001951ce0;  1 drivers
v0x60000000f0f0_0 .net "vpu_lcp_ready", 0 0, L_0x600000345a40;  1 drivers
v0x60000000f180_0 .net "vpu_sram_addr", 19 0, v0x60000000a0a0_0;  1 drivers
v0x60000000f210_0 .net "vpu_sram_rdata", 255 0, L_0x600001952680;  1 drivers
v0x60000000f2a0_0 .net "vpu_sram_re", 0 0, L_0x600001951ea0;  1 drivers
v0x60000000f330_0 .net "vpu_sram_ready", 0 0, L_0x600000346bc0;  1 drivers
v0x60000000f3c0_0 .net "vpu_sram_wdata", 255 0, L_0x600001951dc0;  1 drivers
v0x60000000f450_0 .net "vpu_sram_we", 0 0, L_0x600001951e30;  1 drivers
v0x60000000f4e0_0 .var "weight_load_col_d", 1 0;
v0x60000000f570_0 .var "weight_load_en_d", 0 0;
L_0x60000034d540 .part v0x60000006c000_0, 112, 8;
L_0x60000034d5e0 .part v0x60000006c000_0, 96, 16;
L_0x60000034d680 .part v0x60000006c000_0, 80, 16;
L_0x60000034d720 .part v0x60000006c000_0, 64, 16;
L_0x60000034d7c0 .part v0x60000006c000_0, 48, 16;
L_0x60000034d860 .part v0x60000006c000_0, 32, 16;
L_0x60000034d900 .part v0x60000006c000_0, 16, 16;
L_0x600000343520 .part v0x6000000082d0_0, 0, 32;
L_0x6000003435c0 .concat [ 16 4 0 0], L_0x60000034d720, L_0x118052530;
L_0x600000343660 .concat [ 5 15 0 0], v0x60000000d7a0_0, L_0x118052578;
L_0x600000343700 .arith/sum 20, L_0x6000003435c0, L_0x600000343660;
L_0x6000003437a0 .cmp/eq 3, v0x60000000e0a0_0, L_0x1180525c0;
L_0x600000343840 .concat [ 16 4 0 0], L_0x60000034d680, L_0x118052608;
L_0x6000003438e0 .concat [ 16 4 0 0], v0x60000000d830_0, L_0x118052650;
L_0x600000343980 .arith/sum 20, L_0x600000343840, L_0x6000003438e0;
L_0x600000343a20 .cmp/eq 3, v0x60000000e0a0_0, L_0x118052698;
L_0x600000343ac0 .concat [ 16 4 0 0], L_0x60000034d5e0, L_0x1180526e0;
L_0x600000343b60 .concat [ 16 4 0 0], v0x60000000dd40_0, L_0x118052728;
L_0x600000343c00 .arith/sum 20, L_0x600000343ac0, L_0x600000343b60;
L_0x600000343d40 .part L_0x600000342c60, 0, 128;
L_0x600000343de0 .concat [ 128 128 0 0], L_0x600000343d40, L_0x118052770;
L_0x600000343ca0 .cmp/eq 3, v0x60000000e0a0_0, L_0x1180527b8;
L_0x600000343e80 .cmp/eq 3, v0x60000000e0a0_0, L_0x118052800;
L_0x600000346e40 .reduce/nor L_0x60000195e4c0;
L_0x600000346ee0 .reduce/nor v0x6000000005a0_0;
S_0x124f54830 .scope module, "dma_inst" "dma_engine" 4 431, 5 14 0, S_0x124f91ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x125820600 .param/l "BYTES_PER_WORD" 1 5 101, +C4<00000000000000000000000000100000>;
P_0x125820640 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000100000000>;
P_0x125820680 .param/l "DMA_LOAD" 1 5 98, C4<00000001>;
P_0x1258206c0 .param/l "DMA_STORE" 1 5 99, C4<00000010>;
P_0x125820700 .param/l "EXT_ADDR_W" 0 5 15, +C4<00000000000000000000000000101000>;
P_0x125820740 .param/l "INT_ADDR_W" 0 5 16, +C4<00000000000000000000000000010100>;
P_0x125820780 .param/l "MAX_BURST" 0 5 18, +C4<00000000000000000000000000010000>;
P_0x1258207c0 .param/l "S_DECODE" 1 5 108, C4<0001>;
P_0x125820800 .param/l "S_DONE" 1 5 123, C4<1100>;
P_0x125820840 .param/l "S_IDLE" 1 5 107, C4<0000>;
P_0x125820880 .param/l "S_LOAD_ADDR" 1 5 110, C4<0010>;
P_0x1258208c0 .param/l "S_LOAD_DATA" 1 5 111, C4<0011>;
P_0x125820900 .param/l "S_LOAD_WRITE" 1 5 112, C4<0100>;
P_0x125820940 .param/l "S_NEXT_COL" 1 5 121, C4<1010>;
P_0x125820980 .param/l "S_NEXT_ROW" 1 5 122, C4<1011>;
P_0x1258209c0 .param/l "S_STORE_ADDR" 1 5 117, C4<0111>;
P_0x125820a00 .param/l "S_STORE_CAP" 1 5 116, C4<1101>;
P_0x125820a40 .param/l "S_STORE_DATA" 1 5 118, C4<1000>;
P_0x125820a80 .param/l "S_STORE_REQ" 1 5 114, C4<0101>;
P_0x125820ac0 .param/l "S_STORE_RESP" 1 5 119, C4<1001>;
P_0x125820b00 .param/l "S_STORE_WAIT" 1 5 115, C4<0110>;
L_0x600001951f10 .functor BUFZ 1, v0x600000068ea0_0, C4<0>, C4<0>, C4<0>;
L_0x600001951ff0 .functor BUFZ 256, v0x600000069b00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001952060 .functor BUFZ 1, v0x600000069c20_0, C4<0>, C4<0>, C4<0>;
L_0x6000019520d0 .functor BUFZ 1, v0x600000069950_0, C4<0>, C4<0>, C4<0>;
L_0x600001952140 .functor BUFZ 40, v0x600000057de0_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000019521b0 .functor BUFZ 8, v0x600000057f00_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600001952220 .functor BUFZ 1, v0x600000068000_0, C4<0>, C4<0>, C4<0>;
L_0x600001952290 .functor BUFZ 256, v0x6000000685a0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001952300 .functor BUFZ 1, v0x6000000686c0_0, C4<0>, C4<0>, C4<0>;
L_0x600001952370 .functor BUFZ 1, v0x600000068870_0, C4<0>, C4<0>, C4<0>;
L_0x6000019523e0 .functor BUFZ 40, v0x6000000579f0_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600001952450 .functor BUFZ 8, v0x600000057b10_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600001952530 .functor BUFZ 1, v0x600000057cc0_0, C4<0>, C4<0>, C4<0>;
L_0x6000019525a0 .functor BUFZ 1, v0x6000000683f0_0, C4<0>, C4<0>, C4<0>;
L_0x118052920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000000578d0_0 .net/2u *"_ivl_14", 3 0, L_0x118052920;  1 drivers
v0x600000057960_0 .net "axi_araddr", 39 0, L_0x6000019523e0;  alias, 1 drivers
v0x6000000579f0_0 .var "axi_araddr_reg", 39 0;
v0x600000057a80_0 .net "axi_arlen", 7 0, L_0x600001952450;  alias, 1 drivers
v0x600000057b10_0 .var "axi_arlen_reg", 7 0;
v0x600000057ba0_0 .net "axi_arready", 0 0, v0x60000000f7b0_0;  alias, 1 drivers
v0x600000057c30_0 .net "axi_arvalid", 0 0, L_0x600001952530;  alias, 1 drivers
v0x600000057cc0_0 .var "axi_arvalid_reg", 0 0;
v0x600000057d50_0 .net "axi_awaddr", 39 0, L_0x600001952140;  alias, 1 drivers
v0x600000057de0_0 .var "axi_awaddr_reg", 39 0;
v0x600000057e70_0 .net "axi_awlen", 7 0, L_0x6000019521b0;  alias, 1 drivers
v0x600000057f00_0 .var "axi_awlen_reg", 7 0;
v0x600000051290_0 .net "axi_awready", 0 0, v0x60000000f9f0_0;  alias, 1 drivers
v0x600000051200_0 .net "axi_awvalid", 0 0, L_0x600001952220;  alias, 1 drivers
v0x600000068000_0 .var "axi_awvalid_reg", 0 0;
v0x600000068090_0 .net "axi_bready", 0 0, L_0x118052968;  alias, 1 drivers
v0x600000068120_0 .net "axi_bresp", 1 0, v0x60000000fba0_0;  alias, 1 drivers
v0x6000000681b0_0 .net "axi_bvalid", 0 0, v0x60000000fc30_0;  alias, 1 drivers
v0x600000068240_0 .net "axi_rdata", 255 0, v0x60000000fcc0_0;  alias, 1 drivers
v0x6000000682d0_0 .net "axi_rlast", 0 0, v0x60000000fd50_0;  alias, 1 drivers
v0x600000068360_0 .net "axi_rready", 0 0, L_0x6000019525a0;  alias, 1 drivers
v0x6000000683f0_0 .var "axi_rready_reg", 0 0;
v0x600000068480_0 .net "axi_rvalid", 0 0, v0x60000000fe70_0;  alias, 1 drivers
v0x600000068510_0 .net "axi_wdata", 255 0, L_0x600001952290;  alias, 1 drivers
v0x6000000685a0_0 .var "axi_wdata_reg", 255 0;
v0x600000068630_0 .net "axi_wlast", 0 0, L_0x600001952300;  alias, 1 drivers
v0x6000000686c0_0 .var "axi_wlast_reg", 0 0;
v0x600000068750_0 .net "axi_wready", 0 0, v0x600000000090_0;  alias, 1 drivers
v0x6000000687e0_0 .net "axi_wvalid", 0 0, L_0x600001952370;  alias, 1 drivers
v0x600000068870_0 .var "axi_wvalid_reg", 0 0;
v0x600000068900_0 .net "cfg_cols", 11 0, L_0x600000345d60;  1 drivers
v0x600000068990_0 .net "cfg_rows", 11 0, L_0x600000345cc0;  1 drivers
v0x600000068a20_0 .net "clk", 0 0, v0x6000000001b0_0;  alias, 1 drivers
v0x600000068ab0_0 .net "cmd", 127 0, v0x60000006b2a0_0;  alias, 1 drivers
v0x600000068b40_0 .net "cmd_done", 0 0, L_0x600001951f10;  alias, 1 drivers
v0x600000068bd0_0 .net "cmd_ready", 0 0, L_0x600000345f40;  alias, 1 drivers
v0x600000068c60_0 .net "cmd_valid", 0 0, L_0x60000195e5a0;  alias, 1 drivers
v0x600000068cf0_0 .var "col_count", 11 0;
v0x600000068d80_0 .var "cols_cfg", 11 0;
v0x600000068e10_0 .var "data_buf", 255 0;
v0x600000068ea0_0 .var "done_reg", 0 0;
v0x600000068f30_0 .net "ext_addr", 39 0, L_0x600000345b80;  1 drivers
v0x600000068fc0_0 .var "ext_base", 39 0;
v0x600000069050_0 .var "ext_ptr", 39 0;
v0x6000000690e0_0 .net "ext_stride", 11 0, L_0x600000345e00;  1 drivers
v0x600000069170_0 .var "ext_stride_cfg", 11 0;
v0x600000069200_0 .net "int_addr", 19 0, L_0x600000345c20;  1 drivers
v0x600000069290_0 .var "int_base", 19 0;
v0x600000069320_0 .var "int_ptr", 19 0;
v0x6000000693b0_0 .net "int_stride", 11 0, L_0x600000345ea0;  1 drivers
v0x600000069440_0 .var "int_stride_cfg", 11 0;
v0x6000000694d0_0 .var "op_type", 7 0;
v0x600000069560_0 .var "row_count", 11 0;
v0x6000000695f0_0 .var "rows_cfg", 11 0;
v0x600000069680_0 .net "rst_n", 0 0, v0x600000000a20_0;  alias, 1 drivers
v0x600000069710_0 .net "sram_addr", 19 0, v0x6000000697a0_0;  alias, 1 drivers
v0x6000000697a0_0 .var "sram_addr_reg", 19 0;
v0x600000069830_0 .net "sram_rdata", 255 0, L_0x6000019526f0;  alias, 1 drivers
v0x6000000698c0_0 .net "sram_re", 0 0, L_0x6000019520d0;  alias, 1 drivers
v0x600000069950_0 .var "sram_re_reg", 0 0;
v0x6000000699e0_0 .net "sram_ready", 0 0, L_0x600000346da0;  alias, 1 drivers
v0x600000069a70_0 .net "sram_wdata", 255 0, L_0x600001951ff0;  alias, 1 drivers
v0x600000069b00_0 .var "sram_wdata_reg", 255 0;
v0x600000069b90_0 .net "sram_we", 0 0, L_0x600001952060;  alias, 1 drivers
v0x600000069c20_0 .var "sram_we_reg", 0 0;
v0x600000069cb0_0 .var "state", 3 0;
v0x600000069d40_0 .net "subop", 7 0, L_0x600000345ae0;  1 drivers
E_0x600002717f00/0 .event negedge, v0x600000069680_0;
E_0x600002717f00/1 .event posedge, v0x600000068a20_0;
E_0x600002717f00 .event/or E_0x600002717f00/0, E_0x600002717f00/1;
L_0x600000345ae0 .part v0x60000006b2a0_0, 112, 8;
L_0x600000345b80 .part v0x60000006b2a0_0, 72, 40;
L_0x600000345c20 .part v0x60000006b2a0_0, 52, 20;
L_0x600000345cc0 .part v0x60000006b2a0_0, 40, 12;
L_0x600000345d60 .part v0x60000006b2a0_0, 28, 12;
L_0x600000345e00 .part v0x60000006b2a0_0, 16, 12;
L_0x600000345ea0 .part v0x60000006b2a0_0, 4, 12;
L_0x600000345f40 .cmp/eq 4, v0x600000069cb0_0, L_0x118052920;
S_0x124f7e690 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x124f91ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x12581f200 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x12581f240 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x12581f280 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x12581f2c0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x12581f300 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x12581f340 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x12581f380 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x12581f3c0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x12581f400 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x12581f440 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x12581f480 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x12581f4c0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x12581f500 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x12581f540 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x12581f580 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x12581f5c0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x12581f600 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x12581f640 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x12581f680 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x12581f6c0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x12581f700 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x12581f740 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x12581f780 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x12581f7c0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x12581f800 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x12581f840 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x12581f880 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x60000195f330 .functor AND 1, L_0x60000034cb40, L_0x60000034cc80, C4<1>, C4<1>;
L_0x60000195efb0 .functor AND 1, L_0x60000195f330, L_0x60000034c820, C4<1>, C4<1>;
L_0x60000195f020 .functor BUFZ 20, v0x60000006b8d0_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x60000195f090 .functor BUFZ 1, v0x60000006ba80_0, C4<0>, C4<0>, C4<0>;
L_0x60000195e840 .functor BUFZ 1, v0x60000006c240_0, C4<0>, C4<0>, C4<0>;
L_0x60000195e680 .functor BUFZ 1, v0x60000006ce10_0, C4<0>, C4<0>, C4<0>;
L_0x60000195e5a0 .functor BUFZ 1, v0x60000006b4e0_0, C4<0>, C4<0>, C4<0>;
L_0x60000195e450 .functor AND 1, L_0x60000034d2c0, L_0x60000034d360, C4<1>, C4<1>;
L_0x60000195e4c0 .functor AND 1, L_0x60000195e450, L_0x60000034d400, C4<1>, C4<1>;
L_0x60000195e370 .functor BUFZ 1, v0x60000006b600_0, C4<0>, C4<0>, C4<0>;
L_0x60000195e290 .functor BUFZ 1, v0x60000006b720_0, C4<0>, C4<0>, C4<0>;
L_0x60000195e300 .functor BUFZ 1, v0x60000006ca20_0, C4<0>, C4<0>, C4<0>;
L_0x118050010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000069e60_0 .net *"_ivl_11", 23 0, L_0x118050010;  1 drivers
L_0x118050058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000069ef0_0 .net/2u *"_ivl_12", 31 0, L_0x118050058;  1 drivers
v0x600000069f80_0 .net *"_ivl_14", 0 0, L_0x60000034cb40;  1 drivers
v0x60000006a010_0 .net *"_ivl_16", 31 0, L_0x60000034cbe0;  1 drivers
L_0x1180500a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000006a0a0_0 .net *"_ivl_19", 23 0, L_0x1180500a0;  1 drivers
L_0x1180500e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000006a130_0 .net/2u *"_ivl_20", 31 0, L_0x1180500e8;  1 drivers
v0x60000006a1c0_0 .net *"_ivl_22", 0 0, L_0x60000034cc80;  1 drivers
v0x60000006a250_0 .net *"_ivl_25", 0 0, L_0x60000195f330;  1 drivers
v0x60000006a2e0_0 .net *"_ivl_26", 31 0, L_0x60000034cd20;  1 drivers
L_0x118050130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000006a370_0 .net *"_ivl_29", 23 0, L_0x118050130;  1 drivers
L_0x118050178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000006a400_0 .net/2u *"_ivl_30", 31 0, L_0x118050178;  1 drivers
v0x60000006a490_0 .net *"_ivl_32", 0 0, L_0x60000034c820;  1 drivers
v0x60000006a520_0 .net *"_ivl_36", 31 0, L_0x60000034c640;  1 drivers
L_0x1180501c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000006a5b0_0 .net *"_ivl_39", 23 0, L_0x1180501c0;  1 drivers
L_0x118050208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000006a640_0 .net/2u *"_ivl_40", 31 0, L_0x118050208;  1 drivers
v0x60000006a6d0_0 .net *"_ivl_44", 31 0, L_0x60000034c500;  1 drivers
L_0x118050250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000006a760_0 .net *"_ivl_47", 23 0, L_0x118050250;  1 drivers
L_0x118050298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000006a7f0_0 .net/2u *"_ivl_48", 31 0, L_0x118050298;  1 drivers
v0x60000006a880_0 .net *"_ivl_52", 31 0, L_0x60000034d180;  1 drivers
L_0x1180502e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000006a910_0 .net *"_ivl_55", 23 0, L_0x1180502e0;  1 drivers
L_0x118050328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000006a9a0_0 .net/2u *"_ivl_56", 31 0, L_0x118050328;  1 drivers
L_0x118050370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000006aa30_0 .net/2u *"_ivl_76", 3 0, L_0x118050370;  1 drivers
v0x60000006aac0_0 .net *"_ivl_78", 0 0, L_0x60000034d2c0;  1 drivers
v0x60000006ab50_0 .net *"_ivl_8", 31 0, L_0x60000034caa0;  1 drivers
L_0x1180503b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x60000006abe0_0 .net/2u *"_ivl_80", 3 0, L_0x1180503b8;  1 drivers
v0x60000006ac70_0 .net *"_ivl_82", 0 0, L_0x60000034d360;  1 drivers
v0x60000006ad00_0 .net *"_ivl_85", 0 0, L_0x60000195e450;  1 drivers
L_0x118050400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x60000006ad90_0 .net/2u *"_ivl_86", 3 0, L_0x118050400;  1 drivers
v0x60000006ae20_0 .net *"_ivl_88", 0 0, L_0x60000034d400;  1 drivers
v0x60000006aeb0_0 .net "all_done", 0 0, L_0x60000195efb0;  1 drivers
v0x60000006af40_0 .net "busy", 0 0, L_0x60000195e4c0;  alias, 1 drivers
v0x60000006afd0_0 .net "clk", 0 0, v0x6000000001b0_0;  alias, 1 drivers
v0x60000006b060_0 .var "decoded_opcode", 7 0;
v0x60000006b0f0_0 .var "decoded_subop", 7 0;
v0x60000006b180_0 .net "dma_clear", 0 0, L_0x60000034d220;  1 drivers
v0x60000006b210_0 .net "dma_cmd", 127 0, v0x60000006b2a0_0;  alias, 1 drivers
v0x60000006b2a0_0 .var "dma_cmd_reg", 127 0;
v0x60000006b330_0 .net "dma_done", 0 0, L_0x600001951f10;  alias, 1 drivers
v0x60000006b3c0_0 .net "dma_ready", 0 0, L_0x600000345f40;  alias, 1 drivers
v0x60000006b450_0 .net "dma_valid", 0 0, L_0x60000195e5a0;  alias, 1 drivers
v0x60000006b4e0_0 .var "dma_valid_reg", 0 0;
v0x60000006b570_0 .net "done", 0 0, L_0x60000195e370;  alias, 1 drivers
v0x60000006b600_0 .var "done_reg", 0 0;
v0x60000006b690_0 .net "error", 0 0, L_0x60000195e290;  alias, 1 drivers
v0x60000006b720_0 .var "error_reg", 0 0;
v0x60000006b7b0_0 .net "global_sync_in", 0 0, v0x600000000360_0;  alias, 1 drivers
v0x60000006b840_0 .net "imem_addr", 19 0, L_0x60000195f020;  alias, 1 drivers
v0x60000006b8d0_0 .var "imem_addr_reg", 19 0;
v0x60000006b960_0 .net "imem_data", 127 0, v0x60000000ccf0_0;  alias, 1 drivers
v0x60000006b9f0_0 .net "imem_re", 0 0, L_0x60000195f090;  alias, 1 drivers
v0x60000006ba80_0 .var "imem_re_reg", 0 0;
v0x60000006bb10_0 .net "imem_valid", 0 0, L_0x60000195f250;  alias, 1 drivers
v0x60000006bba0_0 .var "instr_reg", 127 0;
v0x60000006bc30_0 .net "loop_count", 15 0, L_0x60000034c960;  1 drivers
v0x60000006bcc0 .array "loop_counter", 3 0, 15 0;
v0x60000006bd50_0 .var "loop_sp", 1 0;
v0x60000006bde0 .array "loop_start_addr", 3 0, 19 0;
v0x60000006be70_0 .net "mxu_clear", 0 0, L_0x60000034c5a0;  1 drivers
v0x60000006bf00_0 .net "mxu_cmd", 127 0, v0x60000006c000_0;  alias, 1 drivers
v0x60000006c000_0 .var "mxu_cmd_reg", 127 0;
v0x60000006c090_0 .net "mxu_done", 0 0, L_0x600001951b90;  alias, 1 drivers
v0x60000006c120_0 .net "mxu_ready", 0 0, L_0x600001951b20;  alias, 1 drivers
v0x60000006c1b0_0 .net "mxu_valid", 0 0, L_0x60000195e840;  alias, 1 drivers
v0x60000006c240_0 .var "mxu_valid_reg", 0 0;
v0x60000006c2d0_0 .net "opcode", 7 0, L_0x60000034cf00;  1 drivers
v0x60000006c360_0 .var "pc", 19 0;
v0x60000006c3f0_0 .var "pending_dma", 7 0;
v0x60000006c480_0 .var "pending_mxu", 7 0;
v0x60000006c510_0 .var "pending_vpu", 7 0;
v0x60000006c5a0_0 .net "rst_n", 0 0, v0x600000000a20_0;  alias, 1 drivers
v0x60000006c630_0 .net "start", 0 0, v0x600000000d80_0;  alias, 1 drivers
v0x60000006c6c0_0 .net "start_pc", 19 0, v0x600000000e10_0;  alias, 1 drivers
v0x60000006c750_0 .var "state", 3 0;
v0x60000006c7e0_0 .net "subop", 7 0, L_0x60000034d040;  1 drivers
v0x60000006c870_0 .net "sync_grant", 0 0, v0x600000000ab0_0;  alias, 1 drivers
v0x60000006c900_0 .net "sync_mask", 7 0, L_0x60000034ca00;  1 drivers
v0x60000006c990_0 .net "sync_request", 0 0, L_0x60000195e300;  alias, 1 drivers
v0x60000006ca20_0 .var "sync_request_reg", 0 0;
v0x60000006cab0_0 .net "vpu_clear", 0 0, L_0x60000034d0e0;  1 drivers
v0x60000006cb40_0 .net "vpu_cmd", 127 0, v0x60000006cbd0_0;  alias, 1 drivers
v0x60000006cbd0_0 .var "vpu_cmd_reg", 127 0;
v0x60000006cc60_0 .net "vpu_done", 0 0, L_0x600001951ce0;  alias, 1 drivers
v0x60000006ccf0_0 .net "vpu_ready", 0 0, L_0x600000345a40;  alias, 1 drivers
v0x60000006cd80_0 .net "vpu_valid", 0 0, L_0x60000195e680;  alias, 1 drivers
v0x60000006ce10_0 .var "vpu_valid_reg", 0 0;
L_0x60000034cf00 .part v0x60000000ccf0_0, 120, 8;
L_0x60000034d040 .part v0x60000000ccf0_0, 112, 8;
L_0x60000034c960 .part v0x60000000ccf0_0, 32, 16;
L_0x60000034ca00 .part v0x60000000ccf0_0, 104, 8;
L_0x60000034caa0 .concat [ 8 24 0 0], v0x60000006c480_0, L_0x118050010;
L_0x60000034cb40 .cmp/eq 32, L_0x60000034caa0, L_0x118050058;
L_0x60000034cbe0 .concat [ 8 24 0 0], v0x60000006c510_0, L_0x1180500a0;
L_0x60000034cc80 .cmp/eq 32, L_0x60000034cbe0, L_0x1180500e8;
L_0x60000034cd20 .concat [ 8 24 0 0], v0x60000006c3f0_0, L_0x118050130;
L_0x60000034c820 .cmp/eq 32, L_0x60000034cd20, L_0x118050178;
L_0x60000034c640 .concat [ 8 24 0 0], v0x60000006c480_0, L_0x1180501c0;
L_0x60000034c5a0 .cmp/eq 32, L_0x60000034c640, L_0x118050208;
L_0x60000034c500 .concat [ 8 24 0 0], v0x60000006c510_0, L_0x118050250;
L_0x60000034d0e0 .cmp/eq 32, L_0x60000034c500, L_0x118050298;
L_0x60000034d180 .concat [ 8 24 0 0], v0x60000006c3f0_0, L_0x1180502e0;
L_0x60000034d220 .cmp/eq 32, L_0x60000034d180, L_0x118050328;
L_0x60000034d2c0 .cmp/ne 4, v0x60000006c750_0, L_0x118050370;
L_0x60000034d360 .cmp/ne 4, v0x60000006c750_0, L_0x1180503b8;
L_0x60000034d400 .cmp/ne 4, v0x60000006c750_0, L_0x118050400;
S_0x124f543f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x124f7e690;
 .timescale 0 0;
v0x600000069dd0_0 .var/i "i", 31 0;
S_0x124f53fb0 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x124f91ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x124f79e40 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x124f79e80 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x124f79ec0 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x124f79f00 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x124f79f40 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x124f79f80 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x124f79fc0 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x124f7a000 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x6000019516c0 .functor OR 1, L_0x600000342d00, L_0x600000342da0, C4<0>, C4<0>;
L_0x600001951730 .functor AND 1, L_0x600000342e40, v0x60000000e010_0, C4<1>, C4<1>;
L_0x6000019517a0 .functor AND 1, L_0x600001951730, L_0x600000342ee0, C4<1>, C4<1>;
L_0x600001951810 .functor OR 1, L_0x6000019516c0, L_0x6000019517a0, C4<0>, C4<0>;
L_0x600001951880 .functor BUFZ 1, L_0x600001951810, C4<0>, C4<0>, C4<0>;
L_0x6000019518f0 .functor AND 1, L_0x600000342f80, L_0x600000343020, C4<1>, C4<1>;
L_0x600001951960 .functor AND 1, L_0x600000343200, L_0x6000003432a0, C4<1>, C4<1>;
L_0x6000019519d0 .functor AND 1, L_0x600001951960, L_0x600000343480, C4<1>, C4<1>;
v0x600000073690_0 .net *"_ivl_101", 0 0, L_0x600000343480;  1 drivers
L_0x118052188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000073720_0 .net/2u *"_ivl_37", 2 0, L_0x118052188;  1 drivers
v0x6000000737b0_0 .net *"_ivl_39", 0 0, L_0x600000342d00;  1 drivers
L_0x1180521d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600000073840_0 .net/2u *"_ivl_41", 2 0, L_0x1180521d0;  1 drivers
v0x6000000738d0_0 .net *"_ivl_43", 0 0, L_0x600000342da0;  1 drivers
v0x600000073960_0 .net *"_ivl_46", 0 0, L_0x6000019516c0;  1 drivers
L_0x118052218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000000739f0_0 .net/2u *"_ivl_47", 2 0, L_0x118052218;  1 drivers
v0x600000073a80_0 .net *"_ivl_49", 0 0, L_0x600000342e40;  1 drivers
v0x600000073b10_0 .net *"_ivl_52", 0 0, L_0x600001951730;  1 drivers
v0x600000073ba0_0 .net *"_ivl_54", 0 0, L_0x600000342ee0;  1 drivers
v0x600000073c30_0 .net *"_ivl_56", 0 0, L_0x6000019517a0;  1 drivers
L_0x118052260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000073cc0_0 .net/2u *"_ivl_61", 2 0, L_0x118052260;  1 drivers
v0x600000073d50_0 .net *"_ivl_63", 0 0, L_0x600000342f80;  1 drivers
L_0x1180522a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600000073de0_0 .net/2u *"_ivl_65", 2 0, L_0x1180522a8;  1 drivers
v0x600000073e70_0 .net *"_ivl_67", 0 0, L_0x600000343020;  1 drivers
L_0x1180522f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600000073f00_0 .net/2u *"_ivl_71", 2 0, L_0x1180522f0;  1 drivers
L_0x118052338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000074000_0 .net/2u *"_ivl_75", 2 0, L_0x118052338;  1 drivers
L_0x1180523c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600000074090_0 .net/2u *"_ivl_81", 2 0, L_0x1180523c8;  1 drivers
v0x600000074120_0 .net *"_ivl_83", 0 0, L_0x600000343200;  1 drivers
v0x6000000741b0_0 .net *"_ivl_85", 0 0, L_0x6000003432a0;  1 drivers
v0x600000074240_0 .net *"_ivl_88", 0 0, L_0x600001951960;  1 drivers
v0x6000000742d0_0 .net *"_ivl_89", 31 0, L_0x600000343340;  1 drivers
L_0x118052410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000074360_0 .net *"_ivl_92", 15 0, L_0x118052410;  1 drivers
L_0x118052a88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000000743f0_0 .net *"_ivl_93", 31 0, L_0x118052a88;  1 drivers
L_0x118052458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600000074480_0 .net/2u *"_ivl_97", 31 0, L_0x118052458;  1 drivers
v0x600000074510_0 .net *"_ivl_99", 31 0, L_0x6000003433e0;  1 drivers
v0x6000000745a0_0 .net "act_data", 31 0, v0x60000000b9f0_0;  1 drivers
v0x600000074630 .array "act_h", 19 0;
v0x600000074630_0 .net v0x600000074630 0, 7 0, L_0x60000195e140; 1 drivers
v0x600000074630_1 .net v0x600000074630 1, 7 0, v0x60000006df80_0; 1 drivers
v0x600000074630_2 .net v0x600000074630 2, 7 0, v0x60000006f4e0_0; 1 drivers
v0x600000074630_3 .net v0x600000074630 3, 7 0, v0x600000060ab0_0; 1 drivers
v0x600000074630_4 .net v0x600000074630 4, 7 0, v0x600000062010_0; 1 drivers
v0x600000074630_5 .net v0x600000074630 5, 7 0, L_0x60000195dff0; 1 drivers
v0x600000074630_6 .net v0x600000074630 6, 7 0, v0x600000063570_0; 1 drivers
v0x600000074630_7 .net v0x600000074630 7, 7 0, v0x600000064b40_0; 1 drivers
v0x600000074630_8 .net v0x600000074630 8, 7 0, v0x6000000660a0_0; 1 drivers
v0x600000074630_9 .net v0x600000074630 9, 7 0, v0x600000067600_0; 1 drivers
v0x600000074630_10 .net v0x600000074630 10, 7 0, L_0x60000195e060; 1 drivers
v0x600000074630_11 .net v0x600000074630 11, 7 0, v0x600000078bd0_0; 1 drivers
v0x600000074630_12 .net v0x600000074630 12, 7 0, v0x60000007a130_0; 1 drivers
v0x600000074630_13 .net v0x600000074630 13, 7 0, v0x60000007b690_0; 1 drivers
v0x600000074630_14 .net v0x600000074630 14, 7 0, v0x60000007cc60_0; 1 drivers
v0x600000074630_15 .net v0x600000074630 15, 7 0, L_0x60000195df10; 1 drivers
v0x600000074630_16 .net v0x600000074630 16, 7 0, v0x60000007e1c0_0; 1 drivers
v0x600000074630_17 .net v0x600000074630 17, 7 0, v0x60000007f720_0; 1 drivers
v0x600000074630_18 .net v0x600000074630 18, 7 0, v0x600000070cf0_0; 1 drivers
v0x600000074630_19 .net v0x600000074630 19, 7 0, v0x600000072250_0; 1 drivers
v0x6000000746c0_0 .net "act_ready", 0 0, L_0x600000343160;  1 drivers
v0x600000074750_0 .net "act_valid", 0 0, v0x60000000bb10_0;  1 drivers
v0x6000000747e0_0 .net "busy", 0 0, L_0x6000019518f0;  alias, 1 drivers
v0x600000074870_0 .net "cfg_k_tiles", 15 0, L_0x60000034d900;  alias, 1 drivers
L_0x1180524a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000074900_0 .net "clear_acc", 0 0, L_0x1180524a0;  1 drivers
v0x600000074990_0 .net "clk", 0 0, v0x6000000001b0_0;  alias, 1 drivers
v0x600000074a20_0 .var "cycle_count", 15 0;
v0x600000074ab0_0 .var "cycle_count_next", 15 0;
v0x60000006cea0_5 .array/port v0x60000006cea0, 5;
v0x600000074b40 .array "deskew_output", 3 0;
v0x600000074b40_0 .net v0x600000074b40 0, 31 0, v0x60000006cea0_5; 1 drivers
v0x60000006cfc0_3 .array/port v0x60000006cfc0, 3;
v0x600000074b40_1 .net v0x600000074b40 1, 31 0, v0x60000006cfc0_3; 1 drivers
v0x60000006d0e0_1 .array/port v0x60000006d0e0, 1;
v0x600000074b40_2 .net v0x600000074b40 2, 31 0, v0x60000006d0e0_1; 1 drivers
v0x600000074b40_3 .net v0x600000074b40 3, 31 0, L_0x600001951490; 1 drivers
v0x600000074bd0_0 .net "done", 0 0, L_0x6000003430c0;  alias, 1 drivers
L_0x118052380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600000074c60_0 .net "drain_delay", 15 0, L_0x118052380;  1 drivers
v0x600000074cf0_0 .net "pe_enable", 0 0, L_0x600001951810;  1 drivers
v0x600000074d80 .array "psum_bottom", 3 0;
v0x600000074d80_0 .net v0x600000074d80 0, 31 0, L_0x600001951180; 1 drivers
v0x600000074d80_1 .net v0x600000074d80 1, 31 0, L_0x600001951260; 1 drivers
v0x600000074d80_2 .net v0x600000074d80 2, 31 0, L_0x600001951340; 1 drivers
v0x600000074d80_3 .net v0x600000074d80 3, 31 0, L_0x600001951420; 1 drivers
L_0x118050568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000074e10 .array "psum_v", 19 0;
v0x600000074e10_0 .net v0x600000074e10 0, 31 0, L_0x118050568; 1 drivers
L_0x1180505b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000074e10_1 .net v0x600000074e10 1, 31 0, L_0x1180505b0; 1 drivers
L_0x1180505f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000074e10_2 .net v0x600000074e10 2, 31 0, L_0x1180505f8; 1 drivers
L_0x118050640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000074e10_3 .net v0x600000074e10 3, 31 0, L_0x118050640; 1 drivers
v0x600000074e10_4 .net v0x600000074e10 4, 31 0, v0x60000006e490_0; 1 drivers
v0x600000074e10_5 .net v0x600000074e10 5, 31 0, v0x60000006f9f0_0; 1 drivers
v0x600000074e10_6 .net v0x600000074e10 6, 31 0, v0x600000060fc0_0; 1 drivers
v0x600000074e10_7 .net v0x600000074e10 7, 31 0, v0x600000062520_0; 1 drivers
v0x600000074e10_8 .net v0x600000074e10 8, 31 0, v0x600000063a80_0; 1 drivers
v0x600000074e10_9 .net v0x600000074e10 9, 31 0, v0x600000065050_0; 1 drivers
v0x600000074e10_10 .net v0x600000074e10 10, 31 0, v0x6000000665b0_0; 1 drivers
v0x600000074e10_11 .net v0x600000074e10 11, 31 0, v0x600000067b10_0; 1 drivers
v0x600000074e10_12 .net v0x600000074e10 12, 31 0, v0x6000000790e0_0; 1 drivers
v0x600000074e10_13 .net v0x600000074e10 13, 31 0, v0x60000007a640_0; 1 drivers
v0x600000074e10_14 .net v0x600000074e10 14, 31 0, v0x60000007bba0_0; 1 drivers
v0x600000074e10_15 .net v0x600000074e10 15, 31 0, v0x60000007d170_0; 1 drivers
v0x600000074e10_16 .net v0x600000074e10 16, 31 0, v0x60000007e6d0_0; 1 drivers
v0x600000074e10_17 .net v0x600000074e10 17, 31 0, v0x60000007fc30_0; 1 drivers
v0x600000074e10_18 .net v0x600000074e10 18, 31 0, v0x600000071200_0; 1 drivers
v0x600000074e10_19 .net v0x600000074e10 19, 31 0, v0x600000072760_0; 1 drivers
v0x600000074ea0_0 .net "result_data", 127 0, L_0x600000342c60;  alias, 1 drivers
L_0x1180524e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000074f30_0 .net "result_ready", 0 0, L_0x1180524e8;  1 drivers
v0x600000074fc0_0 .net "result_valid", 0 0, L_0x6000019519d0;  alias, 1 drivers
v0x600000075050_0 .net "rst_n", 0 0, v0x600000000a20_0;  alias, 1 drivers
v0x6000000750e0_0 .net "skew_enable", 0 0, L_0x600001951880;  1 drivers
v0x600000075170 .array "skew_input", 3 0;
v0x600000075170_0 .net v0x600000075170 0, 7 0, L_0x60000034da40; 1 drivers
v0x600000075170_1 .net v0x600000075170 1, 7 0, L_0x60000034db80; 1 drivers
v0x600000075170_2 .net v0x600000075170 2, 7 0, L_0x60000034dcc0; 1 drivers
v0x600000075170_3 .net v0x600000075170 3, 7 0, L_0x60000034de00; 1 drivers
v0x600000075200 .array "skew_output", 3 0;
v0x600000075200_0 .net v0x600000075200 0, 7 0, v0x60000006d200_0; 1 drivers
v0x600000075200_1 .net v0x600000075200 1, 7 0, v0x60000006d4d0_0; 1 drivers
v0x600000075200_2 .net v0x600000075200 2, 7 0, v0x60000006d7a0_0; 1 drivers
v0x600000075200_3 .net v0x600000075200 3, 7 0, v0x60000006da70_0; 1 drivers
v0x600000075290_0 .net "start", 0 0, v0x60000000e010_0;  1 drivers
v0x600000075320_0 .var "state", 2 0;
v0x6000000753b0_0 .var "state_next", 2 0;
v0x600000075440_0 .net "weight_load_col", 1 0, v0x60000000f4e0_0;  1 drivers
v0x6000000754d0_0 .net "weight_load_data", 31 0, L_0x600000343520;  1 drivers
v0x600000075560_0 .net "weight_load_en", 0 0, v0x60000000f570_0;  1 drivers
E_0x600002728640/0 .event anyedge, v0x600000075320_0, v0x600000074a20_0, v0x600000075290_0, v0x600000075560_0;
E_0x600002728640/1 .event anyedge, v0x600000074870_0, v0x600000074c60_0;
E_0x600002728640 .event/or E_0x600002728640/0, E_0x600002728640/1;
L_0x60000034d9a0 .part v0x60000000b9f0_0, 0, 8;
L_0x118050448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x60000034da40 .functor MUXZ 8, L_0x118050448, L_0x60000034d9a0, v0x60000000bb10_0, C4<>;
L_0x60000034dae0 .part v0x60000000b9f0_0, 8, 8;
L_0x118050490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x60000034db80 .functor MUXZ 8, L_0x118050490, L_0x60000034dae0, v0x60000000bb10_0, C4<>;
L_0x60000034dc20 .part v0x60000000b9f0_0, 16, 8;
L_0x1180504d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x60000034dcc0 .functor MUXZ 8, L_0x1180504d8, L_0x60000034dc20, v0x60000000bb10_0, C4<>;
L_0x60000034dd60 .part v0x60000000b9f0_0, 24, 8;
L_0x118050520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x60000034de00 .functor MUXZ 8, L_0x118050520, L_0x60000034dd60, v0x60000000bb10_0, C4<>;
L_0x60000034dfe0 .part L_0x600000343520, 0, 8;
L_0x60000034e800 .part L_0x600000343520, 0, 8;
L_0x60000034f020 .part L_0x600000343520, 0, 8;
L_0x60000034f840 .part L_0x600000343520, 0, 8;
L_0x60000034ba20 .part L_0x600000343520, 8, 8;
L_0x60000034b3e0 .part L_0x600000343520, 8, 8;
L_0x60000034ac60 .part L_0x600000343520, 8, 8;
L_0x600000349d60 .part L_0x600000343520, 8, 8;
L_0x600000349680 .part L_0x600000343520, 16, 8;
L_0x600000348d20 .part L_0x600000343520, 16, 8;
L_0x60000034a300 .part L_0x600000343520, 16, 8;
L_0x600000340500 .part L_0x600000343520, 16, 8;
L_0x600000340d20 .part L_0x600000343520, 24, 8;
L_0x600000341540 .part L_0x600000343520, 24, 8;
L_0x600000341d60 .part L_0x600000343520, 24, 8;
L_0x600000342580 .part L_0x600000343520, 24, 8;
L_0x600000342c60 .concat8 [ 32 32 32 32], L_0x600001951500, L_0x600001951570, L_0x6000019515e0, L_0x600001951650;
L_0x600000342d00 .cmp/eq 3, v0x600000075320_0, L_0x118052188;
L_0x600000342da0 .cmp/eq 3, v0x600000075320_0, L_0x1180521d0;
L_0x600000342e40 .cmp/eq 3, v0x600000075320_0, L_0x118052218;
L_0x600000342ee0 .reduce/nor v0x60000000f570_0;
L_0x600000342f80 .cmp/ne 3, v0x600000075320_0, L_0x118052260;
L_0x600000343020 .cmp/ne 3, v0x600000075320_0, L_0x1180522a8;
L_0x6000003430c0 .cmp/eq 3, v0x600000075320_0, L_0x1180522f0;
L_0x600000343160 .cmp/eq 3, v0x600000075320_0, L_0x118052338;
L_0x600000343200 .cmp/eq 3, v0x600000075320_0, L_0x1180523c8;
L_0x6000003432a0 .cmp/ge 16, v0x600000074a20_0, L_0x118052380;
L_0x600000343340 .concat [ 16 16 0 0], v0x600000074a20_0, L_0x118052410;
L_0x6000003433e0 .arith/sum 32, L_0x118052a88, L_0x118052458;
L_0x600000343480 .cmp/gt 32, L_0x6000003433e0, L_0x600000343340;
S_0x124f751a0 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x124f53fb0;
 .timescale 0 0;
P_0x600001c57380 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x600001c573c0 .param/l "col" 1 7 248, +C4<00>;
L_0x600001951180 .functor BUFZ 32, v0x60000007e6d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x124f72b50 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x124f751a0;
 .timescale 0 0;
v0x60000006cea0 .array "delay_stages", 5 0, 31 0;
v0x60000006cf30_0 .var/i "i", 31 0;
S_0x124f70500 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x124f53fb0;
 .timescale 0 0;
P_0x600001c57300 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x600001c57340 .param/l "col" 1 7 248, +C4<01>;
L_0x600001951260 .functor BUFZ 32, v0x60000007fc30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x124f6deb0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x124f70500;
 .timescale 0 0;
v0x60000006cfc0 .array "delay_stages", 3 0, 31 0;
v0x60000006d050_0 .var/i "i", 31 0;
S_0x124f6b860 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x124f53fb0;
 .timescale 0 0;
P_0x600001c57400 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x600001c57440 .param/l "col" 1 7 248, +C4<010>;
L_0x600001951340 .functor BUFZ 32, v0x600000071200_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x124f69210 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x124f6b860;
 .timescale 0 0;
v0x60000006d0e0 .array "delay_stages", 1 0, 31 0;
v0x60000006d170_0 .var/i "i", 31 0;
S_0x124f66bc0 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x124f53fb0;
 .timescale 0 0;
P_0x600001c57480 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x600001c574c0 .param/l "col" 1 7 248, +C4<011>;
L_0x600001951420 .functor BUFZ 32, v0x600000072760_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x124f64570 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x124f66bc0;
 .timescale 0 0;
L_0x600001951490 .functor BUFZ 32, L_0x600001951420, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x124f61f20 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x124f53fb0;
 .timescale 0 0;
P_0x6000027288c0 .param/l "row" 1 7 142, +C4<00>;
v0x60000006d290_0 .net *"_ivl_1", 7 0, L_0x60000034d9a0;  1 drivers
v0x60000006d320_0 .net/2u *"_ivl_2", 7 0, L_0x118050448;  1 drivers
S_0x124f5f8d0 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x124f61f20;
 .timescale 0 0;
v0x60000006d200_0 .var "out_reg", 7 0;
S_0x124f5d280 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x124f53fb0;
 .timescale 0 0;
P_0x600002728940 .param/l "row" 1 7 142, +C4<01>;
v0x60000006d560_0 .net *"_ivl_1", 7 0, L_0x60000034dae0;  1 drivers
v0x60000006d5f0_0 .net/2u *"_ivl_2", 7 0, L_0x118050490;  1 drivers
S_0x124f5ac30 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x124f5d280;
 .timescale 0 0;
v0x60000006d3b0 .array "delay_stages", 0 0, 7 0;
v0x60000006d440_0 .var/i "i", 31 0;
v0x60000006d4d0_0 .var "out_reg", 7 0;
S_0x124f585e0 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x124f53fb0;
 .timescale 0 0;
P_0x6000027289c0 .param/l "row" 1 7 142, +C4<010>;
v0x60000006d830_0 .net *"_ivl_1", 7 0, L_0x60000034dc20;  1 drivers
v0x60000006d8c0_0 .net/2u *"_ivl_2", 7 0, L_0x1180504d8;  1 drivers
S_0x124f55f90 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x124f585e0;
 .timescale 0 0;
v0x60000006d680 .array "delay_stages", 1 0, 7 0;
v0x60000006d710_0 .var/i "i", 31 0;
v0x60000006d7a0_0 .var "out_reg", 7 0;
S_0x124f80900 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x124f53fb0;
 .timescale 0 0;
P_0x600002728a40 .param/l "row" 1 7 142, +C4<011>;
v0x60000006db00_0 .net *"_ivl_1", 7 0, L_0x60000034dd60;  1 drivers
v0x60000006db90_0 .net/2u *"_ivl_2", 7 0, L_0x118050520;  1 drivers
S_0x124f80a70 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x124f80900;
 .timescale 0 0;
v0x60000006d950 .array "delay_stages", 2 0, 7 0;
v0x60000006d9e0_0 .var/i "i", 31 0;
v0x60000006da70_0 .var "out_reg", 7 0;
S_0x124f7af40 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x124f53fb0;
 .timescale 0 0;
P_0x600002728880 .param/l "row" 1 7 213, +C4<00>;
S_0x124f7b0b0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x124f7af40;
 .timescale 0 0;
P_0x600002728b00 .param/l "col" 1 7 214, +C4<00>;
L_0x60000195df80 .functor AND 1, v0x60000000f570_0, L_0x60000034df40, C4<1>, C4<1>;
L_0x60000195de30 .functor AND 1, L_0x60000034e120, v0x60000000e010_0, C4<1>, C4<1>;
L_0x60000195dea0 .functor OR 1, L_0x60000034e080, L_0x60000195de30, C4<0>, C4<0>;
L_0x60000195dd50 .functor AND 1, L_0x1180524a0, L_0x60000195dea0, C4<1>, C4<1>;
L_0x60000195ddc0 .functor AND 1, L_0x60000195dd50, L_0x60000034e260, C4<1>, C4<1>;
v0x60000006e760_0 .net *"_ivl_0", 2 0, L_0x60000034dea0;  1 drivers
L_0x118050718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000006e7f0_0 .net/2u *"_ivl_11", 2 0, L_0x118050718;  1 drivers
v0x60000006e880_0 .net *"_ivl_13", 0 0, L_0x60000034e080;  1 drivers
L_0x118050760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000006e910_0 .net/2u *"_ivl_15", 2 0, L_0x118050760;  1 drivers
v0x60000006e9a0_0 .net *"_ivl_17", 0 0, L_0x60000034e120;  1 drivers
v0x60000006ea30_0 .net *"_ivl_20", 0 0, L_0x60000195de30;  1 drivers
v0x60000006eac0_0 .net *"_ivl_22", 0 0, L_0x60000195dea0;  1 drivers
v0x60000006eb50_0 .net *"_ivl_24", 0 0, L_0x60000195dd50;  1 drivers
v0x60000006ebe0_0 .net *"_ivl_25", 31 0, L_0x60000034e1c0;  1 drivers
L_0x1180507a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000006ec70_0 .net *"_ivl_28", 15 0, L_0x1180507a8;  1 drivers
L_0x1180507f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000006ed00_0 .net/2u *"_ivl_29", 31 0, L_0x1180507f0;  1 drivers
L_0x118050688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000006ed90_0 .net *"_ivl_3", 0 0, L_0x118050688;  1 drivers
v0x60000006ee20_0 .net *"_ivl_31", 0 0, L_0x60000034e260;  1 drivers
L_0x1180506d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000006eeb0_0 .net/2u *"_ivl_4", 2 0, L_0x1180506d0;  1 drivers
v0x60000006ef40_0 .net *"_ivl_6", 0 0, L_0x60000034df40;  1 drivers
v0x60000006efd0_0 .net "do_clear", 0 0, L_0x60000195ddc0;  1 drivers
v0x60000006f060_0 .net "load_weight", 0 0, L_0x60000195df80;  1 drivers
v0x60000006f0f0_0 .net "weight_in", 7 0, L_0x60000034dfe0;  1 drivers
L_0x60000034dea0 .concat [ 2 1 0 0], v0x60000000f4e0_0, L_0x118050688;
L_0x60000034df40 .cmp/eq 3, L_0x60000034dea0, L_0x1180506d0;
L_0x60000034e080 .cmp/eq 3, v0x600000075320_0, L_0x118050718;
L_0x60000034e120 .cmp/eq 3, v0x600000075320_0, L_0x118050760;
L_0x60000034e1c0 .concat [ 16 16 0 0], v0x600000074a20_0, L_0x1180507a8;
L_0x60000034e260 .cmp/eq 32, L_0x60000034e1c0, L_0x1180507f0;
S_0x124f788f0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x124f7b0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001c57680 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001c576c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000006dc20_0 .net *"_ivl_11", 0 0, L_0x60000034e4e0;  1 drivers
v0x60000006dcb0_0 .net *"_ivl_12", 15 0, L_0x60000034e580;  1 drivers
v0x60000006dd40_0 .net/s *"_ivl_4", 15 0, L_0x60000034e300;  1 drivers
v0x60000006ddd0_0 .net/s *"_ivl_6", 15 0, L_0x60000034e3a0;  1 drivers
v0x60000006de60_0 .net/s "a_signed", 7 0, v0x60000006e010_0;  1 drivers
v0x60000006def0_0 .net "act_in", 7 0, L_0x60000195e140;  alias, 1 drivers
v0x60000006df80_0 .var "act_out", 7 0;
v0x60000006e010_0 .var "act_reg", 7 0;
v0x60000006e0a0_0 .net "clear_acc", 0 0, L_0x60000195ddc0;  alias, 1 drivers
v0x60000006e130_0 .net "clk", 0 0, v0x6000000001b0_0;  alias, 1 drivers
v0x60000006e1c0_0 .net "enable", 0 0, L_0x600001951810;  alias, 1 drivers
v0x60000006e250_0 .net "load_weight", 0 0, L_0x60000195df80;  alias, 1 drivers
v0x60000006e2e0_0 .net/s "product", 15 0, L_0x60000034e440;  1 drivers
v0x60000006e370_0 .net/s "product_ext", 31 0, L_0x60000034e620;  1 drivers
v0x60000006e400_0 .net "psum_in", 31 0, L_0x118050568;  alias, 1 drivers
v0x60000006e490_0 .var "psum_out", 31 0;
v0x60000006e520_0 .net "rst_n", 0 0, v0x600000000a20_0;  alias, 1 drivers
v0x60000006e5b0_0 .net/s "w_signed", 7 0, v0x60000006e6d0_0;  1 drivers
v0x60000006e640_0 .net "weight_in", 7 0, L_0x60000034dfe0;  alias, 1 drivers
v0x60000006e6d0_0 .var "weight_reg", 7 0;
L_0x60000034e300 .extend/s 16, v0x60000006e010_0;
L_0x60000034e3a0 .extend/s 16, v0x60000006e6d0_0;
L_0x60000034e440 .arith/mult 16, L_0x60000034e300, L_0x60000034e3a0;
L_0x60000034e4e0 .part L_0x60000034e440, 15, 1;
LS_0x60000034e580_0_0 .concat [ 1 1 1 1], L_0x60000034e4e0, L_0x60000034e4e0, L_0x60000034e4e0, L_0x60000034e4e0;
LS_0x60000034e580_0_4 .concat [ 1 1 1 1], L_0x60000034e4e0, L_0x60000034e4e0, L_0x60000034e4e0, L_0x60000034e4e0;
LS_0x60000034e580_0_8 .concat [ 1 1 1 1], L_0x60000034e4e0, L_0x60000034e4e0, L_0x60000034e4e0, L_0x60000034e4e0;
LS_0x60000034e580_0_12 .concat [ 1 1 1 1], L_0x60000034e4e0, L_0x60000034e4e0, L_0x60000034e4e0, L_0x60000034e4e0;
L_0x60000034e580 .concat [ 4 4 4 4], LS_0x60000034e580_0_0, LS_0x60000034e580_0_4, LS_0x60000034e580_0_8, LS_0x60000034e580_0_12;
L_0x60000034e620 .concat [ 16 16 0 0], L_0x60000034e440, L_0x60000034e580;
S_0x124f78a60 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x124f7af40;
 .timescale 0 0;
P_0x600002728c80 .param/l "col" 1 7 214, +C4<01>;
L_0x60000195db90 .functor AND 1, v0x60000000f570_0, L_0x60000034e760, C4<1>, C4<1>;
L_0x60000195dc00 .functor AND 1, L_0x60000034e940, v0x60000000e010_0, C4<1>, C4<1>;
L_0x60000195dab0 .functor OR 1, L_0x60000034e8a0, L_0x60000195dc00, C4<0>, C4<0>;
L_0x60000195db20 .functor AND 1, L_0x1180524a0, L_0x60000195dab0, C4<1>, C4<1>;
L_0x60000195d9d0 .functor AND 1, L_0x60000195db20, L_0x60000034ea80, C4<1>, C4<1>;
v0x60000006fcc0_0 .net *"_ivl_0", 2 0, L_0x60000034e6c0;  1 drivers
L_0x1180508c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000006fd50_0 .net/2u *"_ivl_11", 2 0, L_0x1180508c8;  1 drivers
v0x60000006fde0_0 .net *"_ivl_13", 0 0, L_0x60000034e8a0;  1 drivers
L_0x118050910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000006fe70_0 .net/2u *"_ivl_15", 2 0, L_0x118050910;  1 drivers
v0x60000006ff00_0 .net *"_ivl_17", 0 0, L_0x60000034e940;  1 drivers
v0x600000060000_0 .net *"_ivl_20", 0 0, L_0x60000195dc00;  1 drivers
v0x600000060090_0 .net *"_ivl_22", 0 0, L_0x60000195dab0;  1 drivers
v0x600000060120_0 .net *"_ivl_24", 0 0, L_0x60000195db20;  1 drivers
v0x6000000601b0_0 .net *"_ivl_25", 31 0, L_0x60000034e9e0;  1 drivers
L_0x118050958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000060240_0 .net *"_ivl_28", 15 0, L_0x118050958;  1 drivers
L_0x1180509a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000000602d0_0 .net/2u *"_ivl_29", 31 0, L_0x1180509a0;  1 drivers
L_0x118050838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000060360_0 .net *"_ivl_3", 0 0, L_0x118050838;  1 drivers
v0x6000000603f0_0 .net *"_ivl_31", 0 0, L_0x60000034ea80;  1 drivers
L_0x118050880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600000060480_0 .net/2u *"_ivl_4", 2 0, L_0x118050880;  1 drivers
v0x600000060510_0 .net *"_ivl_6", 0 0, L_0x60000034e760;  1 drivers
v0x6000000605a0_0 .net "do_clear", 0 0, L_0x60000195d9d0;  1 drivers
v0x600000060630_0 .net "load_weight", 0 0, L_0x60000195db90;  1 drivers
v0x6000000606c0_0 .net "weight_in", 7 0, L_0x60000034e800;  1 drivers
L_0x60000034e6c0 .concat [ 2 1 0 0], v0x60000000f4e0_0, L_0x118050838;
L_0x60000034e760 .cmp/eq 3, L_0x60000034e6c0, L_0x118050880;
L_0x60000034e8a0 .cmp/eq 3, v0x600000075320_0, L_0x1180508c8;
L_0x60000034e940 .cmp/eq 3, v0x600000075320_0, L_0x118050910;
L_0x60000034e9e0 .concat [ 16 16 0 0], v0x600000074a20_0, L_0x118050958;
L_0x60000034ea80 .cmp/eq 32, L_0x60000034e9e0, L_0x1180509a0;
S_0x124f762a0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x124f78a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001c57700 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001c57740 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000006f180_0 .net *"_ivl_11", 0 0, L_0x60000034ed00;  1 drivers
v0x60000006f210_0 .net *"_ivl_12", 15 0, L_0x60000034eda0;  1 drivers
v0x60000006f2a0_0 .net/s *"_ivl_4", 15 0, L_0x60000034eb20;  1 drivers
v0x60000006f330_0 .net/s *"_ivl_6", 15 0, L_0x60000034ebc0;  1 drivers
v0x60000006f3c0_0 .net/s "a_signed", 7 0, v0x60000006f570_0;  1 drivers
v0x60000006f450_0 .net "act_in", 7 0, v0x60000006df80_0;  alias, 1 drivers
v0x60000006f4e0_0 .var "act_out", 7 0;
v0x60000006f570_0 .var "act_reg", 7 0;
v0x60000006f600_0 .net "clear_acc", 0 0, L_0x60000195d9d0;  alias, 1 drivers
v0x60000006f690_0 .net "clk", 0 0, v0x6000000001b0_0;  alias, 1 drivers
v0x60000006f720_0 .net "enable", 0 0, L_0x600001951810;  alias, 1 drivers
v0x60000006f7b0_0 .net "load_weight", 0 0, L_0x60000195db90;  alias, 1 drivers
v0x60000006f840_0 .net/s "product", 15 0, L_0x60000034ec60;  1 drivers
v0x60000006f8d0_0 .net/s "product_ext", 31 0, L_0x60000034ee40;  1 drivers
v0x60000006f960_0 .net "psum_in", 31 0, L_0x1180505b0;  alias, 1 drivers
v0x60000006f9f0_0 .var "psum_out", 31 0;
v0x60000006fa80_0 .net "rst_n", 0 0, v0x600000000a20_0;  alias, 1 drivers
v0x60000006fb10_0 .net/s "w_signed", 7 0, v0x60000006fc30_0;  1 drivers
v0x60000006fba0_0 .net "weight_in", 7 0, L_0x60000034e800;  alias, 1 drivers
v0x60000006fc30_0 .var "weight_reg", 7 0;
L_0x60000034eb20 .extend/s 16, v0x60000006f570_0;
L_0x60000034ebc0 .extend/s 16, v0x60000006fc30_0;
L_0x60000034ec60 .arith/mult 16, L_0x60000034eb20, L_0x60000034ebc0;
L_0x60000034ed00 .part L_0x60000034ec60, 15, 1;
LS_0x60000034eda0_0_0 .concat [ 1 1 1 1], L_0x60000034ed00, L_0x60000034ed00, L_0x60000034ed00, L_0x60000034ed00;
LS_0x60000034eda0_0_4 .concat [ 1 1 1 1], L_0x60000034ed00, L_0x60000034ed00, L_0x60000034ed00, L_0x60000034ed00;
LS_0x60000034eda0_0_8 .concat [ 1 1 1 1], L_0x60000034ed00, L_0x60000034ed00, L_0x60000034ed00, L_0x60000034ed00;
LS_0x60000034eda0_0_12 .concat [ 1 1 1 1], L_0x60000034ed00, L_0x60000034ed00, L_0x60000034ed00, L_0x60000034ed00;
L_0x60000034eda0 .concat [ 4 4 4 4], LS_0x60000034eda0_0_0, LS_0x60000034eda0_0_4, LS_0x60000034eda0_0_8, LS_0x60000034eda0_0_12;
L_0x60000034ee40 .concat [ 16 16 0 0], L_0x60000034ec60, L_0x60000034eda0;
S_0x124f76410 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x124f7af40;
 .timescale 0 0;
P_0x600002728d80 .param/l "col" 1 7 214, +C4<010>;
L_0x60000195ea70 .functor AND 1, v0x60000000f570_0, L_0x60000034ef80, C4<1>, C4<1>;
L_0x60000195ea00 .functor AND 1, L_0x60000034f160, v0x60000000e010_0, C4<1>, C4<1>;
L_0x60000195e990 .functor OR 1, L_0x60000034f0c0, L_0x60000195ea00, C4<0>, C4<0>;
L_0x60000195d420 .functor AND 1, L_0x1180524a0, L_0x60000195e990, C4<1>, C4<1>;
L_0x60000195ce70 .functor AND 1, L_0x60000195d420, L_0x60000034f2a0, C4<1>, C4<1>;
v0x600000061290_0 .net *"_ivl_0", 3 0, L_0x60000034eee0;  1 drivers
L_0x118050a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000061320_0 .net/2u *"_ivl_11", 2 0, L_0x118050a78;  1 drivers
v0x6000000613b0_0 .net *"_ivl_13", 0 0, L_0x60000034f0c0;  1 drivers
L_0x118050ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000061440_0 .net/2u *"_ivl_15", 2 0, L_0x118050ac0;  1 drivers
v0x6000000614d0_0 .net *"_ivl_17", 0 0, L_0x60000034f160;  1 drivers
v0x600000061560_0 .net *"_ivl_20", 0 0, L_0x60000195ea00;  1 drivers
v0x6000000615f0_0 .net *"_ivl_22", 0 0, L_0x60000195e990;  1 drivers
v0x600000061680_0 .net *"_ivl_24", 0 0, L_0x60000195d420;  1 drivers
v0x600000061710_0 .net *"_ivl_25", 31 0, L_0x60000034f200;  1 drivers
L_0x118050b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000000617a0_0 .net *"_ivl_28", 15 0, L_0x118050b08;  1 drivers
L_0x118050b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000061830_0 .net/2u *"_ivl_29", 31 0, L_0x118050b50;  1 drivers
L_0x1180509e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000000618c0_0 .net *"_ivl_3", 1 0, L_0x1180509e8;  1 drivers
v0x600000061950_0 .net *"_ivl_31", 0 0, L_0x60000034f2a0;  1 drivers
L_0x118050a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000000619e0_0 .net/2u *"_ivl_4", 3 0, L_0x118050a30;  1 drivers
v0x600000061a70_0 .net *"_ivl_6", 0 0, L_0x60000034ef80;  1 drivers
v0x600000061b00_0 .net "do_clear", 0 0, L_0x60000195ce70;  1 drivers
v0x600000061b90_0 .net "load_weight", 0 0, L_0x60000195ea70;  1 drivers
v0x600000061c20_0 .net "weight_in", 7 0, L_0x60000034f020;  1 drivers
L_0x60000034eee0 .concat [ 2 2 0 0], v0x60000000f4e0_0, L_0x1180509e8;
L_0x60000034ef80 .cmp/eq 4, L_0x60000034eee0, L_0x118050a30;
L_0x60000034f0c0 .cmp/eq 3, v0x600000075320_0, L_0x118050a78;
L_0x60000034f160 .cmp/eq 3, v0x600000075320_0, L_0x118050ac0;
L_0x60000034f200 .concat [ 16 16 0 0], v0x600000074a20_0, L_0x118050b08;
L_0x60000034f2a0 .cmp/eq 32, L_0x60000034f200, L_0x118050b50;
S_0x124f73c50 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x124f76410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001c57780 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001c577c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000060750_0 .net *"_ivl_11", 0 0, L_0x60000034f520;  1 drivers
v0x6000000607e0_0 .net *"_ivl_12", 15 0, L_0x60000034f5c0;  1 drivers
v0x600000060870_0 .net/s *"_ivl_4", 15 0, L_0x60000034f340;  1 drivers
v0x600000060900_0 .net/s *"_ivl_6", 15 0, L_0x60000034f3e0;  1 drivers
v0x600000060990_0 .net/s "a_signed", 7 0, v0x600000060b40_0;  1 drivers
v0x600000060a20_0 .net "act_in", 7 0, v0x60000006f4e0_0;  alias, 1 drivers
v0x600000060ab0_0 .var "act_out", 7 0;
v0x600000060b40_0 .var "act_reg", 7 0;
v0x600000060bd0_0 .net "clear_acc", 0 0, L_0x60000195ce70;  alias, 1 drivers
v0x600000060c60_0 .net "clk", 0 0, v0x6000000001b0_0;  alias, 1 drivers
v0x600000060cf0_0 .net "enable", 0 0, L_0x600001951810;  alias, 1 drivers
v0x600000060d80_0 .net "load_weight", 0 0, L_0x60000195ea70;  alias, 1 drivers
v0x600000060e10_0 .net/s "product", 15 0, L_0x60000034f480;  1 drivers
v0x600000060ea0_0 .net/s "product_ext", 31 0, L_0x60000034f660;  1 drivers
v0x600000060f30_0 .net "psum_in", 31 0, L_0x1180505f8;  alias, 1 drivers
v0x600000060fc0_0 .var "psum_out", 31 0;
v0x600000061050_0 .net "rst_n", 0 0, v0x600000000a20_0;  alias, 1 drivers
v0x6000000610e0_0 .net/s "w_signed", 7 0, v0x600000061200_0;  1 drivers
v0x600000061170_0 .net "weight_in", 7 0, L_0x60000034f020;  alias, 1 drivers
v0x600000061200_0 .var "weight_reg", 7 0;
L_0x60000034f340 .extend/s 16, v0x600000060b40_0;
L_0x60000034f3e0 .extend/s 16, v0x600000061200_0;
L_0x60000034f480 .arith/mult 16, L_0x60000034f340, L_0x60000034f3e0;
L_0x60000034f520 .part L_0x60000034f480, 15, 1;
LS_0x60000034f5c0_0_0 .concat [ 1 1 1 1], L_0x60000034f520, L_0x60000034f520, L_0x60000034f520, L_0x60000034f520;
LS_0x60000034f5c0_0_4 .concat [ 1 1 1 1], L_0x60000034f520, L_0x60000034f520, L_0x60000034f520, L_0x60000034f520;
LS_0x60000034f5c0_0_8 .concat [ 1 1 1 1], L_0x60000034f520, L_0x60000034f520, L_0x60000034f520, L_0x60000034f520;
LS_0x60000034f5c0_0_12 .concat [ 1 1 1 1], L_0x60000034f520, L_0x60000034f520, L_0x60000034f520, L_0x60000034f520;
L_0x60000034f5c0 .concat [ 4 4 4 4], LS_0x60000034f5c0_0_0, LS_0x60000034f5c0_0_4, LS_0x60000034f5c0_0_8, LS_0x60000034f5c0_0_12;
L_0x60000034f660 .concat [ 16 16 0 0], L_0x60000034f480, L_0x60000034f5c0;
S_0x124f73dc0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x124f7af40;
 .timescale 0 0;
P_0x600002728c40 .param/l "col" 1 7 214, +C4<011>;
L_0x60000195c150 .functor AND 1, v0x60000000f570_0, L_0x60000034f7a0, C4<1>, C4<1>;
L_0x60000195cfc0 .functor AND 1, L_0x60000034f980, v0x60000000e010_0, C4<1>, C4<1>;
L_0x60000195cf50 .functor OR 1, L_0x60000034f8e0, L_0x60000195cfc0, C4<0>, C4<0>;
L_0x60000195cee0 .functor AND 1, L_0x1180524a0, L_0x60000195cf50, C4<1>, C4<1>;
L_0x60000195d340 .functor AND 1, L_0x60000195cee0, L_0x60000034fac0, C4<1>, C4<1>;
v0x6000000627f0_0 .net *"_ivl_0", 3 0, L_0x60000034f700;  1 drivers
L_0x118050c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000062880_0 .net/2u *"_ivl_11", 2 0, L_0x118050c28;  1 drivers
v0x600000062910_0 .net *"_ivl_13", 0 0, L_0x60000034f8e0;  1 drivers
L_0x118050c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000000629a0_0 .net/2u *"_ivl_15", 2 0, L_0x118050c70;  1 drivers
v0x600000062a30_0 .net *"_ivl_17", 0 0, L_0x60000034f980;  1 drivers
v0x600000062ac0_0 .net *"_ivl_20", 0 0, L_0x60000195cfc0;  1 drivers
v0x600000062b50_0 .net *"_ivl_22", 0 0, L_0x60000195cf50;  1 drivers
v0x600000062be0_0 .net *"_ivl_24", 0 0, L_0x60000195cee0;  1 drivers
v0x600000062c70_0 .net *"_ivl_25", 31 0, L_0x60000034fa20;  1 drivers
L_0x118050cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000062d00_0 .net *"_ivl_28", 15 0, L_0x118050cb8;  1 drivers
L_0x118050d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000062d90_0 .net/2u *"_ivl_29", 31 0, L_0x118050d00;  1 drivers
L_0x118050b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000062e20_0 .net *"_ivl_3", 1 0, L_0x118050b98;  1 drivers
v0x600000062eb0_0 .net *"_ivl_31", 0 0, L_0x60000034fac0;  1 drivers
L_0x118050be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600000062f40_0 .net/2u *"_ivl_4", 3 0, L_0x118050be0;  1 drivers
v0x600000062fd0_0 .net *"_ivl_6", 0 0, L_0x60000034f7a0;  1 drivers
v0x600000063060_0 .net "do_clear", 0 0, L_0x60000195d340;  1 drivers
v0x6000000630f0_0 .net "load_weight", 0 0, L_0x60000195c150;  1 drivers
v0x600000063180_0 .net "weight_in", 7 0, L_0x60000034f840;  1 drivers
L_0x60000034f700 .concat [ 2 2 0 0], v0x60000000f4e0_0, L_0x118050b98;
L_0x60000034f7a0 .cmp/eq 4, L_0x60000034f700, L_0x118050be0;
L_0x60000034f8e0 .cmp/eq 3, v0x600000075320_0, L_0x118050c28;
L_0x60000034f980 .cmp/eq 3, v0x600000075320_0, L_0x118050c70;
L_0x60000034fa20 .concat [ 16 16 0 0], v0x600000074a20_0, L_0x118050cb8;
L_0x60000034fac0 .cmp/eq 32, L_0x60000034fa20, L_0x118050d00;
S_0x124f71600 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x124f73dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001c57900 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001c57940 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000061cb0_0 .net *"_ivl_11", 0 0, L_0x60000034fd40;  1 drivers
v0x600000061d40_0 .net *"_ivl_12", 15 0, L_0x60000034fde0;  1 drivers
v0x600000061dd0_0 .net/s *"_ivl_4", 15 0, L_0x60000034fb60;  1 drivers
v0x600000061e60_0 .net/s *"_ivl_6", 15 0, L_0x60000034fc00;  1 drivers
v0x600000061ef0_0 .net/s "a_signed", 7 0, v0x6000000620a0_0;  1 drivers
v0x600000061f80_0 .net "act_in", 7 0, v0x600000060ab0_0;  alias, 1 drivers
v0x600000062010_0 .var "act_out", 7 0;
v0x6000000620a0_0 .var "act_reg", 7 0;
v0x600000062130_0 .net "clear_acc", 0 0, L_0x60000195d340;  alias, 1 drivers
v0x6000000621c0_0 .net "clk", 0 0, v0x6000000001b0_0;  alias, 1 drivers
v0x600000062250_0 .net "enable", 0 0, L_0x600001951810;  alias, 1 drivers
v0x6000000622e0_0 .net "load_weight", 0 0, L_0x60000195c150;  alias, 1 drivers
v0x600000062370_0 .net/s "product", 15 0, L_0x60000034fca0;  1 drivers
v0x600000062400_0 .net/s "product_ext", 31 0, L_0x60000034fe80;  1 drivers
v0x600000062490_0 .net "psum_in", 31 0, L_0x118050640;  alias, 1 drivers
v0x600000062520_0 .var "psum_out", 31 0;
v0x6000000625b0_0 .net "rst_n", 0 0, v0x600000000a20_0;  alias, 1 drivers
v0x600000062640_0 .net/s "w_signed", 7 0, v0x600000062760_0;  1 drivers
v0x6000000626d0_0 .net "weight_in", 7 0, L_0x60000034f840;  alias, 1 drivers
v0x600000062760_0 .var "weight_reg", 7 0;
L_0x60000034fb60 .extend/s 16, v0x6000000620a0_0;
L_0x60000034fc00 .extend/s 16, v0x600000062760_0;
L_0x60000034fca0 .arith/mult 16, L_0x60000034fb60, L_0x60000034fc00;
L_0x60000034fd40 .part L_0x60000034fca0, 15, 1;
LS_0x60000034fde0_0_0 .concat [ 1 1 1 1], L_0x60000034fd40, L_0x60000034fd40, L_0x60000034fd40, L_0x60000034fd40;
LS_0x60000034fde0_0_4 .concat [ 1 1 1 1], L_0x60000034fd40, L_0x60000034fd40, L_0x60000034fd40, L_0x60000034fd40;
LS_0x60000034fde0_0_8 .concat [ 1 1 1 1], L_0x60000034fd40, L_0x60000034fd40, L_0x60000034fd40, L_0x60000034fd40;
LS_0x60000034fde0_0_12 .concat [ 1 1 1 1], L_0x60000034fd40, L_0x60000034fd40, L_0x60000034fd40, L_0x60000034fd40;
L_0x60000034fde0 .concat [ 4 4 4 4], LS_0x60000034fde0_0_0, LS_0x60000034fde0_0_4, LS_0x60000034fde0_0_8, LS_0x60000034fde0_0_12;
L_0x60000034fe80 .concat [ 16 16 0 0], L_0x60000034fca0, L_0x60000034fde0;
S_0x124f71770 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x124f53fb0;
 .timescale 0 0;
P_0x600002728f40 .param/l "row" 1 7 213, +C4<01>;
S_0x124f6efb0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x124f71770;
 .timescale 0 0;
P_0x600002728fc0 .param/l "col" 1 7 214, +C4<00>;
L_0x60000195f480 .functor AND 1, v0x60000000f570_0, L_0x60000034bb60, C4<1>, C4<1>;
L_0x60000195f560 .functor AND 1, L_0x60000034be80, v0x60000000e010_0, C4<1>, C4<1>;
L_0x60000195f5d0 .functor OR 1, L_0x60000034b7a0, L_0x60000195f560, C4<0>, C4<0>;
L_0x60000195f640 .functor AND 1, L_0x1180524a0, L_0x60000195f5d0, C4<1>, C4<1>;
L_0x60000195f6b0 .functor AND 1, L_0x60000195f640, L_0x60000034bd40, C4<1>, C4<1>;
v0x600000063d50_0 .net *"_ivl_0", 2 0, L_0x60000034ff20;  1 drivers
L_0x118050dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000063de0_0 .net/2u *"_ivl_11", 2 0, L_0x118050dd8;  1 drivers
v0x600000063e70_0 .net *"_ivl_13", 0 0, L_0x60000034b7a0;  1 drivers
L_0x118050e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000063f00_0 .net/2u *"_ivl_15", 2 0, L_0x118050e20;  1 drivers
v0x600000064000_0 .net *"_ivl_17", 0 0, L_0x60000034be80;  1 drivers
v0x600000064090_0 .net *"_ivl_20", 0 0, L_0x60000195f560;  1 drivers
v0x600000064120_0 .net *"_ivl_22", 0 0, L_0x60000195f5d0;  1 drivers
v0x6000000641b0_0 .net *"_ivl_24", 0 0, L_0x60000195f640;  1 drivers
v0x600000064240_0 .net *"_ivl_25", 31 0, L_0x60000034b660;  1 drivers
L_0x118050e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000000642d0_0 .net *"_ivl_28", 15 0, L_0x118050e68;  1 drivers
L_0x118050eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000064360_0 .net/2u *"_ivl_29", 31 0, L_0x118050eb0;  1 drivers
L_0x118050d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000000643f0_0 .net *"_ivl_3", 0 0, L_0x118050d48;  1 drivers
v0x600000064480_0 .net *"_ivl_31", 0 0, L_0x60000034bd40;  1 drivers
L_0x118050d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000064510_0 .net/2u *"_ivl_4", 2 0, L_0x118050d90;  1 drivers
v0x6000000645a0_0 .net *"_ivl_6", 0 0, L_0x60000034bb60;  1 drivers
v0x600000064630_0 .net "do_clear", 0 0, L_0x60000195f6b0;  1 drivers
v0x6000000646c0_0 .net "load_weight", 0 0, L_0x60000195f480;  1 drivers
v0x600000064750_0 .net "weight_in", 7 0, L_0x60000034ba20;  1 drivers
L_0x60000034ff20 .concat [ 2 1 0 0], v0x60000000f4e0_0, L_0x118050d48;
L_0x60000034bb60 .cmp/eq 3, L_0x60000034ff20, L_0x118050d90;
L_0x60000034b7a0 .cmp/eq 3, v0x600000075320_0, L_0x118050dd8;
L_0x60000034be80 .cmp/eq 3, v0x600000075320_0, L_0x118050e20;
L_0x60000034b660 .concat [ 16 16 0 0], v0x600000074a20_0, L_0x118050e68;
L_0x60000034bd40 .cmp/eq 32, L_0x60000034b660, L_0x118050eb0;
S_0x124f6f120 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x124f6efb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001c57980 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001c579c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000063210_0 .net *"_ivl_11", 0 0, L_0x60000034bac0;  1 drivers
v0x6000000632a0_0 .net *"_ivl_12", 15 0, L_0x60000034b2a0;  1 drivers
v0x600000063330_0 .net/s *"_ivl_4", 15 0, L_0x60000034b520;  1 drivers
v0x6000000633c0_0 .net/s *"_ivl_6", 15 0, L_0x60000034bc00;  1 drivers
v0x600000063450_0 .net/s "a_signed", 7 0, v0x600000063600_0;  1 drivers
v0x6000000634e0_0 .net "act_in", 7 0, L_0x60000195dff0;  alias, 1 drivers
v0x600000063570_0 .var "act_out", 7 0;
v0x600000063600_0 .var "act_reg", 7 0;
v0x600000063690_0 .net "clear_acc", 0 0, L_0x60000195f6b0;  alias, 1 drivers
v0x600000063720_0 .net "clk", 0 0, v0x6000000001b0_0;  alias, 1 drivers
v0x6000000637b0_0 .net "enable", 0 0, L_0x600001951810;  alias, 1 drivers
v0x600000063840_0 .net "load_weight", 0 0, L_0x60000195f480;  alias, 1 drivers
v0x6000000638d0_0 .net/s "product", 15 0, L_0x60000034b200;  1 drivers
v0x600000063960_0 .net/s "product_ext", 31 0, L_0x60000034b980;  1 drivers
v0x6000000639f0_0 .net "psum_in", 31 0, v0x60000006e490_0;  alias, 1 drivers
v0x600000063a80_0 .var "psum_out", 31 0;
v0x600000063b10_0 .net "rst_n", 0 0, v0x600000000a20_0;  alias, 1 drivers
v0x600000063ba0_0 .net/s "w_signed", 7 0, v0x600000063cc0_0;  1 drivers
v0x600000063c30_0 .net "weight_in", 7 0, L_0x60000034ba20;  alias, 1 drivers
v0x600000063cc0_0 .var "weight_reg", 7 0;
L_0x60000034b520 .extend/s 16, v0x600000063600_0;
L_0x60000034bc00 .extend/s 16, v0x600000063cc0_0;
L_0x60000034b200 .arith/mult 16, L_0x60000034b520, L_0x60000034bc00;
L_0x60000034bac0 .part L_0x60000034b200, 15, 1;
LS_0x60000034b2a0_0_0 .concat [ 1 1 1 1], L_0x60000034bac0, L_0x60000034bac0, L_0x60000034bac0, L_0x60000034bac0;
LS_0x60000034b2a0_0_4 .concat [ 1 1 1 1], L_0x60000034bac0, L_0x60000034bac0, L_0x60000034bac0, L_0x60000034bac0;
LS_0x60000034b2a0_0_8 .concat [ 1 1 1 1], L_0x60000034bac0, L_0x60000034bac0, L_0x60000034bac0, L_0x60000034bac0;
LS_0x60000034b2a0_0_12 .concat [ 1 1 1 1], L_0x60000034bac0, L_0x60000034bac0, L_0x60000034bac0, L_0x60000034bac0;
L_0x60000034b2a0 .concat [ 4 4 4 4], LS_0x60000034b2a0_0_0, LS_0x60000034b2a0_0_4, LS_0x60000034b2a0_0_8, LS_0x60000034b2a0_0_12;
L_0x60000034b980 .concat [ 16 16 0 0], L_0x60000034b200, L_0x60000034b2a0;
S_0x124f6c960 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x124f71770;
 .timescale 0 0;
P_0x600002728c00 .param/l "col" 1 7 214, +C4<01>;
L_0x60000195f800 .functor AND 1, v0x60000000f570_0, L_0x60000034b840, C4<1>, C4<1>;
L_0x60000195f870 .functor AND 1, L_0x60000034b480, v0x60000000e010_0, C4<1>, C4<1>;
L_0x60000195f8e0 .functor OR 1, L_0x60000034b700, L_0x60000195f870, C4<0>, C4<0>;
L_0x60000195f950 .functor AND 1, L_0x1180524a0, L_0x60000195f8e0, C4<1>, C4<1>;
L_0x60000195f9c0 .functor AND 1, L_0x60000195f950, L_0x60000034b0c0, C4<1>, C4<1>;
v0x600000065320_0 .net *"_ivl_0", 2 0, L_0x60000034b340;  1 drivers
L_0x118050f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000000653b0_0 .net/2u *"_ivl_11", 2 0, L_0x118050f88;  1 drivers
v0x600000065440_0 .net *"_ivl_13", 0 0, L_0x60000034b700;  1 drivers
L_0x118050fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000000654d0_0 .net/2u *"_ivl_15", 2 0, L_0x118050fd0;  1 drivers
v0x600000065560_0 .net *"_ivl_17", 0 0, L_0x60000034b480;  1 drivers
v0x6000000655f0_0 .net *"_ivl_20", 0 0, L_0x60000195f870;  1 drivers
v0x600000065680_0 .net *"_ivl_22", 0 0, L_0x60000195f8e0;  1 drivers
v0x600000065710_0 .net *"_ivl_24", 0 0, L_0x60000195f950;  1 drivers
v0x6000000657a0_0 .net *"_ivl_25", 31 0, L_0x60000034b5c0;  1 drivers
L_0x118051018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000065830_0 .net *"_ivl_28", 15 0, L_0x118051018;  1 drivers
L_0x118051060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000000658c0_0 .net/2u *"_ivl_29", 31 0, L_0x118051060;  1 drivers
L_0x118050ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000065950_0 .net *"_ivl_3", 0 0, L_0x118050ef8;  1 drivers
v0x6000000659e0_0 .net *"_ivl_31", 0 0, L_0x60000034b0c0;  1 drivers
L_0x118050f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600000065a70_0 .net/2u *"_ivl_4", 2 0, L_0x118050f40;  1 drivers
v0x600000065b00_0 .net *"_ivl_6", 0 0, L_0x60000034b840;  1 drivers
v0x600000065b90_0 .net "do_clear", 0 0, L_0x60000195f9c0;  1 drivers
v0x600000065c20_0 .net "load_weight", 0 0, L_0x60000195f800;  1 drivers
v0x600000065cb0_0 .net "weight_in", 7 0, L_0x60000034b3e0;  1 drivers
L_0x60000034b340 .concat [ 2 1 0 0], v0x60000000f4e0_0, L_0x118050ef8;
L_0x60000034b840 .cmp/eq 3, L_0x60000034b340, L_0x118050f40;
L_0x60000034b700 .cmp/eq 3, v0x600000075320_0, L_0x118050f88;
L_0x60000034b480 .cmp/eq 3, v0x600000075320_0, L_0x118050fd0;
L_0x60000034b5c0 .concat [ 16 16 0 0], v0x600000074a20_0, L_0x118051018;
L_0x60000034b0c0 .cmp/eq 32, L_0x60000034b5c0, L_0x118051060;
S_0x124f6cad0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x124f6c960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001c57a00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001c57a40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000000647e0_0 .net *"_ivl_11", 0 0, L_0x60000034ae40;  1 drivers
v0x600000064870_0 .net *"_ivl_12", 15 0, L_0x60000034aee0;  1 drivers
v0x600000064900_0 .net/s *"_ivl_4", 15 0, L_0x60000034b160;  1 drivers
v0x600000064990_0 .net/s *"_ivl_6", 15 0, L_0x60000034af80;  1 drivers
v0x600000064a20_0 .net/s "a_signed", 7 0, v0x600000064bd0_0;  1 drivers
v0x600000064ab0_0 .net "act_in", 7 0, v0x600000063570_0;  alias, 1 drivers
v0x600000064b40_0 .var "act_out", 7 0;
v0x600000064bd0_0 .var "act_reg", 7 0;
v0x600000064c60_0 .net "clear_acc", 0 0, L_0x60000195f9c0;  alias, 1 drivers
v0x600000064cf0_0 .net "clk", 0 0, v0x6000000001b0_0;  alias, 1 drivers
v0x600000064d80_0 .net "enable", 0 0, L_0x600001951810;  alias, 1 drivers
v0x600000064e10_0 .net "load_weight", 0 0, L_0x60000195f800;  alias, 1 drivers
v0x600000064ea0_0 .net/s "product", 15 0, L_0x60000034b020;  1 drivers
v0x600000064f30_0 .net/s "product_ext", 31 0, L_0x60000034ad00;  1 drivers
v0x600000064fc0_0 .net "psum_in", 31 0, v0x60000006f9f0_0;  alias, 1 drivers
v0x600000065050_0 .var "psum_out", 31 0;
v0x6000000650e0_0 .net "rst_n", 0 0, v0x600000000a20_0;  alias, 1 drivers
v0x600000065170_0 .net/s "w_signed", 7 0, v0x600000065290_0;  1 drivers
v0x600000065200_0 .net "weight_in", 7 0, L_0x60000034b3e0;  alias, 1 drivers
v0x600000065290_0 .var "weight_reg", 7 0;
L_0x60000034b160 .extend/s 16, v0x600000064bd0_0;
L_0x60000034af80 .extend/s 16, v0x600000065290_0;
L_0x60000034b020 .arith/mult 16, L_0x60000034b160, L_0x60000034af80;
L_0x60000034ae40 .part L_0x60000034b020, 15, 1;
LS_0x60000034aee0_0_0 .concat [ 1 1 1 1], L_0x60000034ae40, L_0x60000034ae40, L_0x60000034ae40, L_0x60000034ae40;
LS_0x60000034aee0_0_4 .concat [ 1 1 1 1], L_0x60000034ae40, L_0x60000034ae40, L_0x60000034ae40, L_0x60000034ae40;
LS_0x60000034aee0_0_8 .concat [ 1 1 1 1], L_0x60000034ae40, L_0x60000034ae40, L_0x60000034ae40, L_0x60000034ae40;
LS_0x60000034aee0_0_12 .concat [ 1 1 1 1], L_0x60000034ae40, L_0x60000034ae40, L_0x60000034ae40, L_0x60000034ae40;
L_0x60000034aee0 .concat [ 4 4 4 4], LS_0x60000034aee0_0_0, LS_0x60000034aee0_0_4, LS_0x60000034aee0_0_8, LS_0x60000034aee0_0_12;
L_0x60000034ad00 .concat [ 16 16 0 0], L_0x60000034b020, L_0x60000034aee0;
S_0x124f6a310 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x124f71770;
 .timescale 0 0;
P_0x600002729180 .param/l "col" 1 7 214, +C4<010>;
L_0x60000195fb10 .functor AND 1, v0x60000000f570_0, L_0x60000034abc0, C4<1>, C4<1>;
L_0x60000195f4f0 .functor AND 1, L_0x60000034ab20, v0x60000000e010_0, C4<1>, C4<1>;
L_0x60000195fb80 .functor OR 1, L_0x60000034aa80, L_0x60000195f4f0, C4<0>, C4<0>;
L_0x60000195fbf0 .functor AND 1, L_0x1180524a0, L_0x60000195fb80, C4<1>, C4<1>;
L_0x60000195fc60 .functor AND 1, L_0x60000195fbf0, L_0x60000034a9e0, C4<1>, C4<1>;
v0x600000066880_0 .net *"_ivl_0", 3 0, L_0x60000034ada0;  1 drivers
L_0x118051138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000066910_0 .net/2u *"_ivl_11", 2 0, L_0x118051138;  1 drivers
v0x6000000669a0_0 .net *"_ivl_13", 0 0, L_0x60000034aa80;  1 drivers
L_0x118051180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000066a30_0 .net/2u *"_ivl_15", 2 0, L_0x118051180;  1 drivers
v0x600000066ac0_0 .net *"_ivl_17", 0 0, L_0x60000034ab20;  1 drivers
v0x600000066b50_0 .net *"_ivl_20", 0 0, L_0x60000195f4f0;  1 drivers
v0x600000066be0_0 .net *"_ivl_22", 0 0, L_0x60000195fb80;  1 drivers
v0x600000066c70_0 .net *"_ivl_24", 0 0, L_0x60000195fbf0;  1 drivers
v0x600000066d00_0 .net *"_ivl_25", 31 0, L_0x60000034a940;  1 drivers
L_0x1180511c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000066d90_0 .net *"_ivl_28", 15 0, L_0x1180511c8;  1 drivers
L_0x118051210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000066e20_0 .net/2u *"_ivl_29", 31 0, L_0x118051210;  1 drivers
L_0x1180510a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000066eb0_0 .net *"_ivl_3", 1 0, L_0x1180510a8;  1 drivers
v0x600000066f40_0 .net *"_ivl_31", 0 0, L_0x60000034a9e0;  1 drivers
L_0x1180510f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600000066fd0_0 .net/2u *"_ivl_4", 3 0, L_0x1180510f0;  1 drivers
v0x600000067060_0 .net *"_ivl_6", 0 0, L_0x60000034abc0;  1 drivers
v0x6000000670f0_0 .net "do_clear", 0 0, L_0x60000195fc60;  1 drivers
v0x600000067180_0 .net "load_weight", 0 0, L_0x60000195fb10;  1 drivers
v0x600000067210_0 .net "weight_in", 7 0, L_0x60000034ac60;  1 drivers
L_0x60000034ada0 .concat [ 2 2 0 0], v0x60000000f4e0_0, L_0x1180510a8;
L_0x60000034abc0 .cmp/eq 4, L_0x60000034ada0, L_0x1180510f0;
L_0x60000034aa80 .cmp/eq 3, v0x600000075320_0, L_0x118051138;
L_0x60000034ab20 .cmp/eq 3, v0x600000075320_0, L_0x118051180;
L_0x60000034a940 .concat [ 16 16 0 0], v0x600000074a20_0, L_0x1180511c8;
L_0x60000034a9e0 .cmp/eq 32, L_0x60000034a940, L_0x118051210;
S_0x124f6a480 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x124f6a310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001c57b00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001c57b40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000065d40_0 .net *"_ivl_11", 0 0, L_0x60000034a1c0;  1 drivers
v0x600000065dd0_0 .net *"_ivl_12", 15 0, L_0x600000349fe0;  1 drivers
v0x600000065e60_0 .net/s *"_ivl_4", 15 0, L_0x60000034a620;  1 drivers
v0x600000065ef0_0 .net/s *"_ivl_6", 15 0, L_0x60000034a6c0;  1 drivers
v0x600000065f80_0 .net/s "a_signed", 7 0, v0x600000066130_0;  1 drivers
v0x600000066010_0 .net "act_in", 7 0, v0x600000064b40_0;  alias, 1 drivers
v0x6000000660a0_0 .var "act_out", 7 0;
v0x600000066130_0 .var "act_reg", 7 0;
v0x6000000661c0_0 .net "clear_acc", 0 0, L_0x60000195fc60;  alias, 1 drivers
v0x600000066250_0 .net "clk", 0 0, v0x6000000001b0_0;  alias, 1 drivers
v0x6000000662e0_0 .net "enable", 0 0, L_0x600001951810;  alias, 1 drivers
v0x600000066370_0 .net "load_weight", 0 0, L_0x60000195fb10;  alias, 1 drivers
v0x600000066400_0 .net/s "product", 15 0, L_0x60000034a120;  1 drivers
v0x600000066490_0 .net/s "product_ext", 31 0, L_0x60000034a080;  1 drivers
v0x600000066520_0 .net "psum_in", 31 0, v0x600000060fc0_0;  alias, 1 drivers
v0x6000000665b0_0 .var "psum_out", 31 0;
v0x600000066640_0 .net "rst_n", 0 0, v0x600000000a20_0;  alias, 1 drivers
v0x6000000666d0_0 .net/s "w_signed", 7 0, v0x6000000667f0_0;  1 drivers
v0x600000066760_0 .net "weight_in", 7 0, L_0x60000034ac60;  alias, 1 drivers
v0x6000000667f0_0 .var "weight_reg", 7 0;
L_0x60000034a620 .extend/s 16, v0x600000066130_0;
L_0x60000034a6c0 .extend/s 16, v0x6000000667f0_0;
L_0x60000034a120 .arith/mult 16, L_0x60000034a620, L_0x60000034a6c0;
L_0x60000034a1c0 .part L_0x60000034a120, 15, 1;
LS_0x600000349fe0_0_0 .concat [ 1 1 1 1], L_0x60000034a1c0, L_0x60000034a1c0, L_0x60000034a1c0, L_0x60000034a1c0;
LS_0x600000349fe0_0_4 .concat [ 1 1 1 1], L_0x60000034a1c0, L_0x60000034a1c0, L_0x60000034a1c0, L_0x60000034a1c0;
LS_0x600000349fe0_0_8 .concat [ 1 1 1 1], L_0x60000034a1c0, L_0x60000034a1c0, L_0x60000034a1c0, L_0x60000034a1c0;
LS_0x600000349fe0_0_12 .concat [ 1 1 1 1], L_0x60000034a1c0, L_0x60000034a1c0, L_0x60000034a1c0, L_0x60000034a1c0;
L_0x600000349fe0 .concat [ 4 4 4 4], LS_0x600000349fe0_0_0, LS_0x600000349fe0_0_4, LS_0x600000349fe0_0_8, LS_0x600000349fe0_0_12;
L_0x60000034a080 .concat [ 16 16 0 0], L_0x60000034a120, L_0x600000349fe0;
S_0x124f67cc0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x124f71770;
 .timescale 0 0;
P_0x600002729280 .param/l "col" 1 7 214, +C4<011>;
L_0x60000195fdb0 .functor AND 1, v0x60000000f570_0, L_0x600000349f40, C4<1>, C4<1>;
L_0x60000195fe20 .functor AND 1, L_0x600000349c20, v0x60000000e010_0, C4<1>, C4<1>;
L_0x60000195fe90 .functor OR 1, L_0x600000349e00, L_0x60000195fe20, C4<0>, C4<0>;
L_0x60000195ff00 .functor AND 1, L_0x1180524a0, L_0x60000195fe90, C4<1>, C4<1>;
L_0x60000195ff70 .functor AND 1, L_0x60000195ff00, L_0x600000349ae0, C4<1>, C4<1>;
v0x600000067de0_0 .net *"_ivl_0", 3 0, L_0x600000349ea0;  1 drivers
L_0x1180512e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000067e70_0 .net/2u *"_ivl_11", 2 0, L_0x1180512e8;  1 drivers
v0x600000067f00_0 .net *"_ivl_13", 0 0, L_0x600000349e00;  1 drivers
L_0x118051330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000078000_0 .net/2u *"_ivl_15", 2 0, L_0x118051330;  1 drivers
v0x600000078090_0 .net *"_ivl_17", 0 0, L_0x600000349c20;  1 drivers
v0x600000078120_0 .net *"_ivl_20", 0 0, L_0x60000195fe20;  1 drivers
v0x6000000781b0_0 .net *"_ivl_22", 0 0, L_0x60000195fe90;  1 drivers
v0x600000078240_0 .net *"_ivl_24", 0 0, L_0x60000195ff00;  1 drivers
v0x6000000782d0_0 .net *"_ivl_25", 31 0, L_0x600000349cc0;  1 drivers
L_0x118051378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000078360_0 .net *"_ivl_28", 15 0, L_0x118051378;  1 drivers
L_0x1180513c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000000783f0_0 .net/2u *"_ivl_29", 31 0, L_0x1180513c0;  1 drivers
L_0x118051258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000078480_0 .net *"_ivl_3", 1 0, L_0x118051258;  1 drivers
v0x600000078510_0 .net *"_ivl_31", 0 0, L_0x600000349ae0;  1 drivers
L_0x1180512a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000000785a0_0 .net/2u *"_ivl_4", 3 0, L_0x1180512a0;  1 drivers
v0x600000078630_0 .net *"_ivl_6", 0 0, L_0x600000349f40;  1 drivers
v0x6000000786c0_0 .net "do_clear", 0 0, L_0x60000195ff70;  1 drivers
v0x600000078750_0 .net "load_weight", 0 0, L_0x60000195fdb0;  1 drivers
v0x6000000787e0_0 .net "weight_in", 7 0, L_0x600000349d60;  1 drivers
L_0x600000349ea0 .concat [ 2 2 0 0], v0x60000000f4e0_0, L_0x118051258;
L_0x600000349f40 .cmp/eq 4, L_0x600000349ea0, L_0x1180512a0;
L_0x600000349e00 .cmp/eq 3, v0x600000075320_0, L_0x1180512e8;
L_0x600000349c20 .cmp/eq 3, v0x600000075320_0, L_0x118051330;
L_0x600000349cc0 .concat [ 16 16 0 0], v0x600000074a20_0, L_0x118051378;
L_0x600000349ae0 .cmp/eq 32, L_0x600000349cc0, L_0x1180513c0;
S_0x124f67e30 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x124f67cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001c57800 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001c57840 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000000672a0_0 .net *"_ivl_11", 0 0, L_0x600000349860;  1 drivers
v0x600000067330_0 .net *"_ivl_12", 15 0, L_0x600000349900;  1 drivers
v0x6000000673c0_0 .net/s *"_ivl_4", 15 0, L_0x600000349b80;  1 drivers
v0x600000067450_0 .net/s *"_ivl_6", 15 0, L_0x6000003499a0;  1 drivers
v0x6000000674e0_0 .net/s "a_signed", 7 0, v0x600000067690_0;  1 drivers
v0x600000067570_0 .net "act_in", 7 0, v0x6000000660a0_0;  alias, 1 drivers
v0x600000067600_0 .var "act_out", 7 0;
v0x600000067690_0 .var "act_reg", 7 0;
v0x600000067720_0 .net "clear_acc", 0 0, L_0x60000195ff70;  alias, 1 drivers
v0x6000000677b0_0 .net "clk", 0 0, v0x6000000001b0_0;  alias, 1 drivers
v0x600000067840_0 .net "enable", 0 0, L_0x600001951810;  alias, 1 drivers
v0x6000000678d0_0 .net "load_weight", 0 0, L_0x60000195fdb0;  alias, 1 drivers
v0x600000067960_0 .net/s "product", 15 0, L_0x600000349a40;  1 drivers
v0x6000000679f0_0 .net/s "product_ext", 31 0, L_0x600000349720;  1 drivers
v0x600000067a80_0 .net "psum_in", 31 0, v0x600000062520_0;  alias, 1 drivers
v0x600000067b10_0 .var "psum_out", 31 0;
v0x600000067ba0_0 .net "rst_n", 0 0, v0x600000000a20_0;  alias, 1 drivers
v0x600000067c30_0 .net/s "w_signed", 7 0, v0x600000067d50_0;  1 drivers
v0x600000067cc0_0 .net "weight_in", 7 0, L_0x600000349d60;  alias, 1 drivers
v0x600000067d50_0 .var "weight_reg", 7 0;
L_0x600000349b80 .extend/s 16, v0x600000067690_0;
L_0x6000003499a0 .extend/s 16, v0x600000067d50_0;
L_0x600000349a40 .arith/mult 16, L_0x600000349b80, L_0x6000003499a0;
L_0x600000349860 .part L_0x600000349a40, 15, 1;
LS_0x600000349900_0_0 .concat [ 1 1 1 1], L_0x600000349860, L_0x600000349860, L_0x600000349860, L_0x600000349860;
LS_0x600000349900_0_4 .concat [ 1 1 1 1], L_0x600000349860, L_0x600000349860, L_0x600000349860, L_0x600000349860;
LS_0x600000349900_0_8 .concat [ 1 1 1 1], L_0x600000349860, L_0x600000349860, L_0x600000349860, L_0x600000349860;
LS_0x600000349900_0_12 .concat [ 1 1 1 1], L_0x600000349860, L_0x600000349860, L_0x600000349860, L_0x600000349860;
L_0x600000349900 .concat [ 4 4 4 4], LS_0x600000349900_0_0, LS_0x600000349900_0_4, LS_0x600000349900_0_8, LS_0x600000349900_0_12;
L_0x600000349720 .concat [ 16 16 0 0], L_0x600000349a40, L_0x600000349900;
S_0x124f65670 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x124f53fb0;
 .timescale 0 0;
P_0x600002729380 .param/l "row" 1 7 213, +C4<010>;
S_0x124f657e0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x124f65670;
 .timescale 0 0;
P_0x600002729400 .param/l "col" 1 7 214, +C4<00>;
L_0x60000195b410 .functor AND 1, v0x60000000f570_0, L_0x6000003495e0, C4<1>, C4<1>;
L_0x60000195afb0 .functor AND 1, L_0x600000349540, v0x60000000e010_0, C4<1>, C4<1>;
L_0x60000195ab50 .functor OR 1, L_0x6000003494a0, L_0x60000195afb0, C4<0>, C4<0>;
L_0x60000195a6f0 .functor AND 1, L_0x1180524a0, L_0x60000195ab50, C4<1>, C4<1>;
L_0x60000195a290 .functor AND 1, L_0x60000195a6f0, L_0x600000349400, C4<1>, C4<1>;
v0x6000000793b0_0 .net *"_ivl_0", 2 0, L_0x6000003497c0;  1 drivers
L_0x118051498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000079440_0 .net/2u *"_ivl_11", 2 0, L_0x118051498;  1 drivers
v0x6000000794d0_0 .net *"_ivl_13", 0 0, L_0x6000003494a0;  1 drivers
L_0x1180514e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000079560_0 .net/2u *"_ivl_15", 2 0, L_0x1180514e0;  1 drivers
v0x6000000795f0_0 .net *"_ivl_17", 0 0, L_0x600000349540;  1 drivers
v0x600000079680_0 .net *"_ivl_20", 0 0, L_0x60000195afb0;  1 drivers
v0x600000079710_0 .net *"_ivl_22", 0 0, L_0x60000195ab50;  1 drivers
v0x6000000797a0_0 .net *"_ivl_24", 0 0, L_0x60000195a6f0;  1 drivers
v0x600000079830_0 .net *"_ivl_25", 31 0, L_0x600000349360;  1 drivers
L_0x118051528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000000798c0_0 .net *"_ivl_28", 15 0, L_0x118051528;  1 drivers
L_0x118051570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000079950_0 .net/2u *"_ivl_29", 31 0, L_0x118051570;  1 drivers
L_0x118051408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000000799e0_0 .net *"_ivl_3", 0 0, L_0x118051408;  1 drivers
v0x600000079a70_0 .net *"_ivl_31", 0 0, L_0x600000349400;  1 drivers
L_0x118051450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000079b00_0 .net/2u *"_ivl_4", 2 0, L_0x118051450;  1 drivers
v0x600000079b90_0 .net *"_ivl_6", 0 0, L_0x6000003495e0;  1 drivers
v0x600000079c20_0 .net "do_clear", 0 0, L_0x60000195a290;  1 drivers
v0x600000079cb0_0 .net "load_weight", 0 0, L_0x60000195b410;  1 drivers
v0x600000079d40_0 .net "weight_in", 7 0, L_0x600000349680;  1 drivers
L_0x6000003497c0 .concat [ 2 1 0 0], v0x60000000f4e0_0, L_0x118051408;
L_0x6000003495e0 .cmp/eq 3, L_0x6000003497c0, L_0x118051450;
L_0x6000003494a0 .cmp/eq 3, v0x600000075320_0, L_0x118051498;
L_0x600000349540 .cmp/eq 3, v0x600000075320_0, L_0x1180514e0;
L_0x600000349360 .concat [ 16 16 0 0], v0x600000074a20_0, L_0x118051528;
L_0x600000349400 .cmp/eq 32, L_0x600000349360, L_0x118051570;
S_0x124f63020 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x124f657e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001c57b80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001c57bc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000078870_0 .net *"_ivl_11", 0 0, L_0x600000349180;  1 drivers
v0x600000078900_0 .net *"_ivl_12", 15 0, L_0x600000348fa0;  1 drivers
v0x600000078990_0 .net/s *"_ivl_4", 15 0, L_0x600000349220;  1 drivers
v0x600000078a20_0 .net/s *"_ivl_6", 15 0, L_0x6000003492c0;  1 drivers
v0x600000078ab0_0 .net/s "a_signed", 7 0, v0x600000078c60_0;  1 drivers
v0x600000078b40_0 .net "act_in", 7 0, L_0x60000195e060;  alias, 1 drivers
v0x600000078bd0_0 .var "act_out", 7 0;
v0x600000078c60_0 .var "act_reg", 7 0;
v0x600000078cf0_0 .net "clear_acc", 0 0, L_0x60000195a290;  alias, 1 drivers
v0x600000078d80_0 .net "clk", 0 0, v0x6000000001b0_0;  alias, 1 drivers
v0x600000078e10_0 .net "enable", 0 0, L_0x600001951810;  alias, 1 drivers
v0x600000078ea0_0 .net "load_weight", 0 0, L_0x60000195b410;  alias, 1 drivers
v0x600000078f30_0 .net/s "product", 15 0, L_0x6000003490e0;  1 drivers
v0x600000078fc0_0 .net/s "product_ext", 31 0, L_0x600000349040;  1 drivers
v0x600000079050_0 .net "psum_in", 31 0, v0x600000063a80_0;  alias, 1 drivers
v0x6000000790e0_0 .var "psum_out", 31 0;
v0x600000079170_0 .net "rst_n", 0 0, v0x600000000a20_0;  alias, 1 drivers
v0x600000079200_0 .net/s "w_signed", 7 0, v0x600000079320_0;  1 drivers
v0x600000079290_0 .net "weight_in", 7 0, L_0x600000349680;  alias, 1 drivers
v0x600000079320_0 .var "weight_reg", 7 0;
L_0x600000349220 .extend/s 16, v0x600000078c60_0;
L_0x6000003492c0 .extend/s 16, v0x600000079320_0;
L_0x6000003490e0 .arith/mult 16, L_0x600000349220, L_0x6000003492c0;
L_0x600000349180 .part L_0x6000003490e0, 15, 1;
LS_0x600000348fa0_0_0 .concat [ 1 1 1 1], L_0x600000349180, L_0x600000349180, L_0x600000349180, L_0x600000349180;
LS_0x600000348fa0_0_4 .concat [ 1 1 1 1], L_0x600000349180, L_0x600000349180, L_0x600000349180, L_0x600000349180;
LS_0x600000348fa0_0_8 .concat [ 1 1 1 1], L_0x600000349180, L_0x600000349180, L_0x600000349180, L_0x600000349180;
LS_0x600000348fa0_0_12 .concat [ 1 1 1 1], L_0x600000349180, L_0x600000349180, L_0x600000349180, L_0x600000349180;
L_0x600000348fa0 .concat [ 4 4 4 4], LS_0x600000348fa0_0_0, LS_0x600000348fa0_0_4, LS_0x600000348fa0_0_8, LS_0x600000348fa0_0_12;
L_0x600000349040 .concat [ 16 16 0 0], L_0x6000003490e0, L_0x600000348fa0;
S_0x124f63190 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x124f65670;
 .timescale 0 0;
P_0x600002729500 .param/l "col" 1 7 214, +C4<01>;
L_0x600001959570 .functor AND 1, v0x60000000f570_0, L_0x600000348f00, C4<1>, C4<1>;
L_0x600001959110 .functor AND 1, L_0x600000348be0, v0x60000000e010_0, C4<1>, C4<1>;
L_0x600001958cb0 .functor OR 1, L_0x600000348dc0, L_0x600001959110, C4<0>, C4<0>;
L_0x600001958850 .functor AND 1, L_0x1180524a0, L_0x600001958cb0, C4<1>, C4<1>;
L_0x6000019587e0 .functor AND 1, L_0x600001958850, L_0x600000348aa0, C4<1>, C4<1>;
v0x60000007a910_0 .net *"_ivl_0", 2 0, L_0x600000348e60;  1 drivers
L_0x118051648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000007a9a0_0 .net/2u *"_ivl_11", 2 0, L_0x118051648;  1 drivers
v0x60000007aa30_0 .net *"_ivl_13", 0 0, L_0x600000348dc0;  1 drivers
L_0x118051690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000007aac0_0 .net/2u *"_ivl_15", 2 0, L_0x118051690;  1 drivers
v0x60000007ab50_0 .net *"_ivl_17", 0 0, L_0x600000348be0;  1 drivers
v0x60000007abe0_0 .net *"_ivl_20", 0 0, L_0x600001959110;  1 drivers
v0x60000007ac70_0 .net *"_ivl_22", 0 0, L_0x600001958cb0;  1 drivers
v0x60000007ad00_0 .net *"_ivl_24", 0 0, L_0x600001958850;  1 drivers
v0x60000007ad90_0 .net *"_ivl_25", 31 0, L_0x600000348c80;  1 drivers
L_0x1180516d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000007ae20_0 .net *"_ivl_28", 15 0, L_0x1180516d8;  1 drivers
L_0x118051720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000007aeb0_0 .net/2u *"_ivl_29", 31 0, L_0x118051720;  1 drivers
L_0x1180515b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000007af40_0 .net *"_ivl_3", 0 0, L_0x1180515b8;  1 drivers
v0x60000007afd0_0 .net *"_ivl_31", 0 0, L_0x600000348aa0;  1 drivers
L_0x118051600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000007b060_0 .net/2u *"_ivl_4", 2 0, L_0x118051600;  1 drivers
v0x60000007b0f0_0 .net *"_ivl_6", 0 0, L_0x600000348f00;  1 drivers
v0x60000007b180_0 .net "do_clear", 0 0, L_0x6000019587e0;  1 drivers
v0x60000007b210_0 .net "load_weight", 0 0, L_0x600001959570;  1 drivers
v0x60000007b2a0_0 .net "weight_in", 7 0, L_0x600000348d20;  1 drivers
L_0x600000348e60 .concat [ 2 1 0 0], v0x60000000f4e0_0, L_0x1180515b8;
L_0x600000348f00 .cmp/eq 3, L_0x600000348e60, L_0x118051600;
L_0x600000348dc0 .cmp/eq 3, v0x600000075320_0, L_0x118051648;
L_0x600000348be0 .cmp/eq 3, v0x600000075320_0, L_0x118051690;
L_0x600000348c80 .concat [ 16 16 0 0], v0x600000074a20_0, L_0x1180516d8;
L_0x600000348aa0 .cmp/eq 32, L_0x600000348c80, L_0x118051720;
S_0x124f609d0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x124f63190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001c57880 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001c578c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000079dd0_0 .net *"_ivl_11", 0 0, L_0x60000034a4e0;  1 drivers
v0x600000079e60_0 .net *"_ivl_12", 15 0, L_0x60000034a580;  1 drivers
v0x600000079ef0_0 .net/s *"_ivl_4", 15 0, L_0x600000348b40;  1 drivers
v0x600000079f80_0 .net/s *"_ivl_6", 15 0, L_0x600000348960;  1 drivers
v0x60000007a010_0 .net/s "a_signed", 7 0, v0x60000007a1c0_0;  1 drivers
v0x60000007a0a0_0 .net "act_in", 7 0, v0x600000078bd0_0;  alias, 1 drivers
v0x60000007a130_0 .var "act_out", 7 0;
v0x60000007a1c0_0 .var "act_reg", 7 0;
v0x60000007a250_0 .net "clear_acc", 0 0, L_0x6000019587e0;  alias, 1 drivers
v0x60000007a2e0_0 .net "clk", 0 0, v0x6000000001b0_0;  alias, 1 drivers
v0x60000007a370_0 .net "enable", 0 0, L_0x600001951810;  alias, 1 drivers
v0x60000007a400_0 .net "load_weight", 0 0, L_0x600001959570;  alias, 1 drivers
v0x60000007a490_0 .net/s "product", 15 0, L_0x600000348a00;  1 drivers
v0x60000007a520_0 .net/s "product_ext", 31 0, L_0x60000034a3a0;  1 drivers
v0x60000007a5b0_0 .net "psum_in", 31 0, v0x600000065050_0;  alias, 1 drivers
v0x60000007a640_0 .var "psum_out", 31 0;
v0x60000007a6d0_0 .net "rst_n", 0 0, v0x600000000a20_0;  alias, 1 drivers
v0x60000007a760_0 .net/s "w_signed", 7 0, v0x60000007a880_0;  1 drivers
v0x60000007a7f0_0 .net "weight_in", 7 0, L_0x600000348d20;  alias, 1 drivers
v0x60000007a880_0 .var "weight_reg", 7 0;
L_0x600000348b40 .extend/s 16, v0x60000007a1c0_0;
L_0x600000348960 .extend/s 16, v0x60000007a880_0;
L_0x600000348a00 .arith/mult 16, L_0x600000348b40, L_0x600000348960;
L_0x60000034a4e0 .part L_0x600000348a00, 15, 1;
LS_0x60000034a580_0_0 .concat [ 1 1 1 1], L_0x60000034a4e0, L_0x60000034a4e0, L_0x60000034a4e0, L_0x60000034a4e0;
LS_0x60000034a580_0_4 .concat [ 1 1 1 1], L_0x60000034a4e0, L_0x60000034a4e0, L_0x60000034a4e0, L_0x60000034a4e0;
LS_0x60000034a580_0_8 .concat [ 1 1 1 1], L_0x60000034a4e0, L_0x60000034a4e0, L_0x60000034a4e0, L_0x60000034a4e0;
LS_0x60000034a580_0_12 .concat [ 1 1 1 1], L_0x60000034a4e0, L_0x60000034a4e0, L_0x60000034a4e0, L_0x60000034a4e0;
L_0x60000034a580 .concat [ 4 4 4 4], LS_0x60000034a580_0_0, LS_0x60000034a580_0_4, LS_0x60000034a580_0_8, LS_0x60000034a580_0_12;
L_0x60000034a3a0 .concat [ 16 16 0 0], L_0x600000348a00, L_0x60000034a580;
S_0x124f60b40 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x124f65670;
 .timescale 0 0;
P_0x600002729600 .param/l "col" 1 7 214, +C4<010>;
L_0x600001958620 .functor AND 1, v0x60000000f570_0, L_0x60000034a260, C4<1>, C4<1>;
L_0x600001958690 .functor AND 1, L_0x600000348820, v0x60000000e010_0, C4<1>, C4<1>;
L_0x600001950000 .functor OR 1, L_0x6000003486e0, L_0x600001958690, C4<0>, C4<0>;
L_0x600001950070 .functor AND 1, L_0x1180524a0, L_0x600001950000, C4<1>, C4<1>;
L_0x6000019500e0 .functor AND 1, L_0x600001950070, L_0x60000034b8e0, C4<1>, C4<1>;
v0x60000007be70_0 .net *"_ivl_0", 3 0, L_0x60000034a440;  1 drivers
L_0x1180517f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000007bf00_0 .net/2u *"_ivl_11", 2 0, L_0x1180517f8;  1 drivers
v0x60000007c000_0 .net *"_ivl_13", 0 0, L_0x6000003486e0;  1 drivers
L_0x118051840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000007c090_0 .net/2u *"_ivl_15", 2 0, L_0x118051840;  1 drivers
v0x60000007c120_0 .net *"_ivl_17", 0 0, L_0x600000348820;  1 drivers
v0x60000007c1b0_0 .net *"_ivl_20", 0 0, L_0x600001958690;  1 drivers
v0x60000007c240_0 .net *"_ivl_22", 0 0, L_0x600001950000;  1 drivers
v0x60000007c2d0_0 .net *"_ivl_24", 0 0, L_0x600001950070;  1 drivers
v0x60000007c360_0 .net *"_ivl_25", 31 0, L_0x6000003488c0;  1 drivers
L_0x118051888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000007c3f0_0 .net *"_ivl_28", 15 0, L_0x118051888;  1 drivers
L_0x1180518d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000007c480_0 .net/2u *"_ivl_29", 31 0, L_0x1180518d0;  1 drivers
L_0x118051768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000007c510_0 .net *"_ivl_3", 1 0, L_0x118051768;  1 drivers
v0x60000007c5a0_0 .net *"_ivl_31", 0 0, L_0x60000034b8e0;  1 drivers
L_0x1180517b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60000007c630_0 .net/2u *"_ivl_4", 3 0, L_0x1180517b0;  1 drivers
v0x60000007c6c0_0 .net *"_ivl_6", 0 0, L_0x60000034a260;  1 drivers
v0x60000007c750_0 .net "do_clear", 0 0, L_0x6000019500e0;  1 drivers
v0x60000007c7e0_0 .net "load_weight", 0 0, L_0x600001958620;  1 drivers
v0x60000007c870_0 .net "weight_in", 7 0, L_0x60000034a300;  1 drivers
L_0x60000034a440 .concat [ 2 2 0 0], v0x60000000f4e0_0, L_0x118051768;
L_0x60000034a260 .cmp/eq 4, L_0x60000034a440, L_0x1180517b0;
L_0x6000003486e0 .cmp/eq 3, v0x600000075320_0, L_0x1180517f8;
L_0x600000348820 .cmp/eq 3, v0x600000075320_0, L_0x118051840;
L_0x6000003488c0 .concat [ 16 16 0 0], v0x600000074a20_0, L_0x118051888;
L_0x60000034b8e0 .cmp/eq 32, L_0x6000003488c0, L_0x1180518d0;
S_0x124f5e380 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x124f60b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001c57a80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001c57ac0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000007b330_0 .net *"_ivl_11", 0 0, L_0x6000003401e0;  1 drivers
v0x60000007b3c0_0 .net *"_ivl_12", 15 0, L_0x600000340280;  1 drivers
v0x60000007b450_0 .net/s *"_ivl_4", 15 0, L_0x600000340000;  1 drivers
v0x60000007b4e0_0 .net/s *"_ivl_6", 15 0, L_0x6000003400a0;  1 drivers
v0x60000007b570_0 .net/s "a_signed", 7 0, v0x60000007b720_0;  1 drivers
v0x60000007b600_0 .net "act_in", 7 0, v0x60000007a130_0;  alias, 1 drivers
v0x60000007b690_0 .var "act_out", 7 0;
v0x60000007b720_0 .var "act_reg", 7 0;
v0x60000007b7b0_0 .net "clear_acc", 0 0, L_0x6000019500e0;  alias, 1 drivers
v0x60000007b840_0 .net "clk", 0 0, v0x6000000001b0_0;  alias, 1 drivers
v0x60000007b8d0_0 .net "enable", 0 0, L_0x600001951810;  alias, 1 drivers
v0x60000007b960_0 .net "load_weight", 0 0, L_0x600001958620;  alias, 1 drivers
v0x60000007b9f0_0 .net/s "product", 15 0, L_0x600000340140;  1 drivers
v0x60000007ba80_0 .net/s "product_ext", 31 0, L_0x600000340320;  1 drivers
v0x60000007bb10_0 .net "psum_in", 31 0, v0x6000000665b0_0;  alias, 1 drivers
v0x60000007bba0_0 .var "psum_out", 31 0;
v0x60000007bc30_0 .net "rst_n", 0 0, v0x600000000a20_0;  alias, 1 drivers
v0x60000007bcc0_0 .net/s "w_signed", 7 0, v0x60000007bde0_0;  1 drivers
v0x60000007bd50_0 .net "weight_in", 7 0, L_0x60000034a300;  alias, 1 drivers
v0x60000007bde0_0 .var "weight_reg", 7 0;
L_0x600000340000 .extend/s 16, v0x60000007b720_0;
L_0x6000003400a0 .extend/s 16, v0x60000007bde0_0;
L_0x600000340140 .arith/mult 16, L_0x600000340000, L_0x6000003400a0;
L_0x6000003401e0 .part L_0x600000340140, 15, 1;
LS_0x600000340280_0_0 .concat [ 1 1 1 1], L_0x6000003401e0, L_0x6000003401e0, L_0x6000003401e0, L_0x6000003401e0;
LS_0x600000340280_0_4 .concat [ 1 1 1 1], L_0x6000003401e0, L_0x6000003401e0, L_0x6000003401e0, L_0x6000003401e0;
LS_0x600000340280_0_8 .concat [ 1 1 1 1], L_0x6000003401e0, L_0x6000003401e0, L_0x6000003401e0, L_0x6000003401e0;
LS_0x600000340280_0_12 .concat [ 1 1 1 1], L_0x6000003401e0, L_0x6000003401e0, L_0x6000003401e0, L_0x6000003401e0;
L_0x600000340280 .concat [ 4 4 4 4], LS_0x600000340280_0_0, LS_0x600000340280_0_4, LS_0x600000340280_0_8, LS_0x600000340280_0_12;
L_0x600000340320 .concat [ 16 16 0 0], L_0x600000340140, L_0x600000340280;
S_0x124f5e4f0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x124f65670;
 .timescale 0 0;
P_0x600002729700 .param/l "col" 1 7 214, +C4<011>;
L_0x600001950230 .functor AND 1, v0x60000000f570_0, L_0x600000340460, C4<1>, C4<1>;
L_0x6000019502a0 .functor AND 1, L_0x600000340640, v0x60000000e010_0, C4<1>, C4<1>;
L_0x600001950310 .functor OR 1, L_0x6000003405a0, L_0x6000019502a0, C4<0>, C4<0>;
L_0x600001950380 .functor AND 1, L_0x1180524a0, L_0x600001950310, C4<1>, C4<1>;
L_0x6000019503f0 .functor AND 1, L_0x600001950380, L_0x600000340780, C4<1>, C4<1>;
v0x60000007d440_0 .net *"_ivl_0", 3 0, L_0x6000003403c0;  1 drivers
L_0x1180519a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000007d4d0_0 .net/2u *"_ivl_11", 2 0, L_0x1180519a8;  1 drivers
v0x60000007d560_0 .net *"_ivl_13", 0 0, L_0x6000003405a0;  1 drivers
L_0x1180519f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000007d5f0_0 .net/2u *"_ivl_15", 2 0, L_0x1180519f0;  1 drivers
v0x60000007d680_0 .net *"_ivl_17", 0 0, L_0x600000340640;  1 drivers
v0x60000007d710_0 .net *"_ivl_20", 0 0, L_0x6000019502a0;  1 drivers
v0x60000007d7a0_0 .net *"_ivl_22", 0 0, L_0x600001950310;  1 drivers
v0x60000007d830_0 .net *"_ivl_24", 0 0, L_0x600001950380;  1 drivers
v0x60000007d8c0_0 .net *"_ivl_25", 31 0, L_0x6000003406e0;  1 drivers
L_0x118051a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000007d950_0 .net *"_ivl_28", 15 0, L_0x118051a38;  1 drivers
L_0x118051a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000007d9e0_0 .net/2u *"_ivl_29", 31 0, L_0x118051a80;  1 drivers
L_0x118051918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000007da70_0 .net *"_ivl_3", 1 0, L_0x118051918;  1 drivers
v0x60000007db00_0 .net *"_ivl_31", 0 0, L_0x600000340780;  1 drivers
L_0x118051960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000007db90_0 .net/2u *"_ivl_4", 3 0, L_0x118051960;  1 drivers
v0x60000007dc20_0 .net *"_ivl_6", 0 0, L_0x600000340460;  1 drivers
v0x60000007dcb0_0 .net "do_clear", 0 0, L_0x6000019503f0;  1 drivers
v0x60000007dd40_0 .net "load_weight", 0 0, L_0x600001950230;  1 drivers
v0x60000007ddd0_0 .net "weight_in", 7 0, L_0x600000340500;  1 drivers
L_0x6000003403c0 .concat [ 2 2 0 0], v0x60000000f4e0_0, L_0x118051918;
L_0x600000340460 .cmp/eq 4, L_0x6000003403c0, L_0x118051960;
L_0x6000003405a0 .cmp/eq 3, v0x600000075320_0, L_0x1180519a8;
L_0x600000340640 .cmp/eq 3, v0x600000075320_0, L_0x1180519f0;
L_0x6000003406e0 .concat [ 16 16 0 0], v0x600000074a20_0, L_0x118051a38;
L_0x600000340780 .cmp/eq 32, L_0x6000003406e0, L_0x118051a80;
S_0x124f5bd30 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x124f5e4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001c57c00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001c57c40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000007c900_0 .net *"_ivl_11", 0 0, L_0x600000340a00;  1 drivers
v0x60000007c990_0 .net *"_ivl_12", 15 0, L_0x600000340aa0;  1 drivers
v0x60000007ca20_0 .net/s *"_ivl_4", 15 0, L_0x600000340820;  1 drivers
v0x60000007cab0_0 .net/s *"_ivl_6", 15 0, L_0x6000003408c0;  1 drivers
v0x60000007cb40_0 .net/s "a_signed", 7 0, v0x60000007ccf0_0;  1 drivers
v0x60000007cbd0_0 .net "act_in", 7 0, v0x60000007b690_0;  alias, 1 drivers
v0x60000007cc60_0 .var "act_out", 7 0;
v0x60000007ccf0_0 .var "act_reg", 7 0;
v0x60000007cd80_0 .net "clear_acc", 0 0, L_0x6000019503f0;  alias, 1 drivers
v0x60000007ce10_0 .net "clk", 0 0, v0x6000000001b0_0;  alias, 1 drivers
v0x60000007cea0_0 .net "enable", 0 0, L_0x600001951810;  alias, 1 drivers
v0x60000007cf30_0 .net "load_weight", 0 0, L_0x600001950230;  alias, 1 drivers
v0x60000007cfc0_0 .net/s "product", 15 0, L_0x600000340960;  1 drivers
v0x60000007d050_0 .net/s "product_ext", 31 0, L_0x600000340b40;  1 drivers
v0x60000007d0e0_0 .net "psum_in", 31 0, v0x600000067b10_0;  alias, 1 drivers
v0x60000007d170_0 .var "psum_out", 31 0;
v0x60000007d200_0 .net "rst_n", 0 0, v0x600000000a20_0;  alias, 1 drivers
v0x60000007d290_0 .net/s "w_signed", 7 0, v0x60000007d3b0_0;  1 drivers
v0x60000007d320_0 .net "weight_in", 7 0, L_0x600000340500;  alias, 1 drivers
v0x60000007d3b0_0 .var "weight_reg", 7 0;
L_0x600000340820 .extend/s 16, v0x60000007ccf0_0;
L_0x6000003408c0 .extend/s 16, v0x60000007d3b0_0;
L_0x600000340960 .arith/mult 16, L_0x600000340820, L_0x6000003408c0;
L_0x600000340a00 .part L_0x600000340960, 15, 1;
LS_0x600000340aa0_0_0 .concat [ 1 1 1 1], L_0x600000340a00, L_0x600000340a00, L_0x600000340a00, L_0x600000340a00;
LS_0x600000340aa0_0_4 .concat [ 1 1 1 1], L_0x600000340a00, L_0x600000340a00, L_0x600000340a00, L_0x600000340a00;
LS_0x600000340aa0_0_8 .concat [ 1 1 1 1], L_0x600000340a00, L_0x600000340a00, L_0x600000340a00, L_0x600000340a00;
LS_0x600000340aa0_0_12 .concat [ 1 1 1 1], L_0x600000340a00, L_0x600000340a00, L_0x600000340a00, L_0x600000340a00;
L_0x600000340aa0 .concat [ 4 4 4 4], LS_0x600000340aa0_0_0, LS_0x600000340aa0_0_4, LS_0x600000340aa0_0_8, LS_0x600000340aa0_0_12;
L_0x600000340b40 .concat [ 16 16 0 0], L_0x600000340960, L_0x600000340aa0;
S_0x124f5bea0 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x124f53fb0;
 .timescale 0 0;
P_0x600002729800 .param/l "row" 1 7 213, +C4<011>;
S_0x124f596e0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x124f5bea0;
 .timescale 0 0;
P_0x600002729880 .param/l "col" 1 7 214, +C4<00>;
L_0x600001950540 .functor AND 1, v0x60000000f570_0, L_0x600000340c80, C4<1>, C4<1>;
L_0x6000019505b0 .functor AND 1, L_0x600000340e60, v0x60000000e010_0, C4<1>, C4<1>;
L_0x600001950620 .functor OR 1, L_0x600000340dc0, L_0x6000019505b0, C4<0>, C4<0>;
L_0x600001950690 .functor AND 1, L_0x1180524a0, L_0x600001950620, C4<1>, C4<1>;
L_0x600001950700 .functor AND 1, L_0x600001950690, L_0x600000340fa0, C4<1>, C4<1>;
v0x60000007e9a0_0 .net *"_ivl_0", 2 0, L_0x600000340be0;  1 drivers
L_0x118051b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000007ea30_0 .net/2u *"_ivl_11", 2 0, L_0x118051b58;  1 drivers
v0x60000007eac0_0 .net *"_ivl_13", 0 0, L_0x600000340dc0;  1 drivers
L_0x118051ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000007eb50_0 .net/2u *"_ivl_15", 2 0, L_0x118051ba0;  1 drivers
v0x60000007ebe0_0 .net *"_ivl_17", 0 0, L_0x600000340e60;  1 drivers
v0x60000007ec70_0 .net *"_ivl_20", 0 0, L_0x6000019505b0;  1 drivers
v0x60000007ed00_0 .net *"_ivl_22", 0 0, L_0x600001950620;  1 drivers
v0x60000007ed90_0 .net *"_ivl_24", 0 0, L_0x600001950690;  1 drivers
v0x60000007ee20_0 .net *"_ivl_25", 31 0, L_0x600000340f00;  1 drivers
L_0x118051be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000007eeb0_0 .net *"_ivl_28", 15 0, L_0x118051be8;  1 drivers
L_0x118051c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000007ef40_0 .net/2u *"_ivl_29", 31 0, L_0x118051c30;  1 drivers
L_0x118051ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000007efd0_0 .net *"_ivl_3", 0 0, L_0x118051ac8;  1 drivers
v0x60000007f060_0 .net *"_ivl_31", 0 0, L_0x600000340fa0;  1 drivers
L_0x118051b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000007f0f0_0 .net/2u *"_ivl_4", 2 0, L_0x118051b10;  1 drivers
v0x60000007f180_0 .net *"_ivl_6", 0 0, L_0x600000340c80;  1 drivers
v0x60000007f210_0 .net "do_clear", 0 0, L_0x600001950700;  1 drivers
v0x60000007f2a0_0 .net "load_weight", 0 0, L_0x600001950540;  1 drivers
v0x60000007f330_0 .net "weight_in", 7 0, L_0x600000340d20;  1 drivers
L_0x600000340be0 .concat [ 2 1 0 0], v0x60000000f4e0_0, L_0x118051ac8;
L_0x600000340c80 .cmp/eq 3, L_0x600000340be0, L_0x118051b10;
L_0x600000340dc0 .cmp/eq 3, v0x600000075320_0, L_0x118051b58;
L_0x600000340e60 .cmp/eq 3, v0x600000075320_0, L_0x118051ba0;
L_0x600000340f00 .concat [ 16 16 0 0], v0x600000074a20_0, L_0x118051be8;
L_0x600000340fa0 .cmp/eq 32, L_0x600000340f00, L_0x118051c30;
S_0x124f59850 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x124f596e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001c57c80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001c57cc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000007de60_0 .net *"_ivl_11", 0 0, L_0x600000341220;  1 drivers
v0x60000007def0_0 .net *"_ivl_12", 15 0, L_0x6000003412c0;  1 drivers
v0x60000007df80_0 .net/s *"_ivl_4", 15 0, L_0x600000341040;  1 drivers
v0x60000007e010_0 .net/s *"_ivl_6", 15 0, L_0x6000003410e0;  1 drivers
v0x60000007e0a0_0 .net/s "a_signed", 7 0, v0x60000007e250_0;  1 drivers
v0x60000007e130_0 .net "act_in", 7 0, L_0x60000195df10;  alias, 1 drivers
v0x60000007e1c0_0 .var "act_out", 7 0;
v0x60000007e250_0 .var "act_reg", 7 0;
v0x60000007e2e0_0 .net "clear_acc", 0 0, L_0x600001950700;  alias, 1 drivers
v0x60000007e370_0 .net "clk", 0 0, v0x6000000001b0_0;  alias, 1 drivers
v0x60000007e400_0 .net "enable", 0 0, L_0x600001951810;  alias, 1 drivers
v0x60000007e490_0 .net "load_weight", 0 0, L_0x600001950540;  alias, 1 drivers
v0x60000007e520_0 .net/s "product", 15 0, L_0x600000341180;  1 drivers
v0x60000007e5b0_0 .net/s "product_ext", 31 0, L_0x600000341360;  1 drivers
v0x60000007e640_0 .net "psum_in", 31 0, v0x6000000790e0_0;  alias, 1 drivers
v0x60000007e6d0_0 .var "psum_out", 31 0;
v0x60000007e760_0 .net "rst_n", 0 0, v0x600000000a20_0;  alias, 1 drivers
v0x60000007e7f0_0 .net/s "w_signed", 7 0, v0x60000007e910_0;  1 drivers
v0x60000007e880_0 .net "weight_in", 7 0, L_0x600000340d20;  alias, 1 drivers
v0x60000007e910_0 .var "weight_reg", 7 0;
L_0x600000341040 .extend/s 16, v0x60000007e250_0;
L_0x6000003410e0 .extend/s 16, v0x60000007e910_0;
L_0x600000341180 .arith/mult 16, L_0x600000341040, L_0x6000003410e0;
L_0x600000341220 .part L_0x600000341180, 15, 1;
LS_0x6000003412c0_0_0 .concat [ 1 1 1 1], L_0x600000341220, L_0x600000341220, L_0x600000341220, L_0x600000341220;
LS_0x6000003412c0_0_4 .concat [ 1 1 1 1], L_0x600000341220, L_0x600000341220, L_0x600000341220, L_0x600000341220;
LS_0x6000003412c0_0_8 .concat [ 1 1 1 1], L_0x600000341220, L_0x600000341220, L_0x600000341220, L_0x600000341220;
LS_0x6000003412c0_0_12 .concat [ 1 1 1 1], L_0x600000341220, L_0x600000341220, L_0x600000341220, L_0x600000341220;
L_0x6000003412c0 .concat [ 4 4 4 4], LS_0x6000003412c0_0_0, LS_0x6000003412c0_0_4, LS_0x6000003412c0_0_8, LS_0x6000003412c0_0_12;
L_0x600000341360 .concat [ 16 16 0 0], L_0x600000341180, L_0x6000003412c0;
S_0x124f57090 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x124f5bea0;
 .timescale 0 0;
P_0x600002729980 .param/l "col" 1 7 214, +C4<01>;
L_0x600001950850 .functor AND 1, v0x60000000f570_0, L_0x6000003414a0, C4<1>, C4<1>;
L_0x6000019508c0 .functor AND 1, L_0x600000341680, v0x60000000e010_0, C4<1>, C4<1>;
L_0x600001950930 .functor OR 1, L_0x6000003415e0, L_0x6000019508c0, C4<0>, C4<0>;
L_0x6000019509a0 .functor AND 1, L_0x1180524a0, L_0x600001950930, C4<1>, C4<1>;
L_0x600001950a10 .functor AND 1, L_0x6000019509a0, L_0x6000003417c0, C4<1>, C4<1>;
v0x60000007ff00_0 .net *"_ivl_0", 2 0, L_0x600000341400;  1 drivers
L_0x118051d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000070000_0 .net/2u *"_ivl_11", 2 0, L_0x118051d08;  1 drivers
v0x600000070090_0 .net *"_ivl_13", 0 0, L_0x6000003415e0;  1 drivers
L_0x118051d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000070120_0 .net/2u *"_ivl_15", 2 0, L_0x118051d50;  1 drivers
v0x6000000701b0_0 .net *"_ivl_17", 0 0, L_0x600000341680;  1 drivers
v0x600000070240_0 .net *"_ivl_20", 0 0, L_0x6000019508c0;  1 drivers
v0x6000000702d0_0 .net *"_ivl_22", 0 0, L_0x600001950930;  1 drivers
v0x600000070360_0 .net *"_ivl_24", 0 0, L_0x6000019509a0;  1 drivers
v0x6000000703f0_0 .net *"_ivl_25", 31 0, L_0x600000341720;  1 drivers
L_0x118051d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000070480_0 .net *"_ivl_28", 15 0, L_0x118051d98;  1 drivers
L_0x118051de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000070510_0 .net/2u *"_ivl_29", 31 0, L_0x118051de0;  1 drivers
L_0x118051c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000000705a0_0 .net *"_ivl_3", 0 0, L_0x118051c78;  1 drivers
v0x600000070630_0 .net *"_ivl_31", 0 0, L_0x6000003417c0;  1 drivers
L_0x118051cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000000706c0_0 .net/2u *"_ivl_4", 2 0, L_0x118051cc0;  1 drivers
v0x600000070750_0 .net *"_ivl_6", 0 0, L_0x6000003414a0;  1 drivers
v0x6000000707e0_0 .net "do_clear", 0 0, L_0x600001950a10;  1 drivers
v0x600000070870_0 .net "load_weight", 0 0, L_0x600001950850;  1 drivers
v0x600000070900_0 .net "weight_in", 7 0, L_0x600000341540;  1 drivers
L_0x600000341400 .concat [ 2 1 0 0], v0x60000000f4e0_0, L_0x118051c78;
L_0x6000003414a0 .cmp/eq 3, L_0x600000341400, L_0x118051cc0;
L_0x6000003415e0 .cmp/eq 3, v0x600000075320_0, L_0x118051d08;
L_0x600000341680 .cmp/eq 3, v0x600000075320_0, L_0x118051d50;
L_0x600000341720 .concat [ 16 16 0 0], v0x600000074a20_0, L_0x118051d98;
L_0x6000003417c0 .cmp/eq 32, L_0x600000341720, L_0x118051de0;
S_0x124f57200 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x124f57090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001c57d00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001c57d40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000007f3c0_0 .net *"_ivl_11", 0 0, L_0x600000341a40;  1 drivers
v0x60000007f450_0 .net *"_ivl_12", 15 0, L_0x600000341ae0;  1 drivers
v0x60000007f4e0_0 .net/s *"_ivl_4", 15 0, L_0x600000341860;  1 drivers
v0x60000007f570_0 .net/s *"_ivl_6", 15 0, L_0x600000341900;  1 drivers
v0x60000007f600_0 .net/s "a_signed", 7 0, v0x60000007f7b0_0;  1 drivers
v0x60000007f690_0 .net "act_in", 7 0, v0x60000007e1c0_0;  alias, 1 drivers
v0x60000007f720_0 .var "act_out", 7 0;
v0x60000007f7b0_0 .var "act_reg", 7 0;
v0x60000007f840_0 .net "clear_acc", 0 0, L_0x600001950a10;  alias, 1 drivers
v0x60000007f8d0_0 .net "clk", 0 0, v0x6000000001b0_0;  alias, 1 drivers
v0x60000007f960_0 .net "enable", 0 0, L_0x600001951810;  alias, 1 drivers
v0x60000007f9f0_0 .net "load_weight", 0 0, L_0x600001950850;  alias, 1 drivers
v0x60000007fa80_0 .net/s "product", 15 0, L_0x6000003419a0;  1 drivers
v0x60000007fb10_0 .net/s "product_ext", 31 0, L_0x600000341b80;  1 drivers
v0x60000007fba0_0 .net "psum_in", 31 0, v0x60000007a640_0;  alias, 1 drivers
v0x60000007fc30_0 .var "psum_out", 31 0;
v0x60000007fcc0_0 .net "rst_n", 0 0, v0x600000000a20_0;  alias, 1 drivers
v0x60000007fd50_0 .net/s "w_signed", 7 0, v0x60000007fe70_0;  1 drivers
v0x60000007fde0_0 .net "weight_in", 7 0, L_0x600000341540;  alias, 1 drivers
v0x60000007fe70_0 .var "weight_reg", 7 0;
L_0x600000341860 .extend/s 16, v0x60000007f7b0_0;
L_0x600000341900 .extend/s 16, v0x60000007fe70_0;
L_0x6000003419a0 .arith/mult 16, L_0x600000341860, L_0x600000341900;
L_0x600000341a40 .part L_0x6000003419a0, 15, 1;
LS_0x600000341ae0_0_0 .concat [ 1 1 1 1], L_0x600000341a40, L_0x600000341a40, L_0x600000341a40, L_0x600000341a40;
LS_0x600000341ae0_0_4 .concat [ 1 1 1 1], L_0x600000341a40, L_0x600000341a40, L_0x600000341a40, L_0x600000341a40;
LS_0x600000341ae0_0_8 .concat [ 1 1 1 1], L_0x600000341a40, L_0x600000341a40, L_0x600000341a40, L_0x600000341a40;
LS_0x600000341ae0_0_12 .concat [ 1 1 1 1], L_0x600000341a40, L_0x600000341a40, L_0x600000341a40, L_0x600000341a40;
L_0x600000341ae0 .concat [ 4 4 4 4], LS_0x600000341ae0_0_0, LS_0x600000341ae0_0_4, LS_0x600000341ae0_0_8, LS_0x600000341ae0_0_12;
L_0x600000341b80 .concat [ 16 16 0 0], L_0x6000003419a0, L_0x600000341ae0;
S_0x124f93ae0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x124f5bea0;
 .timescale 0 0;
P_0x600002729a80 .param/l "col" 1 7 214, +C4<010>;
L_0x600001950b60 .functor AND 1, v0x60000000f570_0, L_0x600000341cc0, C4<1>, C4<1>;
L_0x600001950bd0 .functor AND 1, L_0x600000341ea0, v0x60000000e010_0, C4<1>, C4<1>;
L_0x600001950c40 .functor OR 1, L_0x600000341e00, L_0x600001950bd0, C4<0>, C4<0>;
L_0x600001950cb0 .functor AND 1, L_0x1180524a0, L_0x600001950c40, C4<1>, C4<1>;
L_0x600001950d20 .functor AND 1, L_0x600001950cb0, L_0x600000341fe0, C4<1>, C4<1>;
v0x6000000714d0_0 .net *"_ivl_0", 3 0, L_0x600000341c20;  1 drivers
L_0x118051eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000071560_0 .net/2u *"_ivl_11", 2 0, L_0x118051eb8;  1 drivers
v0x6000000715f0_0 .net *"_ivl_13", 0 0, L_0x600000341e00;  1 drivers
L_0x118051f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000071680_0 .net/2u *"_ivl_15", 2 0, L_0x118051f00;  1 drivers
v0x600000071710_0 .net *"_ivl_17", 0 0, L_0x600000341ea0;  1 drivers
v0x6000000717a0_0 .net *"_ivl_20", 0 0, L_0x600001950bd0;  1 drivers
v0x600000071830_0 .net *"_ivl_22", 0 0, L_0x600001950c40;  1 drivers
v0x6000000718c0_0 .net *"_ivl_24", 0 0, L_0x600001950cb0;  1 drivers
v0x600000071950_0 .net *"_ivl_25", 31 0, L_0x600000341f40;  1 drivers
L_0x118051f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000000719e0_0 .net *"_ivl_28", 15 0, L_0x118051f48;  1 drivers
L_0x118051f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000071a70_0 .net/2u *"_ivl_29", 31 0, L_0x118051f90;  1 drivers
L_0x118051e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000071b00_0 .net *"_ivl_3", 1 0, L_0x118051e28;  1 drivers
v0x600000071b90_0 .net *"_ivl_31", 0 0, L_0x600000341fe0;  1 drivers
L_0x118051e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600000071c20_0 .net/2u *"_ivl_4", 3 0, L_0x118051e70;  1 drivers
v0x600000071cb0_0 .net *"_ivl_6", 0 0, L_0x600000341cc0;  1 drivers
v0x600000071d40_0 .net "do_clear", 0 0, L_0x600001950d20;  1 drivers
v0x600000071dd0_0 .net "load_weight", 0 0, L_0x600001950b60;  1 drivers
v0x600000071e60_0 .net "weight_in", 7 0, L_0x600000341d60;  1 drivers
L_0x600000341c20 .concat [ 2 2 0 0], v0x60000000f4e0_0, L_0x118051e28;
L_0x600000341cc0 .cmp/eq 4, L_0x600000341c20, L_0x118051e70;
L_0x600000341e00 .cmp/eq 3, v0x600000075320_0, L_0x118051eb8;
L_0x600000341ea0 .cmp/eq 3, v0x600000075320_0, L_0x118051f00;
L_0x600000341f40 .concat [ 16 16 0 0], v0x600000074a20_0, L_0x118051f48;
L_0x600000341fe0 .cmp/eq 32, L_0x600000341f40, L_0x118051f90;
S_0x124f93c50 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x124f93ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001c57d80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001c57dc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000070990_0 .net *"_ivl_11", 0 0, L_0x600000342260;  1 drivers
v0x600000070a20_0 .net *"_ivl_12", 15 0, L_0x600000342300;  1 drivers
v0x600000070ab0_0 .net/s *"_ivl_4", 15 0, L_0x600000342080;  1 drivers
v0x600000070b40_0 .net/s *"_ivl_6", 15 0, L_0x600000342120;  1 drivers
v0x600000070bd0_0 .net/s "a_signed", 7 0, v0x600000070d80_0;  1 drivers
v0x600000070c60_0 .net "act_in", 7 0, v0x60000007f720_0;  alias, 1 drivers
v0x600000070cf0_0 .var "act_out", 7 0;
v0x600000070d80_0 .var "act_reg", 7 0;
v0x600000070e10_0 .net "clear_acc", 0 0, L_0x600001950d20;  alias, 1 drivers
v0x600000070ea0_0 .net "clk", 0 0, v0x6000000001b0_0;  alias, 1 drivers
v0x600000070f30_0 .net "enable", 0 0, L_0x600001951810;  alias, 1 drivers
v0x600000070fc0_0 .net "load_weight", 0 0, L_0x600001950b60;  alias, 1 drivers
v0x600000071050_0 .net/s "product", 15 0, L_0x6000003421c0;  1 drivers
v0x6000000710e0_0 .net/s "product_ext", 31 0, L_0x6000003423a0;  1 drivers
v0x600000071170_0 .net "psum_in", 31 0, v0x60000007bba0_0;  alias, 1 drivers
v0x600000071200_0 .var "psum_out", 31 0;
v0x600000071290_0 .net "rst_n", 0 0, v0x600000000a20_0;  alias, 1 drivers
v0x600000071320_0 .net/s "w_signed", 7 0, v0x600000071440_0;  1 drivers
v0x6000000713b0_0 .net "weight_in", 7 0, L_0x600000341d60;  alias, 1 drivers
v0x600000071440_0 .var "weight_reg", 7 0;
L_0x600000342080 .extend/s 16, v0x600000070d80_0;
L_0x600000342120 .extend/s 16, v0x600000071440_0;
L_0x6000003421c0 .arith/mult 16, L_0x600000342080, L_0x600000342120;
L_0x600000342260 .part L_0x6000003421c0, 15, 1;
LS_0x600000342300_0_0 .concat [ 1 1 1 1], L_0x600000342260, L_0x600000342260, L_0x600000342260, L_0x600000342260;
LS_0x600000342300_0_4 .concat [ 1 1 1 1], L_0x600000342260, L_0x600000342260, L_0x600000342260, L_0x600000342260;
LS_0x600000342300_0_8 .concat [ 1 1 1 1], L_0x600000342260, L_0x600000342260, L_0x600000342260, L_0x600000342260;
LS_0x600000342300_0_12 .concat [ 1 1 1 1], L_0x600000342260, L_0x600000342260, L_0x600000342260, L_0x600000342260;
L_0x600000342300 .concat [ 4 4 4 4], LS_0x600000342300_0_0, LS_0x600000342300_0_4, LS_0x600000342300_0_8, LS_0x600000342300_0_12;
L_0x6000003423a0 .concat [ 16 16 0 0], L_0x6000003421c0, L_0x600000342300;
S_0x124f83010 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x124f5bea0;
 .timescale 0 0;
P_0x600002729b80 .param/l "col" 1 7 214, +C4<011>;
L_0x600001950e70 .functor AND 1, v0x60000000f570_0, L_0x6000003424e0, C4<1>, C4<1>;
L_0x600001950ee0 .functor AND 1, L_0x6000003426c0, v0x60000000e010_0, C4<1>, C4<1>;
L_0x600001950f50 .functor OR 1, L_0x600000342620, L_0x600001950ee0, C4<0>, C4<0>;
L_0x600001950fc0 .functor AND 1, L_0x1180524a0, L_0x600001950f50, C4<1>, C4<1>;
L_0x600001951030 .functor AND 1, L_0x600001950fc0, L_0x600000342800, C4<1>, C4<1>;
v0x600000072a30_0 .net *"_ivl_0", 3 0, L_0x600000342440;  1 drivers
L_0x118052068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000072ac0_0 .net/2u *"_ivl_11", 2 0, L_0x118052068;  1 drivers
v0x600000072b50_0 .net *"_ivl_13", 0 0, L_0x600000342620;  1 drivers
L_0x1180520b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000072be0_0 .net/2u *"_ivl_15", 2 0, L_0x1180520b0;  1 drivers
v0x600000072c70_0 .net *"_ivl_17", 0 0, L_0x6000003426c0;  1 drivers
v0x600000072d00_0 .net *"_ivl_20", 0 0, L_0x600001950ee0;  1 drivers
v0x600000072d90_0 .net *"_ivl_22", 0 0, L_0x600001950f50;  1 drivers
v0x600000072e20_0 .net *"_ivl_24", 0 0, L_0x600001950fc0;  1 drivers
v0x600000072eb0_0 .net *"_ivl_25", 31 0, L_0x600000342760;  1 drivers
L_0x1180520f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000072f40_0 .net *"_ivl_28", 15 0, L_0x1180520f8;  1 drivers
L_0x118052140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000072fd0_0 .net/2u *"_ivl_29", 31 0, L_0x118052140;  1 drivers
L_0x118051fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000073060_0 .net *"_ivl_3", 1 0, L_0x118051fd8;  1 drivers
v0x6000000730f0_0 .net *"_ivl_31", 0 0, L_0x600000342800;  1 drivers
L_0x118052020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600000073180_0 .net/2u *"_ivl_4", 3 0, L_0x118052020;  1 drivers
v0x600000073210_0 .net *"_ivl_6", 0 0, L_0x6000003424e0;  1 drivers
v0x6000000732a0_0 .net "do_clear", 0 0, L_0x600001951030;  1 drivers
v0x600000073330_0 .net "load_weight", 0 0, L_0x600001950e70;  1 drivers
v0x6000000733c0_0 .net "weight_in", 7 0, L_0x600000342580;  1 drivers
L_0x600000342440 .concat [ 2 2 0 0], v0x60000000f4e0_0, L_0x118051fd8;
L_0x6000003424e0 .cmp/eq 4, L_0x600000342440, L_0x118052020;
L_0x600000342620 .cmp/eq 3, v0x600000075320_0, L_0x118052068;
L_0x6000003426c0 .cmp/eq 3, v0x600000075320_0, L_0x1180520b0;
L_0x600000342760 .concat [ 16 16 0 0], v0x600000074a20_0, L_0x1180520f8;
L_0x600000342800 .cmp/eq 32, L_0x600000342760, L_0x118052140;
S_0x124f83180 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x124f83010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001c57e00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001c57e40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000071ef0_0 .net *"_ivl_11", 0 0, L_0x600000342a80;  1 drivers
v0x600000071f80_0 .net *"_ivl_12", 15 0, L_0x600000342b20;  1 drivers
v0x600000072010_0 .net/s *"_ivl_4", 15 0, L_0x6000003428a0;  1 drivers
v0x6000000720a0_0 .net/s *"_ivl_6", 15 0, L_0x600000342940;  1 drivers
v0x600000072130_0 .net/s "a_signed", 7 0, v0x6000000722e0_0;  1 drivers
v0x6000000721c0_0 .net "act_in", 7 0, v0x600000070cf0_0;  alias, 1 drivers
v0x600000072250_0 .var "act_out", 7 0;
v0x6000000722e0_0 .var "act_reg", 7 0;
v0x600000072370_0 .net "clear_acc", 0 0, L_0x600001951030;  alias, 1 drivers
v0x600000072400_0 .net "clk", 0 0, v0x6000000001b0_0;  alias, 1 drivers
v0x600000072490_0 .net "enable", 0 0, L_0x600001951810;  alias, 1 drivers
v0x600000072520_0 .net "load_weight", 0 0, L_0x600001950e70;  alias, 1 drivers
v0x6000000725b0_0 .net/s "product", 15 0, L_0x6000003429e0;  1 drivers
v0x600000072640_0 .net/s "product_ext", 31 0, L_0x600000342bc0;  1 drivers
v0x6000000726d0_0 .net "psum_in", 31 0, v0x60000007d170_0;  alias, 1 drivers
v0x600000072760_0 .var "psum_out", 31 0;
v0x6000000727f0_0 .net "rst_n", 0 0, v0x600000000a20_0;  alias, 1 drivers
v0x600000072880_0 .net/s "w_signed", 7 0, v0x6000000729a0_0;  1 drivers
v0x600000072910_0 .net "weight_in", 7 0, L_0x600000342580;  alias, 1 drivers
v0x6000000729a0_0 .var "weight_reg", 7 0;
L_0x6000003428a0 .extend/s 16, v0x6000000722e0_0;
L_0x600000342940 .extend/s 16, v0x6000000729a0_0;
L_0x6000003429e0 .arith/mult 16, L_0x6000003428a0, L_0x600000342940;
L_0x600000342a80 .part L_0x6000003429e0, 15, 1;
LS_0x600000342b20_0_0 .concat [ 1 1 1 1], L_0x600000342a80, L_0x600000342a80, L_0x600000342a80, L_0x600000342a80;
LS_0x600000342b20_0_4 .concat [ 1 1 1 1], L_0x600000342a80, L_0x600000342a80, L_0x600000342a80, L_0x600000342a80;
LS_0x600000342b20_0_8 .concat [ 1 1 1 1], L_0x600000342a80, L_0x600000342a80, L_0x600000342a80, L_0x600000342a80;
LS_0x600000342b20_0_12 .concat [ 1 1 1 1], L_0x600000342a80, L_0x600000342a80, L_0x600000342a80, L_0x600000342a80;
L_0x600000342b20 .concat [ 4 4 4 4], LS_0x600000342b20_0_0, LS_0x600000342b20_0_4, LS_0x600000342b20_0_8, LS_0x600000342b20_0_12;
L_0x600000342bc0 .concat [ 16 16 0 0], L_0x6000003429e0, L_0x600000342b20;
S_0x124f832f0 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x124f53fb0;
 .timescale 0 0;
P_0x600002729c80 .param/l "row" 1 7 198, +C4<00>;
L_0x60000195e140 .functor BUFZ 8, v0x60000006d200_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x124f83460 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x124f53fb0;
 .timescale 0 0;
P_0x600002729d00 .param/l "row" 1 7 198, +C4<01>;
L_0x60000195dff0 .functor BUFZ 8, v0x60000006d4d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x124f52570 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x124f53fb0;
 .timescale 0 0;
P_0x600002729d80 .param/l "row" 1 7 198, +C4<010>;
L_0x60000195e060 .functor BUFZ 8, v0x60000006d7a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x124f526e0 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x124f53fb0;
 .timescale 0 0;
P_0x600002729e00 .param/l "row" 1 7 198, +C4<011>;
L_0x60000195df10 .functor BUFZ 8, v0x60000006da70_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x124f52850 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x124f53fb0;
 .timescale 0 0;
P_0x600002729e80 .param/l "col" 1 7 279, +C4<00>;
L_0x600001951500 .functor BUFZ 32, v0x60000006cea0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000073450_0 .net *"_ivl_2", 31 0, L_0x600001951500;  1 drivers
S_0x124f529c0 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x124f53fb0;
 .timescale 0 0;
P_0x600002729f00 .param/l "col" 1 7 279, +C4<01>;
L_0x600001951570 .functor BUFZ 32, v0x60000006cfc0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000000734e0_0 .net *"_ivl_2", 31 0, L_0x600001951570;  1 drivers
S_0x124f53620 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x124f53fb0;
 .timescale 0 0;
P_0x600002729f80 .param/l "col" 1 7 279, +C4<010>;
L_0x6000019515e0 .functor BUFZ 32, v0x60000006d0e0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000073570_0 .net *"_ivl_2", 31 0, L_0x6000019515e0;  1 drivers
S_0x124f53790 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x124f53fb0;
 .timescale 0 0;
P_0x60000272a000 .param/l "col" 1 7 279, +C4<011>;
L_0x600001951650 .functor BUFZ 32, L_0x600001951490, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000073600_0 .net *"_ivl_2", 31 0, L_0x600001951650;  1 drivers
S_0x124f53900 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x124f53fb0;
 .timescale 0 0;
P_0x60000272a080 .param/l "col" 1 7 206, +C4<00>;
S_0x124f53a70 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x124f53fb0;
 .timescale 0 0;
P_0x60000272a100 .param/l "col" 1 7 206, +C4<01>;
S_0x124f89a80 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x124f53fb0;
 .timescale 0 0;
P_0x60000272a180 .param/l "col" 1 7 206, +C4<010>;
S_0x124f89bf0 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x124f53fb0;
 .timescale 0 0;
P_0x60000272a200 .param/l "col" 1 7 206, +C4<011>;
S_0x124f83e80 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x124f91ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x124f83ff0 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x124f84030 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x124f84070 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x124f840b0 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x124f840f0 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x124f84130 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x600001952610 .functor BUFZ 256, v0x600000077d50_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001952680 .functor BUFZ 256, v0x600000008900_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000019526f0 .functor BUFZ 256, v0x600000077690_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x600000076c70_0 .var/i "b", 31 0;
v0x600000076d00 .array "bank_addr", 3 0, 7 0;
v0x600000076d90_0 .net "bank_dma", 1 0, L_0x600000346760;  1 drivers
v0x600000076e20_0 .var "bank_dma_d", 1 0;
v0x600000076eb0_0 .net "bank_mxu_a", 1 0, L_0x600000346580;  1 drivers
v0x600000076f40_0 .var "bank_mxu_a_d", 1 0;
v0x600000076fd0_0 .net "bank_mxu_o", 1 0, L_0x600000346620;  1 drivers
v0x600000077060_0 .net "bank_mxu_w", 1 0, L_0x6000003464e0;  1 drivers
v0x6000000770f0_0 .var "bank_mxu_w_d", 1 0;
v0x600000077180 .array "bank_rdata", 3 0;
v0x600000077180_0 .net v0x600000077180 0, 255 0, v0x6000000758c0_0; 1 drivers
v0x600000077180_1 .net v0x600000077180 1, 255 0, v0x600000075dd0_0; 1 drivers
v0x600000077180_2 .net v0x600000077180 2, 255 0, v0x6000000762e0_0; 1 drivers
v0x600000077180_3 .net v0x600000077180 3, 255 0, v0x6000000767f0_0; 1 drivers
v0x600000077210_0 .var "bank_re", 3 0;
v0x6000000772a0_0 .net "bank_vpu", 1 0, L_0x6000003466c0;  1 drivers
v0x600000077330_0 .var "bank_vpu_d", 1 0;
v0x6000000773c0 .array "bank_wdata", 3 0, 255 0;
v0x600000077450_0 .var "bank_we", 3 0;
v0x6000000774e0_0 .net "clk", 0 0, v0x6000000001b0_0;  alias, 1 drivers
v0x600000077570_0 .net "dma_addr", 19 0, v0x6000000697a0_0;  alias, 1 drivers
v0x600000077600_0 .net "dma_rdata", 255 0, L_0x6000019526f0;  alias, 1 drivers
v0x600000077690_0 .var "dma_rdata_reg", 255 0;
v0x600000077720_0 .net "dma_re", 0 0, L_0x6000019520d0;  alias, 1 drivers
v0x6000000777b0_0 .net "dma_ready", 0 0, L_0x600000346da0;  alias, 1 drivers
v0x600000077840_0 .net "dma_wdata", 255 0, L_0x600001951ff0;  alias, 1 drivers
v0x6000000778d0_0 .net "dma_we", 0 0, L_0x600001952060;  alias, 1 drivers
v0x600000077960_0 .var "grant_dma", 3 0;
v0x6000000779f0_0 .var "grant_mxu_a", 3 0;
v0x600000077a80_0 .var "grant_mxu_o", 3 0;
v0x600000077b10_0 .var "grant_mxu_w", 3 0;
v0x600000077ba0_0 .var "grant_vpu", 3 0;
v0x600000077c30_0 .net "mxu_a_addr", 19 0, L_0x600000343980;  alias, 1 drivers
v0x600000077cc0_0 .net "mxu_a_rdata", 255 0, L_0x600001952610;  alias, 1 drivers
v0x600000077d50_0 .var "mxu_a_rdata_reg", 255 0;
v0x600000077de0_0 .net "mxu_a_re", 0 0, L_0x600000343a20;  alias, 1 drivers
v0x600000077e70_0 .net "mxu_a_ready", 0 0, L_0x600000346c60;  alias, 1 drivers
v0x600000077f00_0 .net "mxu_o_addr", 19 0, L_0x600000343c00;  alias, 1 drivers
v0x600000008000_0 .net "mxu_o_ready", 0 0, L_0x600000346d00;  alias, 1 drivers
v0x600000008090_0 .net "mxu_o_wdata", 255 0, L_0x600000343de0;  alias, 1 drivers
v0x600000008120_0 .net "mxu_o_we", 0 0, L_0x600001951ab0;  alias, 1 drivers
v0x6000000081b0_0 .net "mxu_w_addr", 19 0, L_0x600000343700;  alias, 1 drivers
v0x600000008240_0 .net "mxu_w_rdata", 255 0, v0x6000000082d0_0;  alias, 1 drivers
v0x6000000082d0_0 .var "mxu_w_rdata_reg", 255 0;
v0x600000008360_0 .net "mxu_w_re", 0 0, L_0x6000003437a0;  alias, 1 drivers
v0x6000000083f0_0 .net "mxu_w_ready", 0 0, L_0x600000346b20;  alias, 1 drivers
v0x600000008480_0 .var "req_dma", 3 0;
v0x600000008510_0 .var "req_mxu_a", 3 0;
v0x6000000085a0_0 .var "req_mxu_o", 3 0;
v0x600000008630_0 .var "req_mxu_w", 3 0;
v0x6000000086c0_0 .var "req_vpu", 3 0;
v0x600000008750_0 .net "rst_n", 0 0, v0x600000000a20_0;  alias, 1 drivers
v0x6000000087e0_0 .net "vpu_addr", 19 0, v0x60000000a0a0_0;  alias, 1 drivers
v0x600000008870_0 .net "vpu_rdata", 255 0, L_0x600001952680;  alias, 1 drivers
v0x600000008900_0 .var "vpu_rdata_reg", 255 0;
v0x600000008990_0 .net "vpu_re", 0 0, L_0x600001951ea0;  alias, 1 drivers
v0x600000008a20_0 .net "vpu_ready", 0 0, L_0x600000346bc0;  alias, 1 drivers
v0x600000008ab0_0 .net "vpu_wdata", 255 0, L_0x600001951dc0;  alias, 1 drivers
v0x600000008b40_0 .net "vpu_we", 0 0, L_0x600001951e30;  alias, 1 drivers
v0x600000008bd0_0 .net "word_dma", 7 0, L_0x600000346a80;  1 drivers
v0x600000008c60_0 .net "word_mxu_a", 7 0, L_0x6000003468a0;  1 drivers
v0x600000008cf0_0 .net "word_mxu_o", 7 0, L_0x600000346940;  1 drivers
v0x600000008d80_0 .net "word_mxu_w", 7 0, L_0x600000346800;  1 drivers
v0x600000008e10_0 .net "word_vpu", 7 0, L_0x6000003469e0;  1 drivers
E_0x60000272aa00/0 .event anyedge, v0x6000000770f0_0, v0x6000000758c0_0, v0x600000075dd0_0, v0x6000000762e0_0;
E_0x60000272aa00/1 .event anyedge, v0x6000000767f0_0, v0x600000076f40_0, v0x600000077330_0, v0x600000076e20_0;
E_0x60000272aa00 .event/or E_0x60000272aa00/0, E_0x60000272aa00/1;
E_0x60000272aa80/0 .event anyedge, v0x600000008630_0, v0x600000008510_0, v0x6000000085a0_0, v0x6000000086c0_0;
E_0x60000272aa80/1 .event anyedge, v0x600000008480_0, v0x600000077b10_0, v0x600000008d80_0, v0x6000000779f0_0;
E_0x60000272aa80/2 .event anyedge, v0x600000008c60_0, v0x600000077a80_0, v0x600000008cf0_0, v0x600000008090_0;
E_0x60000272aa80/3 .event anyedge, v0x600000077ba0_0, v0x600000008e10_0, v0x600000008ab0_0, v0x600000008b40_0;
E_0x60000272aa80/4 .event anyedge, v0x600000008990_0, v0x600000077960_0, v0x600000008bd0_0, v0x600000069a70_0;
E_0x60000272aa80/5 .event anyedge, v0x600000069b90_0, v0x6000000698c0_0;
E_0x60000272aa80 .event/or E_0x60000272aa80/0, E_0x60000272aa80/1, E_0x60000272aa80/2, E_0x60000272aa80/3, E_0x60000272aa80/4, E_0x60000272aa80/5;
E_0x60000272aac0/0 .event anyedge, v0x600000008360_0, v0x600000077060_0, v0x600000077de0_0, v0x600000076eb0_0;
E_0x60000272aac0/1 .event anyedge, v0x600000008120_0, v0x600000076fd0_0, v0x600000008b40_0, v0x600000008990_0;
E_0x60000272aac0/2 .event anyedge, v0x6000000772a0_0, v0x600000069b90_0, v0x6000000698c0_0, v0x600000076d90_0;
E_0x60000272aac0 .event/or E_0x60000272aac0/0, E_0x60000272aac0/1, E_0x60000272aac0/2;
L_0x600000345fe0 .part v0x600000077450_0, 0, 1;
L_0x600000346080 .part v0x600000077210_0, 0, 1;
L_0x600000346120 .part v0x600000077450_0, 1, 1;
L_0x6000003461c0 .part v0x600000077210_0, 1, 1;
L_0x600000346260 .part v0x600000077450_0, 2, 1;
L_0x600000346300 .part v0x600000077210_0, 2, 1;
L_0x6000003463a0 .part v0x600000077450_0, 3, 1;
L_0x600000346440 .part v0x600000077210_0, 3, 1;
L_0x6000003464e0 .ufunc/vec4 TD_tb_e2e_inference.dut.sram_inst.get_bank, 2, L_0x600000343700 (v0x600000076a30_0) S_0x124f84f60;
L_0x600000346580 .ufunc/vec4 TD_tb_e2e_inference.dut.sram_inst.get_bank, 2, L_0x600000343980 (v0x600000076a30_0) S_0x124f84f60;
L_0x600000346620 .ufunc/vec4 TD_tb_e2e_inference.dut.sram_inst.get_bank, 2, L_0x600000343c00 (v0x600000076a30_0) S_0x124f84f60;
L_0x6000003466c0 .ufunc/vec4 TD_tb_e2e_inference.dut.sram_inst.get_bank, 2, v0x60000000a0a0_0 (v0x600000076a30_0) S_0x124f84f60;
L_0x600000346760 .ufunc/vec4 TD_tb_e2e_inference.dut.sram_inst.get_bank, 2, v0x6000000697a0_0 (v0x600000076a30_0) S_0x124f84f60;
L_0x600000346800 .ufunc/vec4 TD_tb_e2e_inference.dut.sram_inst.get_word, 8, L_0x600000343700 (v0x600000076b50_0) S_0x124f850d0;
L_0x6000003468a0 .ufunc/vec4 TD_tb_e2e_inference.dut.sram_inst.get_word, 8, L_0x600000343980 (v0x600000076b50_0) S_0x124f850d0;
L_0x600000346940 .ufunc/vec4 TD_tb_e2e_inference.dut.sram_inst.get_word, 8, L_0x600000343c00 (v0x600000076b50_0) S_0x124f850d0;
L_0x6000003469e0 .ufunc/vec4 TD_tb_e2e_inference.dut.sram_inst.get_word, 8, v0x60000000a0a0_0 (v0x600000076b50_0) S_0x124f850d0;
L_0x600000346a80 .ufunc/vec4 TD_tb_e2e_inference.dut.sram_inst.get_word, 8, v0x6000000697a0_0 (v0x600000076b50_0) S_0x124f850d0;
L_0x600000346b20 .part/v v0x600000077b10_0, L_0x6000003464e0, 1;
L_0x600000346c60 .part/v v0x6000000779f0_0, L_0x600000346580, 1;
L_0x600000346d00 .part/v v0x600000077a80_0, L_0x600000346620, 1;
L_0x600000346bc0 .part/v v0x600000077ba0_0, L_0x6000003466c0, 1;
L_0x600000346da0 .part/v v0x600000077960_0, L_0x600000346760, 1;
S_0x124f843e0 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x124f83e80;
 .timescale 0 0;
P_0x60000272ab00 .param/l "i" 1 9 184, +C4<00>;
S_0x124f84550 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x124f843e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600001c57580 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600001c575c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600000076d00_0 .array/port v0x600000076d00, 0;
v0x600000075680_0 .net "addr", 7 0, v0x600000076d00_0;  1 drivers
v0x600000075710_0 .net "clk", 0 0, v0x6000000001b0_0;  alias, 1 drivers
v0x6000000757a0_0 .var/i "i", 31 0;
v0x600000075830 .array "mem", 255 0, 255 0;
v0x6000000758c0_0 .var "rdata", 255 0;
v0x600000075950_0 .net "re", 0 0, L_0x600000346080;  1 drivers
v0x6000000773c0_0 .array/port v0x6000000773c0, 0;
v0x6000000759e0_0 .net "wdata", 255 0, v0x6000000773c0_0;  1 drivers
v0x600000075a70_0 .net "we", 0 0, L_0x600000345fe0;  1 drivers
E_0x60000272ac00 .event posedge, v0x600000068a20_0;
S_0x124f846c0 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x124f83e80;
 .timescale 0 0;
P_0x60000272ac80 .param/l "i" 1 9 184, +C4<01>;
S_0x124f84830 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x124f846c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600001c57e80 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600001c57ec0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600000076d00_1 .array/port v0x600000076d00, 1;
v0x600000075b90_0 .net "addr", 7 0, v0x600000076d00_1;  1 drivers
v0x600000075c20_0 .net "clk", 0 0, v0x6000000001b0_0;  alias, 1 drivers
v0x600000075cb0_0 .var/i "i", 31 0;
v0x600000075d40 .array "mem", 255 0, 255 0;
v0x600000075dd0_0 .var "rdata", 255 0;
v0x600000075e60_0 .net "re", 0 0, L_0x6000003461c0;  1 drivers
v0x6000000773c0_1 .array/port v0x6000000773c0, 1;
v0x600000075ef0_0 .net "wdata", 255 0, v0x6000000773c0_1;  1 drivers
v0x600000075f80_0 .net "we", 0 0, L_0x600000346120;  1 drivers
S_0x124f849a0 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x124f83e80;
 .timescale 0 0;
P_0x60000272adc0 .param/l "i" 1 9 184, +C4<010>;
S_0x124f84b10 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x124f849a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600001c57f00 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600001c57f40 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600000076d00_2 .array/port v0x600000076d00, 2;
v0x6000000760a0_0 .net "addr", 7 0, v0x600000076d00_2;  1 drivers
v0x600000076130_0 .net "clk", 0 0, v0x6000000001b0_0;  alias, 1 drivers
v0x6000000761c0_0 .var/i "i", 31 0;
v0x600000076250 .array "mem", 255 0, 255 0;
v0x6000000762e0_0 .var "rdata", 255 0;
v0x600000076370_0 .net "re", 0 0, L_0x600000346300;  1 drivers
v0x6000000773c0_2 .array/port v0x6000000773c0, 2;
v0x600000076400_0 .net "wdata", 255 0, v0x6000000773c0_2;  1 drivers
v0x600000076490_0 .net "we", 0 0, L_0x600000346260;  1 drivers
S_0x124f84c80 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x124f83e80;
 .timescale 0 0;
P_0x60000272af00 .param/l "i" 1 9 184, +C4<011>;
S_0x124f84df0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x124f84c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600001c57f80 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600001c57fc0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600000076d00_3 .array/port v0x600000076d00, 3;
v0x6000000765b0_0 .net "addr", 7 0, v0x600000076d00_3;  1 drivers
v0x600000076640_0 .net "clk", 0 0, v0x6000000001b0_0;  alias, 1 drivers
v0x6000000766d0_0 .var/i "i", 31 0;
v0x600000076760 .array "mem", 255 0, 255 0;
v0x6000000767f0_0 .var "rdata", 255 0;
v0x600000076880_0 .net "re", 0 0, L_0x600000346440;  1 drivers
v0x6000000773c0_3 .array/port v0x6000000773c0, 3;
v0x600000076910_0 .net "wdata", 255 0, v0x6000000773c0_3;  1 drivers
v0x6000000769a0_0 .net "we", 0 0, L_0x6000003463a0;  1 drivers
S_0x124f84f60 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x124f83e80;
 .timescale 0 0;
v0x600000076a30_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x124f84f60
TD_tb_e2e_inference.dut.sram_inst.get_bank ;
    %load/vec4 v0x600000076a30_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x600000076a30_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x124f850d0 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x124f83e80;
 .timescale 0 0;
v0x600000076b50_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x124f850d0
TD_tb_e2e_inference.dut.sram_inst.get_word ;
    %load/vec4 v0x600000076b50_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x124f85440 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x124f91ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x125823e00 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x125823e40 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x125823e80 .param/l "REDUCE_STAGES" 1 10 201, +C4<00000000000000000000000000000100>;
P_0x125823ec0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x125823f00 .param/l "S_DECODE" 1 10 112, C4<001>;
P_0x125823f40 .param/l "S_DONE" 1 10 117, C4<110>;
P_0x125823f80 .param/l "S_EXECUTE" 1 10 113, C4<010>;
P_0x125823fc0 .param/l "S_IDLE" 1 10 111, C4<000>;
P_0x125824000 .param/l "S_MEM_WAIT" 1 10 114, C4<011>;
P_0x125824040 .param/l "S_REDUCE" 1 10 115, C4<100>;
P_0x125824080 .param/l "S_WRITEBACK" 1 10 116, C4<101>;
P_0x1258240c0 .param/l "VOP_ADD" 1 10 78, C4<00000001>;
P_0x125824100 .param/l "VOP_BCAST" 1 10 92, C4<00110010>;
P_0x125824140 .param/l "VOP_GELU" 1 10 83, C4<00010001>;
P_0x125824180 .param/l "VOP_LOAD" 1 10 90, C4<00110000>;
P_0x1258241c0 .param/l "VOP_MADD" 1 10 81, C4<00000100>;
P_0x125824200 .param/l "VOP_MAX" 1 10 88, C4<00100001>;
P_0x125824240 .param/l "VOP_MIN" 1 10 89, C4<00100010>;
P_0x125824280 .param/l "VOP_MOV" 1 10 93, C4<00110011>;
P_0x1258242c0 .param/l "VOP_MUL" 1 10 80, C4<00000011>;
P_0x125824300 .param/l "VOP_RELU" 1 10 82, C4<00010000>;
P_0x125824340 .param/l "VOP_SIGMOID" 1 10 85, C4<00010011>;
P_0x125824380 .param/l "VOP_SILU" 1 10 84, C4<00010010>;
P_0x1258243c0 .param/l "VOP_STORE" 1 10 91, C4<00110001>;
P_0x125824400 .param/l "VOP_SUB" 1 10 79, C4<00000010>;
P_0x125824440 .param/l "VOP_SUM" 1 10 87, C4<00100000>;
P_0x125824480 .param/l "VOP_TANH" 1 10 86, C4<00010100>;
P_0x1258244c0 .param/l "VOP_ZERO" 1 10 94, C4<00110100>;
P_0x125824500 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x600001951c00 .functor BUFZ 256, L_0x6000003457c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001951c70 .functor BUFZ 256, L_0x600000345900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001951ce0 .functor BUFZ 1, v0x600000009830_0, C4<0>, C4<0>, C4<0>;
L_0x600001951dc0 .functor BUFZ 256, v0x60000000a400_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001951e30 .functor BUFZ 1, v0x60000000a520_0, C4<0>, C4<0>, C4<0>;
L_0x600001951ea0 .functor BUFZ 1, v0x60000000a250_0, C4<0>, C4<0>, C4<0>;
v0x600000008ea0_0 .net *"_ivl_48", 255 0, L_0x6000003457c0;  1 drivers
v0x600000008f30_0 .net *"_ivl_50", 6 0, L_0x600000345860;  1 drivers
L_0x118052848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000008fc0_0 .net *"_ivl_53", 1 0, L_0x118052848;  1 drivers
v0x600000009050_0 .net *"_ivl_56", 255 0, L_0x600000345900;  1 drivers
v0x6000000090e0_0 .net *"_ivl_58", 6 0, L_0x6000003459a0;  1 drivers
L_0x118052890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000009170_0 .net *"_ivl_61", 1 0, L_0x118052890;  1 drivers
L_0x1180528d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000009200_0 .net/2u *"_ivl_64", 2 0, L_0x1180528d8;  1 drivers
v0x600000009290_0 .var "addr_reg", 19 0;
v0x600000009320_0 .var "alu_result", 255 0;
v0x6000000093b0_0 .net "clk", 0 0, v0x6000000001b0_0;  alias, 1 drivers
v0x600000009440_0 .net "cmd", 127 0, v0x60000006cbd0_0;  alias, 1 drivers
v0x6000000094d0_0 .net "cmd_done", 0 0, L_0x600001951ce0;  alias, 1 drivers
v0x600000009560_0 .net "cmd_ready", 0 0, L_0x600000345a40;  alias, 1 drivers
v0x6000000095f0_0 .var "cmd_reg", 127 0;
v0x600000009680_0 .net "cmd_valid", 0 0, L_0x60000195e680;  alias, 1 drivers
v0x600000009710_0 .net "count", 15 0, L_0x600000345720;  1 drivers
v0x6000000097a0_0 .var "count_reg", 15 0;
v0x600000009830_0 .var "done_reg", 0 0;
v0x6000000098c0_0 .var "elem_count", 15 0;
v0x600000009950_0 .net "imm", 15 0, L_0x6000003455e0;  1 drivers
v0x6000000099e0_0 .var "imm_reg", 15 0;
v0x600000009a70_0 .var/i "lane", 31 0;
v0x600000009b00 .array "lane_a", 15 0;
v0x600000009b00_0 .net v0x600000009b00 0, 15 0, L_0x600000343f20; 1 drivers
v0x600000009b00_1 .net v0x600000009b00 1, 15 0, L_0x600000344000; 1 drivers
v0x600000009b00_2 .net v0x600000009b00 2, 15 0, L_0x600000344140; 1 drivers
v0x600000009b00_3 .net v0x600000009b00 3, 15 0, L_0x600000344280; 1 drivers
v0x600000009b00_4 .net v0x600000009b00 4, 15 0, L_0x6000003443c0; 1 drivers
v0x600000009b00_5 .net v0x600000009b00 5, 15 0, L_0x600000344500; 1 drivers
v0x600000009b00_6 .net v0x600000009b00 6, 15 0, L_0x600000344640; 1 drivers
v0x600000009b00_7 .net v0x600000009b00 7, 15 0, L_0x600000344780; 1 drivers
v0x600000009b00_8 .net v0x600000009b00 8, 15 0, L_0x6000003448c0; 1 drivers
v0x600000009b00_9 .net v0x600000009b00 9, 15 0, L_0x600000344a00; 1 drivers
v0x600000009b00_10 .net v0x600000009b00 10, 15 0, L_0x600000344be0; 1 drivers
v0x600000009b00_11 .net v0x600000009b00 11, 15 0, L_0x600000344c80; 1 drivers
v0x600000009b00_12 .net v0x600000009b00 12, 15 0, L_0x600000344dc0; 1 drivers
v0x600000009b00_13 .net v0x600000009b00 13, 15 0, L_0x600000344f00; 1 drivers
v0x600000009b00_14 .net v0x600000009b00 14, 15 0, L_0x600000345040; 1 drivers
v0x600000009b00_15 .net v0x600000009b00 15, 15 0, L_0x600000345180; 1 drivers
v0x600000009b90 .array "lane_b", 15 0;
v0x600000009b90_0 .net v0x600000009b90 0, 15 0, L_0x600000348640; 1 drivers
v0x600000009b90_1 .net v0x600000009b90 1, 15 0, L_0x6000003440a0; 1 drivers
v0x600000009b90_2 .net v0x600000009b90 2, 15 0, L_0x6000003441e0; 1 drivers
v0x600000009b90_3 .net v0x600000009b90 3, 15 0, L_0x600000344320; 1 drivers
v0x600000009b90_4 .net v0x600000009b90 4, 15 0, L_0x600000344460; 1 drivers
v0x600000009b90_5 .net v0x600000009b90 5, 15 0, L_0x6000003445a0; 1 drivers
v0x600000009b90_6 .net v0x600000009b90 6, 15 0, L_0x6000003446e0; 1 drivers
v0x600000009b90_7 .net v0x600000009b90 7, 15 0, L_0x600000344820; 1 drivers
v0x600000009b90_8 .net v0x600000009b90 8, 15 0, L_0x600000344960; 1 drivers
v0x600000009b90_9 .net v0x600000009b90 9, 15 0, L_0x600000344b40; 1 drivers
v0x600000009b90_10 .net v0x600000009b90 10, 15 0, L_0x600000344aa0; 1 drivers
v0x600000009b90_11 .net v0x600000009b90 11, 15 0, L_0x600000344d20; 1 drivers
v0x600000009b90_12 .net v0x600000009b90 12, 15 0, L_0x600000344e60; 1 drivers
v0x600000009b90_13 .net v0x600000009b90 13, 15 0, L_0x600000344fa0; 1 drivers
v0x600000009b90_14 .net v0x600000009b90 14, 15 0, L_0x6000003450e0; 1 drivers
v0x600000009b90_15 .net v0x600000009b90 15, 15 0, L_0x600000345220; 1 drivers
v0x600000009c20 .array "lane_result", 15 0, 15 0;
v0x600000009cb0_0 .net "mem_addr", 19 0, L_0x600000345680;  1 drivers
v0x600000009d40_0 .var "mem_addr_reg", 19 0;
v0x600000009dd0_0 .net "opcode", 7 0, L_0x6000003452c0;  1 drivers
v0x600000009e60_0 .var "reduce_result", 15 0;
v0x600000009ef0 .array "reduce_tree", 79 0, 15 0;
v0x600000009f80_0 .net "rst_n", 0 0, v0x600000000a20_0;  alias, 1 drivers
v0x60000000a010_0 .net "sram_addr", 19 0, v0x60000000a0a0_0;  alias, 1 drivers
v0x60000000a0a0_0 .var "sram_addr_reg", 19 0;
v0x60000000a130_0 .net "sram_rdata", 255 0, L_0x600001952680;  alias, 1 drivers
v0x60000000a1c0_0 .net "sram_re", 0 0, L_0x600001951ea0;  alias, 1 drivers
v0x60000000a250_0 .var "sram_re_reg", 0 0;
v0x60000000a2e0_0 .net "sram_ready", 0 0, L_0x600000346bc0;  alias, 1 drivers
v0x60000000a370_0 .net "sram_wdata", 255 0, L_0x600001951dc0;  alias, 1 drivers
v0x60000000a400_0 .var "sram_wdata_reg", 255 0;
v0x60000000a490_0 .net "sram_we", 0 0, L_0x600001951e30;  alias, 1 drivers
v0x60000000a520_0 .var "sram_we_reg", 0 0;
v0x60000000a5b0_0 .var/i "stage", 31 0;
v0x60000000a640_0 .var "state", 2 0;
v0x60000000a6d0_0 .net "subop", 7 0, L_0x600000345360;  1 drivers
v0x60000000a760_0 .var "subop_reg", 7 0;
v0x60000000a7f0_0 .net "vd", 4 0, L_0x600000345400;  1 drivers
v0x60000000a880_0 .var "vd_reg", 4 0;
v0x60000000a910 .array "vrf", 31 0, 255 0;
v0x60000000a9a0_0 .net "vs1", 4 0, L_0x6000003454a0;  1 drivers
v0x60000000aa30_0 .net "vs1_data", 255 0, L_0x600001951c00;  1 drivers
v0x60000000aac0_0 .var "vs1_reg", 4 0;
v0x60000000ab50_0 .net "vs2", 4 0, L_0x600000345540;  1 drivers
v0x60000000abe0_0 .net "vs2_data", 255 0, L_0x600001951c70;  1 drivers
v0x60000000ac70_0 .var "vs2_reg", 4 0;
E_0x60000272b800/0 .event anyedge, v0x600000009b00_0, v0x600000009b00_1, v0x600000009b00_2, v0x600000009b00_3;
E_0x60000272b800/1 .event anyedge, v0x600000009b00_4, v0x600000009b00_5, v0x600000009b00_6, v0x600000009b00_7;
E_0x60000272b800/2 .event anyedge, v0x600000009b00_8, v0x600000009b00_9, v0x600000009b00_10, v0x600000009b00_11;
E_0x60000272b800/3 .event anyedge, v0x600000009b00_12, v0x600000009b00_13, v0x600000009b00_14, v0x600000009b00_15;
v0x600000009ef0_0 .array/port v0x600000009ef0, 0;
v0x600000009ef0_1 .array/port v0x600000009ef0, 1;
v0x600000009ef0_2 .array/port v0x600000009ef0, 2;
E_0x60000272b800/4 .event anyedge, v0x60000000a760_0, v0x600000009ef0_0, v0x600000009ef0_1, v0x600000009ef0_2;
v0x600000009ef0_3 .array/port v0x600000009ef0, 3;
v0x600000009ef0_4 .array/port v0x600000009ef0, 4;
v0x600000009ef0_5 .array/port v0x600000009ef0, 5;
v0x600000009ef0_6 .array/port v0x600000009ef0, 6;
E_0x60000272b800/5 .event anyedge, v0x600000009ef0_3, v0x600000009ef0_4, v0x600000009ef0_5, v0x600000009ef0_6;
v0x600000009ef0_7 .array/port v0x600000009ef0, 7;
v0x600000009ef0_8 .array/port v0x600000009ef0, 8;
v0x600000009ef0_9 .array/port v0x600000009ef0, 9;
v0x600000009ef0_10 .array/port v0x600000009ef0, 10;
E_0x60000272b800/6 .event anyedge, v0x600000009ef0_7, v0x600000009ef0_8, v0x600000009ef0_9, v0x600000009ef0_10;
v0x600000009ef0_11 .array/port v0x600000009ef0, 11;
v0x600000009ef0_12 .array/port v0x600000009ef0, 12;
v0x600000009ef0_13 .array/port v0x600000009ef0, 13;
v0x600000009ef0_14 .array/port v0x600000009ef0, 14;
E_0x60000272b800/7 .event anyedge, v0x600000009ef0_11, v0x600000009ef0_12, v0x600000009ef0_13, v0x600000009ef0_14;
v0x600000009ef0_15 .array/port v0x600000009ef0, 15;
v0x600000009ef0_16 .array/port v0x600000009ef0, 16;
v0x600000009ef0_17 .array/port v0x600000009ef0, 17;
v0x600000009ef0_18 .array/port v0x600000009ef0, 18;
E_0x60000272b800/8 .event anyedge, v0x600000009ef0_15, v0x600000009ef0_16, v0x600000009ef0_17, v0x600000009ef0_18;
v0x600000009ef0_19 .array/port v0x600000009ef0, 19;
v0x600000009ef0_20 .array/port v0x600000009ef0, 20;
v0x600000009ef0_21 .array/port v0x600000009ef0, 21;
v0x600000009ef0_22 .array/port v0x600000009ef0, 22;
E_0x60000272b800/9 .event anyedge, v0x600000009ef0_19, v0x600000009ef0_20, v0x600000009ef0_21, v0x600000009ef0_22;
v0x600000009ef0_23 .array/port v0x600000009ef0, 23;
v0x600000009ef0_24 .array/port v0x600000009ef0, 24;
v0x600000009ef0_25 .array/port v0x600000009ef0, 25;
v0x600000009ef0_26 .array/port v0x600000009ef0, 26;
E_0x60000272b800/10 .event anyedge, v0x600000009ef0_23, v0x600000009ef0_24, v0x600000009ef0_25, v0x600000009ef0_26;
v0x600000009ef0_27 .array/port v0x600000009ef0, 27;
v0x600000009ef0_28 .array/port v0x600000009ef0, 28;
v0x600000009ef0_29 .array/port v0x600000009ef0, 29;
v0x600000009ef0_30 .array/port v0x600000009ef0, 30;
E_0x60000272b800/11 .event anyedge, v0x600000009ef0_27, v0x600000009ef0_28, v0x600000009ef0_29, v0x600000009ef0_30;
v0x600000009ef0_31 .array/port v0x600000009ef0, 31;
v0x600000009ef0_32 .array/port v0x600000009ef0, 32;
v0x600000009ef0_33 .array/port v0x600000009ef0, 33;
v0x600000009ef0_34 .array/port v0x600000009ef0, 34;
E_0x60000272b800/12 .event anyedge, v0x600000009ef0_31, v0x600000009ef0_32, v0x600000009ef0_33, v0x600000009ef0_34;
v0x600000009ef0_35 .array/port v0x600000009ef0, 35;
v0x600000009ef0_36 .array/port v0x600000009ef0, 36;
v0x600000009ef0_37 .array/port v0x600000009ef0, 37;
v0x600000009ef0_38 .array/port v0x600000009ef0, 38;
E_0x60000272b800/13 .event anyedge, v0x600000009ef0_35, v0x600000009ef0_36, v0x600000009ef0_37, v0x600000009ef0_38;
v0x600000009ef0_39 .array/port v0x600000009ef0, 39;
v0x600000009ef0_40 .array/port v0x600000009ef0, 40;
v0x600000009ef0_41 .array/port v0x600000009ef0, 41;
v0x600000009ef0_42 .array/port v0x600000009ef0, 42;
E_0x60000272b800/14 .event anyedge, v0x600000009ef0_39, v0x600000009ef0_40, v0x600000009ef0_41, v0x600000009ef0_42;
v0x600000009ef0_43 .array/port v0x600000009ef0, 43;
v0x600000009ef0_44 .array/port v0x600000009ef0, 44;
v0x600000009ef0_45 .array/port v0x600000009ef0, 45;
v0x600000009ef0_46 .array/port v0x600000009ef0, 46;
E_0x60000272b800/15 .event anyedge, v0x600000009ef0_43, v0x600000009ef0_44, v0x600000009ef0_45, v0x600000009ef0_46;
v0x600000009ef0_47 .array/port v0x600000009ef0, 47;
v0x600000009ef0_48 .array/port v0x600000009ef0, 48;
v0x600000009ef0_49 .array/port v0x600000009ef0, 49;
v0x600000009ef0_50 .array/port v0x600000009ef0, 50;
E_0x60000272b800/16 .event anyedge, v0x600000009ef0_47, v0x600000009ef0_48, v0x600000009ef0_49, v0x600000009ef0_50;
v0x600000009ef0_51 .array/port v0x600000009ef0, 51;
v0x600000009ef0_52 .array/port v0x600000009ef0, 52;
v0x600000009ef0_53 .array/port v0x600000009ef0, 53;
v0x600000009ef0_54 .array/port v0x600000009ef0, 54;
E_0x60000272b800/17 .event anyedge, v0x600000009ef0_51, v0x600000009ef0_52, v0x600000009ef0_53, v0x600000009ef0_54;
v0x600000009ef0_55 .array/port v0x600000009ef0, 55;
v0x600000009ef0_56 .array/port v0x600000009ef0, 56;
v0x600000009ef0_57 .array/port v0x600000009ef0, 57;
v0x600000009ef0_58 .array/port v0x600000009ef0, 58;
E_0x60000272b800/18 .event anyedge, v0x600000009ef0_55, v0x600000009ef0_56, v0x600000009ef0_57, v0x600000009ef0_58;
v0x600000009ef0_59 .array/port v0x600000009ef0, 59;
v0x600000009ef0_60 .array/port v0x600000009ef0, 60;
v0x600000009ef0_61 .array/port v0x600000009ef0, 61;
v0x600000009ef0_62 .array/port v0x600000009ef0, 62;
E_0x60000272b800/19 .event anyedge, v0x600000009ef0_59, v0x600000009ef0_60, v0x600000009ef0_61, v0x600000009ef0_62;
v0x600000009ef0_63 .array/port v0x600000009ef0, 63;
v0x600000009ef0_64 .array/port v0x600000009ef0, 64;
v0x600000009ef0_65 .array/port v0x600000009ef0, 65;
v0x600000009ef0_66 .array/port v0x600000009ef0, 66;
E_0x60000272b800/20 .event anyedge, v0x600000009ef0_63, v0x600000009ef0_64, v0x600000009ef0_65, v0x600000009ef0_66;
v0x600000009ef0_67 .array/port v0x600000009ef0, 67;
v0x600000009ef0_68 .array/port v0x600000009ef0, 68;
v0x600000009ef0_69 .array/port v0x600000009ef0, 69;
v0x600000009ef0_70 .array/port v0x600000009ef0, 70;
E_0x60000272b800/21 .event anyedge, v0x600000009ef0_67, v0x600000009ef0_68, v0x600000009ef0_69, v0x600000009ef0_70;
v0x600000009ef0_71 .array/port v0x600000009ef0, 71;
v0x600000009ef0_72 .array/port v0x600000009ef0, 72;
v0x600000009ef0_73 .array/port v0x600000009ef0, 73;
v0x600000009ef0_74 .array/port v0x600000009ef0, 74;
E_0x60000272b800/22 .event anyedge, v0x600000009ef0_71, v0x600000009ef0_72, v0x600000009ef0_73, v0x600000009ef0_74;
v0x600000009ef0_75 .array/port v0x600000009ef0, 75;
v0x600000009ef0_76 .array/port v0x600000009ef0, 76;
v0x600000009ef0_77 .array/port v0x600000009ef0, 77;
v0x600000009ef0_78 .array/port v0x600000009ef0, 78;
E_0x60000272b800/23 .event anyedge, v0x600000009ef0_75, v0x600000009ef0_76, v0x600000009ef0_77, v0x600000009ef0_78;
v0x600000009ef0_79 .array/port v0x600000009ef0, 79;
E_0x60000272b800/24 .event anyedge, v0x600000009ef0_79;
E_0x60000272b800 .event/or E_0x60000272b800/0, E_0x60000272b800/1, E_0x60000272b800/2, E_0x60000272b800/3, E_0x60000272b800/4, E_0x60000272b800/5, E_0x60000272b800/6, E_0x60000272b800/7, E_0x60000272b800/8, E_0x60000272b800/9, E_0x60000272b800/10, E_0x60000272b800/11, E_0x60000272b800/12, E_0x60000272b800/13, E_0x60000272b800/14, E_0x60000272b800/15, E_0x60000272b800/16, E_0x60000272b800/17, E_0x60000272b800/18, E_0x60000272b800/19, E_0x60000272b800/20, E_0x60000272b800/21, E_0x60000272b800/22, E_0x60000272b800/23, E_0x60000272b800/24;
L_0x600000343f20 .part L_0x600001951c00, 0, 16;
L_0x600000348640 .part L_0x600001951c70, 0, 16;
L_0x600000344000 .part L_0x600001951c00, 16, 16;
L_0x6000003440a0 .part L_0x600001951c70, 16, 16;
L_0x600000344140 .part L_0x600001951c00, 32, 16;
L_0x6000003441e0 .part L_0x600001951c70, 32, 16;
L_0x600000344280 .part L_0x600001951c00, 48, 16;
L_0x600000344320 .part L_0x600001951c70, 48, 16;
L_0x6000003443c0 .part L_0x600001951c00, 64, 16;
L_0x600000344460 .part L_0x600001951c70, 64, 16;
L_0x600000344500 .part L_0x600001951c00, 80, 16;
L_0x6000003445a0 .part L_0x600001951c70, 80, 16;
L_0x600000344640 .part L_0x600001951c00, 96, 16;
L_0x6000003446e0 .part L_0x600001951c70, 96, 16;
L_0x600000344780 .part L_0x600001951c00, 112, 16;
L_0x600000344820 .part L_0x600001951c70, 112, 16;
L_0x6000003448c0 .part L_0x600001951c00, 128, 16;
L_0x600000344960 .part L_0x600001951c70, 128, 16;
L_0x600000344a00 .part L_0x600001951c00, 144, 16;
L_0x600000344b40 .part L_0x600001951c70, 144, 16;
L_0x600000344be0 .part L_0x600001951c00, 160, 16;
L_0x600000344aa0 .part L_0x600001951c70, 160, 16;
L_0x600000344c80 .part L_0x600001951c00, 176, 16;
L_0x600000344d20 .part L_0x600001951c70, 176, 16;
L_0x600000344dc0 .part L_0x600001951c00, 192, 16;
L_0x600000344e60 .part L_0x600001951c70, 192, 16;
L_0x600000344f00 .part L_0x600001951c00, 208, 16;
L_0x600000344fa0 .part L_0x600001951c70, 208, 16;
L_0x600000345040 .part L_0x600001951c00, 224, 16;
L_0x6000003450e0 .part L_0x600001951c70, 224, 16;
L_0x600000345180 .part L_0x600001951c00, 240, 16;
L_0x600000345220 .part L_0x600001951c70, 240, 16;
L_0x6000003452c0 .part v0x60000006cbd0_0, 120, 8;
L_0x600000345360 .part v0x60000006cbd0_0, 112, 8;
L_0x600000345400 .part v0x60000006cbd0_0, 107, 5;
L_0x6000003454a0 .part v0x60000006cbd0_0, 102, 5;
L_0x600000345540 .part v0x60000006cbd0_0, 97, 5;
L_0x6000003455e0 .part v0x60000006cbd0_0, 32, 16;
L_0x600000345680 .part v0x60000006cbd0_0, 76, 20;
L_0x600000345720 .part v0x60000006cbd0_0, 48, 16;
L_0x6000003457c0 .array/port v0x60000000a910, L_0x600000345860;
L_0x600000345860 .concat [ 5 2 0 0], v0x60000000aac0_0, L_0x118052848;
L_0x600000345900 .array/port v0x60000000a910, L_0x6000003459a0;
L_0x6000003459a0 .concat [ 5 2 0 0], v0x60000000ac70_0, L_0x118052890;
L_0x600000345a40 .cmp/eq 3, v0x60000000a640_0, L_0x1180528d8;
S_0x124f858c0 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 137, 10 137 0, S_0x124f85440;
 .timescale 0 0;
P_0x60000272b840 .param/l "i" 1 10 137, +C4<00>;
v0x600000009c20_0 .array/port v0x600000009c20, 0;
v0x600000009c20_1 .array/port v0x600000009c20, 1;
v0x600000009c20_2 .array/port v0x600000009c20, 2;
v0x600000009c20_3 .array/port v0x600000009c20, 3;
E_0x60000272b8c0/0 .event anyedge, v0x600000009c20_0, v0x600000009c20_1, v0x600000009c20_2, v0x600000009c20_3;
v0x600000009c20_4 .array/port v0x600000009c20, 4;
v0x600000009c20_5 .array/port v0x600000009c20, 5;
v0x600000009c20_6 .array/port v0x600000009c20, 6;
v0x600000009c20_7 .array/port v0x600000009c20, 7;
E_0x60000272b8c0/1 .event anyedge, v0x600000009c20_4, v0x600000009c20_5, v0x600000009c20_6, v0x600000009c20_7;
v0x600000009c20_8 .array/port v0x600000009c20, 8;
v0x600000009c20_9 .array/port v0x600000009c20, 9;
v0x600000009c20_10 .array/port v0x600000009c20, 10;
v0x600000009c20_11 .array/port v0x600000009c20, 11;
E_0x60000272b8c0/2 .event anyedge, v0x600000009c20_8, v0x600000009c20_9, v0x600000009c20_10, v0x600000009c20_11;
v0x600000009c20_12 .array/port v0x600000009c20, 12;
v0x600000009c20_13 .array/port v0x600000009c20, 13;
v0x600000009c20_14 .array/port v0x600000009c20, 14;
v0x600000009c20_15 .array/port v0x600000009c20, 15;
E_0x60000272b8c0/3 .event anyedge, v0x600000009c20_12, v0x600000009c20_13, v0x600000009c20_14, v0x600000009c20_15;
E_0x60000272b8c0 .event/or E_0x60000272b8c0/0, E_0x60000272b8c0/1, E_0x60000272b8c0/2, E_0x60000272b8c0/3;
E_0x60000272b900/0 .event anyedge, v0x60000000a760_0, v0x600000009b00_0, v0x600000009b00_1, v0x600000009b00_2;
E_0x60000272b900/1 .event anyedge, v0x600000009b00_3, v0x600000009b00_4, v0x600000009b00_5, v0x600000009b00_6;
E_0x60000272b900/2 .event anyedge, v0x600000009b00_7, v0x600000009b00_8, v0x600000009b00_9, v0x600000009b00_10;
E_0x60000272b900/3 .event anyedge, v0x600000009b00_11, v0x600000009b00_12, v0x600000009b00_13, v0x600000009b00_14;
E_0x60000272b900/4 .event anyedge, v0x600000009b00_15, v0x600000009b90_0, v0x600000009b90_1, v0x600000009b90_2;
E_0x60000272b900/5 .event anyedge, v0x600000009b90_3, v0x600000009b90_4, v0x600000009b90_5, v0x600000009b90_6;
E_0x60000272b900/6 .event anyedge, v0x600000009b90_7, v0x600000009b90_8, v0x600000009b90_9, v0x600000009b90_10;
E_0x60000272b900/7 .event anyedge, v0x600000009b90_11, v0x600000009b90_12, v0x600000009b90_13, v0x600000009b90_14;
E_0x60000272b900/8 .event anyedge, v0x600000009b90_15, v0x6000000099e0_0;
E_0x60000272b900 .event/or E_0x60000272b900/0, E_0x60000272b900/1, E_0x60000272b900/2, E_0x60000272b900/3, E_0x60000272b900/4, E_0x60000272b900/5, E_0x60000272b900/6, E_0x60000272b900/7, E_0x60000272b900/8;
S_0x124f85a30 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 137, 10 137 0, S_0x124f85440;
 .timescale 0 0;
P_0x60000272b940 .param/l "i" 1 10 137, +C4<01>;
S_0x124f85ba0 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 137, 10 137 0, S_0x124f85440;
 .timescale 0 0;
P_0x60000272b9c0 .param/l "i" 1 10 137, +C4<010>;
S_0x124f85d10 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 137, 10 137 0, S_0x124f85440;
 .timescale 0 0;
P_0x60000272ba40 .param/l "i" 1 10 137, +C4<011>;
S_0x124f85e80 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 137, 10 137 0, S_0x124f85440;
 .timescale 0 0;
P_0x60000272bb00 .param/l "i" 1 10 137, +C4<0100>;
S_0x124f85ff0 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 137, 10 137 0, S_0x124f85440;
 .timescale 0 0;
P_0x60000272bb80 .param/l "i" 1 10 137, +C4<0101>;
S_0x124f86160 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 137, 10 137 0, S_0x124f85440;
 .timescale 0 0;
P_0x60000272bc00 .param/l "i" 1 10 137, +C4<0110>;
S_0x124f862d0 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 137, 10 137 0, S_0x124f85440;
 .timescale 0 0;
P_0x60000272bc80 .param/l "i" 1 10 137, +C4<0111>;
S_0x124f86440 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 137, 10 137 0, S_0x124f85440;
 .timescale 0 0;
P_0x60000272bac0 .param/l "i" 1 10 137, +C4<01000>;
S_0x124f865b0 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 137, 10 137 0, S_0x124f85440;
 .timescale 0 0;
P_0x60000272bd40 .param/l "i" 1 10 137, +C4<01001>;
S_0x124f86720 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 137, 10 137 0, S_0x124f85440;
 .timescale 0 0;
P_0x60000272bdc0 .param/l "i" 1 10 137, +C4<01010>;
S_0x124f86890 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 137, 10 137 0, S_0x124f85440;
 .timescale 0 0;
P_0x60000272be40 .param/l "i" 1 10 137, +C4<01011>;
S_0x124f86a00 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 137, 10 137 0, S_0x124f85440;
 .timescale 0 0;
P_0x60000272bec0 .param/l "i" 1 10 137, +C4<01100>;
S_0x124f86b70 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 137, 10 137 0, S_0x124f85440;
 .timescale 0 0;
P_0x60000272bf40 .param/l "i" 1 10 137, +C4<01101>;
S_0x124f86ce0 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 137, 10 137 0, S_0x124f85440;
 .timescale 0 0;
P_0x60000272bfc0 .param/l "i" 1 10 137, +C4<01110>;
S_0x124f86e50 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 137, 10 137 0, S_0x124f85440;
 .timescale 0 0;
P_0x60000272c040 .param/l "i" 1 10 137, +C4<01111>;
    .scope S_0x124f7e690;
T_2 ;
    %wait E_0x600002717f00;
    %load/vec4 v0x60000006c5a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000006c480_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000006c510_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000006c3f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x60000006c090_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x60000006c480_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x60000006c480_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x60000006c480_0, 0;
T_2.2 ;
    %load/vec4 v0x60000006cc60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x60000006c510_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x60000006c510_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x60000006c510_0, 0;
T_2.5 ;
    %load/vec4 v0x60000006b330_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x60000006c3f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x60000006c3f0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x60000006c3f0_0, 0;
T_2.8 ;
    %load/vec4 v0x60000006c240_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x60000006c120_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x60000006c480_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60000006c480_0, 0;
T_2.11 ;
    %load/vec4 v0x60000006ce10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x60000006ccf0_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x60000006c510_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60000006c510_0, 0;
T_2.14 ;
    %load/vec4 v0x60000006b4e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x60000006b3c0_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x60000006c3f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60000006c3f0_0, 0;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x124f7e690;
T_3 ;
    %wait E_0x600002717f00;
    %load/vec4 v0x60000006c5a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000006c750_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000006c360_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000006bba0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000006bd50_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000006b8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000006ba80_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000006c000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000006c240_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000006cbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000006ce10_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000006b2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000006b4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000006b600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000006b720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000006ca20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000006b060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000006b0f0_0, 0;
    %fork t_1, S_0x124f543f0;
    %jmp t_0;
    .scope S_0x124f543f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000069dd0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x600000069dd0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600000069dd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000006bde0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600000069dd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000006bcc0, 0, 4;
    %load/vec4 v0x600000069dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000069dd0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x124f7e690;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x60000006c240_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x60000006c120_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000006c240_0, 0;
T_3.4 ;
    %load/vec4 v0x60000006ce10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x60000006ccf0_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000006ce10_0, 0;
T_3.7 ;
    %load/vec4 v0x60000006b4e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x60000006b3c0_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000006b4e0_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000006b600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000006ba80_0, 0;
    %load/vec4 v0x60000006c750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000006c750_0, 0;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x60000006c630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x60000006c6c0_0;
    %assign/vec4 v0x60000006c360_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000006bd50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000006b720_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000006c750_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x60000006c360_0;
    %assign/vec4 v0x60000006b8d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000006ba80_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000006c750_0, 0;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x60000006bb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x60000006b960_0;
    %assign/vec4 v0x60000006bba0_0, 0;
    %load/vec4 v0x60000006b960_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x60000006b060_0, 0;
    %load/vec4 v0x60000006b960_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x60000006b0f0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x60000006c750_0, 0;
T_3.27 ;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x60000006b060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000006b720_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000006c750_0, 0;
    %jmp T_3.39;
T_3.29 ;
    %load/vec4 v0x60000006c360_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000006c360_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000006c750_0, 0;
    %jmp T_3.39;
T_3.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000006c750_0, 0;
    %jmp T_3.39;
T_3.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000006c750_0, 0;
    %jmp T_3.39;
T_3.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000006c750_0, 0;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x60000006c750_0, 0;
    %jmp T_3.39;
T_3.34 ;
    %load/vec4 v0x60000006bd50_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v0x60000006c360_0;
    %addi 1, 0, 20;
    %load/vec4 v0x60000006bd50_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000006bde0, 0, 4;
    %load/vec4 v0x60000006bba0_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x60000006bd50_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000006bcc0, 0, 4;
    %load/vec4 v0x60000006bd50_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x60000006bd50_0, 0;
    %load/vec4 v0x60000006c360_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000006c360_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000006c750_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000006b720_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000006c750_0, 0;
T_3.41 ;
    %jmp T_3.39;
T_3.35 ;
    %load/vec4 v0x60000006bd50_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v0x60000006bd50_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x60000006bcc0, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.44, 5;
    %load/vec4 v0x60000006bd50_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x60000006bcc0, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x60000006bd50_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000006bcc0, 0, 4;
    %load/vec4 v0x60000006bd50_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x60000006bde0, 4;
    %assign/vec4 v0x60000006c360_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x60000006bd50_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x60000006bd50_0, 0;
    %load/vec4 v0x60000006c360_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000006c360_0, 0;
T_3.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000006c750_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000006b720_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000006c750_0, 0;
T_3.43 ;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000006ca20_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x60000006c750_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %load/vec4 v0x60000006aeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000006b600_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x60000006c750_0, 0;
T_3.46 ;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x60000006aeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000006c750_0, 0;
T_3.48 ;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x60000006b060_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %load/vec4 v0x60000006c360_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000006c360_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000006c750_0, 0;
    %jmp T_3.54;
T_3.50 ;
    %load/vec4 v0x60000006bba0_0;
    %assign/vec4 v0x60000006c000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000006c240_0, 0;
    %load/vec4 v0x60000006c120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x60000006c360_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000006c360_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000006c750_0, 0;
T_3.55 ;
    %jmp T_3.54;
T_3.51 ;
    %load/vec4 v0x60000006bba0_0;
    %assign/vec4 v0x60000006cbd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000006ce10_0, 0;
    %load/vec4 v0x60000006ccf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %load/vec4 v0x60000006c360_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000006c360_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000006c750_0, 0;
T_3.57 ;
    %jmp T_3.54;
T_3.52 ;
    %load/vec4 v0x60000006bba0_0;
    %assign/vec4 v0x60000006b2a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000006b4e0_0, 0;
    %load/vec4 v0x60000006b3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %load/vec4 v0x60000006c360_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000006c360_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000006c750_0, 0;
T_3.59 ;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x60000006b0f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %load/vec4 v0x60000006c360_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000006c360_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000006c750_0, 0;
    %jmp T_3.66;
T_3.61 ;
    %load/vec4 v0x60000006be70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %load/vec4 v0x60000006c360_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000006c360_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000006c750_0, 0;
T_3.67 ;
    %jmp T_3.66;
T_3.62 ;
    %load/vec4 v0x60000006cab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.69, 8;
    %load/vec4 v0x60000006c360_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000006c360_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000006c750_0, 0;
T_3.69 ;
    %jmp T_3.66;
T_3.63 ;
    %load/vec4 v0x60000006b180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %load/vec4 v0x60000006c360_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000006c360_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000006c750_0, 0;
T_3.71 ;
    %jmp T_3.66;
T_3.64 ;
    %load/vec4 v0x60000006aeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.73, 8;
    %load/vec4 v0x60000006c360_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000006c360_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000006c750_0, 0;
T_3.73 ;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x60000006c870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000006ca20_0, 0;
    %load/vec4 v0x60000006c360_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000006c360_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000006c750_0, 0;
T_3.75 ;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x60000006c630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.77, 8;
    %load/vec4 v0x60000006c6c0_0;
    %assign/vec4 v0x60000006c360_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000006bd50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000006b600_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000006c750_0, 0;
T_3.77 ;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x60000006c630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000006b720_0, 0;
    %load/vec4 v0x60000006c6c0_0;
    %assign/vec4 v0x60000006c360_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000006bd50_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000006c750_0, 0;
T_3.79 ;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x124f5f8d0;
T_4 ;
    %wait E_0x600002717f00;
    %load/vec4 v0x600000075050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000006d200_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x6000000750e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000075170, 4;
    %assign/vec4 v0x60000006d200_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x124f5ac30;
T_5 ;
    %wait E_0x600002717f00;
    %load/vec4 v0x600000075050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000006d440_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x60000006d440_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000006d440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000006d3b0, 0, 4;
    %load/vec4 v0x60000006d440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000006d440_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000006d4d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x6000000750e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000075170, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000006d3b0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000006d440_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x60000006d440_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x60000006d440_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000006d3b0, 4;
    %ix/getv/s 3, v0x60000006d440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000006d3b0, 0, 4;
    %load/vec4 v0x60000006d440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000006d440_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000006d3b0, 4;
    %assign/vec4 v0x60000006d4d0_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x124f55f90;
T_6 ;
    %wait E_0x600002717f00;
    %load/vec4 v0x600000075050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000006d710_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x60000006d710_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000006d710_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000006d680, 0, 4;
    %load/vec4 v0x60000006d710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000006d710_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000006d7a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x6000000750e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000075170, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000006d680, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000006d710_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x60000006d710_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x60000006d710_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000006d680, 4;
    %ix/getv/s 3, v0x60000006d710_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000006d680, 0, 4;
    %load/vec4 v0x60000006d710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000006d710_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000006d680, 4;
    %assign/vec4 v0x60000006d7a0_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x124f80a70;
T_7 ;
    %wait E_0x600002717f00;
    %load/vec4 v0x600000075050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000006d9e0_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x60000006d9e0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000006d9e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000006d950, 0, 4;
    %load/vec4 v0x60000006d9e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000006d9e0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000006da70_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x6000000750e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000075170, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000006d950, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000006d9e0_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x60000006d9e0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x60000006d9e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000006d950, 4;
    %ix/getv/s 3, v0x60000006d9e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000006d950, 0, 4;
    %load/vec4 v0x60000006d9e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000006d9e0_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000006d950, 4;
    %assign/vec4 v0x60000006da70_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x124f788f0;
T_8 ;
    %wait E_0x600002717f00;
    %load/vec4 v0x60000006e520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000006e6d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000006e010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000006df80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000006e490_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x60000006e250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x60000006e640_0;
    %assign/vec4 v0x60000006e6d0_0, 0;
T_8.2 ;
    %load/vec4 v0x60000006e1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x60000006def0_0;
    %assign/vec4 v0x60000006e010_0, 0;
    %load/vec4 v0x60000006e010_0;
    %assign/vec4 v0x60000006df80_0, 0;
    %load/vec4 v0x60000006e0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x60000006e370_0;
    %assign/vec4 v0x60000006e490_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x60000006e400_0;
    %load/vec4 v0x60000006e370_0;
    %add;
    %assign/vec4 v0x60000006e490_0, 0;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x124f762a0;
T_9 ;
    %wait E_0x600002717f00;
    %load/vec4 v0x60000006fa80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000006fc30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000006f570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000006f4e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000006f9f0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x60000006f7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x60000006fba0_0;
    %assign/vec4 v0x60000006fc30_0, 0;
T_9.2 ;
    %load/vec4 v0x60000006f720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x60000006f450_0;
    %assign/vec4 v0x60000006f570_0, 0;
    %load/vec4 v0x60000006f570_0;
    %assign/vec4 v0x60000006f4e0_0, 0;
    %load/vec4 v0x60000006f600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x60000006f8d0_0;
    %assign/vec4 v0x60000006f9f0_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x60000006f960_0;
    %load/vec4 v0x60000006f8d0_0;
    %add;
    %assign/vec4 v0x60000006f9f0_0, 0;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x124f73c50;
T_10 ;
    %wait E_0x600002717f00;
    %load/vec4 v0x600000061050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000061200_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000060b40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000060ab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000060fc0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x600000060d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x600000061170_0;
    %assign/vec4 v0x600000061200_0, 0;
T_10.2 ;
    %load/vec4 v0x600000060cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x600000060a20_0;
    %assign/vec4 v0x600000060b40_0, 0;
    %load/vec4 v0x600000060b40_0;
    %assign/vec4 v0x600000060ab0_0, 0;
    %load/vec4 v0x600000060bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x600000060ea0_0;
    %assign/vec4 v0x600000060fc0_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x600000060f30_0;
    %load/vec4 v0x600000060ea0_0;
    %add;
    %assign/vec4 v0x600000060fc0_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x124f71600;
T_11 ;
    %wait E_0x600002717f00;
    %load/vec4 v0x6000000625b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000062760_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000000620a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000062010_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000062520_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x6000000622e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x6000000626d0_0;
    %assign/vec4 v0x600000062760_0, 0;
T_11.2 ;
    %load/vec4 v0x600000062250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x600000061f80_0;
    %assign/vec4 v0x6000000620a0_0, 0;
    %load/vec4 v0x6000000620a0_0;
    %assign/vec4 v0x600000062010_0, 0;
    %load/vec4 v0x600000062130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x600000062400_0;
    %assign/vec4 v0x600000062520_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x600000062490_0;
    %load/vec4 v0x600000062400_0;
    %add;
    %assign/vec4 v0x600000062520_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x124f6f120;
T_12 ;
    %wait E_0x600002717f00;
    %load/vec4 v0x600000063b10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000063cc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000063600_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000063570_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000063a80_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x600000063840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x600000063c30_0;
    %assign/vec4 v0x600000063cc0_0, 0;
T_12.2 ;
    %load/vec4 v0x6000000637b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x6000000634e0_0;
    %assign/vec4 v0x600000063600_0, 0;
    %load/vec4 v0x600000063600_0;
    %assign/vec4 v0x600000063570_0, 0;
    %load/vec4 v0x600000063690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x600000063960_0;
    %assign/vec4 v0x600000063a80_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x6000000639f0_0;
    %load/vec4 v0x600000063960_0;
    %add;
    %assign/vec4 v0x600000063a80_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x124f6cad0;
T_13 ;
    %wait E_0x600002717f00;
    %load/vec4 v0x6000000650e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000065290_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000064bd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000064b40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000065050_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x600000064e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x600000065200_0;
    %assign/vec4 v0x600000065290_0, 0;
T_13.2 ;
    %load/vec4 v0x600000064d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x600000064ab0_0;
    %assign/vec4 v0x600000064bd0_0, 0;
    %load/vec4 v0x600000064bd0_0;
    %assign/vec4 v0x600000064b40_0, 0;
    %load/vec4 v0x600000064c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x600000064f30_0;
    %assign/vec4 v0x600000065050_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x600000064fc0_0;
    %load/vec4 v0x600000064f30_0;
    %add;
    %assign/vec4 v0x600000065050_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x124f6a480;
T_14 ;
    %wait E_0x600002717f00;
    %load/vec4 v0x600000066640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000000667f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000066130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000000660a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000000665b0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x600000066370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x600000066760_0;
    %assign/vec4 v0x6000000667f0_0, 0;
T_14.2 ;
    %load/vec4 v0x6000000662e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x600000066010_0;
    %assign/vec4 v0x600000066130_0, 0;
    %load/vec4 v0x600000066130_0;
    %assign/vec4 v0x6000000660a0_0, 0;
    %load/vec4 v0x6000000661c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x600000066490_0;
    %assign/vec4 v0x6000000665b0_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x600000066520_0;
    %load/vec4 v0x600000066490_0;
    %add;
    %assign/vec4 v0x6000000665b0_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x124f67e30;
T_15 ;
    %wait E_0x600002717f00;
    %load/vec4 v0x600000067ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000067d50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000067690_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000067600_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000067b10_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x6000000678d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x600000067cc0_0;
    %assign/vec4 v0x600000067d50_0, 0;
T_15.2 ;
    %load/vec4 v0x600000067840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x600000067570_0;
    %assign/vec4 v0x600000067690_0, 0;
    %load/vec4 v0x600000067690_0;
    %assign/vec4 v0x600000067600_0, 0;
    %load/vec4 v0x600000067720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x6000000679f0_0;
    %assign/vec4 v0x600000067b10_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x600000067a80_0;
    %load/vec4 v0x6000000679f0_0;
    %add;
    %assign/vec4 v0x600000067b10_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x124f63020;
T_16 ;
    %wait E_0x600002717f00;
    %load/vec4 v0x600000079170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000079320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000078c60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000078bd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000000790e0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600000078ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x600000079290_0;
    %assign/vec4 v0x600000079320_0, 0;
T_16.2 ;
    %load/vec4 v0x600000078e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x600000078b40_0;
    %assign/vec4 v0x600000078c60_0, 0;
    %load/vec4 v0x600000078c60_0;
    %assign/vec4 v0x600000078bd0_0, 0;
    %load/vec4 v0x600000078cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x600000078fc0_0;
    %assign/vec4 v0x6000000790e0_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x600000079050_0;
    %load/vec4 v0x600000078fc0_0;
    %add;
    %assign/vec4 v0x6000000790e0_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x124f609d0;
T_17 ;
    %wait E_0x600002717f00;
    %load/vec4 v0x60000007a6d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000007a880_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000007a1c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000007a130_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000007a640_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x60000007a400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x60000007a7f0_0;
    %assign/vec4 v0x60000007a880_0, 0;
T_17.2 ;
    %load/vec4 v0x60000007a370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x60000007a0a0_0;
    %assign/vec4 v0x60000007a1c0_0, 0;
    %load/vec4 v0x60000007a1c0_0;
    %assign/vec4 v0x60000007a130_0, 0;
    %load/vec4 v0x60000007a250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x60000007a520_0;
    %assign/vec4 v0x60000007a640_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x60000007a5b0_0;
    %load/vec4 v0x60000007a520_0;
    %add;
    %assign/vec4 v0x60000007a640_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x124f5e380;
T_18 ;
    %wait E_0x600002717f00;
    %load/vec4 v0x60000007bc30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000007bde0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000007b720_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000007b690_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000007bba0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x60000007b960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x60000007bd50_0;
    %assign/vec4 v0x60000007bde0_0, 0;
T_18.2 ;
    %load/vec4 v0x60000007b8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x60000007b600_0;
    %assign/vec4 v0x60000007b720_0, 0;
    %load/vec4 v0x60000007b720_0;
    %assign/vec4 v0x60000007b690_0, 0;
    %load/vec4 v0x60000007b7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x60000007ba80_0;
    %assign/vec4 v0x60000007bba0_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x60000007bb10_0;
    %load/vec4 v0x60000007ba80_0;
    %add;
    %assign/vec4 v0x60000007bba0_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x124f5bd30;
T_19 ;
    %wait E_0x600002717f00;
    %load/vec4 v0x60000007d200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000007d3b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000007ccf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000007cc60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000007d170_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x60000007cf30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x60000007d320_0;
    %assign/vec4 v0x60000007d3b0_0, 0;
T_19.2 ;
    %load/vec4 v0x60000007cea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x60000007cbd0_0;
    %assign/vec4 v0x60000007ccf0_0, 0;
    %load/vec4 v0x60000007ccf0_0;
    %assign/vec4 v0x60000007cc60_0, 0;
    %load/vec4 v0x60000007cd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x60000007d050_0;
    %assign/vec4 v0x60000007d170_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x60000007d0e0_0;
    %load/vec4 v0x60000007d050_0;
    %add;
    %assign/vec4 v0x60000007d170_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x124f59850;
T_20 ;
    %wait E_0x600002717f00;
    %load/vec4 v0x60000007e760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000007e910_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000007e250_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000007e1c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000007e6d0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x60000007e490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x60000007e880_0;
    %assign/vec4 v0x60000007e910_0, 0;
T_20.2 ;
    %load/vec4 v0x60000007e400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x60000007e130_0;
    %assign/vec4 v0x60000007e250_0, 0;
    %load/vec4 v0x60000007e250_0;
    %assign/vec4 v0x60000007e1c0_0, 0;
    %load/vec4 v0x60000007e2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x60000007e5b0_0;
    %assign/vec4 v0x60000007e6d0_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x60000007e640_0;
    %load/vec4 v0x60000007e5b0_0;
    %add;
    %assign/vec4 v0x60000007e6d0_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x124f57200;
T_21 ;
    %wait E_0x600002717f00;
    %load/vec4 v0x60000007fcc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000007fe70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000007f7b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000007f720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000007fc30_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x60000007f9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x60000007fde0_0;
    %assign/vec4 v0x60000007fe70_0, 0;
T_21.2 ;
    %load/vec4 v0x60000007f960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x60000007f690_0;
    %assign/vec4 v0x60000007f7b0_0, 0;
    %load/vec4 v0x60000007f7b0_0;
    %assign/vec4 v0x60000007f720_0, 0;
    %load/vec4 v0x60000007f840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x60000007fb10_0;
    %assign/vec4 v0x60000007fc30_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x60000007fba0_0;
    %load/vec4 v0x60000007fb10_0;
    %add;
    %assign/vec4 v0x60000007fc30_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x124f93c50;
T_22 ;
    %wait E_0x600002717f00;
    %load/vec4 v0x600000071290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000071440_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000070d80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000070cf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000071200_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x600000070fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x6000000713b0_0;
    %assign/vec4 v0x600000071440_0, 0;
T_22.2 ;
    %load/vec4 v0x600000070f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x600000070c60_0;
    %assign/vec4 v0x600000070d80_0, 0;
    %load/vec4 v0x600000070d80_0;
    %assign/vec4 v0x600000070cf0_0, 0;
    %load/vec4 v0x600000070e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x6000000710e0_0;
    %assign/vec4 v0x600000071200_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x600000071170_0;
    %load/vec4 v0x6000000710e0_0;
    %add;
    %assign/vec4 v0x600000071200_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x124f83180;
T_23 ;
    %wait E_0x600002717f00;
    %load/vec4 v0x6000000727f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000000729a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000000722e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000072250_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000072760_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x600000072520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x600000072910_0;
    %assign/vec4 v0x6000000729a0_0, 0;
T_23.2 ;
    %load/vec4 v0x600000072490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x6000000721c0_0;
    %assign/vec4 v0x6000000722e0_0, 0;
    %load/vec4 v0x6000000722e0_0;
    %assign/vec4 v0x600000072250_0, 0;
    %load/vec4 v0x600000072370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x600000072640_0;
    %assign/vec4 v0x600000072760_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x6000000726d0_0;
    %load/vec4 v0x600000072640_0;
    %add;
    %assign/vec4 v0x600000072760_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x124f72b50;
T_24 ;
    %wait E_0x600002717f00;
    %load/vec4 v0x600000075050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000006cf30_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x60000006cf30_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000006cf30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000006cea0, 0, 4;
    %load/vec4 v0x60000006cf30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000006cf30_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x600000074cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000074d80, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000006cea0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000006cf30_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x60000006cf30_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x60000006cf30_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000006cea0, 4;
    %ix/getv/s 3, v0x60000006cf30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000006cea0, 0, 4;
    %load/vec4 v0x60000006cf30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000006cf30_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x124f6deb0;
T_25 ;
    %wait E_0x600002717f00;
    %load/vec4 v0x600000075050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000006d050_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x60000006d050_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000006d050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000006cfc0, 0, 4;
    %load/vec4 v0x60000006d050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000006d050_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x600000074cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000074d80, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000006cfc0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000006d050_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x60000006d050_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x60000006d050_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000006cfc0, 4;
    %ix/getv/s 3, v0x60000006d050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000006cfc0, 0, 4;
    %load/vec4 v0x60000006d050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000006d050_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x124f69210;
T_26 ;
    %wait E_0x600002717f00;
    %load/vec4 v0x600000075050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000006d170_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x60000006d170_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000006d170_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000006d0e0, 0, 4;
    %load/vec4 v0x60000006d170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000006d170_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x600000074cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000074d80, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000006d0e0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000006d170_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x60000006d170_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x60000006d170_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000006d0e0, 4;
    %ix/getv/s 3, v0x60000006d170_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000006d0e0, 0, 4;
    %load/vec4 v0x60000006d170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000006d170_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x124f53fb0;
T_27 ;
    %wait E_0x600002717f00;
    %load/vec4 v0x600000075050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000075320_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000074a20_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x6000000753b0_0;
    %assign/vec4 v0x600000075320_0, 0;
    %load/vec4 v0x600000074ab0_0;
    %assign/vec4 v0x600000074a20_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x124f53fb0;
T_28 ;
    %wait E_0x600002728640;
    %load/vec4 v0x600000075320_0;
    %store/vec4 v0x6000000753b0_0, 0, 3;
    %load/vec4 v0x600000074a20_0;
    %store/vec4 v0x600000074ab0_0, 0, 16;
    %load/vec4 v0x600000075320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0x600000075290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x600000075560_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %store/vec4 v0x6000000753b0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600000074ab0_0, 0, 16;
T_28.6 ;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0x600000075560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6000000753b0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600000074ab0_0, 0, 16;
T_28.10 ;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0x600000074a20_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600000074ab0_0, 0, 16;
    %load/vec4 v0x600000074870_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600000074a20_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x6000000753b0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600000074ab0_0, 0, 16;
T_28.12 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0x600000074a20_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600000074ab0_0, 0, 16;
    %load/vec4 v0x600000074c60_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x600000074a20_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x6000000753b0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600000074ab0_0, 0, 16;
T_28.14 ;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000000753b0_0, 0, 3;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x124f858c0;
T_29 ;
    %wait E_0x60000272b900;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %load/vec4 v0x60000000a760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_29.9;
T_29.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b90, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_29.9;
T_29.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b90, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_29.9;
T_29.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b90, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_29.9;
T_29.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_29.9;
T_29.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_29.9;
T_29.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_29.9;
T_29.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x6000000099e0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x124f858c0;
T_30 ;
    %wait E_0x60000272b8c0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009c20, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000009320_0, 4, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x124f85a30;
T_31 ;
    %wait E_0x60000272b900;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %load/vec4 v0x60000000a760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b90, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b90, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b90, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x6000000099e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x124f85a30;
T_32 ;
    %wait E_0x60000272b8c0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009c20, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000009320_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x124f85ba0;
T_33 ;
    %wait E_0x60000272b900;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %load/vec4 v0x60000000a760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b90, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b90, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b90, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x6000000099e0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x124f85ba0;
T_34 ;
    %wait E_0x60000272b8c0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009c20, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000009320_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x124f85d10;
T_35 ;
    %wait E_0x60000272b900;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %load/vec4 v0x60000000a760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b90, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b90, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b90, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x6000000099e0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x124f85d10;
T_36 ;
    %wait E_0x60000272b8c0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009c20, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000009320_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x124f85e80;
T_37 ;
    %wait E_0x60000272b900;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %load/vec4 v0x60000000a760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b90, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b90, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b90, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x6000000099e0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x124f85e80;
T_38 ;
    %wait E_0x60000272b8c0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009c20, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000009320_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x124f85ff0;
T_39 ;
    %wait E_0x60000272b900;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %load/vec4 v0x60000000a760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b90, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b90, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b90, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x6000000099e0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x124f85ff0;
T_40 ;
    %wait E_0x60000272b8c0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009c20, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000009320_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x124f86160;
T_41 ;
    %wait E_0x60000272b900;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %load/vec4 v0x60000000a760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b90, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b90, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b90, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x6000000099e0_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x124f86160;
T_42 ;
    %wait E_0x60000272b8c0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009c20, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000009320_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x124f862d0;
T_43 ;
    %wait E_0x60000272b900;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %load/vec4 v0x60000000a760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b90, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b90, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b90, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x6000000099e0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x124f862d0;
T_44 ;
    %wait E_0x60000272b8c0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009c20, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000009320_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x124f86440;
T_45 ;
    %wait E_0x60000272b900;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %load/vec4 v0x60000000a760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b90, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b90, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b90, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x6000000099e0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x124f86440;
T_46 ;
    %wait E_0x60000272b8c0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009c20, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000009320_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x124f865b0;
T_47 ;
    %wait E_0x60000272b900;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %load/vec4 v0x60000000a760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b90, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b90, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b90, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x6000000099e0_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x124f865b0;
T_48 ;
    %wait E_0x60000272b8c0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009c20, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000009320_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x124f86720;
T_49 ;
    %wait E_0x60000272b900;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %load/vec4 v0x60000000a760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b90, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b90, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b90, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x6000000099e0_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x124f86720;
T_50 ;
    %wait E_0x60000272b8c0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009c20, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000009320_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x124f86890;
T_51 ;
    %wait E_0x60000272b900;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %load/vec4 v0x60000000a760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b90, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b90, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b90, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x6000000099e0_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x124f86890;
T_52 ;
    %wait E_0x60000272b8c0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009c20, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000009320_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x124f86a00;
T_53 ;
    %wait E_0x60000272b900;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %load/vec4 v0x60000000a760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b90, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b90, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b90, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x6000000099e0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x124f86a00;
T_54 ;
    %wait E_0x60000272b8c0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009c20, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000009320_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x124f86b70;
T_55 ;
    %wait E_0x60000272b900;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %load/vec4 v0x60000000a760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b90, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b90, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b90, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x6000000099e0_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x124f86b70;
T_56 ;
    %wait E_0x60000272b8c0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009c20, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000009320_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x124f86ce0;
T_57 ;
    %wait E_0x60000272b900;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %load/vec4 v0x60000000a760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b90, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b90, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b90, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x6000000099e0_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x124f86ce0;
T_58 ;
    %wait E_0x60000272b8c0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009c20, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000009320_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x124f86e50;
T_59 ;
    %wait E_0x60000272b900;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %load/vec4 v0x60000000a760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b90, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b90, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b90, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009b00, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x6000000099e0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000009c20, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x124f86e50;
T_60 ;
    %wait E_0x60000272b8c0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009c20, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000009320_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x124f85440;
T_61 ;
    %wait E_0x60000272b800;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000009a70_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x600000009a70_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_61.1, 5;
    %ix/getv/s 4, v0x600000009a70_0;
    %load/vec4a v0x600000009b00, 4;
    %ix/getv/s 4, v0x600000009a70_0;
    %store/vec4a v0x600000009ef0, 4, 0;
    %load/vec4 v0x600000009a70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000009a70_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000000a5b0_0, 0, 32;
T_61.2 ;
    %load/vec4 v0x60000000a5b0_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000009a70_0, 0, 32;
T_61.4 ;
    %load/vec4 v0x600000009a70_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x60000000a5b0_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_61.5, 5;
    %load/vec4 v0x60000000a760_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %load/vec4 v0x60000000a5b0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000009a70_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000009ef0, 4;
    %load/vec4 v0x60000000a5b0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000009a70_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600000009ef0, 4, 0;
    %jmp T_61.10;
T_61.6 ;
    %load/vec4 v0x60000000a5b0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000009a70_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000009ef0, 4;
    %load/vec4 v0x60000000a5b0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000009a70_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000009ef0, 4;
    %add;
    %load/vec4 v0x60000000a5b0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000009a70_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600000009ef0, 4, 0;
    %jmp T_61.10;
T_61.7 ;
    %load/vec4 v0x60000000a5b0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000009a70_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000009ef0, 4;
    %load/vec4 v0x60000000a5b0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000009a70_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000009ef0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.11, 8;
    %load/vec4 v0x60000000a5b0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000009a70_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000009ef0, 4;
    %jmp/1 T_61.12, 8;
T_61.11 ; End of true expr.
    %load/vec4 v0x60000000a5b0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000009a70_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000009ef0, 4;
    %jmp/0 T_61.12, 8;
 ; End of false expr.
    %blend;
T_61.12;
    %load/vec4 v0x60000000a5b0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000009a70_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600000009ef0, 4, 0;
    %jmp T_61.10;
T_61.8 ;
    %load/vec4 v0x60000000a5b0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000009a70_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000009ef0, 4;
    %load/vec4 v0x60000000a5b0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000009a70_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000009ef0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.13, 8;
    %load/vec4 v0x60000000a5b0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000009a70_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000009ef0, 4;
    %jmp/1 T_61.14, 8;
T_61.13 ; End of true expr.
    %load/vec4 v0x60000000a5b0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000009a70_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000009ef0, 4;
    %jmp/0 T_61.14, 8;
 ; End of false expr.
    %blend;
T_61.14;
    %load/vec4 v0x60000000a5b0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000009a70_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600000009ef0, 4, 0;
    %jmp T_61.10;
T_61.10 ;
    %pop/vec4 1;
    %load/vec4 v0x600000009a70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000009a70_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
    %load/vec4 v0x60000000a5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000000a5b0_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000009ef0, 4;
    %store/vec4 v0x600000009e60_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x124f85440;
T_62 ;
    %wait E_0x600002717f00;
    %load/vec4 v0x600000009f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000000a640_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000000095f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000000098c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600000009290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000000a520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000000a250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000009830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000000a760_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000000a880_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000000aac0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000000ac70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000000099e0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600000009d40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000000097a0_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000000a520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000000a250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000009830_0, 0;
    %load/vec4 v0x60000000a640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000000a640_0, 0;
    %jmp T_62.10;
T_62.2 ;
    %load/vec4 v0x600000009680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.11, 8;
    %load/vec4 v0x600000009440_0;
    %assign/vec4 v0x6000000095f0_0, 0;
    %load/vec4 v0x60000000a6d0_0;
    %assign/vec4 v0x60000000a760_0, 0;
    %load/vec4 v0x60000000a7f0_0;
    %assign/vec4 v0x60000000a880_0, 0;
    %load/vec4 v0x60000000a9a0_0;
    %assign/vec4 v0x60000000aac0_0, 0;
    %load/vec4 v0x60000000ab50_0;
    %assign/vec4 v0x60000000ac70_0, 0;
    %load/vec4 v0x600000009950_0;
    %assign/vec4 v0x6000000099e0_0, 0;
    %load/vec4 v0x600000009cb0_0;
    %assign/vec4 v0x600000009d40_0, 0;
    %load/vec4 v0x600000009710_0;
    %assign/vec4 v0x6000000097a0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x60000000a640_0, 0;
T_62.11 ;
    %jmp T_62.10;
T_62.3 ;
    %load/vec4 v0x6000000097a0_0;
    %assign/vec4 v0x6000000098c0_0, 0;
    %load/vec4 v0x600000009d40_0;
    %assign/vec4 v0x600000009290_0, 0;
    %load/vec4 v0x60000000a760_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_62.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_62.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_62.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_62.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_62.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x60000000a640_0, 0;
    %jmp T_62.19;
T_62.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000000a250_0, 0;
    %load/vec4 v0x600000009d40_0;
    %assign/vec4 v0x60000000a0a0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x60000000a640_0, 0;
    %jmp T_62.19;
T_62.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000000a520_0, 0;
    %load/vec4 v0x600000009d40_0;
    %assign/vec4 v0x60000000a0a0_0, 0;
    %load/vec4 v0x60000000aa30_0;
    %assign/vec4 v0x60000000a400_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x60000000a640_0, 0;
    %jmp T_62.19;
T_62.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000000a640_0, 0;
    %jmp T_62.19;
T_62.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000000a640_0, 0;
    %jmp T_62.19;
T_62.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000000a640_0, 0;
    %jmp T_62.19;
T_62.19 ;
    %pop/vec4 1;
    %jmp T_62.10;
T_62.4 ;
    %load/vec4 v0x600000009320_0;
    %load/vec4 v0x60000000a880_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000000a910, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000000a640_0, 0;
    %jmp T_62.10;
T_62.5 ;
    %load/vec4 v0x60000000a2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.20, 8;
    %load/vec4 v0x60000000a760_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_62.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x60000000a640_0, 0;
    %jmp T_62.23;
T_62.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000000a640_0, 0;
T_62.23 ;
T_62.20 ;
    %jmp T_62.10;
T_62.6 ;
    %load/vec4 v0x60000000a130_0;
    %load/vec4 v0x60000000a880_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000000a910, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000000a640_0, 0;
    %jmp T_62.10;
T_62.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x600000009e60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60000000a880_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000000a910, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000000a640_0, 0;
    %jmp T_62.10;
T_62.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000009830_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000000a640_0, 0;
    %jmp T_62.10;
T_62.10 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x124f54830;
T_63 ;
    %wait E_0x600002717f00;
    %load/vec4 v0x600000069680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000069cb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000000694d0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000069560_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000068cf0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000000695f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000068d80_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000069170_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000069440_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600000068fc0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600000069050_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600000069290_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600000069320_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600000068e10_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000000697a0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600000069b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000069c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000069950_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600000057de0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000000579f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000057f00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000057b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000068000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000057cc0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000000685a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000000686c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000068870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000000683f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000068ea0_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000069c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000069950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000068ea0_0, 0;
    %load/vec4 v0x600000069cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_63.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_63.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000069cb0_0, 0;
    %jmp T_63.17;
T_63.2 ;
    %load/vec4 v0x600000068c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.18, 8;
    %load/vec4 v0x600000069d40_0;
    %assign/vec4 v0x6000000694d0_0, 0;
    %load/vec4 v0x600000068f30_0;
    %assign/vec4 v0x600000068fc0_0, 0;
    %load/vec4 v0x600000069200_0;
    %assign/vec4 v0x600000069290_0, 0;
    %load/vec4 v0x600000068990_0;
    %assign/vec4 v0x6000000695f0_0, 0;
    %load/vec4 v0x600000068900_0;
    %assign/vec4 v0x600000068d80_0, 0;
    %load/vec4 v0x6000000690e0_0;
    %assign/vec4 v0x600000069170_0, 0;
    %load/vec4 v0x6000000693b0_0;
    %assign/vec4 v0x600000069440_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000069cb0_0, 0;
T_63.18 ;
    %jmp T_63.17;
T_63.3 ;
    %load/vec4 v0x600000068fc0_0;
    %assign/vec4 v0x600000069050_0, 0;
    %load/vec4 v0x600000069290_0;
    %assign/vec4 v0x600000069320_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000069560_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000068cf0_0, 0;
    %load/vec4 v0x6000000694d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600000069cb0_0, 0;
    %jmp T_63.23;
T_63.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600000069cb0_0, 0;
    %jmp T_63.23;
T_63.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600000069cb0_0, 0;
    %jmp T_63.23;
T_63.23 ;
    %pop/vec4 1;
    %jmp T_63.17;
T_63.4 ;
    %load/vec4 v0x600000069050_0;
    %assign/vec4 v0x6000000579f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000057b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000057cc0_0, 0;
    %load/vec4 v0x600000057ba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.26, 9;
    %load/vec4 v0x600000057cc0_0;
    %and;
T_63.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000057cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000000683f0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600000069cb0_0, 0;
T_63.24 ;
    %jmp T_63.17;
T_63.5 ;
    %load/vec4 v0x600000068480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.29, 9;
    %load/vec4 v0x6000000683f0_0;
    %and;
T_63.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.27, 8;
    %load/vec4 v0x600000068240_0;
    %assign/vec4 v0x600000068e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000000683f0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600000069cb0_0, 0;
T_63.27 ;
    %jmp T_63.17;
T_63.6 ;
    %load/vec4 v0x600000069320_0;
    %assign/vec4 v0x6000000697a0_0, 0;
    %load/vec4 v0x600000068e10_0;
    %assign/vec4 v0x600000069b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000069c20_0, 0;
    %load/vec4 v0x6000000699e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600000069cb0_0, 0;
T_63.30 ;
    %jmp T_63.17;
T_63.7 ;
    %load/vec4 v0x600000069320_0;
    %assign/vec4 v0x6000000697a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000069950_0, 0;
    %load/vec4 v0x6000000699e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600000069cb0_0, 0;
T_63.32 ;
    %jmp T_63.17;
T_63.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x600000069cb0_0, 0;
    %jmp T_63.17;
T_63.9 ;
    %load/vec4 v0x600000069830_0;
    %assign/vec4 v0x600000068e10_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600000069cb0_0, 0;
    %jmp T_63.17;
T_63.10 ;
    %load/vec4 v0x600000069050_0;
    %assign/vec4 v0x600000057de0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000057f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000068000_0, 0;
    %load/vec4 v0x600000051290_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.36, 9;
    %load/vec4 v0x600000068000_0;
    %and;
T_63.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000068000_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600000069cb0_0, 0;
T_63.34 ;
    %jmp T_63.17;
T_63.11 ;
    %load/vec4 v0x600000068e10_0;
    %assign/vec4 v0x6000000685a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000000686c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000068870_0, 0;
    %load/vec4 v0x600000068750_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.39, 9;
    %load/vec4 v0x600000068870_0;
    %and;
T_63.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000068870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000000686c0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600000069cb0_0, 0;
T_63.37 ;
    %jmp T_63.17;
T_63.12 ;
    %load/vec4 v0x6000000681b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600000069cb0_0, 0;
T_63.40 ;
    %jmp T_63.17;
T_63.13 ;
    %load/vec4 v0x600000068cf0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600000068cf0_0, 0;
    %load/vec4 v0x600000069050_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x600000069050_0, 0;
    %load/vec4 v0x600000069320_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600000069320_0, 0;
    %load/vec4 v0x600000068d80_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600000068cf0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x600000069cb0_0, 0;
    %jmp T_63.43;
T_63.42 ;
    %load/vec4 v0x6000000694d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600000069cb0_0, 0;
    %jmp T_63.47;
T_63.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600000069cb0_0, 0;
    %jmp T_63.47;
T_63.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600000069cb0_0, 0;
    %jmp T_63.47;
T_63.47 ;
    %pop/vec4 1;
T_63.43 ;
    %jmp T_63.17;
T_63.14 ;
    %load/vec4 v0x600000069560_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600000069560_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000068cf0_0, 0;
    %load/vec4 v0x6000000695f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600000069560_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600000069cb0_0, 0;
    %jmp T_63.49;
T_63.48 ;
    %load/vec4 v0x600000068fc0_0;
    %load/vec4 v0x600000069560_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x600000069170_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x600000069050_0, 0;
    %load/vec4 v0x600000069290_0;
    %load/vec4 v0x600000069560_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600000069440_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600000069320_0, 0;
    %load/vec4 v0x6000000694d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600000069cb0_0, 0;
    %jmp T_63.53;
T_63.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600000069cb0_0, 0;
    %jmp T_63.53;
T_63.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600000069cb0_0, 0;
    %jmp T_63.53;
T_63.53 ;
    %pop/vec4 1;
T_63.49 ;
    %jmp T_63.17;
T_63.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000068ea0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000069cb0_0, 0;
    %jmp T_63.17;
T_63.17 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x124f84550;
T_64 ;
    %wait E_0x60000272ac00;
    %load/vec4 v0x600000075a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x6000000759e0_0;
    %load/vec4 v0x600000075680_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000075830, 0, 4;
T_64.0 ;
    %load/vec4 v0x600000075950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x600000075680_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600000075830, 4;
    %assign/vec4 v0x6000000758c0_0, 0;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x124f84550;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000000757a0_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x6000000757a0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_65.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000000757a0_0;
    %store/vec4a v0x600000075830, 4, 0;
    %load/vec4 v0x6000000757a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000000757a0_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %end;
    .thread T_65;
    .scope S_0x124f84830;
T_66 ;
    %wait E_0x60000272ac00;
    %load/vec4 v0x600000075f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x600000075ef0_0;
    %load/vec4 v0x600000075b90_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000075d40, 0, 4;
T_66.0 ;
    %load/vec4 v0x600000075e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x600000075b90_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600000075d40, 4;
    %assign/vec4 v0x600000075dd0_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x124f84830;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000075cb0_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x600000075cb0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600000075cb0_0;
    %store/vec4a v0x600000075d40, 4, 0;
    %load/vec4 v0x600000075cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000075cb0_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x124f84b10;
T_68 ;
    %wait E_0x60000272ac00;
    %load/vec4 v0x600000076490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x600000076400_0;
    %load/vec4 v0x6000000760a0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000076250, 0, 4;
T_68.0 ;
    %load/vec4 v0x600000076370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x6000000760a0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600000076250, 4;
    %assign/vec4 v0x6000000762e0_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x124f84b10;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000000761c0_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x6000000761c0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000000761c0_0;
    %store/vec4a v0x600000076250, 4, 0;
    %load/vec4 v0x6000000761c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000000761c0_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x124f84df0;
T_70 ;
    %wait E_0x60000272ac00;
    %load/vec4 v0x6000000769a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x600000076910_0;
    %load/vec4 v0x6000000765b0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000076760, 0, 4;
T_70.0 ;
    %load/vec4 v0x600000076880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x6000000765b0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600000076760, 4;
    %assign/vec4 v0x6000000767f0_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x124f84df0;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000000766d0_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x6000000766d0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000000766d0_0;
    %store/vec4a v0x600000076760, 4, 0;
    %load/vec4 v0x6000000766d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000000766d0_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x124f83e80;
T_72 ;
    %wait E_0x60000272aac0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000076c70_0, 0, 32;
T_72.0 ;
    %load/vec4 v0x600000076c70_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0x600000008360_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v0x600000077060_0;
    %pad/u 32;
    %load/vec4 v0x600000076c70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.2;
    %ix/getv/s 4, v0x600000076c70_0;
    %store/vec4 v0x600000008630_0, 4, 1;
    %load/vec4 v0x600000077de0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.3, 8;
    %load/vec4 v0x600000076eb0_0;
    %pad/u 32;
    %load/vec4 v0x600000076c70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %ix/getv/s 4, v0x600000076c70_0;
    %store/vec4 v0x600000008510_0, 4, 1;
    %load/vec4 v0x600000008120_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.4, 8;
    %load/vec4 v0x600000076fd0_0;
    %pad/u 32;
    %load/vec4 v0x600000076c70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %ix/getv/s 4, v0x600000076c70_0;
    %store/vec4 v0x6000000085a0_0, 4, 1;
    %load/vec4 v0x600000008b40_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.6, 8;
    %load/vec4 v0x600000008990_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.6;
    %flag_get/vec4 8;
    %jmp/0 T_72.5, 8;
    %load/vec4 v0x6000000772a0_0;
    %pad/u 32;
    %load/vec4 v0x600000076c70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.5;
    %ix/getv/s 4, v0x600000076c70_0;
    %store/vec4 v0x6000000086c0_0, 4, 1;
    %load/vec4 v0x6000000778d0_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.8, 8;
    %load/vec4 v0x600000077720_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.8;
    %flag_get/vec4 8;
    %jmp/0 T_72.7, 8;
    %load/vec4 v0x600000076d90_0;
    %pad/u 32;
    %load/vec4 v0x600000076c70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.7;
    %ix/getv/s 4, v0x600000076c70_0;
    %store/vec4 v0x600000008480_0, 4, 1;
    %load/vec4 v0x600000076c70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000076c70_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x124f83e80;
T_73 ;
    %wait E_0x60000272aa80;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000076c70_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x600000076c70_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x600000008630_0;
    %load/vec4 v0x600000076c70_0;
    %part/s 1;
    %ix/getv/s 4, v0x600000076c70_0;
    %store/vec4 v0x600000077b10_0, 4, 1;
    %load/vec4 v0x600000008510_0;
    %load/vec4 v0x600000076c70_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0x600000008630_0;
    %load/vec4 v0x600000076c70_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.2;
    %ix/getv/s 4, v0x600000076c70_0;
    %store/vec4 v0x6000000779f0_0, 4, 1;
    %load/vec4 v0x6000000085a0_0;
    %load/vec4 v0x600000076c70_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v0x600000008630_0;
    %load/vec4 v0x600000076c70_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.3, 8;
    %load/vec4 v0x600000008510_0;
    %load/vec4 v0x600000076c70_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.3;
    %ix/getv/s 4, v0x600000076c70_0;
    %store/vec4 v0x600000077a80_0, 4, 1;
    %load/vec4 v0x6000000086c0_0;
    %load/vec4 v0x600000076c70_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.7, 10;
    %load/vec4 v0x600000008630_0;
    %load/vec4 v0x600000076c70_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.6, 9;
    %load/vec4 v0x600000008510_0;
    %load/vec4 v0x600000076c70_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.5, 8;
    %load/vec4 v0x6000000085a0_0;
    %load/vec4 v0x600000076c70_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.5;
    %ix/getv/s 4, v0x600000076c70_0;
    %store/vec4 v0x600000077ba0_0, 4, 1;
    %load/vec4 v0x600000008480_0;
    %load/vec4 v0x600000076c70_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_73.11, 11;
    %load/vec4 v0x600000008630_0;
    %load/vec4 v0x600000076c70_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.10, 10;
    %load/vec4 v0x600000008510_0;
    %load/vec4 v0x600000076c70_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.9, 9;
    %load/vec4 v0x6000000085a0_0;
    %load/vec4 v0x600000076c70_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x6000000086c0_0;
    %load/vec4 v0x600000076c70_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.8;
    %ix/getv/s 4, v0x600000076c70_0;
    %store/vec4 v0x600000077960_0, 4, 1;
    %load/vec4 v0x600000077b10_0;
    %load/vec4 v0x600000076c70_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x600000008d80_0;
    %ix/getv/s 4, v0x600000076c70_0;
    %store/vec4a v0x600000076d00, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600000076c70_0;
    %store/vec4a v0x6000000773c0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600000076c70_0;
    %store/vec4 v0x600000077450_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600000076c70_0;
    %store/vec4 v0x600000077210_0, 4, 1;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x6000000779f0_0;
    %load/vec4 v0x600000076c70_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.14, 8;
    %load/vec4 v0x600000008c60_0;
    %ix/getv/s 4, v0x600000076c70_0;
    %store/vec4a v0x600000076d00, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600000076c70_0;
    %store/vec4a v0x6000000773c0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600000076c70_0;
    %store/vec4 v0x600000077450_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600000076c70_0;
    %store/vec4 v0x600000077210_0, 4, 1;
    %jmp T_73.15;
T_73.14 ;
    %load/vec4 v0x600000077a80_0;
    %load/vec4 v0x600000076c70_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.16, 8;
    %load/vec4 v0x600000008cf0_0;
    %ix/getv/s 4, v0x600000076c70_0;
    %store/vec4a v0x600000076d00, 4, 0;
    %load/vec4 v0x600000008090_0;
    %ix/getv/s 4, v0x600000076c70_0;
    %store/vec4a v0x6000000773c0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600000076c70_0;
    %store/vec4 v0x600000077450_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600000076c70_0;
    %store/vec4 v0x600000077210_0, 4, 1;
    %jmp T_73.17;
T_73.16 ;
    %load/vec4 v0x600000077ba0_0;
    %load/vec4 v0x600000076c70_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %load/vec4 v0x600000008e10_0;
    %ix/getv/s 4, v0x600000076c70_0;
    %store/vec4a v0x600000076d00, 4, 0;
    %load/vec4 v0x600000008ab0_0;
    %ix/getv/s 4, v0x600000076c70_0;
    %store/vec4a v0x6000000773c0, 4, 0;
    %load/vec4 v0x600000008b40_0;
    %ix/getv/s 4, v0x600000076c70_0;
    %store/vec4 v0x600000077450_0, 4, 1;
    %load/vec4 v0x600000008990_0;
    %ix/getv/s 4, v0x600000076c70_0;
    %store/vec4 v0x600000077210_0, 4, 1;
    %jmp T_73.19;
T_73.18 ;
    %load/vec4 v0x600000077960_0;
    %load/vec4 v0x600000076c70_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.20, 8;
    %load/vec4 v0x600000008bd0_0;
    %ix/getv/s 4, v0x600000076c70_0;
    %store/vec4a v0x600000076d00, 4, 0;
    %load/vec4 v0x600000077840_0;
    %ix/getv/s 4, v0x600000076c70_0;
    %store/vec4a v0x6000000773c0, 4, 0;
    %load/vec4 v0x6000000778d0_0;
    %ix/getv/s 4, v0x600000076c70_0;
    %store/vec4 v0x600000077450_0, 4, 1;
    %load/vec4 v0x600000077720_0;
    %ix/getv/s 4, v0x600000076c70_0;
    %store/vec4 v0x600000077210_0, 4, 1;
    %jmp T_73.21;
T_73.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x600000076c70_0;
    %store/vec4a v0x600000076d00, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600000076c70_0;
    %store/vec4a v0x6000000773c0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600000076c70_0;
    %store/vec4 v0x600000077450_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600000076c70_0;
    %store/vec4 v0x600000077210_0, 4, 1;
T_73.21 ;
T_73.19 ;
T_73.17 ;
T_73.15 ;
T_73.13 ;
    %load/vec4 v0x600000076c70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000076c70_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x124f83e80;
T_74 ;
    %wait E_0x60000272ac00;
    %load/vec4 v0x600000077060_0;
    %assign/vec4 v0x6000000770f0_0, 0;
    %load/vec4 v0x600000076eb0_0;
    %assign/vec4 v0x600000076f40_0, 0;
    %load/vec4 v0x6000000772a0_0;
    %assign/vec4 v0x600000077330_0, 0;
    %load/vec4 v0x600000076d90_0;
    %assign/vec4 v0x600000076e20_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x124f83e80;
T_75 ;
    %wait E_0x60000272aa00;
    %load/vec4 v0x6000000770f0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600000077180, 4;
    %store/vec4 v0x6000000082d0_0, 0, 256;
    %load/vec4 v0x600000076f40_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600000077180, 4;
    %store/vec4 v0x600000077d50_0, 0, 256;
    %load/vec4 v0x600000077330_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600000077180, 4;
    %store/vec4 v0x600000008900_0, 0, 256;
    %load/vec4 v0x600000076e20_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600000077180, 4;
    %store/vec4 v0x600000077690_0, 0, 256;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x124f91ac0;
T_76 ;
    %wait E_0x600002717f00;
    %load/vec4 v0x60000000e9a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000000ccf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000000cd80_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x60000000d050_0;
    %assign/vec4 v0x60000000cd80_0, 0;
    %load/vec4 v0x60000000d050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x60000000cf30_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x60000000cc60, 4;
    %assign/vec4 v0x60000000ccf0_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x124f91ac0;
T_77 ;
    %wait E_0x60000272ac00;
    %load/vec4 v0x60000000e6d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.3, 10;
    %load/vec4 v0x60000000e640_0;
    %and;
T_77.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x60000000e5b0_0;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x60000000e520_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x60000000e490_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000000cc60, 0, 4;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x124f91ac0;
T_78 ;
    %wait E_0x600002717f00;
    %load/vec4 v0x60000000e9a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000000f570_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000000f4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000000ba80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000000bb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000000e010_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000000b9f0_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x60000000e0a0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x60000000f570_0, 0;
    %load/vec4 v0x60000000d7a0_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x60000000f4e0_0, 0;
    %load/vec4 v0x60000000e0a0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x60000000ba80_0, 0;
    %load/vec4 v0x60000000ba80_0;
    %assign/vec4 v0x60000000bb10_0, 0;
    %load/vec4 v0x60000000df80_0;
    %assign/vec4 v0x60000000e010_0, 0;
    %load/vec4 v0x60000000d440_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x60000000b9f0_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x124f91ac0;
T_79 ;
    %wait E_0x600002717f00;
    %load/vec4 v0x60000000e9a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000000e0a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000000d830_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000000dd40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000000d7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000000df80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000000ddd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000000d8c0_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000000df80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000000d8c0_0, 0;
    %load/vec4 v0x60000000ed00_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.5, 10;
    %load/vec4 v0x60000000db90_0;
    %and;
T_79.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %load/vec4 v0x60000000e0a0_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_79.6, 4;
    %load/vec4 v0x60000000e0a0_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_79.6;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x60000000dd40_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x60000000dd40_0, 0;
T_79.2 ;
    %load/vec4 v0x60000000e0a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %jmp T_79.12;
T_79.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000000ddd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000000dd40_0, 0;
    %load/vec4 v0x60000000d200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000000ddd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000000d7a0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x60000000e0a0_0, 0;
T_79.13 ;
    %jmp T_79.12;
T_79.8 ;
    %load/vec4 v0x60000000e370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.15, 8;
    %load/vec4 v0x60000000d7a0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x60000000d7a0_0, 0;
    %load/vec4 v0x60000000d7a0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000000df80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000000d830_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x60000000e0a0_0, 0;
T_79.17 ;
T_79.15 ;
    %jmp T_79.12;
T_79.9 ;
    %load/vec4 v0x60000000d560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.19, 8;
    %load/vec4 v0x60000000d830_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x60000000d830_0, 0;
T_79.19 ;
    %load/vec4 v0x60000000ebe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x60000000e0a0_0, 0;
T_79.21 ;
    %jmp T_79.12;
T_79.10 ;
    %load/vec4 v0x60000000dd40_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000000e0a0_0, 0;
T_79.23 ;
    %jmp T_79.12;
T_79.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000000d8c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000000e0a0_0, 0;
    %jmp T_79.12;
T_79.12 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x124f83880;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000000001b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000000a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000000d80_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600000000e10_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000000360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000000ab0_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600000000510_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600000000480_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000000006c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000000005a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000000870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000000f9f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000000f7b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000000090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000000fc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000000fe70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000000fd50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60000000fba0_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x60000000fcc0_0, 0, 256;
    %end;
    .thread T_80, $init;
    .scope S_0x124f83880;
T_81 ;
    %delay 5000, 0;
    %load/vec4 v0x6000000001b0_0;
    %inv;
    %store/vec4 v0x6000000001b0_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x124f83880;
T_82 ;
    %vpi_call/w 3 83 "$display", "\000" {0 0 0};
    %vpi_call/w 3 84 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 85 "$display", "\342\225\221        E2E Inference Layer Test: Y = ReLU(X\303\227W + bias)        \342\225\221" {0 0 0};
    %vpi_call/w 3 86 "$display", "\342\225\221        Single Row: 4 inputs \342\206\222 4 outputs                      \342\225\221" {0 0 0};
    %vpi_call/w 3 87 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 88 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000000240_0, 0, 32;
    %vpi_call/w 3 95 "$display", "[SETUP] Initializing SRAM..." {0 0 0};
    %pushi/vec4 16843009, 0, 256;
    %store/vec4 v0x600000000990_0, 0, 256;
    %load/vec4 v0x600000000990_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000075830, 4, 0;
    %load/vec4 v0x600000000990_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000075d40, 4, 0;
    %load/vec4 v0x600000000990_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000076250, 4, 0;
    %load/vec4 v0x600000000990_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000076760, 4, 0;
    %vpi_call/w 3 103 "$display", "  X: 4\303\2274 matrix of 1s" {0 0 0};
    %pushi/vec4 1, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000075830, 4, 0;
    %pushi/vec4 256, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000075d40, 4, 0;
    %pushi/vec4 65536, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000076250, 4, 0;
    %pushi/vec4 16777216, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000076760, 4, 0;
    %vpi_call/w 3 110 "$display", "  W: 4\303\2274 identity matrix" {0 0 0};
    %pushi/vec4 2147483648, 0, 191;
    %concati/vec4 4294967295, 0, 33;
    %concati/vec4 4294967294, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000075830, 4, 0;
    %vpi_call/w 3 115 "$display", "  Bias: [-2, -1, 0, 1]" {0 0 0};
    %vpi_call/w 3 117 "$display", "  Expected: Z=[1,1,1,1] \342\206\222 Z+b=[-1,0,1,2] \342\206\222 ReLU=[0,0,1,2]" {0 0 0};
    %vpi_call/w 3 122 "$display", "\000" {0 0 0};
    %vpi_call/w 3 123 "$display", "[SETUP] Loading program..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000000003f0_0, 0, 32;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 262144, 0, 19;
    %ix/getv/s 4, v0x6000000003f0_0;
    %store/vec4a v0x60000000cc60, 4, 0;
    %load/vec4 v0x6000000003f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000000003f0_0, 0, 32;
    %pushi/vec4 2149580800, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000000003f0_0;
    %store/vec4a v0x60000000cc60, 4, 0;
    %load/vec4 v0x6000000003f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000000003f0_0, 0, 32;
    %pushi/vec4 2348810240, 0, 38;
    %concati/vec4 2147483649, 0, 40;
    %concati/vec4 0, 0, 50;
    %ix/getv/s 4, v0x6000000003f0_0;
    %store/vec4a v0x60000000cc60, 4, 0;
    %load/vec4 v0x6000000003f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000000003f0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000000003f0_0;
    %store/vec4a v0x60000000cc60, 4, 0;
    %load/vec4 v0x6000000003f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000000003f0_0, 0, 32;
    %pushi/vec4 2348941312, 0, 38;
    %concati/vec4 3221225473, 0, 40;
    %concati/vec4 0, 0, 50;
    %ix/getv/s 4, v0x6000000003f0_0;
    %store/vec4a v0x60000000cc60, 4, 0;
    %load/vec4 v0x6000000003f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000000003f0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000000003f0_0;
    %store/vec4a v0x60000000cc60, 4, 0;
    %load/vec4 v0x6000000003f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000000003f0_0, 0, 32;
    %pushi/vec4 2151678080, 0, 38;
    %concati/vec4 2147483648, 0, 71;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x6000000003f0_0;
    %store/vec4a v0x60000000cc60, 4, 0;
    %load/vec4 v0x6000000003f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000000003f0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000000003f0_0;
    %store/vec4a v0x60000000cc60, 4, 0;
    %load/vec4 v0x6000000003f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000000003f0_0, 0, 32;
    %pushi/vec4 2214592512, 0, 38;
    %concati/vec4 2147483648, 0, 71;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x6000000003f0_0;
    %store/vec4a v0x60000000cc60, 4, 0;
    %load/vec4 v0x6000000003f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000000003f0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000000003f0_0;
    %store/vec4a v0x60000000cc60, 4, 0;
    %load/vec4 v0x6000000003f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000000003f0_0, 0, 32;
    %pushi/vec4 2353004544, 0, 38;
    %concati/vec4 2147483648, 0, 39;
    %concati/vec4 2147483648, 0, 32;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x6000000003f0_0;
    %store/vec4a v0x60000000cc60, 4, 0;
    %load/vec4 v0x6000000003f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000000003f0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000000003f0_0;
    %store/vec4a v0x60000000cc60, 4, 0;
    %load/vec4 v0x6000000003f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000000003f0_0, 0, 32;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/getv/s 4, v0x6000000003f0_0;
    %store/vec4a v0x60000000cc60, 4, 0;
    %load/vec4 v0x6000000003f0_0;
    %addi 1, 0, 32;
    %vpi_call/w 3 152 "$display", "  Program: %0d instructions", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 157 "$display", "\000" {0 0 0};
    %vpi_call/w 3 158 "$display", "[EXEC] Running inference..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000000a20_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000000a20_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x600002717540;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000000d80_0, 0, 1;
    %wait E_0x60000272ac00;
    %wait E_0x60000272ac00;
    %wait E_0x600002717540;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000000d80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000000003f0_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x6000000003f0_0;
    %cmpi/s 200, 0, 32;
    %jmp/0xz T_82.1, 5;
    %wait E_0x60000272ac00;
    %load/vec4 v0x600000000c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %vpi_call/w 3 172 "$display", "  Completed in %0d cycles", v0x6000000003f0_0 {0 0 0};
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x6000000003f0_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x6000000003f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000000003f0_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %load/vec4 v0x6000000003f0_0;
    %cmpi/s 1000, 0, 32;
    %jmp/0xz  T_82.4, 5;
    %vpi_call/w 3 178 "$display", "  TIMEOUT!" {0 0 0};
    %load/vec4 v0x600000000240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000000240_0, 0, 32;
T_82.4 ;
    %delay 50000, 0;
    %vpi_call/w 3 187 "$display", "\000" {0 0 0};
    %vpi_call/w 3 188 "$display", "[VERIFY] Checking output..." {0 0 0};
    %vpi_call/w 3 191 "$display", "  Output Y (row 0): %h", &APV<v0x600000075830, 16, 0, 128> {0 0 0};
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000075830, 4;
    %parti/s 32, 0, 2;
    %store/vec4 v0x60000000f600_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000000002d0_0, 0, 32;
    %load/vec4 v0x60000000f600_0;
    %load/vec4 v0x6000000002d0_0;
    %cmp/e;
    %jmp/0xz  T_82.6, 4;
    %vpi_call/w 3 197 "$display", "    PASS: Y[0] = %0d", v0x60000000f600_0 {0 0 0};
    %jmp T_82.7;
T_82.6 ;
    %vpi_call/w 3 198 "$display", "    FAIL: Y[0] = %0d, expected %0d", v0x60000000f600_0, v0x6000000002d0_0 {0 0 0};
    %load/vec4 v0x600000000240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000000240_0, 0, 32;
T_82.7 ;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000075830, 4;
    %parti/s 32, 32, 7;
    %store/vec4 v0x60000000f600_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000000002d0_0, 0, 32;
    %load/vec4 v0x60000000f600_0;
    %load/vec4 v0x6000000002d0_0;
    %cmp/e;
    %jmp/0xz  T_82.8, 4;
    %vpi_call/w 3 202 "$display", "    PASS: Y[1] = %0d", v0x60000000f600_0 {0 0 0};
    %jmp T_82.9;
T_82.8 ;
    %vpi_call/w 3 203 "$display", "    FAIL: Y[1] = %0d, expected %0d", v0x60000000f600_0, v0x6000000002d0_0 {0 0 0};
    %load/vec4 v0x600000000240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000000240_0, 0, 32;
T_82.9 ;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000075830, 4;
    %parti/s 32, 64, 8;
    %store/vec4 v0x60000000f600_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000000002d0_0, 0, 32;
    %load/vec4 v0x60000000f600_0;
    %load/vec4 v0x6000000002d0_0;
    %cmp/e;
    %jmp/0xz  T_82.10, 4;
    %vpi_call/w 3 207 "$display", "    PASS: Y[2] = %0d", v0x60000000f600_0 {0 0 0};
    %jmp T_82.11;
T_82.10 ;
    %vpi_call/w 3 208 "$display", "    FAIL: Y[2] = %0d, expected %0d", v0x60000000f600_0, v0x6000000002d0_0 {0 0 0};
    %load/vec4 v0x600000000240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000000240_0, 0, 32;
T_82.11 ;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000075830, 4;
    %parti/s 32, 96, 8;
    %store/vec4 v0x60000000f600_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x6000000002d0_0, 0, 32;
    %load/vec4 v0x60000000f600_0;
    %load/vec4 v0x6000000002d0_0;
    %cmp/e;
    %jmp/0xz  T_82.12, 4;
    %vpi_call/w 3 212 "$display", "    PASS: Y[3] = %0d", v0x60000000f600_0 {0 0 0};
    %jmp T_82.13;
T_82.12 ;
    %vpi_call/w 3 213 "$display", "    FAIL: Y[3] = %0d, expected %0d", v0x60000000f600_0, v0x6000000002d0_0 {0 0 0};
    %load/vec4 v0x600000000240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000000240_0, 0, 32;
T_82.13 ;
    %vpi_call/w 3 218 "$display", "\000" {0 0 0};
    %vpi_call/w 3 219 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 220 "$display", "\342\225\221                    TEST SUMMARY                              \342\225\221" {0 0 0};
    %vpi_call/w 3 221 "$display", "\342\225\240\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\243" {0 0 0};
    %load/vec4 v0x600000000240_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.14, 4;
    %vpi_call/w 3 223 "$display", "\342\225\221   PASSED: E2E inference layer (GEMM\342\206\222ADD\342\206\222ReLU)              \342\225\221" {0 0 0};
    %vpi_call/w 3 224 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 225 "$display", ">>> E2E INFERENCE TEST PASSED! <<<" {0 0 0};
    %jmp T_82.15;
T_82.14 ;
    %vpi_call/w 3 227 "$display", "\342\225\221   FAILED: %0d errors                                         \342\225\221", v0x600000000240_0 {0 0 0};
    %vpi_call/w 3 228 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 229 "$display", ">>> E2E INFERENCE TEST FAILED <<<" {0 0 0};
T_82.15 ;
    %delay 100000, 0;
    %vpi_call/w 3 233 "$finish" {0 0 0};
    %end;
    .thread T_82;
    .scope S_0x124f83880;
T_83 ;
    %delay 100000000, 0;
    %vpi_call/w 3 238 "$display", "GLOBAL TIMEOUT!" {0 0 0};
    %vpi_call/w 3 239 "$finish" {0 0 0};
    %end;
    .thread T_83;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_e2e_inference.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
