<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Xilinx/14.7/ISE_DS/ISE/xc9500xl/data/xmlReport9kxl.dtd">
<document><ascFile>rs.rpt</ascFile><devFile>C:/Xilinx/14.7/ISE_DS/ISE/xc9500xl/data/xc9536xl.chp</devFile><mfdFile>rs.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="xc9500xl_logo.jpg" pin_legend="pinlegend.htm"/><header date="10-29-2018" design="rs" device="XC9536XL" eqnType="1" pkg="PC44" speed="-5" status="1" statusStr="Successful" swVersion="P.20131013" time="  7:17PM" version="1.0"/><inputs id="Clk"/><inputs id="R"/><inputs id="S"/><pin id="FB1_MC1_PIN2" pinnum="2"/><pin id="FB1_MC2_PIN3" pinnum="3" signal="Qn" use="O"/><pin id="FB1_MC3_PIN5" pinnum="5"/><pin id="FB1_MC4_PIN4" pinnum="4"/><pin id="FB1_MC5_PIN6" pinnum="6"/><pin id="FB1_MC6_PIN8" pinnum="8"/><pin id="FB1_MC7_PIN7" pinnum="7"/><pin id="FB1_MC8_PIN9" pinnum="9"/><pin id="FB1_MC9_PIN11" pinnum="11"/><pin id="FB1_MC10_PIN12" pinnum="12"/><pin id="FB1_MC11_PIN13" pinnum="13"/><pin id="FB1_MC12_PIN14" pinnum="14"/><pin id="FB1_MC13_PIN18" pinnum="18"/><pin id="FB1_MC14_PIN19" pinnum="19"/><pin id="FB1_MC15_PIN20" pinnum="20"/><pin id="FB1_MC16_PIN22" pinnum="22"/><pin id="FB1_MC17_PIN24" pinnum="24"/><pin id="FB2_MC1_PIN1" pinnum="1"/><pin id="FB2_MC2_PIN44" pinnum="44" signal="Q" use="O"/><pin id="FB2_MC3_PIN42" pinnum="42"/><pin id="FB2_MC4_PIN43" pinnum="43"/><pin id="FB2_MC5_PIN40" pinnum="40"/><pin id="FB2_MC6_PIN39" pinnum="39"/><pin id="FB2_MC7_PIN38" pinnum="38"/><pin id="FB2_MC8_PIN37" pinnum="37" signal="R" use="I"/><pin id="FB2_MC9_PIN36" pinnum="36" signal="Clk" use="I"/><pin id="FB2_MC10_PIN35" pinnum="35"/><pin id="FB2_MC11_PIN34" pinnum="34" signal="S" use="I"/><pin id="FB2_MC12_PIN33" pinnum="33"/><pin id="FB2_MC13_PIN29" pinnum="29"/><pin id="FB2_MC14_PIN28" pinnum="28"/><pin id="FB2_MC15_PIN27" pinnum="27"/><pin id="FB2_MC16_PIN26" pinnum="26"/><pin id="FB2_MC17_PIN25" pinnum="25"/><fblock id="FB1" inputUse="3" pinUse="1"><macrocell id="FB1_MC1" pin="FB1_MC1_PIN2"/><macrocell id="FB1_MC2" pin="FB1_MC2_PIN3" sigUse="3" signal="Qn"><pterms pt1="FB1_2_1" pt2="FB1_2_2"/></macrocell><macrocell id="FB1_MC3" pin="FB1_MC3_PIN5"/><macrocell id="FB1_MC4" pin="FB1_MC4_PIN4"/><macrocell id="FB1_MC5" pin="FB1_MC5_PIN6"/><macrocell id="FB1_MC6" pin="FB1_MC6_PIN8"/><macrocell id="FB1_MC7" pin="FB1_MC7_PIN7"/><macrocell id="FB1_MC8" pin="FB1_MC8_PIN9"/><macrocell id="FB1_MC9" pin="FB1_MC9_PIN11"/><macrocell id="FB1_MC10" pin="FB1_MC10_PIN12"/><macrocell id="FB1_MC11" pin="FB1_MC11_PIN13"/><macrocell id="FB1_MC12" pin="FB1_MC12_PIN14"/><macrocell id="FB1_MC13" pin="FB1_MC13_PIN18"/><macrocell id="FB1_MC14" pin="FB1_MC14_PIN19"/><macrocell id="FB1_MC15" pin="FB1_MC15_PIN20"/><macrocell id="FB1_MC16" pin="FB1_MC16_PIN22"/><macrocell id="FB1_MC17" pin="FB1_MC17_PIN24"/><macrocell id="FB1_MC18"/><fbinput id="FB1_I1" signal="Clk"/><fbinput id="FB1_I2" signal="R"/><fbinput id="FB1_I3" signal="S"/><pterm id="FB1_2_1"><signal id="R" negated="ON"/><signal id="Clk"/><signal id="S"/></pterm><pterm id="FB1_2_2"><signal id="R"/><signal id="Clk"/></pterm><equation id="Qn" regUse="D"><d2><eq_pterm ptindx="VCC"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="FB1_2_2"/></set><reset><eq_pterm ptindx="FB1_2_1"/></reset><prld ptindx="VCC"/></equation></fblock><fblock id="FB2" inputUse="3" pinUse="4"><macrocell id="FB2_MC1" pin="FB2_MC1_PIN1"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN44" sigUse="3" signal="Q"><pterms pt1="FB2_2_1" pt2="FB2_2_2"/></macrocell><macrocell id="FB2_MC3" pin="FB2_MC3_PIN42"/><macrocell id="FB2_MC4" pin="FB2_MC4_PIN43"/><macrocell id="FB2_MC5" pin="FB2_MC5_PIN40"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN39"/><macrocell id="FB2_MC7" pin="FB2_MC7_PIN38"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN37"/><macrocell id="FB2_MC9" pin="FB2_MC9_PIN36"/><macrocell id="FB2_MC10" pin="FB2_MC10_PIN35"/><macrocell id="FB2_MC11" pin="FB2_MC11_PIN34"/><macrocell id="FB2_MC12" pin="FB2_MC12_PIN33"/><macrocell id="FB2_MC13" pin="FB2_MC13_PIN29"/><macrocell id="FB2_MC14" pin="FB2_MC14_PIN28"/><macrocell id="FB2_MC15" pin="FB2_MC15_PIN27"/><macrocell id="FB2_MC16" pin="FB2_MC16_PIN26"/><macrocell id="FB2_MC17" pin="FB2_MC17_PIN25"/><macrocell id="FB2_MC18"/><fbinput id="FB2_I1" signal="Clk"/><fbinput id="FB2_I2" signal="R"/><fbinput id="FB2_I3" signal="S"/><pterm id="FB2_2_1"><signal id="R"/><signal id="Clk"/></pterm><pterm id="FB2_2_2"><signal id="R" negated="ON"/><signal id="Clk"/><signal id="S"/></pterm><equation id="Q" regUse="D"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="GND"/></clk><set><eq_pterm ptindx="FB2_2_2"/></set><reset><eq_pterm ptindx="FB2_2_1"/></reset><prld ptindx="GND"/></equation></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'rs.ise'.</warning></messages><compOpts exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignorets="OFF" inputs="54" keepio="OFF" loc="ON" mlopt="ON" optimize="SPEED" part="xc95*xl-*-*" power="STD" prld="LOW" pterms="25" slew="FAST" terminate="KEEPER" unused="OFF" wysiwyg="OFF"/></document>
