#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Oct 16 20:39:56 2023
# Process ID: 16024
# Current directory: F:/project/VGA/vga_rom/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13924 F:\project\VGA\vga_rom\vivado\project_1.xpr
# Log file: F:/project/VGA/vga_rom/vivado/vivado.log
# Journal file: F:/project/VGA/vga_rom/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/project/VGA/vga_rom/vivado/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
close [ open F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/vga_rom.v w ]
add_files F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/vga_rom.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon Oct 16 21:00:26 2023] Launched synth_1...
Run output will be captured here: F:/project/VGA/vga_rom/vivado/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Mon Oct 16 21:01:13 2023] Launched impl_1...
Run output will be captured here: F:/project/VGA/vga_rom/vivado/project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1286.215 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1879.121 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1879.121 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1879.121 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2037.887 ; gain = 868.871
place_ports {rgb[11]} F5
place_ports {rgb[10]} C6
place_ports {rgb[9]} C5
place_ports {rgb[8]} B7
place_ports {rgb[7]} B6
place_ports {rgb[6]} A6
place_ports {rgb[5]} A5
place_ports {rgb[4]} D8
place_ports {rgb[3]} C7
place_ports {rgb[2]} E6
place_ports {rgb[1]} E5
place_ports {rgb[0]} E7
set_property IOSTANDARD LVCMOS33 [get_ports [list {rgb[11]} {rgb[10]} {rgb[9]} {rgb[8]} {rgb[7]} {rgb[6]} {rgb[5]} {rgb[4]} {rgb[3]} {rgb[2]} {rgb[1]} {rgb[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
place_ports hsync D7
set_property IOSTANDARD LVCMOS33 [get_ports [list rst]]
set_property IOSTANDARD LVCMOS33 [get_ports [list hsync]]
set_property IOSTANDARD LVCMOS33 [get_ports [list vsync]]
place_ports vsync C4
place_ports clk P17
place_ports rst R11
file mkdir F:/project/VGA/vga_rom/vivado/project_1.srcs/constrs_1/new
close [ open F:/project/VGA/vga_rom/vivado/project_1.srcs/constrs_1/new/vga_rom.xdc w ]
add_files -fileset constrs_1 F:/project/VGA/vga_rom/vivado/project_1.srcs/constrs_1/new/vga_rom.xdc
set_property target_constrs_file F:/project/VGA/vga_rom/vivado/project_1.srcs/constrs_1/new/vga_rom.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
close_design
launch_runs synth_1 -jobs 8
[Mon Oct 16 21:07:18 2023] Launched synth_1...
Run output will be captured here: F:/project/VGA/vga_rom/vivado/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Mon Oct 16 21:07:57 2023] Launched impl_1...
Run output will be captured here: F:/project/VGA/vga_rom/vivado/project_1.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2309.309 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2309.309 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2309.309 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2309.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_power -name {power_1}
Command: report_power -name power_1
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Oct 16 21:09:50 2023] Launched impl_1...
Run output will be captured here: F:/project/VGA/vga_rom/vivado/project_1.runs/impl_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_all' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim/rom_vga.mif'
INFO: [SIM-utils-43] Exported 'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim/rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_all_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/ip/pll_clk/pll_clk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/ip/pll_clk/pll_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/ip/rom_vga/sim/rom_vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_vga
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/vga_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/vga_pic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_pic
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/vga_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_rom/vivado/project_1.srcs/sim_1/new/tb_all.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_all
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim'
"xelab -wto e099e19feab347838875bb6d19710cd4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_all_behav xil_defaultlib.tb_all xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e099e19feab347838875bb6d19710cd4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_all_behav xil_defaultlib.tb_all xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 14 for port 'addra' [F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/vga_pic.v:72]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.rom_vga
Compiling module xil_defaultlib.vga_pic
Compiling module xil_defaultlib.vga_ctrl
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=54,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll_clk_clk_wiz
Compiling module xil_defaultlib.pll_clk
Compiling module xil_defaultlib.vga_rom
Compiling module xil_defaultlib.tb_all_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_all_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_all_behav -key {Behavioral:sim_1:Functional:tb_all} -tclbatch {tb_all.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_all.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_all_1.vga_rom_inst.vga_pic_inst.rom_vga_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_all_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2309.309 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_all' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim/rom_vga.mif'
INFO: [SIM-utils-43] Exported 'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim/rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_all_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/ip/pll_clk/pll_clk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/ip/pll_clk/pll_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/ip/rom_vga/sim/rom_vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_vga
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/vga_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/vga_pic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_pic
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/vga_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_rom/vivado/project_1.srcs/sim_1/new/tb_all.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_all
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim'
"xelab -wto e099e19feab347838875bb6d19710cd4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_all_behav xil_defaultlib.tb_all xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e099e19feab347838875bb6d19710cd4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_all_behav xil_defaultlib.tb_all xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 14 for port 'addra' [F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/vga_pic.v:72]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.rom_vga
Compiling module xil_defaultlib.vga_pic
Compiling module xil_defaultlib.vga_ctrl
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=54,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll_clk_clk_wiz
Compiling module xil_defaultlib.pll_clk
Compiling module xil_defaultlib.vga_rom
Compiling module xil_defaultlib.tb_all_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_all_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_all_behav -key {Behavioral:sim_1:Functional:tb_all} -tclbatch {tb_all.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_all.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_all_1.vga_rom_inst.vga_pic_inst.rom_vga_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_all_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2309.309 ; gain = 0.000
run 10 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_all' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim/rom_vga.mif'
INFO: [SIM-utils-43] Exported 'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim/rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_all_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/ip/pll_clk/pll_clk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/ip/pll_clk/pll_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/ip/rom_vga/sim/rom_vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_vga
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/vga_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/vga_pic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_pic
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/vga_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_rom/vivado/project_1.srcs/sim_1/new/tb_all.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_all
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim'
"xelab -wto e099e19feab347838875bb6d19710cd4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_all_behav xil_defaultlib.tb_all xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e099e19feab347838875bb6d19710cd4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_all_behav xil_defaultlib.tb_all xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 14 for port 'addra' [F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/vga_pic.v:72]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.rom_vga
Compiling module xil_defaultlib.vga_pic
Compiling module xil_defaultlib.vga_ctrl
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=54,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll_clk_clk_wiz
Compiling module xil_defaultlib.pll_clk
Compiling module xil_defaultlib.vga_rom
Compiling module xil_defaultlib.tb_all_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_all_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_all_behav -key {Behavioral:sim_1:Functional:tb_all} -tclbatch {tb_all.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_all.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_all_1.vga_rom_inst.vga_pic_inst.rom_vga_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_all_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2309.309 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_all' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim/rom_vga.mif'
INFO: [SIM-utils-43] Exported 'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim/rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_all_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim'
"xelab -wto e099e19feab347838875bb6d19710cd4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_all_behav xil_defaultlib.tb_all xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e099e19feab347838875bb6d19710cd4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_all_behav xil_defaultlib.tb_all xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 14 for port 'addra' [F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/vga_pic.v:72]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_all_behav -key {Behavioral:sim_1:Functional:tb_all} -tclbatch {tb_all.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_all.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_all_1.vga_rom_inst.vga_pic_inst.rom_vga_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_all_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_all' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim/rom_vga.mif'
INFO: [SIM-utils-43] Exported 'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim/rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_all_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/ip/pll_clk/pll_clk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/ip/pll_clk/pll_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/ip/rom_vga/sim/rom_vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_vga
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/vga_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/vga_pic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_pic
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/vga_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_rom/vivado/project_1.srcs/sim_1/new/tb_all.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_all
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim'
"xelab -wto e099e19feab347838875bb6d19710cd4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_all_behav xil_defaultlib.tb_all xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e099e19feab347838875bb6d19710cd4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_all_behav xil_defaultlib.tb_all xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 14 for port 'addra' [F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/vga_pic.v:72]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.rom_vga
Compiling module xil_defaultlib.vga_pic
Compiling module xil_defaultlib.vga_ctrl
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=54,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll_clk_clk_wiz
Compiling module xil_defaultlib.pll_clk
Compiling module xil_defaultlib.vga_rom
Compiling module xil_defaultlib.tb_all_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_all_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_all_behav -key {Behavioral:sim_1:Functional:tb_all} -tclbatch {tb_all.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_all.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_all_1.vga_rom_inst.vga_pic_inst.rom_vga_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_all_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2309.309 ; gain = 0.000
run 10 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_all' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim/rom_vga.mif'
INFO: [SIM-utils-43] Exported 'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim/rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_all_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/ip/pll_clk/pll_clk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/ip/pll_clk/pll_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/ip/rom_vga/sim/rom_vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_vga
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/vga_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/vga_pic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_pic
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/vga_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project/VGA/vga_rom/vivado/project_1.srcs/sim_1/new/tb_all.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_all
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim'
"xelab -wto e099e19feab347838875bb6d19710cd4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_all_behav xil_defaultlib.tb_all xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e099e19feab347838875bb6d19710cd4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_all_behav xil_defaultlib.tb_all xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 14 for port 'addra' [F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/vga_pic.v:72]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.rom_vga
Compiling module xil_defaultlib.vga_pic
Compiling module xil_defaultlib.vga_ctrl
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=54,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll_clk_clk_wiz
Compiling module xil_defaultlib.pll_clk
Compiling module xil_defaultlib.vga_rom
Compiling module xil_defaultlib.tb_all_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_all_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/project/VGA/vga_rom/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_all_behav -key {Behavioral:sim_1:Functional:tb_all} -tclbatch {tb_all.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_all.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_all_1.vga_rom_inst.vga_pic_inst.rom_vga_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_all_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2309.309 ; gain = 0.000
run 10 ms
blk_mem_gen_v8_4_4 WARNING: Address 2710 is outside range for A Read
run: Time (s): cpu = 00:00:26 ; elapsed = 00:02:18 . Memory (MB): peak = 2309.309 ; gain = 0.000
run 10 ms
blk_mem_gen_v8_4_4 WARNING: Address 2710 is outside range for A Read
run: Time (s): cpu = 00:00:22 ; elapsed = 00:02:11 . Memory (MB): peak = 2309.309 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 16 21:40:45 2023...
