Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Jan 16 09:45:45 2023
| Host         : LAPTOP-EJG78OLG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OPCODE_timing_summary_routed.rpt -pb OPCODE_timing_summary_routed.pb -rpx OPCODE_timing_summary_routed.rpx -warn_on_violation
| Design       : OPCODE
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch               8           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (20)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: Dreapta (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Jos (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Stanga (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Sus (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   24          inf        0.000                      0                   24           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            aux_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.499ns  (logic 11.171ns (40.623%)  route 16.328ns (59.377%))
  Logic Levels:           35  (CARRY4=23 IBUF=1 LUT2=1 LUT3=7 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 f  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 f  b_IBUF[2]_inst/O
                         net (fo=27, routed)          5.014     6.472    b_IBUF[2]
    SLICE_X1Y17          LUT6 (Prop_lut6_I4_O)        0.124     6.596 r  aux_reg[7]_i_27/O
                         net (fo=2, routed)           0.482     7.077    aux_reg[7]_i_27_n_0
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.124     7.201 r  aux_reg[7]_i_16/O
                         net (fo=5, routed)           0.817     8.018    aux_reg[7]_i_16_n_0
    SLICE_X5Y18          LUT3 (Prop_lut3_I2_O)        0.124     8.142 r  aux_reg[7]_i_77/O
                         net (fo=12, routed)          1.053     9.195    aux_reg[7]_i_77_n_0
    SLICE_X4Y16          LUT3 (Prop_lut3_I0_O)        0.124     9.319 r  aux_reg[7]_i_84/O
                         net (fo=1, routed)           0.000     9.319    aux_reg[7]_i_84_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.851 r  aux_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.851    aux_reg[7]_i_49_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.965 r  aux_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.965    aux_reg[7]_i_32_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.236 r  aux_reg[7]_i_22/CO[0]
                         net (fo=12, routed)          1.065    11.301    aux_reg[7]_i_22_n_3
    SLICE_X5Y15          LUT3 (Prop_lut3_I0_O)        0.373    11.674 r  aux_reg[7]_i_100/O
                         net (fo=1, routed)           0.000    11.674    aux_reg[7]_i_100_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.224 r  aux_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    12.224    aux_reg[7]_i_66_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.338 r  aux_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    12.338    aux_reg[7]_i_41_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.495 r  aux_reg[7]_i_24/CO[1]
                         net (fo=12, routed)          0.898    13.393    aux_reg[7]_i_24_n_2
    SLICE_X6Y15          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    14.193 r  aux_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000    14.193    aux_reg[7]_i_71_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.310 r  aux_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000    14.310    aux_reg[7]_i_44_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.467 r  aux_reg[7]_i_25/CO[1]
                         net (fo=12, routed)          0.902    15.369    aux_reg[7]_i_25_n_2
    SLICE_X7Y16          LUT3 (Prop_lut3_I0_O)        0.332    15.701 r  aux_reg[3]_i_60/O
                         net (fo=1, routed)           0.000    15.701    aux_reg[3]_i_60_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.251 r  aux_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.251    aux_reg[3]_i_37_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.365 r  aux_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.365    aux_reg[3]_i_19_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.522 r  aux_reg[3]_i_14/CO[1]
                         net (fo=12, routed)          1.744    18.267    aux_reg[3]_i_14_n_2
    SLICE_X7Y13          LUT3 (Prop_lut3_I0_O)        0.329    18.596 r  aux_reg[3]_i_63/O
                         net (fo=1, routed)           0.000    18.596    aux_reg[3]_i_63_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.146 r  aux_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.146    aux_reg[3]_i_42_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.260 r  aux_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.260    aux_reg[3]_i_22_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.417 r  aux_reg[3]_i_15/CO[1]
                         net (fo=12, routed)          1.196    20.613    aux_reg[3]_i_15_n_2
    SLICE_X6Y11          LUT3 (Prop_lut3_I0_O)        0.329    20.942 r  aux_reg[3]_i_66/O
                         net (fo=1, routed)           0.000    20.942    aux_reg[3]_i_66_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.475 r  aux_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    21.475    aux_reg[3]_i_48_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.592 r  aux_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.592    aux_reg[3]_i_32_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.749 r  aux_reg[3]_i_17/CO[1]
                         net (fo=12, routed)          1.301    23.050    aux_reg[3]_i_17_n_2
    SLICE_X8Y11          LUT3 (Prop_lut3_I0_O)        0.332    23.382 r  aux_reg[3]_i_69/O
                         net (fo=1, routed)           0.000    23.382    aux_reg[3]_i_69_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.915 r  aux_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    23.915    aux_reg[3]_i_53_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.032 r  aux_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.032    aux_reg[3]_i_35_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.286 r  aux_reg[3]_i_18/CO[0]
                         net (fo=1, routed)           0.836    25.122    aux_reg[3]_i_18_n_3
    SLICE_X3Y14          LUT5 (Prop_lut5_I0_O)        0.367    25.489 r  aux_reg[3]_i_13/O
                         net (fo=1, routed)           1.020    26.509    aux_reg[3]_i_13_n_0
    SLICE_X0Y14          LUT4 (Prop_lut4_I1_O)        0.124    26.633 r  aux_reg[3]_i_9/O
                         net (fo=1, routed)           0.000    26.633    aux_reg[3]_i_9_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.165 r  aux_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.165    aux_reg[3]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.499 r  aux_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    27.499    aux_reg[7]_i_1_n_6
    SLICE_X0Y15          LDCE                                         r  aux_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            aux_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.478ns  (logic 11.150ns (40.578%)  route 16.328ns (59.422%))
  Logic Levels:           35  (CARRY4=23 IBUF=1 LUT2=1 LUT3=7 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 f  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 f  b_IBUF[2]_inst/O
                         net (fo=27, routed)          5.014     6.472    b_IBUF[2]
    SLICE_X1Y17          LUT6 (Prop_lut6_I4_O)        0.124     6.596 r  aux_reg[7]_i_27/O
                         net (fo=2, routed)           0.482     7.077    aux_reg[7]_i_27_n_0
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.124     7.201 r  aux_reg[7]_i_16/O
                         net (fo=5, routed)           0.817     8.018    aux_reg[7]_i_16_n_0
    SLICE_X5Y18          LUT3 (Prop_lut3_I2_O)        0.124     8.142 r  aux_reg[7]_i_77/O
                         net (fo=12, routed)          1.053     9.195    aux_reg[7]_i_77_n_0
    SLICE_X4Y16          LUT3 (Prop_lut3_I0_O)        0.124     9.319 r  aux_reg[7]_i_84/O
                         net (fo=1, routed)           0.000     9.319    aux_reg[7]_i_84_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.851 r  aux_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.851    aux_reg[7]_i_49_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.965 r  aux_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.965    aux_reg[7]_i_32_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.236 r  aux_reg[7]_i_22/CO[0]
                         net (fo=12, routed)          1.065    11.301    aux_reg[7]_i_22_n_3
    SLICE_X5Y15          LUT3 (Prop_lut3_I0_O)        0.373    11.674 r  aux_reg[7]_i_100/O
                         net (fo=1, routed)           0.000    11.674    aux_reg[7]_i_100_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.224 r  aux_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    12.224    aux_reg[7]_i_66_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.338 r  aux_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    12.338    aux_reg[7]_i_41_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.495 r  aux_reg[7]_i_24/CO[1]
                         net (fo=12, routed)          0.898    13.393    aux_reg[7]_i_24_n_2
    SLICE_X6Y15          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    14.193 r  aux_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000    14.193    aux_reg[7]_i_71_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.310 r  aux_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000    14.310    aux_reg[7]_i_44_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.467 r  aux_reg[7]_i_25/CO[1]
                         net (fo=12, routed)          0.902    15.369    aux_reg[7]_i_25_n_2
    SLICE_X7Y16          LUT3 (Prop_lut3_I0_O)        0.332    15.701 r  aux_reg[3]_i_60/O
                         net (fo=1, routed)           0.000    15.701    aux_reg[3]_i_60_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.251 r  aux_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.251    aux_reg[3]_i_37_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.365 r  aux_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.365    aux_reg[3]_i_19_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.522 r  aux_reg[3]_i_14/CO[1]
                         net (fo=12, routed)          1.744    18.267    aux_reg[3]_i_14_n_2
    SLICE_X7Y13          LUT3 (Prop_lut3_I0_O)        0.329    18.596 r  aux_reg[3]_i_63/O
                         net (fo=1, routed)           0.000    18.596    aux_reg[3]_i_63_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.146 r  aux_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.146    aux_reg[3]_i_42_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.260 r  aux_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.260    aux_reg[3]_i_22_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.417 r  aux_reg[3]_i_15/CO[1]
                         net (fo=12, routed)          1.196    20.613    aux_reg[3]_i_15_n_2
    SLICE_X6Y11          LUT3 (Prop_lut3_I0_O)        0.329    20.942 r  aux_reg[3]_i_66/O
                         net (fo=1, routed)           0.000    20.942    aux_reg[3]_i_66_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.475 r  aux_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    21.475    aux_reg[3]_i_48_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.592 r  aux_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.592    aux_reg[3]_i_32_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.749 r  aux_reg[3]_i_17/CO[1]
                         net (fo=12, routed)          1.301    23.050    aux_reg[3]_i_17_n_2
    SLICE_X8Y11          LUT3 (Prop_lut3_I0_O)        0.332    23.382 r  aux_reg[3]_i_69/O
                         net (fo=1, routed)           0.000    23.382    aux_reg[3]_i_69_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.915 r  aux_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    23.915    aux_reg[3]_i_53_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.032 r  aux_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.032    aux_reg[3]_i_35_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.286 r  aux_reg[3]_i_18/CO[0]
                         net (fo=1, routed)           0.836    25.122    aux_reg[3]_i_18_n_3
    SLICE_X3Y14          LUT5 (Prop_lut5_I0_O)        0.367    25.489 r  aux_reg[3]_i_13/O
                         net (fo=1, routed)           1.020    26.509    aux_reg[3]_i_13_n_0
    SLICE_X0Y14          LUT4 (Prop_lut4_I1_O)        0.124    26.633 r  aux_reg[3]_i_9/O
                         net (fo=1, routed)           0.000    26.633    aux_reg[3]_i_9_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.165 r  aux_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.165    aux_reg[3]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.478 r  aux_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    27.478    aux_reg[7]_i_1_n_4
    SLICE_X0Y15          LDCE                                         r  aux_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            aux_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.404ns  (logic 11.076ns (40.418%)  route 16.328ns (59.582%))
  Logic Levels:           35  (CARRY4=23 IBUF=1 LUT2=1 LUT3=7 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 f  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 f  b_IBUF[2]_inst/O
                         net (fo=27, routed)          5.014     6.472    b_IBUF[2]
    SLICE_X1Y17          LUT6 (Prop_lut6_I4_O)        0.124     6.596 r  aux_reg[7]_i_27/O
                         net (fo=2, routed)           0.482     7.077    aux_reg[7]_i_27_n_0
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.124     7.201 r  aux_reg[7]_i_16/O
                         net (fo=5, routed)           0.817     8.018    aux_reg[7]_i_16_n_0
    SLICE_X5Y18          LUT3 (Prop_lut3_I2_O)        0.124     8.142 r  aux_reg[7]_i_77/O
                         net (fo=12, routed)          1.053     9.195    aux_reg[7]_i_77_n_0
    SLICE_X4Y16          LUT3 (Prop_lut3_I0_O)        0.124     9.319 r  aux_reg[7]_i_84/O
                         net (fo=1, routed)           0.000     9.319    aux_reg[7]_i_84_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.851 r  aux_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.851    aux_reg[7]_i_49_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.965 r  aux_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.965    aux_reg[7]_i_32_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.236 r  aux_reg[7]_i_22/CO[0]
                         net (fo=12, routed)          1.065    11.301    aux_reg[7]_i_22_n_3
    SLICE_X5Y15          LUT3 (Prop_lut3_I0_O)        0.373    11.674 r  aux_reg[7]_i_100/O
                         net (fo=1, routed)           0.000    11.674    aux_reg[7]_i_100_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.224 r  aux_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    12.224    aux_reg[7]_i_66_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.338 r  aux_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    12.338    aux_reg[7]_i_41_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.495 r  aux_reg[7]_i_24/CO[1]
                         net (fo=12, routed)          0.898    13.393    aux_reg[7]_i_24_n_2
    SLICE_X6Y15          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    14.193 r  aux_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000    14.193    aux_reg[7]_i_71_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.310 r  aux_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000    14.310    aux_reg[7]_i_44_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.467 r  aux_reg[7]_i_25/CO[1]
                         net (fo=12, routed)          0.902    15.369    aux_reg[7]_i_25_n_2
    SLICE_X7Y16          LUT3 (Prop_lut3_I0_O)        0.332    15.701 r  aux_reg[3]_i_60/O
                         net (fo=1, routed)           0.000    15.701    aux_reg[3]_i_60_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.251 r  aux_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.251    aux_reg[3]_i_37_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.365 r  aux_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.365    aux_reg[3]_i_19_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.522 r  aux_reg[3]_i_14/CO[1]
                         net (fo=12, routed)          1.744    18.267    aux_reg[3]_i_14_n_2
    SLICE_X7Y13          LUT3 (Prop_lut3_I0_O)        0.329    18.596 r  aux_reg[3]_i_63/O
                         net (fo=1, routed)           0.000    18.596    aux_reg[3]_i_63_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.146 r  aux_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.146    aux_reg[3]_i_42_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.260 r  aux_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.260    aux_reg[3]_i_22_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.417 r  aux_reg[3]_i_15/CO[1]
                         net (fo=12, routed)          1.196    20.613    aux_reg[3]_i_15_n_2
    SLICE_X6Y11          LUT3 (Prop_lut3_I0_O)        0.329    20.942 r  aux_reg[3]_i_66/O
                         net (fo=1, routed)           0.000    20.942    aux_reg[3]_i_66_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.475 r  aux_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    21.475    aux_reg[3]_i_48_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.592 r  aux_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.592    aux_reg[3]_i_32_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.749 r  aux_reg[3]_i_17/CO[1]
                         net (fo=12, routed)          1.301    23.050    aux_reg[3]_i_17_n_2
    SLICE_X8Y11          LUT3 (Prop_lut3_I0_O)        0.332    23.382 r  aux_reg[3]_i_69/O
                         net (fo=1, routed)           0.000    23.382    aux_reg[3]_i_69_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.915 r  aux_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    23.915    aux_reg[3]_i_53_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.032 r  aux_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.032    aux_reg[3]_i_35_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.286 r  aux_reg[3]_i_18/CO[0]
                         net (fo=1, routed)           0.836    25.122    aux_reg[3]_i_18_n_3
    SLICE_X3Y14          LUT5 (Prop_lut5_I0_O)        0.367    25.489 r  aux_reg[3]_i_13/O
                         net (fo=1, routed)           1.020    26.509    aux_reg[3]_i_13_n_0
    SLICE_X0Y14          LUT4 (Prop_lut4_I1_O)        0.124    26.633 r  aux_reg[3]_i_9/O
                         net (fo=1, routed)           0.000    26.633    aux_reg[3]_i_9_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.165 r  aux_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.165    aux_reg[3]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.404 r  aux_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    27.404    aux_reg[7]_i_1_n_5
    SLICE_X0Y15          LDCE                                         r  aux_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            aux_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.388ns  (logic 11.060ns (40.383%)  route 16.328ns (59.617%))
  Logic Levels:           35  (CARRY4=23 IBUF=1 LUT2=1 LUT3=7 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 f  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 f  b_IBUF[2]_inst/O
                         net (fo=27, routed)          5.014     6.472    b_IBUF[2]
    SLICE_X1Y17          LUT6 (Prop_lut6_I4_O)        0.124     6.596 r  aux_reg[7]_i_27/O
                         net (fo=2, routed)           0.482     7.077    aux_reg[7]_i_27_n_0
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.124     7.201 r  aux_reg[7]_i_16/O
                         net (fo=5, routed)           0.817     8.018    aux_reg[7]_i_16_n_0
    SLICE_X5Y18          LUT3 (Prop_lut3_I2_O)        0.124     8.142 r  aux_reg[7]_i_77/O
                         net (fo=12, routed)          1.053     9.195    aux_reg[7]_i_77_n_0
    SLICE_X4Y16          LUT3 (Prop_lut3_I0_O)        0.124     9.319 r  aux_reg[7]_i_84/O
                         net (fo=1, routed)           0.000     9.319    aux_reg[7]_i_84_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.851 r  aux_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.851    aux_reg[7]_i_49_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.965 r  aux_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.965    aux_reg[7]_i_32_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.236 r  aux_reg[7]_i_22/CO[0]
                         net (fo=12, routed)          1.065    11.301    aux_reg[7]_i_22_n_3
    SLICE_X5Y15          LUT3 (Prop_lut3_I0_O)        0.373    11.674 r  aux_reg[7]_i_100/O
                         net (fo=1, routed)           0.000    11.674    aux_reg[7]_i_100_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.224 r  aux_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    12.224    aux_reg[7]_i_66_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.338 r  aux_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    12.338    aux_reg[7]_i_41_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.495 r  aux_reg[7]_i_24/CO[1]
                         net (fo=12, routed)          0.898    13.393    aux_reg[7]_i_24_n_2
    SLICE_X6Y15          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    14.193 r  aux_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000    14.193    aux_reg[7]_i_71_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.310 r  aux_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000    14.310    aux_reg[7]_i_44_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.467 r  aux_reg[7]_i_25/CO[1]
                         net (fo=12, routed)          0.902    15.369    aux_reg[7]_i_25_n_2
    SLICE_X7Y16          LUT3 (Prop_lut3_I0_O)        0.332    15.701 r  aux_reg[3]_i_60/O
                         net (fo=1, routed)           0.000    15.701    aux_reg[3]_i_60_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.251 r  aux_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.251    aux_reg[3]_i_37_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.365 r  aux_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.365    aux_reg[3]_i_19_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.522 r  aux_reg[3]_i_14/CO[1]
                         net (fo=12, routed)          1.744    18.267    aux_reg[3]_i_14_n_2
    SLICE_X7Y13          LUT3 (Prop_lut3_I0_O)        0.329    18.596 r  aux_reg[3]_i_63/O
                         net (fo=1, routed)           0.000    18.596    aux_reg[3]_i_63_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.146 r  aux_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.146    aux_reg[3]_i_42_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.260 r  aux_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.260    aux_reg[3]_i_22_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.417 r  aux_reg[3]_i_15/CO[1]
                         net (fo=12, routed)          1.196    20.613    aux_reg[3]_i_15_n_2
    SLICE_X6Y11          LUT3 (Prop_lut3_I0_O)        0.329    20.942 r  aux_reg[3]_i_66/O
                         net (fo=1, routed)           0.000    20.942    aux_reg[3]_i_66_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.475 r  aux_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    21.475    aux_reg[3]_i_48_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.592 r  aux_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.592    aux_reg[3]_i_32_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.749 r  aux_reg[3]_i_17/CO[1]
                         net (fo=12, routed)          1.301    23.050    aux_reg[3]_i_17_n_2
    SLICE_X8Y11          LUT3 (Prop_lut3_I0_O)        0.332    23.382 r  aux_reg[3]_i_69/O
                         net (fo=1, routed)           0.000    23.382    aux_reg[3]_i_69_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.915 r  aux_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    23.915    aux_reg[3]_i_53_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.032 r  aux_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.032    aux_reg[3]_i_35_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.286 r  aux_reg[3]_i_18/CO[0]
                         net (fo=1, routed)           0.836    25.122    aux_reg[3]_i_18_n_3
    SLICE_X3Y14          LUT5 (Prop_lut5_I0_O)        0.367    25.489 r  aux_reg[3]_i_13/O
                         net (fo=1, routed)           1.020    26.509    aux_reg[3]_i_13_n_0
    SLICE_X0Y14          LUT4 (Prop_lut4_I1_O)        0.124    26.633 r  aux_reg[3]_i_9/O
                         net (fo=1, routed)           0.000    26.633    aux_reg[3]_i_9_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.165 r  aux_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.165    aux_reg[3]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    27.388 r  aux_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    27.388    aux_reg[7]_i_1_n_7
    SLICE_X0Y15          LDCE                                         r  aux_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            aux_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.239ns  (logic 10.911ns (40.057%)  route 16.328ns (59.943%))
  Logic Levels:           34  (CARRY4=22 IBUF=1 LUT2=1 LUT3=7 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 f  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 f  b_IBUF[2]_inst/O
                         net (fo=27, routed)          5.014     6.472    b_IBUF[2]
    SLICE_X1Y17          LUT6 (Prop_lut6_I4_O)        0.124     6.596 r  aux_reg[7]_i_27/O
                         net (fo=2, routed)           0.482     7.077    aux_reg[7]_i_27_n_0
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.124     7.201 r  aux_reg[7]_i_16/O
                         net (fo=5, routed)           0.817     8.018    aux_reg[7]_i_16_n_0
    SLICE_X5Y18          LUT3 (Prop_lut3_I2_O)        0.124     8.142 r  aux_reg[7]_i_77/O
                         net (fo=12, routed)          1.053     9.195    aux_reg[7]_i_77_n_0
    SLICE_X4Y16          LUT3 (Prop_lut3_I0_O)        0.124     9.319 r  aux_reg[7]_i_84/O
                         net (fo=1, routed)           0.000     9.319    aux_reg[7]_i_84_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.851 r  aux_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.851    aux_reg[7]_i_49_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.965 r  aux_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.965    aux_reg[7]_i_32_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.236 r  aux_reg[7]_i_22/CO[0]
                         net (fo=12, routed)          1.065    11.301    aux_reg[7]_i_22_n_3
    SLICE_X5Y15          LUT3 (Prop_lut3_I0_O)        0.373    11.674 r  aux_reg[7]_i_100/O
                         net (fo=1, routed)           0.000    11.674    aux_reg[7]_i_100_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.224 r  aux_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    12.224    aux_reg[7]_i_66_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.338 r  aux_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    12.338    aux_reg[7]_i_41_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.495 r  aux_reg[7]_i_24/CO[1]
                         net (fo=12, routed)          0.898    13.393    aux_reg[7]_i_24_n_2
    SLICE_X6Y15          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    14.193 r  aux_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000    14.193    aux_reg[7]_i_71_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.310 r  aux_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000    14.310    aux_reg[7]_i_44_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.467 r  aux_reg[7]_i_25/CO[1]
                         net (fo=12, routed)          0.902    15.369    aux_reg[7]_i_25_n_2
    SLICE_X7Y16          LUT3 (Prop_lut3_I0_O)        0.332    15.701 r  aux_reg[3]_i_60/O
                         net (fo=1, routed)           0.000    15.701    aux_reg[3]_i_60_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.251 r  aux_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.251    aux_reg[3]_i_37_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.365 r  aux_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.365    aux_reg[3]_i_19_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.522 r  aux_reg[3]_i_14/CO[1]
                         net (fo=12, routed)          1.744    18.267    aux_reg[3]_i_14_n_2
    SLICE_X7Y13          LUT3 (Prop_lut3_I0_O)        0.329    18.596 r  aux_reg[3]_i_63/O
                         net (fo=1, routed)           0.000    18.596    aux_reg[3]_i_63_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.146 r  aux_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.146    aux_reg[3]_i_42_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.260 r  aux_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.260    aux_reg[3]_i_22_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.417 r  aux_reg[3]_i_15/CO[1]
                         net (fo=12, routed)          1.196    20.613    aux_reg[3]_i_15_n_2
    SLICE_X6Y11          LUT3 (Prop_lut3_I0_O)        0.329    20.942 r  aux_reg[3]_i_66/O
                         net (fo=1, routed)           0.000    20.942    aux_reg[3]_i_66_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.475 r  aux_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    21.475    aux_reg[3]_i_48_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.592 r  aux_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.592    aux_reg[3]_i_32_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.749 r  aux_reg[3]_i_17/CO[1]
                         net (fo=12, routed)          1.301    23.050    aux_reg[3]_i_17_n_2
    SLICE_X8Y11          LUT3 (Prop_lut3_I0_O)        0.332    23.382 r  aux_reg[3]_i_69/O
                         net (fo=1, routed)           0.000    23.382    aux_reg[3]_i_69_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.915 r  aux_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    23.915    aux_reg[3]_i_53_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.032 r  aux_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.032    aux_reg[3]_i_35_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.286 r  aux_reg[3]_i_18/CO[0]
                         net (fo=1, routed)           0.836    25.122    aux_reg[3]_i_18_n_3
    SLICE_X3Y14          LUT5 (Prop_lut5_I0_O)        0.367    25.489 r  aux_reg[3]_i_13/O
                         net (fo=1, routed)           1.020    26.509    aux_reg[3]_i_13_n_0
    SLICE_X0Y14          LUT4 (Prop_lut4_I1_O)        0.124    26.633 r  aux_reg[3]_i_9/O
                         net (fo=1, routed)           0.000    26.633    aux_reg[3]_i_9_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    27.239 r  aux_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    27.239    aux_reg[3]_i_1_n_4
    SLICE_X0Y14          LDCE                                         r  aux_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            aux_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.180ns  (logic 10.852ns (39.927%)  route 16.328ns (60.073%))
  Logic Levels:           34  (CARRY4=22 IBUF=1 LUT2=1 LUT3=7 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 f  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 f  b_IBUF[2]_inst/O
                         net (fo=27, routed)          5.014     6.472    b_IBUF[2]
    SLICE_X1Y17          LUT6 (Prop_lut6_I4_O)        0.124     6.596 r  aux_reg[7]_i_27/O
                         net (fo=2, routed)           0.482     7.077    aux_reg[7]_i_27_n_0
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.124     7.201 r  aux_reg[7]_i_16/O
                         net (fo=5, routed)           0.817     8.018    aux_reg[7]_i_16_n_0
    SLICE_X5Y18          LUT3 (Prop_lut3_I2_O)        0.124     8.142 r  aux_reg[7]_i_77/O
                         net (fo=12, routed)          1.053     9.195    aux_reg[7]_i_77_n_0
    SLICE_X4Y16          LUT3 (Prop_lut3_I0_O)        0.124     9.319 r  aux_reg[7]_i_84/O
                         net (fo=1, routed)           0.000     9.319    aux_reg[7]_i_84_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.851 r  aux_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.851    aux_reg[7]_i_49_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.965 r  aux_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.965    aux_reg[7]_i_32_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.236 r  aux_reg[7]_i_22/CO[0]
                         net (fo=12, routed)          1.065    11.301    aux_reg[7]_i_22_n_3
    SLICE_X5Y15          LUT3 (Prop_lut3_I0_O)        0.373    11.674 r  aux_reg[7]_i_100/O
                         net (fo=1, routed)           0.000    11.674    aux_reg[7]_i_100_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.224 r  aux_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    12.224    aux_reg[7]_i_66_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.338 r  aux_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    12.338    aux_reg[7]_i_41_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.495 r  aux_reg[7]_i_24/CO[1]
                         net (fo=12, routed)          0.898    13.393    aux_reg[7]_i_24_n_2
    SLICE_X6Y15          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    14.193 r  aux_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000    14.193    aux_reg[7]_i_71_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.310 r  aux_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000    14.310    aux_reg[7]_i_44_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.467 r  aux_reg[7]_i_25/CO[1]
                         net (fo=12, routed)          0.902    15.369    aux_reg[7]_i_25_n_2
    SLICE_X7Y16          LUT3 (Prop_lut3_I0_O)        0.332    15.701 r  aux_reg[3]_i_60/O
                         net (fo=1, routed)           0.000    15.701    aux_reg[3]_i_60_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.251 r  aux_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.251    aux_reg[3]_i_37_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.365 r  aux_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.365    aux_reg[3]_i_19_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.522 r  aux_reg[3]_i_14/CO[1]
                         net (fo=12, routed)          1.744    18.267    aux_reg[3]_i_14_n_2
    SLICE_X7Y13          LUT3 (Prop_lut3_I0_O)        0.329    18.596 r  aux_reg[3]_i_63/O
                         net (fo=1, routed)           0.000    18.596    aux_reg[3]_i_63_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.146 r  aux_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.146    aux_reg[3]_i_42_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.260 r  aux_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.260    aux_reg[3]_i_22_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.417 r  aux_reg[3]_i_15/CO[1]
                         net (fo=12, routed)          1.196    20.613    aux_reg[3]_i_15_n_2
    SLICE_X6Y11          LUT3 (Prop_lut3_I0_O)        0.329    20.942 r  aux_reg[3]_i_66/O
                         net (fo=1, routed)           0.000    20.942    aux_reg[3]_i_66_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.475 r  aux_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    21.475    aux_reg[3]_i_48_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.592 r  aux_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.592    aux_reg[3]_i_32_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.749 r  aux_reg[3]_i_17/CO[1]
                         net (fo=12, routed)          1.301    23.050    aux_reg[3]_i_17_n_2
    SLICE_X8Y11          LUT3 (Prop_lut3_I0_O)        0.332    23.382 r  aux_reg[3]_i_69/O
                         net (fo=1, routed)           0.000    23.382    aux_reg[3]_i_69_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.915 r  aux_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    23.915    aux_reg[3]_i_53_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.032 r  aux_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.032    aux_reg[3]_i_35_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.286 r  aux_reg[3]_i_18/CO[0]
                         net (fo=1, routed)           0.836    25.122    aux_reg[3]_i_18_n_3
    SLICE_X3Y14          LUT5 (Prop_lut5_I0_O)        0.367    25.489 r  aux_reg[3]_i_13/O
                         net (fo=1, routed)           1.020    26.509    aux_reg[3]_i_13_n_0
    SLICE_X0Y14          LUT4 (Prop_lut4_I1_O)        0.124    26.633 r  aux_reg[3]_i_9/O
                         net (fo=1, routed)           0.000    26.633    aux_reg[3]_i_9_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    27.180 r  aux_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    27.180    aux_reg[3]_i_1_n_5
    SLICE_X0Y14          LDCE                                         r  aux_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            aux_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.057ns  (logic 10.729ns (39.653%)  route 16.328ns (60.347%))
  Logic Levels:           34  (CARRY4=22 IBUF=1 LUT2=1 LUT3=7 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 f  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 f  b_IBUF[2]_inst/O
                         net (fo=27, routed)          5.014     6.472    b_IBUF[2]
    SLICE_X1Y17          LUT6 (Prop_lut6_I4_O)        0.124     6.596 r  aux_reg[7]_i_27/O
                         net (fo=2, routed)           0.482     7.077    aux_reg[7]_i_27_n_0
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.124     7.201 r  aux_reg[7]_i_16/O
                         net (fo=5, routed)           0.817     8.018    aux_reg[7]_i_16_n_0
    SLICE_X5Y18          LUT3 (Prop_lut3_I2_O)        0.124     8.142 r  aux_reg[7]_i_77/O
                         net (fo=12, routed)          1.053     9.195    aux_reg[7]_i_77_n_0
    SLICE_X4Y16          LUT3 (Prop_lut3_I0_O)        0.124     9.319 r  aux_reg[7]_i_84/O
                         net (fo=1, routed)           0.000     9.319    aux_reg[7]_i_84_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.851 r  aux_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.851    aux_reg[7]_i_49_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.965 r  aux_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.965    aux_reg[7]_i_32_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.236 r  aux_reg[7]_i_22/CO[0]
                         net (fo=12, routed)          1.065    11.301    aux_reg[7]_i_22_n_3
    SLICE_X5Y15          LUT3 (Prop_lut3_I0_O)        0.373    11.674 r  aux_reg[7]_i_100/O
                         net (fo=1, routed)           0.000    11.674    aux_reg[7]_i_100_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.224 r  aux_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    12.224    aux_reg[7]_i_66_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.338 r  aux_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    12.338    aux_reg[7]_i_41_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.495 r  aux_reg[7]_i_24/CO[1]
                         net (fo=12, routed)          0.898    13.393    aux_reg[7]_i_24_n_2
    SLICE_X6Y15          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    14.193 r  aux_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000    14.193    aux_reg[7]_i_71_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.310 r  aux_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000    14.310    aux_reg[7]_i_44_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.467 r  aux_reg[7]_i_25/CO[1]
                         net (fo=12, routed)          0.902    15.369    aux_reg[7]_i_25_n_2
    SLICE_X7Y16          LUT3 (Prop_lut3_I0_O)        0.332    15.701 r  aux_reg[3]_i_60/O
                         net (fo=1, routed)           0.000    15.701    aux_reg[3]_i_60_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.251 r  aux_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.251    aux_reg[3]_i_37_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.365 r  aux_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.365    aux_reg[3]_i_19_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.522 r  aux_reg[3]_i_14/CO[1]
                         net (fo=12, routed)          1.744    18.267    aux_reg[3]_i_14_n_2
    SLICE_X7Y13          LUT3 (Prop_lut3_I0_O)        0.329    18.596 r  aux_reg[3]_i_63/O
                         net (fo=1, routed)           0.000    18.596    aux_reg[3]_i_63_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.146 r  aux_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.146    aux_reg[3]_i_42_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.260 r  aux_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.260    aux_reg[3]_i_22_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.417 r  aux_reg[3]_i_15/CO[1]
                         net (fo=12, routed)          1.196    20.613    aux_reg[3]_i_15_n_2
    SLICE_X6Y11          LUT3 (Prop_lut3_I0_O)        0.329    20.942 r  aux_reg[3]_i_66/O
                         net (fo=1, routed)           0.000    20.942    aux_reg[3]_i_66_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.475 r  aux_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    21.475    aux_reg[3]_i_48_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.592 r  aux_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.592    aux_reg[3]_i_32_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.749 r  aux_reg[3]_i_17/CO[1]
                         net (fo=12, routed)          1.301    23.050    aux_reg[3]_i_17_n_2
    SLICE_X8Y11          LUT3 (Prop_lut3_I0_O)        0.332    23.382 r  aux_reg[3]_i_69/O
                         net (fo=1, routed)           0.000    23.382    aux_reg[3]_i_69_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.915 r  aux_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    23.915    aux_reg[3]_i_53_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.032 r  aux_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.032    aux_reg[3]_i_35_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.286 r  aux_reg[3]_i_18/CO[0]
                         net (fo=1, routed)           0.836    25.122    aux_reg[3]_i_18_n_3
    SLICE_X3Y14          LUT5 (Prop_lut5_I0_O)        0.367    25.489 r  aux_reg[3]_i_13/O
                         net (fo=1, routed)           1.020    26.509    aux_reg[3]_i_13_n_0
    SLICE_X0Y14          LUT4 (Prop_lut4_I1_O)        0.124    26.633 r  aux_reg[3]_i_9/O
                         net (fo=1, routed)           0.000    26.633    aux_reg[3]_i_9_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    27.057 r  aux_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    27.057    aux_reg[3]_i_1_n_6
    SLICE_X0Y14          LDCE                                         r  aux_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            aux_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.880ns  (logic 10.552ns (39.256%)  route 16.328ns (60.744%))
  Logic Levels:           34  (CARRY4=22 IBUF=1 LUT2=1 LUT3=7 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 f  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 f  b_IBUF[2]_inst/O
                         net (fo=27, routed)          5.014     6.472    b_IBUF[2]
    SLICE_X1Y17          LUT6 (Prop_lut6_I4_O)        0.124     6.596 r  aux_reg[7]_i_27/O
                         net (fo=2, routed)           0.482     7.077    aux_reg[7]_i_27_n_0
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.124     7.201 r  aux_reg[7]_i_16/O
                         net (fo=5, routed)           0.817     8.018    aux_reg[7]_i_16_n_0
    SLICE_X5Y18          LUT3 (Prop_lut3_I2_O)        0.124     8.142 r  aux_reg[7]_i_77/O
                         net (fo=12, routed)          1.053     9.195    aux_reg[7]_i_77_n_0
    SLICE_X4Y16          LUT3 (Prop_lut3_I0_O)        0.124     9.319 r  aux_reg[7]_i_84/O
                         net (fo=1, routed)           0.000     9.319    aux_reg[7]_i_84_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.851 r  aux_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.851    aux_reg[7]_i_49_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.965 r  aux_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.965    aux_reg[7]_i_32_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.236 r  aux_reg[7]_i_22/CO[0]
                         net (fo=12, routed)          1.065    11.301    aux_reg[7]_i_22_n_3
    SLICE_X5Y15          LUT3 (Prop_lut3_I0_O)        0.373    11.674 r  aux_reg[7]_i_100/O
                         net (fo=1, routed)           0.000    11.674    aux_reg[7]_i_100_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.224 r  aux_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    12.224    aux_reg[7]_i_66_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.338 r  aux_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    12.338    aux_reg[7]_i_41_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.495 r  aux_reg[7]_i_24/CO[1]
                         net (fo=12, routed)          0.898    13.393    aux_reg[7]_i_24_n_2
    SLICE_X6Y15          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    14.193 r  aux_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000    14.193    aux_reg[7]_i_71_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.310 r  aux_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000    14.310    aux_reg[7]_i_44_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.467 r  aux_reg[7]_i_25/CO[1]
                         net (fo=12, routed)          0.902    15.369    aux_reg[7]_i_25_n_2
    SLICE_X7Y16          LUT3 (Prop_lut3_I0_O)        0.332    15.701 r  aux_reg[3]_i_60/O
                         net (fo=1, routed)           0.000    15.701    aux_reg[3]_i_60_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.251 r  aux_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.251    aux_reg[3]_i_37_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.365 r  aux_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.365    aux_reg[3]_i_19_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.522 r  aux_reg[3]_i_14/CO[1]
                         net (fo=12, routed)          1.744    18.267    aux_reg[3]_i_14_n_2
    SLICE_X7Y13          LUT3 (Prop_lut3_I0_O)        0.329    18.596 r  aux_reg[3]_i_63/O
                         net (fo=1, routed)           0.000    18.596    aux_reg[3]_i_63_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.146 r  aux_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.146    aux_reg[3]_i_42_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.260 r  aux_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.260    aux_reg[3]_i_22_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.417 r  aux_reg[3]_i_15/CO[1]
                         net (fo=12, routed)          1.196    20.613    aux_reg[3]_i_15_n_2
    SLICE_X6Y11          LUT3 (Prop_lut3_I0_O)        0.329    20.942 r  aux_reg[3]_i_66/O
                         net (fo=1, routed)           0.000    20.942    aux_reg[3]_i_66_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.475 r  aux_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    21.475    aux_reg[3]_i_48_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.592 r  aux_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.592    aux_reg[3]_i_32_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.749 r  aux_reg[3]_i_17/CO[1]
                         net (fo=12, routed)          1.301    23.050    aux_reg[3]_i_17_n_2
    SLICE_X8Y11          LUT3 (Prop_lut3_I0_O)        0.332    23.382 r  aux_reg[3]_i_69/O
                         net (fo=1, routed)           0.000    23.382    aux_reg[3]_i_69_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.915 r  aux_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    23.915    aux_reg[3]_i_53_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.032 r  aux_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.032    aux_reg[3]_i_35_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.286 r  aux_reg[3]_i_18/CO[0]
                         net (fo=1, routed)           0.836    25.122    aux_reg[3]_i_18_n_3
    SLICE_X3Y14          LUT5 (Prop_lut5_I0_O)        0.367    25.489 r  aux_reg[3]_i_13/O
                         net (fo=1, routed)           1.020    26.509    aux_reg[3]_i_13_n_0
    SLICE_X0Y14          LUT4 (Prop_lut4_I1_O)        0.124    26.633 r  aux_reg[3]_i_9/O
                         net (fo=1, routed)           0.000    26.633    aux_reg[3]_i_9_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    26.880 r  aux_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000    26.880    aux_reg[3]_i_1_n_7
    SLICE_X0Y14          LDCE                                         r  aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aux_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            f[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.627ns  (logic 4.089ns (61.701%)  route 2.538ns (38.299%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          LDCE                         0.000     0.000 r  aux_reg[1]/G
    SLICE_X0Y14          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  aux_reg[1]/Q
                         net (fo=1, routed)           2.538     3.097    f_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     6.627 r  f_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.627    f[1]
    E19                                                               r  f[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aux_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            f[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.333ns  (logic 4.065ns (64.190%)  route 2.268ns (35.810%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          LDCE                         0.000     0.000 r  aux_reg[6]/G
    SLICE_X0Y15          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  aux_reg[6]/Q
                         net (fo=1, routed)           2.268     2.827    f_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506     6.333 r  f_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.333    f[6]
    U14                                                               r  f[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Centru
                            (input port)
  Destination:            aux_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.626ns  (logic 0.210ns (33.450%)  route 0.417ns (66.550%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Centru (IN)
                         net (fo=0)                   0.000     0.000    Centru
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  Centru_IBUF_inst/O
                         net (fo=8, routed)           0.417     0.626    Centru_IBUF
    SLICE_X0Y14          LDCE                                         f  aux_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Centru
                            (input port)
  Destination:            aux_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.626ns  (logic 0.210ns (33.450%)  route 0.417ns (66.550%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Centru (IN)
                         net (fo=0)                   0.000     0.000    Centru
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  Centru_IBUF_inst/O
                         net (fo=8, routed)           0.417     0.626    Centru_IBUF
    SLICE_X0Y14          LDCE                                         f  aux_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Centru
                            (input port)
  Destination:            aux_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.626ns  (logic 0.210ns (33.450%)  route 0.417ns (66.550%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Centru (IN)
                         net (fo=0)                   0.000     0.000    Centru
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  Centru_IBUF_inst/O
                         net (fo=8, routed)           0.417     0.626    Centru_IBUF
    SLICE_X0Y14          LDCE                                         f  aux_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Centru
                            (input port)
  Destination:            aux_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.626ns  (logic 0.210ns (33.450%)  route 0.417ns (66.550%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Centru (IN)
                         net (fo=0)                   0.000     0.000    Centru
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  Centru_IBUF_inst/O
                         net (fo=8, routed)           0.417     0.626    Centru_IBUF
    SLICE_X0Y14          LDCE                                         f  aux_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Centru
                            (input port)
  Destination:            aux_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.680ns  (logic 0.210ns (30.822%)  route 0.470ns (69.178%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Centru (IN)
                         net (fo=0)                   0.000     0.000    Centru
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  Centru_IBUF_inst/O
                         net (fo=8, routed)           0.470     0.680    Centru_IBUF
    SLICE_X0Y15          LDCE                                         f  aux_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Centru
                            (input port)
  Destination:            aux_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.680ns  (logic 0.210ns (30.822%)  route 0.470ns (69.178%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Centru (IN)
                         net (fo=0)                   0.000     0.000    Centru
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  Centru_IBUF_inst/O
                         net (fo=8, routed)           0.470     0.680    Centru_IBUF
    SLICE_X0Y15          LDCE                                         f  aux_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Centru
                            (input port)
  Destination:            aux_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.680ns  (logic 0.210ns (30.822%)  route 0.470ns (69.178%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Centru (IN)
                         net (fo=0)                   0.000     0.000    Centru
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  Centru_IBUF_inst/O
                         net (fo=8, routed)           0.470     0.680    Centru_IBUF
    SLICE_X0Y15          LDCE                                         f  aux_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Centru
                            (input port)
  Destination:            aux_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.680ns  (logic 0.210ns (30.822%)  route 0.470ns (69.178%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  Centru (IN)
                         net (fo=0)                   0.000     0.000    Centru
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  Centru_IBUF_inst/O
                         net (fo=8, routed)           0.470     0.680    Centru_IBUF
    SLICE_X0Y15          LDCE                                         f  aux_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sus
                            (input port)
  Destination:            aux_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.781ns  (logic 0.332ns (42.508%)  route 0.449ns (57.492%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  Sus (IN)
                         net (fo=0)                   0.000     0.000    Sus
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  Sus_IBUF_inst/O
                         net (fo=16, routed)          0.449     0.671    Sus_IBUF
    SLICE_X0Y15          LUT4 (Prop_lut4_I2_O)        0.045     0.716 r  aux_reg[7]_i_8/O
                         net (fo=1, routed)           0.000     0.716    aux_reg[7]_i_8_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.781 r  aux_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.781    aux_reg[7]_i_1_n_6
    SLICE_X0Y15          LDCE                                         r  aux_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Jos
                            (input port)
  Destination:            aux_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.787ns  (logic 0.329ns (41.742%)  route 0.459ns (58.258%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  Jos (IN)
                         net (fo=0)                   0.000     0.000    Jos
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  Jos_IBUF_inst/O
                         net (fo=10, routed)          0.459     0.679    Jos_IBUF
    SLICE_X0Y15          LUT6 (Prop_lut6_I3_O)        0.045     0.724 r  aux_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     0.724    aux_reg[7]_i_6_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.787 r  aux_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.787    aux_reg[7]_i_1_n_4
    SLICE_X0Y15          LDCE                                         r  aux_reg[7]/D
  -------------------------------------------------------------------    -------------------





