INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado thing/programming_assignment4/programming_assignment4.srcs/sources_1/new/assignment4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado thing/programming_assignment4/programming_assignment4.srcs/sim_1/new/simul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
