Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date              : Wed Mar 04 09:05:52 2015
| Host              : Dowon running 64-bit major release  (build 9200)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file stopwatch_timing_summary_routed.rpt -rpx stopwatch_timing_summary_routed.rpx
| Design            : stopwatch
| Device            : 7a100t-csg324
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.161        0.000                      0                  100        0.217        0.000                      0                  100        4.500        0.000                       0                    63  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.161        0.000                      0                  100        0.217        0.000                      0                  100        4.500        0.000                       0                    63  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.161ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.161ns  (required time - arrival time)
  Source:                 fsm_1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1/cnt_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 2.227ns (57.933%)  route 1.617ns (42.067%))
  Logic Levels:           11  (CARRY4=10 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.727     5.086    fsm_1/clk_IBUF_BUFG
    SLICE_X87Y86                                                      r  fsm_1/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  fsm_1/FSM_sequential_state_reg[1]/Q
                         net (fo=42, routed)          1.617     7.159    fsm_1/state[1]
    SLICE_X86Y81         LUT4 (Prop_lut4_I2_O)        0.124     7.283 r  fsm_1/cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     7.283    counter_1/S[2]
    SLICE_X86Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.684 r  counter_1/cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.684    counter_1/n_0_cnt_reg[0]_i_2
    SLICE_X86Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.798 r  counter_1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.798    counter_1/n_0_cnt_reg[4]_i_1
    SLICE_X86Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.912 r  counter_1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.912    counter_1/n_0_cnt_reg[8]_i_1
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.026 r  counter_1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.026    counter_1/n_0_cnt_reg[12]_i_1
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.140 r  counter_1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.140    counter_1/n_0_cnt_reg[16]_i_1
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.254 r  counter_1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.254    counter_1/n_0_cnt_reg[20]_i_1
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.368 r  counter_1/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.368    counter_1/n_0_cnt_reg[24]_i_1
    SLICE_X86Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.482 r  counter_1/cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.482    counter_1/n_0_cnt_reg[28]_i_1
    SLICE_X86Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.596 r  counter_1/cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.596    counter_1/n_0_cnt_reg[32]_i_1
    SLICE_X86Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.930 r  counter_1/cnt_reg[36]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.930    counter_1/n_6_cnt_reg[36]_i_1
    SLICE_X86Y90         FDRE                                         r  counter_1/cnt_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.610    14.796    counter_1/CLK
    SLICE_X86Y90                                                      r  counter_1/cnt_reg[37]/C
                         clock pessimism              0.268    15.064    
                         clock uncertainty           -0.035    15.028    
    SLICE_X86Y90         FDRE (Setup_fdre_C_D)        0.062    15.090    counter_1/cnt_reg[37]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -8.930    
  -------------------------------------------------------------------
                         slack                                  6.161    

Slack (MET) :             6.256ns  (required time - arrival time)
  Source:                 fsm_1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1/cnt_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 2.132ns (56.867%)  route 1.617ns (43.133%))
  Logic Levels:           11  (CARRY4=10 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.727     5.086    fsm_1/clk_IBUF_BUFG
    SLICE_X87Y86                                                      r  fsm_1/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  fsm_1/FSM_sequential_state_reg[1]/Q
                         net (fo=42, routed)          1.617     7.159    fsm_1/state[1]
    SLICE_X86Y81         LUT4 (Prop_lut4_I2_O)        0.124     7.283 r  fsm_1/cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     7.283    counter_1/S[2]
    SLICE_X86Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.684 r  counter_1/cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.684    counter_1/n_0_cnt_reg[0]_i_2
    SLICE_X86Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.798 r  counter_1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.798    counter_1/n_0_cnt_reg[4]_i_1
    SLICE_X86Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.912 r  counter_1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.912    counter_1/n_0_cnt_reg[8]_i_1
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.026 r  counter_1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.026    counter_1/n_0_cnt_reg[12]_i_1
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.140 r  counter_1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.140    counter_1/n_0_cnt_reg[16]_i_1
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.254 r  counter_1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.254    counter_1/n_0_cnt_reg[20]_i_1
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.368 r  counter_1/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.368    counter_1/n_0_cnt_reg[24]_i_1
    SLICE_X86Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.482 r  counter_1/cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.482    counter_1/n_0_cnt_reg[28]_i_1
    SLICE_X86Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.596 r  counter_1/cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.596    counter_1/n_0_cnt_reg[32]_i_1
    SLICE_X86Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.835 r  counter_1/cnt_reg[36]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.835    counter_1/n_5_cnt_reg[36]_i_1
    SLICE_X86Y90         FDRE                                         r  counter_1/cnt_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.610    14.796    counter_1/CLK
    SLICE_X86Y90                                                      r  counter_1/cnt_reg[38]/C
                         clock pessimism              0.268    15.064    
                         clock uncertainty           -0.035    15.028    
    SLICE_X86Y90         FDRE (Setup_fdre_C_D)        0.062    15.090    counter_1/cnt_reg[38]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -8.835    
  -------------------------------------------------------------------
                         slack                                  6.256    

Slack (MET) :             6.272ns  (required time - arrival time)
  Source:                 fsm_1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1/cnt_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 2.116ns (56.682%)  route 1.617ns (43.318%))
  Logic Levels:           11  (CARRY4=10 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.727     5.086    fsm_1/clk_IBUF_BUFG
    SLICE_X87Y86                                                      r  fsm_1/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  fsm_1/FSM_sequential_state_reg[1]/Q
                         net (fo=42, routed)          1.617     7.159    fsm_1/state[1]
    SLICE_X86Y81         LUT4 (Prop_lut4_I2_O)        0.124     7.283 r  fsm_1/cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     7.283    counter_1/S[2]
    SLICE_X86Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.684 r  counter_1/cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.684    counter_1/n_0_cnt_reg[0]_i_2
    SLICE_X86Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.798 r  counter_1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.798    counter_1/n_0_cnt_reg[4]_i_1
    SLICE_X86Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.912 r  counter_1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.912    counter_1/n_0_cnt_reg[8]_i_1
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.026 r  counter_1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.026    counter_1/n_0_cnt_reg[12]_i_1
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.140 r  counter_1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.140    counter_1/n_0_cnt_reg[16]_i_1
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.254 r  counter_1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.254    counter_1/n_0_cnt_reg[20]_i_1
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.368 r  counter_1/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.368    counter_1/n_0_cnt_reg[24]_i_1
    SLICE_X86Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.482 r  counter_1/cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.482    counter_1/n_0_cnt_reg[28]_i_1
    SLICE_X86Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.596 r  counter_1/cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.596    counter_1/n_0_cnt_reg[32]_i_1
    SLICE_X86Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.819 r  counter_1/cnt_reg[36]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.819    counter_1/n_7_cnt_reg[36]_i_1
    SLICE_X86Y90         FDRE                                         r  counter_1/cnt_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.610    14.796    counter_1/CLK
    SLICE_X86Y90                                                      r  counter_1/cnt_reg[36]/C
                         clock pessimism              0.268    15.064    
                         clock uncertainty           -0.035    15.028    
    SLICE_X86Y90         FDRE (Setup_fdre_C_D)        0.062    15.090    counter_1/cnt_reg[36]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -8.819    
  -------------------------------------------------------------------
                         slack                                  6.272    

Slack (MET) :             6.275ns  (required time - arrival time)
  Source:                 fsm_1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1/cnt_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 2.113ns (56.647%)  route 1.617ns (43.353%))
  Logic Levels:           10  (CARRY4=9 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.727     5.086    fsm_1/clk_IBUF_BUFG
    SLICE_X87Y86                                                      r  fsm_1/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  fsm_1/FSM_sequential_state_reg[1]/Q
                         net (fo=42, routed)          1.617     7.159    fsm_1/state[1]
    SLICE_X86Y81         LUT4 (Prop_lut4_I2_O)        0.124     7.283 r  fsm_1/cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     7.283    counter_1/S[2]
    SLICE_X86Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.684 r  counter_1/cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.684    counter_1/n_0_cnt_reg[0]_i_2
    SLICE_X86Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.798 r  counter_1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.798    counter_1/n_0_cnt_reg[4]_i_1
    SLICE_X86Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.912 r  counter_1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.912    counter_1/n_0_cnt_reg[8]_i_1
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.026 r  counter_1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.026    counter_1/n_0_cnt_reg[12]_i_1
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.140 r  counter_1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.140    counter_1/n_0_cnt_reg[16]_i_1
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.254 r  counter_1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.254    counter_1/n_0_cnt_reg[20]_i_1
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.368 r  counter_1/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.368    counter_1/n_0_cnt_reg[24]_i_1
    SLICE_X86Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.482 r  counter_1/cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.482    counter_1/n_0_cnt_reg[28]_i_1
    SLICE_X86Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.816 r  counter_1/cnt_reg[32]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.816    counter_1/n_6_cnt_reg[32]_i_1
    SLICE_X86Y89         FDRE                                         r  counter_1/cnt_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.610    14.796    counter_1/CLK
    SLICE_X86Y89                                                      r  counter_1/cnt_reg[33]/C
                         clock pessimism              0.268    15.064    
                         clock uncertainty           -0.035    15.028    
    SLICE_X86Y89         FDRE (Setup_fdre_C_D)        0.062    15.090    counter_1/cnt_reg[33]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -8.816    
  -------------------------------------------------------------------
                         slack                                  6.275    

Slack (MET) :             6.298ns  (required time - arrival time)
  Source:                 fsm_1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1/cnt_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.707ns  (logic 2.090ns (56.378%)  route 1.617ns (43.622%))
  Logic Levels:           10  (CARRY4=9 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.727     5.086    fsm_1/clk_IBUF_BUFG
    SLICE_X87Y86                                                      r  fsm_1/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  fsm_1/FSM_sequential_state_reg[1]/Q
                         net (fo=42, routed)          1.617     7.159    fsm_1/state[1]
    SLICE_X86Y81         LUT4 (Prop_lut4_I2_O)        0.124     7.283 r  fsm_1/cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     7.283    counter_1/S[2]
    SLICE_X86Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.684 r  counter_1/cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.684    counter_1/n_0_cnt_reg[0]_i_2
    SLICE_X86Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.798 r  counter_1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.798    counter_1/n_0_cnt_reg[4]_i_1
    SLICE_X86Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.912 r  counter_1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.912    counter_1/n_0_cnt_reg[8]_i_1
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.026 r  counter_1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.026    counter_1/n_0_cnt_reg[12]_i_1
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.140 r  counter_1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.140    counter_1/n_0_cnt_reg[16]_i_1
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.254 r  counter_1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.254    counter_1/n_0_cnt_reg[20]_i_1
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.368 r  counter_1/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.368    counter_1/n_0_cnt_reg[24]_i_1
    SLICE_X86Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.482 r  counter_1/cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.482    counter_1/n_0_cnt_reg[28]_i_1
    SLICE_X86Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.311     8.793 r  counter_1/cnt_reg[32]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.793    counter_1/n_4_cnt_reg[32]_i_1
    SLICE_X86Y89         FDRE                                         r  counter_1/cnt_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.610    14.796    counter_1/CLK
    SLICE_X86Y89                                                      r  counter_1/cnt_reg[35]/C
                         clock pessimism              0.268    15.064    
                         clock uncertainty           -0.035    15.028    
    SLICE_X86Y89         FDRE (Setup_fdre_C_D)        0.062    15.090    counter_1/cnt_reg[35]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -8.793    
  -------------------------------------------------------------------
                         slack                                  6.298    

Slack (MET) :             6.370ns  (required time - arrival time)
  Source:                 fsm_1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1/cnt_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 2.018ns (55.514%)  route 1.617ns (44.486%))
  Logic Levels:           10  (CARRY4=9 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.727     5.086    fsm_1/clk_IBUF_BUFG
    SLICE_X87Y86                                                      r  fsm_1/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  fsm_1/FSM_sequential_state_reg[1]/Q
                         net (fo=42, routed)          1.617     7.159    fsm_1/state[1]
    SLICE_X86Y81         LUT4 (Prop_lut4_I2_O)        0.124     7.283 r  fsm_1/cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     7.283    counter_1/S[2]
    SLICE_X86Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.684 r  counter_1/cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.684    counter_1/n_0_cnt_reg[0]_i_2
    SLICE_X86Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.798 r  counter_1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.798    counter_1/n_0_cnt_reg[4]_i_1
    SLICE_X86Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.912 r  counter_1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.912    counter_1/n_0_cnt_reg[8]_i_1
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.026 r  counter_1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.026    counter_1/n_0_cnt_reg[12]_i_1
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.140 r  counter_1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.140    counter_1/n_0_cnt_reg[16]_i_1
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.254 r  counter_1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.254    counter_1/n_0_cnt_reg[20]_i_1
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.368 r  counter_1/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.368    counter_1/n_0_cnt_reg[24]_i_1
    SLICE_X86Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.482 r  counter_1/cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.482    counter_1/n_0_cnt_reg[28]_i_1
    SLICE_X86Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.721 r  counter_1/cnt_reg[32]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.721    counter_1/n_5_cnt_reg[32]_i_1
    SLICE_X86Y89         FDRE                                         r  counter_1/cnt_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.610    14.796    counter_1/CLK
    SLICE_X86Y89                                                      r  counter_1/cnt_reg[34]/C
                         clock pessimism              0.268    15.064    
                         clock uncertainty           -0.035    15.028    
    SLICE_X86Y89         FDRE (Setup_fdre_C_D)        0.062    15.090    counter_1/cnt_reg[34]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -8.721    
  -------------------------------------------------------------------
                         slack                                  6.370    

Slack (MET) :             6.386ns  (required time - arrival time)
  Source:                 fsm_1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1/cnt_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 2.002ns (55.317%)  route 1.617ns (44.683%))
  Logic Levels:           10  (CARRY4=9 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.727     5.086    fsm_1/clk_IBUF_BUFG
    SLICE_X87Y86                                                      r  fsm_1/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  fsm_1/FSM_sequential_state_reg[1]/Q
                         net (fo=42, routed)          1.617     7.159    fsm_1/state[1]
    SLICE_X86Y81         LUT4 (Prop_lut4_I2_O)        0.124     7.283 r  fsm_1/cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     7.283    counter_1/S[2]
    SLICE_X86Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.684 r  counter_1/cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.684    counter_1/n_0_cnt_reg[0]_i_2
    SLICE_X86Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.798 r  counter_1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.798    counter_1/n_0_cnt_reg[4]_i_1
    SLICE_X86Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.912 r  counter_1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.912    counter_1/n_0_cnt_reg[8]_i_1
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.026 r  counter_1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.026    counter_1/n_0_cnt_reg[12]_i_1
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.140 r  counter_1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.140    counter_1/n_0_cnt_reg[16]_i_1
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.254 r  counter_1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.254    counter_1/n_0_cnt_reg[20]_i_1
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.368 r  counter_1/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.368    counter_1/n_0_cnt_reg[24]_i_1
    SLICE_X86Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.482 r  counter_1/cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.482    counter_1/n_0_cnt_reg[28]_i_1
    SLICE_X86Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.705 r  counter_1/cnt_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.705    counter_1/n_7_cnt_reg[32]_i_1
    SLICE_X86Y89         FDRE                                         r  counter_1/cnt_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.610    14.796    counter_1/CLK
    SLICE_X86Y89                                                      r  counter_1/cnt_reg[32]/C
                         clock pessimism              0.268    15.064    
                         clock uncertainty           -0.035    15.028    
    SLICE_X86Y89         FDRE (Setup_fdre_C_D)        0.062    15.090    counter_1/cnt_reg[32]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -8.705    
  -------------------------------------------------------------------
                         slack                                  6.386    

Slack (MET) :             6.388ns  (required time - arrival time)
  Source:                 fsm_1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1/cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 1.999ns (55.280%)  route 1.617ns (44.720%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.727     5.086    fsm_1/clk_IBUF_BUFG
    SLICE_X87Y86                                                      r  fsm_1/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  fsm_1/FSM_sequential_state_reg[1]/Q
                         net (fo=42, routed)          1.617     7.159    fsm_1/state[1]
    SLICE_X86Y81         LUT4 (Prop_lut4_I2_O)        0.124     7.283 r  fsm_1/cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     7.283    counter_1/S[2]
    SLICE_X86Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.684 r  counter_1/cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.684    counter_1/n_0_cnt_reg[0]_i_2
    SLICE_X86Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.798 r  counter_1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.798    counter_1/n_0_cnt_reg[4]_i_1
    SLICE_X86Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.912 r  counter_1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.912    counter_1/n_0_cnt_reg[8]_i_1
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.026 r  counter_1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.026    counter_1/n_0_cnt_reg[12]_i_1
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.140 r  counter_1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.140    counter_1/n_0_cnt_reg[16]_i_1
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.254 r  counter_1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.254    counter_1/n_0_cnt_reg[20]_i_1
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.368 r  counter_1/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.368    counter_1/n_0_cnt_reg[24]_i_1
    SLICE_X86Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.702 r  counter_1/cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.702    counter_1/n_6_cnt_reg[28]_i_1
    SLICE_X86Y88         FDRE                                         r  counter_1/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.609    14.795    counter_1/CLK
    SLICE_X86Y88                                                      r  counter_1/cnt_reg[29]/C
                         clock pessimism              0.268    15.063    
                         clock uncertainty           -0.035    15.027    
    SLICE_X86Y88         FDRE (Setup_fdre_C_D)        0.062    15.089    counter_1/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -8.702    
  -------------------------------------------------------------------
                         slack                                  6.388    

Slack (MET) :             6.411ns  (required time - arrival time)
  Source:                 fsm_1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1/cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 1.976ns (54.994%)  route 1.617ns (45.006%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.727     5.086    fsm_1/clk_IBUF_BUFG
    SLICE_X87Y86                                                      r  fsm_1/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  fsm_1/FSM_sequential_state_reg[1]/Q
                         net (fo=42, routed)          1.617     7.159    fsm_1/state[1]
    SLICE_X86Y81         LUT4 (Prop_lut4_I2_O)        0.124     7.283 r  fsm_1/cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     7.283    counter_1/S[2]
    SLICE_X86Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.684 r  counter_1/cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.684    counter_1/n_0_cnt_reg[0]_i_2
    SLICE_X86Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.798 r  counter_1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.798    counter_1/n_0_cnt_reg[4]_i_1
    SLICE_X86Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.912 r  counter_1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.912    counter_1/n_0_cnt_reg[8]_i_1
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.026 r  counter_1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.026    counter_1/n_0_cnt_reg[12]_i_1
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.140 r  counter_1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.140    counter_1/n_0_cnt_reg[16]_i_1
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.254 r  counter_1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.254    counter_1/n_0_cnt_reg[20]_i_1
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.368 r  counter_1/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.368    counter_1/n_0_cnt_reg[24]_i_1
    SLICE_X86Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.311     8.679 r  counter_1/cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.679    counter_1/n_4_cnt_reg[28]_i_1
    SLICE_X86Y88         FDRE                                         r  counter_1/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.609    14.795    counter_1/CLK
    SLICE_X86Y88                                                      r  counter_1/cnt_reg[31]/C
                         clock pessimism              0.268    15.063    
                         clock uncertainty           -0.035    15.027    
    SLICE_X86Y88         FDRE (Setup_fdre_C_D)        0.062    15.089    counter_1/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -8.679    
  -------------------------------------------------------------------
                         slack                                  6.411    

Slack (MET) :             6.483ns  (required time - arrival time)
  Source:                 fsm_1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1/cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 1.904ns (54.074%)  route 1.617ns (45.926%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.727     5.086    fsm_1/clk_IBUF_BUFG
    SLICE_X87Y86                                                      r  fsm_1/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  fsm_1/FSM_sequential_state_reg[1]/Q
                         net (fo=42, routed)          1.617     7.159    fsm_1/state[1]
    SLICE_X86Y81         LUT4 (Prop_lut4_I2_O)        0.124     7.283 r  fsm_1/cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     7.283    counter_1/S[2]
    SLICE_X86Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.684 r  counter_1/cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.684    counter_1/n_0_cnt_reg[0]_i_2
    SLICE_X86Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.798 r  counter_1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.798    counter_1/n_0_cnt_reg[4]_i_1
    SLICE_X86Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.912 r  counter_1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.912    counter_1/n_0_cnt_reg[8]_i_1
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.026 r  counter_1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.026    counter_1/n_0_cnt_reg[12]_i_1
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.140 r  counter_1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.140    counter_1/n_0_cnt_reg[16]_i_1
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.254 r  counter_1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.254    counter_1/n_0_cnt_reg[20]_i_1
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.368 r  counter_1/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.368    counter_1/n_0_cnt_reg[24]_i_1
    SLICE_X86Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.607 r  counter_1/cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.607    counter_1/n_5_cnt_reg[28]_i_1
    SLICE_X86Y88         FDRE                                         r  counter_1/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.609    14.795    counter_1/CLK
    SLICE_X86Y88                                                      r  counter_1/cnt_reg[30]/C
                         clock pessimism              0.268    15.063    
                         clock uncertainty           -0.035    15.027    
    SLICE_X86Y88         FDRE (Setup_fdre_C_D)        0.062    15.089    counter_1/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -8.607    
  -------------------------------------------------------------------
                         slack                                  6.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 debounceUp/clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_1/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.409%)  route 0.082ns (26.591%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.603     1.436    debounceUp/CLK
    SLICE_X87Y86                                                      r  debounceUp/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDRE (Prop_fdre_C_Q)         0.128     1.564 r  debounceUp/clean_reg/Q
                         net (fo=3, routed)           0.082     1.647    fsm_1/center
    SLICE_X87Y86         LUT4 (Prop_lut4_I2_O)        0.099     1.746 r  fsm_1/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.746    fsm_1/n_0_FSM_sequential_state[2]_i_1
    SLICE_X87Y86         FDRE                                         r  fsm_1/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.874     1.943    fsm_1/clk_IBUF_BUFG
    SLICE_X87Y86                                                      r  fsm_1/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.506     1.436    
    SLICE_X87Y86         FDRE (Hold_fdre_C_D)         0.092     1.528    fsm_1/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 debounceUp/clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_1/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.172%)  route 0.083ns (26.828%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.603     1.436    debounceUp/CLK
    SLICE_X87Y86                                                      r  debounceUp/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDRE (Prop_fdre_C_Q)         0.128     1.564 r  debounceUp/clean_reg/Q
                         net (fo=3, routed)           0.083     1.648    fsm_1/center
    SLICE_X87Y86         LUT4 (Prop_lut4_I2_O)        0.099     1.747 r  fsm_1/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.747    fsm_1/n_0_FSM_sequential_state[1]_i_1
    SLICE_X87Y86         FDRE                                         r  fsm_1/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.874     1.943    fsm_1/clk_IBUF_BUFG
    SLICE_X87Y86                                                      r  fsm_1/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.506     1.436    
    SLICE_X87Y86         FDRE (Hold_fdre_C_D)         0.091     1.527    fsm_1/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 counter_1/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.268ns (79.325%)  route 0.070ns (20.675%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.603     1.436    counter_1/CLK
    SLICE_X86Y84                                                      r  counter_1/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y84         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  counter_1/cnt_reg[14]/Q
                         net (fo=2, routed)           0.070     1.647    counter_1/O3[2]
    SLICE_X86Y84         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.774 r  counter_1/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.774    counter_1/n_4_cnt_reg[12]_i_1
    SLICE_X86Y84         FDRE                                         r  counter_1/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.873     1.942    counter_1/CLK
    SLICE_X86Y84                                                      r  counter_1/cnt_reg[15]/C
                         clock pessimism             -0.505     1.436    
    SLICE_X86Y84         FDRE (Hold_fdre_C_D)         0.105     1.541    counter_1/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 counter_1/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.268ns (79.325%)  route 0.070ns (20.675%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.600     1.433    counter_1/CLK
    SLICE_X86Y81                                                      r  counter_1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  counter_1/cnt_reg[2]/Q
                         net (fo=2, routed)           0.070     1.644    counter_1/DI[1]
    SLICE_X86Y81         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.771 r  counter_1/cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.771    counter_1/n_4_cnt_reg[0]_i_2
    SLICE_X86Y81         FDRE                                         r  counter_1/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.870     1.939    counter_1/CLK
    SLICE_X86Y81                                                      r  counter_1/cnt_reg[3]/C
                         clock pessimism             -0.505     1.433    
    SLICE_X86Y81         FDRE (Hold_fdre_C_D)         0.105     1.538    counter_1/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 counter_1/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.268ns (79.325%)  route 0.070ns (20.675%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.602     1.435    counter_1/CLK
    SLICE_X86Y83                                                      r  counter_1/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y83         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  counter_1/cnt_reg[10]/Q
                         net (fo=2, routed)           0.070     1.646    counter_1/O2[2]
    SLICE_X86Y83         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.773 r  counter_1/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.773    counter_1/n_4_cnt_reg[8]_i_1
    SLICE_X86Y83         FDRE                                         r  counter_1/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.872     1.941    counter_1/CLK
    SLICE_X86Y83                                                      r  counter_1/cnt_reg[11]/C
                         clock pessimism             -0.505     1.435    
    SLICE_X86Y83         FDRE (Hold_fdre_C_D)         0.105     1.540    counter_1/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 counter_1/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.268ns (79.325%)  route 0.070ns (20.675%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.603     1.436    counter_1/CLK
    SLICE_X86Y85                                                      r  counter_1/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y85         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  counter_1/cnt_reg[18]/Q
                         net (fo=2, routed)           0.070     1.647    counter_1/O4[2]
    SLICE_X86Y85         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.774 r  counter_1/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.774    counter_1/n_4_cnt_reg[16]_i_1
    SLICE_X86Y85         FDRE                                         r  counter_1/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.874     1.943    counter_1/CLK
    SLICE_X86Y85                                                      r  counter_1/cnt_reg[19]/C
                         clock pessimism             -0.506     1.436    
    SLICE_X86Y85         FDRE (Hold_fdre_C_D)         0.105     1.541    counter_1/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 counter_1/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.268ns (79.325%)  route 0.070ns (20.675%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.603     1.436    counter_1/CLK
    SLICE_X86Y86                                                      r  counter_1/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y86         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  counter_1/cnt_reg[22]/Q
                         net (fo=2, routed)           0.070     1.647    counter_1/O5[2]
    SLICE_X86Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.774 r  counter_1/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.774    counter_1/n_4_cnt_reg[20]_i_1
    SLICE_X86Y86         FDRE                                         r  counter_1/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.874     1.943    counter_1/CLK
    SLICE_X86Y86                                                      r  counter_1/cnt_reg[23]/C
                         clock pessimism             -0.506     1.436    
    SLICE_X86Y86         FDRE (Hold_fdre_C_D)         0.105     1.541    counter_1/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 counter_1/cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1/cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.268ns (79.325%)  route 0.070ns (20.675%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.605     1.438    counter_1/CLK
    SLICE_X86Y88                                                      r  counter_1/cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  counter_1/cnt_reg[30]/Q
                         net (fo=3, routed)           0.070     1.649    counter_1/value[6]
    SLICE_X86Y88         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.776 r  counter_1/cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.776    counter_1/n_4_cnt_reg[28]_i_1
    SLICE_X86Y88         FDRE                                         r  counter_1/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.877     1.946    counter_1/CLK
    SLICE_X86Y88                                                      r  counter_1/cnt_reg[31]/C
                         clock pessimism             -0.507     1.438    
    SLICE_X86Y88         FDRE (Hold_fdre_C_D)         0.105     1.543    counter_1/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 counter_1/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.268ns (79.325%)  route 0.070ns (20.675%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.601     1.434    counter_1/CLK
    SLICE_X86Y82                                                      r  counter_1/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  counter_1/cnt_reg[6]/Q
                         net (fo=2, routed)           0.070     1.645    counter_1/O1[2]
    SLICE_X86Y82         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.772 r  counter_1/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.772    counter_1/n_4_cnt_reg[4]_i_1
    SLICE_X86Y82         FDRE                                         r  counter_1/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.871     1.940    counter_1/CLK
    SLICE_X86Y82                                                      r  counter_1/cnt_reg[7]/C
                         clock pessimism             -0.505     1.434    
    SLICE_X86Y82         FDRE (Hold_fdre_C_D)         0.105     1.539    counter_1/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 counter_1/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.265ns (77.613%)  route 0.076ns (22.387%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.603     1.436    counter_1/CLK
    SLICE_X86Y84                                                      r  counter_1/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y84         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  counter_1/cnt_reg[12]/Q
                         net (fo=2, routed)           0.076     1.654    counter_1/O3[0]
    SLICE_X86Y84         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.778 r  counter_1/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.778    counter_1/n_6_cnt_reg[12]_i_1
    SLICE_X86Y84         FDRE                                         r  counter_1/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.873     1.942    counter_1/CLK
    SLICE_X86Y84                                                      r  counter_1/cnt_reg[13]/C
                         clock pessimism             -0.505     1.436    
    SLICE_X86Y84         FDRE (Hold_fdre_C_D)         0.105     1.541    counter_1/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location        Pin                      
Min Period        n/a     BUFG/I   n/a            2.155     10.000  7.845  BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I     
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X86Y81    counter_1/cnt_reg[0]/C   
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X86Y83    counter_1/cnt_reg[10]/C  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X86Y83    counter_1/cnt_reg[11]/C  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X86Y84    counter_1/cnt_reg[12]/C  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X86Y84    counter_1/cnt_reg[13]/C  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X86Y84    counter_1/cnt_reg[14]/C  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X86Y84    counter_1/cnt_reg[15]/C  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X86Y85    counter_1/cnt_reg[16]/C  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X86Y85    counter_1/cnt_reg[17]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X86Y84    counter_1/cnt_reg[12]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X86Y84    counter_1/cnt_reg[13]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X86Y84    counter_1/cnt_reg[14]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X86Y84    counter_1/cnt_reg[15]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X86Y85    counter_1/cnt_reg[16]/C  
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X86Y85    counter_1/cnt_reg[16]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X86Y85    counter_1/cnt_reg[17]/C  
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X86Y85    counter_1/cnt_reg[17]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X86Y85    counter_1/cnt_reg[18]/C  
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X86Y85    counter_1/cnt_reg[18]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X86Y85    counter_1/cnt_reg[16]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X86Y85    counter_1/cnt_reg[17]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X86Y85    counter_1/cnt_reg[18]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X86Y85    counter_1/cnt_reg[19]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X86Y86    counter_1/cnt_reg[20]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X86Y86    counter_1/cnt_reg[21]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X86Y86    counter_1/cnt_reg[22]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X86Y86    counter_1/cnt_reg[23]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X86Y87    counter_1/cnt_reg[24]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X86Y87    counter_1/cnt_reg[25]/C  



