

================================================================
== Vitis HLS Report for 'flt_interleave_manual_seq_Pipeline_LOAD'
================================================================
* Date:           Fri Jun  7 17:45:50 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        morflt
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.594 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3566|     3566|  35.660 us|  35.660 us|  3566|  3566|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOAD    |     3564|     3564|         2|          1|          1|  3564|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.45>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 5 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%t_V = alloca i32 1"   --->   Operation 6 'alloca' 't_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_sel_V_load_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %x_sel_V_load"   --->   Operation 7 'read' 'x_sel_V_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.46ns)   --->   "%store_ln0 = store i4 %x_sel_V_load_read, i4 %t_V"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 9 [1/1] (0.46ns)   --->   "%store_ln0 = store i12 0, i12 %i_V"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_V_2 = load i12 %i_V" [../../src/interleave_manual_seq.cpp:31]   --->   Operation 11 'load' 'i_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.82ns)   --->   "%icmp_ln31 = icmp_eq  i12 %i_V_2, i12 3564" [../../src/interleave_manual_seq.cpp:31]   --->   Operation 12 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3564, i64 3564, i64 3564"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.99ns)   --->   "%i = add i12 %i_V_2, i12 1" [../../src/interleave_manual_seq.cpp:31]   --->   Operation 14 'add' 'i' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %.split5, void %.loopexit.loopexit.exitStub" [../../src/interleave_manual_seq.cpp:31]   --->   Operation 15 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%t_V_load = load i4 %t_V"   --->   Operation 16 'load' 't_V_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln587 = sext i12 %i_V_2"   --->   Operation 17 'sext' 'sext_ln587' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmpx_V_addr = getelementptr i8 %tmpx_V, i64 0, i64 %sext_ln587"   --->   Operation 18 'getelementptr' 'tmpx_V_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (1.29ns)   --->   "%tmpx_V_load = load i12 %tmpx_V_addr"   --->   Operation 19 'load' 'tmpx_V_load' <Predicate = (!icmp_ln31)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3564> <RAM>
ST_1 : Operation 20 [1/1] (0.80ns)   --->   "%add_ln885 = add i4 %t_V_load, i4 1"   --->   Operation 20 'add' 'add_ln885' <Predicate = (!icmp_ln31)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.72ns)   --->   "%switch_ln13 = switch i4 %t_V_load, void %_ZN18interleave_mem_seqI6ap_intILi8EELi3564EE9write_seqES0_ILi12EEPS1_.exit, i4 0, void, i4 1, void, i4 2, void, i4 3, void, i4 4, void, i4 5, void, i4 6, void, i4 7, void" [../../src/./write_mem_seq.hpp:13]   --->   Operation 21 'switch' 'switch_ln13' <Predicate = (!icmp_ln31)> <Delay = 0.72>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln885 = store i4 %add_ln885, i4 %t_V"   --->   Operation 22 'store' 'store_ln885' <Predicate = (!icmp_ln31)> <Delay = 0.46>
ST_1 : Operation 23 [1/1] (0.46ns)   --->   "%store_ln31 = store i12 %i, i12 %i_V" [../../src/interleave_manual_seq.cpp:31]   --->   Operation 23 'store' 'store_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.46>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 24 'br' 'br_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 45 'ret' 'ret_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.59>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln168 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 25 'specpipeline' 'specpipeline_ln168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln168 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8"   --->   Operation 26 'specloopname' 'specloopname_ln168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln33 = specmemcore void @_ssdm_op_SpecMemCore, i8 %tmpx_V, i64 666, i64 30, i64 18446744073709551615" [../../src/interleave_manual_seq.cpp:33]   --->   Operation 27 'specmemcore' 'specmemcore_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (1.29ns)   --->   "%tmpx_V_load = load i12 %tmpx_V_addr"   --->   Operation 28 'load' 'tmpx_V_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3564> <RAM>
ST_2 : Operation 29 [1/1] (1.29ns)   --->   "%store_ln38 = store i8 %tmpx_V_load, i8 0" [../../src/./write_mem_seq.hpp:38]   --->   Operation 29 'store' 'store_ln38' <Predicate = (t_V_load == 7)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 396> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln39 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi3564EE9write_seqES0_ILi12EEPS1_.exit" [../../src/./write_mem_seq.hpp:39]   --->   Operation 30 'br' 'br_ln39' <Predicate = (t_V_load == 7)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.29ns)   --->   "%store_ln35 = store i8 %tmpx_V_load, i8 0" [../../src/./write_mem_seq.hpp:35]   --->   Operation 31 'store' 'store_ln35' <Predicate = (t_V_load == 6)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 396> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln36 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi3564EE9write_seqES0_ILi12EEPS1_.exit" [../../src/./write_mem_seq.hpp:36]   --->   Operation 32 'br' 'br_ln36' <Predicate = (t_V_load == 6)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.29ns)   --->   "%store_ln31 = store i8 %tmpx_V_load, i8 0" [../../src/./write_mem_seq.hpp:31]   --->   Operation 33 'store' 'store_ln31' <Predicate = (t_V_load == 5)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 396> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln32 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi3564EE9write_seqES0_ILi12EEPS1_.exit" [../../src/./write_mem_seq.hpp:32]   --->   Operation 34 'br' 'br_ln32' <Predicate = (t_V_load == 5)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.29ns)   --->   "%store_ln28 = store i8 %tmpx_V_load, i8 0" [../../src/./write_mem_seq.hpp:28]   --->   Operation 35 'store' 'store_ln28' <Predicate = (t_V_load == 4)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 396> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln29 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi3564EE9write_seqES0_ILi12EEPS1_.exit" [../../src/./write_mem_seq.hpp:29]   --->   Operation 36 'br' 'br_ln29' <Predicate = (t_V_load == 4)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.29ns)   --->   "%store_ln25 = store i8 %tmpx_V_load, i8 0" [../../src/./write_mem_seq.hpp:25]   --->   Operation 37 'store' 'store_ln25' <Predicate = (t_V_load == 3)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 396> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln26 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi3564EE9write_seqES0_ILi12EEPS1_.exit" [../../src/./write_mem_seq.hpp:26]   --->   Operation 38 'br' 'br_ln26' <Predicate = (t_V_load == 3)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.29ns)   --->   "%store_ln21 = store i8 %tmpx_V_load, i8 0" [../../src/./write_mem_seq.hpp:21]   --->   Operation 39 'store' 'store_ln21' <Predicate = (t_V_load == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 396> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln22 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi3564EE9write_seqES0_ILi12EEPS1_.exit" [../../src/./write_mem_seq.hpp:22]   --->   Operation 40 'br' 'br_ln22' <Predicate = (t_V_load == 2)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.29ns)   --->   "%store_ln18 = store i8 %tmpx_V_load, i8 0" [../../src/./write_mem_seq.hpp:18]   --->   Operation 41 'store' 'store_ln18' <Predicate = (t_V_load == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 396> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln19 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi3564EE9write_seqES0_ILi12EEPS1_.exit" [../../src/./write_mem_seq.hpp:19]   --->   Operation 42 'br' 'br_ln19' <Predicate = (t_V_load == 1)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.29ns)   --->   "%store_ln15 = store i8 %tmpx_V_load, i8 0" [../../src/./write_mem_seq.hpp:15]   --->   Operation 43 'store' 'store_ln15' <Predicate = (t_V_load == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 396> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln16 = br void %_ZN18interleave_mem_seqI6ap_intILi8EELi3564EE9write_seqES0_ILi12EEPS1_.exit" [../../src/./write_mem_seq.hpp:16]   --->   Operation 44 'br' 'br_ln16' <Predicate = (t_V_load == 0)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.46ns
The critical path consists of the following:
	'alloca' operation ('i.V') [3]  (0 ns)
	'load' operation ('val', ../../src/interleave_manual_seq.cpp:31) on local variable 'i.V' [10]  (0 ns)
	'add' operation ('i', ../../src/interleave_manual_seq.cpp:31) [13]  (0.996 ns)
	'store' operation ('store_ln31', ../../src/interleave_manual_seq.cpp:31) of variable 'i', ../../src/interleave_manual_seq.cpp:31 on local variable 'i.V' [51]  (0.46 ns)

 <State 2>: 2.59ns
The critical path consists of the following:
	'load' operation ('tmpx_V_load') on array 'tmpx_V' [22]  (1.3 ns)
	'store' operation ('store_ln35', ../../src/./write_mem_seq.hpp:35) of variable 'tmpx_V_load' on array 'x_x6_V' [29]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
