Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Apr 23 03:32:43 2019
| Host         : OldMateLaptop running 64-bit major release  (build 9200)
| Command      : report_methodology -file keyboard_TOP_methodology_drc_routed.rpt -pb keyboard_TOP_methodology_drc_routed.pb -rpx keyboard_TOP_methodology_drc_routed.rpx
| Design       : keyboard_TOP
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 31
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-17 | Warning  | Non-clocked sequential cell   | 13         |
| TIMING-18 | Warning  | Missing input or output delay | 9          |
| TIMING-20 | Warning  | Non-clocked latch             | 9          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin KeyR/flag_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin KeyR/keycode_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin KeyR/keycode_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin KeyR/keycode_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin KeyR/keycode_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin KeyR/keycode_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin KeyR/keycode_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin KeyR/keycode_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin KeyR/keycode_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin KeyR/keycount_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin KeyR/keycount_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin KeyR/keycount_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin KeyR/keycount_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on holdenable relative to clock(s) sysclk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on syson relative to clock(s) sysclk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on SSDcathode[0] relative to clock(s) sysclk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on SSDcathode[1] relative to clock(s) sysclk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on SSDcathode[2] relative to clock(s) sysclk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on SSDcathode[3] relative to clock(s) sysclk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on SSDcathode[4] relative to clock(s) sysclk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on SSDcathode[5] relative to clock(s) sysclk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on SSDcathode[6] relative to clock(s) sysclk
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch keycode_reg[0] cannot be properly analyzed as its control pin keycode_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch keycode_reg[1] cannot be properly analyzed as its control pin keycode_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch keycode_reg[2] cannot be properly analyzed as its control pin keycode_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch keycode_reg[3] cannot be properly analyzed as its control pin keycode_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch keycode_reg[4] cannot be properly analyzed as its control pin keycode_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch keycode_reg[5] cannot be properly analyzed as its control pin keycode_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch keycode_reg[6] cannot be properly analyzed as its control pin keycode_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch keycode_reg[7] cannot be properly analyzed as its control pin keycode_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch keyread_reg cannot be properly analyzed as its control pin keyread_reg/G is not reached by a timing clock
Related violations: <none>


