#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Feb 16 22:40:07 2021
# Process ID: 1772
# Current directory: C:/Users/iande/OneDrive - University of St. Thomas/Research SPI core files/fpga_XEM7310
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12064 C:\Users\iande\OneDrive - University of St. Thomas\Research SPI core files\fpga_XEM7310\fpga_XEM7310.xpr
# Log file: C:/Users/iande/OneDrive - University of St. Thomas/Research SPI core files/fpga_XEM7310/vivado.log
# Journal file: C:/Users/iande/OneDrive - University of St. Thomas/Research SPI core files/fpga_XEM7310\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/iande/OneDrive - University of St. Thomas/Research SPI core files/fpga_XEM7310/fpga_XEM7310.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/iande/OneDrive - University of St. Thomas/Research SPI core files/fpga_XEM7310'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/iande/Documents/Vivado/2018.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'fifo_generator_0' is locked:
* IP definition 'FIFO Generator (9.3)' for IP 'fifo_generator_0' has a newer major version in the IP Catalog.
* Current project part 'xc7k70tfbv676-1' and the part 'xc6slx45fgg484-3' used to customize the IP 'fifo_generator_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 787.805 ; gain = 89.422
import_files
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/iande/OneDrive - University of St. Thomas/Research SPI core files/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xco

INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/iande/OneDrive - University of St. Thomas/Research SPI core files/fpga_XEM7310/fpga_XEM7310.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Users/iande/Documents/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/iande/OneDrive - University of St. Thomas/Research SPI core files/fpga_XEM7310/fpga_XEM7310.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_spi_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/iande/OneDrive - University of St. Thomas/Research SPI core files/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/iande/OneDrive - University of St. Thomas/Research SPI core files/fpga_XEM7310/fpga_XEM7310.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_spi_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/OneDrive - University of St. Thomas/Research SPI core files/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/OneDrive - University of St. Thomas/Research SPI core files/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/spi_slave_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/OneDrive - University of St. Thomas/Research SPI core files/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/mux_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/OneDrive - University of St. Thomas/Research SPI core files/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/spi_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/OneDrive - University of St. Thomas/Research SPI core files/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/spi_clgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_clgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/OneDrive - University of St. Thomas/Research SPI core files/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/WbSignal_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbSignal_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/OneDrive - University of St. Thomas/Research SPI core files/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/spi_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/OneDrive - University of St. Thomas/Research SPI core files/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/one_second_pulse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_second_pulse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/OneDrive - University of St. Thomas/Research SPI core files/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/hbexec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hbexec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/OneDrive - University of St. Thomas/Research SPI core files/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/OneDrive - University of St. Thomas/Research SPI core files/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/okLibrary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module okHost
INFO: [VRFC 10-311] analyzing module okCoreHarness
INFO: [VRFC 10-311] analyzing module okWireIn
INFO: [VRFC 10-311] analyzing module okWireOut
INFO: [VRFC 10-311] analyzing module okTriggerIn
ERROR: [VRFC 10-1103] net type must be explicitly specified for 'ep_clk' when default_nettype is none [C:/Users/iande/OneDrive - University of St. Thomas/Research SPI core files/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/okLibrary.v:140]
ERROR: [VRFC 10-1145] non-net port ep_clk cannot be of mode input [C:/Users/iande/OneDrive - University of St. Thomas/Research SPI core files/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/okLibrary.v:140]
ERROR: [VRFC 10-2787] module okTriggerIn ignored due to previous errors [C:/Users/iande/OneDrive - University of St. Thomas/Research SPI core files/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/okLibrary.v:137]
INFO: [VRFC 10-311] analyzing module okTriggerOut
ERROR: [VRFC 10-1103] net type must be explicitly specified for 'ep_clk' when default_nettype is none [C:/Users/iande/OneDrive - University of St. Thomas/Research SPI core files/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/okLibrary.v:150]
ERROR: [VRFC 10-1145] non-net port ep_clk cannot be of mode input [C:/Users/iande/OneDrive - University of St. Thomas/Research SPI core files/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/okLibrary.v:150]
ERROR: [VRFC 10-2787] module okTriggerOut ignored due to previous errors [C:/Users/iande/OneDrive - University of St. Thomas/Research SPI core files/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/okLibrary.v:146]
INFO: [VRFC 10-311] analyzing module okPipeIn
ERROR: [VRFC 10-1103] net type must be explicitly specified for 'ep_write' when default_nettype is none [C:/Users/iande/OneDrive - University of St. Thomas/Research SPI core files/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/okLibrary.v:160]
ERROR: [VRFC 10-2787] module okPipeIn ignored due to previous errors [C:/Users/iande/OneDrive - University of St. Thomas/Research SPI core files/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/okLibrary.v:156]
INFO: [VRFC 10-311] analyzing module okPipeOut
ERROR: [VRFC 10-1103] net type must be explicitly specified for 'ep_read' when default_nettype is none [C:/Users/iande/OneDrive - University of St. Thomas/Research SPI core files/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/okLibrary.v:170]
ERROR: [VRFC 10-2787] module okPipeOut ignored due to previous errors [C:/Users/iande/OneDrive - University of St. Thomas/Research SPI core files/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/okLibrary.v:166]
INFO: [VRFC 10-311] analyzing module okBTPipeIn
ERROR: [VRFC 10-1103] net type must be explicitly specified for 'ep_write' when default_nettype is none [C:/Users/iande/OneDrive - University of St. Thomas/Research SPI core files/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/okLibrary.v:179]
ERROR: [VRFC 10-1103] net type must be explicitly specified for 'ep_blockstrobe' when default_nettype is none [C:/Users/iande/OneDrive - University of St. Thomas/Research SPI core files/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/okLibrary.v:180]
ERROR: [VRFC 10-1103] net type must be explicitly specified for 'ep_ready' when default_nettype is none [C:/Users/iande/OneDrive - University of St. Thomas/Research SPI core files/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/okLibrary.v:182]
ERROR: [VRFC 10-1145] non-net port ep_ready cannot be of mode input [C:/Users/iande/OneDrive - University of St. Thomas/Research SPI core files/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/okLibrary.v:182]
ERROR: [VRFC 10-2787] module okBTPipeIn ignored due to previous errors [C:/Users/iande/OneDrive - University of St. Thomas/Research SPI core files/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/okLibrary.v:175]
INFO: [VRFC 10-311] analyzing module okBTPipeOut
ERROR: [VRFC 10-1103] net type must be explicitly specified for 'ep_read' when default_nettype is none [C:/Users/iande/OneDrive - University of St. Thomas/Research SPI core files/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/okLibrary.v:191]
ERROR: [VRFC 10-1103] net type must be explicitly specified for 'ep_blockstrobe' when default_nettype is none [C:/Users/iande/OneDrive - University of St. Thomas/Research SPI core files/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/okLibrary.v:192]
ERROR: [VRFC 10-1103] net type must be explicitly specified for 'ep_ready' when default_nettype is none [C:/Users/iande/OneDrive - University of St. Thomas/Research SPI core files/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/okLibrary.v:194]
ERROR: [VRFC 10-1145] non-net port ep_ready cannot be of mode input [C:/Users/iande/OneDrive - University of St. Thomas/Research SPI core files/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/okLibrary.v:194]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/iande/OneDrive - University of St. Thomas/Research SPI core files/fpga_XEM7310/fpga_XEM7310.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/iande/OneDrive - University of St. Thomas/Research SPI core files/fpga_XEM7310/fpga_XEM7310.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 16 22:49:40 2021...
