<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/radeon/rs400.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/radeon</a> - rs400.c<span style="font-size: 80%;"> (source / <a href="rs400.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">269</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">20</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright 2008 Advanced Micro Devices, Inc.
<span class="lineNum">       3 </span>            :  * Copyright 2008 Red Hat Inc.
<span class="lineNum">       4 </span>            :  * Copyright 2009 Jerome Glisse.
<span class="lineNum">       5 </span>            :  *
<span class="lineNum">       6 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       7 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),
<span class="lineNum">       8 </span>            :  * to deal in the Software without restriction, including without limitation
<span class="lineNum">       9 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<span class="lineNum">      10 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the
<span class="lineNum">      11 </span>            :  * Software is furnished to do so, subject to the following conditions:
<span class="lineNum">      12 </span>            :  *
<span class="lineNum">      13 </span>            :  * The above copyright notice and this permission notice shall be included in
<span class="lineNum">      14 </span>            :  * all copies or substantial portions of the Software.
<span class="lineNum">      15 </span>            :  *
<span class="lineNum">      16 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
<span class="lineNum">      17 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
<span class="lineNum">      18 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
<span class="lineNum">      19 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
<span class="lineNum">      20 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
<span class="lineNum">      21 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
<span class="lineNum">      22 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.
<span class="lineNum">      23 </span>            :  *
<span class="lineNum">      24 </span>            :  * Authors: Dave Airlie
<span class="lineNum">      25 </span>            :  *          Alex Deucher
<span class="lineNum">      26 </span>            :  *          Jerome Glisse
<span class="lineNum">      27 </span>            :  */
<span class="lineNum">      28 </span>            : #include &lt;dev/pci/drm/drmP.h&gt;
<span class="lineNum">      29 </span>            : #include &quot;radeon.h&quot;
<span class="lineNum">      30 </span>            : #include &quot;radeon_asic.h&quot;
<span class="lineNum">      31 </span>            : #include &quot;rs400d.h&quot;
<span class="lineNum">      32 </span>            : 
<span class="lineNum">      33 </span>            : /* This files gather functions specifics to : rs400,rs480 */
<a name="34"><span class="lineNum">      34 </span>            : static int rs400_debugfs_pcie_gart_info_init(struct radeon_device *rdev);</a>
<span class="lineNum">      35 </span>            : 
<span class="lineNum">      36 </span><span class="lineNoCov">          0 : void rs400_gart_adjust_size(struct radeon_device *rdev)</span>
<span class="lineNum">      37 </span>            : {
<span class="lineNum">      38 </span>            :         /* Check gart size */
<span class="lineNum">      39 </span><span class="lineNoCov">          0 :         switch (rdev-&gt;mc.gtt_size/(1024*1024)) {</span>
<span class="lineNum">      40 </span>            :         case 32:
<span class="lineNum">      41 </span>            :         case 64:
<span class="lineNum">      42 </span>            :         case 128:
<span class="lineNum">      43 </span>            :         case 256:
<span class="lineNum">      44 </span>            :         case 512:
<span class="lineNum">      45 </span>            :         case 1024:
<span class="lineNum">      46 </span>            :         case 2048:
<span class="lineNum">      47 </span>            :                 break;
<span class="lineNum">      48 </span>            :         default:
<span class="lineNum">      49 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Unable to use IGP GART size %uM\n&quot;,</span>
<span class="lineNum">      50 </span>            :                           (unsigned)(rdev-&gt;mc.gtt_size &gt;&gt; 20));
<span class="lineNum">      51 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Valid GART size for IGP are 32M,64M,128M,256M,512M,1G,2G\n&quot;);</span>
<span class="lineNum">      52 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Forcing to 32M GART size\n&quot;);</span>
<span class="lineNum">      53 </span><span class="lineNoCov">          0 :                 rdev-&gt;mc.gtt_size = 32 * 1024 * 1024;</span>
<span class="lineNum">      54 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">      55 </span>            :         }
<a name="56"><span class="lineNum">      56 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">      57 </span>            : 
<span class="lineNum">      58 </span><span class="lineNoCov">          0 : void rs400_gart_tlb_flush(struct radeon_device *rdev)</span>
<span class="lineNum">      59 </span>            : {
<span class="lineNum">      60 </span>            :         uint32_t tmp;
<span class="lineNum">      61 </span><span class="lineNoCov">          0 :         unsigned int timeout = rdev-&gt;usec_timeout;</span>
<span class="lineNum">      62 </span>            : 
<span class="lineNum">      63 </span><span class="lineNoCov">          0 :         WREG32_MC(RS480_GART_CACHE_CNTRL, RS480_GART_CACHE_INVALIDATE);</span>
<span class="lineNum">      64 </span><span class="lineNoCov">          0 :         do {</span>
<span class="lineNum">      65 </span><span class="lineNoCov">          0 :                 tmp = RREG32_MC(RS480_GART_CACHE_CNTRL);</span>
<span class="lineNum">      66 </span><span class="lineNoCov">          0 :                 if ((tmp &amp; RS480_GART_CACHE_INVALIDATE) == 0)</span>
<span class="lineNum">      67 </span>            :                         break;
<span class="lineNum">      68 </span><span class="lineNoCov">          0 :                 DRM_UDELAY(1);</span>
<span class="lineNum">      69 </span><span class="lineNoCov">          0 :                 timeout--;</span>
<span class="lineNum">      70 </span><span class="lineNoCov">          0 :         } while (timeout &gt; 0);</span>
<span class="lineNum">      71 </span><span class="lineNoCov">          0 :         WREG32_MC(RS480_GART_CACHE_CNTRL, 0);</span>
<a name="72"><span class="lineNum">      72 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">      73 </span>            : 
<span class="lineNum">      74 </span><span class="lineNoCov">          0 : int rs400_gart_init(struct radeon_device *rdev)</span>
<span class="lineNum">      75 </span>            : {
<span class="lineNum">      76 </span>            :         int r;
<span class="lineNum">      77 </span>            : 
<span class="lineNum">      78 </span><span class="lineNoCov">          0 :         if (rdev-&gt;gart.ptr) {</span>
<span class="lineNum">      79 </span><span class="lineNoCov">          0 :                 WARN(1, &quot;RS400 GART already initialized\n&quot;);</span>
<span class="lineNum">      80 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">      81 </span>            :         }
<span class="lineNum">      82 </span>            :         /* Check gart size */
<span class="lineNum">      83 </span><span class="lineNoCov">          0 :         switch(rdev-&gt;mc.gtt_size / (1024 * 1024)) {</span>
<span class="lineNum">      84 </span>            :         case 32:
<span class="lineNum">      85 </span>            :         case 64:
<span class="lineNum">      86 </span>            :         case 128:
<span class="lineNum">      87 </span>            :         case 256:
<span class="lineNum">      88 </span>            :         case 512:
<span class="lineNum">      89 </span>            :         case 1024:
<span class="lineNum">      90 </span>            :         case 2048:
<span class="lineNum">      91 </span>            :                 break;
<span class="lineNum">      92 </span>            :         default:
<span class="lineNum">      93 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">      94 </span>            :         }
<span class="lineNum">      95 </span>            :         /* Initialize common gart structure */
<span class="lineNum">      96 </span><span class="lineNoCov">          0 :         r = radeon_gart_init(rdev);</span>
<span class="lineNum">      97 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">      98 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">      99 </span><span class="lineNoCov">          0 :         if (rs400_debugfs_pcie_gart_info_init(rdev))</span>
<span class="lineNum">     100 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Failed to register debugfs file for RS400 GART !\n&quot;);</span>
<span class="lineNum">     101 </span><span class="lineNoCov">          0 :         rdev-&gt;gart.table_size = rdev-&gt;gart.num_gpu_pages * 4;</span>
<span class="lineNum">     102 </span><span class="lineNoCov">          0 :         return radeon_gart_table_ram_alloc(rdev);</span>
<a name="103"><span class="lineNum">     103 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     104 </span>            : 
<span class="lineNum">     105 </span><span class="lineNoCov">          0 : int rs400_gart_enable(struct radeon_device *rdev)</span>
<span class="lineNum">     106 </span>            : {
<span class="lineNum">     107 </span>            :         uint32_t size_reg;
<span class="lineNum">     108 </span>            :         uint32_t tmp;
<span class="lineNum">     109 </span>            : 
<span class="lineNum">     110 </span><span class="lineNoCov">          0 :         tmp = RREG32_MC(RS690_AIC_CTRL_SCRATCH);</span>
<span class="lineNum">     111 </span><span class="lineNoCov">          0 :         tmp |= RS690_DIS_OUT_OF_PCI_GART_ACCESS;</span>
<span class="lineNum">     112 </span><span class="lineNoCov">          0 :         WREG32_MC(RS690_AIC_CTRL_SCRATCH, tmp);</span>
<span class="lineNum">     113 </span>            :         /* Check gart size */
<span class="lineNum">     114 </span><span class="lineNoCov">          0 :         switch(rdev-&gt;mc.gtt_size / (1024 * 1024)) {</span>
<span class="lineNum">     115 </span>            :         case 32:
<span class="lineNum">     116 </span>            :                 size_reg = RS480_VA_SIZE_32MB;
<span class="lineNum">     117 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     118 </span>            :         case 64:
<span class="lineNum">     119 </span>            :                 size_reg = RS480_VA_SIZE_64MB;
<span class="lineNum">     120 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     121 </span>            :         case 128:
<span class="lineNum">     122 </span>            :                 size_reg = RS480_VA_SIZE_128MB;
<span class="lineNum">     123 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     124 </span>            :         case 256:
<span class="lineNum">     125 </span>            :                 size_reg = RS480_VA_SIZE_256MB;
<span class="lineNum">     126 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     127 </span>            :         case 512:
<span class="lineNum">     128 </span>            :                 size_reg = RS480_VA_SIZE_512MB;
<span class="lineNum">     129 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     130 </span>            :         case 1024:
<span class="lineNum">     131 </span>            :                 size_reg = RS480_VA_SIZE_1GB;
<span class="lineNum">     132 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     133 </span>            :         case 2048:
<span class="lineNum">     134 </span>            :                 size_reg = RS480_VA_SIZE_2GB;
<span class="lineNum">     135 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     136 </span>            :         default:
<span class="lineNum">     137 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     138 </span>            :         }
<span class="lineNum">     139 </span>            :         /* It should be fine to program it to max value */
<span class="lineNum">     140 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family == CHIP_RS690 || (rdev-&gt;family == CHIP_RS740)) {</span>
<span class="lineNum">     141 </span><span class="lineNoCov">          0 :                 WREG32_MC(RS690_MCCFG_AGP_BASE, 0xFFFFFFFF);</span>
<span class="lineNum">     142 </span><span class="lineNoCov">          0 :                 WREG32_MC(RS690_MCCFG_AGP_BASE_2, 0);</span>
<span class="lineNum">     143 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     144 </span><span class="lineNoCov">          0 :                 WREG32(RADEON_AGP_BASE, 0xFFFFFFFF);</span>
<span class="lineNum">     145 </span><span class="lineNoCov">          0 :                 WREG32(RS480_AGP_BASE_2, 0);</span>
<span class="lineNum">     146 </span>            :         }
<span class="lineNum">     147 </span><span class="lineNoCov">          0 :         tmp = REG_SET(RS690_MC_AGP_TOP, rdev-&gt;mc.gtt_end &gt;&gt; 16);</span>
<span class="lineNum">     148 </span><span class="lineNoCov">          0 :         tmp |= REG_SET(RS690_MC_AGP_START, rdev-&gt;mc.gtt_start &gt;&gt; 16);</span>
<span class="lineNum">     149 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;family == CHIP_RS690) || (rdev-&gt;family == CHIP_RS740)) {</span>
<span class="lineNum">     150 </span><span class="lineNoCov">          0 :                 WREG32_MC(RS690_MCCFG_AGP_LOCATION, tmp);</span>
<span class="lineNum">     151 </span><span class="lineNoCov">          0 :                 tmp = RREG32(RADEON_BUS_CNTL) &amp; ~RS600_BUS_MASTER_DIS;</span>
<span class="lineNum">     152 </span><span class="lineNoCov">          0 :                 WREG32(RADEON_BUS_CNTL, tmp);</span>
<span class="lineNum">     153 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     154 </span><span class="lineNoCov">          0 :                 WREG32(RADEON_MC_AGP_LOCATION, tmp);</span>
<span class="lineNum">     155 </span><span class="lineNoCov">          0 :                 tmp = RREG32(RADEON_BUS_CNTL) &amp; ~RADEON_BUS_MASTER_DIS;</span>
<span class="lineNum">     156 </span><span class="lineNoCov">          0 :                 WREG32(RADEON_BUS_CNTL, tmp);</span>
<span class="lineNum">     157 </span>            :         }
<span class="lineNum">     158 </span>            :         /* Table should be in 32bits address space so ignore bits above. */
<span class="lineNum">     159 </span><span class="lineNoCov">          0 :         tmp = (u32)rdev-&gt;gart.table_addr &amp; 0xfffff000;</span>
<span class="lineNum">     160 </span><span class="lineNoCov">          0 :         tmp |= (upper_32_bits(rdev-&gt;gart.table_addr) &amp; 0xff) &lt;&lt; 4;</span>
<span class="lineNum">     161 </span>            : 
<span class="lineNum">     162 </span><span class="lineNoCov">          0 :         WREG32_MC(RS480_GART_BASE, tmp);</span>
<span class="lineNum">     163 </span>            :         /* TODO: more tweaking here */
<span class="lineNum">     164 </span><span class="lineNoCov">          0 :         WREG32_MC(RS480_GART_FEATURE_ID,</span>
<span class="lineNum">     165 </span>            :                   (RS480_TLB_ENABLE |
<span class="lineNum">     166 </span>            :                    RS480_GTW_LAC_EN | RS480_1LEVEL_GART));
<span class="lineNum">     167 </span>            :         /* Disable snooping */
<span class="lineNum">     168 </span><span class="lineNoCov">          0 :         WREG32_MC(RS480_AGP_MODE_CNTL,</span>
<span class="lineNum">     169 </span>            :                   (1 &lt;&lt; RS480_REQ_TYPE_SNOOP_SHIFT) | RS480_REQ_TYPE_SNOOP_DIS);
<span class="lineNum">     170 </span>            :         /* Disable AGP mode */
<span class="lineNum">     171 </span>            :         /* FIXME: according to doc we should set HIDE_MMCFG_BAR=0,
<span class="lineNum">     172 </span>            :          * AGPMODE30=0 &amp; AGP30ENHANCED=0 in NB_CNTL */
<span class="lineNum">     173 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;family == CHIP_RS690) || (rdev-&gt;family == CHIP_RS740)) {</span>
<span class="lineNum">     174 </span><span class="lineNoCov">          0 :                 tmp = RREG32_MC(RS480_MC_MISC_CNTL);</span>
<span class="lineNum">     175 </span><span class="lineNoCov">          0 :                 tmp |= RS480_GART_INDEX_REG_EN | RS690_BLOCK_GFX_D3_EN;</span>
<span class="lineNum">     176 </span><span class="lineNoCov">          0 :                 WREG32_MC(RS480_MC_MISC_CNTL, tmp);</span>
<span class="lineNum">     177 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     178 </span><span class="lineNoCov">          0 :                 tmp = RREG32_MC(RS480_MC_MISC_CNTL);</span>
<span class="lineNum">     179 </span><span class="lineNoCov">          0 :                 tmp |= RS480_GART_INDEX_REG_EN;</span>
<span class="lineNum">     180 </span><span class="lineNoCov">          0 :                 WREG32_MC(RS480_MC_MISC_CNTL, tmp);</span>
<span class="lineNum">     181 </span>            :         }
<span class="lineNum">     182 </span>            :         /* Enable gart */
<span class="lineNum">     183 </span><span class="lineNoCov">          0 :         WREG32_MC(RS480_AGP_ADDRESS_SPACE_SIZE, (RS480_GART_EN | size_reg));</span>
<span class="lineNum">     184 </span><span class="lineNoCov">          0 :         rs400_gart_tlb_flush(rdev);</span>
<span class="lineNum">     185 </span>            :         DRM_INFO(&quot;PCIE GART of %uM enabled (table at 0x%016llX).\n&quot;,
<span class="lineNum">     186 </span>            :                  (unsigned)(rdev-&gt;mc.gtt_size &gt;&gt; 20),
<span class="lineNum">     187 </span>            :                  (unsigned long long)rdev-&gt;gart.table_addr);
<span class="lineNum">     188 </span><span class="lineNoCov">          0 :         rdev-&gt;gart.ready = true;</span>
<span class="lineNum">     189 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="190"><span class="lineNum">     190 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     191 </span>            : 
<span class="lineNum">     192 </span><span class="lineNoCov">          0 : void rs400_gart_disable(struct radeon_device *rdev)</span>
<span class="lineNum">     193 </span>            : {
<span class="lineNum">     194 </span>            :         uint32_t tmp;
<span class="lineNum">     195 </span>            : 
<span class="lineNum">     196 </span><span class="lineNoCov">          0 :         tmp = RREG32_MC(RS690_AIC_CTRL_SCRATCH);</span>
<span class="lineNum">     197 </span><span class="lineNoCov">          0 :         tmp |= RS690_DIS_OUT_OF_PCI_GART_ACCESS;</span>
<span class="lineNum">     198 </span><span class="lineNoCov">          0 :         WREG32_MC(RS690_AIC_CTRL_SCRATCH, tmp);</span>
<span class="lineNum">     199 </span><span class="lineNoCov">          0 :         WREG32_MC(RS480_AGP_ADDRESS_SPACE_SIZE, 0);</span>
<a name="200"><span class="lineNum">     200 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     201 </span>            : 
<span class="lineNum">     202 </span><span class="lineNoCov">          0 : void rs400_gart_fini(struct radeon_device *rdev)</span>
<span class="lineNum">     203 </span>            : {
<span class="lineNum">     204 </span><span class="lineNoCov">          0 :         radeon_gart_fini(rdev);</span>
<span class="lineNum">     205 </span><span class="lineNoCov">          0 :         rs400_gart_disable(rdev);</span>
<span class="lineNum">     206 </span><span class="lineNoCov">          0 :         radeon_gart_table_ram_free(rdev);</span>
<span class="lineNum">     207 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     208 </span>            : 
<span class="lineNum">     209 </span>            : #define RS400_PTE_UNSNOOPED (1 &lt;&lt; 0)
<span class="lineNum">     210 </span>            : #define RS400_PTE_WRITEABLE (1 &lt;&lt; 2)
<a name="211"><span class="lineNum">     211 </span>            : #define RS400_PTE_READABLE  (1 &lt;&lt; 3)</a>
<span class="lineNum">     212 </span>            : 
<span class="lineNum">     213 </span><span class="lineNoCov">          0 : uint64_t rs400_gart_get_page_entry(uint64_t addr, uint32_t flags)</span>
<span class="lineNum">     214 </span>            : {
<span class="lineNum">     215 </span>            :         uint32_t entry;
<span class="lineNum">     216 </span>            : 
<span class="lineNum">     217 </span><span class="lineNoCov">          0 :         entry = (lower_32_bits(addr) &amp; ~PAGE_MASK) |</span>
<span class="lineNum">     218 </span><span class="lineNoCov">          0 :                 ((upper_32_bits(addr) &amp; 0xff) &lt;&lt; 4);</span>
<span class="lineNum">     219 </span><span class="lineNoCov">          0 :         if (flags &amp; RADEON_GART_PAGE_READ)</span>
<span class="lineNum">     220 </span><span class="lineNoCov">          0 :                 entry |= RS400_PTE_READABLE;</span>
<span class="lineNum">     221 </span><span class="lineNoCov">          0 :         if (flags &amp; RADEON_GART_PAGE_WRITE)</span>
<span class="lineNum">     222 </span><span class="lineNoCov">          0 :                 entry |= RS400_PTE_WRITEABLE;</span>
<span class="lineNum">     223 </span><span class="lineNoCov">          0 :         if (!(flags &amp; RADEON_GART_PAGE_SNOOP))</span>
<span class="lineNum">     224 </span><span class="lineNoCov">          0 :                 entry |= RS400_PTE_UNSNOOPED;</span>
<span class="lineNum">     225 </span><span class="lineNoCov">          0 :         return entry;</span>
<a name="226"><span class="lineNum">     226 </span>            : }</a>
<span class="lineNum">     227 </span>            : 
<span class="lineNum">     228 </span><span class="lineNoCov">          0 : void rs400_gart_set_page(struct radeon_device *rdev, unsigned i,</span>
<span class="lineNum">     229 </span>            :                          uint64_t entry)
<span class="lineNum">     230 </span>            : {
<span class="lineNum">     231 </span><span class="lineNoCov">          0 :         u32 *gtt = rdev-&gt;gart.ptr;</span>
<span class="lineNum">     232 </span><span class="lineNoCov">          0 :         gtt[i] = cpu_to_le32(lower_32_bits(entry));</span>
<a name="233"><span class="lineNum">     233 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     234 </span>            : 
<span class="lineNum">     235 </span><span class="lineNoCov">          0 : int rs400_mc_wait_for_idle(struct radeon_device *rdev)</span>
<span class="lineNum">     236 </span>            : {
<span class="lineNum">     237 </span>            :         unsigned i;
<span class="lineNum">     238 </span>            :         uint32_t tmp;
<span class="lineNum">     239 </span>            : 
<span class="lineNum">     240 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;usec_timeout; i++) {</span>
<span class="lineNum">     241 </span>            :                 /* read MC_STATUS */
<span class="lineNum">     242 </span><span class="lineNoCov">          0 :                 tmp = RREG32(RADEON_MC_STATUS);</span>
<span class="lineNum">     243 </span><span class="lineNoCov">          0 :                 if (tmp &amp; RADEON_MC_IDLE) {</span>
<span class="lineNum">     244 </span><span class="lineNoCov">          0 :                         return 0;</span>
<span class="lineNum">     245 </span>            :                 }
<span class="lineNum">     246 </span><span class="lineNoCov">          0 :                 DRM_UDELAY(1);</span>
<span class="lineNum">     247 </span>            :         }
<span class="lineNum">     248 </span><span class="lineNoCov">          0 :         return -1;</span>
<a name="249"><span class="lineNum">     249 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     250 </span>            : 
<span class="lineNum">     251 </span><span class="lineNoCov">          0 : static void rs400_gpu_init(struct radeon_device *rdev)</span>
<span class="lineNum">     252 </span>            : {
<span class="lineNum">     253 </span>            :         /* FIXME: is this correct ? */
<span class="lineNum">     254 </span><span class="lineNoCov">          0 :         r420_pipes_init(rdev);</span>
<span class="lineNum">     255 </span><span class="lineNoCov">          0 :         if (rs400_mc_wait_for_idle(rdev)) {</span>
<span class="lineNum">     256 </span><span class="lineNoCov">          0 :                 printk(KERN_WARNING &quot;rs400: Failed to wait MC idle while &quot;</span>
<span class="lineNum">     257 </span>            :                        &quot;programming pipes. Bad things might happen. %08x\n&quot;, RREG32(RADEON_MC_STATUS));
<span class="lineNum">     258 </span><span class="lineNoCov">          0 :         }</span>
<a name="259"><span class="lineNum">     259 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     260 </span>            : 
<span class="lineNum">     261 </span><span class="lineNoCov">          0 : static void rs400_mc_init(struct radeon_device *rdev)</span>
<span class="lineNum">     262 </span>            : {
<span class="lineNum">     263 </span>            :         u64 base;
<span class="lineNum">     264 </span>            : 
<span class="lineNum">     265 </span><span class="lineNoCov">          0 :         rs400_gart_adjust_size(rdev);</span>
<span class="lineNum">     266 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.igp_sideport_enabled = radeon_combios_sideport_present(rdev);</span>
<span class="lineNum">     267 </span>            :         /* DDR for all card after R300 &amp; IGP */
<span class="lineNum">     268 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.vram_is_ddr = true;</span>
<span class="lineNum">     269 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.vram_width = 128;</span>
<span class="lineNum">     270 </span><span class="lineNoCov">          0 :         r100_vram_init_sizes(rdev);</span>
<span class="lineNum">     271 </span><span class="lineNoCov">          0 :         base = (RREG32(RADEON_NB_TOM) &amp; 0xffff) &lt;&lt; 16;</span>
<span class="lineNum">     272 </span><span class="lineNoCov">          0 :         radeon_vram_location(rdev, &amp;rdev-&gt;mc, base);</span>
<span class="lineNum">     273 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.gtt_base_align = rdev-&gt;mc.gtt_size - 1;</span>
<span class="lineNum">     274 </span><span class="lineNoCov">          0 :         radeon_gtt_location(rdev, &amp;rdev-&gt;mc);</span>
<span class="lineNum">     275 </span><span class="lineNoCov">          0 :         radeon_update_bandwidth_info(rdev);</span>
<a name="276"><span class="lineNum">     276 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     277 </span>            : 
<span class="lineNum">     278 </span><span class="lineNoCov">          0 : uint32_t rs400_mc_rreg(struct radeon_device *rdev, uint32_t reg)</span>
<span class="lineNum">     279 </span>            : {
<span class="lineNum">     280 </span>            :         unsigned long flags;
<span class="lineNum">     281 </span>            :         uint32_t r;
<span class="lineNum">     282 </span>            : 
<span class="lineNum">     283 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;rdev-&gt;mc_idx_lock, flags);</span>
<span class="lineNum">     284 </span><span class="lineNoCov">          0 :         WREG32(RS480_NB_MC_INDEX, reg &amp; 0xff);</span>
<span class="lineNum">     285 </span><span class="lineNoCov">          0 :         r = RREG32(RS480_NB_MC_DATA);</span>
<span class="lineNum">     286 </span><span class="lineNoCov">          0 :         WREG32(RS480_NB_MC_INDEX, 0xff);</span>
<span class="lineNum">     287 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;rdev-&gt;mc_idx_lock, flags);</span>
<span class="lineNum">     288 </span><span class="lineNoCov">          0 :         return r;</span>
<a name="289"><span class="lineNum">     289 </span>            : }</a>
<span class="lineNum">     290 </span>            : 
<span class="lineNum">     291 </span><span class="lineNoCov">          0 : void rs400_mc_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v)</span>
<span class="lineNum">     292 </span>            : {
<span class="lineNum">     293 </span>            :         unsigned long flags;
<span class="lineNum">     294 </span>            : 
<span class="lineNum">     295 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;rdev-&gt;mc_idx_lock, flags);</span>
<span class="lineNum">     296 </span><span class="lineNoCov">          0 :         WREG32(RS480_NB_MC_INDEX, ((reg) &amp; 0xff) | RS480_NB_MC_IND_WR_EN);</span>
<span class="lineNum">     297 </span><span class="lineNoCov">          0 :         WREG32(RS480_NB_MC_DATA, (v));</span>
<span class="lineNum">     298 </span><span class="lineNoCov">          0 :         WREG32(RS480_NB_MC_INDEX, 0xff);</span>
<span class="lineNum">     299 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;rdev-&gt;mc_idx_lock, flags);</span>
<span class="lineNum">     300 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     301 </span>            : 
<span class="lineNum">     302 </span>            : #if defined(CONFIG_DEBUG_FS)
<span class="lineNum">     303 </span>            : static int rs400_debugfs_gart_info(struct seq_file *m, void *data)
<span class="lineNum">     304 </span>            : {
<span class="lineNum">     305 </span>            :         struct drm_info_node *node = (struct drm_info_node *) m-&gt;private;
<span class="lineNum">     306 </span>            :         struct drm_device *dev = node-&gt;minor-&gt;dev;
<span class="lineNum">     307 </span>            :         struct radeon_device *rdev = dev-&gt;dev_private;
<span class="lineNum">     308 </span>            :         uint32_t tmp;
<span class="lineNum">     309 </span>            : 
<span class="lineNum">     310 </span>            :         tmp = RREG32(RADEON_HOST_PATH_CNTL);
<span class="lineNum">     311 </span>            :         seq_printf(m, &quot;HOST_PATH_CNTL 0x%08x\n&quot;, tmp);
<span class="lineNum">     312 </span>            :         tmp = RREG32(RADEON_BUS_CNTL);
<span class="lineNum">     313 </span>            :         seq_printf(m, &quot;BUS_CNTL 0x%08x\n&quot;, tmp);
<span class="lineNum">     314 </span>            :         tmp = RREG32_MC(RS690_AIC_CTRL_SCRATCH);
<span class="lineNum">     315 </span>            :         seq_printf(m, &quot;AIC_CTRL_SCRATCH 0x%08x\n&quot;, tmp);
<span class="lineNum">     316 </span>            :         if (rdev-&gt;family == CHIP_RS690 || (rdev-&gt;family == CHIP_RS740)) {
<span class="lineNum">     317 </span>            :                 tmp = RREG32_MC(RS690_MCCFG_AGP_BASE);
<span class="lineNum">     318 </span>            :                 seq_printf(m, &quot;MCCFG_AGP_BASE 0x%08x\n&quot;, tmp);
<span class="lineNum">     319 </span>            :                 tmp = RREG32_MC(RS690_MCCFG_AGP_BASE_2);
<span class="lineNum">     320 </span>            :                 seq_printf(m, &quot;MCCFG_AGP_BASE_2 0x%08x\n&quot;, tmp);
<span class="lineNum">     321 </span>            :                 tmp = RREG32_MC(RS690_MCCFG_AGP_LOCATION);
<span class="lineNum">     322 </span>            :                 seq_printf(m, &quot;MCCFG_AGP_LOCATION 0x%08x\n&quot;, tmp);
<span class="lineNum">     323 </span>            :                 tmp = RREG32_MC(RS690_MCCFG_FB_LOCATION);
<span class="lineNum">     324 </span>            :                 seq_printf(m, &quot;MCCFG_FB_LOCATION 0x%08x\n&quot;, tmp);
<span class="lineNum">     325 </span>            :                 tmp = RREG32(RS690_HDP_FB_LOCATION);
<span class="lineNum">     326 </span>            :                 seq_printf(m, &quot;HDP_FB_LOCATION 0x%08x\n&quot;, tmp);
<span class="lineNum">     327 </span>            :         } else {
<span class="lineNum">     328 </span>            :                 tmp = RREG32(RADEON_AGP_BASE);
<span class="lineNum">     329 </span>            :                 seq_printf(m, &quot;AGP_BASE 0x%08x\n&quot;, tmp);
<span class="lineNum">     330 </span>            :                 tmp = RREG32(RS480_AGP_BASE_2);
<span class="lineNum">     331 </span>            :                 seq_printf(m, &quot;AGP_BASE_2 0x%08x\n&quot;, tmp);
<span class="lineNum">     332 </span>            :                 tmp = RREG32(RADEON_MC_AGP_LOCATION);
<span class="lineNum">     333 </span>            :                 seq_printf(m, &quot;MC_AGP_LOCATION 0x%08x\n&quot;, tmp);
<span class="lineNum">     334 </span>            :         }
<span class="lineNum">     335 </span>            :         tmp = RREG32_MC(RS480_GART_BASE);
<span class="lineNum">     336 </span>            :         seq_printf(m, &quot;GART_BASE 0x%08x\n&quot;, tmp);
<span class="lineNum">     337 </span>            :         tmp = RREG32_MC(RS480_GART_FEATURE_ID);
<span class="lineNum">     338 </span>            :         seq_printf(m, &quot;GART_FEATURE_ID 0x%08x\n&quot;, tmp);
<span class="lineNum">     339 </span>            :         tmp = RREG32_MC(RS480_AGP_MODE_CNTL);
<span class="lineNum">     340 </span>            :         seq_printf(m, &quot;AGP_MODE_CONTROL 0x%08x\n&quot;, tmp);
<span class="lineNum">     341 </span>            :         tmp = RREG32_MC(RS480_MC_MISC_CNTL);
<span class="lineNum">     342 </span>            :         seq_printf(m, &quot;MC_MISC_CNTL 0x%08x\n&quot;, tmp);
<span class="lineNum">     343 </span>            :         tmp = RREG32_MC(0x5F);
<span class="lineNum">     344 </span>            :         seq_printf(m, &quot;MC_MISC_UMA_CNTL 0x%08x\n&quot;, tmp);
<span class="lineNum">     345 </span>            :         tmp = RREG32_MC(RS480_AGP_ADDRESS_SPACE_SIZE);
<span class="lineNum">     346 </span>            :         seq_printf(m, &quot;AGP_ADDRESS_SPACE_SIZE 0x%08x\n&quot;, tmp);
<span class="lineNum">     347 </span>            :         tmp = RREG32_MC(RS480_GART_CACHE_CNTRL);
<span class="lineNum">     348 </span>            :         seq_printf(m, &quot;GART_CACHE_CNTRL 0x%08x\n&quot;, tmp);
<span class="lineNum">     349 </span>            :         tmp = RREG32_MC(0x3B);
<span class="lineNum">     350 </span>            :         seq_printf(m, &quot;MC_GART_ERROR_ADDRESS 0x%08x\n&quot;, tmp);
<span class="lineNum">     351 </span>            :         tmp = RREG32_MC(0x3C);
<span class="lineNum">     352 </span>            :         seq_printf(m, &quot;MC_GART_ERROR_ADDRESS_HI 0x%08x\n&quot;, tmp);
<span class="lineNum">     353 </span>            :         tmp = RREG32_MC(0x30);
<span class="lineNum">     354 </span>            :         seq_printf(m, &quot;GART_ERROR_0 0x%08x\n&quot;, tmp);
<span class="lineNum">     355 </span>            :         tmp = RREG32_MC(0x31);
<span class="lineNum">     356 </span>            :         seq_printf(m, &quot;GART_ERROR_1 0x%08x\n&quot;, tmp);
<span class="lineNum">     357 </span>            :         tmp = RREG32_MC(0x32);
<span class="lineNum">     358 </span>            :         seq_printf(m, &quot;GART_ERROR_2 0x%08x\n&quot;, tmp);
<span class="lineNum">     359 </span>            :         tmp = RREG32_MC(0x33);
<span class="lineNum">     360 </span>            :         seq_printf(m, &quot;GART_ERROR_3 0x%08x\n&quot;, tmp);
<span class="lineNum">     361 </span>            :         tmp = RREG32_MC(0x34);
<span class="lineNum">     362 </span>            :         seq_printf(m, &quot;GART_ERROR_4 0x%08x\n&quot;, tmp);
<span class="lineNum">     363 </span>            :         tmp = RREG32_MC(0x35);
<span class="lineNum">     364 </span>            :         seq_printf(m, &quot;GART_ERROR_5 0x%08x\n&quot;, tmp);
<span class="lineNum">     365 </span>            :         tmp = RREG32_MC(0x36);
<span class="lineNum">     366 </span>            :         seq_printf(m, &quot;GART_ERROR_6 0x%08x\n&quot;, tmp);
<span class="lineNum">     367 </span>            :         tmp = RREG32_MC(0x37);
<span class="lineNum">     368 </span>            :         seq_printf(m, &quot;GART_ERROR_7 0x%08x\n&quot;, tmp);
<span class="lineNum">     369 </span>            :         return 0;
<span class="lineNum">     370 </span>            : }
<span class="lineNum">     371 </span>            : 
<span class="lineNum">     372 </span>            : static struct drm_info_list rs400_gart_info_list[] = {
<span class="lineNum">     373 </span>            :         {&quot;rs400_gart_info&quot;, rs400_debugfs_gart_info, 0, NULL},
<span class="lineNum">     374 </span>            : };
<a name="375"><span class="lineNum">     375 </span>            : #endif</a>
<span class="lineNum">     376 </span>            : 
<span class="lineNum">     377 </span><span class="lineNoCov">          0 : static int rs400_debugfs_pcie_gart_info_init(struct radeon_device *rdev)</span>
<span class="lineNum">     378 </span>            : {
<span class="lineNum">     379 </span>            : #if defined(CONFIG_DEBUG_FS)
<span class="lineNum">     380 </span>            :         return radeon_debugfs_add_files(rdev, rs400_gart_info_list, 1);
<span class="lineNum">     381 </span>            : #else
<span class="lineNum">     382 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">     383 </span>            : #endif
<a name="384"><span class="lineNum">     384 </span>            : }</a>
<span class="lineNum">     385 </span>            : 
<span class="lineNum">     386 </span><span class="lineNoCov">          0 : static void rs400_mc_program(struct radeon_device *rdev)</span>
<span class="lineNum">     387 </span>            : {
<span class="lineNum">     388 </span><span class="lineNoCov">          0 :         struct r100_mc_save save;</span>
<span class="lineNum">     389 </span>            : 
<span class="lineNum">     390 </span>            :         /* Stops all mc clients */
<span class="lineNum">     391 </span><span class="lineNoCov">          0 :         r100_mc_stop(rdev, &amp;save);</span>
<span class="lineNum">     392 </span>            : 
<span class="lineNum">     393 </span>            :         /* Wait for mc idle */
<span class="lineNum">     394 </span><span class="lineNoCov">          0 :         if (rs400_mc_wait_for_idle(rdev))</span>
<span class="lineNum">     395 </span><span class="lineNoCov">          0 :                 dev_warn(rdev-&gt;dev, &quot;rs400: Wait MC idle timeout before updating MC.\n&quot;);</span>
<span class="lineNum">     396 </span><span class="lineNoCov">          0 :         WREG32(R_000148_MC_FB_LOCATION,</span>
<span class="lineNum">     397 </span>            :                 S_000148_MC_FB_START(rdev-&gt;mc.vram_start &gt;&gt; 16) |
<span class="lineNum">     398 </span>            :                 S_000148_MC_FB_TOP(rdev-&gt;mc.vram_end &gt;&gt; 16));
<span class="lineNum">     399 </span>            : 
<span class="lineNum">     400 </span><span class="lineNoCov">          0 :         r100_mc_resume(rdev, &amp;save);</span>
<a name="401"><span class="lineNum">     401 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     402 </span>            : 
<span class="lineNum">     403 </span><span class="lineNoCov">          0 : static int rs400_startup(struct radeon_device *rdev)</span>
<span class="lineNum">     404 </span>            : {
<span class="lineNum">     405 </span>            :         int r;
<span class="lineNum">     406 </span>            : 
<span class="lineNum">     407 </span><span class="lineNoCov">          0 :         r100_set_common_regs(rdev);</span>
<span class="lineNum">     408 </span>            : 
<span class="lineNum">     409 </span><span class="lineNoCov">          0 :         rs400_mc_program(rdev);</span>
<span class="lineNum">     410 </span>            :         /* Resume clock */
<span class="lineNum">     411 </span><span class="lineNoCov">          0 :         r300_clock_startup(rdev);</span>
<span class="lineNum">     412 </span>            :         /* Initialize GPU configuration (# pipes, ...) */
<span class="lineNum">     413 </span><span class="lineNoCov">          0 :         rs400_gpu_init(rdev);</span>
<span class="lineNum">     414 </span><span class="lineNoCov">          0 :         r100_enable_bm(rdev);</span>
<span class="lineNum">     415 </span>            :         /* Initialize GART (initialize after TTM so we can allocate
<span class="lineNum">     416 </span>            :          * memory through TTM but finalize after TTM) */
<span class="lineNum">     417 </span><span class="lineNoCov">          0 :         r = rs400_gart_enable(rdev);</span>
<span class="lineNum">     418 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">     419 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     420 </span>            : 
<span class="lineNum">     421 </span>            :         /* allocate wb buffer */
<span class="lineNum">     422 </span><span class="lineNoCov">          0 :         r = radeon_wb_init(rdev);</span>
<span class="lineNum">     423 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">     424 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     425 </span>            : 
<span class="lineNum">     426 </span><span class="lineNoCov">          0 :         r = radeon_fence_driver_start_ring(rdev, RADEON_RING_TYPE_GFX_INDEX);</span>
<span class="lineNum">     427 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     428 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;failed initializing CP fences (%d).\n&quot;, r);</span>
<span class="lineNum">     429 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     430 </span>            :         }
<span class="lineNum">     431 </span>            : 
<span class="lineNum">     432 </span>            :         /* Enable IRQ */
<span class="lineNum">     433 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;irq.installed) {</span>
<span class="lineNum">     434 </span><span class="lineNoCov">          0 :                 r = radeon_irq_kms_init(rdev);</span>
<span class="lineNum">     435 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">     436 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">     437 </span>            :         }
<span class="lineNum">     438 </span>            : 
<span class="lineNum">     439 </span><span class="lineNoCov">          0 :         r100_irq_set(rdev);</span>
<span class="lineNum">     440 </span><span class="lineNoCov">          0 :         rdev-&gt;config.r300.hdp_cntl = RREG32(RADEON_HOST_PATH_CNTL);</span>
<span class="lineNum">     441 </span>            :         /* 1M ring buffer */
<span class="lineNum">     442 </span><span class="lineNoCov">          0 :         r = r100_cp_init(rdev, 1024 * 1024);</span>
<span class="lineNum">     443 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     444 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;failed initializing CP (%d).\n&quot;, r);</span>
<span class="lineNum">     445 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     446 </span>            :         }
<span class="lineNum">     447 </span>            : 
<span class="lineNum">     448 </span><span class="lineNoCov">          0 :         r = radeon_ib_pool_init(rdev);</span>
<span class="lineNum">     449 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     450 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;IB initialization failed (%d).\n&quot;, r);</span>
<span class="lineNum">     451 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     452 </span>            :         }
<span class="lineNum">     453 </span>            : 
<span class="lineNum">     454 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="455"><span class="lineNum">     455 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     456 </span>            : 
<span class="lineNum">     457 </span><span class="lineNoCov">          0 : int rs400_resume(struct radeon_device *rdev)</span>
<span class="lineNum">     458 </span>            : {
<span class="lineNum">     459 </span>            :         int r;
<span class="lineNum">     460 </span>            : 
<span class="lineNum">     461 </span>            :         /* Make sur GART are not working */
<span class="lineNum">     462 </span><span class="lineNoCov">          0 :         rs400_gart_disable(rdev);</span>
<span class="lineNum">     463 </span>            :         /* Resume clock before doing reset */
<span class="lineNum">     464 </span><span class="lineNoCov">          0 :         r300_clock_startup(rdev);</span>
<span class="lineNum">     465 </span>            :         /* setup MC before calling post tables */
<span class="lineNum">     466 </span><span class="lineNoCov">          0 :         rs400_mc_program(rdev);</span>
<span class="lineNum">     467 </span>            :         /* Reset gpu before posting otherwise ATOM will enter infinite loop */
<span class="lineNum">     468 </span><span class="lineNoCov">          0 :         if (radeon_asic_reset(rdev)) {</span>
<span class="lineNum">     469 </span><span class="lineNoCov">          0 :                 dev_warn(rdev-&gt;dev, &quot;GPU reset failed ! (0xE40=0x%08X, 0x7C0=0x%08X)\n&quot;,</span>
<span class="lineNum">     470 </span>            :                         RREG32(R_000E40_RBBM_STATUS),
<span class="lineNum">     471 </span>            :                         RREG32(R_0007C0_CP_STAT));
<span class="lineNum">     472 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     473 </span>            :         /* post */
<span class="lineNum">     474 </span><span class="lineNoCov">          0 :         radeon_combios_asic_init(rdev-&gt;ddev);</span>
<span class="lineNum">     475 </span>            :         /* Resume clock after posting */
<span class="lineNum">     476 </span><span class="lineNoCov">          0 :         r300_clock_startup(rdev);</span>
<span class="lineNum">     477 </span>            :         /* Initialize surface registers */
<span class="lineNum">     478 </span><span class="lineNoCov">          0 :         radeon_surface_init(rdev);</span>
<span class="lineNum">     479 </span>            : 
<span class="lineNum">     480 </span><span class="lineNoCov">          0 :         rdev-&gt;accel_working = true;</span>
<span class="lineNum">     481 </span><span class="lineNoCov">          0 :         r = rs400_startup(rdev);</span>
<span class="lineNum">     482 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     483 </span><span class="lineNoCov">          0 :                 rdev-&gt;accel_working = false;</span>
<span class="lineNum">     484 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     485 </span><span class="lineNoCov">          0 :         return r;</span>
<a name="486"><span class="lineNum">     486 </span>            : }</a>
<span class="lineNum">     487 </span>            : 
<span class="lineNum">     488 </span><span class="lineNoCov">          0 : int rs400_suspend(struct radeon_device *rdev)</span>
<span class="lineNum">     489 </span>            : {
<span class="lineNum">     490 </span><span class="lineNoCov">          0 :         radeon_pm_suspend(rdev);</span>
<span class="lineNum">     491 </span><span class="lineNoCov">          0 :         r100_cp_disable(rdev);</span>
<span class="lineNum">     492 </span><span class="lineNoCov">          0 :         radeon_wb_disable(rdev);</span>
<span class="lineNum">     493 </span><span class="lineNoCov">          0 :         r100_irq_disable(rdev);</span>
<span class="lineNum">     494 </span><span class="lineNoCov">          0 :         rs400_gart_disable(rdev);</span>
<span class="lineNum">     495 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="496"><span class="lineNum">     496 </span>            : }</a>
<span class="lineNum">     497 </span>            : 
<span class="lineNum">     498 </span><span class="lineNoCov">          0 : void rs400_fini(struct radeon_device *rdev)</span>
<span class="lineNum">     499 </span>            : {
<span class="lineNum">     500 </span><span class="lineNoCov">          0 :         radeon_pm_fini(rdev);</span>
<span class="lineNum">     501 </span><span class="lineNoCov">          0 :         r100_cp_fini(rdev);</span>
<span class="lineNum">     502 </span><span class="lineNoCov">          0 :         radeon_wb_fini(rdev);</span>
<span class="lineNum">     503 </span><span class="lineNoCov">          0 :         radeon_ib_pool_fini(rdev);</span>
<span class="lineNum">     504 </span><span class="lineNoCov">          0 :         radeon_gem_fini(rdev);</span>
<span class="lineNum">     505 </span><span class="lineNoCov">          0 :         rs400_gart_fini(rdev);</span>
<span class="lineNum">     506 </span><span class="lineNoCov">          0 :         radeon_irq_kms_fini(rdev);</span>
<span class="lineNum">     507 </span><span class="lineNoCov">          0 :         radeon_fence_driver_fini(rdev);</span>
<span class="lineNum">     508 </span><span class="lineNoCov">          0 :         radeon_bo_fini(rdev);</span>
<span class="lineNum">     509 </span><span class="lineNoCov">          0 :         radeon_atombios_fini(rdev);</span>
<span class="lineNum">     510 </span><span class="lineNoCov">          0 :         kfree(rdev-&gt;bios);</span>
<span class="lineNum">     511 </span><span class="lineNoCov">          0 :         rdev-&gt;bios = NULL;</span>
<a name="512"><span class="lineNum">     512 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     513 </span>            : 
<span class="lineNum">     514 </span><span class="lineNoCov">          0 : int rs400_init(struct radeon_device *rdev)</span>
<span class="lineNum">     515 </span>            : {
<span class="lineNum">     516 </span>            :         int r;
<span class="lineNum">     517 </span>            : 
<span class="lineNum">     518 </span>            :         /* Disable VGA */
<span class="lineNum">     519 </span><span class="lineNoCov">          0 :         r100_vga_render_disable(rdev);</span>
<span class="lineNum">     520 </span>            :         /* Initialize scratch registers */
<span class="lineNum">     521 </span><span class="lineNoCov">          0 :         radeon_scratch_init(rdev);</span>
<span class="lineNum">     522 </span>            :         /* Initialize surface registers */
<span class="lineNum">     523 </span><span class="lineNoCov">          0 :         radeon_surface_init(rdev);</span>
<span class="lineNum">     524 </span>            :         /* TODO: disable VGA need to use VGA request */
<span class="lineNum">     525 </span>            :         /* restore some register to sane defaults */
<span class="lineNum">     526 </span><span class="lineNoCov">          0 :         r100_restore_sanity(rdev);</span>
<span class="lineNum">     527 </span>            :         /* BIOS*/
<span class="lineNum">     528 </span><span class="lineNoCov">          0 :         if (!radeon_get_bios(rdev)) {</span>
<span class="lineNum">     529 </span><span class="lineNoCov">          0 :                 if (ASIC_IS_AVIVO(rdev))</span>
<span class="lineNum">     530 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">     531 </span>            :         }
<span class="lineNum">     532 </span><span class="lineNoCov">          0 :         if (rdev-&gt;is_atom_bios) {</span>
<span class="lineNum">     533 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;Expecting combios for RS400/RS480 GPU\n&quot;);</span>
<span class="lineNum">     534 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     535 </span>            :         } else {
<span class="lineNum">     536 </span><span class="lineNoCov">          0 :                 r = radeon_combios_init(rdev);</span>
<span class="lineNum">     537 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">     538 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">     539 </span>            :         }
<span class="lineNum">     540 </span>            :         /* Reset gpu before posting otherwise ATOM will enter infinite loop */
<span class="lineNum">     541 </span><span class="lineNoCov">          0 :         if (radeon_asic_reset(rdev)) {</span>
<span class="lineNum">     542 </span><span class="lineNoCov">          0 :                 dev_warn(rdev-&gt;dev,</span>
<span class="lineNum">     543 </span>            :                         &quot;GPU reset failed ! (0xE40=0x%08X, 0x7C0=0x%08X)\n&quot;,
<span class="lineNum">     544 </span>            :                         RREG32(R_000E40_RBBM_STATUS),
<span class="lineNum">     545 </span>            :                         RREG32(R_0007C0_CP_STAT));
<span class="lineNum">     546 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     547 </span>            :         /* check if cards are posted or not */
<span class="lineNum">     548 </span><span class="lineNoCov">          0 :         if (radeon_boot_test_post_card(rdev) == false)</span>
<span class="lineNum">     549 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     550 </span>            : 
<span class="lineNum">     551 </span>            :         /* Initialize clocks */
<span class="lineNum">     552 </span><span class="lineNoCov">          0 :         radeon_get_clock_info(rdev-&gt;ddev);</span>
<span class="lineNum">     553 </span>            :         /* initialize memory controller */
<span class="lineNum">     554 </span><span class="lineNoCov">          0 :         rs400_mc_init(rdev);</span>
<span class="lineNum">     555 </span>            :         /* Fence driver */
<span class="lineNum">     556 </span><span class="lineNoCov">          0 :         r = radeon_fence_driver_init(rdev);</span>
<span class="lineNum">     557 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">     558 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     559 </span>            :         /* Memory manager */
<span class="lineNum">     560 </span><span class="lineNoCov">          0 :         r = radeon_bo_init(rdev);</span>
<span class="lineNum">     561 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">     562 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     563 </span><span class="lineNoCov">          0 :         r = rs400_gart_init(rdev);</span>
<span class="lineNum">     564 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">     565 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     566 </span><span class="lineNoCov">          0 :         r300_set_reg_safe(rdev);</span>
<span class="lineNum">     567 </span>            : 
<span class="lineNum">     568 </span>            :         /* Initialize power management */
<span class="lineNum">     569 </span><span class="lineNoCov">          0 :         radeon_pm_init(rdev);</span>
<span class="lineNum">     570 </span>            : 
<span class="lineNum">     571 </span><span class="lineNoCov">          0 :         rdev-&gt;accel_working = true;</span>
<span class="lineNum">     572 </span><span class="lineNoCov">          0 :         r = rs400_startup(rdev);</span>
<span class="lineNum">     573 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     574 </span>            :                 /* Somethings want wront with the accel init stop accel */
<span class="lineNum">     575 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;Disabling GPU acceleration\n&quot;);</span>
<span class="lineNum">     576 </span><span class="lineNoCov">          0 :                 r100_cp_fini(rdev);</span>
<span class="lineNum">     577 </span><span class="lineNoCov">          0 :                 radeon_wb_fini(rdev);</span>
<span class="lineNum">     578 </span><span class="lineNoCov">          0 :                 radeon_ib_pool_fini(rdev);</span>
<span class="lineNum">     579 </span><span class="lineNoCov">          0 :                 rs400_gart_fini(rdev);</span>
<span class="lineNum">     580 </span><span class="lineNoCov">          0 :                 radeon_irq_kms_fini(rdev);</span>
<span class="lineNum">     581 </span><span class="lineNoCov">          0 :                 rdev-&gt;accel_working = false;</span>
<span class="lineNum">     582 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     583 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">     584 </span><span class="lineNoCov">          0 : }</span>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
