<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\hra\Documents\github\wave_table_sound\gowin\wave_table_sound\impl\gwsynthesis\wave_table_sound.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\hra\Documents\github\wave_table_sound\gowin\wave_table_sound\src\wave_table_sound.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\hra\Documents\github\wave_table_sound\gowin\wave_table_sound\src\wave_table_sound.sdc</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.2.01Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-UV4LQ100C6/I5</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Nov 01 22:07:06 2021
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2019 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>17370</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>4545</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>44.000</td>
<td>22.727
<td>0.000</td>
<td>22.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Fmax</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>28.152(MHz)</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>8.478</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[6]_ins11728/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>34.922</td>
</tr>
<tr>
<td>2</td>
<td>8.974</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[6]_ins11668/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>34.426</td>
</tr>
<tr>
<td>3</td>
<td>9.117</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[6]_ins11698/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>34.283</td>
</tr>
<tr>
<td>4</td>
<td>10.006</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[6]_ins11638/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>33.394</td>
</tr>
<tr>
<td>5</td>
<td>10.013</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[5]_ins11699/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>33.387</td>
</tr>
<tr>
<td>6</td>
<td>10.013</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[5]_ins11639/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>33.387</td>
</tr>
<tr>
<td>7</td>
<td>10.149</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[6]_ins11608/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>33.251</td>
</tr>
<tr>
<td>8</td>
<td>10.194</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[5]_ins11609/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>33.206</td>
</tr>
<tr>
<td>9</td>
<td>10.337</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[4]_ins11700/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>33.063</td>
</tr>
<tr>
<td>10</td>
<td>10.337</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[4]_ins11670/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>33.063</td>
</tr>
<tr>
<td>11</td>
<td>10.337</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[4]_ins11610/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>33.063</td>
</tr>
<tr>
<td>12</td>
<td>10.338</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[5]_ins11669/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>33.062</td>
</tr>
<tr>
<td>13</td>
<td>11.062</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[3]_ins11731/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>32.338</td>
</tr>
<tr>
<td>14</td>
<td>11.150</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[2]_ins11642/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>32.250</td>
</tr>
<tr>
<td>15</td>
<td>11.150</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[2]_ins11612/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>32.250</td>
</tr>
<tr>
<td>16</td>
<td>11.215</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[3]_ins11611/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>32.185</td>
</tr>
<tr>
<td>17</td>
<td>11.315</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[2]_ins11672/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>32.085</td>
</tr>
<tr>
<td>18</td>
<td>11.367</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[3]_ins11671/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>32.033</td>
</tr>
<tr>
<td>19</td>
<td>11.367</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[3]_ins11641/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>32.033</td>
</tr>
<tr>
<td>20</td>
<td>11.369</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[4]_ins11640/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>32.031</td>
</tr>
<tr>
<td>21</td>
<td>11.394</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[4]_ins11730/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>32.006</td>
</tr>
<tr>
<td>22</td>
<td>11.819</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[1]_ins11733/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>31.581</td>
</tr>
<tr>
<td>23</td>
<td>11.819</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[1]_ins11673/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>31.581</td>
</tr>
<tr>
<td>24</td>
<td>11.908</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[3]_ins11701/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>31.492</td>
</tr>
<tr>
<td>25</td>
<td>12.016</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[2]_ins11702/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>31.384</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.408</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[3]_ins11378/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins14291/DI3</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>2</td>
<td>0.412</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[5]_ins11376/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins14291/DI5</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>3</td>
<td>0.570</td>
<td>u_wts_core/u_wts_register/sram_d[7]_ins12165/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[7]_ins11374/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>4</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[15]_ins11810/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[16]_ins11809/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>5</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[11]_ins11791/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[12]_ins11790/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>6</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[2]_ins11777/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[3]_ins11776/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>7</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[11]_ins11768/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[12]_ins11767/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>8</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[4]_ins11798/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[5]_ins11797/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>9</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[6]_ins11750/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[7]_ins11749/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>10</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[14]_ins11742/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[15]_ins11741/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>11</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[15]_ins11741/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[16]_ins11740/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>12</td>
<td>0.576</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[10]_ins11815/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[11]_ins11814/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>13</td>
<td>0.576</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[9]_ins11793/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[10]_ins11792/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>14</td>
<td>0.576</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[14]_ins11788/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[15]_ins11787/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>15</td>
<td>0.576</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[7]_ins11772/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[8]_ins11771/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>16</td>
<td>0.576</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[8]_ins11794/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[9]_ins11793/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>17</td>
<td>0.576</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[9]_ins11770/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[10]_ins11769/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>18</td>
<td>0.576</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[12]_ins11767/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[13]_ins11766/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>19</td>
<td>0.576</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[9]_ins11747/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[10]_ins11746/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>20</td>
<td>0.675</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[7]_ins11374/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins14291/DI7</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.835</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[4]_ins11826/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[4]_ins11826/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_counter[3]_ins11782/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_counter[3]_ins11782/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.708</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_counter[1]_ins11761/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_counter[1]_ins11761/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>24</td>
<td>0.708</td>
<td>u_wts_core/u_wts_register/ff_rddata[0]_ins12884/Q</td>
<td>u_wts_core/u_wts_register/ff_rddata[0]_ins12884/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>25</td>
<td>0.708</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_counter[1]_ins11784/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_counter[1]_ins11784/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ff_nwr1_ins11357</td>
</tr>
<tr>
<td>2</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ff_nwr2_ins11359</td>
</tr>
<tr>
<td>3</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_id[1]_ins11364</td>
</tr>
<tr>
<td>4</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_a[1]_ins11372</td>
</tr>
<tr>
<td>5</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_out[7]_ins11412</td>
</tr>
<tr>
<td>6</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[1]_ins12920</td>
</tr>
<tr>
<td>7</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_counter_b[2]_ins11485</td>
</tr>
<tr>
<td>8</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[1]_ins11613</td>
</tr>
<tr>
<td>9</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_a[7]_ins11961</td>
</tr>
<tr>
<td>10</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_wts_core/u_wts_register/reg_sr_e0[1]_ins12481</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.478</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.815</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[6]_ins11728</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>456</td>
<td>R4C8[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/Q</td>
</tr>
<tr>
<td>8.803</td>
<td>5.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins17041/I0</td>
</tr>
<tr>
<td>9.625</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>136</td>
<td>R13C9[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins17041/F</td>
</tr>
<tr>
<td>15.198</td>
<td>5.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17367/I1</td>
</tr>
<tr>
<td>16.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17367/F</td>
</tr>
<tr>
<td>17.787</td>
<td>1.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17878/I2</td>
</tr>
<tr>
<td>18.819</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17878/F</td>
</tr>
<tr>
<td>18.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17880/I0</td>
</tr>
<tr>
<td>18.968</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17880/O</td>
</tr>
<tr>
<td>19.798</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17018/I2</td>
</tr>
<tr>
<td>20.897</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C20[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17018/F</td>
</tr>
<tr>
<td>22.069</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[14]_ins17096/I3</td>
</tr>
<tr>
<td>23.101</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[14]_ins17096/F</td>
</tr>
<tr>
<td>25.216</td>
<td>2.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17083/I1</td>
</tr>
<tr>
<td>26.248</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17083/F</td>
</tr>
<tr>
<td>27.712</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16952/I0</td>
</tr>
<tr>
<td>28.534</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C22[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16952/F</td>
</tr>
<tr>
<td>29.837</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C23[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14474/I1</td>
</tr>
<tr>
<td>30.387</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14474/COUT</td>
</tr>
<tr>
<td>30.387</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C23[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14475/CIN</td>
</tr>
<tr>
<td>30.444</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C23[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14475/COUT</td>
</tr>
<tr>
<td>30.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C23[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[6]_ins14476/CIN</td>
</tr>
<tr>
<td>30.972</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[6]_ins14476/SUM</td>
</tr>
<tr>
<td>31.391</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17365/I1</td>
</tr>
<tr>
<td>32.423</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17365/F</td>
</tr>
<tr>
<td>33.877</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins16951/I1</td>
</tr>
<tr>
<td>34.976</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins16951/F</td>
</tr>
<tr>
<td>37.815</td>
<td>2.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[6]_ins11728/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[6]_ins11728/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[6]_ins11728</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C18[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[6]_ins11728</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.353, 29.646%; route: 24.110, 69.041%; tC2Q: 0.458, 1.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.974</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.319</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[6]_ins11668</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>456</td>
<td>R4C8[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/Q</td>
</tr>
<tr>
<td>8.803</td>
<td>5.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins17041/I0</td>
</tr>
<tr>
<td>9.625</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>136</td>
<td>R13C9[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins17041/F</td>
</tr>
<tr>
<td>15.198</td>
<td>5.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17367/I1</td>
</tr>
<tr>
<td>16.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17367/F</td>
</tr>
<tr>
<td>17.787</td>
<td>1.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17878/I2</td>
</tr>
<tr>
<td>18.819</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17878/F</td>
</tr>
<tr>
<td>18.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17880/I0</td>
</tr>
<tr>
<td>18.968</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17880/O</td>
</tr>
<tr>
<td>19.798</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17018/I2</td>
</tr>
<tr>
<td>20.897</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C20[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17018/F</td>
</tr>
<tr>
<td>22.069</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[14]_ins17096/I3</td>
</tr>
<tr>
<td>23.101</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[14]_ins17096/F</td>
</tr>
<tr>
<td>25.216</td>
<td>2.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17083/I1</td>
</tr>
<tr>
<td>26.248</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17083/F</td>
</tr>
<tr>
<td>27.712</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16952/I0</td>
</tr>
<tr>
<td>28.534</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C22[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16952/F</td>
</tr>
<tr>
<td>29.837</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C23[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14474/I1</td>
</tr>
<tr>
<td>30.387</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14474/COUT</td>
</tr>
<tr>
<td>30.387</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C23[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14475/CIN</td>
</tr>
<tr>
<td>30.444</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C23[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14475/COUT</td>
</tr>
<tr>
<td>30.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C23[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[6]_ins14476/CIN</td>
</tr>
<tr>
<td>30.972</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[6]_ins14476/SUM</td>
</tr>
<tr>
<td>31.391</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17365/I1</td>
</tr>
<tr>
<td>32.423</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17365/F</td>
</tr>
<tr>
<td>33.877</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins16951/I1</td>
</tr>
<tr>
<td>34.976</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins16951/F</td>
</tr>
<tr>
<td>37.319</td>
<td>2.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[6]_ins11668/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[6]_ins11668/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[6]_ins11668</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C16[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[6]_ins11668</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.353, 30.073%; route: 23.615, 68.596%; tC2Q: 0.458, 1.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[6]_ins11698</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>456</td>
<td>R4C8[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/Q</td>
</tr>
<tr>
<td>8.803</td>
<td>5.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins17041/I0</td>
</tr>
<tr>
<td>9.625</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>136</td>
<td>R13C9[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins17041/F</td>
</tr>
<tr>
<td>15.198</td>
<td>5.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17367/I1</td>
</tr>
<tr>
<td>16.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17367/F</td>
</tr>
<tr>
<td>17.787</td>
<td>1.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17878/I2</td>
</tr>
<tr>
<td>18.819</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17878/F</td>
</tr>
<tr>
<td>18.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17880/I0</td>
</tr>
<tr>
<td>18.968</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17880/O</td>
</tr>
<tr>
<td>19.798</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17018/I2</td>
</tr>
<tr>
<td>20.897</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C20[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17018/F</td>
</tr>
<tr>
<td>22.069</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[14]_ins17096/I3</td>
</tr>
<tr>
<td>23.101</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[14]_ins17096/F</td>
</tr>
<tr>
<td>25.216</td>
<td>2.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17083/I1</td>
</tr>
<tr>
<td>26.248</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17083/F</td>
</tr>
<tr>
<td>27.712</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16952/I0</td>
</tr>
<tr>
<td>28.534</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C22[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16952/F</td>
</tr>
<tr>
<td>29.837</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C23[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14474/I1</td>
</tr>
<tr>
<td>30.387</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14474/COUT</td>
</tr>
<tr>
<td>30.387</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C23[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14475/CIN</td>
</tr>
<tr>
<td>30.444</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C23[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14475/COUT</td>
</tr>
<tr>
<td>30.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C23[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[6]_ins14476/CIN</td>
</tr>
<tr>
<td>30.972</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[6]_ins14476/SUM</td>
</tr>
<tr>
<td>31.391</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17365/I1</td>
</tr>
<tr>
<td>32.423</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17365/F</td>
</tr>
<tr>
<td>33.877</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins16951/I1</td>
</tr>
<tr>
<td>34.976</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins16951/F</td>
</tr>
<tr>
<td>37.175</td>
<td>2.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[6]_ins11698/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[6]_ins11698/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[6]_ins11698</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[6]_ins11698</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.353, 30.199%; route: 23.471, 68.464%; tC2Q: 0.458, 1.337%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[6]_ins11638</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>456</td>
<td>R4C8[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/Q</td>
</tr>
<tr>
<td>8.803</td>
<td>5.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins17041/I0</td>
</tr>
<tr>
<td>9.625</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>136</td>
<td>R13C9[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins17041/F</td>
</tr>
<tr>
<td>15.198</td>
<td>5.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17367/I1</td>
</tr>
<tr>
<td>16.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17367/F</td>
</tr>
<tr>
<td>17.787</td>
<td>1.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17878/I2</td>
</tr>
<tr>
<td>18.819</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17878/F</td>
</tr>
<tr>
<td>18.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17880/I0</td>
</tr>
<tr>
<td>18.968</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17880/O</td>
</tr>
<tr>
<td>19.798</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17018/I2</td>
</tr>
<tr>
<td>20.897</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C20[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17018/F</td>
</tr>
<tr>
<td>22.069</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[14]_ins17096/I3</td>
</tr>
<tr>
<td>23.101</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[14]_ins17096/F</td>
</tr>
<tr>
<td>25.216</td>
<td>2.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17083/I1</td>
</tr>
<tr>
<td>26.248</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17083/F</td>
</tr>
<tr>
<td>27.712</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16952/I0</td>
</tr>
<tr>
<td>28.534</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C22[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16952/F</td>
</tr>
<tr>
<td>29.837</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C23[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14474/I1</td>
</tr>
<tr>
<td>30.387</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14474/COUT</td>
</tr>
<tr>
<td>30.387</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C23[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14475/CIN</td>
</tr>
<tr>
<td>30.444</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C23[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14475/COUT</td>
</tr>
<tr>
<td>30.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C23[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[6]_ins14476/CIN</td>
</tr>
<tr>
<td>30.972</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[6]_ins14476/SUM</td>
</tr>
<tr>
<td>31.391</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17365/I1</td>
</tr>
<tr>
<td>32.423</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17365/F</td>
</tr>
<tr>
<td>33.877</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins16951/I1</td>
</tr>
<tr>
<td>34.976</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins16951/F</td>
</tr>
<tr>
<td>36.287</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[6]_ins11638/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[6]_ins11638/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[6]_ins11638</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[6]_ins11638</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.353, 31.002%; route: 22.583, 67.625%; tC2Q: 0.458, 1.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.013</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.279</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[5]_ins11699</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>456</td>
<td>R4C8[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/Q</td>
</tr>
<tr>
<td>8.803</td>
<td>5.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins17041/I0</td>
</tr>
<tr>
<td>9.625</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>136</td>
<td>R13C9[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins17041/F</td>
</tr>
<tr>
<td>15.198</td>
<td>5.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17367/I1</td>
</tr>
<tr>
<td>16.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17367/F</td>
</tr>
<tr>
<td>17.787</td>
<td>1.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17878/I2</td>
</tr>
<tr>
<td>18.819</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17878/F</td>
</tr>
<tr>
<td>18.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17880/I0</td>
</tr>
<tr>
<td>18.968</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17880/O</td>
</tr>
<tr>
<td>19.798</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17018/I2</td>
</tr>
<tr>
<td>20.897</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C20[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17018/F</td>
</tr>
<tr>
<td>22.069</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[14]_ins17096/I3</td>
</tr>
<tr>
<td>23.101</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[14]_ins17096/F</td>
</tr>
<tr>
<td>25.216</td>
<td>2.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17083/I1</td>
</tr>
<tr>
<td>26.248</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17083/F</td>
</tr>
<tr>
<td>27.712</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16952/I0</td>
</tr>
<tr>
<td>28.534</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C22[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16952/F</td>
</tr>
<tr>
<td>29.837</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C23[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14474/I1</td>
</tr>
<tr>
<td>30.387</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14474/COUT</td>
</tr>
<tr>
<td>30.387</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C23[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14475/CIN</td>
</tr>
<tr>
<td>30.950</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C23[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14475/SUM</td>
</tr>
<tr>
<td>32.086</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[5]_ins16950/I1</td>
</tr>
<tr>
<td>33.118</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C21[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[5]_ins16950/F</td>
</tr>
<tr>
<td>36.279</td>
<td>3.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[5]_ins11699/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[5]_ins11699/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[5]_ins11699</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C17[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[5]_ins11699</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.232, 27.652%; route: 23.696, 70.975%; tC2Q: 0.458, 1.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.013</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.279</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[5]_ins11639</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>456</td>
<td>R4C8[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/Q</td>
</tr>
<tr>
<td>8.803</td>
<td>5.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins17041/I0</td>
</tr>
<tr>
<td>9.625</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>136</td>
<td>R13C9[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins17041/F</td>
</tr>
<tr>
<td>15.198</td>
<td>5.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17367/I1</td>
</tr>
<tr>
<td>16.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17367/F</td>
</tr>
<tr>
<td>17.787</td>
<td>1.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17878/I2</td>
</tr>
<tr>
<td>18.819</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17878/F</td>
</tr>
<tr>
<td>18.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17880/I0</td>
</tr>
<tr>
<td>18.968</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17880/O</td>
</tr>
<tr>
<td>19.798</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17018/I2</td>
</tr>
<tr>
<td>20.897</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C20[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17018/F</td>
</tr>
<tr>
<td>22.069</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[14]_ins17096/I3</td>
</tr>
<tr>
<td>23.101</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[14]_ins17096/F</td>
</tr>
<tr>
<td>25.216</td>
<td>2.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17083/I1</td>
</tr>
<tr>
<td>26.248</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17083/F</td>
</tr>
<tr>
<td>27.712</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16952/I0</td>
</tr>
<tr>
<td>28.534</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C22[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16952/F</td>
</tr>
<tr>
<td>29.837</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C23[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14474/I1</td>
</tr>
<tr>
<td>30.387</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14474/COUT</td>
</tr>
<tr>
<td>30.387</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C23[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14475/CIN</td>
</tr>
<tr>
<td>30.950</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C23[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14475/SUM</td>
</tr>
<tr>
<td>32.086</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[5]_ins16950/I1</td>
</tr>
<tr>
<td>33.118</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C21[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[5]_ins16950/F</td>
</tr>
<tr>
<td>36.279</td>
<td>3.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[5]_ins11639/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[5]_ins11639/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[5]_ins11639</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C17[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[5]_ins11639</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.232, 27.652%; route: 23.696, 70.975%; tC2Q: 0.458, 1.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.149</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.143</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[6]_ins11608</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>456</td>
<td>R4C8[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/Q</td>
</tr>
<tr>
<td>8.803</td>
<td>5.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins17041/I0</td>
</tr>
<tr>
<td>9.625</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>136</td>
<td>R13C9[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins17041/F</td>
</tr>
<tr>
<td>15.198</td>
<td>5.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17367/I1</td>
</tr>
<tr>
<td>16.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17367/F</td>
</tr>
<tr>
<td>17.787</td>
<td>1.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17878/I2</td>
</tr>
<tr>
<td>18.819</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17878/F</td>
</tr>
<tr>
<td>18.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17880/I0</td>
</tr>
<tr>
<td>18.968</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17880/O</td>
</tr>
<tr>
<td>19.798</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17018/I2</td>
</tr>
<tr>
<td>20.897</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C20[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17018/F</td>
</tr>
<tr>
<td>22.069</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[14]_ins17096/I3</td>
</tr>
<tr>
<td>23.101</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[14]_ins17096/F</td>
</tr>
<tr>
<td>25.216</td>
<td>2.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17083/I1</td>
</tr>
<tr>
<td>26.248</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17083/F</td>
</tr>
<tr>
<td>27.712</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16952/I0</td>
</tr>
<tr>
<td>28.534</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C22[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16952/F</td>
</tr>
<tr>
<td>29.837</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C23[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14474/I1</td>
</tr>
<tr>
<td>30.387</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14474/COUT</td>
</tr>
<tr>
<td>30.387</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C23[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14475/CIN</td>
</tr>
<tr>
<td>30.444</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C23[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14475/COUT</td>
</tr>
<tr>
<td>30.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C23[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[6]_ins14476/CIN</td>
</tr>
<tr>
<td>30.972</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[6]_ins14476/SUM</td>
</tr>
<tr>
<td>31.391</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17365/I1</td>
</tr>
<tr>
<td>32.423</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17365/F</td>
</tr>
<tr>
<td>33.877</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins16951/I1</td>
</tr>
<tr>
<td>34.976</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins16951/F</td>
</tr>
<tr>
<td>36.143</td>
<td>1.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[6]_ins11608/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[6]_ins11608/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[6]_ins11608</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[6]_ins11608</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.353, 31.136%; route: 22.439, 67.485%; tC2Q: 0.458, 1.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.099</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[5]_ins11609</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>456</td>
<td>R4C8[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/Q</td>
</tr>
<tr>
<td>8.803</td>
<td>5.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins17041/I0</td>
</tr>
<tr>
<td>9.625</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>136</td>
<td>R13C9[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins17041/F</td>
</tr>
<tr>
<td>15.198</td>
<td>5.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17367/I1</td>
</tr>
<tr>
<td>16.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17367/F</td>
</tr>
<tr>
<td>17.787</td>
<td>1.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17878/I2</td>
</tr>
<tr>
<td>18.819</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17878/F</td>
</tr>
<tr>
<td>18.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17880/I0</td>
</tr>
<tr>
<td>18.968</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17880/O</td>
</tr>
<tr>
<td>19.798</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17018/I2</td>
</tr>
<tr>
<td>20.897</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C20[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17018/F</td>
</tr>
<tr>
<td>22.069</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[14]_ins17096/I3</td>
</tr>
<tr>
<td>23.101</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[14]_ins17096/F</td>
</tr>
<tr>
<td>25.216</td>
<td>2.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17083/I1</td>
</tr>
<tr>
<td>26.248</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17083/F</td>
</tr>
<tr>
<td>27.712</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16952/I0</td>
</tr>
<tr>
<td>28.534</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C22[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16952/F</td>
</tr>
<tr>
<td>29.837</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C23[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14474/I1</td>
</tr>
<tr>
<td>30.387</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14474/COUT</td>
</tr>
<tr>
<td>30.387</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C23[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14475/CIN</td>
</tr>
<tr>
<td>30.950</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C23[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14475/SUM</td>
</tr>
<tr>
<td>32.086</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[5]_ins16950/I1</td>
</tr>
<tr>
<td>33.118</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C21[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[5]_ins16950/F</td>
</tr>
<tr>
<td>36.099</td>
<td>2.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[5]_ins11609/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[5]_ins11609/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[5]_ins11609</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C16[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[5]_ins11609</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.232, 27.802%; route: 23.515, 70.817%; tC2Q: 0.458, 1.380%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.956</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[4]_ins11700</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>456</td>
<td>R4C8[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/Q</td>
</tr>
<tr>
<td>8.803</td>
<td>5.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins17041/I0</td>
</tr>
<tr>
<td>9.625</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>136</td>
<td>R13C9[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins17041/F</td>
</tr>
<tr>
<td>15.198</td>
<td>5.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17367/I1</td>
</tr>
<tr>
<td>16.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17367/F</td>
</tr>
<tr>
<td>17.787</td>
<td>1.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17878/I2</td>
</tr>
<tr>
<td>18.819</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17878/F</td>
</tr>
<tr>
<td>18.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17880/I0</td>
</tr>
<tr>
<td>18.968</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17880/O</td>
</tr>
<tr>
<td>19.798</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17018/I2</td>
</tr>
<tr>
<td>20.897</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C20[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17018/F</td>
</tr>
<tr>
<td>22.069</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[14]_ins17096/I3</td>
</tr>
<tr>
<td>23.101</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[14]_ins17096/F</td>
</tr>
<tr>
<td>25.216</td>
<td>2.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17083/I1</td>
</tr>
<tr>
<td>26.248</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17083/F</td>
</tr>
<tr>
<td>27.712</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16284/I1</td>
</tr>
<tr>
<td>28.534</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16284/F</td>
</tr>
<tr>
<td>29.338</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins14470/I1</td>
</tr>
<tr>
<td>29.888</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins14470/COUT</td>
</tr>
<tr>
<td>29.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C22[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14471/CIN</td>
</tr>
<tr>
<td>29.945</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14471/COUT</td>
</tr>
<tr>
<td>29.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C22[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14472/CIN</td>
</tr>
<tr>
<td>30.002</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14472/COUT</td>
</tr>
<tr>
<td>30.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C22[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14473/CIN</td>
</tr>
<tr>
<td>30.059</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C22[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14473/COUT</td>
</tr>
<tr>
<td>30.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C23[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14474/CIN</td>
</tr>
<tr>
<td>30.622</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14474/SUM</td>
</tr>
<tr>
<td>31.757</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[4]_ins16949/I1</td>
</tr>
<tr>
<td>32.789</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C22[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[4]_ins16949/F</td>
</tr>
<tr>
<td>35.956</td>
<td>3.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[4]_ins11700/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[4]_ins11700/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[4]_ins11700</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C16[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[4]_ins11700</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.403, 28.440%; route: 23.202, 70.174%; tC2Q: 0.458, 1.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.956</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[4]_ins11670</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>456</td>
<td>R4C8[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/Q</td>
</tr>
<tr>
<td>8.803</td>
<td>5.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins17041/I0</td>
</tr>
<tr>
<td>9.625</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>136</td>
<td>R13C9[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins17041/F</td>
</tr>
<tr>
<td>15.198</td>
<td>5.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17367/I1</td>
</tr>
<tr>
<td>16.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17367/F</td>
</tr>
<tr>
<td>17.787</td>
<td>1.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17878/I2</td>
</tr>
<tr>
<td>18.819</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17878/F</td>
</tr>
<tr>
<td>18.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17880/I0</td>
</tr>
<tr>
<td>18.968</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17880/O</td>
</tr>
<tr>
<td>19.798</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17018/I2</td>
</tr>
<tr>
<td>20.897</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C20[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17018/F</td>
</tr>
<tr>
<td>22.069</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[14]_ins17096/I3</td>
</tr>
<tr>
<td>23.101</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[14]_ins17096/F</td>
</tr>
<tr>
<td>25.216</td>
<td>2.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17083/I1</td>
</tr>
<tr>
<td>26.248</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17083/F</td>
</tr>
<tr>
<td>27.712</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16284/I1</td>
</tr>
<tr>
<td>28.534</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16284/F</td>
</tr>
<tr>
<td>29.338</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins14470/I1</td>
</tr>
<tr>
<td>29.888</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins14470/COUT</td>
</tr>
<tr>
<td>29.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C22[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14471/CIN</td>
</tr>
<tr>
<td>29.945</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14471/COUT</td>
</tr>
<tr>
<td>29.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C22[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14472/CIN</td>
</tr>
<tr>
<td>30.002</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14472/COUT</td>
</tr>
<tr>
<td>30.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C22[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14473/CIN</td>
</tr>
<tr>
<td>30.059</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C22[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14473/COUT</td>
</tr>
<tr>
<td>30.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C23[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14474/CIN</td>
</tr>
<tr>
<td>30.622</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14474/SUM</td>
</tr>
<tr>
<td>31.757</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[4]_ins16949/I1</td>
</tr>
<tr>
<td>32.789</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C22[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[4]_ins16949/F</td>
</tr>
<tr>
<td>35.956</td>
<td>3.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[4]_ins11670/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[4]_ins11670/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[4]_ins11670</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C15[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[4]_ins11670</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.403, 28.440%; route: 23.202, 70.174%; tC2Q: 0.458, 1.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.956</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[4]_ins11610</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>456</td>
<td>R4C8[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/Q</td>
</tr>
<tr>
<td>8.803</td>
<td>5.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins17041/I0</td>
</tr>
<tr>
<td>9.625</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>136</td>
<td>R13C9[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins17041/F</td>
</tr>
<tr>
<td>15.198</td>
<td>5.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17367/I1</td>
</tr>
<tr>
<td>16.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17367/F</td>
</tr>
<tr>
<td>17.787</td>
<td>1.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17878/I2</td>
</tr>
<tr>
<td>18.819</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17878/F</td>
</tr>
<tr>
<td>18.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17880/I0</td>
</tr>
<tr>
<td>18.968</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17880/O</td>
</tr>
<tr>
<td>19.798</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17018/I2</td>
</tr>
<tr>
<td>20.897</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C20[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17018/F</td>
</tr>
<tr>
<td>22.069</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[14]_ins17096/I3</td>
</tr>
<tr>
<td>23.101</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[14]_ins17096/F</td>
</tr>
<tr>
<td>25.216</td>
<td>2.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17083/I1</td>
</tr>
<tr>
<td>26.248</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17083/F</td>
</tr>
<tr>
<td>27.712</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16284/I1</td>
</tr>
<tr>
<td>28.534</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16284/F</td>
</tr>
<tr>
<td>29.338</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins14470/I1</td>
</tr>
<tr>
<td>29.888</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins14470/COUT</td>
</tr>
<tr>
<td>29.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C22[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14471/CIN</td>
</tr>
<tr>
<td>29.945</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14471/COUT</td>
</tr>
<tr>
<td>29.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C22[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14472/CIN</td>
</tr>
<tr>
<td>30.002</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14472/COUT</td>
</tr>
<tr>
<td>30.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C22[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14473/CIN</td>
</tr>
<tr>
<td>30.059</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C22[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14473/COUT</td>
</tr>
<tr>
<td>30.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C23[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14474/CIN</td>
</tr>
<tr>
<td>30.622</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14474/SUM</td>
</tr>
<tr>
<td>31.757</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[4]_ins16949/I1</td>
</tr>
<tr>
<td>32.789</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C22[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[4]_ins16949/F</td>
</tr>
<tr>
<td>35.956</td>
<td>3.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[4]_ins11610/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[4]_ins11610/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[4]_ins11610</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[4]_ins11610</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.403, 28.440%; route: 23.202, 70.174%; tC2Q: 0.458, 1.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[5]_ins11669</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>456</td>
<td>R4C8[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/Q</td>
</tr>
<tr>
<td>8.803</td>
<td>5.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins17041/I0</td>
</tr>
<tr>
<td>9.625</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>136</td>
<td>R13C9[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins17041/F</td>
</tr>
<tr>
<td>15.198</td>
<td>5.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17367/I1</td>
</tr>
<tr>
<td>16.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17367/F</td>
</tr>
<tr>
<td>17.787</td>
<td>1.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17878/I2</td>
</tr>
<tr>
<td>18.819</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17878/F</td>
</tr>
<tr>
<td>18.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17880/I0</td>
</tr>
<tr>
<td>18.968</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17880/O</td>
</tr>
<tr>
<td>19.798</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17018/I2</td>
</tr>
<tr>
<td>20.897</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C20[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17018/F</td>
</tr>
<tr>
<td>22.069</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[14]_ins17096/I3</td>
</tr>
<tr>
<td>23.101</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[14]_ins17096/F</td>
</tr>
<tr>
<td>25.216</td>
<td>2.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17083/I1</td>
</tr>
<tr>
<td>26.248</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17083/F</td>
</tr>
<tr>
<td>27.712</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16952/I0</td>
</tr>
<tr>
<td>28.534</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C22[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_add_value_ext[1]_ins16952/F</td>
</tr>
<tr>
<td>29.837</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C23[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14474/I1</td>
</tr>
<tr>
<td>30.387</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14474/COUT</td>
</tr>
<tr>
<td>30.387</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C23[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14475/CIN</td>
</tr>
<tr>
<td>30.950</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C23[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[5]_ins14475/SUM</td>
</tr>
<tr>
<td>32.086</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[5]_ins16950/I1</td>
</tr>
<tr>
<td>33.118</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C21[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[5]_ins16950/F</td>
</tr>
<tr>
<td>35.955</td>
<td>2.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[5]_ins11669/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[5]_ins11669/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[5]_ins11669</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C16[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[5]_ins11669</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.232, 27.923%; route: 23.372, 70.690%; tC2Q: 0.458, 1.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.231</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[3]_ins11731</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>456</td>
<td>R4C8[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/Q</td>
</tr>
<tr>
<td>8.803</td>
<td>5.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins17041/I0</td>
</tr>
<tr>
<td>9.625</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>136</td>
<td>R13C9[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins17041/F</td>
</tr>
<tr>
<td>15.198</td>
<td>5.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17367/I1</td>
</tr>
<tr>
<td>16.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17367/F</td>
</tr>
<tr>
<td>17.787</td>
<td>1.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17878/I2</td>
</tr>
<tr>
<td>18.819</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17878/F</td>
</tr>
<tr>
<td>18.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17880/I0</td>
</tr>
<tr>
<td>18.968</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17880/O</td>
</tr>
<tr>
<td>19.798</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17018/I2</td>
</tr>
<tr>
<td>20.897</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C20[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17018/F</td>
</tr>
<tr>
<td>22.069</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[14]_ins17096/I3</td>
</tr>
<tr>
<td>23.101</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[14]_ins17096/F</td>
</tr>
<tr>
<td>25.216</td>
<td>2.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17083/I1</td>
</tr>
<tr>
<td>26.248</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17083/F</td>
</tr>
<tr>
<td>27.712</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16284/I1</td>
</tr>
<tr>
<td>28.534</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16284/F</td>
</tr>
<tr>
<td>29.338</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins14470/I1</td>
</tr>
<tr>
<td>29.888</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins14470/COUT</td>
</tr>
<tr>
<td>29.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C22[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14471/CIN</td>
</tr>
<tr>
<td>29.945</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14471/COUT</td>
</tr>
<tr>
<td>29.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C22[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14472/CIN</td>
</tr>
<tr>
<td>30.002</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14472/COUT</td>
</tr>
<tr>
<td>30.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C22[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14473/CIN</td>
</tr>
<tr>
<td>30.530</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C22[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14473/SUM</td>
</tr>
<tr>
<td>30.949</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[3]_ins16948/I1</td>
</tr>
<tr>
<td>31.771</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[3]_ins16948/F</td>
</tr>
<tr>
<td>35.231</td>
<td>3.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[3]_ins11731/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[3]_ins11731/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[3]_ins11731</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C16[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[3]_ins11731</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.101, 28.143%; route: 22.779, 70.440%; tC2Q: 0.458, 1.417%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.143</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[2]_ins11642</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>456</td>
<td>R4C8[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/Q</td>
</tr>
<tr>
<td>8.803</td>
<td>5.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins17041/I0</td>
</tr>
<tr>
<td>9.625</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>136</td>
<td>R13C9[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins17041/F</td>
</tr>
<tr>
<td>15.198</td>
<td>5.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17367/I1</td>
</tr>
<tr>
<td>16.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17367/F</td>
</tr>
<tr>
<td>17.787</td>
<td>1.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17878/I2</td>
</tr>
<tr>
<td>18.819</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17878/F</td>
</tr>
<tr>
<td>18.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17880/I0</td>
</tr>
<tr>
<td>18.968</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17880/O</td>
</tr>
<tr>
<td>19.798</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17018/I2</td>
</tr>
<tr>
<td>20.897</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C20[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17018/F</td>
</tr>
<tr>
<td>22.069</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[14]_ins17096/I3</td>
</tr>
<tr>
<td>23.101</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[14]_ins17096/F</td>
</tr>
<tr>
<td>25.216</td>
<td>2.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17083/I1</td>
</tr>
<tr>
<td>26.248</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17083/F</td>
</tr>
<tr>
<td>27.712</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16284/I1</td>
</tr>
<tr>
<td>28.534</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16284/F</td>
</tr>
<tr>
<td>29.338</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins14470/I1</td>
</tr>
<tr>
<td>29.888</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins14470/COUT</td>
</tr>
<tr>
<td>29.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C22[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14471/CIN</td>
</tr>
<tr>
<td>29.945</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14471/COUT</td>
</tr>
<tr>
<td>29.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C22[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14472/CIN</td>
</tr>
<tr>
<td>30.473</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14472/SUM</td>
</tr>
<tr>
<td>30.892</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[2]_ins16947/I1</td>
</tr>
<tr>
<td>31.991</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R13C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[2]_ins16947/F</td>
</tr>
<tr>
<td>35.143</td>
<td>3.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[2]_ins11642/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[2]_ins11642/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[2]_ins11642</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C17[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[2]_ins11642</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.321, 28.902%; route: 22.471, 69.676%; tC2Q: 0.458, 1.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.142</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[2]_ins11612</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>456</td>
<td>R4C8[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/Q</td>
</tr>
<tr>
<td>8.803</td>
<td>5.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins17041/I0</td>
</tr>
<tr>
<td>9.625</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>136</td>
<td>R13C9[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins17041/F</td>
</tr>
<tr>
<td>15.198</td>
<td>5.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17367/I1</td>
</tr>
<tr>
<td>16.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17367/F</td>
</tr>
<tr>
<td>17.787</td>
<td>1.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17878/I2</td>
</tr>
<tr>
<td>18.819</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17878/F</td>
</tr>
<tr>
<td>18.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17880/I0</td>
</tr>
<tr>
<td>18.968</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17880/O</td>
</tr>
<tr>
<td>19.798</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17018/I2</td>
</tr>
<tr>
<td>20.897</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C20[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17018/F</td>
</tr>
<tr>
<td>22.069</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[14]_ins17096/I3</td>
</tr>
<tr>
<td>23.101</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[14]_ins17096/F</td>
</tr>
<tr>
<td>25.216</td>
<td>2.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17083/I1</td>
</tr>
<tr>
<td>26.248</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17083/F</td>
</tr>
<tr>
<td>27.712</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16284/I1</td>
</tr>
<tr>
<td>28.534</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16284/F</td>
</tr>
<tr>
<td>29.338</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins14470/I1</td>
</tr>
<tr>
<td>29.888</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins14470/COUT</td>
</tr>
<tr>
<td>29.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C22[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14471/CIN</td>
</tr>
<tr>
<td>29.945</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14471/COUT</td>
</tr>
<tr>
<td>29.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C22[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14472/CIN</td>
</tr>
<tr>
<td>30.473</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14472/SUM</td>
</tr>
<tr>
<td>30.892</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[2]_ins16947/I1</td>
</tr>
<tr>
<td>31.991</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R13C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[2]_ins16947/F</td>
</tr>
<tr>
<td>35.142</td>
<td>3.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[2]_ins11612/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[2]_ins11612/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[2]_ins11612</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C16[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[2]_ins11612</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.321, 28.903%; route: 22.470, 69.676%; tC2Q: 0.458, 1.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[3]_ins11611</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>456</td>
<td>R4C8[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/Q</td>
</tr>
<tr>
<td>8.803</td>
<td>5.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins17041/I0</td>
</tr>
<tr>
<td>9.625</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>136</td>
<td>R13C9[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins17041/F</td>
</tr>
<tr>
<td>15.198</td>
<td>5.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17367/I1</td>
</tr>
<tr>
<td>16.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17367/F</td>
</tr>
<tr>
<td>17.787</td>
<td>1.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17878/I2</td>
</tr>
<tr>
<td>18.819</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17878/F</td>
</tr>
<tr>
<td>18.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17880/I0</td>
</tr>
<tr>
<td>18.968</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17880/O</td>
</tr>
<tr>
<td>19.798</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17018/I2</td>
</tr>
<tr>
<td>20.897</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C20[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17018/F</td>
</tr>
<tr>
<td>22.069</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[14]_ins17096/I3</td>
</tr>
<tr>
<td>23.101</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[14]_ins17096/F</td>
</tr>
<tr>
<td>25.216</td>
<td>2.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17083/I1</td>
</tr>
<tr>
<td>26.248</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17083/F</td>
</tr>
<tr>
<td>27.712</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16284/I1</td>
</tr>
<tr>
<td>28.534</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16284/F</td>
</tr>
<tr>
<td>29.338</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins14470/I1</td>
</tr>
<tr>
<td>29.888</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins14470/COUT</td>
</tr>
<tr>
<td>29.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C22[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14471/CIN</td>
</tr>
<tr>
<td>29.945</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14471/COUT</td>
</tr>
<tr>
<td>29.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C22[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14472/CIN</td>
</tr>
<tr>
<td>30.002</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14472/COUT</td>
</tr>
<tr>
<td>30.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C22[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14473/CIN</td>
</tr>
<tr>
<td>30.530</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C22[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14473/SUM</td>
</tr>
<tr>
<td>30.949</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[3]_ins16948/I1</td>
</tr>
<tr>
<td>31.771</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[3]_ins16948/F</td>
</tr>
<tr>
<td>35.077</td>
<td>3.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[3]_ins11611/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[3]_ins11611/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[3]_ins11611</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[3]_ins11611</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.101, 28.277%; route: 22.625, 70.298%; tC2Q: 0.458, 1.424%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[2]_ins11672</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>456</td>
<td>R4C8[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/Q</td>
</tr>
<tr>
<td>8.803</td>
<td>5.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins17041/I0</td>
</tr>
<tr>
<td>9.625</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>136</td>
<td>R13C9[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins17041/F</td>
</tr>
<tr>
<td>15.198</td>
<td>5.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17367/I1</td>
</tr>
<tr>
<td>16.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17367/F</td>
</tr>
<tr>
<td>17.787</td>
<td>1.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17878/I2</td>
</tr>
<tr>
<td>18.819</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17878/F</td>
</tr>
<tr>
<td>18.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17880/I0</td>
</tr>
<tr>
<td>18.968</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17880/O</td>
</tr>
<tr>
<td>19.798</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17018/I2</td>
</tr>
<tr>
<td>20.897</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C20[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17018/F</td>
</tr>
<tr>
<td>22.069</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[14]_ins17096/I3</td>
</tr>
<tr>
<td>23.101</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[14]_ins17096/F</td>
</tr>
<tr>
<td>25.216</td>
<td>2.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17083/I1</td>
</tr>
<tr>
<td>26.248</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17083/F</td>
</tr>
<tr>
<td>27.712</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16284/I1</td>
</tr>
<tr>
<td>28.534</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16284/F</td>
</tr>
<tr>
<td>29.338</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins14470/I1</td>
</tr>
<tr>
<td>29.888</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins14470/COUT</td>
</tr>
<tr>
<td>29.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C22[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14471/CIN</td>
</tr>
<tr>
<td>29.945</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14471/COUT</td>
</tr>
<tr>
<td>29.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C22[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14472/CIN</td>
</tr>
<tr>
<td>30.473</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14472/SUM</td>
</tr>
<tr>
<td>30.892</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[2]_ins16947/I1</td>
</tr>
<tr>
<td>31.991</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R13C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[2]_ins16947/F</td>
</tr>
<tr>
<td>34.978</td>
<td>2.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[2]_ins11672/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[2]_ins11672/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[2]_ins11672</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C16[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[2]_ins11672</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.321, 29.051%; route: 22.306, 69.521%; tC2Q: 0.458, 1.428%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[3]_ins11671</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>456</td>
<td>R4C8[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/Q</td>
</tr>
<tr>
<td>8.803</td>
<td>5.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins17041/I0</td>
</tr>
<tr>
<td>9.625</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>136</td>
<td>R13C9[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins17041/F</td>
</tr>
<tr>
<td>15.198</td>
<td>5.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17367/I1</td>
</tr>
<tr>
<td>16.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17367/F</td>
</tr>
<tr>
<td>17.787</td>
<td>1.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17878/I2</td>
</tr>
<tr>
<td>18.819</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17878/F</td>
</tr>
<tr>
<td>18.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17880/I0</td>
</tr>
<tr>
<td>18.968</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17880/O</td>
</tr>
<tr>
<td>19.798</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17018/I2</td>
</tr>
<tr>
<td>20.897</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C20[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17018/F</td>
</tr>
<tr>
<td>22.069</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[14]_ins17096/I3</td>
</tr>
<tr>
<td>23.101</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[14]_ins17096/F</td>
</tr>
<tr>
<td>25.216</td>
<td>2.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17083/I1</td>
</tr>
<tr>
<td>26.248</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17083/F</td>
</tr>
<tr>
<td>27.712</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16284/I1</td>
</tr>
<tr>
<td>28.534</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16284/F</td>
</tr>
<tr>
<td>29.338</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins14470/I1</td>
</tr>
<tr>
<td>29.888</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins14470/COUT</td>
</tr>
<tr>
<td>29.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C22[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14471/CIN</td>
</tr>
<tr>
<td>29.945</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14471/COUT</td>
</tr>
<tr>
<td>29.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C22[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14472/CIN</td>
</tr>
<tr>
<td>30.002</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14472/COUT</td>
</tr>
<tr>
<td>30.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C22[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14473/CIN</td>
</tr>
<tr>
<td>30.530</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C22[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14473/SUM</td>
</tr>
<tr>
<td>30.949</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[3]_ins16948/I1</td>
</tr>
<tr>
<td>31.771</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[3]_ins16948/F</td>
</tr>
<tr>
<td>34.926</td>
<td>3.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[3]_ins11671/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[3]_ins11671/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[3]_ins11671</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C17[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[3]_ins11671</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.101, 28.411%; route: 22.474, 70.158%; tC2Q: 0.458, 1.431%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[3]_ins11641</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>456</td>
<td>R4C8[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/Q</td>
</tr>
<tr>
<td>8.803</td>
<td>5.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins17041/I0</td>
</tr>
<tr>
<td>9.625</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>136</td>
<td>R13C9[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins17041/F</td>
</tr>
<tr>
<td>15.198</td>
<td>5.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17367/I1</td>
</tr>
<tr>
<td>16.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17367/F</td>
</tr>
<tr>
<td>17.787</td>
<td>1.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17878/I2</td>
</tr>
<tr>
<td>18.819</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17878/F</td>
</tr>
<tr>
<td>18.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17880/I0</td>
</tr>
<tr>
<td>18.968</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17880/O</td>
</tr>
<tr>
<td>19.798</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17018/I2</td>
</tr>
<tr>
<td>20.897</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C20[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17018/F</td>
</tr>
<tr>
<td>22.069</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[14]_ins17096/I3</td>
</tr>
<tr>
<td>23.101</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[14]_ins17096/F</td>
</tr>
<tr>
<td>25.216</td>
<td>2.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17083/I1</td>
</tr>
<tr>
<td>26.248</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17083/F</td>
</tr>
<tr>
<td>27.712</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16284/I1</td>
</tr>
<tr>
<td>28.534</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16284/F</td>
</tr>
<tr>
<td>29.338</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins14470/I1</td>
</tr>
<tr>
<td>29.888</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins14470/COUT</td>
</tr>
<tr>
<td>29.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C22[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14471/CIN</td>
</tr>
<tr>
<td>29.945</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14471/COUT</td>
</tr>
<tr>
<td>29.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C22[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14472/CIN</td>
</tr>
<tr>
<td>30.002</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14472/COUT</td>
</tr>
<tr>
<td>30.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C22[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14473/CIN</td>
</tr>
<tr>
<td>30.530</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C22[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14473/SUM</td>
</tr>
<tr>
<td>30.949</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[3]_ins16948/I1</td>
</tr>
<tr>
<td>31.771</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[3]_ins16948/F</td>
</tr>
<tr>
<td>34.926</td>
<td>3.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[3]_ins11641/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[3]_ins11641/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[3]_ins11641</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C17[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[3]_ins11641</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.101, 28.411%; route: 22.474, 70.158%; tC2Q: 0.458, 1.431%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.924</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[4]_ins11640</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>456</td>
<td>R4C8[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/Q</td>
</tr>
<tr>
<td>8.803</td>
<td>5.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins17041/I0</td>
</tr>
<tr>
<td>9.625</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>136</td>
<td>R13C9[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins17041/F</td>
</tr>
<tr>
<td>15.198</td>
<td>5.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17367/I1</td>
</tr>
<tr>
<td>16.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17367/F</td>
</tr>
<tr>
<td>17.787</td>
<td>1.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17878/I2</td>
</tr>
<tr>
<td>18.819</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17878/F</td>
</tr>
<tr>
<td>18.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17880/I0</td>
</tr>
<tr>
<td>18.968</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17880/O</td>
</tr>
<tr>
<td>19.798</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17018/I2</td>
</tr>
<tr>
<td>20.897</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C20[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17018/F</td>
</tr>
<tr>
<td>22.069</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[14]_ins17096/I3</td>
</tr>
<tr>
<td>23.101</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[14]_ins17096/F</td>
</tr>
<tr>
<td>25.216</td>
<td>2.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17083/I1</td>
</tr>
<tr>
<td>26.248</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17083/F</td>
</tr>
<tr>
<td>27.712</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16284/I1</td>
</tr>
<tr>
<td>28.534</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16284/F</td>
</tr>
<tr>
<td>29.338</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins14470/I1</td>
</tr>
<tr>
<td>29.888</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins14470/COUT</td>
</tr>
<tr>
<td>29.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C22[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14471/CIN</td>
</tr>
<tr>
<td>29.945</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14471/COUT</td>
</tr>
<tr>
<td>29.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C22[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14472/CIN</td>
</tr>
<tr>
<td>30.002</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14472/COUT</td>
</tr>
<tr>
<td>30.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C22[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14473/CIN</td>
</tr>
<tr>
<td>30.059</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C22[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14473/COUT</td>
</tr>
<tr>
<td>30.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C23[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14474/CIN</td>
</tr>
<tr>
<td>30.622</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14474/SUM</td>
</tr>
<tr>
<td>31.757</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[4]_ins16949/I1</td>
</tr>
<tr>
<td>32.789</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C22[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[4]_ins16949/F</td>
</tr>
<tr>
<td>34.924</td>
<td>2.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[4]_ins11640/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[4]_ins11640/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[4]_ins11640</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C15[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_b[4]_ins11640</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.403, 29.356%; route: 22.170, 69.213%; tC2Q: 0.458, 1.431%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.899</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[4]_ins11730</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>456</td>
<td>R4C8[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/Q</td>
</tr>
<tr>
<td>8.803</td>
<td>5.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins17041/I0</td>
</tr>
<tr>
<td>9.625</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>136</td>
<td>R13C9[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins17041/F</td>
</tr>
<tr>
<td>15.198</td>
<td>5.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17367/I1</td>
</tr>
<tr>
<td>16.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17367/F</td>
</tr>
<tr>
<td>17.787</td>
<td>1.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17878/I2</td>
</tr>
<tr>
<td>18.819</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17878/F</td>
</tr>
<tr>
<td>18.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17880/I0</td>
</tr>
<tr>
<td>18.968</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17880/O</td>
</tr>
<tr>
<td>19.798</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17018/I2</td>
</tr>
<tr>
<td>20.897</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C20[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17018/F</td>
</tr>
<tr>
<td>22.069</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[14]_ins17096/I3</td>
</tr>
<tr>
<td>23.101</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[14]_ins17096/F</td>
</tr>
<tr>
<td>25.216</td>
<td>2.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17083/I1</td>
</tr>
<tr>
<td>26.248</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17083/F</td>
</tr>
<tr>
<td>27.712</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16284/I1</td>
</tr>
<tr>
<td>28.534</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16284/F</td>
</tr>
<tr>
<td>29.338</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins14470/I1</td>
</tr>
<tr>
<td>29.888</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins14470/COUT</td>
</tr>
<tr>
<td>29.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C22[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14471/CIN</td>
</tr>
<tr>
<td>29.945</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14471/COUT</td>
</tr>
<tr>
<td>29.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C22[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14472/CIN</td>
</tr>
<tr>
<td>30.002</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14472/COUT</td>
</tr>
<tr>
<td>30.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C22[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14473/CIN</td>
</tr>
<tr>
<td>30.059</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C22[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14473/COUT</td>
</tr>
<tr>
<td>30.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C23[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14474/CIN</td>
</tr>
<tr>
<td>30.622</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[4]_ins14474/SUM</td>
</tr>
<tr>
<td>31.757</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[4]_ins16949/I1</td>
</tr>
<tr>
<td>32.789</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C22[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[4]_ins16949/F</td>
</tr>
<tr>
<td>34.899</td>
<td>2.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[4]_ins11730/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[4]_ins11730/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[4]_ins11730</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C19[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[4]_ins11730</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.403, 29.379%; route: 22.145, 69.189%; tC2Q: 0.458, 1.432%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.819</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.474</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[1]_ins11733</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>456</td>
<td>R4C8[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/Q</td>
</tr>
<tr>
<td>8.803</td>
<td>5.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins17041/I0</td>
</tr>
<tr>
<td>9.625</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>136</td>
<td>R13C9[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins17041/F</td>
</tr>
<tr>
<td>15.198</td>
<td>5.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17367/I1</td>
</tr>
<tr>
<td>16.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17367/F</td>
</tr>
<tr>
<td>17.787</td>
<td>1.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17878/I2</td>
</tr>
<tr>
<td>18.819</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17878/F</td>
</tr>
<tr>
<td>18.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17880/I0</td>
</tr>
<tr>
<td>18.968</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17880/O</td>
</tr>
<tr>
<td>19.798</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17018/I2</td>
</tr>
<tr>
<td>20.897</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C20[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17018/F</td>
</tr>
<tr>
<td>22.069</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[14]_ins17096/I3</td>
</tr>
<tr>
<td>23.101</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[14]_ins17096/F</td>
</tr>
<tr>
<td>25.216</td>
<td>2.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17083/I1</td>
</tr>
<tr>
<td>26.248</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17083/F</td>
</tr>
<tr>
<td>27.712</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16284/I1</td>
</tr>
<tr>
<td>28.534</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16284/F</td>
</tr>
<tr>
<td>29.338</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins14470/I1</td>
</tr>
<tr>
<td>29.888</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins14470/COUT</td>
</tr>
<tr>
<td>29.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C22[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14471/CIN</td>
</tr>
<tr>
<td>30.451</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14471/SUM</td>
</tr>
<tr>
<td>30.941</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[1]_ins16946/I1</td>
</tr>
<tr>
<td>31.973</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C22[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[1]_ins16946/F</td>
</tr>
<tr>
<td>34.474</td>
<td>2.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[1]_ins11733/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[1]_ins11733/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[1]_ins11733</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C16[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_e[1]_ins11733</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.232, 29.232%; route: 21.891, 69.316%; tC2Q: 0.458, 1.451%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.819</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.474</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[1]_ins11673</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>456</td>
<td>R4C8[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/Q</td>
</tr>
<tr>
<td>8.803</td>
<td>5.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins17041/I0</td>
</tr>
<tr>
<td>9.625</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>136</td>
<td>R13C9[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins17041/F</td>
</tr>
<tr>
<td>15.198</td>
<td>5.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17367/I1</td>
</tr>
<tr>
<td>16.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17367/F</td>
</tr>
<tr>
<td>17.787</td>
<td>1.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17878/I2</td>
</tr>
<tr>
<td>18.819</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17878/F</td>
</tr>
<tr>
<td>18.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17880/I0</td>
</tr>
<tr>
<td>18.968</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17880/O</td>
</tr>
<tr>
<td>19.798</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17018/I2</td>
</tr>
<tr>
<td>20.897</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C20[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17018/F</td>
</tr>
<tr>
<td>22.069</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[14]_ins17096/I3</td>
</tr>
<tr>
<td>23.101</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[14]_ins17096/F</td>
</tr>
<tr>
<td>25.216</td>
<td>2.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17083/I1</td>
</tr>
<tr>
<td>26.248</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17083/F</td>
</tr>
<tr>
<td>27.712</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16284/I1</td>
</tr>
<tr>
<td>28.534</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16284/F</td>
</tr>
<tr>
<td>29.338</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins14470/I1</td>
</tr>
<tr>
<td>29.888</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins14470/COUT</td>
</tr>
<tr>
<td>29.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C22[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14471/CIN</td>
</tr>
<tr>
<td>30.451</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14471/SUM</td>
</tr>
<tr>
<td>30.941</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[1]_ins16946/I1</td>
</tr>
<tr>
<td>31.973</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C22[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[1]_ins16946/F</td>
</tr>
<tr>
<td>34.474</td>
<td>2.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[1]_ins11673/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[1]_ins11673/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[1]_ins11673</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C16[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_c[1]_ins11673</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.232, 29.232%; route: 21.891, 69.316%; tC2Q: 0.458, 1.451%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.908</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[3]_ins11701</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>456</td>
<td>R4C8[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/Q</td>
</tr>
<tr>
<td>8.803</td>
<td>5.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins17041/I0</td>
</tr>
<tr>
<td>9.625</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>136</td>
<td>R13C9[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins17041/F</td>
</tr>
<tr>
<td>15.198</td>
<td>5.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17367/I1</td>
</tr>
<tr>
<td>16.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17367/F</td>
</tr>
<tr>
<td>17.787</td>
<td>1.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17878/I2</td>
</tr>
<tr>
<td>18.819</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17878/F</td>
</tr>
<tr>
<td>18.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17880/I0</td>
</tr>
<tr>
<td>18.968</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17880/O</td>
</tr>
<tr>
<td>19.798</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17018/I2</td>
</tr>
<tr>
<td>20.897</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C20[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17018/F</td>
</tr>
<tr>
<td>22.069</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[14]_ins17096/I3</td>
</tr>
<tr>
<td>23.101</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[14]_ins17096/F</td>
</tr>
<tr>
<td>25.216</td>
<td>2.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17083/I1</td>
</tr>
<tr>
<td>26.248</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17083/F</td>
</tr>
<tr>
<td>27.712</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16284/I1</td>
</tr>
<tr>
<td>28.534</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16284/F</td>
</tr>
<tr>
<td>29.338</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins14470/I1</td>
</tr>
<tr>
<td>29.888</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins14470/COUT</td>
</tr>
<tr>
<td>29.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C22[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14471/CIN</td>
</tr>
<tr>
<td>29.945</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14471/COUT</td>
</tr>
<tr>
<td>29.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C22[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14472/CIN</td>
</tr>
<tr>
<td>30.002</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14472/COUT</td>
</tr>
<tr>
<td>30.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C22[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14473/CIN</td>
</tr>
<tr>
<td>30.530</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C22[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[3]_ins14473/SUM</td>
</tr>
<tr>
<td>30.949</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[3]_ins16948/I1</td>
</tr>
<tr>
<td>31.771</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[3]_ins16948/F</td>
</tr>
<tr>
<td>34.385</td>
<td>2.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[3]_ins11701/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[3]_ins11701/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[3]_ins11701</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[3]_ins11701</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.101, 28.899%; route: 21.933, 69.645%; tC2Q: 0.458, 1.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[2]_ins11702</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>456</td>
<td>R4C8[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[0]_ins11384/Q</td>
</tr>
<tr>
<td>8.803</td>
<td>5.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins17041/I0</td>
</tr>
<tr>
<td>9.625</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>136</td>
<td>R13C9[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/u_level_selector/o_ins17041/F</td>
</tr>
<tr>
<td>15.198</td>
<td>5.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17367/I1</td>
</tr>
<tr>
<td>16.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C20[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[6]_ins17367/F</td>
</tr>
<tr>
<td>17.787</td>
<td>1.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17878/I2</td>
</tr>
<tr>
<td>18.819</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17878/F</td>
</tr>
<tr>
<td>18.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17880/I0</td>
</tr>
<tr>
<td>18.968</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17880/O</td>
</tr>
<tr>
<td>19.798</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17018/I2</td>
</tr>
<tr>
<td>20.897</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C20[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_state_out[0]_ins17018/F</td>
</tr>
<tr>
<td>22.069</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[14]_ins17096/I3</td>
</tr>
<tr>
<td>23.101</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/counter_out[14]_ins17096/F</td>
</tr>
<tr>
<td>25.216</td>
<td>2.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17083/I1</td>
</tr>
<tr>
<td>26.248</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins17083/F</td>
</tr>
<tr>
<td>27.712</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16284/I1</td>
</tr>
<tr>
<td>28.534</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/n37_ins16284/F</td>
</tr>
<tr>
<td>29.338</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C22[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins14470/I1</td>
</tr>
<tr>
<td>29.888</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[0]_ins14470/COUT</td>
</tr>
<tr>
<td>29.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C22[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14471/CIN</td>
</tr>
<tr>
<td>29.945</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[1]_ins14471/COUT</td>
</tr>
<tr>
<td>29.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C22[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14472/CIN</td>
</tr>
<tr>
<td>30.473</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/w_level_next[2]_ins14472/SUM</td>
</tr>
<tr>
<td>30.892</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[2]_ins16947/I1</td>
</tr>
<tr>
<td>31.991</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R13C22[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/u_adsr_envelope_generator/level_out[2]_ins16947/F</td>
</tr>
<tr>
<td>34.277</td>
<td>2.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[2]_ins11702/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[2]_ins11702/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[2]_ins11702</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_d[2]_ins11702</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.321, 29.700%; route: 21.605, 68.840%; tC2Q: 0.458, 1.460%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.848</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[3]_ins11378</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins14291</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[3]_ins11378/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C5[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_sram_d[3]_ins11378/Q</td>
</tr>
<tr>
<td>2.848</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins14291/DI3</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins14291/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins14291</td>
</tr>
<tr>
<td>2.440</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins14291</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.412</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.852</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[5]_ins11376</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins14291</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[5]_ins11376/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C5[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_sram_d[5]_ins11376/Q</td>
</tr>
<tr>
<td>2.852</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins14291/DI5</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins14291/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins14291</td>
</tr>
<tr>
<td>2.440</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins14291</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.685%; tC2Q: 0.333, 58.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.850</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_register/sram_d[7]_ins12165</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[7]_ins11374</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>u_wts_core/u_wts_register/sram_d[7]_ins12165/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_register/sram_d[7]_ins12165/Q</td>
</tr>
<tr>
<td>2.850</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_sram_d[7]_ins11374/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[7]_ins11374/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[7]_ins11374</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C5[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[7]_ins11374</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[15]_ins11810</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[16]_ins11809</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[15]_ins11810/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C14[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[15]_ins11810/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[16]_ins11809/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[16]_ins11809/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[16]_ins11809</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C14[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[16]_ins11809</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[11]_ins11791</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[12]_ins11790</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[11]_ins11791/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C12[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[11]_ins11791/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[12]_ins11790/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[12]_ins11790/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[12]_ins11790</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[12]_ins11790</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[2]_ins11777</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[3]_ins11776</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[2]_ins11777/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C19[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[2]_ins11777/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[3]_ins11776/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[3]_ins11776/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[3]_ins11776</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C19[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[3]_ins11776</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[11]_ins11768</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[12]_ins11767</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[11]_ins11768/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C18[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[11]_ins11768/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[12]_ins11767/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[12]_ins11767/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[12]_ins11767</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C18[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[12]_ins11767</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[4]_ins11798</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[5]_ins11797</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[4]_ins11798/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C15[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[4]_ins11798/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[5]_ins11797/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[5]_ins11797/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[5]_ins11797</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C15[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[5]_ins11797</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[6]_ins11750</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[7]_ins11749</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[6]_ins11750/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C20[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[6]_ins11750/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[7]_ins11749/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[7]_ins11749/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[7]_ins11749</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C20[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[7]_ins11749</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[14]_ins11742</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[15]_ins11741</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[14]_ins11742/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C17[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[14]_ins11742/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[15]_ins11741/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[15]_ins11741/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[15]_ins11741</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C17[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[15]_ins11741</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[15]_ins11741</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[16]_ins11740</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[15]_ins11741/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C17[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[15]_ins11741/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[16]_ins11740/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[16]_ins11740/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[16]_ins11740</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C17[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[16]_ins11740</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[10]_ins11815</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[11]_ins11814</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[10]_ins11815/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C12[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[10]_ins11815/Q</td>
</tr>
<tr>
<td>2.856</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[11]_ins11814/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[11]_ins11814/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[11]_ins11814</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_noise[11]_ins11814</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 42.123%; tC2Q: 0.333, 57.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[9]_ins11793</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[10]_ins11792</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[9]_ins11793/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C13[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[9]_ins11793/Q</td>
</tr>
<tr>
<td>2.856</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[10]_ins11792/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[10]_ins11792/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[10]_ins11792</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C13[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[10]_ins11792</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 42.123%; tC2Q: 0.333, 57.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[14]_ins11788</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[15]_ins11787</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[14]_ins11788/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C14[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[14]_ins11788/Q</td>
</tr>
<tr>
<td>2.856</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[15]_ins11787/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[15]_ins11787/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[15]_ins11787</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C14[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[15]_ins11787</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 42.123%; tC2Q: 0.333, 57.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[7]_ins11772</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[8]_ins11771</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[7]_ins11772/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C19[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[7]_ins11772/Q</td>
</tr>
<tr>
<td>2.856</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[8]_ins11771/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[8]_ins11771/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[8]_ins11771</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C19[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[8]_ins11771</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 42.123%; tC2Q: 0.333, 57.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[8]_ins11794</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[9]_ins11793</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[8]_ins11794/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C13[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[8]_ins11794/Q</td>
</tr>
<tr>
<td>2.856</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[9]_ins11793/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[9]_ins11793/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[9]_ins11793</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C13[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_noise[9]_ins11793</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 42.123%; tC2Q: 0.333, 57.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[9]_ins11770</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[10]_ins11769</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[9]_ins11770/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C18[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[9]_ins11770/Q</td>
</tr>
<tr>
<td>2.856</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[10]_ins11769/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[10]_ins11769/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[10]_ins11769</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C18[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[10]_ins11769</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 42.123%; tC2Q: 0.333, 57.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[12]_ins11767</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[13]_ins11766</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[12]_ins11767/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C18[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[12]_ins11767/Q</td>
</tr>
<tr>
<td>2.856</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[13]_ins11766/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[13]_ins11766/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[13]_ins11766</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C18[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_noise[13]_ins11766</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 42.123%; tC2Q: 0.333, 57.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[9]_ins11747</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[10]_ins11746</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[9]_ins11747/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C18[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[9]_ins11747/Q</td>
</tr>
<tr>
<td>2.856</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[10]_ins11746/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[10]_ins11746/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[10]_ins11746</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C18[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator0/ff_noise[10]_ins11746</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 42.123%; tC2Q: 0.333, 57.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.675</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.115</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[7]_ins11374</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins14291</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_d[7]_ins11374/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C5[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_sram_d[7]_ins11374/Q</td>
</tr>
<tr>
<td>3.115</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins14291/DI7</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins14291/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins14291</td>
</tr>
<tr>
<td>2.440</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ram10/ram_array_ins14291</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.501, 60.063%; tC2Q: 0.333, 39.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[4]_ins11826</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[4]_ins11826</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[4]_ins11826/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C12[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[4]_ins11826/Q</td>
</tr>
<tr>
<td>2.616</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/w_count_next[3]_1_ins16899/I2</td>
</tr>
<tr>
<td>2.988</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/w_count_next[3]_1_ins16899/F</td>
</tr>
<tr>
<td>2.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[4]_ins11826/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[4]_ins11826/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[4]_ins11826</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C12[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator3/ff_counter[4]_ins11826</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_counter[3]_ins11782</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_counter[3]_ins11782</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_counter[3]_ins11782/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C12[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_counter[3]_ins11782/Q</td>
</tr>
<tr>
<td>2.616</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/w_count_next[2]_1_ins16894/I2</td>
</tr>
<tr>
<td>2.988</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/w_count_next[2]_1_ins16894/F</td>
</tr>
<tr>
<td>2.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_counter[3]_ins11782/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_counter[3]_ins11782/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_counter[3]_ins11782</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_counter[3]_ins11782</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_counter[1]_ins11761</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_counter[1]_ins11761</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_counter[1]_ins11761/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C17[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_counter[1]_ins11761/Q</td>
</tr>
<tr>
<td>2.616</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/w_count_next[0]_1_ins16888/I2</td>
</tr>
<tr>
<td>2.988</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C17[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/w_count_next[0]_1_ins16888/F</td>
</tr>
<tr>
<td>2.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_counter[1]_ins11761/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_counter[1]_ins11761/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_counter[1]_ins11761</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C17[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator1/ff_counter[1]_ins11761</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_register/ff_rddata[0]_ins12884</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_register/ff_rddata[0]_ins12884</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[0][A]</td>
<td>u_wts_core/u_wts_register/ff_rddata[0]_ins12884/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R6C33[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_register/ff_rddata[0]_ins12884/Q</td>
</tr>
<tr>
<td>2.616</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[0][A]</td>
<td>u_wts_core/u_wts_register/n5949_ins16833/I0</td>
</tr>
<tr>
<td>2.988</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C33[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_register/n5949_ins16833/F</td>
</tr>
<tr>
<td>2.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_register/ff_rddata[0]_ins12884/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[0][A]</td>
<td>u_wts_core/u_wts_register/ff_rddata[0]_ins12884/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_register/ff_rddata[0]_ins12884</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C33[0][A]</td>
<td>u_wts_core/u_wts_register/ff_rddata[0]_ins12884</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_counter[1]_ins11784</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_counter[1]_ins11784</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_counter[1]_ins11784/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C13[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_counter[1]_ins11784/Q</td>
</tr>
<tr>
<td>2.616</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/w_count_next[0]_1_ins16892/I2</td>
</tr>
<tr>
<td>2.988</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C13[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/w_count_next[0]_1_ins16892/F</td>
</tr>
<tr>
<td>2.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_counter[1]_ins11784/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1480</td>
<td>IOL11[A]</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_counter[1]_ins11784/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_counter[1]_ins11784</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C13[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_wts_noise_generator_4ch/u_noise_generator2/ff_counter[1]_ins11784</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_nwr1_ins11357</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>ff_nwr1_ins11357/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>ff_nwr1_ins11357/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_nwr2_ins11359</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>ff_nwr2_ins11359/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>ff_nwr2_ins11359/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_id[1]_ins11364</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_id[1]_ins11364/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_id[1]_ins11364/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_a[1]_ins11372</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_a[1]_ins11372/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_a[1]_ins11372/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_out[7]_ins11412</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_out[7]_ins11412/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_out[7]_ins11412/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[1]_ins12920</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[1]_ins12920/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[1]_ins12920/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_counter_b[2]_ins11485</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_counter_b[2]_ins11485/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_counter_b[2]_ins11485/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[1]_ins11613</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[1]_ins11613/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_1/ff_level_a[1]_ins11613/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_a[7]_ins11961</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_a[7]_ins11961/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/u_tone_generator_5ch_1/ff_frequency_count_a[7]_ins11961/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_register/reg_sr_e0[1]_ins12481</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_register/reg_sr_e0[1]_ins12481/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf10090/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf10090/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_register/reg_sr_e0[1]_ins12481/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1480</td>
<td>clk_3</td>
<td>8.478</td>
<td>1.958</td>
</tr>
<tr>
<td>456</td>
<td>ff_active[0]</td>
<td>8.478</td>
<td>5.452</td>
</tr>
<tr>
<td>266</td>
<td>ff_active[2]</td>
<td>11.024</td>
<td>4.921</td>
</tr>
<tr>
<td>252</td>
<td>ff_active[1]</td>
<td>11.798</td>
<td>5.899</td>
</tr>
<tr>
<td>168</td>
<td>o</td>
<td>11.024</td>
<td>4.204</td>
</tr>
<tr>
<td>136</td>
<td>o_29</td>
<td>8.478</td>
<td>6.211</td>
</tr>
<tr>
<td>127</td>
<td>n319</td>
<td>21.582</td>
<td>3.859</td>
</tr>
<tr>
<td>106</td>
<td>o_609</td>
<td>18.122</td>
<td>3.661</td>
</tr>
<tr>
<td>104</td>
<td>o_611</td>
<td>18.725</td>
<td>3.178</td>
</tr>
<tr>
<td>102</td>
<td>o_603</td>
<td>17.671</td>
<td>3.854</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R8C21</td>
<td>0.792</td>
</tr>
<tr>
<td>R15C20</td>
<td>0.764</td>
</tr>
<tr>
<td>R7C24</td>
<td>0.736</td>
</tr>
<tr>
<td>R9C22</td>
<td>0.722</td>
</tr>
<tr>
<td>R9C24</td>
<td>0.722</td>
</tr>
<tr>
<td>R17C20</td>
<td>0.722</td>
</tr>
<tr>
<td>R4C24</td>
<td>0.708</td>
</tr>
<tr>
<td>R14C21</td>
<td>0.708</td>
</tr>
<tr>
<td>R12C21</td>
<td>0.708</td>
</tr>
<tr>
<td>R8C22</td>
<td>0.708</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 44 -waveform {0 22} [get_ports {clk}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
