#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Mar 10 16:11:08 2025
# Process ID: 11332
# Current directory: E:/Electronics/Vivado/Single_Cycle_Core
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5532 E:\Electronics\Vivado\Single_Cycle_Core\RISC-V.xpr
# Log file: E:/Electronics/Vivado/Single_Cycle_Core/vivado.log
# Journal file: E:/Electronics/Vivado/Single_Cycle_Core\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.xpr
update_compile_order -fileset sources_1
launch_simulation
source Single_Cycle_Processor_tb.tcl
export_ip_user_files -of_objects  [get_files {{E:/Electronics/Vivado/RISC-V Sincgle Cycle Core/Single_Cycle_Processor_tb_behav.wcfg}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{E:/Electronics/Vivado/RISC-V Sincgle Cycle Core/Single_Cycle_Processor_tb_behav.wcfg}}
relaunch_sim
save_wave_config {E:/Electronics/Vivado/Single_Cycle_Core/Single_Cycle_Processor_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse E:/Electronics/Vivado/Single_Cycle_Core/Single_Cycle_Processor_tb_behav.wcfg
set_property xsim.view {{E:/Electronics/Vivado/RISC-V Sincgle Cycle Core/Single_Cycle_Processor_tb_behav.wcfg} E:/Electronics/Vivado/Single_Cycle_Core/Single_Cycle_Processor_tb_behav.wcfg} [get_filesets sim_1]
close [ open E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/mux_2X1.v w ]
add_files E:/Electronics/Vivado/Single_Cycle_Core/RISC-V.srcs/sources_1/new/mux_2X1.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {E:/Electronics/Vivado/Single_Cycle_Core/Single_Cycle_Processor_tb_behav.wcfg}
close_sim
