#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x556d64203b60 .scope module, "testbench" "testbench" 2 3;
 .timescale 0 0;
v0x556d6423e630_0 .net "ALUResult", 31 0, v0x556d642398c0_0;  1 drivers
v0x556d6423e710_0 .var "Clock", 0 0;
v0x556d6423e860_0 .net "Instruction", 31 0, v0x556d64237d70_0;  1 drivers
v0x556d6423e900_0 .net "PC", 31 0, v0x556d642389d0_0;  1 drivers
v0x556d6423ea30_0 .var "Reset", 0 0;
S_0x556d642057d0 .scope module, "Call" "datapath" 2 7, 3 12 0, S_0x556d64203b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "Reset"
    .port_info 2 /OUTPUT 32 "Prx_PC"
    .port_info 3 /OUTPUT 32 "ALUResult"
    .port_info 4 /OUTPUT 32 "Instruction"
v0x556d6423ce60_0 .net "ALUCtrl", 3 0, v0x556d642381e0_0;  1 drivers
v0x556d6423cf90_0 .net "ALUOp", 1 0, v0x556d6423a500_0;  1 drivers
v0x556d6423d0a0_0 .net "ALUResult", 31 0, v0x556d642398c0_0;  alias, 1 drivers
v0x556d6423d140_0 .net "ALUSrc", 0 0, v0x556d6423a5a0_0;  1 drivers
v0x556d6423d230_0 .net "ANDBranch", 0 0, v0x556d64236af0_0;  1 drivers
v0x556d6423d370_0 .net "Branch", 0 0, v0x556d6423a0e0_0;  1 drivers
v0x556d6423d460_0 .net "Data1", 31 0, v0x556d6423b430_0;  1 drivers
v0x556d6423d570_0 .net "Data2", 31 0, v0x556d6423b540_0;  1 drivers
v0x556d6423d630_0 .net "DataAux", 31 0, v0x556d6423c620_0;  1 drivers
v0x556d6423d780_0 .net "Instruction", 31 0, v0x556d64237d70_0;  alias, 1 drivers
v0x556d6423d840_0 .net "MemRead", 0 0, v0x556d6423a1a0_0;  1 drivers
v0x556d6423d930_0 .net "MemWrite", 0 0, v0x556d6423a270_0;  1 drivers
v0x556d6423da20_0 .net "MemtoReg", 0 0, v0x556d6423a370_0;  1 drivers
RS_0x7fda42d3b768 .resolv tri, v0x556d642388d0_0, v0x556d6423abf0_0;
v0x556d6423db10_0 .net8 "PC", 31 0, RS_0x7fda42d3b768;  2 drivers
v0x556d6423dbb0_0 .net "Prx_PC", 31 0, v0x556d642389d0_0;  alias, 1 drivers
v0x556d6423dc70_0 .net "ReadData", 31 0, v0x556d64237380_0;  1 drivers
v0x556d6423dd80_0 .net "RegDst", 0 0, v0x556d6423a410_0;  1 drivers
v0x556d6423de70_0 .net "RegWriteControl", 0 0, v0x556d6423a700_0;  1 drivers
v0x556d6423df10_0 .net "Reset", 0 0, v0x556d6423ea30_0;  1 drivers
v0x556d6423dfb0_0 .net "ShiftValue", 31 0, v0x556d641fa350_0;  1 drivers
v0x556d6423e0a0_0 .net "Soma", 31 0, v0x556d642390f0_0;  1 drivers
v0x556d6423e160_0 .net "ValSignExtend", 31 0, v0x556d64237890_0;  1 drivers
v0x556d6423e200_0 .net "WriteData", 31 0, v0x556d6423cc40_0;  1 drivers
v0x556d6423e310_0 .net "WriteReg", 0 0, v0x556d6423bfa0_0;  1 drivers
v0x556d6423e400_0 .net "Zero", 0 0, L_0x556d6424f340;  1 drivers
v0x556d6423e4f0_0 .net "clock", 0 0, v0x556d6423e710_0;  1 drivers
L_0x556d6423eb60 .part v0x556d64237d70_0, 0, 7;
L_0x556d6423ec00 .part v0x556d64237d70_0, 0, 16;
L_0x556d6423ed30 .part v0x556d64237d70_0, 25, 7;
L_0x556d6423edd0 .part v0x556d64237d70_0, 12, 3;
L_0x556d6423ee70 .part v0x556d64237d70_0, 15, 5;
L_0x556d6423ef10 .part v0x556d64237d70_0, 20, 5;
L_0x556d6423f100 .part v0x556d64237d70_0, 15, 5;
L_0x556d6423f1a0 .part v0x556d64237d70_0, 20, 5;
L_0x556d6423f290 .part v0x556d64237d70_0, 7, 5;
S_0x556d641ccb70 .scope module, "CatchBranch" "ShiftLeft2" 3 97, 4 1 0, S_0x556d642057d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ValSignExtend"
    .port_info 1 /OUTPUT 32 "Result"
v0x556d641fa350_0 .var "Result", 31 0;
v0x556d64209620_0 .net "ValSignExtend", 31 0, v0x556d64237890_0;  alias, 1 drivers
E_0x556d641a80e0 .event edge, v0x556d64209620_0;
S_0x556d642366f0 .scope module, "CatchBranch1" "AND" 3 101, 5 25 0, S_0x556d642057d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Exit"
v0x556d64236950_0 .net "A", 0 0, v0x556d6423a0e0_0;  alias, 1 drivers
v0x556d64236a30_0 .net "B", 0 0, L_0x556d6424f340;  alias, 1 drivers
v0x556d64236af0_0 .var "Exit", 0 0;
E_0x556d641cb1e0 .event edge, v0x556d64236950_0, v0x556d64236a30_0;
S_0x556d64236c10 .scope module, "CatchDat" "data_memory" 3 113, 6 1 0, S_0x556d642057d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "mem_write"
    .port_info 1 /INPUT 1 "mem_read"
    .port_info 2 /INPUT 32 "address"
    .port_info 3 /INPUT 32 "write_data"
    .port_info 4 /OUTPUT 32 "result"
    .port_info 5 /INPUT 1 "reset"
    .port_info 6 /INPUT 1 "clock"
v0x556d64236eb0_0 .net "address", 31 0, v0x556d642398c0_0;  alias, 1 drivers
v0x556d64236f90_0 .net "clock", 0 0, v0x556d6423e710_0;  alias, 1 drivers
v0x556d64237050 .array "dataMemory", 0 31, 31 0;
v0x556d642370f0_0 .net "mem_read", 0 0, v0x556d6423a1a0_0;  alias, 1 drivers
v0x556d642371b0_0 .net "mem_write", 0 0, v0x556d6423a270_0;  alias, 1 drivers
v0x556d642372c0_0 .net "reset", 0 0, v0x556d6423ea30_0;  alias, 1 drivers
v0x556d64237380_0 .var "result", 31 0;
v0x556d64237460_0 .net "write_data", 31 0, v0x556d6423b540_0;  alias, 1 drivers
E_0x556d641cb400 .event posedge, v0x556d64236f90_0;
S_0x556d64237620 .scope module, "CatchImdEnd" "extensao_sinal" 3 52, 7 1 0, S_0x556d642057d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /OUTPUT 32 "extensor"
v0x556d64237890_0 .var "extensor", 31 0;
v0x556d64237970_0 .net "in", 15 0, L_0x556d6423ec00;  1 drivers
E_0x556d64237810 .event edge, v0x556d64237970_0;
S_0x556d64237a90 .scope module, "CatchIns" "InstructionMemory" 3 35, 8 12 0, S_0x556d642057d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ReadAddress"
    .port_info 1 /OUTPUT 32 "Instruction"
v0x556d64237d70_0 .var "Instruction", 31 0;
v0x556d64237e70_0 .net "ReadAddress", 31 0, v0x556d642389d0_0;  alias, 1 drivers
E_0x556d64237cf0 .event edge, v0x556d64237e70_0;
S_0x556d64237fb0 .scope module, "CatchOp" "alu_control" 3 57, 9 1 0, S_0x556d642057d0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "funct7"
    .port_info 1 /INPUT 3 "funct3"
    .port_info 2 /INPUT 2 "alu_operation"
    .port_info 3 /OUTPUT 4 "alu_ctr"
v0x556d642381e0_0 .var "alu_ctr", 3 0;
v0x556d642382e0_0 .net "alu_operation", 1 0, v0x556d6423a500_0;  alias, 1 drivers
v0x556d642383c0_0 .net "funct3", 2 0, L_0x556d6423edd0;  1 drivers
v0x556d64238480_0 .net "funct7", 6 0, L_0x556d6423ed30;  1 drivers
E_0x556d64238180 .event edge, v0x556d642382e0_0, v0x556d64238480_0, v0x556d642383c0_0;
S_0x556d64238610 .scope module, "CatchPC" "program_counter" 3 24, 10 11 0, S_0x556d642057d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "pc"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "pc_next"
v0x556d642388d0_0 .var "pc", 31 0;
v0x556d642389d0_0 .var "pc_next", 31 0;
v0x556d64238a90_0 .net "reset", 0 0, v0x556d6423ea30_0;  alias, 1 drivers
E_0x556d64238850 .event edge, v0x556d642372c0_0, v0x556d642388d0_0;
S_0x556d64238bb0 .scope module, "CatchPC2" "result_pc" 3 106, 10 33 0, S_0x556d642057d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /OUTPUT 32 "Sum"
    .port_info 3 /INPUT 1 "ANDBranch"
    .port_info 4 /INPUT 1 "clock"
v0x556d64238e30_0 .net8 "A", 31 0, RS_0x7fda42d3b768;  alias, 2 drivers
v0x556d64238f20_0 .net "ANDBranch", 0 0, v0x556d64236af0_0;  alias, 1 drivers
v0x556d64238ff0_0 .net "B", 31 0, v0x556d641fa350_0;  alias, 1 drivers
v0x556d642390f0_0 .var "Sum", 31 0;
v0x556d64239190_0 .net "clock", 0 0, v0x556d6423e710_0;  alias, 1 drivers
S_0x556d64239310 .scope module, "CatchResult" "alu" 3 90, 11 1 0, S_0x556d642057d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "alu_control"
    .port_info 1 /INPUT 32 "a"
    .port_info 2 /INPUT 32 "b"
    .port_info 3 /OUTPUT 32 "alu_out"
    .port_info 4 /OUTPUT 1 "zero"
L_0x7fda42cf2018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556d642395e0_0 .net/2u *"_s0", 31 0, L_0x7fda42cf2018;  1 drivers
v0x556d642396e0_0 .net "a", 31 0, v0x556d6423b430_0;  alias, 1 drivers
v0x556d642397c0_0 .net "alu_control", 3 0, v0x556d642381e0_0;  alias, 1 drivers
v0x556d642398c0_0 .var "alu_out", 31 0;
v0x556d64239990_0 .net "b", 31 0, v0x556d6423c620_0;  alias, 1 drivers
v0x556d64239a50_0 .net "zero", 0 0, L_0x556d6424f340;  alias, 1 drivers
E_0x556d64239560 .event edge, v0x556d64239990_0, v0x556d642396e0_0, v0x556d642381e0_0;
L_0x556d6424f340 .cmp/eq 32, v0x556d642398c0_0, L_0x7fda42cf2018;
S_0x556d64239ba0 .scope module, "CatchVal" "control" 3 40, 12 1 0, S_0x556d642057d0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode"
    .port_info 1 /OUTPUT 1 "Branch"
    .port_info 2 /OUTPUT 1 "MemRead"
    .port_info 3 /OUTPUT 1 "MemtoReg"
    .port_info 4 /OUTPUT 1 "MemWrite"
    .port_info 5 /OUTPUT 1 "alusrc"
    .port_info 6 /OUTPUT 1 "regwrite"
    .port_info 7 /OUTPUT 2 "aluop"
    .port_info 8 /OUTPUT 1 "RegDst"
P_0x556d642040e0 .param/l "BEQ" 0 12 26, C4<1100111>;
P_0x556d64204120 .param/l "LD" 0 12 24, C4<0000011>;
P_0x556d64204160 .param/l "R_Type" 0 12 23, C4<0110011>;
P_0x556d642041a0 .param/l "SD" 0 12 25, C4<0100011>;
v0x556d6423a0e0_0 .var "Branch", 0 0;
v0x556d6423a1a0_0 .var "MemRead", 0 0;
v0x556d6423a270_0 .var "MemWrite", 0 0;
v0x556d6423a370_0 .var "MemtoReg", 0 0;
v0x556d6423a410_0 .var "RegDst", 0 0;
v0x556d6423a500_0 .var "aluop", 1 0;
v0x556d6423a5a0_0 .var "alusrc", 0 0;
v0x556d6423a640_0 .net "opcode", 6 0, L_0x556d6423eb60;  1 drivers
v0x556d6423a700_0 .var "regwrite", 0 0;
E_0x556d6423a060 .event edge, v0x556d6423a640_0;
S_0x556d6423a8e0 .scope module, "PC4" "Sum4" 3 30, 10 25 0, S_0x556d642057d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc"
    .port_info 1 /OUTPUT 32 "sum"
v0x556d6423aac0_0 .net "pc", 31 0, v0x556d642389d0_0;  alias, 1 drivers
v0x556d6423abf0_0 .var "sum", 31 0;
S_0x556d6423ad60 .scope module, "Reg" "reg_file" 3 71, 13 1 0, S_0x556d642057d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "writereg"
    .port_info 1 /INPUT 32 "writedata"
    .port_info 2 /INPUT 5 "rs1"
    .port_info 3 /INPUT 5 "rs2"
    .port_info 4 /INPUT 5 "rd"
    .port_info 5 /OUTPUT 32 "readdata1"
    .port_info 6 /OUTPUT 32 "readdata2"
    .port_info 7 /INPUT 1 "clock"
    .port_info 8 /INPUT 1 "reset"
v0x556d6423b0c0 .array "array", 0 31, 63 0;
v0x556d6423b1a0_0 .net "clock", 0 0, v0x556d6423e710_0;  alias, 1 drivers
v0x556d6423b2b0_0 .var/i "i", 31 0;
v0x556d6423b350_0 .net "rd", 4 0, L_0x556d6423f290;  1 drivers
v0x556d6423b430_0 .var "readdata1", 31 0;
v0x556d6423b540_0 .var "readdata2", 31 0;
v0x556d6423b5e0_0 .net "reset", 0 0, v0x556d6423ea30_0;  alias, 1 drivers
v0x556d6423b6d0_0 .net "rs1", 4 0, L_0x556d6423f100;  1 drivers
v0x556d6423b790_0 .net "rs2", 4 0, L_0x556d6423f1a0;  1 drivers
v0x556d6423b900_0 .net "writedata", 31 0, v0x556d6423cc40_0;  alias, 1 drivers
v0x556d6423b9e0_0 .net "writereg", 0 0, v0x556d6423bfa0_0;  alias, 1 drivers
E_0x556d6423b060 .event posedge, v0x556d64236f90_0, v0x556d642372c0_0;
S_0x556d6423bbc0 .scope module, "u1" "mux1" 3 64, 5 1 0, S_0x556d642057d0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data0"
    .port_info 1 /INPUT 5 "data1"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 1 "out"
v0x556d6423bdc0_0 .net "data0", 4 0, L_0x556d6423ee70;  1 drivers
v0x556d6423bec0_0 .net "data1", 4 0, L_0x556d6423ef10;  1 drivers
v0x556d6423bfa0_0 .var "out", 0 0;
v0x556d6423c070_0 .net "select", 0 0, v0x556d6423a410_0;  alias, 1 drivers
E_0x556d6423bd40 .event edge, v0x556d6423a410_0, v0x556d6423bec0_0, v0x556d6423bdc0_0;
S_0x556d6423c190 .scope module, "u2" "mux2" 3 83, 5 13 0, S_0x556d642057d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0"
    .port_info 1 /INPUT 32 "data1"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x556d6423c3e0_0 .net "data0", 31 0, v0x556d6423b540_0;  alias, 1 drivers
v0x556d6423c510_0 .net "data1", 31 0, v0x556d64237890_0;  alias, 1 drivers
v0x556d6423c620_0 .var "out", 31 0;
v0x556d6423c6c0_0 .net "select", 0 0, v0x556d6423a5a0_0;  alias, 1 drivers
E_0x556d6423c360 .event edge, v0x556d6423a5a0_0, v0x556d64209620_0, v0x556d64237460_0;
S_0x556d6423c800 .scope module, "u4" "mux2" 3 122, 5 13 0, S_0x556d642057d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0"
    .port_info 1 /INPUT 32 "data1"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x556d6423ca50_0 .net "data0", 31 0, v0x556d642398c0_0;  alias, 1 drivers
v0x556d6423cb80_0 .net "data1", 31 0, v0x556d64237380_0;  alias, 1 drivers
v0x556d6423cc40_0 .var "out", 31 0;
v0x556d6423cd40_0 .net "select", 0 0, v0x556d6423a370_0;  alias, 1 drivers
E_0x556d6423c9d0 .event edge, v0x556d6423a370_0, v0x556d64237380_0, v0x556d64236eb0_0;
    .scope S_0x556d64238610;
T_0 ;
    %wait E_0x556d64238850;
    %load/vec4 v0x556d64238a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556d642389d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x556d642388d0_0;
    %assign/vec4 v0x556d642389d0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x556d6423a8e0;
T_1 ;
    %wait E_0x556d64237cf0;
    %load/vec4 v0x556d6423aac0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x556d6423abf0_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x556d64237a90;
T_2 ;
    %wait E_0x556d64237cf0;
    %load/vec4 v0x556d64237e70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 32;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 32;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 32;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 32;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 32;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 32;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 32;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %jmp T_2.10;
T_2.0 ;
    %pushi/vec4 41175072, 0, 32;
    %assign/vec4 v0x556d64237d70_0, 0;
    %jmp T_2.10;
T_2.1 ;
    %pushi/vec4 39295010, 0, 32;
    %assign/vec4 v0x556d64237d70_0, 0;
    %jmp T_2.10;
T_2.2 ;
    %pushi/vec4 303235084, 0, 32;
    %assign/vec4 v0x556d64237d70_0, 0;
    %jmp T_2.10;
T_2.3 ;
    %pushi/vec4 28471332, 0, 32;
    %assign/vec4 v0x556d64237d70_0, 0;
    %jmp T_2.10;
T_2.4 ;
    %pushi/vec4 37044261, 0, 32;
    %assign/vec4 v0x556d64237d70_0, 0;
    %jmp T_2.10;
T_2.5 ;
    %pushi/vec4 26630186, 0, 32;
    %assign/vec4 v0x556d64237d70_0, 0;
    %jmp T_2.10;
T_2.6 ;
    %pushi/vec4 303497248, 0, 32;
    %assign/vec4 v0x556d64237d70_0, 0;
    %jmp T_2.10;
T_2.7 ;
    %pushi/vec4 28274727, 0, 32;
    %assign/vec4 v0x556d64237d70_0, 0;
    %jmp T_2.10;
T_2.8 ;
    %pushi/vec4 2396127240, 0, 32;
    %assign/vec4 v0x556d64237d70_0, 0;
    %jmp T_2.10;
T_2.9 ;
    %pushi/vec4 2930835472, 0, 32;
    %assign/vec4 v0x556d64237d70_0, 0;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x556d64239ba0;
T_3 ;
    %wait E_0x556d6423a060;
    %load/vec4 v0x556d6423a640_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %vpi_call 12 71 "$display", "Opcode n\303\243o identificado!!!" {0 0 0};
    %jmp T_3.5;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423a0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423a1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423a370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423a270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423a5a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423a700_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x556d6423a500_0, 0, 2;
    %jmp T_3.5;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423a0e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423a1a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423a370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423a270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423a5a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423a700_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x556d6423a500_0, 0, 2;
    %jmp T_3.5;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423a0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423a1a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423a370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423a270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423a5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423a700_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x556d6423a500_0, 0, 2;
    %jmp T_3.5;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423a0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423a1a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423a370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423a270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423a5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423a700_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x556d6423a500_0, 0, 2;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x556d64237620;
T_4 ;
    %wait E_0x556d64237810;
    %load/vec4 v0x556d64237970_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x556d64237970_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x556d64237890_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x556d64237fb0;
T_5 ;
    %wait E_0x556d64238180;
    %load/vec4 v0x556d642382e0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x556d64238480_0;
    %pushi/vec4 127, 127, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x556d642383c0_0;
    %pushi/vec4 7, 7, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x556d642381e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x556d642382e0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x556d64238480_0;
    %pushi/vec4 127, 127, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x556d642383c0_0;
    %pushi/vec4 7, 7, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x556d642381e0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x556d642382e0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x556d64238480_0;
    %pushi/vec4 127, 127, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x556d642383c0_0;
    %pushi/vec4 7, 7, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x556d642381e0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x556d642382e0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x556d64238480_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x556d642383c0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x556d642381e0_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x556d642382e0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x556d64238480_0;
    %pushi/vec4 32, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x556d642383c0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x556d642381e0_0, 0;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0x556d642382e0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x556d64238480_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x556d642383c0_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x556d642381e0_0, 0;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v0x556d642382e0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x556d64238480_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x556d642383c0_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x556d642381e0_0, 0;
T_5.12 ;
T_5.11 ;
T_5.9 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x556d6423bbc0;
T_6 ;
    %wait E_0x556d6423bd40;
    %load/vec4 v0x556d6423c070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %jmp T_6.2;
T_6.0 ;
    %load/vec4 v0x556d6423bdc0_0;
    %pad/u 1;
    %assign/vec4 v0x556d6423bfa0_0, 0;
    %jmp T_6.2;
T_6.1 ;
    %load/vec4 v0x556d6423bec0_0;
    %pad/u 1;
    %assign/vec4 v0x556d6423bfa0_0, 0;
    %jmp T_6.2;
T_6.2 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x556d6423ad60;
T_7 ;
    %wait E_0x556d6423b060;
    %load/vec4 v0x556d6423b5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556d6423b2b0_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x556d6423b2b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0x556d6423b2b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556d6423b0c0, 0, 4;
    %load/vec4 v0x556d6423b2b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556d6423b2b0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x556d6423b9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x556d6423b900_0;
    %pad/u 64;
    %load/vec4 v0x556d6423b350_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x556d6423b0c0, 4, 0;
T_7.4 ;
T_7.1 ;
    %load/vec4 v0x556d6423b6d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x556d6423b0c0, 4;
    %pad/u 32;
    %store/vec4 v0x556d6423b430_0, 0, 32;
    %load/vec4 v0x556d6423b790_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x556d6423b0c0, 4;
    %pad/u 32;
    %store/vec4 v0x556d6423b540_0, 0, 32;
    %jmp T_7;
    .thread T_7;
    .scope S_0x556d6423c190;
T_8 ;
    %wait E_0x556d6423c360;
    %load/vec4 v0x556d6423c6c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %jmp T_8.2;
T_8.0 ;
    %load/vec4 v0x556d6423c3e0_0;
    %assign/vec4 v0x556d6423c620_0, 0;
    %jmp T_8.2;
T_8.1 ;
    %load/vec4 v0x556d6423c510_0;
    %assign/vec4 v0x556d6423c620_0, 0;
    %jmp T_8.2;
T_8.2 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x556d64239310;
T_9 ;
    %wait E_0x556d64239560;
    %load/vec4 v0x556d642397c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556d642398c0_0, 0;
    %jmp T_9.7;
T_9.0 ;
    %load/vec4 v0x556d642396e0_0;
    %load/vec4 v0x556d64239990_0;
    %and;
    %assign/vec4 v0x556d642398c0_0, 0;
    %jmp T_9.7;
T_9.1 ;
    %load/vec4 v0x556d642396e0_0;
    %load/vec4 v0x556d64239990_0;
    %or;
    %assign/vec4 v0x556d642398c0_0, 0;
    %jmp T_9.7;
T_9.2 ;
    %load/vec4 v0x556d642396e0_0;
    %load/vec4 v0x556d64239990_0;
    %add;
    %assign/vec4 v0x556d642398c0_0, 0;
    %jmp T_9.7;
T_9.3 ;
    %load/vec4 v0x556d642396e0_0;
    %load/vec4 v0x556d64239990_0;
    %sub;
    %assign/vec4 v0x556d642398c0_0, 0;
    %jmp T_9.7;
T_9.4 ;
    %load/vec4 v0x556d642396e0_0;
    %load/vec4 v0x556d64239990_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.9, 8;
T_9.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.9, 8;
 ; End of false expr.
    %blend;
T_9.9;
    %assign/vec4 v0x556d642398c0_0, 0;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v0x556d642396e0_0;
    %load/vec4 v0x556d64239990_0;
    %or;
    %inv;
    %assign/vec4 v0x556d642398c0_0, 0;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x556d641ccb70;
T_10 ;
    %wait E_0x556d641a80e0;
    %load/vec4 v0x556d64209620_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x556d641fa350_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x556d642366f0;
T_11 ;
    %wait E_0x556d641cb1e0;
    %load/vec4 v0x556d64236950_0;
    %load/vec4 v0x556d64236a30_0;
    %and;
    %assign/vec4 v0x556d64236af0_0, 0;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x556d64238bb0;
T_12 ;
    %wait E_0x556d641cb400;
    %load/vec4 v0x556d64238f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x556d64238e30_0;
    %load/vec4 v0x556d64238ff0_0;
    %add;
    %assign/vec4 v0x556d642390f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x556d64238f20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x556d64238e30_0;
    %assign/vec4 v0x556d642390f0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x556d64236c10;
T_13 ;
    %wait E_0x556d641cb400;
    %load/vec4 v0x556d642372c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556d64237050, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556d64237050, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556d64237050, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556d64237050, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556d64237050, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556d64237050, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556d64237050, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556d64237050, 0, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556d64237050, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556d64237050, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556d64237050, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556d64237050, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556d64237050, 0, 4;
    %pushi/vec4 13, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556d64237050, 0, 4;
    %pushi/vec4 14, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556d64237050, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556d64237050, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556d64237050, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556d64237050, 0, 4;
    %pushi/vec4 18, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556d64237050, 0, 4;
    %pushi/vec4 19, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556d64237050, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556d64237050, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556d64237050, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556d64237050, 0, 4;
    %pushi/vec4 23, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556d64237050, 0, 4;
    %pushi/vec4 24, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556d64237050, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556d64237050, 0, 4;
    %pushi/vec4 26, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556d64237050, 0, 4;
    %pushi/vec4 27, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556d64237050, 0, 4;
    %pushi/vec4 28, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556d64237050, 0, 4;
    %pushi/vec4 29, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556d64237050, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556d64237050, 0, 4;
    %pushi/vec4 31, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556d64237050, 0, 4;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x556d642371b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x556d64237460_0;
    %ix/getv 3, v0x556d64236eb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556d64237050, 0, 4;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x556d642370f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %ix/getv 4, v0x556d64236eb0_0;
    %load/vec4a v0x556d64237050, 4;
    %assign/vec4 v0x556d64237380_0, 0;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x556d6423c800;
T_14 ;
    %wait E_0x556d6423c9d0;
    %load/vec4 v0x556d6423cd40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %jmp T_14.2;
T_14.0 ;
    %load/vec4 v0x556d6423ca50_0;
    %assign/vec4 v0x556d6423cc40_0, 0;
    %jmp T_14.2;
T_14.1 ;
    %load/vec4 v0x556d6423cb80_0;
    %assign/vec4 v0x556d6423cc40_0, 0;
    %jmp T_14.2;
T_14.2 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x556d64203b60;
T_15 ;
    %vpi_call 2 10 "$dumpfile", "datapath.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x556d64203b60 {0 0 0};
    %vpi_call 2 12 "$display", "Exibindo os resultados:" {0 0 0};
    %vpi_call 2 13 "$monitor", "Instruction: %b\012Exit PC: %b\012Exit ALU: %b\012", v0x556d6423e860_0, v0x556d6423e900_0, v0x556d6423e630_0 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x556d64203b60;
T_16 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423ea30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423ea30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556d6423ea30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423e710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556d6423ea30_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 126 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "datapath_tb.v";
    "./main.v";
    "./shift_left.v";
    "./mux.v";
    "./data_memory.v";
    "./imm_gen.v";
    "./instruction_memory.v";
    "./alu_control.v";
    "./pc.v";
    "./alu.v";
    "./control.v";
    "./reg_file.v";
