#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xd28550 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xd286e0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0xd36a80 .functor NOT 1, L_0xd62f40, C4<0>, C4<0>, C4<0>;
L_0xd62ca0 .functor XOR 1, L_0xd62b40, L_0xd62c00, C4<0>, C4<0>;
L_0xd62e30 .functor XOR 1, L_0xd62ca0, L_0xd62d60, C4<0>, C4<0>;
v0xd5ddf0_0 .net *"_ivl_10", 0 0, L_0xd62d60;  1 drivers
v0xd5def0_0 .net *"_ivl_12", 0 0, L_0xd62e30;  1 drivers
v0xd5dfd0_0 .net *"_ivl_2", 0 0, L_0xd5fda0;  1 drivers
v0xd5e090_0 .net *"_ivl_4", 0 0, L_0xd62b40;  1 drivers
v0xd5e170_0 .net *"_ivl_6", 0 0, L_0xd62c00;  1 drivers
v0xd5e2a0_0 .net *"_ivl_8", 0 0, L_0xd62ca0;  1 drivers
v0xd5e380_0 .net "a", 0 0, v0xd5a250_0;  1 drivers
v0xd5e420_0 .net "b", 0 0, v0xd5a2f0_0;  1 drivers
v0xd5e4c0_0 .net "c", 0 0, v0xd5a390_0;  1 drivers
v0xd5e560_0 .var "clk", 0 0;
v0xd5e600_0 .net "d", 0 0, v0xd5a4d0_0;  1 drivers
v0xd5e6a0_0 .net "q_dut", 0 0, L_0xd62a30;  1 drivers
v0xd5e740_0 .net "q_ref", 0 0, L_0xd5ede0;  1 drivers
v0xd5e7e0_0 .var/2u "stats1", 159 0;
v0xd5e880_0 .var/2u "strobe", 0 0;
v0xd5e920_0 .net "tb_match", 0 0, L_0xd62f40;  1 drivers
v0xd5e9e0_0 .net "tb_mismatch", 0 0, L_0xd36a80;  1 drivers
v0xd5eaa0_0 .net "wavedrom_enable", 0 0, v0xd5a5c0_0;  1 drivers
v0xd5eb40_0 .net "wavedrom_title", 511 0, v0xd5a660_0;  1 drivers
L_0xd5fda0 .concat [ 1 0 0 0], L_0xd5ede0;
L_0xd62b40 .concat [ 1 0 0 0], L_0xd5ede0;
L_0xd62c00 .concat [ 1 0 0 0], L_0xd62a30;
L_0xd62d60 .concat [ 1 0 0 0], L_0xd5ede0;
L_0xd62f40 .cmp/eeq 1, L_0xd5fda0, L_0xd62e30;
S_0xd28870 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0xd286e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0xd14090 .functor NOT 1, v0xd5a250_0, C4<0>, C4<0>, C4<0>;
L_0xd28fd0 .functor XOR 1, L_0xd14090, v0xd5a2f0_0, C4<0>, C4<0>;
L_0xd36af0 .functor XOR 1, L_0xd28fd0, v0xd5a390_0, C4<0>, C4<0>;
L_0xd5ede0 .functor XOR 1, L_0xd36af0, v0xd5a4d0_0, C4<0>, C4<0>;
v0xd36cf0_0 .net *"_ivl_0", 0 0, L_0xd14090;  1 drivers
v0xd36d90_0 .net *"_ivl_2", 0 0, L_0xd28fd0;  1 drivers
v0xd141e0_0 .net *"_ivl_4", 0 0, L_0xd36af0;  1 drivers
v0xd14280_0 .net "a", 0 0, v0xd5a250_0;  alias, 1 drivers
v0xd59610_0 .net "b", 0 0, v0xd5a2f0_0;  alias, 1 drivers
v0xd59720_0 .net "c", 0 0, v0xd5a390_0;  alias, 1 drivers
v0xd597e0_0 .net "d", 0 0, v0xd5a4d0_0;  alias, 1 drivers
v0xd598a0_0 .net "q", 0 0, L_0xd5ede0;  alias, 1 drivers
S_0xd59a00 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0xd286e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0xd5a250_0 .var "a", 0 0;
v0xd5a2f0_0 .var "b", 0 0;
v0xd5a390_0 .var "c", 0 0;
v0xd5a430_0 .net "clk", 0 0, v0xd5e560_0;  1 drivers
v0xd5a4d0_0 .var "d", 0 0;
v0xd5a5c0_0 .var "wavedrom_enable", 0 0;
v0xd5a660_0 .var "wavedrom_title", 511 0;
E_0xd23440/0 .event negedge, v0xd5a430_0;
E_0xd23440/1 .event posedge, v0xd5a430_0;
E_0xd23440 .event/or E_0xd23440/0, E_0xd23440/1;
E_0xd23690 .event posedge, v0xd5a430_0;
E_0xd0c9f0 .event negedge, v0xd5a430_0;
S_0xd59d50 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0xd59a00;
 .timescale -12 -12;
v0xd59f50_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xd5a050 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0xd59a00;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xd5a7c0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0xd286e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0xd5ef10 .functor NOT 1, v0xd5a250_0, C4<0>, C4<0>, C4<0>;
L_0xd5ef80 .functor NOT 1, v0xd5a2f0_0, C4<0>, C4<0>, C4<0>;
L_0xd5f010 .functor AND 1, L_0xd5ef10, L_0xd5ef80, C4<1>, C4<1>;
L_0xd5f0d0 .functor NOT 1, v0xd5a390_0, C4<0>, C4<0>, C4<0>;
L_0xd5f170 .functor AND 1, L_0xd5f010, L_0xd5f0d0, C4<1>, C4<1>;
L_0xd5f280 .functor NOT 1, v0xd5a4d0_0, C4<0>, C4<0>, C4<0>;
L_0xd5f330 .functor AND 1, L_0xd5f170, L_0xd5f280, C4<1>, C4<1>;
L_0xd5f440 .functor NOT 1, v0xd5a250_0, C4<0>, C4<0>, C4<0>;
L_0xd5f500 .functor NOT 1, v0xd5a2f0_0, C4<0>, C4<0>, C4<0>;
L_0xd5f570 .functor AND 1, L_0xd5f440, L_0xd5f500, C4<1>, C4<1>;
L_0xd5f6e0 .functor AND 1, L_0xd5f570, v0xd5a390_0, C4<1>, C4<1>;
L_0xd5f750 .functor NOT 1, v0xd5a4d0_0, C4<0>, C4<0>, C4<0>;
L_0xd5f830 .functor AND 1, L_0xd5f6e0, L_0xd5f750, C4<1>, C4<1>;
L_0xd5f940 .functor OR 1, L_0xd5f330, L_0xd5f830, C4<0>, C4<0>;
L_0xd5f7c0 .functor NOT 1, v0xd5a250_0, C4<0>, C4<0>, C4<0>;
L_0xd5fad0 .functor AND 1, L_0xd5f7c0, v0xd5a2f0_0, C4<1>, C4<1>;
L_0xd5fc20 .functor NOT 1, v0xd5a390_0, C4<0>, C4<0>, C4<0>;
L_0xd5fc90 .functor AND 1, L_0xd5fad0, L_0xd5fc20, C4<1>, C4<1>;
L_0xd5fe40 .functor AND 1, L_0xd5fc90, v0xd5a4d0_0, C4<1>, C4<1>;
L_0xd5ff00 .functor OR 1, L_0xd5f940, L_0xd5fe40, C4<0>, C4<0>;
L_0xd600c0 .functor NOT 1, v0xd5a250_0, C4<0>, C4<0>, C4<0>;
L_0xd60240 .functor AND 1, L_0xd600c0, v0xd5a2f0_0, C4<1>, C4<1>;
L_0xd604d0 .functor AND 1, L_0xd60240, v0xd5a390_0, C4<1>, C4<1>;
L_0xd606a0 .functor NOT 1, v0xd5a4d0_0, C4<0>, C4<0>, C4<0>;
L_0xd608f0 .functor AND 1, L_0xd604d0, L_0xd606a0, C4<1>, C4<1>;
L_0xd60a00 .functor OR 1, L_0xd5ff00, L_0xd608f0, C4<0>, C4<0>;
L_0xd60bf0 .functor NOT 1, v0xd5a2f0_0, C4<0>, C4<0>, C4<0>;
L_0xd60c60 .functor AND 1, v0xd5a250_0, L_0xd60bf0, C4<1>, C4<1>;
L_0xd60e10 .functor NOT 1, v0xd5a390_0, C4<0>, C4<0>, C4<0>;
L_0xd60e80 .functor AND 1, L_0xd60c60, L_0xd60e10, C4<1>, C4<1>;
L_0xd61090 .functor AND 1, L_0xd60e80, v0xd5a4d0_0, C4<1>, C4<1>;
L_0xd61150 .functor OR 1, L_0xd60a00, L_0xd61090, C4<0>, C4<0>;
L_0xd61370 .functor NOT 1, v0xd5a2f0_0, C4<0>, C4<0>, C4<0>;
L_0xd613e0 .functor AND 1, v0xd5a250_0, L_0xd61370, C4<1>, C4<1>;
L_0xd615c0 .functor AND 1, L_0xd613e0, v0xd5a390_0, C4<1>, C4<1>;
L_0xd61680 .functor NOT 1, v0xd5a4d0_0, C4<0>, C4<0>, C4<0>;
L_0xd61820 .functor AND 1, L_0xd615c0, L_0xd61680, C4<1>, C4<1>;
L_0xd61930 .functor OR 1, L_0xd61150, L_0xd61820, C4<0>, C4<0>;
L_0xd61b80 .functor AND 1, v0xd5a250_0, v0xd5a2f0_0, C4<1>, C4<1>;
L_0xd61bf0 .functor NOT 1, v0xd5a390_0, C4<0>, C4<0>, C4<0>;
L_0xd61db0 .functor AND 1, L_0xd61b80, L_0xd61bf0, C4<1>, C4<1>;
L_0xd61ec0 .functor NOT 1, v0xd5a4d0_0, C4<0>, C4<0>, C4<0>;
L_0xd62090 .functor AND 1, L_0xd61db0, L_0xd61ec0, C4<1>, C4<1>;
L_0xd621a0 .functor OR 1, L_0xd61930, L_0xd62090, C4<0>, C4<0>;
L_0xd62420 .functor AND 1, v0xd5a250_0, v0xd5a2f0_0, C4<1>, C4<1>;
L_0xd62490 .functor AND 1, L_0xd62420, v0xd5a390_0, C4<1>, C4<1>;
L_0xd626d0 .functor AND 1, L_0xd62490, v0xd5a4d0_0, C4<1>, C4<1>;
L_0xd62790 .functor OR 1, L_0xd621a0, L_0xd626d0, C4<0>, C4<0>;
L_0xd62a30 .functor BUFZ 1, L_0xd62790, C4<0>, C4<0>, C4<0>;
v0xd5aab0_0 .net *"_ivl_0", 0 0, L_0xd5ef10;  1 drivers
v0xd5ab90_0 .net *"_ivl_10", 0 0, L_0xd5f280;  1 drivers
v0xd5ac70_0 .net *"_ivl_12", 0 0, L_0xd5f330;  1 drivers
v0xd5ad60_0 .net *"_ivl_14", 0 0, L_0xd5f440;  1 drivers
v0xd5ae40_0 .net *"_ivl_16", 0 0, L_0xd5f500;  1 drivers
v0xd5af70_0 .net *"_ivl_18", 0 0, L_0xd5f570;  1 drivers
v0xd5b050_0 .net *"_ivl_2", 0 0, L_0xd5ef80;  1 drivers
v0xd5b130_0 .net *"_ivl_20", 0 0, L_0xd5f6e0;  1 drivers
v0xd5b210_0 .net *"_ivl_22", 0 0, L_0xd5f750;  1 drivers
v0xd5b2f0_0 .net *"_ivl_24", 0 0, L_0xd5f830;  1 drivers
v0xd5b3d0_0 .net *"_ivl_26", 0 0, L_0xd5f940;  1 drivers
v0xd5b4b0_0 .net *"_ivl_28", 0 0, L_0xd5f7c0;  1 drivers
v0xd5b590_0 .net *"_ivl_30", 0 0, L_0xd5fad0;  1 drivers
v0xd5b670_0 .net *"_ivl_32", 0 0, L_0xd5fc20;  1 drivers
v0xd5b750_0 .net *"_ivl_34", 0 0, L_0xd5fc90;  1 drivers
v0xd5b830_0 .net *"_ivl_36", 0 0, L_0xd5fe40;  1 drivers
v0xd5b910_0 .net *"_ivl_38", 0 0, L_0xd5ff00;  1 drivers
v0xd5b9f0_0 .net *"_ivl_4", 0 0, L_0xd5f010;  1 drivers
v0xd5bad0_0 .net *"_ivl_40", 0 0, L_0xd600c0;  1 drivers
v0xd5bbb0_0 .net *"_ivl_42", 0 0, L_0xd60240;  1 drivers
v0xd5bc90_0 .net *"_ivl_44", 0 0, L_0xd604d0;  1 drivers
v0xd5bd70_0 .net *"_ivl_46", 0 0, L_0xd606a0;  1 drivers
v0xd5be50_0 .net *"_ivl_48", 0 0, L_0xd608f0;  1 drivers
v0xd5bf30_0 .net *"_ivl_50", 0 0, L_0xd60a00;  1 drivers
v0xd5c010_0 .net *"_ivl_52", 0 0, L_0xd60bf0;  1 drivers
v0xd5c0f0_0 .net *"_ivl_54", 0 0, L_0xd60c60;  1 drivers
v0xd5c1d0_0 .net *"_ivl_56", 0 0, L_0xd60e10;  1 drivers
v0xd5c2b0_0 .net *"_ivl_58", 0 0, L_0xd60e80;  1 drivers
v0xd5c390_0 .net *"_ivl_6", 0 0, L_0xd5f0d0;  1 drivers
v0xd5c470_0 .net *"_ivl_60", 0 0, L_0xd61090;  1 drivers
v0xd5c550_0 .net *"_ivl_62", 0 0, L_0xd61150;  1 drivers
v0xd5c630_0 .net *"_ivl_64", 0 0, L_0xd61370;  1 drivers
v0xd5c710_0 .net *"_ivl_66", 0 0, L_0xd613e0;  1 drivers
v0xd5ca00_0 .net *"_ivl_68", 0 0, L_0xd615c0;  1 drivers
v0xd5cae0_0 .net *"_ivl_70", 0 0, L_0xd61680;  1 drivers
v0xd5cbc0_0 .net *"_ivl_72", 0 0, L_0xd61820;  1 drivers
v0xd5cca0_0 .net *"_ivl_74", 0 0, L_0xd61930;  1 drivers
v0xd5cd80_0 .net *"_ivl_76", 0 0, L_0xd61b80;  1 drivers
v0xd5ce60_0 .net *"_ivl_78", 0 0, L_0xd61bf0;  1 drivers
v0xd5cf40_0 .net *"_ivl_8", 0 0, L_0xd5f170;  1 drivers
v0xd5d020_0 .net *"_ivl_80", 0 0, L_0xd61db0;  1 drivers
v0xd5d100_0 .net *"_ivl_82", 0 0, L_0xd61ec0;  1 drivers
v0xd5d1e0_0 .net *"_ivl_84", 0 0, L_0xd62090;  1 drivers
v0xd5d2c0_0 .net *"_ivl_86", 0 0, L_0xd621a0;  1 drivers
v0xd5d3a0_0 .net *"_ivl_88", 0 0, L_0xd62420;  1 drivers
v0xd5d480_0 .net *"_ivl_90", 0 0, L_0xd62490;  1 drivers
v0xd5d560_0 .net *"_ivl_92", 0 0, L_0xd626d0;  1 drivers
v0xd5d640_0 .net "a", 0 0, v0xd5a250_0;  alias, 1 drivers
v0xd5d6e0_0 .net "b", 0 0, v0xd5a2f0_0;  alias, 1 drivers
v0xd5d7d0_0 .net "c", 0 0, v0xd5a390_0;  alias, 1 drivers
v0xd5d8c0_0 .net "d", 0 0, v0xd5a4d0_0;  alias, 1 drivers
v0xd5d9b0_0 .net "q", 0 0, L_0xd62a30;  alias, 1 drivers
v0xd5da70_0 .net "q_tmp", 0 0, L_0xd62790;  1 drivers
S_0xd5dbd0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0xd286e0;
 .timescale -12 -12;
E_0xd231e0 .event anyedge, v0xd5e880_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xd5e880_0;
    %nor/r;
    %assign/vec4 v0xd5e880_0, 0;
    %wait E_0xd231e0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xd59a00;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd5a4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5a390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5a2f0_0, 0;
    %assign/vec4 v0xd5a250_0, 0;
    %wait E_0xd0c9f0;
    %wait E_0xd23690;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd5a4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5a390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5a2f0_0, 0;
    %assign/vec4 v0xd5a250_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd23440;
    %load/vec4 v0xd5a250_0;
    %load/vec4 v0xd5a2f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xd5a390_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xd5a4d0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd5a4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5a390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5a2f0_0, 0;
    %assign/vec4 v0xd5a250_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xd5a050;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd23440;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0xd5a4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5a390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd5a2f0_0, 0;
    %assign/vec4 v0xd5a250_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xd286e0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd5e560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd5e880_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xd286e0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xd5e560_0;
    %inv;
    %store/vec4 v0xd5e560_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xd286e0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0xd5a430_0, v0xd5e9e0_0, v0xd5e380_0, v0xd5e420_0, v0xd5e4c0_0, v0xd5e600_0, v0xd5e740_0, v0xd5e6a0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xd286e0;
T_7 ;
    %load/vec4 v0xd5e7e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xd5e7e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xd5e7e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0xd5e7e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd5e7e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xd5e7e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd5e7e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xd286e0;
T_8 ;
    %wait E_0xd23440;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd5e7e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd5e7e0_0, 4, 32;
    %load/vec4 v0xd5e920_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xd5e7e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd5e7e0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd5e7e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd5e7e0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xd5e740_0;
    %load/vec4 v0xd5e740_0;
    %load/vec4 v0xd5e6a0_0;
    %xor;
    %load/vec4 v0xd5e740_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xd5e7e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd5e7e0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xd5e7e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd5e7e0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/circuit2/iter0/response47/top_module.sv";
