// Seed: 1817207053
module automatic module_0 (
    id_1
);
  output wire id_1;
  assign id_1 = -1 + -1;
  wire id_3;
  wire id_4;
  module_2 modCall_1 ();
  wire id_5;
  assign module_1.id_1 = 0;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign #1 id_4 = 1'b0;
  assign id_4 = id_1;
  module_0 modCall_1 (id_4);
endmodule
module module_2 ();
  assign id_2 = 1;
  supply0 id_4, id_5 = -1'h0;
  wor id_6, id_7 = 1;
  assign id_3 = id_5;
  genvar id_8;
  assign id_4 = id_3;
endmodule
