Power-managed DRAM controller circuit