// Seed: 2539114739
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign module_1.id_26 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input supply0 id_2,
    input tri1 id_3,
    output supply0 id_4
);
  wire id_6, id_7;
  wire id_8;
  tri1 id_9 = 1;
  wor  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  =  1  !=  1  ;
  id_29(
      .id_0(1), .id_1(id_14), .id_2(id_20), .id_3(id_28), .id_4(1), .id_5()
  );
  assign id_24 = 1'b0 & id_20 >> id_25;
  wire id_30, id_31, id_32;
  module_0 modCall_1 (
      id_32,
      id_23,
      id_27,
      id_6
  );
endmodule
