
*** Running vivado
    with args -log BRAM_VGA.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BRAM_VGA.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source BRAM_VGA.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 293.426 ; gain = 83.156
INFO: [Synth 8-638] synthesizing module 'BRAM_VGA' [c:/Users/Andrea Diecidue/Documents/GitHub/GameZero/GameZero/GameZero.srcs/sources_1/ip/BRAM_VGA/synth/BRAM_VGA.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'BRAM_VGA' (11#1) [c:/Users/Andrea Diecidue/Documents/GitHub/GameZero/GameZero/GameZero.srcs/sources_1/ip/BRAM_VGA/synth/BRAM_VGA.vhd:71]
Finished RTL Elaboration : Time (s): cpu = 00:05:56 ; elapsed = 00:06:17 . Memory (MB): peak = 534.289 ; gain = 324.020
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:05:58 ; elapsed = 00:06:20 . Memory (MB): peak = 534.289 ; gain = 324.020
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.999 . Memory (MB): peak = 702.230 ; gain = 0.016
Finished Constraint Validation : Time (s): cpu = 00:06:36 ; elapsed = 00:07:03 . Memory (MB): peak = 702.230 ; gain = 491.961
Finished Loading Part and Timing Information : Time (s): cpu = 00:06:36 ; elapsed = 00:07:03 . Memory (MB): peak = 702.230 ; gain = 491.961
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:06:36 ; elapsed = 00:07:03 . Memory (MB): peak = 702.230 ; gain = 491.961
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:06:49 ; elapsed = 00:07:18 . Memory (MB): peak = 702.230 ; gain = 491.961
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:07:01 ; elapsed = 00:07:33 . Memory (MB): peak = 702.230 ; gain = 491.961
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:35 ; elapsed = 00:08:08 . Memory (MB): peak = 702.230 ; gain = 491.961
Finished Timing Optimization : Time (s): cpu = 00:07:38 ; elapsed = 00:08:10 . Memory (MB): peak = 702.230 ; gain = 491.961
Finished Technology Mapping : Time (s): cpu = 00:07:39 ; elapsed = 00:08:12 . Memory (MB): peak = 702.230 ; gain = 491.961
Finished IO Insertion : Time (s): cpu = 00:07:41 ; elapsed = 00:08:14 . Memory (MB): peak = 702.230 ; gain = 491.961
Finished Renaming Generated Instances : Time (s): cpu = 00:07:41 ; elapsed = 00:08:14 . Memory (MB): peak = 702.230 ; gain = 491.961
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:42 ; elapsed = 00:08:15 . Memory (MB): peak = 702.230 ; gain = 491.961
Finished Renaming Generated Ports : Time (s): cpu = 00:07:42 ; elapsed = 00:08:15 . Memory (MB): peak = 702.230 ; gain = 491.961
Finished Handling Custom Attributes : Time (s): cpu = 00:07:42 ; elapsed = 00:08:15 . Memory (MB): peak = 702.230 ; gain = 491.961
Finished Renaming Generated Nets : Time (s): cpu = 00:07:42 ; elapsed = 00:08:15 . Memory (MB): peak = 702.230 ; gain = 491.961

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT2       |    94|
|2     |LUT3       |    93|
|3     |LUT4       |     7|
|4     |LUT5       |    31|
|5     |LUT6       |   271|
|6     |MUXF7      |    93|
|7     |MUXF8      |    36|
|8     |RAMB18E1   |     1|
|9     |RAMB36E1   |    12|
|10    |RAMB36E1_1 |    12|
|11    |RAMB36E1_2 |     3|
|12    |RAMB36E1_3 |     1|
|13    |RAMB36E1_4 |    75|
|14    |SRL16E     |    92|
|15    |FDRE       |   566|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:07:42 ; elapsed = 00:08:15 . Memory (MB): peak = 702.230 ; gain = 491.961
synth_design: Time (s): cpu = 00:07:43 ; elapsed = 00:08:09 . Memory (MB): peak = 702.230 ; gain = 486.777
