INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FULLADDER2/FULLADDER2.srcs/sources_1/new/FullHalf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-311] analyzing module fulladder
