    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; UART_rx
UART_rx__0__DM__MASK EQU 0x07
UART_rx__0__DM__SHIFT EQU 0
UART_rx__0__DR EQU CYREG_PRT4_DR
UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_rx__0__HSIOM_MASK EQU 0x0000000F
UART_rx__0__HSIOM_SHIFT EQU 0
UART_rx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_rx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_rx__0__MASK EQU 0x01
UART_rx__0__PC EQU CYREG_PRT4_PC
UART_rx__0__PC2 EQU CYREG_PRT4_PC2
UART_rx__0__PORT EQU 4
UART_rx__0__PS EQU CYREG_PRT4_PS
UART_rx__0__SHIFT EQU 0
UART_rx__DR EQU CYREG_PRT4_DR
UART_rx__INTCFG EQU CYREG_PRT4_INTCFG
UART_rx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_rx__MASK EQU 0x01
UART_rx__PC EQU CYREG_PRT4_PC
UART_rx__PC2 EQU CYREG_PRT4_PC2
UART_rx__PORT EQU 4
UART_rx__PS EQU CYREG_PRT4_PS
UART_rx__SHIFT EQU 0

; UART_SCB
UART_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
UART_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
UART_SCB__CTRL EQU CYREG_SCB0_CTRL
UART_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
UART_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
UART_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
UART_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
UART_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
UART_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
UART_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
UART_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
UART_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
UART_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
UART_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
UART_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
UART_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
UART_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
UART_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
UART_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
UART_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
UART_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
UART_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
UART_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
UART_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
UART_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
UART_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
UART_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
UART_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
UART_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
UART_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
UART_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
UART_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
UART_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
UART_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
UART_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
UART_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UART_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UART_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UART_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UART_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UART_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UART_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UART_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UART_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UART_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UART_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UART_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UART_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UART_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UART_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UART_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UART_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UART_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UART_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UART_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UART_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UART_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UART_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UART_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UART_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UART_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UART_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UART_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UART_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UART_SCB__STATUS EQU CYREG_SCB0_STATUS
UART_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UART_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UART_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UART_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UART_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UART_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

; UART_SCBCLK
UART_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
UART_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A01
UART_SCBCLK__ENABLE_MASK EQU 0x80000000
UART_SCBCLK__MASK EQU 0x80000000
UART_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A01

; UART_tx
UART_tx__0__DM__MASK EQU 0x38
UART_tx__0__DM__SHIFT EQU 3
UART_tx__0__DR EQU CYREG_PRT4_DR
UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_tx__0__HSIOM_MASK EQU 0x000000F0
UART_tx__0__HSIOM_SHIFT EQU 4
UART_tx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_tx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_tx__0__MASK EQU 0x02
UART_tx__0__PC EQU CYREG_PRT4_PC
UART_tx__0__PC2 EQU CYREG_PRT4_PC2
UART_tx__0__PORT EQU 4
UART_tx__0__PS EQU CYREG_PRT4_PS
UART_tx__0__SHIFT EQU 1
UART_tx__DR EQU CYREG_PRT4_DR
UART_tx__INTCFG EQU CYREG_PRT4_INTCFG
UART_tx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_tx__MASK EQU 0x02
UART_tx__PC EQU CYREG_PRT4_PC
UART_tx__PC2 EQU CYREG_PRT4_PC2
UART_tx__PORT EQU 4
UART_tx__PS EQU CYREG_PRT4_PS
UART_tx__SHIFT EQU 1

; SCB_1_SCB
SCB_1_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
SCB_1_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
SCB_1_SCB__CTRL EQU CYREG_SCB1_CTRL
SCB_1_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
SCB_1_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
SCB_1_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
SCB_1_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
SCB_1_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
SCB_1_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
SCB_1_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
SCB_1_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
SCB_1_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
SCB_1_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
SCB_1_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
SCB_1_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
SCB_1_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
SCB_1_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
SCB_1_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
SCB_1_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
SCB_1_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
SCB_1_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
SCB_1_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
SCB_1_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
SCB_1_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
SCB_1_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
SCB_1_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
SCB_1_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
SCB_1_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
SCB_1_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
SCB_1_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
SCB_1_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
SCB_1_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
SCB_1_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
SCB_1_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
SCB_1_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
SCB_1_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
SCB_1_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
SCB_1_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
SCB_1_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
SCB_1_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
SCB_1_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
SCB_1_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
SCB_1_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
SCB_1_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
SCB_1_SCB__INTR_M EQU CYREG_SCB1_INTR_M
SCB_1_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
SCB_1_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
SCB_1_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
SCB_1_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
SCB_1_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
SCB_1_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
SCB_1_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
SCB_1_SCB__INTR_S EQU CYREG_SCB1_INTR_S
SCB_1_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
SCB_1_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
SCB_1_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
SCB_1_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
SCB_1_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
SCB_1_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
SCB_1_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
SCB_1_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
SCB_1_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
SCB_1_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
SCB_1_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
SCB_1_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
SCB_1_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
SCB_1_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
SCB_1_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
SCB_1_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
SCB_1_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
SCB_1_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
SCB_1_SCB__STATUS EQU CYREG_SCB1_STATUS
SCB_1_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
SCB_1_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
SCB_1_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
SCB_1_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
SCB_1_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
SCB_1_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
SCB_1_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
SCB_1_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

; SCB_1_SCB_IRQ
SCB_1_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
SCB_1_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
SCB_1_SCB_IRQ__INTC_MASK EQU 0x800
SCB_1_SCB_IRQ__INTC_NUMBER EQU 11
SCB_1_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
SCB_1_SCB_IRQ__INTC_PRIOR_NUM EQU 3
SCB_1_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
SCB_1_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
SCB_1_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; SCB_1_SCBCLK
SCB_1_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
SCB_1_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_C00
SCB_1_SCBCLK__ENABLE_MASK EQU 0x80000000
SCB_1_SCBCLK__MASK EQU 0x80000000
SCB_1_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_C00

; SCB_1_scl
SCB_1_scl__0__DM__MASK EQU 0x7000
SCB_1_scl__0__DM__SHIFT EQU 12
SCB_1_scl__0__DR EQU CYREG_PRT0_DR
SCB_1_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SCB_1_scl__0__HSIOM_MASK EQU 0x000F0000
SCB_1_scl__0__HSIOM_SHIFT EQU 16
SCB_1_scl__0__INTCFG EQU CYREG_PRT0_INTCFG
SCB_1_scl__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SCB_1_scl__0__MASK EQU 0x10
SCB_1_scl__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SCB_1_scl__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SCB_1_scl__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SCB_1_scl__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SCB_1_scl__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SCB_1_scl__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SCB_1_scl__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SCB_1_scl__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SCB_1_scl__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SCB_1_scl__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SCB_1_scl__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SCB_1_scl__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SCB_1_scl__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SCB_1_scl__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SCB_1_scl__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SCB_1_scl__0__PC EQU CYREG_PRT0_PC
SCB_1_scl__0__PC2 EQU CYREG_PRT0_PC2
SCB_1_scl__0__PORT EQU 0
SCB_1_scl__0__PS EQU CYREG_PRT0_PS
SCB_1_scl__0__SHIFT EQU 4
SCB_1_scl__DR EQU CYREG_PRT0_DR
SCB_1_scl__INTCFG EQU CYREG_PRT0_INTCFG
SCB_1_scl__INTSTAT EQU CYREG_PRT0_INTSTAT
SCB_1_scl__MASK EQU 0x10
SCB_1_scl__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SCB_1_scl__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SCB_1_scl__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SCB_1_scl__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SCB_1_scl__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SCB_1_scl__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SCB_1_scl__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SCB_1_scl__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SCB_1_scl__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SCB_1_scl__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SCB_1_scl__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SCB_1_scl__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SCB_1_scl__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SCB_1_scl__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SCB_1_scl__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SCB_1_scl__PC EQU CYREG_PRT0_PC
SCB_1_scl__PC2 EQU CYREG_PRT0_PC2
SCB_1_scl__PORT EQU 0
SCB_1_scl__PS EQU CYREG_PRT0_PS
SCB_1_scl__SHIFT EQU 4

; SCB_1_sda
SCB_1_sda__0__DM__MASK EQU 0x38000
SCB_1_sda__0__DM__SHIFT EQU 15
SCB_1_sda__0__DR EQU CYREG_PRT0_DR
SCB_1_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SCB_1_sda__0__HSIOM_MASK EQU 0x00F00000
SCB_1_sda__0__HSIOM_SHIFT EQU 20
SCB_1_sda__0__INTCFG EQU CYREG_PRT0_INTCFG
SCB_1_sda__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SCB_1_sda__0__MASK EQU 0x20
SCB_1_sda__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SCB_1_sda__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SCB_1_sda__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SCB_1_sda__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SCB_1_sda__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SCB_1_sda__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SCB_1_sda__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SCB_1_sda__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SCB_1_sda__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SCB_1_sda__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SCB_1_sda__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SCB_1_sda__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SCB_1_sda__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SCB_1_sda__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SCB_1_sda__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SCB_1_sda__0__PC EQU CYREG_PRT0_PC
SCB_1_sda__0__PC2 EQU CYREG_PRT0_PC2
SCB_1_sda__0__PORT EQU 0
SCB_1_sda__0__PS EQU CYREG_PRT0_PS
SCB_1_sda__0__SHIFT EQU 5
SCB_1_sda__DR EQU CYREG_PRT0_DR
SCB_1_sda__INTCFG EQU CYREG_PRT0_INTCFG
SCB_1_sda__INTSTAT EQU CYREG_PRT0_INTSTAT
SCB_1_sda__MASK EQU 0x20
SCB_1_sda__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SCB_1_sda__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SCB_1_sda__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SCB_1_sda__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SCB_1_sda__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SCB_1_sda__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SCB_1_sda__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SCB_1_sda__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SCB_1_sda__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SCB_1_sda__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SCB_1_sda__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SCB_1_sda__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SCB_1_sda__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SCB_1_sda__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SCB_1_sda__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SCB_1_sda__PC EQU CYREG_PRT0_PC
SCB_1_sda__PC2 EQU CYREG_PRT0_PC2
SCB_1_sda__PORT EQU 0
SCB_1_sda__PS EQU CYREG_PRT0_PS
SCB_1_sda__SHIFT EQU 5

; CapSense_Cmod
CapSense_Cmod__0__DM__MASK EQU 0x1C0
CapSense_Cmod__0__DM__SHIFT EQU 6
CapSense_Cmod__0__DR EQU CYREG_PRT4_DR
CapSense_Cmod__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_Cmod__0__HSIOM_MASK EQU 0x00000F00
CapSense_Cmod__0__HSIOM_SHIFT EQU 8
CapSense_Cmod__0__INTCFG EQU CYREG_PRT4_INTCFG
CapSense_Cmod__0__INTSTAT EQU CYREG_PRT4_INTSTAT
CapSense_Cmod__0__MASK EQU 0x04
CapSense_Cmod__0__PC EQU CYREG_PRT4_PC
CapSense_Cmod__0__PC2 EQU CYREG_PRT4_PC2
CapSense_Cmod__0__PORT EQU 4
CapSense_Cmod__0__PS EQU CYREG_PRT4_PS
CapSense_Cmod__0__SHIFT EQU 2
CapSense_Cmod__Cmod__DM__MASK EQU 0x1C0
CapSense_Cmod__Cmod__DM__SHIFT EQU 6
CapSense_Cmod__Cmod__DR EQU CYREG_PRT4_DR
CapSense_Cmod__Cmod__INTCFG EQU CYREG_PRT4_INTCFG
CapSense_Cmod__Cmod__INTSTAT EQU CYREG_PRT4_INTSTAT
CapSense_Cmod__Cmod__MASK EQU 0x04
CapSense_Cmod__Cmod__PC EQU CYREG_PRT4_PC
CapSense_Cmod__Cmod__PC2 EQU CYREG_PRT4_PC2
CapSense_Cmod__Cmod__PORT EQU 4
CapSense_Cmod__Cmod__PS EQU CYREG_PRT4_PS
CapSense_Cmod__Cmod__SHIFT EQU 2
CapSense_Cmod__DR EQU CYREG_PRT4_DR
CapSense_Cmod__INTCFG EQU CYREG_PRT4_INTCFG
CapSense_Cmod__INTSTAT EQU CYREG_PRT4_INTSTAT
CapSense_Cmod__MASK EQU 0x04
CapSense_Cmod__PC EQU CYREG_PRT4_PC
CapSense_Cmod__PC2 EQU CYREG_PRT4_PC2
CapSense_Cmod__PORT EQU 4
CapSense_Cmod__PS EQU CYREG_PRT4_PS
CapSense_Cmod__SHIFT EQU 2

; CapSense_CSD_FFB
CapSense_CSD_FFB__CSD_CONFIG EQU CYREG_CSD_CONFIG
CapSense_CSD_FFB__CSD_COUNTER EQU CYREG_CSD_COUNTER
CapSense_CSD_FFB__CSD_ID EQU CYREG_CSD_ID
CapSense_CSD_FFB__CSD_INTR EQU CYREG_CSD_INTR
CapSense_CSD_FFB__CSD_INTR_SET EQU CYREG_CSD_INTR_SET
CapSense_CSD_FFB__CSD_NUMBER EQU 0
CapSense_CSD_FFB__CSD_STATUS EQU CYREG_CSD_STATUS

; CapSense_IDAC1_cy_psoc4_idac
CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD_IDAC
CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 0
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD_TRIM1
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 0
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD_TRIM2
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 0
CapSense_IDAC1_cy_psoc4_idac__IDAC_NUMBER EQU 1
CapSense_IDAC1_cy_psoc4_idac__POLARITY EQU CYREG_CSD_CONFIG
CapSense_IDAC1_cy_psoc4_idac__POLARITY_SHIFT EQU 16

; CapSense_IDAC2_cy_psoc4_idac
CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD_IDAC
CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 16
CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD_TRIM1
CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 4
CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD_TRIM2
CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 4
CapSense_IDAC2_cy_psoc4_idac__IDAC_NUMBER EQU 2
CapSense_IDAC2_cy_psoc4_idac__POLARITY EQU CYREG_CSD_CONFIG
CapSense_IDAC2_cy_psoc4_idac__POLARITY_SHIFT EQU 17

; CapSense_ISR
CapSense_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
CapSense_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
CapSense_ISR__INTC_MASK EQU 0x8000
CapSense_ISR__INTC_NUMBER EQU 15
CapSense_ISR__INTC_PRIOR_MASK EQU 0xC0000000
CapSense_ISR__INTC_PRIOR_NUM EQU 3
CapSense_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
CapSense_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
CapSense_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; CapSense_SampleClk
CapSense_SampleClk__DIVIDER_MASK EQU 0x0000FFFF
CapSense_SampleClk__ENABLE EQU CYREG_CLK_DIVIDER_A00
CapSense_SampleClk__ENABLE_MASK EQU 0x80000000
CapSense_SampleClk__MASK EQU 0x80000000
CapSense_SampleClk__REGISTER EQU CYREG_CLK_DIVIDER_A00

; CapSense_SenseClk
CapSense_SenseClk__DIVIDER_MASK EQU 0x0000FFFF
CapSense_SenseClk__ENABLE EQU CYREG_CLK_DIVIDER_B00
CapSense_SenseClk__ENABLE_MASK EQU 0x80000000
CapSense_SenseClk__MASK EQU 0x80000000
CapSense_SenseClk__REGISTER EQU CYREG_CLK_DIVIDER_B00

; CapSense_Sns
CapSense_Sns__0__DM__MASK EQU 0x38000
CapSense_Sns__0__DM__SHIFT EQU 15
CapSense_Sns__0__DR EQU CYREG_PRT1_DR
CapSense_Sns__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_Sns__0__HSIOM_MASK EQU 0x00F00000
CapSense_Sns__0__HSIOM_SHIFT EQU 20
CapSense_Sns__0__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_Sns__0__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_Sns__0__MASK EQU 0x20
CapSense_Sns__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__0__PC EQU CYREG_PRT1_PC
CapSense_Sns__0__PC2 EQU CYREG_PRT1_PC2
CapSense_Sns__0__PORT EQU 1
CapSense_Sns__0__PS EQU CYREG_PRT1_PS
CapSense_Sns__0__SHIFT EQU 5
CapSense_Sns__1__DM__MASK EQU 0x7000
CapSense_Sns__1__DM__SHIFT EQU 12
CapSense_Sns__1__DR EQU CYREG_PRT1_DR
CapSense_Sns__1__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_Sns__1__HSIOM_MASK EQU 0x000F0000
CapSense_Sns__1__HSIOM_SHIFT EQU 16
CapSense_Sns__1__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_Sns__1__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_Sns__1__MASK EQU 0x10
CapSense_Sns__1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__1__PC EQU CYREG_PRT1_PC
CapSense_Sns__1__PC2 EQU CYREG_PRT1_PC2
CapSense_Sns__1__PORT EQU 1
CapSense_Sns__1__PS EQU CYREG_PRT1_PS
CapSense_Sns__1__SHIFT EQU 4
CapSense_Sns__2__DM__MASK EQU 0xE00
CapSense_Sns__2__DM__SHIFT EQU 9
CapSense_Sns__2__DR EQU CYREG_PRT1_DR
CapSense_Sns__2__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_Sns__2__HSIOM_MASK EQU 0x0000F000
CapSense_Sns__2__HSIOM_SHIFT EQU 12
CapSense_Sns__2__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_Sns__2__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_Sns__2__MASK EQU 0x08
CapSense_Sns__2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__2__PC EQU CYREG_PRT1_PC
CapSense_Sns__2__PC2 EQU CYREG_PRT1_PC2
CapSense_Sns__2__PORT EQU 1
CapSense_Sns__2__PS EQU CYREG_PRT1_PS
CapSense_Sns__2__SHIFT EQU 3
CapSense_Sns__3__DM__MASK EQU 0x1C0
CapSense_Sns__3__DM__SHIFT EQU 6
CapSense_Sns__3__DR EQU CYREG_PRT1_DR
CapSense_Sns__3__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_Sns__3__HSIOM_MASK EQU 0x00000F00
CapSense_Sns__3__HSIOM_SHIFT EQU 8
CapSense_Sns__3__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_Sns__3__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_Sns__3__MASK EQU 0x04
CapSense_Sns__3__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__3__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__3__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__3__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__3__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__3__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__3__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__3__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__3__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__3__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__3__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__3__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__3__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__3__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__3__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__3__PC EQU CYREG_PRT1_PC
CapSense_Sns__3__PC2 EQU CYREG_PRT1_PC2
CapSense_Sns__3__PORT EQU 1
CapSense_Sns__3__PS EQU CYREG_PRT1_PS
CapSense_Sns__3__SHIFT EQU 2
CapSense_Sns__Button0__BTN__DM__MASK EQU 0x38000
CapSense_Sns__Button0__BTN__DM__SHIFT EQU 15
CapSense_Sns__Button0__BTN__DR EQU CYREG_PRT1_DR
CapSense_Sns__Button0__BTN__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_Sns__Button0__BTN__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_Sns__Button0__BTN__MASK EQU 0x20
CapSense_Sns__Button0__BTN__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__Button0__BTN__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__Button0__BTN__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__Button0__BTN__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__Button0__BTN__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__Button0__BTN__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__Button0__BTN__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__Button0__BTN__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__Button0__BTN__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__Button0__BTN__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__Button0__BTN__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__Button0__BTN__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__Button0__BTN__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__Button0__BTN__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__Button0__BTN__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__Button0__BTN__PC EQU CYREG_PRT1_PC
CapSense_Sns__Button0__BTN__PC2 EQU CYREG_PRT1_PC2
CapSense_Sns__Button0__BTN__PORT EQU 1
CapSense_Sns__Button0__BTN__PS EQU CYREG_PRT1_PS
CapSense_Sns__Button0__BTN__SHIFT EQU 5
CapSense_Sns__Button1__BTN__DM__MASK EQU 0x7000
CapSense_Sns__Button1__BTN__DM__SHIFT EQU 12
CapSense_Sns__Button1__BTN__DR EQU CYREG_PRT1_DR
CapSense_Sns__Button1__BTN__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_Sns__Button1__BTN__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_Sns__Button1__BTN__MASK EQU 0x10
CapSense_Sns__Button1__BTN__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__Button1__BTN__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__Button1__BTN__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__Button1__BTN__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__Button1__BTN__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__Button1__BTN__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__Button1__BTN__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__Button1__BTN__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__Button1__BTN__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__Button1__BTN__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__Button1__BTN__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__Button1__BTN__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__Button1__BTN__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__Button1__BTN__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__Button1__BTN__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__Button1__BTN__PC EQU CYREG_PRT1_PC
CapSense_Sns__Button1__BTN__PC2 EQU CYREG_PRT1_PC2
CapSense_Sns__Button1__BTN__PORT EQU 1
CapSense_Sns__Button1__BTN__PS EQU CYREG_PRT1_PS
CapSense_Sns__Button1__BTN__SHIFT EQU 4
CapSense_Sns__Button2__BTN__DM__MASK EQU 0xE00
CapSense_Sns__Button2__BTN__DM__SHIFT EQU 9
CapSense_Sns__Button2__BTN__DR EQU CYREG_PRT1_DR
CapSense_Sns__Button2__BTN__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_Sns__Button2__BTN__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_Sns__Button2__BTN__MASK EQU 0x08
CapSense_Sns__Button2__BTN__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__Button2__BTN__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__Button2__BTN__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__Button2__BTN__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__Button2__BTN__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__Button2__BTN__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__Button2__BTN__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__Button2__BTN__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__Button2__BTN__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__Button2__BTN__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__Button2__BTN__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__Button2__BTN__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__Button2__BTN__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__Button2__BTN__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__Button2__BTN__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__Button2__BTN__PC EQU CYREG_PRT1_PC
CapSense_Sns__Button2__BTN__PC2 EQU CYREG_PRT1_PC2
CapSense_Sns__Button2__BTN__PORT EQU 1
CapSense_Sns__Button2__BTN__PS EQU CYREG_PRT1_PS
CapSense_Sns__Button2__BTN__SHIFT EQU 3
CapSense_Sns__Button3__BTN__DM__MASK EQU 0x1C0
CapSense_Sns__Button3__BTN__DM__SHIFT EQU 6
CapSense_Sns__Button3__BTN__DR EQU CYREG_PRT1_DR
CapSense_Sns__Button3__BTN__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_Sns__Button3__BTN__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_Sns__Button3__BTN__MASK EQU 0x04
CapSense_Sns__Button3__BTN__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__Button3__BTN__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__Button3__BTN__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__Button3__BTN__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__Button3__BTN__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__Button3__BTN__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__Button3__BTN__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__Button3__BTN__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__Button3__BTN__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__Button3__BTN__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__Button3__BTN__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__Button3__BTN__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__Button3__BTN__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__Button3__BTN__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__Button3__BTN__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__Button3__BTN__PC EQU CYREG_PRT1_PC
CapSense_Sns__Button3__BTN__PC2 EQU CYREG_PRT1_PC2
CapSense_Sns__Button3__BTN__PORT EQU 1
CapSense_Sns__Button3__BTN__PS EQU CYREG_PRT1_PS
CapSense_Sns__Button3__BTN__SHIFT EQU 2
CapSense_Sns__DR EQU CYREG_PRT1_DR
CapSense_Sns__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_Sns__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_Sns__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__PC EQU CYREG_PRT1_PC
CapSense_Sns__PC2 EQU CYREG_PRT1_PC2
CapSense_Sns__PORT EQU 1
CapSense_Sns__PS EQU CYREG_PRT1_PS

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 4
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_5A EQU 4
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_ES0 EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
