

================================================================
== Vitis HLS Report for 'pynqrypt_encrypt'
================================================================
* Date:           Fri Dec  9 00:45:47 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pynqrypt-vitis-hls
* Solution:       pynqrypt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                        |                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                Instance                |            Module           |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_pynqrypt_encrypt_Pipeline_1_fu_110  |pynqrypt_encrypt_Pipeline_1  |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
        |grp_pynqrypt_encrypt_Pipeline_2_fu_118  |pynqrypt_encrypt_Pipeline_2  |       14|       14|  0.140 us|  0.140 us|   14|   14|       no|
        |grp_aes_generate_round_keys_fu_126      |aes_generate_round_keys      |      183|      183|  1.830 us|  1.830 us|  183|  183|       no|
        |grp_ctr_encrypt_fu_136                  |ctr_encrypt                  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        3|    -|   15741|  32750|    0|
|Memory           |        1|    -|      16|      4|    0|
|Multiplexer      |        -|    -|       -|    230|    -|
|Register         |        -|    -|     202|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    0|   15959|  32986|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    0|      14|     62|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+-----------------------------+---------+----+-------+-------+-----+
    |                Instance                |            Module           | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +----------------------------------------+-----------------------------+---------+----+-------+-------+-----+
    |grp_aes_generate_round_keys_fu_126      |aes_generate_round_keys      |        1|   0|    286|   1095|    0|
    |control_s_axi_U                         |control_s_axi                |        0|   0|    406|    568|    0|
    |grp_ctr_encrypt_fu_136                  |ctr_encrypt                  |        2|   0|  14271|  29528|    0|
    |gmem_m_axi_U                            |gmem_m_axi                   |        0|   0|    754|   1438|    0|
    |grp_pynqrypt_encrypt_Pipeline_1_fu_110  |pynqrypt_encrypt_Pipeline_1  |        0|   0|     13|     61|    0|
    |grp_pynqrypt_encrypt_Pipeline_2_fu_118  |pynqrypt_encrypt_Pipeline_2  |        0|   0|     11|     60|    0|
    +----------------------------------------+-----------------------------+---------+----+-------+-------+-----+
    |Total                                   |                             |        3|   0|  15741|  32750|    0|
    +----------------------------------------+-----------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------------+-----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory        |               Module              | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+-----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |pynqrypt_key_U         |pynqrypt_key_RAM_AUTO_1R1W         |        0|  8|   2|    0|    16|    8|     1|          128|
    |pynqrypt_nonce_U       |pynqrypt_nonce_RAM_AUTO_1R1W       |        0|  8|   2|    0|    12|    8|     1|           96|
    |pynqrypt_round_keys_U  |pynqrypt_round_keys_RAM_AUTO_1R1W  |        1|  0|   0|    0|   176|    8|     1|         1408|
    +-----------------------+-----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                  |                                   |        1| 16|   4|    0|   204|   24|     3|         1632|
    +-----------------------+-----------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  37|          7|    1|          7|
    |gmem_ARVALID                  |   9|          2|    1|          2|
    |gmem_AWVALID                  |   9|          2|    1|          2|
    |gmem_BREADY                   |   9|          2|    1|          2|
    |gmem_RREADY                   |   9|          2|    1|          2|
    |gmem_WVALID                   |   9|          2|    1|          2|
    |pynqrypt_key_address0         |  14|          3|    4|         12|
    |pynqrypt_key_ce0              |  14|          3|    1|          3|
    |pynqrypt_key_we0              |   9|          2|    1|          2|
    |pynqrypt_nonce_address0       |  14|          3|    4|         12|
    |pynqrypt_nonce_ce0            |  14|          3|    1|          3|
    |pynqrypt_nonce_we0            |   9|          2|    1|          2|
    |pynqrypt_round_keys_address0  |  14|          3|    8|         24|
    |pynqrypt_round_keys_address1  |  14|          3|    8|         24|
    |pynqrypt_round_keys_ce0       |  14|          3|    1|          3|
    |pynqrypt_round_keys_ce1       |  14|          3|    1|          3|
    |pynqrypt_round_keys_we0       |   9|          2|    1|          2|
    |pynqrypt_round_keys_we1       |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 230|         49|   38|        109|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                            |   6|   0|    6|          0|
    |ciphertext_read_reg_152                              |  64|   0|   64|          0|
    |grp_aes_generate_round_keys_fu_126_ap_start_reg      |   1|   0|    1|          0|
    |grp_ctr_encrypt_fu_136_ap_start_reg                  |   1|   0|    1|          0|
    |grp_pynqrypt_encrypt_Pipeline_1_fu_110_ap_start_reg  |   1|   0|    1|          0|
    |grp_pynqrypt_encrypt_Pipeline_2_fu_118_ap_start_reg  |   1|   0|    1|          0|
    |plaintext_length_read_reg_162                        |  64|   0|   64|          0|
    |plaintext_read_reg_157                               |  64|   0|   64|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                | 202|   0|  202|          0|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------------------+-----+-----+------------+------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_AWADDR   |   in|    7|       s_axi|           control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|           control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|           control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_ARADDR   |   in|    7|       s_axi|           control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|           control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|           control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|           control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  pynqrypt_encrypt|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  pynqrypt_encrypt|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  pynqrypt_encrypt|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|              gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|              gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|              gmem|       pointer|
+-----------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 7 [1/1] (3.25ns)   --->   "%pynqrypt_round_keys = alloca i64 1"   --->   Operation 7 'alloca' 'pynqrypt_round_keys' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 8 [1/1] (2.32ns)   --->   "%pynqrypt_key = alloca i64 1" [hw-impl/src/pynqrypt_hls.cpp:20]   --->   Operation 8 'alloca' 'pynqrypt_key' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 9 [1/1] (2.32ns)   --->   "%pynqrypt_nonce = alloca i64 1" [hw-impl/src/pynqrypt_hls.cpp:20]   --->   Operation 9 'alloca' 'pynqrypt_nonce' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 10 [2/2] (0.00ns)   --->   "%call_ln0 = call void @pynqrypt_encrypt_Pipeline_1, i8 %key, i8 %pynqrypt_key"   --->   Operation 10 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln0 = call void @pynqrypt_encrypt_Pipeline_2, i8 %nonce, i8 %pynqrypt_nonce"   --->   Operation 11 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 12 [1/2] (0.00ns)   --->   "%call_ln0 = call void @pynqrypt_encrypt_Pipeline_1, i8 %key, i8 %pynqrypt_key"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 13 [1/2] (0.00ns)   --->   "%call_ln0 = call void @pynqrypt_encrypt_Pipeline_2, i8 %nonce, i8 %pynqrypt_nonce"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 14 [2/2] (0.00ns)   --->   "%call_ln15 = call void @aes_generate_round_keys, i8 %pynqrypt_key, i8 %pynqrypt_round_keys, i8 %crypto_aes_sbox, i8 %crypto_aes_rcon" [hw-impl/src/pynqrypt.cpp:15]   --->   Operation 14 'call' 'call_ln15' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln15 = call void @aes_generate_round_keys, i8 %pynqrypt_key, i8 %pynqrypt_round_keys, i8 %crypto_aes_sbox, i8 %crypto_aes_rcon" [hw-impl/src/pynqrypt.cpp:15]   --->   Operation 15 'call' 'call_ln15' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 6.10>
ST_5 : Operation 16 [1/1] (1.00ns)   --->   "%ciphertext_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %ciphertext"   --->   Operation 16 'read' 'ciphertext_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 17 [1/1] (1.00ns)   --->   "%plaintext_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %plaintext"   --->   Operation 17 'read' 'plaintext_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 18 [1/1] (1.00ns)   --->   "%plaintext_length_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %plaintext_length"   --->   Operation 18 'read' 'plaintext_length_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 19 [2/2] (5.10ns)   --->   "%call_ln22 = call void @ctr_encrypt, i8 %pynqrypt_nonce, i8 %pynqrypt_round_keys, i64 %plaintext_length_read, i8 %gmem, i64 %plaintext_read, i64 %ciphertext_read, i8 %crypto_aes_sbox" [hw-impl/src/pynqrypt_hls.cpp:22]   --->   Operation 19 'call' 'call_ln22' <Predicate = true> <Delay = 5.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [hw-impl/src/pynqrypt_hls.cpp:3]   --->   Operation 20 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 16384, void @empty_2, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %key, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_5, void @empty_11, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %key, void @empty_9, i32 0, i32 0, void @empty_1, i32 1, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %key, i64 666, i64 207, i64 1"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %key"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %nonce, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_5, void @empty_8, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %nonce, void @empty_9, i32 0, i32 0, void @empty_1, i32 1, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %nonce, i64 666, i64 207, i64 1"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %nonce"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %plaintext_length"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %plaintext_length, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_5, void @empty_16, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %plaintext_length, void @empty_17, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %plaintext, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_5, void @empty_7, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %plaintext, void @empty_17, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ciphertext, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_5, void @empty_10, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ciphertext, void @empty_17, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_5, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln22 = call void @ctr_encrypt, i8 %pynqrypt_nonce, i8 %pynqrypt_round_keys, i64 %plaintext_length_read, i8 %gmem, i64 %plaintext_read, i64 %ciphertext_read, i8 %crypto_aes_sbox" [hw-impl/src/pynqrypt_hls.cpp:22]   --->   Operation 39 'call' 'call_ln22' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln23 = ret" [hw-impl/src/pynqrypt_hls.cpp:23]   --->   Operation 40 'ret' 'ret_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ key]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ nonce]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ plaintext_length]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ plaintext]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ciphertext]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crypto_aes_sbox]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ crypto_aes_rcon]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
pynqrypt_round_keys   (alloca       ) [ 0011111]
pynqrypt_key          (alloca       ) [ 0011100]
pynqrypt_nonce        (alloca       ) [ 0011111]
call_ln0              (call         ) [ 0000000]
call_ln0              (call         ) [ 0000000]
call_ln15             (call         ) [ 0000000]
ciphertext_read       (read         ) [ 0000001]
plaintext_read        (read         ) [ 0000001]
plaintext_length_read (read         ) [ 0000001]
spectopmodule_ln3     (spectopmodule) [ 0000000]
specinterface_ln0     (specinterface) [ 0000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000]
specinterface_ln0     (specinterface) [ 0000000]
specinterface_ln0     (specinterface) [ 0000000]
specmemcore_ln0       (specmemcore  ) [ 0000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000]
specinterface_ln0     (specinterface) [ 0000000]
specinterface_ln0     (specinterface) [ 0000000]
specmemcore_ln0       (specmemcore  ) [ 0000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000]
specinterface_ln0     (specinterface) [ 0000000]
specinterface_ln0     (specinterface) [ 0000000]
specinterface_ln0     (specinterface) [ 0000000]
specinterface_ln0     (specinterface) [ 0000000]
specinterface_ln0     (specinterface) [ 0000000]
specinterface_ln0     (specinterface) [ 0000000]
specinterface_ln0     (specinterface) [ 0000000]
call_ln22             (call         ) [ 0000000]
ret_ln23              (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="key">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="nonce">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nonce"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="plaintext_length">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="plaintext_length"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="plaintext">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="plaintext"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ciphertext">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ciphertext"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="crypto_aes_sbox">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crypto_aes_sbox"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="crypto_aes_rcon">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crypto_aes_rcon"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pynqrypt_encrypt_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pynqrypt_encrypt_Pipeline_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_generate_round_keys"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctr_encrypt"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="pynqrypt_round_keys_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pynqrypt_round_keys/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="pynqrypt_key_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pynqrypt_key/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="pynqrypt_nonce_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pynqrypt_nonce/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="ciphertext_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ciphertext_read/5 "/>
</bind>
</comp>

<comp id="98" class="1004" name="plaintext_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="plaintext_read/5 "/>
</bind>
</comp>

<comp id="104" class="1004" name="plaintext_length_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="plaintext_length_read/5 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_pynqrypt_encrypt_Pipeline_1_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="0" index="2" bw="8" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_pynqrypt_encrypt_Pipeline_2_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="0"/>
<pin id="121" dir="0" index="2" bw="8" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_aes_generate_round_keys_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="130" dir="0" index="3" bw="8" slack="0"/>
<pin id="131" dir="0" index="4" bw="8" slack="0"/>
<pin id="132" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln15/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_ctr_encrypt_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="140" dir="0" index="3" bw="64" slack="0"/>
<pin id="141" dir="0" index="4" bw="8" slack="0"/>
<pin id="142" dir="0" index="5" bw="64" slack="0"/>
<pin id="143" dir="0" index="6" bw="64" slack="0"/>
<pin id="144" dir="0" index="7" bw="8" slack="0"/>
<pin id="145" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln22/5 "/>
</bind>
</comp>

<comp id="152" class="1005" name="ciphertext_read_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="1"/>
<pin id="154" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ciphertext_read "/>
</bind>
</comp>

<comp id="157" class="1005" name="plaintext_read_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="64" slack="1"/>
<pin id="159" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="plaintext_read "/>
</bind>
</comp>

<comp id="162" class="1005" name="plaintext_length_read_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="1"/>
<pin id="164" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="plaintext_length_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="24" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="24" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="24" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="84" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="4" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="88" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="133"><net_src comp="22" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="126" pin=3"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="126" pin=4"/></net>

<net id="146"><net_src comp="26" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="104" pin="2"/><net_sink comp="136" pin=3"/></net>

<net id="148"><net_src comp="0" pin="0"/><net_sink comp="136" pin=4"/></net>

<net id="149"><net_src comp="98" pin="2"/><net_sink comp="136" pin=5"/></net>

<net id="150"><net_src comp="92" pin="2"/><net_sink comp="136" pin=6"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="136" pin=7"/></net>

<net id="155"><net_src comp="92" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="136" pin=6"/></net>

<net id="160"><net_src comp="98" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="136" pin=5"/></net>

<net id="165"><net_src comp="104" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="136" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {5 6 }
 - Input state : 
	Port: pynqrypt_encrypt : gmem | {5 6 }
	Port: pynqrypt_encrypt : key | {1 2 }
	Port: pynqrypt_encrypt : nonce | {1 2 }
	Port: pynqrypt_encrypt : plaintext_length | {5 }
	Port: pynqrypt_encrypt : plaintext | {5 }
	Port: pynqrypt_encrypt : ciphertext | {5 }
	Port: pynqrypt_encrypt : crypto_aes_sbox | {3 4 5 6 }
	Port: pynqrypt_encrypt : crypto_aes_rcon | {3 4 }
  - Chain level:
	State 1
		call_ln0 : 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|---------|---------|
| Operation|             Functional Unit            |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|          | grp_pynqrypt_encrypt_Pipeline_1_fu_110 |    0    |  1.588  |    73   |    31   |    0    |
|   call   | grp_pynqrypt_encrypt_Pipeline_2_fu_118 |    0    |  1.588  |    72   |    31   |    0    |
|          |   grp_aes_generate_round_keys_fu_126   |    0    | 18.0814 |   481   |   814   |    0    |
|          |         grp_ctr_encrypt_fu_136         |    0    | 237.646 |  20353  |  19081  |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|          |       ciphertext_read_read_fu_92       |    0    |    0    |    0    |    0    |    0    |
|   read   |        plaintext_read_read_fu_98       |    0    |    0    |    0    |    0    |    0    |
|          |    plaintext_length_read_read_fu_104   |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                        |    0    | 258.904 |  20979  |  19957  |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|---------|

Memories:
+-------------------+--------+--------+--------+--------+
|                   |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------------+--------+--------+--------+--------+
|  crypto_aes_rcon  |    0   |    8   |    2   |    -   |
|  crypto_aes_sbox  |    1   |    0   |    0   |    -   |
|    pynqrypt_key   |    0   |    8   |    2   |    0   |
|   pynqrypt_nonce  |    0   |    8   |    2   |    0   |
|pynqrypt_round_keys|    1   |    0   |    0   |    0   |
+-------------------+--------+--------+--------+--------+
|       Total       |    2   |   24   |    6   |    0   |
+-------------------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|   ciphertext_read_reg_152   |   64   |
|plaintext_length_read_reg_162|   64   |
|    plaintext_read_reg_157   |   64   |
+-----------------------------+--------+
|            Total            |   192  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
| grp_ctr_encrypt_fu_136 |  p3  |   2  |  64  |   128  ||    9    |
| grp_ctr_encrypt_fu_136 |  p5  |   2  |  64  |   128  ||    9    |
| grp_ctr_encrypt_fu_136 |  p6  |   2  |  64  |   128  ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   384  ||  4.764  ||    27   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   258  |  20979 |  19957 |    0   |
|   Memory  |    2   |    -   |   24   |    6   |    0   |
|Multiplexer|    -   |    4   |    -   |   27   |    -   |
|  Register |    -   |    -   |   192  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   263  |  21195 |  19990 |    0   |
+-----------+--------+--------+--------+--------+--------+
