m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/gitrepo/bitbucket/FudanCourseProject/parallel_yu/modelsim
vcache
!s110 1419610828
!i10b 1
!s100 k1_J`ICR5Cc=V8JK`OfiL2
IiWFJ_00DXzd>?>KEEXFhK3
Z1 VDg1SIo80bB@j0V0VzS_@n1
R0
w1419610814
8E:/gitrepo/bitbucket/FudanCourseProject/parallel_yu/modelsim/cache.v
FE:/gitrepo/bitbucket/FudanCourseProject/parallel_yu/modelsim/cache.v
L0 5
Z2 OP;L;10.4;61
r1
!s85 0
31
!s108 1419610828.174000
!s107 ./def.v|E:/gitrepo/bitbucket/FudanCourseProject/parallel_yu/modelsim/cache.v|
!s90 -reportprogress|300|-work|work|E:/gitrepo/bitbucket/FudanCourseProject/parallel_yu/modelsim/cache.v|
!s101 -O0
!i113 1
Z3 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact -O0
vcodeRam
Z4 !s110 1419612657
!i10b 1
!s100 5127C=gf>fcej5fHe03@]2
I_2A12Kn]H;R;[^Y<`oX7l0
R1
R0
Z5 w1419612652
Z6 8E:/gitrepo/bitbucket/FudanCourseProject/parallel_yu/modelsim/testBench.v
Z7 FE:/gitrepo/bitbucket/FudanCourseProject/parallel_yu/modelsim/testBench.v
L0 179
R2
r1
!s85 0
31
Z8 !s108 1419612657.948000
Z9 !s107 ./def.v|E:/gitrepo/bitbucket/FudanCourseProject/parallel_yu/modelsim/testBench.v|
Z10 !s90 -reportprogress|300|-work|work|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|-O0|E:/gitrepo/bitbucket/FudanCourseProject/parallel_yu/modelsim/testBench.v|
!s101 -O0
!i113 1
R3
ncode@ram
vmemBus
!s110 1419610866
!i10b 1
!s100 2zJRN[aRQZ2=^Qhi>cEZD2
IJ]4GIcRUzB;B54RnHfO302
R1
R0
w1419606252
8E:/gitrepo/bitbucket/FudanCourseProject/parallel_yu/modelsim/memBus.v
FE:/gitrepo/bitbucket/FudanCourseProject/parallel_yu/modelsim/memBus.v
L0 3
R2
r1
!s85 0
31
!s108 1419610866.572000
!s107 ./def.v|E:/gitrepo/bitbucket/FudanCourseProject/parallel_yu/modelsim/memBus.v|
!s90 -reportprogress|300|-work|work|E:/gitrepo/bitbucket/FudanCourseProject/parallel_yu/modelsim/memBus.v|
!s101 -O0
!i113 1
R3
nmem@bus
vprocessor
!s110 1419611571
!i10b 1
!s100 @C=Kf8TzMdak;zi66amIU3
I7NB?KDkY3MdV8b?b4B3991
R1
R0
w1419611566
8E:/gitrepo/bitbucket/FudanCourseProject/parallel_yu/modelsim/processor.v
FE:/gitrepo/bitbucket/FudanCourseProject/parallel_yu/modelsim/processor.v
L0 16
R2
r1
!s85 0
31
!s108 1419611571.782000
!s107 ./def.v|E:/gitrepo/bitbucket/FudanCourseProject/parallel_yu/modelsim/processor.v|
!s90 -reportprogress|300|-work|work|E:/gitrepo/bitbucket/FudanCourseProject/parallel_yu/modelsim/processor.v|
!s101 -O0
!i113 1
R3
vtestBench
R4
!i10b 1
!s100 lh:fS5YkXV5o_f=moI^7g2
II8bkm4jQ`cXI3>RPC=<T[1
R1
R0
R5
R6
R7
L0 2
R2
r1
!s85 0
31
R8
R9
R10
!s101 -O0
!i113 1
R3
ntest@bench
