// Seed: 3241821467
module module_0;
  assign module_1.type_10 = 0;
  assign id_1 = id_1;
  wire id_2;
  always #1 $display;
  wor id_3;
  assign id_3 = -id_3 ** id_2 ? id_2 : 1;
  assign id_1 = (1 == 1);
  supply0 id_4;
  id_5(
      .id_0((id_2)), .id_1(id_3), .id_2(1 == id_4), .id_3(1), .id_4(1 == id_4)
  );
endmodule
module module_1 (
    output logic id_0,
    input logic id_1,
    output tri0 id_2,
    output logic id_3,
    output supply0 id_4
);
  tri1 id_6;
  wire id_7;
  assign id_3 = 1;
  id_8(
      .id_0(1'd0),
      .id_1(id_7),
      .id_2(id_7),
      .id_3((id_2)),
      .id_4(1 != 1),
      .id_5(id_1),
      .id_6(1),
      .id_7(id_4 | 1),
      .id_8(1),
      .id_9(),
      .id_10()
  );
  module_0 modCall_1 ();
  always @(id_8) begin : LABEL_0
    id_3 <= 1 - id_6;
  end
endmodule
