// Seed: 3898299315
module module_0;
  wire id_1;
  wire [-1 : -1 'h0] id_2;
endmodule
module module_1 #(
    parameter id_4 = 32'd96
) (
    input tri id_0,
    input wor id_1,
    output wor id_2,
    output supply0 id_3,
    input tri1 _id_4,
    input supply1 id_5,
    input tri0 id_6,
    output tri0 id_7,
    output uwire id_8
);
  wire [id_4 : -1] id_10 = id_10;
  module_0 modCall_1 ();
  wire id_11 = id_1;
endmodule
macromodule module_2 (
    output wor id_0,
    input supply1 id_1,
    input tri1 id_2,
    input uwire id_3,
    input wire id_4,
    input tri id_5
);
  wire id_7 = id_4;
  module_0 modCall_1 ();
endmodule
