module Bridge_Top(
  input Hclk,           
  input Hresetn,       
  input Hreadyin,      
  input [31:0] Hrdata, 
  input [1:0] Hresp,   
  output Hreadyout,    
  output [31:0] Haddr,  
  output [31:0] Hwdata, 
  output Hwrite,        
  output [1:0] Htrans,  
  output Penable,       
  output Pwrite,        
  output [2:0] Pselx,   
  output [31:0] Paddr,  
  output [31:0] Pwdata, 
  input [31:0] Prdata   
);

  wire valid;
  wire [31:0] Haddr1, Haddr2, Hwdata1, Hwdata2;
  wire Hwritereg;
  wire [2:0] tempselx;


  AHB_Master AHBMaster (
    .Hclk(Hclk),
    .Hresetn(Hresetn),
    .Hreadyout(Hreadyout),     
    .Hwrite(Hwrite),
    .Htrans(Htrans),
    .Haddr(Haddr),
    .Hwdata(Hwdata),
    .Hreadyin(Hreadyin),
    .Hrdata(Hrdata),
    .Hresp(Hresp)
  );

  AHB_slave_interface AHBSlave (
    .Hclk(Hclk),
    .Hresetn(Hresetn),
    .Hwrite(Hwrite),
    .Hreadyin(Hreadyin),
    .Htrans(Htrans),
    .Haddr(Haddr),
    .Hwdata(Hwdata),
    .Prdata(Prdata),
    .valid(valid),
    .Haddr1(Haddr1),
    .Haddr2(Haddr2),
    .Hwdata1(Hwdata1),
    .Hwdata2(Hwdata2),
    .Hrdata(Hrdata),
    .Hwritereg(Hwritereg),
    .tempselx(tempselx),
    .Hresp(Hresp)
  );

  APB_FSM_Controller APBControl (
    .Hclk(Hclk),
    .Hresetn(Hresetn),
    .valid(valid),
    .Haddr1(Haddr1),
    .Haddr2(Haddr2),
    .Hwdata1(Hwdata1),
    .Hwdata2(Hwdata2),
    .Prdata(Prdata),
    .Hwrite(Hwrite),
    .Haddr(Haddr),
    .Hwdata(Hwdata),
    .Hwritereg(Hwritereg),
    .tempselx(tempselx),
    .Pwrite(Pwrite),
    .Penable(Penable),
    .Pselx(Pselx),
    .Paddr(Paddr),
    .Pwdata(Pwdata),
    .Hreadyout(Hreadyout)    
  );

  APB_Interface APBIntf (
    .Pwrite(Pwrite),
    .Penable(Penable),
    .Pselx(Pselx),
    .Pwdata(Pwdata),
    .Paddr(Paddr),
    .Prdata(Prdata)
  );

endmodule

