# DigitalSystems_RTL
This is the second project of the Digital System course at the university and it provides an introduction using SystemVerilog HDL(Hardware Description Language).
