{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1730919473210 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1730919473211 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 06 15:57:52 2024 " "Processing started: Wed Nov 06 15:57:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1730919473211 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1730919473211 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off parteE -c parteE " "Command: quartus_map --read_settings_files=on --write_settings_files=off parteE -c parteE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1730919473212 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1730919476427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "partee.vhd 2 1 " "Found 2 design units, including 1 entities, in source file partee.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parteE-rtl " "Found design unit 1: parteE-rtl" {  } { { "parteE.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/tp-laboratorio/parteE/parteE.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730919479080 ""} { "Info" "ISGN_ENTITY_NAME" "1 parteE " "Found entity 1: parteE" {  } { { "parteE.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/tp-laboratorio/parteE/parteE.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730919479080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730919479080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuiteria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuiteria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuiteria-behavioral " "Found design unit 1: circuiteria-behavioral" {  } { { "circuiteria.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/tp-laboratorio/parteE/circuiteria.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730919479087 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuiteria " "Found entity 1: circuiteria" {  } { { "circuiteria.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/tp-laboratorio/parteE/circuiteria.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730919479087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730919479087 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "circuiteria " "Elaborating entity \"circuiteria\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1730919479273 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "direccion_esperada circuiteria.vhd(25) " "VHDL Signal Declaration warning at circuiteria.vhd(25): used explicit default value for signal \"direccion_esperada\" because signal was never assigned a value" {  } { { "circuiteria.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/tp-laboratorio/parteE/circuiteria.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1730919479290 "|circuiteria"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SCL circuiteria.vhd(37) " "VHDL Process Statement warning at circuiteria.vhd(37): signal \"SCL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "circuiteria.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/tp-laboratorio/parteE/circuiteria.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1730919479291 "|circuiteria"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Hab_Dir circuiteria.vhd(37) " "VHDL Process Statement warning at circuiteria.vhd(37): signal \"Hab_Dir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "circuiteria.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/tp-laboratorio/parteE/circuiteria.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1730919479291 "|circuiteria"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "direccion_esperada circuiteria.vhd(52) " "VHDL Process Statement warning at circuiteria.vhd(52): signal \"direccion_esperada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "circuiteria.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/tp-laboratorio/parteE/circuiteria.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1730919479292 "|circuiteria"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SCL circuiteria.vhd(69) " "VHDL Process Statement warning at circuiteria.vhd(69): signal \"SCL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "circuiteria.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/tp-laboratorio/parteE/circuiteria.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1730919479294 "|circuiteria"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Hab_Dat circuiteria.vhd(69) " "VHDL Process Statement warning at circuiteria.vhd(69): signal \"Hab_Dat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "circuiteria.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/tp-laboratorio/parteE/circuiteria.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1730919479294 "|circuiteria"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "soy_int circuiteria.vhd(69) " "VHDL Process Statement warning at circuiteria.vhd(69): signal \"soy_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "circuiteria.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/tp-laboratorio/parteE/circuiteria.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1730919479294 "|circuiteria"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1730919481066 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1730919482072 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730919482072 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "circuiteria.vhd" "" { Text "F:/Users/Administrador/Documents/GitHub/tp-laboratorio/parteE/circuiteria.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730919482612 "|circuiteria|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1730919482612 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1730919482614 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1730919482614 ""} { "Info" "ICUT_CUT_TM_LCELLS" "35 " "Implemented 35 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1730919482614 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1730919482614 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4635 " "Peak virtual memory: 4635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1730919482684 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 06 15:58:02 2024 " "Processing ended: Wed Nov 06 15:58:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1730919482684 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1730919482684 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1730919482684 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1730919482684 ""}
