C:/Users/benyamin/Desktop/TRAX/verilog_code/UART_rx.v {1 {vlog -work work -stats=none C:/Users/benyamin/Desktop/TRAX/verilog_code/UART_rx.v
Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
-- Compiling module uart_rx

Top level modules:
	uart_rx

} {} {}} C:/Users/benyamin/Desktop/TRAX/verilog_code/TRAX.v {1 {vlog -work work -stats=none C:/Users/benyamin/Desktop/TRAX/verilog_code/TRAX.v
Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
-- Compiling module TRAX

Top level modules:
	TRAX

} {} {}} C:/Users/benyamin/Desktop/TRAX/verilog_code/UART_tx.v {1 {vlog -work work -stats=none C:/Users/benyamin/Desktop/TRAX/verilog_code/UART_tx.v
Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
-- Compiling module uart_tx

Top level modules:
	uart_tx

} {} {}} C:/Users/benyamin/Desktop/TRAX/verilog_code/String_2.v {1 {vlog -work work -stats=none C:/Users/benyamin/Desktop/TRAX/verilog_code/String_2.v
Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
-- Compiling module String_bit

Top level modules:
	String_bit

} {} {}} C:/Users/benyamin/Desktop/TRAX/verilog_code/functions.v {1 {vlog -work work -stats=none C:/Users/benyamin/Desktop/TRAX/verilog_code/functions.v
Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015

} {} {}} C:/Users/benyamin/Desktop/TRAX/verilog_code/tranceiver_test.v {1 {vlog -work work -stats=none C:/Users/benyamin/Desktop/TRAX/verilog_code/tranceiver_test.v
Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
-- Compiling module tranceiver_test

Top level modules:
	tranceiver_test

} {} {}} C:/Users/benyamin/Desktop/TRAX/verilog_code/tile_check.v {1 {vlog -work work -stats=none C:/Users/benyamin/Desktop/TRAX/verilog_code/tile_check.v
Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
-- Compiling module tile_check

Top level modules:
	tile_check

} {} {}} C:/Users/benyamin/Desktop/TRAX/verilog_code/tranceiver_rx.v {1 {vlog -work work -stats=none C:/Users/benyamin/Desktop/TRAX/verilog_code/tranceiver_rx.v
Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
-- Compiling module transeiver_rx

Top level modules:
	transeiver_rx

} {} {}} C:/Users/benyamin/Desktop/TRAX/verilog_code/constants.v {1 {vlog -work work -stats=none C:/Users/benyamin/Desktop/TRAX/verilog_code/constants.v
Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015

} {} {}} C:/Users/benyamin/Desktop/TRAX/verilog_code/board_shift.v {1 {vlog -work work -stats=none C:/Users/benyamin/Desktop/TRAX/verilog_code/board_shift.v
Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
-- Compiling module board_shift

Top level modules:
	board_shift

} {} {}} C:/Users/benyamin/Desktop/TRAX/verilog_code/tranceiver_tx.v {1 {vlog -work work -stats=none C:/Users/benyamin/Desktop/TRAX/verilog_code/tranceiver_tx.v
Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
-- Compiling module tranceiver_tx

Top level modules:
	tranceiver_tx

} {} {}} C:/Users/benyamin/Desktop/TRAX/verilog_code/2_String.v {1 {vlog -work work -stats=none C:/Users/benyamin/Desktop/TRAX/verilog_code/2_String.v
Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
-- Compiling module bit_String

Top level modules:
	bit_String

} {} {}} C:/Users/benyamin/Desktop/TRAX/verilog_code/tile_check_test.v {1 {vlog -work work -stats=none C:/Users/benyamin/Desktop/TRAX/verilog_code/tile_check_test.v
Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
-- Compiling module tile_check_test

Top level modules:
	tile_check_test

} {} {}} C:/Users/benyamin/Desktop/TRAX/verilog_code/find_moves.v {1 {vlog -work work -stats=none C:/Users/benyamin/Desktop/TRAX/verilog_code/find_moves.v
Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
-- Compiling module find_moves

Top level modules:
	find_moves

} {} {}} C:/Users/benyamin/Desktop/TRAX/verilog_code/tranceiver.v {1 {vlog -work work -stats=none C:/Users/benyamin/Desktop/TRAX/verilog_code/tranceiver.v
Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
-- Compiling module tranceiver

Top level modules:
	tranceiver

} {} {}} C:/Users/benyamin/Desktop/TRAX/verilog_code/uart_test.v {1 {vlog -work work -stats=none C:/Users/benyamin/Desktop/TRAX/verilog_code/uart_test.v
Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
-- Compiling module uart_test

Top level modules:
	uart_test

} {} {}} C:/Users/benyamin/Desktop/TRAX/verilog_code/UART.v {1 {vlog -work work -stats=none C:/Users/benyamin/Desktop/TRAX/verilog_code/UART.v
Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
-- Compiling module UART

Top level modules:
	UART

} {} {}}
