reversible decimal counters circuit design for both
    binary and bi quinary scales of notation is discussed