INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Arquitectura de Computadoras/FPGA-ALU/TP1_ALU.srcs/sources_1/new/tp1_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module tb_alu
