module extensor(inn, out);

input [15:0]  inn;
output [15:0] out;

reg [2:0] in;
reg [9:0] imediat;
reg [15:0] out;

always @(inn) begin
	if(inn[9] == 1)
		out <= {6'b111111, inn[9:0]};
	else
		out <= {6'b000000, inn[9:0]};
end

endmodule