TRACE::2022-07-20.18:43:48::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:43:48::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:43:48::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:43:51::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw
TRACE::2022-07-20.18:43:51::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:43:51::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-07-20.18:43:51::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-20.18:43:51::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2022-07-20.18:43:51::SCWWriter::formatted JSON is {
	"platformName":	"Microblaze_TPG_VGA_System",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Microblaze_TPG_VGA_System",
	"platHandOff":	"D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA_design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2022-07-20.18:43:51::SCWWriter::formatted JSON is {
	"platformName":	"Microblaze_TPG_VGA_System",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Microblaze_TPG_VGA_System",
	"platHandOff":	"D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA_design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Microblaze_TPG_VGA_System",
	"systems":	[{
			"systemName":	"Microblaze_TPG_VGA_System",
			"systemDesc":	"Microblaze_TPG_VGA_System",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Microblaze_TPG_VGA_System"
		}]
}
TRACE::2022-07-20.18:43:51::SCWPlatform::Boot application domains not present, creating them
TRACE::2022-07-20.18:43:51::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2022-07-20.18:43:51::SCWWriter::formatted JSON is {
	"platformName":	"Microblaze_TPG_VGA_System",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Microblaze_TPG_VGA_System",
	"platHandOff":	"D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA_design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Microblaze_TPG_VGA_System",
	"systems":	[{
			"systemName":	"Microblaze_TPG_VGA_System",
			"systemDesc":	"Microblaze_TPG_VGA_System",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Microblaze_TPG_VGA_System"
		}]
}
TRACE::2022-07-20.18:43:51::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:43:51::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:43:51::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:43:51::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw
TRACE::2022-07-20.18:43:51::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:43:51::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-07-20.18:43:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.18:43:51::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.18:43:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.18:43:51::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-20.18:43:51::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:43:51::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:43:51::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:43:51::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw
TRACE::2022-07-20.18:43:51::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:43:51::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-07-20.18:43:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.18:43:51::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.18:43:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.18:43:51::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:43:51::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:43:51::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:43:51::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw
TRACE::2022-07-20.18:43:51::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:43:51::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-07-20.18:43:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.18:43:51::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.18:43:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.18:43:51::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:43:51::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-20.18:43:51::SCWMssOS::No sw design opened at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:43:51::SCWMssOS::mss does not exists at D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:43:51::SCWMssOS::Creating sw design at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:43:51::SCWMssOS::Adding the swdes entry, created swdb D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss with des name D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:43:51::SCWMssOS::updating the scw layer changes to swdes at   D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:43:51::SCWMssOS::Writing mss at D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:43:51::SCWMssOS::Completed writing the mss file at D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp
TRACE::2022-07-20.18:43:51::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-07-20.18:43:51::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-07-20.18:43:51::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:43:51::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:43:51::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:43:51::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw
TRACE::2022-07-20.18:43:51::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:43:51::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-07-20.18:43:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.18:43:51::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.18:43:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.18:43:51::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:43:51::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss|D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss||

TRACE::2022-07-20.18:43:51::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:43:51::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:43:51::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:43:51::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:43:51::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw
TRACE::2022-07-20.18:43:51::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:43:51::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-07-20.18:43:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.18:43:51::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.18:43:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.18:43:51::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:43:51::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss|D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss||

TRACE::2022-07-20.18:43:51::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:43:51::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:43:51::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:43:51::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:43:51::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw
TRACE::2022-07-20.18:43:51::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:43:51::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-07-20.18:43:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.18:43:51::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.18:43:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.18:43:51::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:43:51::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss|D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss||

TRACE::2022-07-20.18:43:51::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:43:51::SCWWriter::formatted JSON is {
	"platformName":	"Microblaze_TPG_VGA_System",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Microblaze_TPG_VGA_System",
	"platHandOff":	"D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA_design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Microblaze_TPG_VGA_System",
	"systems":	[{
			"systemName":	"Microblaze_TPG_VGA_System",
			"systemDesc":	"Microblaze_TPG_VGA_System",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Microblaze_TPG_VGA_System",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-07-20.18:43:51::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:43:51::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:43:51::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:43:51::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw
TRACE::2022-07-20.18:43:51::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:43:51::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-07-20.18:43:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.18:43:51::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.18:43:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.18:43:51::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:43:51::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss|D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss||

TRACE::2022-07-20.18:43:51::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:43:51::SCWMssOS::Completed writing the mss file at D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp
TRACE::2022-07-20.18:43:51::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2022-07-20.18:44:08::SCWPlatform::Started generating the artifacts platform Microblaze_TPG_VGA_System
TRACE::2022-07-20.18:44:08::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-20.18:44:08::SCWPlatform::Started generating the artifacts for system configuration Microblaze_TPG_VGA_System
LOG::2022-07-20.18:44:08::SCWSystem::Checking the domain standalone_domain
LOG::2022-07-20.18:44:08::SCWSystem::Not a boot domain 
LOG::2022-07-20.18:44:08::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-07-20.18:44:08::SCWDomain::Generating domain artifcats
TRACE::2022-07-20.18:44:08::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-20.18:44:08::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-20.18:44:08::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw
TRACE::2022-07-20.18:44:08::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-07-20.18:44:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.18:44:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.18:44:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.18:44:08::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:08::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss|D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss||

KEYINFO::2022-07-20.18:44:08::SCWMssOS::Could not open the swdb for D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
KEYINFO::2022-07-20.18:44:08::SCWMssOS::Could not open the sw design at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss is not found

TRACE::2022-07-20.18:44:08::SCWMssOS::Cleared the swdb table entry
TRACE::2022-07-20.18:44:08::SCWMssOS::No sw design opened at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:08::SCWMssOS::mss exists loading the mss file  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:08::SCWMssOS::Opened the sw design from mss  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:08::SCWMssOS::Adding the swdes entry D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-07-20.18:44:08::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-20.18:44:08::SCWMssOS::Opened the sw design.  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:08::SCWMssOS::Completed writing the mss file at D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp
TRACE::2022-07-20.18:44:08::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:08::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-20.18:44:08::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-07-20.18:44:08::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-07-20.18:44:08::SCWMssOS::skipping the bsp build ... 
TRACE::2022-07-20.18:44:08::SCWMssOS::Copying to export directory.
TRACE::2022-07-20.18:44:08::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-20.18:44:08::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-07-20.18:44:08::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-07-20.18:44:08::SCWSystem::Completed Processing the sysconfig Microblaze_TPG_VGA_System
LOG::2022-07-20.18:44:08::SCWPlatform::Completed generating the artifacts for system configuration Microblaze_TPG_VGA_System
TRACE::2022-07-20.18:44:08::SCWPlatform::Started preparing the platform 
TRACE::2022-07-20.18:44:08::SCWSystem::Writing the bif file for system config Microblaze_TPG_VGA_System
TRACE::2022-07-20.18:44:08::SCWSystem::dir created 
TRACE::2022-07-20.18:44:08::SCWSystem::Writing the bif 
TRACE::2022-07-20.18:44:08::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-20.18:44:08::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-20.18:44:08::SCWPlatform::Completed generating the platform
TRACE::2022-07-20.18:44:08::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw
TRACE::2022-07-20.18:44:08::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-07-20.18:44:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.18:44:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.18:44:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.18:44:08::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:08::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-07-20.18:44:08::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:08::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw
TRACE::2022-07-20.18:44:08::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-07-20.18:44:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.18:44:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.18:44:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.18:44:08::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:08::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-07-20.18:44:08::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:08::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw
TRACE::2022-07-20.18:44:08::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-07-20.18:44:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.18:44:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.18:44:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.18:44:08::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:08::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-07-20.18:44:08::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:08::SCWWriter::formatted JSON is {
	"platformName":	"Microblaze_TPG_VGA_System",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Microblaze_TPG_VGA_System",
	"platHandOff":	"D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA_design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Microblaze_TPG_VGA_System",
	"systems":	[{
			"systemName":	"Microblaze_TPG_VGA_System",
			"systemDesc":	"Microblaze_TPG_VGA_System",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Microblaze_TPG_VGA_System",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f6c1ce161473a6abf166e97e7d25a330",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-20.18:44:08::SCWPlatform::updated the xpfm file.
TRACE::2022-07-20.18:44:08::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw
TRACE::2022-07-20.18:44:08::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-07-20.18:44:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.18:44:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.18:44:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.18:44:08::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:08::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-07-20.18:44:08::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:08::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw
TRACE::2022-07-20.18:44:08::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-07-20.18:44:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.18:44:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.18:44:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.18:44:08::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:08::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-07-20.18:44:08::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:08::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw
TRACE::2022-07-20.18:44:08::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-07-20.18:44:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.18:44:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.18:44:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.18:44:08::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:08::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-07-20.18:44:08::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:08::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw
TRACE::2022-07-20.18:44:08::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-07-20.18:44:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.18:44:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.18:44:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.18:44:08::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:08::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-07-20.18:44:08::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:08::SCWWriter::formatted JSON is {
	"platformName":	"Microblaze_TPG_VGA_System",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Microblaze_TPG_VGA_System",
	"platHandOff":	"D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA_design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Microblaze_TPG_VGA_System",
	"systems":	[{
			"systemName":	"Microblaze_TPG_VGA_System",
			"systemDesc":	"Microblaze_TPG_VGA_System",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Microblaze_TPG_VGA_System",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f6c1ce161473a6abf166e97e7d25a330",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-07-20.18:44:08::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw
TRACE::2022-07-20.18:44:08::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-07-20.18:44:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.18:44:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.18:44:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.18:44:08::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:08::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-07-20.18:44:08::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:08::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw
TRACE::2022-07-20.18:44:08::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-07-20.18:44:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.18:44:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.18:44:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.18:44:08::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:08::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-07-20.18:44:08::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:08::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw
TRACE::2022-07-20.18:44:08::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-07-20.18:44:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.18:44:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.18:44:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.18:44:08::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:08::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-07-20.18:44:08::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:08::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw
TRACE::2022-07-20.18:44:08::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-07-20.18:44:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.18:44:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.18:44:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.18:44:08::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:08::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-07-20.18:44:08::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:08::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw
TRACE::2022-07-20.18:44:08::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-07-20.18:44:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.18:44:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.18:44:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.18:44:08::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:08::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-07-20.18:44:08::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:08::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw
TRACE::2022-07-20.18:44:08::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-07-20.18:44:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.18:44:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.18:44:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.18:44:08::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:08::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-07-20.18:44:08::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:08::SCWWriter::formatted JSON is {
	"platformName":	"Microblaze_TPG_VGA_System",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Microblaze_TPG_VGA_System",
	"platHandOff":	"D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA_design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Microblaze_TPG_VGA_System",
	"systems":	[{
			"systemName":	"Microblaze_TPG_VGA_System",
			"systemDesc":	"Microblaze_TPG_VGA_System",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Microblaze_TPG_VGA_System",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f6c1ce161473a6abf166e97e7d25a330",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-07-20.18:44:08::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw
TRACE::2022-07-20.18:44:08::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-07-20.18:44:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.18:44:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.18:44:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.18:44:08::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:08::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-07-20.18:44:08::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:08::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw
TRACE::2022-07-20.18:44:08::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-07-20.18:44:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.18:44:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.18:44:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.18:44:08::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:08::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-07-20.18:44:08::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:08::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw
TRACE::2022-07-20.18:44:08::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:08::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-07-20.18:44:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-20.18:44:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-20.18:44:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.18:44:08::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:08::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-07-20.18:44:08::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:08::SCWWriter::formatted JSON is {
	"platformName":	"Microblaze_TPG_VGA_System",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Microblaze_TPG_VGA_System",
	"platHandOff":	"D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA_design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Microblaze_TPG_VGA_System",
	"systems":	[{
			"systemName":	"Microblaze_TPG_VGA_System",
			"systemDesc":	"Microblaze_TPG_VGA_System",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Microblaze_TPG_VGA_System",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f6c1ce161473a6abf166e97e7d25a330",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-07-20.18:44:09::SCWPlatform::Clearing the existing platform
TRACE::2022-07-20.18:44:09::SCWSystem::Clearing the existing sysconfig
TRACE::2022-07-20.18:44:09::SCWMssOS::Removing the swdes entry for  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:09::SCWSystem::Clearing the domains completed.
TRACE::2022-07-20.18:44:09::SCWPlatform::Clearing the opened hw db.
TRACE::2022-07-20.18:44:09::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:09::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:09::SCWPlatform:: Platform location is D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw
TRACE::2022-07-20.18:44:09::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:09::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-07-20.18:44:09::SCWPlatform::Removing the HwDB with name D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:09::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:09::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:09::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:09::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw
TRACE::2022-07-20.18:44:09::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:09::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-07-20.18:44:09::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-20.18:44:09::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2022-07-20.18:44:09::SCWReader::Active system found as  Microblaze_TPG_VGA_System
TRACE::2022-07-20.18:44:09::SCWReader::Handling sysconfig Microblaze_TPG_VGA_System
TRACE::2022-07-20.18:44:09::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-20.18:44:09::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:09::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:09::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:09::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw
TRACE::2022-07-20.18:44:09::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:09::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-07-20.18:44:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-20.18:44:09::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-20.18:44:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.18:44:09::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:09::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:09::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:09::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw
TRACE::2022-07-20.18:44:09::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:09::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-07-20.18:44:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-20.18:44:09::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-20.18:44:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.18:44:09::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:09::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:09::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:09::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw
TRACE::2022-07-20.18:44:09::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:09::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-07-20.18:44:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-20.18:44:09::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-20.18:44:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.18:44:09::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:09::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-20.18:44:09::SCWMssOS::No sw design opened at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:09::SCWMssOS::mss exists loading the mss file  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:09::SCWMssOS::Opened the sw design from mss  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:09::SCWMssOS::Adding the swdes entry D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-07-20.18:44:09::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-20.18:44:09::SCWMssOS::Opened the sw design.  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:09::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-20.18:44:09::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-20.18:44:09::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:09::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:09::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:09::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw
TRACE::2022-07-20.18:44:09::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:09::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-07-20.18:44:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-20.18:44:09::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-20.18:44:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.18:44:09::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:09::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-07-20.18:44:09::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:09::SCWReader::No isolation master present  
TRACE::2022-07-20.18:44:10::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:10::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:10::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:10::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw
TRACE::2022-07-20.18:44:10::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:10::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-07-20.18:44:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-20.18:44:10::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-20.18:44:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.18:44:10::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:10::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-07-20.18:44:10::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:11::SCWMssOS::In reload Mss file.
TRACE::2022-07-20.18:44:11::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:11::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:11::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:11::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw
TRACE::2022-07-20.18:44:11::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:11::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-07-20.18:44:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-20.18:44:11::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-20.18:44:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.18:44:11::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:11::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss|system||

KEYINFO::2022-07-20.18:44:11::SCWMssOS::Could not open the swdb for system
KEYINFO::2022-07-20.18:44:11::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2022-07-20.18:44:11::SCWMssOS::Cleared the swdb table entry
TRACE::2022-07-20.18:44:11::SCWMssOS::No sw design opened at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:11::SCWMssOS::mss exists loading the mss file  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:11::SCWMssOS::Opened the sw design from mss  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:11::SCWMssOS::Adding the swdes entry D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-07-20.18:44:11::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-20.18:44:11::SCWMssOS::Opened the sw design.  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:11::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:11::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:11::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:11::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw
TRACE::2022-07-20.18:44:11::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:11::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-07-20.18:44:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-20.18:44:11::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-20.18:44:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.18:44:11::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:11::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-07-20.18:44:11::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:11::SCWMssOS::Removing the swdes entry for  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
LOG::2022-07-20.18:44:23::SCWPlatform::Started generating the artifacts platform Microblaze_TPG_VGA_System
TRACE::2022-07-20.18:44:23::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-20.18:44:23::SCWPlatform::Started generating the artifacts for system configuration Microblaze_TPG_VGA_System
LOG::2022-07-20.18:44:23::SCWSystem::Checking the domain standalone_domain
LOG::2022-07-20.18:44:23::SCWSystem::Not a boot domain 
LOG::2022-07-20.18:44:23::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-07-20.18:44:23::SCWDomain::Generating domain artifcats
TRACE::2022-07-20.18:44:23::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-20.18:44:23::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-20.18:44:23::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:23::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:23::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:23::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw
TRACE::2022-07-20.18:44:23::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:23::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-07-20.18:44:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-20.18:44:23::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-20.18:44:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.18:44:23::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:23::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-20.18:44:23::SCWMssOS::No sw design opened at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:23::SCWMssOS::mss exists loading the mss file  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:23::SCWMssOS::Opened the sw design from mss  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:23::SCWMssOS::Adding the swdes entry D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-07-20.18:44:23::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-20.18:44:23::SCWMssOS::Opened the sw design.  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:23::SCWMssOS::Completed writing the mss file at D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp
TRACE::2022-07-20.18:44:23::SCWMssOS::Mss edits present, copying mssfile into export location D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:23::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-20.18:44:23::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-07-20.18:44:23::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2022-07-20.18:44:23::SCWMssOS::doing bsp build ... 
TRACE::2022-07-20.18:44:23::SCWMssOS::System Command Ran  D: & cd  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp & make 
TRACE::2022-07-20.18:44:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2022-07-20.18:44:28::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-07-20.18:44:28::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2022-07-20.18:44:28::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-07-20.18:44:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2022-07-20.18:44:29::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-07-20.18:44:29::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2022-07-20.18:44:29::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-07-20.18:44:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_1/src"

TRACE::2022-07-20.18:44:29::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-07-20.18:44:29::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2022-07-20.18:44:29::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-07-20.18:44:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2022-07-20.18:44:29::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-07-20.18:44:29::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2022-07-20.18:44:29::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-07-20.18:44:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/video_common_v4_8/src"

TRACE::2022-07-20.18:44:29::SCWMssOS::make -C microblaze_0/libsrc/video_common_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2022-07-20.18:44:29::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "
TRACE::2022-07-20.18:44:29::SCWMssOS::EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-07-20.18:44:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/v_tpg_v8_1/src"

TRACE::2022-07-20.18:44:29::SCWMssOS::make -C microblaze_0/libsrc/v_tpg_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-07-20.18:44:29::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2022-07-20.18:44:29::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-07-20.18:44:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2022-07-20.18:44:30::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-07-20.18:44:30::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2022-07-20.18:44:30::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-07-20.18:44:30::SCWMssOS::"Compiling bram"

TRACE::2022-07-20.18:44:34::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2022-07-20.18:44:34::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-07-20.18:44:34::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2022-07-20.18:44:34::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-07-20.18:44:34::SCWMssOS::"Compiling cpu"

TRACE::2022-07-20.18:44:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_1/src"

TRACE::2022-07-20.18:44:35::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-07-20.18:44:35::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2022-07-20.18:44:35::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-07-20.18:44:35::SCWMssOS::"Compiling standalone";

TRACE::2022-07-20.18:44:39::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2022-07-20.18:44:39::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-07-20.18:44:39::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2022-07-20.18:44:39::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-07-20.18:44:39::SCWMssOS::"Compiling uartlite"

TRACE::2022-07-20.18:44:40::SCWMssOS::"Running Make libs in microblaze_0/libsrc/video_common_v4_8/src"

TRACE::2022-07-20.18:44:40::SCWMssOS::make -C microblaze_0/libsrc/video_common_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2022-07-20.18:44:40::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2022-07-20.18:44:40::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-07-20.18:44:40::SCWMssOS::"Compiling video_common"

TRACE::2022-07-20.18:44:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/v_tpg_v8_1/src"

TRACE::2022-07-20.18:44:42::SCWMssOS::make -C microblaze_0/libsrc/v_tpg_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-07-20.18:44:42::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2022-07-20.18:44:42::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2022-07-20.18:44:42::SCWMssOS::"Compiling v_tpg"

TRACE::2022-07-20.18:44:42::SCWMssOS::'Finished building libraries'

TRACE::2022-07-20.18:44:43::SCWMssOS::Copying to export directory.
TRACE::2022-07-20.18:44:43::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-20.18:44:43::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-07-20.18:44:43::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-07-20.18:44:43::SCWSystem::Completed Processing the sysconfig Microblaze_TPG_VGA_System
LOG::2022-07-20.18:44:43::SCWPlatform::Completed generating the artifacts for system configuration Microblaze_TPG_VGA_System
TRACE::2022-07-20.18:44:43::SCWPlatform::Started preparing the platform 
TRACE::2022-07-20.18:44:43::SCWSystem::Writing the bif file for system config Microblaze_TPG_VGA_System
TRACE::2022-07-20.18:44:43::SCWSystem::dir created 
TRACE::2022-07-20.18:44:43::SCWSystem::Writing the bif 
TRACE::2022-07-20.18:44:43::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-20.18:44:43::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-20.18:44:43::SCWPlatform::Completed generating the platform
TRACE::2022-07-20.18:44:43::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:43::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:43::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:43::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw
TRACE::2022-07-20.18:44:43::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:43::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-07-20.18:44:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-20.18:44:43::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-20.18:44:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.18:44:43::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:43::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-07-20.18:44:43::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:43::SCWWriter::formatted JSON is {
	"platformName":	"Microblaze_TPG_VGA_System",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Microblaze_TPG_VGA_System",
	"platHandOff":	"D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/Microblaze_TPG_VGA_design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Microblaze_TPG_VGA_System",
	"systems":	[{
			"systemName":	"Microblaze_TPG_VGA_System",
			"systemDesc":	"Microblaze_TPG_VGA_System",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Microblaze_TPG_VGA_System",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f6c1ce161473a6abf166e97e7d25a330",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-20.18:44:43::SCWPlatform::updated the xpfm file.
TRACE::2022-07-20.18:44:43::SCWPlatform::Trying to open the hw design at D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:43::SCWPlatform::DSA given D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:43::SCWPlatform::DSA absoulate path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:43::SCWPlatform::DSA directory D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw
TRACE::2022-07-20.18:44:43::SCWPlatform:: Platform Path D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/hw/Microblaze_TPG_VGA_design_1_wrapper.xsa
TRACE::2022-07-20.18:44:43::SCWPlatform:: Unique name xilinx:nexys4::0.0
TRACE::2022-07-20.18:44:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-20.18:44:43::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-20.18:44:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-20.18:44:43::SCWMssOS::Checking the sw design at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-07-20.18:44:43::SCWMssOS::DEBUG:  swdes dump  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-07-20.18:44:43::SCWMssOS::Sw design exists and opened at  D:/Xilinx/FPGA_Project/Microblaze_TPG_VGA/workspace/Microblaze_TPG_VGA_System/microblaze_0/standalone_domain/bsp/system.mss
