$date
  Mon Sep 19 22:27:09 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tristate $end
$var reg 4 ! a[3:0] $end
$var reg 1 " en $end
$var reg 4 # y[3:0] $end
$upscope $end
$enddefinitions $end
#0
b1111 !
0"
bZZZZ #
#1000000
