// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module DummyDPICWrapper(	// src/main/scala/DPIC.scala:270:15
  input clock	// src/main/scala/DPIC.scala:270:15
);

  DifftestArchEvent dpic (	// src/main/scala/DPIC.scala:273:20
    .clock                             (clock),
    .enable                            (1'h0),	// src/main/scala/DPIC.scala:272:14, :273:20, :275:27
    .io_valid                          (1'h0),	// src/main/scala/DPIC.scala:272:14, :273:20, :275:27
    .io_interrupt                      (32'h0),	// src/main/scala/DPIC.scala:272:14, :273:20
    .io_exception                      (32'h0),	// src/main/scala/DPIC.scala:272:14, :273:20
    .io_exceptionPC                    (64'h0),	// src/main/scala/DPIC.scala:272:14, :273:20
    .io_exceptionInst                  (32'h0),	// src/main/scala/DPIC.scala:272:14, :273:20
    .io_hasNMI                         (1'h0),	// src/main/scala/DPIC.scala:272:14, :273:20, :275:27
    .io_virtualInterruptIsHvictlInject (1'h0),	// src/main/scala/DPIC.scala:272:14, :273:20, :275:27
    .io_coreid                         (8'h0)	// src/main/scala/DPIC.scala:272:14, :273:20
  );
endmodule

