

================================================================
== Vivado HLS Report for 'add_2_hw'
================================================================
* Date:           Mon Jul  3 14:35:00 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Test_Folder_Special
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.655|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  102|  102|  102|  102|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |                                 |                      |  Latency  |  Interval | Pipeline|
        |             Instance            |        Module        | min | max | min | max |   Type  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |grp_convert_hex_to_binar_fu_341  |convert_hex_to_binar  |   18|   18|   18|   18|   none  |
        |grp_convert_hex_to_binar_fu_349  |convert_hex_to_binar  |   18|   18|   18|   18|   none  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    8|    8|         2|          1|          1|     8|    yes   |
        |- Loop 2  |    8|    8|         2|          1|          1|     8|    yes   |
        |- Loop 3  |   32|   32|         2|          1|          1|    32|    yes   |
        |- Loop 4  |   17|   17|         4|          2|          1|     8|    yes   |
        |- Loop 5  |    8|    8|         2|          1|          1|     8|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 2, depth = 4
  * Pipeline-4: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 5
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
  Pipeline-2 : II = 1, D = 2, States = { 9 10 }
  Pipeline-3 : II = 2, D = 4, States = { 12 13 14 15 }
  Pipeline-4 : II = 1, D = 2, States = { 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 7 6 
6 --> 5 
7 --> 8 
8 --> 9 
9 --> 11 10 
10 --> 9 
11 --> 12 
12 --> 16 13 
13 --> 14 
14 --> 15 
15 --> 12 
16 --> 17 
17 --> 19 18 
18 --> 17 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%index_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %index)" [Chacha/chacha.cpp:297]   --->   Operation 20 'read' 'index_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln303 = trunc i5 %index_read to i4" [Chacha/chacha.cpp:303]   --->   Operation 21 'trunc' 'trunc_ln303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln303_1 = zext i4 %trunc_ln303 to i8" [Chacha/chacha.cpp:303]   --->   Operation 22 'zext' 'zext_ln303_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_20 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln303, i3 0)" [Chacha/chacha.cpp:303]   --->   Operation 23 'bitconcatenate' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln303_2 = zext i7 %tmp_20 to i8" [Chacha/chacha.cpp:303]   --->   Operation 24 'zext' 'zext_ln303_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.87ns)   --->   "%add_ln303 = add i8 %zext_ln303_2, %zext_ln303_1" [Chacha/chacha.cpp:303]   --->   Operation 25 'add' 'add_ln303' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.76ns)   --->   "br label %1" [Chacha/chacha.cpp:301]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.16>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %hls_label_13 ]"   --->   Operation 27 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.30ns)   --->   "%icmp_ln301 = icmp eq i4 %i_0, -8" [Chacha/chacha.cpp:301]   --->   Operation 28 'icmp' 'icmp_ln301' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [Chacha/chacha.cpp:301]   --->   Operation 30 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln301, label %.preheader.preheader, label %hls_label_13" [Chacha/chacha.cpp:301]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln303_3 = zext i4 %i_0 to i8" [Chacha/chacha.cpp:303]   --->   Operation 32 'zext' 'zext_ln303_3' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.91ns)   --->   "%add_ln303_1 = add i8 %add_ln303, %zext_ln303_3" [Chacha/chacha.cpp:303]   --->   Operation 33 'add' 'add_ln303_1' <Predicate = (!icmp_ln301)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln303_4 = zext i8 %add_ln303_1 to i64" [Chacha/chacha.cpp:303]   --->   Operation 34 'zext' 'zext_ln303_4' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%state_matrix_addr = getelementptr [144 x i8]* %state_matrix, i64 0, i64 %zext_ln303_4" [Chacha/chacha.cpp:303]   --->   Operation 35 'getelementptr' 'state_matrix_addr' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (3.25ns)   --->   "%state_matrix_load = load i8* %state_matrix_addr, align 1" [Chacha/chacha.cpp:303]   --->   Operation 36 'load' 'state_matrix_load' <Predicate = (!icmp_ln301)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 3 <SV = 2> <Delay = 5.57>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str14)" [Chacha/chacha.cpp:301]   --->   Operation 37 'specregionbegin' 'tmp' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Chacha/chacha.cpp:302]   --->   Operation 38 'specpipeline' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln303 = zext i4 %i_0 to i64" [Chacha/chacha.cpp:303]   --->   Operation 39 'zext' 'zext_ln303' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_3 : Operation 40 [1/2] (3.25ns)   --->   "%state_matrix_load = load i8* %state_matrix_addr, align 1" [Chacha/chacha.cpp:303]   --->   Operation 40 'load' 'state_matrix_load' <Predicate = (!icmp_ln301)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%arr1_addr = getelementptr [8 x i8]* %arr1, i64 0, i64 %zext_ln303" [Chacha/chacha.cpp:303]   --->   Operation 41 'getelementptr' 'arr1_addr' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (2.32ns)   --->   "store i8 %state_matrix_load, i8* %arr1_addr, align 1" [Chacha/chacha.cpp:303]   --->   Operation 42 'store' <Predicate = (!icmp_ln301)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%empty_105 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str14, i32 %tmp)" [Chacha/chacha.cpp:304]   --->   Operation 43 'specregionend' 'empty_105' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br label %1" [Chacha/chacha.cpp:301]   --->   Operation 44 'br' <Predicate = (!icmp_ln301)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.76>
ST_4 : Operation 45 [1/1] (1.76ns)   --->   "br label %.preheader" [Chacha/chacha.cpp:306]   --->   Operation 45 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 3> <Delay = 5.16>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%i1_0 = phi i4 [ %i_33, %hls_label_14 ], [ 0, %.preheader.preheader ]"   --->   Operation 46 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (1.30ns)   --->   "%icmp_ln306 = icmp eq i4 %i1_0, -8" [Chacha/chacha.cpp:306]   --->   Operation 47 'icmp' 'icmp_ln306' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%empty_106 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 48 'speclooptripcount' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (1.73ns)   --->   "%i_33 = add i4 %i1_0, 1" [Chacha/chacha.cpp:306]   --->   Operation 49 'add' 'i_33' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %icmp_ln306, label %2, label %hls_label_14" [Chacha/chacha.cpp:306]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln308_1 = zext i4 %i1_0 to i8" [Chacha/chacha.cpp:308]   --->   Operation 51 'zext' 'zext_ln308_1' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.91ns)   --->   "%add_ln308 = add i8 %add_ln303, %zext_ln308_1" [Chacha/chacha.cpp:308]   --->   Operation 52 'add' 'add_ln308' <Predicate = (!icmp_ln306)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln308_2 = zext i8 %add_ln308 to i64" [Chacha/chacha.cpp:308]   --->   Operation 53 'zext' 'zext_ln308_2' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%copy_state_matrix_ad = getelementptr [144 x i8]* %copy_state_matrix, i64 0, i64 %zext_ln308_2" [Chacha/chacha.cpp:308]   --->   Operation 54 'getelementptr' 'copy_state_matrix_ad' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_5 : Operation 55 [2/2] (3.25ns)   --->   "%copy_state_matrix_lo = load i8* %copy_state_matrix_ad, align 1" [Chacha/chacha.cpp:308]   --->   Operation 55 'load' 'copy_state_matrix_lo' <Predicate = (!icmp_ln306)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 6 <SV = 4> <Delay = 5.57>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str15)" [Chacha/chacha.cpp:306]   --->   Operation 56 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Chacha/chacha.cpp:307]   --->   Operation 57 'specpipeline' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln308 = zext i4 %i1_0 to i64" [Chacha/chacha.cpp:308]   --->   Operation 58 'zext' 'zext_ln308' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_6 : Operation 59 [1/2] (3.25ns)   --->   "%copy_state_matrix_lo = load i8* %copy_state_matrix_ad, align 1" [Chacha/chacha.cpp:308]   --->   Operation 59 'load' 'copy_state_matrix_lo' <Predicate = (!icmp_ln306)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%arr2_addr = getelementptr [8 x i8]* %arr2, i64 0, i64 %zext_ln308" [Chacha/chacha.cpp:308]   --->   Operation 60 'getelementptr' 'arr2_addr' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (2.32ns)   --->   "store i8 %copy_state_matrix_lo, i8* %arr2_addr, align 1" [Chacha/chacha.cpp:308]   --->   Operation 61 'store' <Predicate = (!icmp_ln306)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%empty_107 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str15, i32 %tmp_s)" [Chacha/chacha.cpp:309]   --->   Operation 62 'specregionend' 'empty_107' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "br label %.preheader" [Chacha/chacha.cpp:306]   --->   Operation 63 'br' <Predicate = (!icmp_ln306)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 1.76>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%carry_0 = alloca i2"   --->   Operation 64 'alloca' 'carry_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [2/2] (1.76ns)   --->   "call fastcc void @convert_hex_to_binar([8 x i8]* %arr1, [32 x i8]* %arr3)" [Chacha/chacha.cpp:311]   --->   Operation 65 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 66 [2/2] (1.76ns)   --->   "call fastcc void @convert_hex_to_binar([8 x i8]* %arr2, [32 x i8]* %arr4)" [Chacha/chacha.cpp:312]   --->   Operation 66 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 67 [1/1] (1.76ns)   --->   "store i2 0, i2* %carry_0" [Chacha/chacha.cpp:316]   --->   Operation 67 'store' <Predicate = true> <Delay = 1.76>

State 8 <SV = 5> <Delay = 1.76>
ST_8 : Operation 68 [1/2] (0.00ns)   --->   "call fastcc void @convert_hex_to_binar([8 x i8]* %arr1, [32 x i8]* %arr3)" [Chacha/chacha.cpp:311]   --->   Operation 68 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 69 [1/2] (0.00ns)   --->   "call fastcc void @convert_hex_to_binar([8 x i8]* %arr2, [32 x i8]* %arr4)" [Chacha/chacha.cpp:312]   --->   Operation 69 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 70 [1/1] (1.76ns)   --->   "br label %3" [Chacha/chacha.cpp:316]   --->   Operation 70 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 6> <Delay = 2.32>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%i2_0 = phi i6 [ 31, %2 ], [ %i_35, %hls_label_15_end ]"   --->   Operation 71 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %i2_0, i32 5)" [Chacha/chacha.cpp:316]   --->   Operation 72 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%empty_108 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 73 'speclooptripcount' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %tmp_18, label %.preheader4.preheader, label %hls_label_15_begin" [Chacha/chacha.cpp:316]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str16)" [Chacha/chacha.cpp:316]   --->   Operation 75 'specregionbegin' 'tmp_7' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln318 = zext i6 %i2_0 to i64" [Chacha/chacha.cpp:318]   --->   Operation 76 'zext' 'zext_ln318' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%arr3_addr = getelementptr [32 x i8]* %arr3, i64 0, i64 %zext_ln318" [Chacha/chacha.cpp:318]   --->   Operation 77 'getelementptr' 'arr3_addr' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_9 : Operation 78 [2/2] (2.32ns)   --->   "%arr3_load = load i8* %arr3_addr, align 1" [Chacha/chacha.cpp:318]   --->   Operation 78 'load' 'arr3_load' <Predicate = (!tmp_18)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%arr4_addr = getelementptr [32 x i8]* %arr4, i64 0, i64 %zext_ln318" [Chacha/chacha.cpp:318]   --->   Operation 79 'getelementptr' 'arr4_addr' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_9 : Operation 80 [2/2] (2.32ns)   --->   "%arr4_load = load i8* %arr4_addr, align 1" [Chacha/chacha.cpp:318]   --->   Operation 80 'load' 'arr4_load' <Predicate = (!tmp_18)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%empty_109 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str16, i32 %tmp_7)" [Chacha/chacha.cpp:325]   --->   Operation 81 'specregionend' 'empty_109' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (1.82ns)   --->   "%i_35 = add i6 %i2_0, -1" [Chacha/chacha.cpp:316]   --->   Operation 82 'add' 'i_35' <Predicate = (!tmp_18)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "br label %3" [Chacha/chacha.cpp:316]   --->   Operation 83 'br' <Predicate = (!tmp_18)> <Delay = 0.00>

State 10 <SV = 7> <Delay = 7.36>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%carry_0_load = load i2* %carry_0" [Chacha/chacha.cpp:318]   --->   Operation 84 'load' 'carry_0_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Chacha/chacha.cpp:317]   --->   Operation 85 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/2] (2.32ns)   --->   "%arr3_load = load i8* %arr3_addr, align 1" [Chacha/chacha.cpp:318]   --->   Operation 86 'load' 'arr3_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln318 = sext i8 %arr3_load to i9" [Chacha/chacha.cpp:318]   --->   Operation 87 'sext' 'sext_ln318' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/2] (2.32ns)   --->   "%arr4_load = load i8* %arr4_addr, align 1" [Chacha/chacha.cpp:318]   --->   Operation 88 'load' 'arr4_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln318_1 = sext i8 %arr4_load to i9" [Chacha/chacha.cpp:318]   --->   Operation 89 'sext' 'sext_ln318_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%or_ln = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 -24, i2 %carry_0_load)" [Chacha/chacha.cpp:318]   --->   Operation 90 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln318_2 = sext i8 %or_ln to i10" [Chacha/chacha.cpp:318]   --->   Operation 91 'sext' 'sext_ln318_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (1.91ns)   --->   "%add_ln318 = add i9 %sext_ln318_1, %sext_ln318" [Chacha/chacha.cpp:318]   --->   Operation 92 'add' 'add_ln318' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln318_3 = sext i9 %add_ln318 to i10" [Chacha/chacha.cpp:318]   --->   Operation 93 'sext' 'sext_ln318_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (1.82ns)   --->   "%sum1 = add i10 %sext_ln318_2, %sext_ln318_3" [Chacha/chacha.cpp:318]   --->   Operation 94 'add' 'sum1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [1/1] (1.30ns)   --->   "switch i10 %sum1, label %hls_label_15_end [
    i10 0, label %4
    i10 1, label %5
    i10 2, label %6
    i10 3, label %7
  ]" [Chacha/chacha.cpp:319]   --->   Operation 95 'switch' <Predicate = true> <Delay = 1.30>
ST_10 : Operation 96 [1/1] (2.32ns)   --->   "store i8 49, i8* %arr3_addr, align 1" [Chacha/chacha.cpp:323]   --->   Operation 96 'store' <Predicate = (sum1 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_10 : Operation 97 [1/1] (1.76ns)   --->   "store i2 1, i2* %carry_0" [Chacha/chacha.cpp:323]   --->   Operation 97 'store' <Predicate = (sum1 == 3)> <Delay = 1.76>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "br label %hls_label_15_end" [Chacha/chacha.cpp:323]   --->   Operation 98 'br' <Predicate = (sum1 == 3)> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (2.32ns)   --->   "store i8 48, i8* %arr3_addr, align 1" [Chacha/chacha.cpp:322]   --->   Operation 99 'store' <Predicate = (sum1 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_10 : Operation 100 [1/1] (1.76ns)   --->   "store i2 1, i2* %carry_0" [Chacha/chacha.cpp:322]   --->   Operation 100 'store' <Predicate = (sum1 == 2)> <Delay = 1.76>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "br label %hls_label_15_end" [Chacha/chacha.cpp:322]   --->   Operation 101 'br' <Predicate = (sum1 == 2)> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (2.32ns)   --->   "store i8 49, i8* %arr3_addr, align 1" [Chacha/chacha.cpp:321]   --->   Operation 102 'store' <Predicate = (sum1 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_10 : Operation 103 [1/1] (1.76ns)   --->   "store i2 0, i2* %carry_0" [Chacha/chacha.cpp:321]   --->   Operation 103 'store' <Predicate = (sum1 == 1)> <Delay = 1.76>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "br label %hls_label_15_end" [Chacha/chacha.cpp:321]   --->   Operation 104 'br' <Predicate = (sum1 == 1)> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (2.32ns)   --->   "store i8 48, i8* %arr3_addr, align 1" [Chacha/chacha.cpp:320]   --->   Operation 105 'store' <Predicate = (sum1 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_10 : Operation 106 [1/1] (1.76ns)   --->   "store i2 0, i2* %carry_0" [Chacha/chacha.cpp:320]   --->   Operation 106 'store' <Predicate = (sum1 == 0)> <Delay = 1.76>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "br label %hls_label_15_end" [Chacha/chacha.cpp:320]   --->   Operation 107 'br' <Predicate = (sum1 == 0)> <Delay = 0.00>

State 11 <SV = 7> <Delay = 1.76>
ST_11 : Operation 108 [1/1] (1.76ns)   --->   "br label %.preheader4" [Chacha/chacha.cpp:114->Chacha/chacha.cpp:327]   --->   Operation 108 'br' <Predicate = true> <Delay = 1.76>

State 12 <SV = 8> <Delay = 2.32>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%i_0_i = phi i4 [ %i_34, %hls_label_6 ], [ 0, %.preheader4.preheader ]"   --->   Operation 109 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (1.30ns)   --->   "%icmp_ln114 = icmp eq i4 %i_0_i, -8" [Chacha/chacha.cpp:114->Chacha/chacha.cpp:327]   --->   Operation 110 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%empty_110 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 111 'speclooptripcount' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (1.73ns)   --->   "%i_34 = add i4 %i_0_i, 1" [Chacha/chacha.cpp:114->Chacha/chacha.cpp:327]   --->   Operation 112 'add' 'i_34' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "br i1 %icmp_ln114, label %convert_binary_to_hex_hw.exit.preheader, label %hls_label_6" [Chacha/chacha.cpp:114->Chacha/chacha.cpp:327]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln116 = trunc i4 %i_0_i to i3" [Chacha/chacha.cpp:116->Chacha/chacha.cpp:327]   --->   Operation 114 'trunc' 'trunc_ln116' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln116, i2 0)" [Chacha/chacha.cpp:116->Chacha/chacha.cpp:327]   --->   Operation 115 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i5 %shl_ln to i64" [Chacha/chacha.cpp:116->Chacha/chacha.cpp:327]   --->   Operation 116 'zext' 'zext_ln116' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%arr3_addr_13 = getelementptr [32 x i8]* %arr3, i64 0, i64 %zext_ln116" [Chacha/chacha.cpp:116->Chacha/chacha.cpp:327]   --->   Operation 117 'getelementptr' 'arr3_addr_13' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_12 : Operation 118 [2/2] (2.32ns)   --->   "%arr3_load_12 = load i8* %arr3_addr_13, align 1" [Chacha/chacha.cpp:116->Chacha/chacha.cpp:327]   --->   Operation 118 'load' 'arr3_load_12' <Predicate = (!icmp_ln114)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%or_ln117 = or i5 %shl_ln, 1" [Chacha/chacha.cpp:117->Chacha/chacha.cpp:327]   --->   Operation 119 'or' 'or_ln117' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i5 %or_ln117 to i64" [Chacha/chacha.cpp:117->Chacha/chacha.cpp:327]   --->   Operation 120 'zext' 'zext_ln117' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%arr3_addr_14 = getelementptr [32 x i8]* %arr3, i64 0, i64 %zext_ln117" [Chacha/chacha.cpp:117->Chacha/chacha.cpp:327]   --->   Operation 121 'getelementptr' 'arr3_addr_14' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_12 : Operation 122 [2/2] (2.32ns)   --->   "%arr3_load_13 = load i8* %arr3_addr_14, align 1" [Chacha/chacha.cpp:117->Chacha/chacha.cpp:327]   --->   Operation 122 'load' 'arr3_load_13' <Predicate = (!icmp_ln114)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 13 <SV = 9> <Delay = 3.87>
ST_13 : Operation 123 [1/2] (2.32ns)   --->   "%arr3_load_12 = load i8* %arr3_addr_13, align 1" [Chacha/chacha.cpp:116->Chacha/chacha.cpp:327]   --->   Operation 123 'load' 'arr3_load_12' <Predicate = (!icmp_ln114)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_13 : Operation 124 [1/1] (1.55ns)   --->   "%icmp_ln116 = icmp eq i8 %arr3_load_12, 48" [Chacha/chacha.cpp:116->Chacha/chacha.cpp:327]   --->   Operation 124 'icmp' 'icmp_ln116' <Predicate = (!icmp_ln114)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 125 [1/2] (2.32ns)   --->   "%arr3_load_13 = load i8* %arr3_addr_14, align 1" [Chacha/chacha.cpp:117->Chacha/chacha.cpp:327]   --->   Operation 125 'load' 'arr3_load_13' <Predicate = (!icmp_ln114)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_13 : Operation 126 [1/1] (1.55ns)   --->   "%icmp_ln117 = icmp eq i8 %arr3_load_13, 48" [Chacha/chacha.cpp:117->Chacha/chacha.cpp:327]   --->   Operation 126 'icmp' 'icmp_ln117' <Predicate = (!icmp_ln114)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%or_ln118 = or i5 %shl_ln, 2" [Chacha/chacha.cpp:118->Chacha/chacha.cpp:327]   --->   Operation 127 'or' 'or_ln118' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i5 %or_ln118 to i64" [Chacha/chacha.cpp:118->Chacha/chacha.cpp:327]   --->   Operation 128 'zext' 'zext_ln118' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%arr3_addr_15 = getelementptr [32 x i8]* %arr3, i64 0, i64 %zext_ln118" [Chacha/chacha.cpp:118->Chacha/chacha.cpp:327]   --->   Operation 129 'getelementptr' 'arr3_addr_15' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_13 : Operation 130 [2/2] (2.32ns)   --->   "%arr3_load_14 = load i8* %arr3_addr_15, align 1" [Chacha/chacha.cpp:118->Chacha/chacha.cpp:327]   --->   Operation 130 'load' 'arr3_load_14' <Predicate = (!icmp_ln114)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%or_ln119 = or i5 %shl_ln, 3" [Chacha/chacha.cpp:119->Chacha/chacha.cpp:327]   --->   Operation 131 'or' 'or_ln119' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i5 %or_ln119 to i64" [Chacha/chacha.cpp:119->Chacha/chacha.cpp:327]   --->   Operation 132 'zext' 'zext_ln119' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%arr3_addr_16 = getelementptr [32 x i8]* %arr3, i64 0, i64 %zext_ln119" [Chacha/chacha.cpp:119->Chacha/chacha.cpp:327]   --->   Operation 133 'getelementptr' 'arr3_addr_16' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_13 : Operation 134 [2/2] (2.32ns)   --->   "%arr3_load_15 = load i8* %arr3_addr_16, align 1" [Chacha/chacha.cpp:119->Chacha/chacha.cpp:327]   --->   Operation 134 'load' 'arr3_load_15' <Predicate = (!icmp_ln114)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 14 <SV = 10> <Delay = 6.05>
ST_14 : Operation 135 [1/2] (2.32ns)   --->   "%arr3_load_14 = load i8* %arr3_addr_15, align 1" [Chacha/chacha.cpp:118->Chacha/chacha.cpp:327]   --->   Operation 135 'load' 'arr3_load_14' <Predicate = (!icmp_ln114)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_14 : Operation 136 [1/1] (1.55ns)   --->   "%icmp_ln118 = icmp eq i8 %arr3_load_14, 48" [Chacha/chacha.cpp:118->Chacha/chacha.cpp:327]   --->   Operation 136 'icmp' 'icmp_ln118' <Predicate = (!icmp_ln114)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 137 [1/2] (2.32ns)   --->   "%arr3_load_15 = load i8* %arr3_addr_16, align 1" [Chacha/chacha.cpp:119->Chacha/chacha.cpp:327]   --->   Operation 137 'load' 'arr3_load_15' <Predicate = (!icmp_ln114)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_14 : Operation 138 [1/1] (1.55ns)   --->   "%icmp_ln119 = icmp eq i8 %arr3_load_15, 48" [Chacha/chacha.cpp:119->Chacha/chacha.cpp:327]   --->   Operation 138 'icmp' 'icmp_ln119' <Predicate = (!icmp_ln114)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln118)   --->   "%select_ln119 = select i1 %icmp_ln119, i7 48, i7 49" [Chacha/chacha.cpp:119->Chacha/chacha.cpp:327]   --->   Operation 139 'select' 'select_ln119' <Predicate = (!icmp_ln114)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln118_19)   --->   "%select_ln123 = select i1 %icmp_ln119, i7 50, i7 51" [Chacha/chacha.cpp:123->Chacha/chacha.cpp:327]   --->   Operation 140 'select' 'select_ln123' <Predicate = (!icmp_ln114)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln118)   --->   "%select_ln155 = select i1 %icmp_ln119, i7 -27, i7 -26" [Chacha/chacha.cpp:155->Chacha/chacha.cpp:327]   --->   Operation 141 'select' 'select_ln155' <Predicate = (!icmp_ln114)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 142 [1/1] (0.97ns)   --->   "%and_ln117 = and i1 %icmp_ln116, %icmp_ln117" [Chacha/chacha.cpp:117->Chacha/chacha.cpp:327]   --->   Operation 142 'and' 'and_ln117' <Predicate = (!icmp_ln114)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln118)   --->   "%and_ln118 = and i1 %and_ln117, %icmp_ln118" [Chacha/chacha.cpp:118->Chacha/chacha.cpp:327]   --->   Operation 143 'and' 'and_ln118' <Predicate = (!icmp_ln114)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 144 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln118 = select i1 %and_ln118, i7 %select_ln119, i7 %select_ln155" [Chacha/chacha.cpp:118->Chacha/chacha.cpp:327]   --->   Operation 144 'select' 'select_ln118' <Predicate = (!icmp_ln114)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 145 [1/1] (0.97ns)   --->   "%xor_ln118 = xor i1 %icmp_ln118, true" [Chacha/chacha.cpp:118->Chacha/chacha.cpp:327]   --->   Operation 145 'xor' 'xor_ln118' <Predicate = (!icmp_ln114)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln118_19)   --->   "%and_ln118_19 = and i1 %and_ln117, %xor_ln118" [Chacha/chacha.cpp:118->Chacha/chacha.cpp:327]   --->   Operation 146 'and' 'and_ln118_19' <Predicate = (!icmp_ln114)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 147 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln118_19 = select i1 %and_ln118_19, i7 %select_ln123, i7 %select_ln118" [Chacha/chacha.cpp:118->Chacha/chacha.cpp:327]   --->   Operation 147 'select' 'select_ln118_19' <Predicate = (!icmp_ln114)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 11> <Delay = 8.65>
ST_15 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [Chacha/chacha.cpp:114->Chacha/chacha.cpp:327]   --->   Operation 148 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_15 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Chacha/chacha.cpp:115->Chacha/chacha.cpp:327]   --->   Operation 149 'specpipeline' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_15 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln119_4 = zext i4 %i_0_i to i64" [Chacha/chacha.cpp:119->Chacha/chacha.cpp:327]   --->   Operation 150 'zext' 'zext_ln119_4' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_15 : Operation 151 [1/1] (0.00ns)   --->   "%arr1_addr_5 = getelementptr [8 x i8]* %arr1, i64 0, i64 %zext_ln119_4" [Chacha/chacha.cpp:119->Chacha/chacha.cpp:327]   --->   Operation 151 'getelementptr' 'arr1_addr_5' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_15 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln118_20)   --->   "%select_ln129 = select i1 %icmp_ln119, i7 52, i7 53" [Chacha/chacha.cpp:129->Chacha/chacha.cpp:327]   --->   Operation 152 'select' 'select_ln129' <Predicate = (!icmp_ln114)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln118_21)   --->   "%select_ln133 = select i1 %icmp_ln119, i7 54, i7 55" [Chacha/chacha.cpp:133->Chacha/chacha.cpp:327]   --->   Operation 153 'select' 'select_ln133' <Predicate = (!icmp_ln114)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln118_22)   --->   "%select_ln141 = select i1 %icmp_ln119, i7 56, i7 57" [Chacha/chacha.cpp:141->Chacha/chacha.cpp:327]   --->   Operation 154 'select' 'select_ln141' <Predicate = (!icmp_ln114)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln118_23)   --->   "%select_ln145 = select i1 %icmp_ln119, i7 -31, i7 -30" [Chacha/chacha.cpp:145->Chacha/chacha.cpp:327]   --->   Operation 155 'select' 'select_ln145' <Predicate = (!icmp_ln114)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln118_24)   --->   "%select_ln151 = select i1 %icmp_ln119, i7 -29, i7 -28" [Chacha/chacha.cpp:151->Chacha/chacha.cpp:327]   --->   Operation 156 'select' 'select_ln151' <Predicate = (!icmp_ln114)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node and_ln117_7)   --->   "%xor_ln117 = xor i1 %icmp_ln117, true" [Chacha/chacha.cpp:117->Chacha/chacha.cpp:327]   --->   Operation 157 'xor' 'xor_ln117' <Predicate = (!icmp_ln114)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 158 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln117_7 = and i1 %icmp_ln116, %xor_ln117" [Chacha/chacha.cpp:117->Chacha/chacha.cpp:327]   --->   Operation 158 'and' 'and_ln117_7' <Predicate = (!icmp_ln114)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln118_20)   --->   "%and_ln118_20 = and i1 %and_ln117_7, %icmp_ln118" [Chacha/chacha.cpp:118->Chacha/chacha.cpp:327]   --->   Operation 159 'and' 'and_ln118_20' <Predicate = (!icmp_ln114)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 160 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln118_20 = select i1 %and_ln118_20, i7 %select_ln129, i7 %select_ln118_19" [Chacha/chacha.cpp:118->Chacha/chacha.cpp:327]   --->   Operation 160 'select' 'select_ln118_20' <Predicate = (!icmp_ln114)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln118_21)   --->   "%and_ln118_21 = and i1 %and_ln117_7, %xor_ln118" [Chacha/chacha.cpp:118->Chacha/chacha.cpp:327]   --->   Operation 161 'and' 'and_ln118_21' <Predicate = (!icmp_ln114)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 162 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln118_21 = select i1 %and_ln118_21, i7 %select_ln133, i7 %select_ln118_20" [Chacha/chacha.cpp:118->Chacha/chacha.cpp:327]   --->   Operation 162 'select' 'select_ln118_21' <Predicate = (!icmp_ln114)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node and_ln117_8)   --->   "%xor_ln116 = xor i1 %icmp_ln116, true" [Chacha/chacha.cpp:116->Chacha/chacha.cpp:327]   --->   Operation 163 'xor' 'xor_ln116' <Predicate = (!icmp_ln114)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 164 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln117_8 = and i1 %icmp_ln117, %xor_ln116" [Chacha/chacha.cpp:117->Chacha/chacha.cpp:327]   --->   Operation 164 'and' 'and_ln117_8' <Predicate = (!icmp_ln114)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln118_22)   --->   "%and_ln118_22 = and i1 %and_ln117_8, %icmp_ln118" [Chacha/chacha.cpp:118->Chacha/chacha.cpp:327]   --->   Operation 165 'and' 'and_ln118_22' <Predicate = (!icmp_ln114)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 166 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln118_22 = select i1 %and_ln118_22, i7 %select_ln141, i7 %select_ln118_21" [Chacha/chacha.cpp:118->Chacha/chacha.cpp:327]   --->   Operation 166 'select' 'select_ln118_22' <Predicate = (!icmp_ln114)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln118_23)   --->   "%and_ln118_23 = and i1 %and_ln117_8, %xor_ln118" [Chacha/chacha.cpp:118->Chacha/chacha.cpp:327]   --->   Operation 167 'and' 'and_ln118_23' <Predicate = (!icmp_ln114)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 168 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln118_23 = select i1 %and_ln118_23, i7 %select_ln145, i7 %select_ln118_22" [Chacha/chacha.cpp:118->Chacha/chacha.cpp:327]   --->   Operation 168 'select' 'select_ln118_23' <Predicate = (!icmp_ln114)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln118_24)   --->   "%or_ln117_4 = or i1 %icmp_ln116, %icmp_ln117" [Chacha/chacha.cpp:117->Chacha/chacha.cpp:327]   --->   Operation 169 'or' 'or_ln117_4' <Predicate = (!icmp_ln114)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node select_ln118_24)   --->   "%xor_ln117_4 = xor i1 %or_ln117_4, true" [Chacha/chacha.cpp:117->Chacha/chacha.cpp:327]   --->   Operation 170 'xor' 'xor_ln117_4' <Predicate = (!icmp_ln114)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node select_ln118_24)   --->   "%and_ln118_24 = and i1 %icmp_ln118, %xor_ln117_4" [Chacha/chacha.cpp:118->Chacha/chacha.cpp:327]   --->   Operation 171 'and' 'and_ln118_24' <Predicate = (!icmp_ln114)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 172 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln118_24 = select i1 %and_ln118_24, i7 %select_ln151, i7 %select_ln118_23" [Chacha/chacha.cpp:118->Chacha/chacha.cpp:327]   --->   Operation 172 'select' 'select_ln118_24' <Predicate = (!icmp_ln114)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln118_4 = zext i7 %select_ln118_24 to i8" [Chacha/chacha.cpp:118->Chacha/chacha.cpp:327]   --->   Operation 173 'zext' 'zext_ln118_4' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_15 : Operation 174 [1/1] (2.32ns)   --->   "store i8 %zext_ln118_4, i8* %arr1_addr_5, align 1" [Chacha/chacha.cpp:155->Chacha/chacha.cpp:327]   --->   Operation 174 'store' <Predicate = (!icmp_ln114)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_15 : Operation 175 [1/1] (0.00ns)   --->   "%empty_111 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_i)" [Chacha/chacha.cpp:160->Chacha/chacha.cpp:327]   --->   Operation 175 'specregionend' 'empty_111' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_15 : Operation 176 [1/1] (0.00ns)   --->   "br label %.preheader4" [Chacha/chacha.cpp:114->Chacha/chacha.cpp:327]   --->   Operation 176 'br' <Predicate = (!icmp_ln114)> <Delay = 0.00>

State 16 <SV = 9> <Delay = 1.76>
ST_16 : Operation 177 [1/1] (1.76ns)   --->   "br label %convert_binary_to_hex_hw.exit" [Chacha/chacha.cpp:329]   --->   Operation 177 'br' <Predicate = true> <Delay = 1.76>

State 17 <SV = 10> <Delay = 2.32>
ST_17 : Operation 178 [1/1] (0.00ns)   --->   "%i3_0 = phi i4 [ %i_36, %hls_label_16 ], [ 0, %convert_binary_to_hex_hw.exit.preheader ]"   --->   Operation 178 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 179 [1/1] (1.30ns)   --->   "%icmp_ln329 = icmp eq i4 %i3_0, -8" [Chacha/chacha.cpp:329]   --->   Operation 179 'icmp' 'icmp_ln329' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 180 [1/1] (0.00ns)   --->   "%empty_112 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 180 'speclooptripcount' 'empty_112' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 181 [1/1] (1.73ns)   --->   "%i_36 = add i4 %i3_0, 1" [Chacha/chacha.cpp:329]   --->   Operation 181 'add' 'i_36' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 182 [1/1] (0.00ns)   --->   "br i1 %icmp_ln329, label %8, label %hls_label_16" [Chacha/chacha.cpp:329]   --->   Operation 182 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln331 = zext i4 %i3_0 to i64" [Chacha/chacha.cpp:331]   --->   Operation 183 'zext' 'zext_ln331' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_17 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln331_1 = zext i4 %i3_0 to i8" [Chacha/chacha.cpp:331]   --->   Operation 184 'zext' 'zext_ln331_1' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_17 : Operation 185 [1/1] (1.91ns)   --->   "%add_ln331 = add i8 %add_ln303, %zext_ln331_1" [Chacha/chacha.cpp:331]   --->   Operation 185 'add' 'add_ln331' <Predicate = (!icmp_ln329)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 186 [1/1] (0.00ns)   --->   "%arr1_addr_4 = getelementptr [8 x i8]* %arr1, i64 0, i64 %zext_ln331" [Chacha/chacha.cpp:331]   --->   Operation 186 'getelementptr' 'arr1_addr_4' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_17 : Operation 187 [2/2] (2.32ns)   --->   "%arr1_load = load i8* %arr1_addr_4, align 1" [Chacha/chacha.cpp:331]   --->   Operation 187 'load' 'arr1_load' <Predicate = (!icmp_ln329)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 18 <SV = 11> <Delay = 5.57>
ST_18 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str17)" [Chacha/chacha.cpp:329]   --->   Operation 188 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_18 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Chacha/chacha.cpp:330]   --->   Operation 189 'specpipeline' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_18 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln331_2 = zext i8 %add_ln331 to i64" [Chacha/chacha.cpp:331]   --->   Operation 190 'zext' 'zext_ln331_2' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_18 : Operation 191 [1/1] (0.00ns)   --->   "%state_matrix_addr_153 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 %zext_ln331_2" [Chacha/chacha.cpp:331]   --->   Operation 191 'getelementptr' 'state_matrix_addr_153' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_18 : Operation 192 [1/2] (2.32ns)   --->   "%arr1_load = load i8* %arr1_addr_4, align 1" [Chacha/chacha.cpp:331]   --->   Operation 192 'load' 'arr1_load' <Predicate = (!icmp_ln329)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_18 : Operation 193 [1/1] (3.25ns)   --->   "store i8 %arr1_load, i8* %state_matrix_addr_153, align 1" [Chacha/chacha.cpp:331]   --->   Operation 193 'store' <Predicate = (!icmp_ln329)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_18 : Operation 194 [1/1] (0.00ns)   --->   "%empty_113 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str17, i32 %tmp_8)" [Chacha/chacha.cpp:332]   --->   Operation 194 'specregionend' 'empty_113' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_18 : Operation 195 [1/1] (0.00ns)   --->   "br label %convert_binary_to_hex_hw.exit" [Chacha/chacha.cpp:329]   --->   Operation 195 'br' <Predicate = (!icmp_ln329)> <Delay = 0.00>

State 19 <SV = 11> <Delay = 0.00>
ST_19 : Operation 196 [1/1] (0.00ns)   --->   "ret void" [Chacha/chacha.cpp:334]   --->   Operation 196 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state_matrix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ copy_state_matrix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ index]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ arr2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ arr3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ arr4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
index_read            (read             ) [ 00000000000000000000]
trunc_ln303           (trunc            ) [ 00000000000000000000]
zext_ln303_1          (zext             ) [ 00000000000000000000]
tmp_20                (bitconcatenate   ) [ 00000000000000000000]
zext_ln303_2          (zext             ) [ 00000000000000000000]
add_ln303             (add              ) [ 00111111111111111110]
br_ln301              (br               ) [ 01110000000000000000]
i_0                   (phi              ) [ 00110000000000000000]
icmp_ln301            (icmp             ) [ 00110000000000000000]
empty                 (speclooptripcount) [ 00000000000000000000]
i                     (add              ) [ 01110000000000000000]
br_ln301              (br               ) [ 00000000000000000000]
zext_ln303_3          (zext             ) [ 00000000000000000000]
add_ln303_1           (add              ) [ 00000000000000000000]
zext_ln303_4          (zext             ) [ 00000000000000000000]
state_matrix_addr     (getelementptr    ) [ 00110000000000000000]
tmp                   (specregionbegin  ) [ 00000000000000000000]
specpipeline_ln302    (specpipeline     ) [ 00000000000000000000]
zext_ln303            (zext             ) [ 00000000000000000000]
state_matrix_load     (load             ) [ 00000000000000000000]
arr1_addr             (getelementptr    ) [ 00000000000000000000]
store_ln303           (store            ) [ 00000000000000000000]
empty_105             (specregionend    ) [ 00000000000000000000]
br_ln301              (br               ) [ 01110000000000000000]
br_ln306              (br               ) [ 00001110000000000000]
i1_0                  (phi              ) [ 00000110000000000000]
icmp_ln306            (icmp             ) [ 00000110000000000000]
empty_106             (speclooptripcount) [ 00000000000000000000]
i_33                  (add              ) [ 00001110000000000000]
br_ln306              (br               ) [ 00000000000000000000]
zext_ln308_1          (zext             ) [ 00000000000000000000]
add_ln308             (add              ) [ 00000000000000000000]
zext_ln308_2          (zext             ) [ 00000000000000000000]
copy_state_matrix_ad  (getelementptr    ) [ 00000110000000000000]
tmp_s                 (specregionbegin  ) [ 00000000000000000000]
specpipeline_ln307    (specpipeline     ) [ 00000000000000000000]
zext_ln308            (zext             ) [ 00000000000000000000]
copy_state_matrix_lo  (load             ) [ 00000000000000000000]
arr2_addr             (getelementptr    ) [ 00000000000000000000]
store_ln308           (store            ) [ 00000000000000000000]
empty_107             (specregionend    ) [ 00000000000000000000]
br_ln306              (br               ) [ 00001110000000000000]
carry_0               (alloca           ) [ 00000001111000000000]
store_ln316           (store            ) [ 00000000000000000000]
call_ln311            (call             ) [ 00000000000000000000]
call_ln312            (call             ) [ 00000000000000000000]
br_ln316              (br               ) [ 00000000111000000000]
i2_0                  (phi              ) [ 00000000011000000000]
tmp_18                (bitselect        ) [ 00000000011000000000]
empty_108             (speclooptripcount) [ 00000000000000000000]
br_ln316              (br               ) [ 00000000000000000000]
tmp_7                 (specregionbegin  ) [ 00000000000000000000]
zext_ln318            (zext             ) [ 00000000000000000000]
arr3_addr             (getelementptr    ) [ 00000000011000000000]
arr4_addr             (getelementptr    ) [ 00000000011000000000]
empty_109             (specregionend    ) [ 00000000000000000000]
i_35                  (add              ) [ 00000000111000000000]
br_ln316              (br               ) [ 00000000111000000000]
carry_0_load          (load             ) [ 00000000000000000000]
specpipeline_ln317    (specpipeline     ) [ 00000000000000000000]
arr3_load             (load             ) [ 00000000000000000000]
sext_ln318            (sext             ) [ 00000000000000000000]
arr4_load             (load             ) [ 00000000000000000000]
sext_ln318_1          (sext             ) [ 00000000000000000000]
or_ln                 (bitconcatenate   ) [ 00000000000000000000]
sext_ln318_2          (sext             ) [ 00000000000000000000]
add_ln318             (add              ) [ 00000000000000000000]
sext_ln318_3          (sext             ) [ 00000000000000000000]
sum1                  (add              ) [ 00000000011000000000]
switch_ln319          (switch           ) [ 00000000000000000000]
store_ln323           (store            ) [ 00000000000000000000]
store_ln323           (store            ) [ 00000000000000000000]
br_ln323              (br               ) [ 00000000000000000000]
store_ln322           (store            ) [ 00000000000000000000]
store_ln322           (store            ) [ 00000000000000000000]
br_ln322              (br               ) [ 00000000000000000000]
store_ln321           (store            ) [ 00000000000000000000]
store_ln321           (store            ) [ 00000000000000000000]
br_ln321              (br               ) [ 00000000000000000000]
store_ln320           (store            ) [ 00000000000000000000]
store_ln320           (store            ) [ 00000000000000000000]
br_ln320              (br               ) [ 00000000000000000000]
br_ln114              (br               ) [ 00000000000111110000]
i_0_i                 (phi              ) [ 00000000000011110000]
icmp_ln114            (icmp             ) [ 00000000000011110000]
empty_110             (speclooptripcount) [ 00000000000000000000]
i_34                  (add              ) [ 00000000000111110000]
br_ln114              (br               ) [ 00000000000000000000]
trunc_ln116           (trunc            ) [ 00000000000000000000]
shl_ln                (bitconcatenate   ) [ 00000000000001000000]
zext_ln116            (zext             ) [ 00000000000000000000]
arr3_addr_13          (getelementptr    ) [ 00000000000001000000]
or_ln117              (or               ) [ 00000000000000000000]
zext_ln117            (zext             ) [ 00000000000000000000]
arr3_addr_14          (getelementptr    ) [ 00000000000001000000]
arr3_load_12          (load             ) [ 00000000000000000000]
icmp_ln116            (icmp             ) [ 00000000000011110000]
arr3_load_13          (load             ) [ 00000000000000000000]
icmp_ln117            (icmp             ) [ 00000000000011110000]
or_ln118              (or               ) [ 00000000000000000000]
zext_ln118            (zext             ) [ 00000000000000000000]
arr3_addr_15          (getelementptr    ) [ 00000000000010100000]
or_ln119              (or               ) [ 00000000000000000000]
zext_ln119            (zext             ) [ 00000000000000000000]
arr3_addr_16          (getelementptr    ) [ 00000000000010100000]
arr3_load_14          (load             ) [ 00000000000000000000]
icmp_ln118            (icmp             ) [ 00000000000001010000]
arr3_load_15          (load             ) [ 00000000000000000000]
icmp_ln119            (icmp             ) [ 00000000000001010000]
select_ln119          (select           ) [ 00000000000000000000]
select_ln123          (select           ) [ 00000000000000000000]
select_ln155          (select           ) [ 00000000000000000000]
and_ln117             (and              ) [ 00000000000000000000]
and_ln118             (and              ) [ 00000000000000000000]
select_ln118          (select           ) [ 00000000000000000000]
xor_ln118             (xor              ) [ 00000000000001010000]
and_ln118_19          (and              ) [ 00000000000000000000]
select_ln118_19       (select           ) [ 00000000000001010000]
tmp_i                 (specregionbegin  ) [ 00000000000000000000]
specpipeline_ln115    (specpipeline     ) [ 00000000000000000000]
zext_ln119_4          (zext             ) [ 00000000000000000000]
arr1_addr_5           (getelementptr    ) [ 00000000000000000000]
select_ln129          (select           ) [ 00000000000000000000]
select_ln133          (select           ) [ 00000000000000000000]
select_ln141          (select           ) [ 00000000000000000000]
select_ln145          (select           ) [ 00000000000000000000]
select_ln151          (select           ) [ 00000000000000000000]
xor_ln117             (xor              ) [ 00000000000000000000]
and_ln117_7           (and              ) [ 00000000000000000000]
and_ln118_20          (and              ) [ 00000000000000000000]
select_ln118_20       (select           ) [ 00000000000000000000]
and_ln118_21          (and              ) [ 00000000000000000000]
select_ln118_21       (select           ) [ 00000000000000000000]
xor_ln116             (xor              ) [ 00000000000000000000]
and_ln117_8           (and              ) [ 00000000000000000000]
and_ln118_22          (and              ) [ 00000000000000000000]
select_ln118_22       (select           ) [ 00000000000000000000]
and_ln118_23          (and              ) [ 00000000000000000000]
select_ln118_23       (select           ) [ 00000000000000000000]
or_ln117_4            (or               ) [ 00000000000000000000]
xor_ln117_4           (xor              ) [ 00000000000000000000]
and_ln118_24          (and              ) [ 00000000000000000000]
select_ln118_24       (select           ) [ 00000000000000000000]
zext_ln118_4          (zext             ) [ 00000000000000000000]
store_ln155           (store            ) [ 00000000000000000000]
empty_111             (specregionend    ) [ 00000000000000000000]
br_ln114              (br               ) [ 00000000000111110000]
br_ln329              (br               ) [ 00000000000000001110]
i3_0                  (phi              ) [ 00000000000000000100]
icmp_ln329            (icmp             ) [ 00000000000000000110]
empty_112             (speclooptripcount) [ 00000000000000000000]
i_36                  (add              ) [ 00000000000000001110]
br_ln329              (br               ) [ 00000000000000000000]
zext_ln331            (zext             ) [ 00000000000000000000]
zext_ln331_1          (zext             ) [ 00000000000000000000]
add_ln331             (add              ) [ 00000000000000000110]
arr1_addr_4           (getelementptr    ) [ 00000000000000000110]
tmp_8                 (specregionbegin  ) [ 00000000000000000000]
specpipeline_ln330    (specpipeline     ) [ 00000000000000000000]
zext_ln331_2          (zext             ) [ 00000000000000000000]
state_matrix_addr_153 (getelementptr    ) [ 00000000000000000000]
arr1_load             (load             ) [ 00000000000000000000]
store_ln331           (store            ) [ 00000000000000000000]
empty_113             (specregionend    ) [ 00000000000000000000]
br_ln329              (br               ) [ 00000000000000001110]
ret_ln334             (ret              ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state_matrix">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_matrix"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="copy_state_matrix">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copy_state_matrix"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="index">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="index"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arr1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arr2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arr3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr3"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arr4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr4"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convert_hex_to_binar"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="130" class="1004" name="carry_0_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="carry_0/7 "/>
</bind>
</comp>

<comp id="134" class="1004" name="index_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="5" slack="0"/>
<pin id="136" dir="0" index="1" bw="5" slack="0"/>
<pin id="137" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="index_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="state_matrix_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="8" slack="0"/>
<pin id="144" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_matrix_addr/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="0"/>
<pin id="149" dir="0" index="1" bw="8" slack="0"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="state_matrix_load/2 store_ln331/18 "/>
</bind>
</comp>

<comp id="153" class="1004" name="arr1_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="4" slack="0"/>
<pin id="157" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr1_addr/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="3" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="0"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln303/3 store_ln155/15 arr1_load/17 "/>
</bind>
</comp>

<comp id="167" class="1004" name="copy_state_matrix_ad_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="8" slack="0"/>
<pin id="171" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="copy_state_matrix_ad/5 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="copy_state_matrix_lo/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="arr2_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="4" slack="0"/>
<pin id="184" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr2_addr/6 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln308_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="3" slack="0"/>
<pin id="189" dir="0" index="1" bw="8" slack="0"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln308/6 "/>
</bind>
</comp>

<comp id="194" class="1004" name="arr3_addr_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="6" slack="0"/>
<pin id="198" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr3_addr/9 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_access_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="5" slack="0"/>
<pin id="203" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="0" slack="0"/>
<pin id="220" dir="0" index="4" bw="5" slack="0"/>
<pin id="221" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="222" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="3" bw="8" slack="0"/>
<pin id="223" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="arr3_load/9 store_ln323/10 store_ln322/10 store_ln321/10 store_ln320/10 arr3_load_12/12 arr3_load_13/12 arr3_load_14/13 arr3_load_15/13 "/>
</bind>
</comp>

<comp id="207" class="1004" name="arr4_addr_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="6" slack="0"/>
<pin id="211" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr4_addr/9 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="5" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr4_load/9 "/>
</bind>
</comp>

<comp id="226" class="1004" name="arr3_addr_13_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="5" slack="0"/>
<pin id="230" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr3_addr_13/12 "/>
</bind>
</comp>

<comp id="234" class="1004" name="arr3_addr_14_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="5" slack="0"/>
<pin id="238" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr3_addr_14/12 "/>
</bind>
</comp>

<comp id="242" class="1004" name="arr3_addr_15_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="5" slack="0"/>
<pin id="246" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr3_addr_15/13 "/>
</bind>
</comp>

<comp id="250" class="1004" name="arr3_addr_16_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="5" slack="0"/>
<pin id="254" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr3_addr_16/13 "/>
</bind>
</comp>

<comp id="258" class="1004" name="arr1_addr_5_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="4" slack="0"/>
<pin id="262" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr1_addr_5/15 "/>
</bind>
</comp>

<comp id="266" class="1004" name="arr1_addr_4_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="4" slack="0"/>
<pin id="270" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr1_addr_4/17 "/>
</bind>
</comp>

<comp id="274" class="1004" name="state_matrix_addr_153_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="8" slack="0"/>
<pin id="278" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_matrix_addr_153/18 "/>
</bind>
</comp>

<comp id="283" class="1005" name="i_0_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="1"/>
<pin id="285" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="287" class="1004" name="i_0_phi_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="1"/>
<pin id="289" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="4" slack="0"/>
<pin id="291" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="295" class="1005" name="i1_0_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="1"/>
<pin id="297" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="299" class="1004" name="i1_0_phi_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="0"/>
<pin id="301" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="1" slack="1"/>
<pin id="303" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/5 "/>
</bind>
</comp>

<comp id="307" class="1005" name="i2_0_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="6" slack="1"/>
<pin id="309" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i2_0 (phireg) "/>
</bind>
</comp>

<comp id="311" class="1004" name="i2_0_phi_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="6" slack="1"/>
<pin id="313" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="6" slack="0"/>
<pin id="315" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0/9 "/>
</bind>
</comp>

<comp id="318" class="1005" name="i_0_i_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="1"/>
<pin id="320" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="322" class="1004" name="i_0_i_phi_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="0"/>
<pin id="324" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="1" slack="1"/>
<pin id="326" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/12 "/>
</bind>
</comp>

<comp id="330" class="1005" name="i3_0_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="1"/>
<pin id="332" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i3_0 (phireg) "/>
</bind>
</comp>

<comp id="334" class="1004" name="i3_0_phi_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="4" slack="0"/>
<pin id="336" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="1" slack="1"/>
<pin id="338" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3_0/17 "/>
</bind>
</comp>

<comp id="341" class="1004" name="grp_convert_hex_to_binar_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="0" slack="0"/>
<pin id="343" dir="0" index="1" bw="8" slack="0"/>
<pin id="344" dir="0" index="2" bw="8" slack="0"/>
<pin id="345" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln311/7 "/>
</bind>
</comp>

<comp id="349" class="1004" name="grp_convert_hex_to_binar_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="0" slack="0"/>
<pin id="351" dir="0" index="1" bw="8" slack="0"/>
<pin id="352" dir="0" index="2" bw="8" slack="0"/>
<pin id="353" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln312/7 "/>
</bind>
</comp>

<comp id="357" class="1004" name="grp_store_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="2" slack="0"/>
<pin id="360" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln316/7 store_ln321/10 store_ln320/10 "/>
</bind>
</comp>

<comp id="362" class="1004" name="grp_store_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="2" slack="3"/>
<pin id="365" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln323/10 store_ln322/10 "/>
</bind>
</comp>

<comp id="367" class="1004" name="grp_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="0"/>
<pin id="369" dir="0" index="1" bw="7" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln116/13 icmp_ln118/14 "/>
</bind>
</comp>

<comp id="373" class="1004" name="grp_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="0"/>
<pin id="375" dir="0" index="1" bw="7" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln117/13 icmp_ln119/14 "/>
</bind>
</comp>

<comp id="379" class="1004" name="trunc_ln303_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="5" slack="0"/>
<pin id="381" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln303/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln303_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="0"/>
<pin id="385" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln303_1/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_20_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="7" slack="0"/>
<pin id="389" dir="0" index="1" bw="4" slack="0"/>
<pin id="390" dir="0" index="2" bw="1" slack="0"/>
<pin id="391" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_20/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="zext_ln303_2_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="7" slack="0"/>
<pin id="397" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln303_2/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="add_ln303_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="7" slack="0"/>
<pin id="401" dir="0" index="1" bw="4" slack="0"/>
<pin id="402" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln303/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="icmp_ln301_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="4" slack="0"/>
<pin id="407" dir="0" index="1" bw="4" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln301/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="i_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="4" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="zext_ln303_3_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="4" slack="0"/>
<pin id="419" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln303_3/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="add_ln303_1_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="1"/>
<pin id="423" dir="0" index="1" bw="4" slack="0"/>
<pin id="424" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln303_1/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="zext_ln303_4_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="8" slack="0"/>
<pin id="428" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln303_4/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="zext_ln303_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="4" slack="1"/>
<pin id="433" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln303/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="icmp_ln306_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="4" slack="0"/>
<pin id="438" dir="0" index="1" bw="4" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln306/5 "/>
</bind>
</comp>

<comp id="442" class="1004" name="i_33_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="4" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_33/5 "/>
</bind>
</comp>

<comp id="448" class="1004" name="zext_ln308_1_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="4" slack="0"/>
<pin id="450" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln308_1/5 "/>
</bind>
</comp>

<comp id="452" class="1004" name="add_ln308_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="8" slack="3"/>
<pin id="454" dir="0" index="1" bw="4" slack="0"/>
<pin id="455" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln308/5 "/>
</bind>
</comp>

<comp id="457" class="1004" name="zext_ln308_2_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8" slack="0"/>
<pin id="459" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln308_2/5 "/>
</bind>
</comp>

<comp id="462" class="1004" name="zext_ln308_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="4" slack="1"/>
<pin id="464" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln308/6 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_18_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="6" slack="0"/>
<pin id="470" dir="0" index="2" bw="4" slack="0"/>
<pin id="471" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/9 "/>
</bind>
</comp>

<comp id="475" class="1004" name="zext_ln318_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="6" slack="0"/>
<pin id="477" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln318/9 "/>
</bind>
</comp>

<comp id="481" class="1004" name="i_35_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="6" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_35/9 "/>
</bind>
</comp>

<comp id="487" class="1004" name="carry_0_load_load_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="2" slack="3"/>
<pin id="489" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="carry_0_load/10 "/>
</bind>
</comp>

<comp id="490" class="1004" name="sext_ln318_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="0"/>
<pin id="492" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln318/10 "/>
</bind>
</comp>

<comp id="494" class="1004" name="sext_ln318_1_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="8" slack="0"/>
<pin id="496" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln318_1/10 "/>
</bind>
</comp>

<comp id="498" class="1004" name="or_ln_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="8" slack="0"/>
<pin id="500" dir="0" index="1" bw="6" slack="0"/>
<pin id="501" dir="0" index="2" bw="2" slack="0"/>
<pin id="502" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/10 "/>
</bind>
</comp>

<comp id="506" class="1004" name="sext_ln318_2_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="8" slack="0"/>
<pin id="508" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln318_2/10 "/>
</bind>
</comp>

<comp id="510" class="1004" name="add_ln318_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="8" slack="0"/>
<pin id="512" dir="0" index="1" bw="8" slack="0"/>
<pin id="513" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln318/10 "/>
</bind>
</comp>

<comp id="516" class="1004" name="sext_ln318_3_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="9" slack="0"/>
<pin id="518" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln318_3/10 "/>
</bind>
</comp>

<comp id="520" class="1004" name="sum1_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="8" slack="0"/>
<pin id="522" dir="0" index="1" bw="9" slack="0"/>
<pin id="523" dir="1" index="2" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum1/10 "/>
</bind>
</comp>

<comp id="526" class="1004" name="icmp_ln114_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="4" slack="0"/>
<pin id="528" dir="0" index="1" bw="4" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln114/12 "/>
</bind>
</comp>

<comp id="532" class="1004" name="i_34_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="4" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_34/12 "/>
</bind>
</comp>

<comp id="538" class="1004" name="trunc_ln116_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="4" slack="0"/>
<pin id="540" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln116/12 "/>
</bind>
</comp>

<comp id="542" class="1004" name="shl_ln_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="5" slack="0"/>
<pin id="544" dir="0" index="1" bw="3" slack="0"/>
<pin id="545" dir="0" index="2" bw="1" slack="0"/>
<pin id="546" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/12 "/>
</bind>
</comp>

<comp id="550" class="1004" name="zext_ln116_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="5" slack="0"/>
<pin id="552" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116/12 "/>
</bind>
</comp>

<comp id="555" class="1004" name="or_ln117_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="5" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln117/12 "/>
</bind>
</comp>

<comp id="561" class="1004" name="zext_ln117_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="5" slack="0"/>
<pin id="563" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117/12 "/>
</bind>
</comp>

<comp id="566" class="1004" name="or_ln118_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="5" slack="1"/>
<pin id="568" dir="0" index="1" bw="3" slack="0"/>
<pin id="569" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln118/13 "/>
</bind>
</comp>

<comp id="571" class="1004" name="zext_ln118_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="5" slack="0"/>
<pin id="573" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118/13 "/>
</bind>
</comp>

<comp id="576" class="1004" name="or_ln119_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="5" slack="1"/>
<pin id="578" dir="0" index="1" bw="3" slack="0"/>
<pin id="579" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln119/13 "/>
</bind>
</comp>

<comp id="581" class="1004" name="zext_ln119_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="5" slack="0"/>
<pin id="583" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119/13 "/>
</bind>
</comp>

<comp id="586" class="1004" name="select_ln119_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="7" slack="0"/>
<pin id="589" dir="0" index="2" bw="7" slack="0"/>
<pin id="590" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln119/14 "/>
</bind>
</comp>

<comp id="594" class="1004" name="select_ln123_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="7" slack="0"/>
<pin id="597" dir="0" index="2" bw="7" slack="0"/>
<pin id="598" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln123/14 "/>
</bind>
</comp>

<comp id="602" class="1004" name="select_ln155_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="6" slack="0"/>
<pin id="605" dir="0" index="2" bw="6" slack="0"/>
<pin id="606" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln155/14 "/>
</bind>
</comp>

<comp id="610" class="1004" name="and_ln117_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="1"/>
<pin id="612" dir="0" index="1" bw="1" slack="1"/>
<pin id="613" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln117/14 "/>
</bind>
</comp>

<comp id="614" class="1004" name="and_ln118_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="0"/>
<pin id="616" dir="0" index="1" bw="1" slack="0"/>
<pin id="617" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln118/14 "/>
</bind>
</comp>

<comp id="620" class="1004" name="select_ln118_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="0"/>
<pin id="622" dir="0" index="1" bw="7" slack="0"/>
<pin id="623" dir="0" index="2" bw="6" slack="0"/>
<pin id="624" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118/14 "/>
</bind>
</comp>

<comp id="628" class="1004" name="xor_ln118_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="1" slack="0"/>
<pin id="631" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118/14 "/>
</bind>
</comp>

<comp id="634" class="1004" name="and_ln118_19_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="0"/>
<pin id="636" dir="0" index="1" bw="1" slack="0"/>
<pin id="637" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln118_19/14 "/>
</bind>
</comp>

<comp id="640" class="1004" name="select_ln118_19_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="7" slack="0"/>
<pin id="643" dir="0" index="2" bw="7" slack="0"/>
<pin id="644" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_19/14 "/>
</bind>
</comp>

<comp id="648" class="1004" name="zext_ln119_4_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="4" slack="3"/>
<pin id="650" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_4/15 "/>
</bind>
</comp>

<comp id="653" class="1004" name="select_ln129_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="1"/>
<pin id="655" dir="0" index="1" bw="7" slack="0"/>
<pin id="656" dir="0" index="2" bw="7" slack="0"/>
<pin id="657" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln129/15 "/>
</bind>
</comp>

<comp id="660" class="1004" name="select_ln133_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="1"/>
<pin id="662" dir="0" index="1" bw="7" slack="0"/>
<pin id="663" dir="0" index="2" bw="7" slack="0"/>
<pin id="664" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln133/15 "/>
</bind>
</comp>

<comp id="667" class="1004" name="select_ln141_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="1"/>
<pin id="669" dir="0" index="1" bw="7" slack="0"/>
<pin id="670" dir="0" index="2" bw="7" slack="0"/>
<pin id="671" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln141/15 "/>
</bind>
</comp>

<comp id="674" class="1004" name="select_ln145_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="1"/>
<pin id="676" dir="0" index="1" bw="6" slack="0"/>
<pin id="677" dir="0" index="2" bw="6" slack="0"/>
<pin id="678" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln145/15 "/>
</bind>
</comp>

<comp id="681" class="1004" name="select_ln151_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="1"/>
<pin id="683" dir="0" index="1" bw="6" slack="0"/>
<pin id="684" dir="0" index="2" bw="6" slack="0"/>
<pin id="685" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln151/15 "/>
</bind>
</comp>

<comp id="688" class="1004" name="xor_ln117_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="2"/>
<pin id="690" dir="0" index="1" bw="1" slack="0"/>
<pin id="691" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln117/15 "/>
</bind>
</comp>

<comp id="693" class="1004" name="and_ln117_7_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="2"/>
<pin id="695" dir="0" index="1" bw="1" slack="0"/>
<pin id="696" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln117_7/15 "/>
</bind>
</comp>

<comp id="698" class="1004" name="and_ln118_20_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="0"/>
<pin id="700" dir="0" index="1" bw="1" slack="1"/>
<pin id="701" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln118_20/15 "/>
</bind>
</comp>

<comp id="703" class="1004" name="select_ln118_20_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="0"/>
<pin id="705" dir="0" index="1" bw="7" slack="0"/>
<pin id="706" dir="0" index="2" bw="7" slack="1"/>
<pin id="707" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_20/15 "/>
</bind>
</comp>

<comp id="710" class="1004" name="and_ln118_21_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="0"/>
<pin id="712" dir="0" index="1" bw="1" slack="1"/>
<pin id="713" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln118_21/15 "/>
</bind>
</comp>

<comp id="715" class="1004" name="select_ln118_21_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="0"/>
<pin id="717" dir="0" index="1" bw="7" slack="0"/>
<pin id="718" dir="0" index="2" bw="7" slack="0"/>
<pin id="719" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_21/15 "/>
</bind>
</comp>

<comp id="723" class="1004" name="xor_ln116_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="2"/>
<pin id="725" dir="0" index="1" bw="1" slack="0"/>
<pin id="726" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln116/15 "/>
</bind>
</comp>

<comp id="728" class="1004" name="and_ln117_8_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="2"/>
<pin id="730" dir="0" index="1" bw="1" slack="0"/>
<pin id="731" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln117_8/15 "/>
</bind>
</comp>

<comp id="733" class="1004" name="and_ln118_22_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="0"/>
<pin id="735" dir="0" index="1" bw="1" slack="1"/>
<pin id="736" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln118_22/15 "/>
</bind>
</comp>

<comp id="738" class="1004" name="select_ln118_22_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="0"/>
<pin id="740" dir="0" index="1" bw="7" slack="0"/>
<pin id="741" dir="0" index="2" bw="7" slack="0"/>
<pin id="742" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_22/15 "/>
</bind>
</comp>

<comp id="746" class="1004" name="and_ln118_23_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="0"/>
<pin id="748" dir="0" index="1" bw="1" slack="1"/>
<pin id="749" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln118_23/15 "/>
</bind>
</comp>

<comp id="751" class="1004" name="select_ln118_23_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="0"/>
<pin id="753" dir="0" index="1" bw="6" slack="0"/>
<pin id="754" dir="0" index="2" bw="7" slack="0"/>
<pin id="755" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_23/15 "/>
</bind>
</comp>

<comp id="759" class="1004" name="or_ln117_4_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="2"/>
<pin id="761" dir="0" index="1" bw="1" slack="2"/>
<pin id="762" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln117_4/15 "/>
</bind>
</comp>

<comp id="763" class="1004" name="xor_ln117_4_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="0"/>
<pin id="765" dir="0" index="1" bw="1" slack="0"/>
<pin id="766" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln117_4/15 "/>
</bind>
</comp>

<comp id="769" class="1004" name="and_ln118_24_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="1"/>
<pin id="771" dir="0" index="1" bw="1" slack="0"/>
<pin id="772" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln118_24/15 "/>
</bind>
</comp>

<comp id="774" class="1004" name="select_ln118_24_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="0"/>
<pin id="776" dir="0" index="1" bw="6" slack="0"/>
<pin id="777" dir="0" index="2" bw="7" slack="0"/>
<pin id="778" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_24/15 "/>
</bind>
</comp>

<comp id="782" class="1004" name="zext_ln118_4_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="7" slack="0"/>
<pin id="784" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_4/15 "/>
</bind>
</comp>

<comp id="787" class="1004" name="icmp_ln329_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="4" slack="0"/>
<pin id="789" dir="0" index="1" bw="4" slack="0"/>
<pin id="790" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln329/17 "/>
</bind>
</comp>

<comp id="793" class="1004" name="i_36_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="4" slack="0"/>
<pin id="795" dir="0" index="1" bw="1" slack="0"/>
<pin id="796" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_36/17 "/>
</bind>
</comp>

<comp id="799" class="1004" name="zext_ln331_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="4" slack="0"/>
<pin id="801" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln331/17 "/>
</bind>
</comp>

<comp id="804" class="1004" name="zext_ln331_1_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="4" slack="0"/>
<pin id="806" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln331_1/17 "/>
</bind>
</comp>

<comp id="808" class="1004" name="add_ln331_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="8" slack="10"/>
<pin id="810" dir="0" index="1" bw="4" slack="0"/>
<pin id="811" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln331/17 "/>
</bind>
</comp>

<comp id="813" class="1004" name="zext_ln331_2_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="8" slack="1"/>
<pin id="815" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln331_2/18 "/>
</bind>
</comp>

<comp id="817" class="1005" name="add_ln303_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="8" slack="1"/>
<pin id="819" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln303 "/>
</bind>
</comp>

<comp id="824" class="1005" name="icmp_ln301_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="1"/>
<pin id="826" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln301 "/>
</bind>
</comp>

<comp id="828" class="1005" name="i_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="4" slack="0"/>
<pin id="830" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="833" class="1005" name="state_matrix_addr_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="8" slack="1"/>
<pin id="835" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="state_matrix_addr "/>
</bind>
</comp>

<comp id="838" class="1005" name="icmp_ln306_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="1"/>
<pin id="840" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln306 "/>
</bind>
</comp>

<comp id="842" class="1005" name="i_33_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="4" slack="0"/>
<pin id="844" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_33 "/>
</bind>
</comp>

<comp id="847" class="1005" name="copy_state_matrix_ad_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="8" slack="1"/>
<pin id="849" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="copy_state_matrix_ad "/>
</bind>
</comp>

<comp id="852" class="1005" name="carry_0_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="2" slack="0"/>
<pin id="854" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="carry_0 "/>
</bind>
</comp>

<comp id="859" class="1005" name="tmp_18_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="1" slack="1"/>
<pin id="861" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="863" class="1005" name="arr3_addr_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="5" slack="1"/>
<pin id="865" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr3_addr "/>
</bind>
</comp>

<comp id="869" class="1005" name="arr4_addr_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="5" slack="1"/>
<pin id="871" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr4_addr "/>
</bind>
</comp>

<comp id="874" class="1005" name="i_35_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="6" slack="0"/>
<pin id="876" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_35 "/>
</bind>
</comp>

<comp id="882" class="1005" name="icmp_ln114_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="1" slack="1"/>
<pin id="884" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln114 "/>
</bind>
</comp>

<comp id="886" class="1005" name="i_34_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="4" slack="0"/>
<pin id="888" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_34 "/>
</bind>
</comp>

<comp id="891" class="1005" name="shl_ln_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="5" slack="1"/>
<pin id="893" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="897" class="1005" name="arr3_addr_13_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="5" slack="1"/>
<pin id="899" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr3_addr_13 "/>
</bind>
</comp>

<comp id="902" class="1005" name="arr3_addr_14_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="5" slack="1"/>
<pin id="904" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr3_addr_14 "/>
</bind>
</comp>

<comp id="907" class="1005" name="icmp_ln116_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="1" slack="1"/>
<pin id="909" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln116 "/>
</bind>
</comp>

<comp id="915" class="1005" name="icmp_ln117_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="1"/>
<pin id="917" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln117 "/>
</bind>
</comp>

<comp id="923" class="1005" name="arr3_addr_15_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="5" slack="1"/>
<pin id="925" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr3_addr_15 "/>
</bind>
</comp>

<comp id="928" class="1005" name="arr3_addr_16_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="5" slack="1"/>
<pin id="930" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr3_addr_16 "/>
</bind>
</comp>

<comp id="933" class="1005" name="icmp_ln118_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="1" slack="1"/>
<pin id="935" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln118 "/>
</bind>
</comp>

<comp id="940" class="1005" name="icmp_ln119_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="1" slack="1"/>
<pin id="942" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln119 "/>
</bind>
</comp>

<comp id="949" class="1005" name="xor_ln118_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="1" slack="1"/>
<pin id="951" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln118 "/>
</bind>
</comp>

<comp id="955" class="1005" name="select_ln118_19_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="7" slack="1"/>
<pin id="957" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln118_19 "/>
</bind>
</comp>

<comp id="960" class="1005" name="icmp_ln329_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="1" slack="1"/>
<pin id="962" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln329 "/>
</bind>
</comp>

<comp id="964" class="1005" name="i_36_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="4" slack="0"/>
<pin id="966" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_36 "/>
</bind>
</comp>

<comp id="969" class="1005" name="add_ln331_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="8" slack="1"/>
<pin id="971" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln331 "/>
</bind>
</comp>

<comp id="974" class="1005" name="arr1_addr_4_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="3" slack="1"/>
<pin id="976" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="arr1_addr_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="133"><net_src comp="40" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="14" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="30" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="140" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="158"><net_src comp="6" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="30" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="147" pin="3"/><net_sink comp="160" pin=1"/></net>

<net id="166"><net_src comp="153" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="172"><net_src comp="2" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="30" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="167" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="30" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="174" pin="3"/><net_sink comp="187" pin=1"/></net>

<net id="193"><net_src comp="180" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="199"><net_src comp="10" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="30" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="194" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="212"><net_src comp="12" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="30" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="207" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="78" pin="0"/><net_sink comp="201" pin=4"/></net>

<net id="225"><net_src comp="82" pin="0"/><net_sink comp="201" pin=4"/></net>

<net id="231"><net_src comp="10" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="30" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="226" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="239"><net_src comp="10" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="30" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="234" pin="3"/><net_sink comp="201" pin=2"/></net>

<net id="247"><net_src comp="10" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="30" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="242" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="255"><net_src comp="10" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="30" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="250" pin="3"/><net_sink comp="201" pin=2"/></net>

<net id="263"><net_src comp="6" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="30" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="258" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="271"><net_src comp="6" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="30" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="266" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="279"><net_src comp="0" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="30" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="160" pin="3"/><net_sink comp="147" pin=1"/></net>

<net id="282"><net_src comp="274" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="286"><net_src comp="20" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="283" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="287" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="298"><net_src comp="20" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="295" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="306"><net_src comp="299" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="310"><net_src comp="54" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="307" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="321"><net_src comp="20" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="318" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="329"><net_src comp="322" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="333"><net_src comp="20" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="340"><net_src comp="330" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="346"><net_src comp="50" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="6" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="10" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="354"><net_src comp="50" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="8" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="12" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="361"><net_src comp="52" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="366"><net_src comp="80" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="371"><net_src comp="201" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="82" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="201" pin="7"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="82" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="382"><net_src comp="134" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="379" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="16" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="379" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="394"><net_src comp="18" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="398"><net_src comp="387" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="395" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="383" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="287" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="22" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="287" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="28" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="420"><net_src comp="287" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="425"><net_src comp="417" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="429"><net_src comp="421" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="434"><net_src comp="283" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="440"><net_src comp="299" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="22" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="299" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="28" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="451"><net_src comp="299" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="456"><net_src comp="448" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="460"><net_src comp="452" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="465"><net_src comp="295" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="472"><net_src comp="56" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="311" pin="4"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="58" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="478"><net_src comp="311" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="480"><net_src comp="475" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="485"><net_src comp="311" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="64" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="493"><net_src comp="201" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="214" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="503"><net_src comp="66" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="68" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="487" pin="1"/><net_sink comp="498" pin=2"/></net>

<net id="509"><net_src comp="498" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="514"><net_src comp="494" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="490" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="519"><net_src comp="510" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="524"><net_src comp="506" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="516" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="322" pin="4"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="22" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="322" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="28" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="541"><net_src comp="322" pin="4"/><net_sink comp="538" pin=0"/></net>

<net id="547"><net_src comp="84" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="538" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="549"><net_src comp="52" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="553"><net_src comp="542" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="559"><net_src comp="542" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="86" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="564"><net_src comp="555" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="570"><net_src comp="88" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="574"><net_src comp="566" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="580"><net_src comp="90" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="584"><net_src comp="576" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="591"><net_src comp="373" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="92" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="94" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="599"><net_src comp="373" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="96" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="601"><net_src comp="98" pin="0"/><net_sink comp="594" pin=2"/></net>

<net id="607"><net_src comp="373" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="100" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="609"><net_src comp="102" pin="0"/><net_sink comp="602" pin=2"/></net>

<net id="618"><net_src comp="610" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="367" pin="2"/><net_sink comp="614" pin=1"/></net>

<net id="625"><net_src comp="614" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="626"><net_src comp="586" pin="3"/><net_sink comp="620" pin=1"/></net>

<net id="627"><net_src comp="602" pin="3"/><net_sink comp="620" pin=2"/></net>

<net id="632"><net_src comp="367" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="104" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="638"><net_src comp="610" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="628" pin="2"/><net_sink comp="634" pin=1"/></net>

<net id="645"><net_src comp="634" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="646"><net_src comp="594" pin="3"/><net_sink comp="640" pin=1"/></net>

<net id="647"><net_src comp="620" pin="3"/><net_sink comp="640" pin=2"/></net>

<net id="651"><net_src comp="318" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="658"><net_src comp="108" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="659"><net_src comp="110" pin="0"/><net_sink comp="653" pin=2"/></net>

<net id="665"><net_src comp="112" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="666"><net_src comp="114" pin="0"/><net_sink comp="660" pin=2"/></net>

<net id="672"><net_src comp="116" pin="0"/><net_sink comp="667" pin=1"/></net>

<net id="673"><net_src comp="118" pin="0"/><net_sink comp="667" pin=2"/></net>

<net id="679"><net_src comp="120" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="680"><net_src comp="122" pin="0"/><net_sink comp="674" pin=2"/></net>

<net id="686"><net_src comp="124" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="687"><net_src comp="126" pin="0"/><net_sink comp="681" pin=2"/></net>

<net id="692"><net_src comp="104" pin="0"/><net_sink comp="688" pin=1"/></net>

<net id="697"><net_src comp="688" pin="2"/><net_sink comp="693" pin=1"/></net>

<net id="702"><net_src comp="693" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="708"><net_src comp="698" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="709"><net_src comp="653" pin="3"/><net_sink comp="703" pin=1"/></net>

<net id="714"><net_src comp="693" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="720"><net_src comp="710" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="721"><net_src comp="660" pin="3"/><net_sink comp="715" pin=1"/></net>

<net id="722"><net_src comp="703" pin="3"/><net_sink comp="715" pin=2"/></net>

<net id="727"><net_src comp="104" pin="0"/><net_sink comp="723" pin=1"/></net>

<net id="732"><net_src comp="723" pin="2"/><net_sink comp="728" pin=1"/></net>

<net id="737"><net_src comp="728" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="743"><net_src comp="733" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="744"><net_src comp="667" pin="3"/><net_sink comp="738" pin=1"/></net>

<net id="745"><net_src comp="715" pin="3"/><net_sink comp="738" pin=2"/></net>

<net id="750"><net_src comp="728" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="756"><net_src comp="746" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="757"><net_src comp="674" pin="3"/><net_sink comp="751" pin=1"/></net>

<net id="758"><net_src comp="738" pin="3"/><net_sink comp="751" pin=2"/></net>

<net id="767"><net_src comp="759" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="104" pin="0"/><net_sink comp="763" pin=1"/></net>

<net id="773"><net_src comp="763" pin="2"/><net_sink comp="769" pin=1"/></net>

<net id="779"><net_src comp="769" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="780"><net_src comp="681" pin="3"/><net_sink comp="774" pin=1"/></net>

<net id="781"><net_src comp="751" pin="3"/><net_sink comp="774" pin=2"/></net>

<net id="785"><net_src comp="774" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="791"><net_src comp="334" pin="4"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="22" pin="0"/><net_sink comp="787" pin=1"/></net>

<net id="797"><net_src comp="334" pin="4"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="28" pin="0"/><net_sink comp="793" pin=1"/></net>

<net id="802"><net_src comp="334" pin="4"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="807"><net_src comp="334" pin="4"/><net_sink comp="804" pin=0"/></net>

<net id="812"><net_src comp="804" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="816"><net_src comp="813" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="820"><net_src comp="399" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="822"><net_src comp="817" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="823"><net_src comp="817" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="827"><net_src comp="405" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="831"><net_src comp="411" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="836"><net_src comp="140" pin="3"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="841"><net_src comp="436" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="845"><net_src comp="442" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="850"><net_src comp="167" pin="3"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="855"><net_src comp="130" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="857"><net_src comp="852" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="858"><net_src comp="852" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="862"><net_src comp="467" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="866"><net_src comp="194" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="868"><net_src comp="863" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="872"><net_src comp="207" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="877"><net_src comp="481" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="885"><net_src comp="526" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="889"><net_src comp="532" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="894"><net_src comp="542" pin="3"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="896"><net_src comp="891" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="900"><net_src comp="226" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="905"><net_src comp="234" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="910"><net_src comp="367" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="912"><net_src comp="907" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="913"><net_src comp="907" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="914"><net_src comp="907" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="918"><net_src comp="373" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="920"><net_src comp="915" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="921"><net_src comp="915" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="922"><net_src comp="915" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="926"><net_src comp="242" pin="3"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="931"><net_src comp="250" pin="3"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="936"><net_src comp="367" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="938"><net_src comp="933" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="939"><net_src comp="933" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="943"><net_src comp="373" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="945"><net_src comp="940" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="946"><net_src comp="940" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="947"><net_src comp="940" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="948"><net_src comp="940" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="952"><net_src comp="628" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="954"><net_src comp="949" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="958"><net_src comp="640" pin="3"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="703" pin=2"/></net>

<net id="963"><net_src comp="787" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="967"><net_src comp="793" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="972"><net_src comp="808" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="977"><net_src comp="266" pin="3"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="160" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state_matrix | {18 }
	Port: arr1 | {3 15 }
	Port: arr2 | {6 }
	Port: arr3 | {7 8 10 }
	Port: arr4 | {7 8 }
 - Input state : 
	Port: add_2_hw : state_matrix | {2 3 }
	Port: add_2_hw : copy_state_matrix | {5 6 }
	Port: add_2_hw : index | {1 }
	Port: add_2_hw : arr1 | {7 8 17 18 }
	Port: add_2_hw : arr2 | {7 8 }
	Port: add_2_hw : arr3 | {9 10 12 13 14 }
	Port: add_2_hw : arr4 | {9 10 }
  - Chain level:
	State 1
		zext_ln303_1 : 1
		tmp_20 : 1
		zext_ln303_2 : 2
		add_ln303 : 3
	State 2
		icmp_ln301 : 1
		i : 1
		br_ln301 : 2
		zext_ln303_3 : 1
		add_ln303_1 : 2
		zext_ln303_4 : 3
		state_matrix_addr : 4
		state_matrix_load : 5
	State 3
		arr1_addr : 1
		store_ln303 : 2
		empty_105 : 1
	State 4
	State 5
		icmp_ln306 : 1
		i_33 : 1
		br_ln306 : 2
		zext_ln308_1 : 1
		add_ln308 : 2
		zext_ln308_2 : 3
		copy_state_matrix_ad : 4
		copy_state_matrix_lo : 5
	State 6
		arr2_addr : 1
		store_ln308 : 2
		empty_107 : 1
	State 7
		store_ln316 : 1
	State 8
	State 9
		tmp_18 : 1
		br_ln316 : 2
		zext_ln318 : 1
		arr3_addr : 2
		arr3_load : 3
		arr4_addr : 2
		arr4_load : 3
		empty_109 : 1
		i_35 : 1
	State 10
		sext_ln318 : 1
		sext_ln318_1 : 1
		or_ln : 1
		sext_ln318_2 : 2
		add_ln318 : 2
		sext_ln318_3 : 3
		sum1 : 4
		switch_ln319 : 5
	State 11
	State 12
		icmp_ln114 : 1
		i_34 : 1
		br_ln114 : 2
		trunc_ln116 : 1
		shl_ln : 2
		zext_ln116 : 3
		arr3_addr_13 : 4
		arr3_load_12 : 5
		or_ln117 : 3
		zext_ln117 : 3
		arr3_addr_14 : 4
		arr3_load_13 : 5
	State 13
		icmp_ln116 : 1
		icmp_ln117 : 1
		arr3_addr_15 : 1
		arr3_load_14 : 2
		arr3_addr_16 : 1
		arr3_load_15 : 2
	State 14
		icmp_ln118 : 1
		icmp_ln119 : 1
		select_ln119 : 2
		select_ln123 : 2
		select_ln155 : 2
		and_ln118 : 2
		select_ln118 : 3
		xor_ln118 : 2
		and_ln118_19 : 2
		select_ln118_19 : 4
	State 15
		arr1_addr_5 : 1
		select_ln118_21 : 1
		select_ln118_22 : 2
		select_ln118_23 : 3
		select_ln118_24 : 4
		zext_ln118_4 : 5
		store_ln155 : 6
		empty_111 : 1
	State 16
	State 17
		icmp_ln329 : 1
		i_36 : 1
		br_ln329 : 2
		zext_ln331 : 1
		zext_ln331_1 : 1
		add_ln331 : 2
		arr1_addr_4 : 2
		arr1_load : 3
	State 18
		state_matrix_addr_153 : 1
		store_ln331 : 2
		empty_113 : 1
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|   call   | grp_convert_hex_to_binar_fu_341 |  12.546 |   108   |   506   |
|          | grp_convert_hex_to_binar_fu_349 |  12.546 |   108   |   506   |
|----------|---------------------------------|---------|---------|---------|
|          |         add_ln303_fu_399        |    0    |    0    |    15   |
|          |             i_fu_411            |    0    |    0    |    13   |
|          |        add_ln303_1_fu_421       |    0    |    0    |    15   |
|          |           i_33_fu_442           |    0    |    0    |    13   |
|          |         add_ln308_fu_452        |    0    |    0    |    15   |
|    add   |           i_35_fu_481           |    0    |    0    |    15   |
|          |         add_ln318_fu_510        |    0    |    0    |    15   |
|          |           sum1_fu_520           |    0    |    0    |    15   |
|          |           i_34_fu_532           |    0    |    0    |    13   |
|          |           i_36_fu_793           |    0    |    0    |    13   |
|          |         add_ln331_fu_808        |    0    |    0    |    15   |
|----------|---------------------------------|---------|---------|---------|
|          |       select_ln119_fu_586       |    0    |    0    |    7    |
|          |       select_ln123_fu_594       |    0    |    0    |    7    |
|          |       select_ln155_fu_602       |    0    |    0    |    6    |
|          |       select_ln118_fu_620       |    0    |    0    |    7    |
|          |      select_ln118_19_fu_640     |    0    |    0    |    7    |
|          |       select_ln129_fu_653       |    0    |    0    |    7    |
|          |       select_ln133_fu_660       |    0    |    0    |    7    |
|  select  |       select_ln141_fu_667       |    0    |    0    |    7    |
|          |       select_ln145_fu_674       |    0    |    0    |    6    |
|          |       select_ln151_fu_681       |    0    |    0    |    6    |
|          |      select_ln118_20_fu_703     |    0    |    0    |    7    |
|          |      select_ln118_21_fu_715     |    0    |    0    |    7    |
|          |      select_ln118_22_fu_738     |    0    |    0    |    7    |
|          |      select_ln118_23_fu_751     |    0    |    0    |    7    |
|          |      select_ln118_24_fu_774     |    0    |    0    |    7    |
|----------|---------------------------------|---------|---------|---------|
|          |            grp_fu_367           |    0    |    0    |    11   |
|          |            grp_fu_373           |    0    |    0    |    11   |
|   icmp   |        icmp_ln301_fu_405        |    0    |    0    |    9    |
|          |        icmp_ln306_fu_436        |    0    |    0    |    9    |
|          |        icmp_ln114_fu_526        |    0    |    0    |    9    |
|          |        icmp_ln329_fu_787        |    0    |    0    |    9    |
|----------|---------------------------------|---------|---------|---------|
|          |         and_ln117_fu_610        |    0    |    0    |    2    |
|          |         and_ln118_fu_614        |    0    |    0    |    2    |
|          |       and_ln118_19_fu_634       |    0    |    0    |    2    |
|          |        and_ln117_7_fu_693       |    0    |    0    |    2    |
|    and   |       and_ln118_20_fu_698       |    0    |    0    |    2    |
|          |       and_ln118_21_fu_710       |    0    |    0    |    2    |
|          |        and_ln117_8_fu_728       |    0    |    0    |    2    |
|          |       and_ln118_22_fu_733       |    0    |    0    |    2    |
|          |       and_ln118_23_fu_746       |    0    |    0    |    2    |
|          |       and_ln118_24_fu_769       |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|
|          |         xor_ln118_fu_628        |    0    |    0    |    2    |
|    xor   |         xor_ln117_fu_688        |    0    |    0    |    2    |
|          |         xor_ln116_fu_723        |    0    |    0    |    2    |
|          |        xor_ln117_4_fu_763       |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|
|          |         or_ln117_fu_555         |    0    |    0    |    0    |
|    or    |         or_ln118_fu_566         |    0    |    0    |    0    |
|          |         or_ln119_fu_576         |    0    |    0    |    0    |
|          |        or_ln117_4_fu_759        |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|
|   read   |      index_read_read_fu_134     |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   trunc  |        trunc_ln303_fu_379       |    0    |    0    |    0    |
|          |        trunc_ln116_fu_538       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |       zext_ln303_1_fu_383       |    0    |    0    |    0    |
|          |       zext_ln303_2_fu_395       |    0    |    0    |    0    |
|          |       zext_ln303_3_fu_417       |    0    |    0    |    0    |
|          |       zext_ln303_4_fu_426       |    0    |    0    |    0    |
|          |        zext_ln303_fu_431        |    0    |    0    |    0    |
|          |       zext_ln308_1_fu_448       |    0    |    0    |    0    |
|          |       zext_ln308_2_fu_457       |    0    |    0    |    0    |
|          |        zext_ln308_fu_462        |    0    |    0    |    0    |
|   zext   |        zext_ln318_fu_475        |    0    |    0    |    0    |
|          |        zext_ln116_fu_550        |    0    |    0    |    0    |
|          |        zext_ln117_fu_561        |    0    |    0    |    0    |
|          |        zext_ln118_fu_571        |    0    |    0    |    0    |
|          |        zext_ln119_fu_581        |    0    |    0    |    0    |
|          |       zext_ln119_4_fu_648       |    0    |    0    |    0    |
|          |       zext_ln118_4_fu_782       |    0    |    0    |    0    |
|          |        zext_ln331_fu_799        |    0    |    0    |    0    |
|          |       zext_ln331_1_fu_804       |    0    |    0    |    0    |
|          |       zext_ln331_2_fu_813       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |          tmp_20_fu_387          |    0    |    0    |    0    |
|bitconcatenate|           or_ln_fu_498          |    0    |    0    |    0    |
|          |          shl_ln_fu_542          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
| bitselect|          tmp_18_fu_467          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |        sext_ln318_fu_490        |    0    |    0    |    0    |
|   sext   |       sext_ln318_1_fu_494       |    0    |    0    |    0    |
|          |       sext_ln318_2_fu_506       |    0    |    0    |    0    |
|          |       sext_ln318_3_fu_516       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |  25.092 |   216   |   1359  |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln303_reg_817     |    8   |
|      add_ln331_reg_969     |    8   |
|     arr1_addr_4_reg_974    |    3   |
|    arr3_addr_13_reg_897    |    5   |
|    arr3_addr_14_reg_902    |    5   |
|    arr3_addr_15_reg_923    |    5   |
|    arr3_addr_16_reg_928    |    5   |
|      arr3_addr_reg_863     |    5   |
|      arr4_addr_reg_869     |    5   |
|       carry_0_reg_852      |    2   |
|copy_state_matrix_ad_reg_847|    8   |
|        i1_0_reg_295        |    4   |
|        i2_0_reg_307        |    6   |
|        i3_0_reg_330        |    4   |
|        i_0_i_reg_318       |    4   |
|         i_0_reg_283        |    4   |
|        i_33_reg_842        |    4   |
|        i_34_reg_886        |    4   |
|        i_35_reg_874        |    6   |
|        i_36_reg_964        |    4   |
|          i_reg_828         |    4   |
|     icmp_ln114_reg_882     |    1   |
|     icmp_ln116_reg_907     |    1   |
|     icmp_ln117_reg_915     |    1   |
|     icmp_ln118_reg_933     |    1   |
|     icmp_ln119_reg_940     |    1   |
|     icmp_ln301_reg_824     |    1   |
|     icmp_ln306_reg_838     |    1   |
|     icmp_ln329_reg_960     |    1   |
|   select_ln118_19_reg_955  |    7   |
|       shl_ln_reg_891       |    5   |
|  state_matrix_addr_reg_833 |    8   |
|       tmp_18_reg_859       |    1   |
|      xor_ln118_reg_949     |    1   |
+----------------------------+--------+
|            Total           |   133  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_147 |  p0  |   3  |   8  |   24   ||    15   |
| grp_access_fu_160 |  p0  |   4  |   3  |   12   ||    21   |
| grp_access_fu_160 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_174 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_201 |  p0  |   6  |   5  |   30   ||    33   |
| grp_access_fu_201 |  p2  |   5  |   0  |    0   ||    27   |
| grp_access_fu_201 |  p4  |   2  |   5  |   10   |
| grp_access_fu_214 |  p0  |   2  |   5  |   10   ||    9    |
|    i_0_reg_283    |  p0  |   2  |   4  |    8   ||    9    |
|    i1_0_reg_295   |  p0  |   2  |   4  |    8   ||    9    |
|   i_0_i_reg_318   |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   142  || 19.9165 ||   150   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   25   |   216  |  1359  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   19   |    -   |   150  |
|  Register |    -   |   133  |    -   |
+-----------+--------+--------+--------+
|   Total   |   45   |   349  |  1509  |
+-----------+--------+--------+--------+
