# Design-of-5-stage-Pipelined-RISC-Processor