{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699181440172 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699181440172 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov  5 11:50:40 2023 " "Processing started: Sun Nov  5 11:50:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699181440172 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699181440172 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Quartus -c Quartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off Quartus -c Quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699181440172 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699181440336 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699181440336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hello-adc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hello-adc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hello-adc " "Found entity 1: hello-adc" {  } { { "hello-adc.bdf" "" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello-adc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181446767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699181446767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file detect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 detect-Behavioral " "Found design unit 1: detect-Behavioral" {  } { { "detect.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/detect.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181447096 ""} { "Info" "ISGN_ENTITY_NAME" "1 detect " "Found entity 1: detect" {  } { { "detect.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/detect.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181447096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699181447096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Div2Hz05s.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Div2Hz05s.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Div2Hz05s " "Found entity 1: Div2Hz05s" {  } { { "Div2Hz05s.bdf" "" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/Div2Hz05s.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181447097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699181447097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AffichagePorte.vhd 2 1 " "Found 2 design units, including 1 entities, in source file AffichagePorte.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AffichagePorte-BEHAVIOR " "Found design unit 1: AffichagePorte-BEHAVIOR" {  } { { "AffichagePorte.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/AffichagePorte.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181447097 ""} { "Info" "ISGN_ENTITY_NAME" "1 AffichagePorte " "Found entity 1: AffichagePorte" {  } { { "AffichagePorte.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/AffichagePorte.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181447097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699181447097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ETAGE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ETAGE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ETAGE-BEHAVIOR " "Found design unit 1: ETAGE-BEHAVIOR" {  } { { "ETAGE.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/ETAGE.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181447098 ""} { "Info" "ISGN_ENTITY_NAME" "1 ETAGE " "Found entity 1: ETAGE" {  } { { "ETAGE.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/ETAGE.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181447098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699181447098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DivHorloge.bdf 1 1 " "Found 1 design units, including 1 entities, in source file DivHorloge.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DivHorloge " "Found entity 1: DivHorloge" {  } { { "DivHorloge.bdf" "" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/DivHorloge.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181447099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699181447099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DivHorloge Robin.bdf 1 1 " "Found 1 design units, including 1 entities, in source file DivHorloge Robin.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DivHorloge Robin " "Found entity 1: DivHorloge Robin" {  } { { "DivHorloge Robin.bdf" "" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/DivHorloge Robin.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181447099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699181447099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quartus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Quartus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Quartus " "Found entity 1: Quartus" {  } { { "Quartus.bdf" "" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/Quartus.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181447099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699181447099 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hello-adc " "Elaborating entity \"hello-adc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699181447139 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ADC_to_12bits.vhd 2 1 " "Using design file ADC_to_12bits.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_to_12bits-A " "Found design unit 1: ADC_to_12bits-A" {  } { { "ADC_to_12bits.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/ADC_to_12bits.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181447143 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_to_12bits " "Found entity 1: ADC_to_12bits" {  } { { "ADC_to_12bits.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/ADC_to_12bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181447144 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1699181447143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_to_12bits ADC_to_12bits:inst1 " "Elaborating entity \"ADC_to_12bits\" for hierarchy \"ADC_to_12bits:inst1\"" {  } { { "hello-adc.bdf" "inst1" { Schematic "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello-adc.bdf" { { 96 1208 1416 336 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699181447144 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cur_channel ADC_to_12bits.vhd(74) " "Verilog HDL or VHDL warning at ADC_to_12bits.vhd(74): object \"cur_channel\" assigned a value but never read" {  } { { "ADC_to_12bits.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/ADC_to_12bits.vhd" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699181447145 "|hello-adc|ADC_to_12bits:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "handred ADC_to_12bits.vhd(86) " "Verilog HDL or VHDL warning at ADC_to_12bits.vhd(86): object \"handred\" assigned a value but never read" {  } { { "ADC_to_12bits.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/ADC_to_12bits.vhd" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699181447145 "|hello-adc|ADC_to_12bits:inst1"}
{ "Warning" "WSGN_SEARCH_FILE" "adc_sample_to_out.vhd 2 1 " "Using design file adc_sample_to_out.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_sample_to_out-A " "Found design unit 1: adc_sample_to_out-A" {  } { { "adc_sample_to_out.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/adc_sample_to_out.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181447146 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc_sample_to_out " "Found entity 1: adc_sample_to_out" {  } { { "adc_sample_to_out.vhd" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/adc_sample_to_out.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181447146 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1699181447146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_sample_to_out ADC_to_12bits:inst1\|adc_sample_to_out:adc_sample_to_out_conv " "Elaborating entity \"adc_sample_to_out\" for hierarchy \"ADC_to_12bits:inst1\|adc_sample_to_out:adc_sample_to_out_conv\"" {  } { { "ADC_to_12bits.vhd" "adc_sample_to_out_conv" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/ADC_to_12bits.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699181447147 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hello_adc.v 1 1 " "Using design file hello_adc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 hello_adc " "Found entity 1: hello_adc" {  } { { "hello_adc.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181447149 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1699181447149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hello_adc ADC_to_12bits:inst1\|hello_adc:qsys_u0 " "Elaborating entity \"hello_adc\" for hierarchy \"ADC_to_12bits:inst1\|hello_adc:qsys_u0\"" {  } { { "ADC_to_12bits.vhd" "qsys_u0" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/ADC_to_12bits.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699181447150 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hello_adc_adc_control_core.v 1 1 " "Using design file hello_adc_adc_control_core.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 hello_adc_adc_control_core " "Found entity 1: hello_adc_adc_control_core" {  } { { "hello_adc_adc_control_core.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc_adc_control_core.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181447156 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1699181447156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hello_adc_adc_control_core ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core " "Elaborating entity \"hello_adc_adc_control_core\" for hierarchy \"ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\"" {  } { { "hello_adc.v" "adc_control_core" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699181447156 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hello_adc_altpll.v 4 4 " "Using design file hello_adc_altpll.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 hello_adc_altpll_dffpipe_l2c " "Found entity 1: hello_adc_altpll_dffpipe_l2c" {  } { { "hello_adc_altpll.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc_altpll.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181447162 ""} { "Info" "ISGN_ENTITY_NAME" "2 hello_adc_altpll_stdsync_sv6 " "Found entity 2: hello_adc_altpll_stdsync_sv6" {  } { { "hello_adc_altpll.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc_altpll.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181447162 ""} { "Info" "ISGN_ENTITY_NAME" "3 hello_adc_altpll_altpll_5b92 " "Found entity 3: hello_adc_altpll_altpll_5b92" {  } { { "hello_adc_altpll.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc_altpll.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181447162 ""} { "Info" "ISGN_ENTITY_NAME" "4 hello_adc_altpll " "Found entity 4: hello_adc_altpll" {  } { { "hello_adc_altpll.v" "" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc_altpll.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699181447162 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1699181447162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hello_adc_altpll ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_altpll:altpll " "Elaborating entity \"hello_adc_altpll\" for hierarchy \"ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\"" {  } { { "hello_adc.v" "altpll" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699181447163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hello_adc_altpll_stdsync_sv6 ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_stdsync_sv6:stdsync2 " "Elaborating entity \"hello_adc_altpll_stdsync_sv6\" for hierarchy \"ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_stdsync_sv6:stdsync2\"" {  } { { "hello_adc_altpll.v" "stdsync2" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc_altpll.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699181447167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hello_adc_altpll_dffpipe_l2c ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_stdsync_sv6:stdsync2\|hello_adc_altpll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"hello_adc_altpll_dffpipe_l2c\" for hierarchy \"ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_stdsync_sv6:stdsync2\|hello_adc_altpll_dffpipe_l2c:dffpipe3\"" {  } { { "hello_adc_altpll.v" "dffpipe3" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc_altpll.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699181447169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hello_adc_altpll_altpll_5b92 ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_altpll_5b92:sd1 " "Elaborating entity \"hello_adc_altpll_altpll_5b92\" for hierarchy \"ADC_to_12bits:inst1\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_altpll_5b92:sd1\"" {  } { { "hello_adc_altpll.v" "sd1" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc_altpll.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699181447172 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "control_internal altera_modular_adc_control " "Node instance \"control_internal\" instantiates undefined entity \"altera_modular_adc_control\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "hello_adc_adc_control_core.v" "control_internal" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc_adc_control_core.v" 92 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1699181447183 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "rst_controller altera_reset_controller " "Node instance \"rst_controller\" instantiates undefined entity \"altera_reset_controller\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "hello_adc.v" "rst_controller" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc.v" 134 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1699181447183 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "rst_controller_001 altera_reset_controller " "Node instance \"rst_controller_001\" instantiates undefined entity \"altera_reset_controller\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "hello_adc.v" "rst_controller_001" { Text "/home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc.v" 197 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1699181447183 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "412 " "Peak virtual memory: 412 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699181447265 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov  5 11:50:47 2023 " "Processing ended: Sun Nov  5 11:50:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699181447265 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699181447265 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699181447265 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699181447265 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699181447405 ""}
