// Seed: 3127731824
module module_0 (
    input tri1 id_0,
    output supply0 id_1,
    output tri0 id_2,
    output wand id_3
);
  wire id_5;
  assign module_2.type_15 = 0;
  logic [7:0][-1] id_6 = id_0;
endmodule
program module_1 (
    output tri1 id_0,
    output tri1 id_1,
    input  tri  id_2,
    input  wire id_3,
    input  wor  id_4
);
  wor id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_1
  );
  assign modCall_1.type_2 = 0;
  assign id_1 = id_6;
endmodule
module module_2 (
    input supply0 id_0,
    input tri0 id_1,
    output tri1 id_2,
    output tri1 id_3,
    input wire id_4,
    input wire id_5,
    input wand id_6,
    input supply0 id_7
);
  parameter id_9 = -1'h0;
  int  id_10;
  wire id_11;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_3,
      id_2
  );
  assign id_3  = -1;
  assign id_10 = -1;
endmodule
