Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed May 11 09:10:19 2022
| Host         : DESKTOP-20NLT7N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: design_1_i/div_freq_0/U0/s_f_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: design_1_i/div_freq_rx_0/U0/s_f_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 117 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.039        0.000                      0                   52        0.166        0.000                      0                   52        9.500        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
clk_in1_0                        {0.000 15.000}     30.000          33.333          
  clk_out1_design_1_clk_wiz_0_0  {0.000 10.000}     20.000          50.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 15.000}     30.000          33.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1_0                                                                                                                                                                         10.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0       16.039        0.000                      0                   52        0.166        0.000                      0                   52        9.500        0.000                       0                    39  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                   27.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1_0
  To Clock:  clk_in1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1_0
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { clk_in1_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         30.000      28.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       30.000      70.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         15.000      10.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         15.000      10.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         15.000      10.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         15.000      10.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       16.039ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.039ns  (required time - arrival time)
  Source:                 design_1_i/fsm_commands_at_0/U0/s_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fsm_commands_at_0/U0/s_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 2.216ns (57.981%)  route 1.606ns (42.019%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.754    -0.605    design_1_i/fsm_commands_at_0/U0/clk
    SLICE_X38Y41         FDRE                                         r  design_1_i/fsm_commands_at_0/U0/s_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.478    -0.127 r  design_1_i/fsm_commands_at_0/U0/s_counter_reg[2]/Q
                         net (fo=3, routed)           0.766     0.639    design_1_i/fsm_commands_at_0/U0/s_counter[2]
    SLICE_X39Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     1.484 r  design_1_i/fsm_commands_at_0/U0/s_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.484    design_1_i/fsm_commands_at_0/U0/s_counter0_carry_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.598 r  design_1_i/fsm_commands_at_0/U0/s_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.598    design_1_i/fsm_commands_at_0/U0/s_counter0_carry__0_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.712 r  design_1_i/fsm_commands_at_0/U0/s_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.712    design_1_i/fsm_commands_at_0/U0/s_counter0_carry__1_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.046 r  design_1_i/fsm_commands_at_0/U0/s_counter0_carry__2/O[1]
                         net (fo=1, routed)           0.840     2.886    design_1_i/fsm_commands_at_0/U0/in7[14]
    SLICE_X40Y43         LUT2 (Prop_lut2_I1_O)        0.331     3.217 r  design_1_i/fsm_commands_at_0/U0/s_counter[14]_i_3/O
                         net (fo=1, routed)           0.000     3.217    design_1_i/fsm_commands_at_0/U0/s_counter[14]_i_3_n_0
    SLICE_X40Y43         FDRE                                         r  design_1_i/fsm_commands_at_0/U0/s_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.579    18.747    design_1_i/fsm_commands_at_0/U0/clk
    SLICE_X40Y43         FDRE                                         r  design_1_i/fsm_commands_at_0/U0/s_counter_reg[14]/C
                         clock pessimism              0.588    19.335    
                         clock uncertainty           -0.126    19.210    
    SLICE_X40Y43         FDRE (Setup_fdre_C_D)        0.047    19.257    design_1_i/fsm_commands_at_0/U0/s_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         19.257    
                         arrival time                          -3.217    
  -------------------------------------------------------------------
                         slack                                 16.039    

Slack (MET) :             16.192ns  (required time - arrival time)
  Source:                 design_1_i/fsm_commands_at_0/U0/s_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fsm_commands_at_0/U0/s_dir_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 1.251ns (33.458%)  route 2.488ns (66.542%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 18.746 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.754    -0.605    design_1_i/fsm_commands_at_0/U0/clk
    SLICE_X38Y41         FDRE                                         r  design_1_i/fsm_commands_at_0/U0/s_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.478    -0.127 r  design_1_i/fsm_commands_at_0/U0/s_counter_reg[2]/Q
                         net (fo=3, routed)           0.990     0.864    design_1_i/fsm_commands_at_0/U0/s_counter[2]
    SLICE_X40Y42         LUT4 (Prop_lut4_I3_O)        0.323     1.187 r  design_1_i/fsm_commands_at_0/U0/FSM_onehot_state[2]_i_5/O
                         net (fo=2, routed)           0.831     2.018    design_1_i/fsm_commands_at_0/U0/FSM_onehot_state[2]_i_5_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I2_O)        0.326     2.344 r  design_1_i/fsm_commands_at_0/U0/s_dir[0]_i_2/O
                         net (fo=1, routed)           0.666     3.010    design_1_i/fsm_commands_at_0/U0/s_dir
    SLICE_X38Y44         LUT5 (Prop_lut5_I1_O)        0.124     3.134 r  design_1_i/fsm_commands_at_0/U0/s_dir[0]_i_1/O
                         net (fo=1, routed)           0.000     3.134    design_1_i/fsm_commands_at_0/U0/s_dir[0]_i_1_n_0
    SLICE_X38Y44         FDRE                                         r  design_1_i/fsm_commands_at_0/U0/s_dir_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.578    18.746    design_1_i/fsm_commands_at_0/U0/clk
    SLICE_X38Y44         FDRE                                         r  design_1_i/fsm_commands_at_0/U0/s_dir_reg[0]/C
                         clock pessimism              0.625    19.371    
                         clock uncertainty           -0.126    19.246    
    SLICE_X38Y44         FDRE (Setup_fdre_C_D)        0.081    19.327    design_1_i/fsm_commands_at_0/U0/s_dir_reg[0]
  -------------------------------------------------------------------
                         required time                         19.327    
                         arrival time                          -3.134    
  -------------------------------------------------------------------
                         slack                                 16.192    

Slack (MET) :             16.234ns  (required time - arrival time)
  Source:                 design_1_i/fsm_commands_at_0/U0/s_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fsm_commands_at_0/U0/s_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 2.074ns (56.152%)  route 1.620ns (43.848%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 18.746 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.754    -0.605    design_1_i/fsm_commands_at_0/U0/clk
    SLICE_X38Y41         FDRE                                         r  design_1_i/fsm_commands_at_0/U0/s_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.478    -0.127 r  design_1_i/fsm_commands_at_0/U0/s_counter_reg[2]/Q
                         net (fo=3, routed)           0.766     0.639    design_1_i/fsm_commands_at_0/U0/s_counter[2]
    SLICE_X39Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     1.484 r  design_1_i/fsm_commands_at_0/U0/s_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.484    design_1_i/fsm_commands_at_0/U0/s_counter0_carry_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.598 r  design_1_i/fsm_commands_at_0/U0/s_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.598    design_1_i/fsm_commands_at_0/U0/s_counter0_carry__0_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.932 r  design_1_i/fsm_commands_at_0/U0/s_counter0_carry__1/O[1]
                         net (fo=1, routed)           0.854     2.786    design_1_i/fsm_commands_at_0/U0/in7[10]
    SLICE_X38Y43         LUT2 (Prop_lut2_I1_O)        0.303     3.089 r  design_1_i/fsm_commands_at_0/U0/s_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     3.089    design_1_i/fsm_commands_at_0/U0/s_counter[10]_i_1_n_0
    SLICE_X38Y43         FDRE                                         r  design_1_i/fsm_commands_at_0/U0/s_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.578    18.746    design_1_i/fsm_commands_at_0/U0/clk
    SLICE_X38Y43         FDRE                                         r  design_1_i/fsm_commands_at_0/U0/s_counter_reg[10]/C
                         clock pessimism              0.625    19.371    
                         clock uncertainty           -0.126    19.246    
    SLICE_X38Y43         FDRE (Setup_fdre_C_D)        0.077    19.323    design_1_i/fsm_commands_at_0/U0/s_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         19.323    
                         arrival time                          -3.089    
  -------------------------------------------------------------------
                         slack                                 16.234    

Slack (MET) :             16.270ns  (required time - arrival time)
  Source:                 design_1_i/fsm_commands_at_0/U0/s_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fsm_commands_at_0/U0/s_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.590ns  (logic 2.098ns (58.432%)  route 1.492ns (41.568%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 18.746 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.754    -0.605    design_1_i/fsm_commands_at_0/U0/clk
    SLICE_X38Y41         FDRE                                         r  design_1_i/fsm_commands_at_0/U0/s_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.478    -0.127 r  design_1_i/fsm_commands_at_0/U0/s_counter_reg[2]/Q
                         net (fo=3, routed)           0.766     0.639    design_1_i/fsm_commands_at_0/U0/s_counter[2]
    SLICE_X39Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     1.484 r  design_1_i/fsm_commands_at_0/U0/s_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.484    design_1_i/fsm_commands_at_0/U0/s_counter0_carry_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.598 r  design_1_i/fsm_commands_at_0/U0/s_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.598    design_1_i/fsm_commands_at_0/U0/s_counter0_carry__0_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.712 r  design_1_i/fsm_commands_at_0/U0/s_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.712    design_1_i/fsm_commands_at_0/U0/s_counter0_carry__1_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.934 r  design_1_i/fsm_commands_at_0/U0/s_counter0_carry__2/O[0]
                         net (fo=1, routed)           0.727     2.661    design_1_i/fsm_commands_at_0/U0/in7[13]
    SLICE_X40Y42         LUT2 (Prop_lut2_I1_O)        0.325     2.986 r  design_1_i/fsm_commands_at_0/U0/s_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     2.986    design_1_i/fsm_commands_at_0/U0/s_counter[13]_i_1_n_0
    SLICE_X40Y42         FDRE                                         r  design_1_i/fsm_commands_at_0/U0/s_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.578    18.746    design_1_i/fsm_commands_at_0/U0/clk
    SLICE_X40Y42         FDRE                                         r  design_1_i/fsm_commands_at_0/U0/s_counter_reg[13]/C
                         clock pessimism              0.588    19.334    
                         clock uncertainty           -0.126    19.209    
    SLICE_X40Y42         FDRE (Setup_fdre_C_D)        0.047    19.256    design_1_i/fsm_commands_at_0/U0/s_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         19.256    
                         arrival time                          -2.986    
  -------------------------------------------------------------------
                         slack                                 16.270    

Slack (MET) :             16.346ns  (required time - arrival time)
  Source:                 design_1_i/fsm_commands_at_0/U0/s_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fsm_commands_at_0/U0/s_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 1.984ns (54.770%)  route 1.638ns (45.230%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 18.746 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.754    -0.605    design_1_i/fsm_commands_at_0/U0/clk
    SLICE_X38Y41         FDRE                                         r  design_1_i/fsm_commands_at_0/U0/s_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.478    -0.127 r  design_1_i/fsm_commands_at_0/U0/s_counter_reg[2]/Q
                         net (fo=3, routed)           0.766     0.639    design_1_i/fsm_commands_at_0/U0/s_counter[2]
    SLICE_X39Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     1.484 r  design_1_i/fsm_commands_at_0/U0/s_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.484    design_1_i/fsm_commands_at_0/U0/s_counter0_carry_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.598 r  design_1_i/fsm_commands_at_0/U0/s_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.598    design_1_i/fsm_commands_at_0/U0/s_counter0_carry__0_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.820 r  design_1_i/fsm_commands_at_0/U0/s_counter0_carry__1/O[0]
                         net (fo=1, routed)           0.873     2.693    design_1_i/fsm_commands_at_0/U0/in7[9]
    SLICE_X38Y43         LUT2 (Prop_lut2_I1_O)        0.325     3.018 r  design_1_i/fsm_commands_at_0/U0/s_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     3.018    design_1_i/fsm_commands_at_0/U0/s_counter[9]_i_1_n_0
    SLICE_X38Y43         FDRE                                         r  design_1_i/fsm_commands_at_0/U0/s_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.578    18.746    design_1_i/fsm_commands_at_0/U0/clk
    SLICE_X38Y43         FDRE                                         r  design_1_i/fsm_commands_at_0/U0/s_counter_reg[9]/C
                         clock pessimism              0.625    19.371    
                         clock uncertainty           -0.126    19.246    
    SLICE_X38Y43         FDRE (Setup_fdre_C_D)        0.118    19.364    design_1_i/fsm_commands_at_0/U0/s_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         19.364    
                         arrival time                          -3.018    
  -------------------------------------------------------------------
                         slack                                 16.346    

Slack (MET) :             16.366ns  (required time - arrival time)
  Source:                 design_1_i/fsm_commands_at_0/U0/s_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fsm_commands_at_0/U0/s_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.602ns  (logic 1.982ns (55.032%)  route 1.620ns (44.968%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.754    -0.605    design_1_i/fsm_commands_at_0/U0/clk
    SLICE_X38Y41         FDRE                                         r  design_1_i/fsm_commands_at_0/U0/s_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.478    -0.127 r  design_1_i/fsm_commands_at_0/U0/s_counter_reg[2]/Q
                         net (fo=3, routed)           0.766     0.639    design_1_i/fsm_commands_at_0/U0/s_counter[2]
    SLICE_X39Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     1.484 r  design_1_i/fsm_commands_at_0/U0/s_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.484    design_1_i/fsm_commands_at_0/U0/s_counter0_carry_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.818 r  design_1_i/fsm_commands_at_0/U0/s_counter0_carry__0/O[1]
                         net (fo=1, routed)           0.854     2.672    design_1_i/fsm_commands_at_0/U0/in7[6]
    SLICE_X38Y42         LUT2 (Prop_lut2_I1_O)        0.325     2.997 r  design_1_i/fsm_commands_at_0/U0/s_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.997    design_1_i/fsm_commands_at_0/U0/s_counter[6]_i_1_n_0
    SLICE_X38Y42         FDRE                                         r  design_1_i/fsm_commands_at_0/U0/s_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.577    18.745    design_1_i/fsm_commands_at_0/U0/clk
    SLICE_X38Y42         FDRE                                         r  design_1_i/fsm_commands_at_0/U0/s_counter_reg[6]/C
                         clock pessimism              0.625    19.370    
                         clock uncertainty           -0.126    19.245    
    SLICE_X38Y42         FDRE (Setup_fdre_C_D)        0.118    19.363    design_1_i/fsm_commands_at_0/U0/s_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         19.363    
                         arrival time                          -2.997    
  -------------------------------------------------------------------
                         slack                                 16.366    

Slack (MET) :             16.443ns  (required time - arrival time)
  Source:                 design_1_i/fsm_commands_at_0/U0/s_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fsm_commands_at_0/U0/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.401ns  (logic 1.251ns (36.789%)  route 2.150ns (63.211%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.754    -0.605    design_1_i/fsm_commands_at_0/U0/clk
    SLICE_X38Y41         FDRE                                         r  design_1_i/fsm_commands_at_0/U0/s_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.478    -0.127 r  design_1_i/fsm_commands_at_0/U0/s_counter_reg[2]/Q
                         net (fo=3, routed)           0.990     0.864    design_1_i/fsm_commands_at_0/U0/s_counter[2]
    SLICE_X40Y42         LUT4 (Prop_lut4_I3_O)        0.323     1.187 r  design_1_i/fsm_commands_at_0/U0/FSM_onehot_state[2]_i_5/O
                         net (fo=2, routed)           0.822     2.009    design_1_i/fsm_commands_at_0/U0/FSM_onehot_state[2]_i_5_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I2_O)        0.326     2.335 r  design_1_i/fsm_commands_at_0/U0/FSM_onehot_state[2]_i_2/O
                         net (fo=3, routed)           0.337     2.672    design_1_i/fsm_commands_at_0/U0/FSM_onehot_state[2]_i_2_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.124     2.796 r  design_1_i/fsm_commands_at_0/U0/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.796    design_1_i/fsm_commands_at_0/U0/FSM_onehot_state[0]_i_1_n_0
    SLICE_X41Y43         FDRE                                         r  design_1_i/fsm_commands_at_0/U0/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.579    18.747    design_1_i/fsm_commands_at_0/U0/clk
    SLICE_X41Y43         FDRE                                         r  design_1_i/fsm_commands_at_0/U0/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.588    19.335    
                         clock uncertainty           -0.126    19.210    
    SLICE_X41Y43         FDRE (Setup_fdre_C_D)        0.029    19.239    design_1_i/fsm_commands_at_0/U0/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         19.239    
                         arrival time                          -2.796    
  -------------------------------------------------------------------
                         slack                                 16.443    

Slack (MET) :             16.444ns  (required time - arrival time)
  Source:                 design_1_i/fsm_commands_at_0/U0/s_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fsm_commands_at_0/U0/s_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 1.844ns (52.952%)  route 1.638ns (47.048%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.754    -0.605    design_1_i/fsm_commands_at_0/U0/clk
    SLICE_X38Y41         FDRE                                         r  design_1_i/fsm_commands_at_0/U0/s_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.478    -0.127 r  design_1_i/fsm_commands_at_0/U0/s_counter_reg[2]/Q
                         net (fo=3, routed)           0.766     0.639    design_1_i/fsm_commands_at_0/U0/s_counter[2]
    SLICE_X39Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     1.484 r  design_1_i/fsm_commands_at_0/U0/s_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.484    design_1_i/fsm_commands_at_0/U0/s_counter0_carry_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.706 r  design_1_i/fsm_commands_at_0/U0/s_counter0_carry__0/O[0]
                         net (fo=1, routed)           0.873     2.579    design_1_i/fsm_commands_at_0/U0/in7[5]
    SLICE_X38Y42         LUT2 (Prop_lut2_I1_O)        0.299     2.878 r  design_1_i/fsm_commands_at_0/U0/s_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     2.878    design_1_i/fsm_commands_at_0/U0/s_counter[5]_i_1_n_0
    SLICE_X38Y42         FDRE                                         r  design_1_i/fsm_commands_at_0/U0/s_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.577    18.745    design_1_i/fsm_commands_at_0/U0/clk
    SLICE_X38Y42         FDRE                                         r  design_1_i/fsm_commands_at_0/U0/s_counter_reg[5]/C
                         clock pessimism              0.625    19.370    
                         clock uncertainty           -0.126    19.245    
    SLICE_X38Y42         FDRE (Setup_fdre_C_D)        0.077    19.322    design_1_i/fsm_commands_at_0/U0/s_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                          -2.878    
  -------------------------------------------------------------------
                         slack                                 16.444    

Slack (MET) :             16.448ns  (required time - arrival time)
  Source:                 design_1_i/fsm_commands_at_0/U0/s_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fsm_commands_at_0/U0/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 1.251ns (36.821%)  route 2.147ns (63.179%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.754    -0.605    design_1_i/fsm_commands_at_0/U0/clk
    SLICE_X38Y41         FDRE                                         r  design_1_i/fsm_commands_at_0/U0/s_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.478    -0.127 r  design_1_i/fsm_commands_at_0/U0/s_counter_reg[2]/Q
                         net (fo=3, routed)           0.990     0.864    design_1_i/fsm_commands_at_0/U0/s_counter[2]
    SLICE_X40Y42         LUT4 (Prop_lut4_I3_O)        0.323     1.187 r  design_1_i/fsm_commands_at_0/U0/FSM_onehot_state[2]_i_5/O
                         net (fo=2, routed)           0.822     2.009    design_1_i/fsm_commands_at_0/U0/FSM_onehot_state[2]_i_5_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I2_O)        0.326     2.335 r  design_1_i/fsm_commands_at_0/U0/FSM_onehot_state[2]_i_2/O
                         net (fo=3, routed)           0.334     2.669    design_1_i/fsm_commands_at_0/U0/FSM_onehot_state[2]_i_2_n_0
    SLICE_X41Y43         LUT5 (Prop_lut5_I1_O)        0.124     2.793 r  design_1_i/fsm_commands_at_0/U0/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.793    design_1_i/fsm_commands_at_0/U0/FSM_onehot_state[1]_i_1_n_0
    SLICE_X41Y43         FDRE                                         r  design_1_i/fsm_commands_at_0/U0/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.579    18.747    design_1_i/fsm_commands_at_0/U0/clk
    SLICE_X41Y43         FDRE                                         r  design_1_i/fsm_commands_at_0/U0/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.588    19.335    
                         clock uncertainty           -0.126    19.210    
    SLICE_X41Y43         FDRE (Setup_fdre_C_D)        0.031    19.241    design_1_i/fsm_commands_at_0/U0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         19.241    
                         arrival time                          -2.793    
  -------------------------------------------------------------------
                         slack                                 16.448    

Slack (MET) :             16.462ns  (required time - arrival time)
  Source:                 design_1_i/fsm_commands_at_0/U0/s_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fsm_commands_at_0/U0/s_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 2.084ns (59.441%)  route 1.422ns (40.559%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 18.746 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.754    -0.605    design_1_i/fsm_commands_at_0/U0/clk
    SLICE_X38Y41         FDRE                                         r  design_1_i/fsm_commands_at_0/U0/s_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.478    -0.127 r  design_1_i/fsm_commands_at_0/U0/s_counter_reg[2]/Q
                         net (fo=3, routed)           0.766     0.639    design_1_i/fsm_commands_at_0/U0/s_counter[2]
    SLICE_X39Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     1.484 r  design_1_i/fsm_commands_at_0/U0/s_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.484    design_1_i/fsm_commands_at_0/U0/s_counter0_carry_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.598 r  design_1_i/fsm_commands_at_0/U0/s_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.598    design_1_i/fsm_commands_at_0/U0/s_counter0_carry__0_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.911 r  design_1_i/fsm_commands_at_0/U0/s_counter0_carry__1/O[3]
                         net (fo=1, routed)           0.656     2.567    design_1_i/fsm_commands_at_0/U0/in7[12]
    SLICE_X38Y43         LUT2 (Prop_lut2_I1_O)        0.334     2.901 r  design_1_i/fsm_commands_at_0/U0/s_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     2.901    design_1_i/fsm_commands_at_0/U0/s_counter[12]_i_1_n_0
    SLICE_X38Y43         FDRE                                         r  design_1_i/fsm_commands_at_0/U0/s_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.578    18.746    design_1_i/fsm_commands_at_0/U0/clk
    SLICE_X38Y43         FDRE                                         r  design_1_i/fsm_commands_at_0/U0/s_counter_reg[12]/C
                         clock pessimism              0.625    19.371    
                         clock uncertainty           -0.126    19.246    
    SLICE_X38Y43         FDRE (Setup_fdre_C_D)        0.118    19.364    design_1_i/fsm_commands_at_0/U0/s_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         19.364    
                         arrival time                          -2.901    
  -------------------------------------------------------------------
                         slack                                 16.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 design_1_i/div_freq_0/U0/s_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/div_freq_0/U0/s_f_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.566%)  route 0.085ns (31.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.592    -0.469    design_1_i/div_freq_0/U0/clk
    SLICE_X36Y46         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  design_1_i/div_freq_0/U0/s_counter_reg[5]/Q
                         net (fo=6, routed)           0.085    -0.243    design_1_i/div_freq_0/U0/s_counter[5]
    SLICE_X37Y46         LUT6 (Prop_lut6_I3_O)        0.045    -0.198 r  design_1_i/div_freq_0/U0/s_f_i_2/O
                         net (fo=1, routed)           0.000    -0.198    design_1_i/div_freq_0/U0/s_f_i_2_n_0
    SLICE_X37Y46         FDRE                                         r  design_1_i/div_freq_0/U0/s_f_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.861    -0.702    design_1_i/div_freq_0/U0/clk
    SLICE_X37Y46         FDRE                                         r  design_1_i/div_freq_0/U0/s_f_reg/C
                         clock pessimism              0.246    -0.456    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.092    -0.364    design_1_i/div_freq_0/U0/s_f_reg
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/div_freq_0/U0/s_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/div_freq_0/U0/s_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.485%)  route 0.143ns (43.516%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.592    -0.469    design_1_i/div_freq_0/U0/clk
    SLICE_X36Y46         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  design_1_i/div_freq_0/U0/s_counter_reg[0]/Q
                         net (fo=9, routed)           0.143    -0.185    design_1_i/div_freq_0/U0/s_counter[0]
    SLICE_X37Y46         LUT6 (Prop_lut6_I3_O)        0.045    -0.140 r  design_1_i/div_freq_0/U0/s_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    design_1_i/div_freq_0/U0/s_counter_0[3]
    SLICE_X37Y46         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.861    -0.702    design_1_i/div_freq_0/U0/clk
    SLICE_X37Y46         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[3]/C
                         clock pessimism              0.246    -0.456    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.092    -0.364    design_1_i/div_freq_0/U0/s_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/div_freq_0/U0/s_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/div_freq_0/U0/s_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.657%)  route 0.142ns (43.343%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.592    -0.469    design_1_i/div_freq_0/U0/clk
    SLICE_X36Y46         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  design_1_i/div_freq_0/U0/s_counter_reg[0]/Q
                         net (fo=9, routed)           0.142    -0.186    design_1_i/div_freq_0/U0/s_counter[0]
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.141 r  design_1_i/div_freq_0/U0/s_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.141    design_1_i/div_freq_0/U0/s_counter_0[1]
    SLICE_X37Y46         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.861    -0.702    design_1_i/div_freq_0/U0/clk
    SLICE_X37Y46         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[1]/C
                         clock pessimism              0.246    -0.456    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.091    -0.365    design_1_i/div_freq_0/U0/s_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 design_1_i/div_freq_rx_0/U0/s_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/div_freq_rx_0/U0/s_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.883%)  route 0.152ns (42.117%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.595    -0.466    design_1_i/div_freq_rx_0/U0/clk
    SLICE_X42Y47         FDRE                                         r  design_1_i/div_freq_rx_0/U0/s_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.302 r  design_1_i/div_freq_rx_0/U0/s_counter_reg[0]/Q
                         net (fo=6, routed)           0.152    -0.150    design_1_i/div_freq_rx_0/U0/s_counter[0]
    SLICE_X42Y46         LUT3 (Prop_lut3_I2_O)        0.045    -0.105 r  design_1_i/div_freq_rx_0/U0/s_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.105    design_1_i/div_freq_rx_0/U0/s_counter[2]_i_1_n_0
    SLICE_X42Y46         FDRE                                         r  design_1_i/div_freq_rx_0/U0/s_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.863    -0.700    design_1_i/div_freq_rx_0/U0/clk
    SLICE_X42Y46         FDRE                                         r  design_1_i/div_freq_rx_0/U0/s_counter_reg[2]/C
                         clock pessimism              0.249    -0.451    
    SLICE_X42Y46         FDRE (Hold_fdre_C_D)         0.120    -0.331    design_1_i/div_freq_rx_0/U0/s_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/div_freq_rx_0/U0/s_f_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/div_freq_rx_0/U0/s_f_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.458%)  route 0.161ns (43.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.595    -0.466    design_1_i/div_freq_rx_0/U0/clk
    SLICE_X42Y47         FDRE                                         r  design_1_i/div_freq_rx_0/U0/s_f_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.302 r  design_1_i/div_freq_rx_0/U0/s_f_reg/Q
                         net (fo=28, routed)          0.161    -0.141    design_1_i/div_freq_rx_0/U0/f
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.045    -0.096 r  design_1_i/div_freq_rx_0/U0/s_f_i_2/O
                         net (fo=1, routed)           0.000    -0.096    design_1_i/div_freq_rx_0/U0/s_f_i_2_n_0
    SLICE_X42Y47         FDRE                                         r  design_1_i/div_freq_rx_0/U0/s_f_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.864    -0.699    design_1_i/div_freq_rx_0/U0/clk
    SLICE_X42Y47         FDRE                                         r  design_1_i/div_freq_rx_0/U0/s_f_reg/C
                         clock pessimism              0.233    -0.466    
    SLICE_X42Y47         FDRE (Hold_fdre_C_D)         0.121    -0.345    design_1_i/div_freq_rx_0/U0/s_f_reg
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/div_freq_0/U0/s_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/div_freq_0/U0/s_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.049%)  route 0.171ns (47.951%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.592    -0.469    design_1_i/div_freq_0/U0/clk
    SLICE_X37Y46         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  design_1_i/div_freq_0/U0/s_counter_reg[3]/Q
                         net (fo=7, routed)           0.171    -0.157    design_1_i/div_freq_0/U0/s_counter[3]
    SLICE_X36Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.112 r  design_1_i/div_freq_0/U0/s_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.112    design_1_i/div_freq_0/U0/s_counter_0[5]
    SLICE_X36Y46         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.861    -0.702    design_1_i/div_freq_0/U0/clk
    SLICE_X36Y46         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[5]/C
                         clock pessimism              0.246    -0.456    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.092    -0.364    design_1_i/div_freq_0/U0/s_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/fsm_commands_at_0/U0/s_commands_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fsm_commands_at_0/U0/s_commands_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.592    -0.469    design_1_i/fsm_commands_at_0/U0/clk
    SLICE_X39Y45         FDRE                                         r  design_1_i/fsm_commands_at_0/U0/s_commands_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  design_1_i/fsm_commands_at_0/U0/s_commands_out_reg[0]/Q
                         net (fo=2, routed)           0.168    -0.160    design_1_i/fsm_commands_at_0/U0/commands_out[0]
    SLICE_X39Y45         LUT5 (Prop_lut5_I0_O)        0.045    -0.115 r  design_1_i/fsm_commands_at_0/U0/s_commands_out[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.115    design_1_i/fsm_commands_at_0/U0/s_commands_out[0]_i_1_n_0
    SLICE_X39Y45         FDRE                                         r  design_1_i/fsm_commands_at_0/U0/s_commands_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.861    -0.702    design_1_i/fsm_commands_at_0/U0/clk
    SLICE_X39Y45         FDRE                                         r  design_1_i/fsm_commands_at_0/U0/s_commands_out_reg[0]/C
                         clock pessimism              0.233    -0.469    
    SLICE_X39Y45         FDRE (Hold_fdre_C_D)         0.091    -0.378    design_1_i/fsm_commands_at_0/U0/s_commands_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/fsm_commands_at_0/U0/s_commands_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fsm_commands_at_0/U0/s_commands_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.615%)  route 0.174ns (48.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.592    -0.469    design_1_i/fsm_commands_at_0/U0/clk
    SLICE_X39Y45         FDRE                                         r  design_1_i/fsm_commands_at_0/U0/s_commands_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  design_1_i/fsm_commands_at_0/U0/s_commands_out_reg[1]/Q
                         net (fo=2, routed)           0.174    -0.154    design_1_i/fsm_commands_at_0/U0/commands_out[1]
    SLICE_X39Y45         LUT5 (Prop_lut5_I0_O)        0.045    -0.109 r  design_1_i/fsm_commands_at_0/U0/s_commands_out[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.109    design_1_i/fsm_commands_at_0/U0/s_commands_out[1]_i_1_n_0
    SLICE_X39Y45         FDRE                                         r  design_1_i/fsm_commands_at_0/U0/s_commands_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.861    -0.702    design_1_i/fsm_commands_at_0/U0/clk
    SLICE_X39Y45         FDRE                                         r  design_1_i/fsm_commands_at_0/U0/s_commands_out_reg[1]/C
                         clock pessimism              0.233    -0.469    
    SLICE_X39Y45         FDRE (Hold_fdre_C_D)         0.092    -0.377    design_1_i/fsm_commands_at_0/U0/s_commands_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 design_1_i/div_freq_0/U0/s_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/div_freq_0/U0/s_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.873%)  route 0.180ns (49.127%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.565    -0.496    design_1_i/div_freq_0/U0/clk
    SLICE_X35Y46         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.355 f  design_1_i/div_freq_0/U0/s_counter_reg[4]/Q
                         net (fo=6, routed)           0.180    -0.175    design_1_i/div_freq_0/U0/s_counter[4]
    SLICE_X35Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.130 r  design_1_i/div_freq_0/U0/s_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    design_1_i/div_freq_0/U0/s_counter_0[7]
    SLICE_X35Y46         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.834    -0.729    design_1_i/div_freq_0/U0/clk
    SLICE_X35Y46         FDRE                                         r  design_1_i/div_freq_0/U0/s_counter_reg[7]/C
                         clock pessimism              0.233    -0.496    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.092    -0.404    design_1_i/div_freq_0/U0/s_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 design_1_i/fsm_commands_at_0/U0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fsm_commands_at_0/U0/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.592    -0.469    design_1_i/fsm_commands_at_0/U0/clk
    SLICE_X38Y44         FDRE                                         r  design_1_i/fsm_commands_at_0/U0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.305 r  design_1_i/fsm_commands_at_0/U0/FSM_onehot_state_reg[2]/Q
                         net (fo=23, routed)          0.187    -0.117    design_1_i/fsm_commands_at_0/U0/FSM_onehot_state_reg_n_0_[2]
    SLICE_X38Y44         LUT6 (Prop_lut6_I0_O)        0.045    -0.072 r  design_1_i/fsm_commands_at_0/U0/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.072    design_1_i/fsm_commands_at_0/U0/FSM_onehot_state[2]_i_1_n_0
    SLICE_X38Y44         FDRE                                         r  design_1_i/fsm_commands_at_0/U0/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.861    -0.702    design_1_i/fsm_commands_at_0/U0/clk
    SLICE_X38Y44         FDRE                                         r  design_1_i/fsm_commands_at_0/U0/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.233    -0.469    
    SLICE_X38Y44         FDRE (Hold_fdre_C_D)         0.120    -0.349    design_1_i/fsm_commands_at_0/U0/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y46     design_1_i/div_freq_0/U0/s_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X37Y46     design_1_i/div_freq_0/U0/s_counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y46     design_1_i/div_freq_0/U0/s_counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X37Y46     design_1_i/div_freq_0/U0/s_counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y46     design_1_i/div_freq_0/U0/s_counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y46     design_1_i/div_freq_0/U0/s_counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y46     design_1_i/div_freq_0/U0/s_counter_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X37Y46     design_1_i/div_freq_0/U0/s_f_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y47     design_1_i/div_freq_rx_0/U0/s_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y47     design_1_i/div_freq_rx_0/U0/s_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y46     design_1_i/div_freq_rx_0/U0/s_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y47     design_1_i/div_freq_rx_0/U0/s_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y47     design_1_i/div_freq_rx_0/U0/s_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y47     design_1_i/div_freq_rx_0/U0/s_f_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y43     design_1_i/fsm_commands_at_0/U0/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y43     design_1_i/fsm_commands_at_0/U0/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y42     design_1_i/fsm_commands_at_0/U0/s_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y42     design_1_i/fsm_commands_at_0/U0/s_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y46     design_1_i/div_freq_0/U0/s_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y46     design_1_i/div_freq_0/U0/s_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y46     design_1_i/div_freq_0/U0/s_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y46     design_1_i/div_freq_0/U0/s_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y46     design_1_i/div_freq_0/U0/s_counter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y46     design_1_i/div_freq_0/U0/s_counter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y46     design_1_i/div_freq_0/U0/s_counter_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y46     design_1_i/div_freq_0/U0/s_f_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y47     design_1_i/div_freq_rx_0/U0/s_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y47     design_1_i/div_freq_rx_0/U0/s_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       27.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         30.000      27.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         30.000      28.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         30.000      28.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       30.000      70.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       30.000      183.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



