$date
	Tue Feb 25 06:18:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module processor_tb $end
$var wire 32 ! write_reg_data [31:0] $end
$var wire 5 " write_reg_addr [4:0] $end
$var wire 32 # reg2_data [31:0] $end
$var wire 5 $ reg2_addr [4:0] $end
$var wire 32 % reg1_data [31:0] $end
$var wire 5 & reg1_addr [4:0] $end
$var wire 32 ' prog_count [31:0] $end
$var wire 6 ( instr_opcode [5:0] $end
$var reg 1 ) clk $end
$var reg 1 * rst $end
$var integer 32 + passedTests [31:0] $end
$var integer 32 , totalTests [31:0] $end
$scope module uut $end
$var wire 32 - PC [31:0] $end
$var wire 1 ) clk $end
$var wire 5 . dst_addr [4:0] $end
$var wire 32 / dst_data [31:0] $end
$var wire 6 0 opcode [5:0] $end
$var wire 1 * rst $end
$var wire 16 1 s0 [15:0] $end
$var wire 1 2 s5 $end
$var wire 5 3 src1_addr [4:0] $end
$var wire 32 4 src1_out [31:0] $end
$var wire 5 5 src2_addr [4:0] $end
$var wire 32 6 src2_out [31:0] $end
$var wire 1 7 zero $end
$var wire 1 8 writeen $end
$var wire 1 9 str $end
$var wire 32 : src2_out_temp [31:0] $end
$var wire 5 ; src2_addr_temp [4:0] $end
$var wire 32 < src1_out_temp [31:0] $end
$var wire 5 = src1_addr_temp [4:0] $end
$var wire 32 > signex [31:0] $end
$var wire 32 ? s9 [31:0] $end
$var wire 8 @ s8 [7:0] $end
$var wire 8 A s7 [7:0] $end
$var wire 32 B s6 [31:0] $end
$var wire 32 C s4 [31:0] $end
$var wire 32 D s3 [31:0] $end
$var wire 6 E s2 [5:0] $end
$var wire 16 F s10 [15:0] $end
$var wire 5 G s1 [4:0] $end
$var wire 1 H regdst $end
$var wire 6 I opcode_temp [5:0] $end
$var wire 1 J memtoreg $end
$var wire 1 K ld $end
$var wire 32 L dst_data_temp [31:0] $end
$var wire 5 M dst_addr_temp [4:0] $end
$var wire 32 N datain [31:0] $end
$var wire 1 O branch $end
$var wire 1 P alusrc $end
$var wire 32 Q aluout [31:0] $end
$var wire 2 R aluop [1:0] $end
$var wire 4 S alucontrol [3:0] $end
$var wire 32 T PC_temp [31:0] $end
$var wire 32 U \1D [31:0] $end
$scope module DIG_BitExtender_i9 $end
$var wire 16 V in [15:0] $end
$var wire 32 W out [31:0] $end
$var parameter 32 X inputBits $end
$var parameter 32 Y outputBits $end
$upscope $end
$scope module DIG_RAMDualAccess_i7 $end
$var wire 8 Z \1A [7:0] $end
$var wire 8 [ \2A [7:0] $end
$var wire 32 \ \2D [31:0] $end
$var wire 1 ) C $end
$var wire 1 9 str $end
$var wire 1 K ld $end
$var wire 32 ] \1Din [31:0] $end
$var wire 32 ^ \1D [31:0] $end
$var parameter 32 _ AddrBits $end
$var parameter 32 ` Bits $end
$upscope $end
$scope module Mux_2x1_NBits_i10 $end
$var wire 5 a in_0 [4:0] $end
$var wire 5 b in_1 [4:0] $end
$var wire 1 H sel $end
$var parameter 32 c Bits $end
$var reg 5 d out [4:0] $end
$upscope $end
$scope module Mux_2x1_NBits_i12 $end
$var wire 32 e in_1 [31:0] $end
$var wire 1 J sel $end
$var wire 32 f in_0 [31:0] $end
$var parameter 32 g Bits $end
$var reg 32 h out [31:0] $end
$upscope $end
$scope module Mux_2x1_NBits_i4 $end
$var wire 32 i in_1 [31:0] $end
$var wire 1 P sel $end
$var wire 32 j in_0 [31:0] $end
$var parameter 32 k Bits $end
$var reg 32 l out [31:0] $end
$upscope $end
$scope module Mux_2x1_NBits_i5 $end
$var wire 1 2 sel $end
$var wire 32 m in_1 [31:0] $end
$var wire 32 n in_0 [31:0] $end
$var parameter 32 o Bits $end
$var reg 32 p out [31:0] $end
$upscope $end
$scope module alu_control_i11 $end
$var wire 6 q funct [5:0] $end
$var wire 2 r alu_op [1:0] $end
$var reg 4 s alu_control [3:0] $end
$upscope $end
$scope module alu_i2 $end
$var wire 32 t B [31:0] $end
$var wire 4 u alu_control [3:0] $end
$var wire 32 v A [31:0] $end
$var reg 32 w result [31:0] $end
$var reg 32 x temp [31:0] $end
$var reg 1 y zero $end
$upscope $end
$scope module alu_i3 $end
$var wire 32 z B [31:0] $end
$var wire 4 { alu_control [3:0] $end
$var wire 32 | A [31:0] $end
$var reg 32 } result [31:0] $end
$var reg 32 ~ temp [31:0] $end
$var reg 1 7 zero $end
$upscope $end
$scope module alu_i6 $end
$var wire 32 !" A [31:0] $end
$var wire 32 "" B [31:0] $end
$var wire 4 #" alu_control [3:0] $end
$var reg 32 $" result [31:0] $end
$var reg 32 %" temp [31:0] $end
$var reg 1 &" zero $end
$upscope $end
$scope module control_unit_i8 $end
$var wire 6 '" instr_op [5:0] $end
$var reg 2 (" alu_op [1:0] $end
$var reg 1 P alu_src $end
$var reg 1 O branch $end
$var reg 1 K mem_read $end
$var reg 1 J mem_to_reg $end
$var reg 1 9 mem_write $end
$var reg 1 H reg_dst $end
$var reg 1 8 reg_write $end
$upscope $end
$scope module cpu_registers_i1 $end
$var wire 1 ) clk $end
$var wire 32 )" data_in [31:0] $end
$var wire 5 *" dst_addr [4:0] $end
$var wire 1 * rst $end
$var wire 5 +" src1_addr [4:0] $end
$var wire 32 ," src1_out [31:0] $end
$var wire 5 -" src2_addr [4:0] $end
$var wire 32 ." src2_out [31:0] $end
$var wire 1 8 write_en $end
$var integer 32 /" i [31:0] $end
$upscope $end
$scope module gen_register_i0 $end
$var wire 1 ) clk $end
$var wire 32 0" data_in [31:0] $end
$var wire 1 * rst $end
$var wire 1 ) write_en $end
$var parameter 32 1" WORD_SIZE $end
$var reg 32 2" data_out [31:0] $end
$upscope $end
$upscope $end
$scope task test_case $end
$var reg 6 3" instr_opcode_exp [5:0] $end
$var reg 32 4" prog_count_exp [31:0] $end
$var reg 5 5" reg1_addr_exp [4:0] $end
$var reg 32 6" reg1_data_exp [31:0] $end
$var reg 5 7" reg2_addr_exp [4:0] $end
$var reg 32 8" reg2_data_exp [31:0] $end
$var reg 5 9" write_reg_addr_exp [4:0] $end
$var reg 32 :" write_reg_data_exp [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 1"
b100000 o
b100000 k
b100000 g
b101 c
b100000 `
b1000 _
b100000 Y
b10000 X
$end
#0
$dumpvars
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
b0 2"
b100 0"
bx /"
bx ."
b10 -"
bx ,"
b0 +"
b10 *"
bx )"
b0 ("
b100011 '"
0&"
bx %"
b100011 $"
b10 #"
b11111 ""
b100 !"
bx ~
bx }
bx |
b10 {
b11111 z
0y
bx x
b100 w
b0 v
b10 u
b100 t
b10 s
b0 r
b11111 q
b100 p
b100 n
b100011 m
b11111 l
bx j
b11111 i
bx h
bx f
bx e
b10 d
b0 b
b10 a
bx ^
bx ]
b10001100000000100000000000011111 \
b0 [
bx Z
b11111 W
b11111 V
bx U
b0 T
b10 S
b0 R
bx Q
1P
0O
b100 N
b10 M
bx L
1K
1J
b100011 I
0H
b0 G
b11111 F
b11111 E
b11111 D
b100 C
b100011 B
bx A
b0 @
b10001100000000100000000000011111 ?
b11111 >
b0 =
bx <
b10 ;
bx :
09
18
x7
bx 6
b10 5
bx 4
b0 3
02
b11111 1
b100011 0
bx /
b10 .
b0 -
b0 ,
b0 +
1*
0)
b100011 (
b0 '
b0 &
bx %
b10 $
bx #
b10 "
bx !
$end
#50000
b1010110 !
b1010110 /
b1010110 L
b1010110 h
b1010110 )"
b1010110 U
b1010110 ^
b1010110 e
b11111 A
b11111 Z
07
b11111 Q
b11111 f
b11111 }
b0 #
b0 6
b0 :
b0 ]
b0 j
b0 ."
b0 %
b0 4
b0 <
b0 |
b0 ,"
b100000 /"
1)
#95000
0*
#100000
b1010110 :"
b10 9"
b0 8"
b10 7"
b0 6"
b0 5"
b100011 3"
b0 4"
0)
#150000
b10101100 A
b10101100 Z
b10101100 !
b10101100 /
b10101100 L
b10101100 h
b10101100 )"
bz U
bz ^
bz e
b100000 E
b100000 q
b1010110 D
b1010110 l
b1010110 z
b11 "
b11 .
b11 M
b11 d
b11 *"
b10101100 Q
b10101100 f
b10101100 }
b10 R
b10 r
b10 ("
1H
18
0P
0J
0K
b1100000100000 >
b1100000100000 W
b1100000100000 i
b1100000100000 ""
b1100000100000 1
b1100000100000 V
b1100000100000 F
b11 G
b11 b
b1010110 %
b1010110 4
b1010110 <
b1010110 |
b1010110 ,"
b10 &
b10 3
b10 =
b10 +"
b0 (
b0 0
b0 I
b0 '"
b1000 N
b1000 p
b1000 0"
b1100000101000 B
b1100000101000 m
b1100000101000 $"
b10000100001100000100000 ?
b10000100001100000100000 \
b1 @
b1 [
b1000 C
b1000 n
b1000 w
b1000 !"
b100 '
b100 -
b100 T
b100 v
b100 2"
b1010110 #
b1010110 6
b1010110 :
b1010110 ]
b1010110 j
b1010110 ."
b1 +
b1 ,
1)
#200000
0)
#250000
b10000100 A
b10000100 Z
b10000100 !
b10000100 /
b10000100 L
b10000100 h
b10000100 )"
b100 E
b100 q
b10000100 D
b10000100 l
b10000100 z
b10000100 Q
b10000100 f
b10000100 }
19
1P
08
b0 R
b0 r
b0 ("
0H
b10000100 >
b10000100 W
b10000100 i
b10000100 ""
b10000100 1
b10000100 V
b10000100 F
b0 G
b0 b
b10101100 #
b10101100 6
b10101100 :
b10101100 ]
b10101100 j
b10101100 ."
b11 $
b11 5
b11 ;
b11 a
b11 -"
b0 %
b0 4
b0 <
b0 |
b0 ,"
b0 &
b0 3
b0 =
b0 +"
b101011 (
b101011 0
b101011 I
b101011 '"
b1100 N
b1100 p
b1100 0"
b10010000 B
b10010000 m
b10010000 $"
b10101100000000110000000010000100 ?
b10101100000000110000000010000100 \
b10 @
b10 [
b1100 C
b1100 n
b1100 w
b1100 !"
b1000 '
b1000 -
b1000 T
b1000 v
b1000 2"
b10 +
b10 ,
1)
b10101100 :"
b11 9"
b1010110 8"
b1010110 6"
b10 5"
b0 3"
b100 4"
#300000
0)
#350000
b1010110 A
b1010110 Z
b1010110 !
b1010110 /
b1010110 L
b1010110 h
b1010110 )"
b110 S
b110 s
b110 {
b100010 E
b100010 q
b100 "
b100 .
b100 M
b100 d
b100 *"
b1010110 D
b1010110 l
b1010110 z
b1010110 Q
b1010110 f
b1010110 }
b10 R
b10 r
b10 ("
18
1H
0P
09
b10000000100010 >
b10000000100010 W
b10000000100010 i
b10000000100010 ""
b10000000100010 1
b10000000100010 V
b10000000100010 F
b100 G
b100 b
b1010110 #
b1010110 6
b1010110 :
b1010110 ]
b1010110 j
b1010110 ."
b10 $
b10 5
b10 ;
b10 a
b10 -"
b10101100 %
b10101100 4
b10101100 <
b10101100 |
b10101100 ,"
b11 &
b11 3
b11 =
b11 +"
b0 (
b0 0
b0 I
b0 '"
b10000 N
b10000 p
b10000 0"
b10000000110010 B
b10000000110010 m
b10000000110010 $"
b11000100010000000100010 ?
b11000100010000000100010 \
b11 @
b11 [
b10000 C
b10000 n
b10000 w
b10000 !"
b1100 '
b1100 -
b1100 T
b1100 v
b1100 2"
b11 +
b11 ,
1)
b10000100 :"
b10101100 8"
b11 7"
b0 6"
b0 5"
b101011 3"
b1000 4"
#400000
0)
#450000
b10111000 A
b10111000 Z
b10111000 !
b10111000 /
b10111000 L
b10111000 h
b10111000 )"
b10111000 Q
b10111000 f
b10111000 }
b10 S
b10 s
b10 {
b1100 E
b1100 q
b101 "
b101 .
b101 M
b101 d
b101 *"
b1100 D
b1100 l
b1100 z
1P
18
b0 R
b0 r
b0 ("
0H
b1100 >
b1100 W
b1100 i
b1100 ""
b1100 1
b1100 V
b1100 F
b0 G
b0 b
b0 #
b0 6
b0 :
b0 ]
b0 j
b0 ."
b101 $
b101 5
b101 ;
b101 a
b101 -"
b1000 (
b1000 0
b1000 I
b1000 '"
b10100 N
b10100 p
b10100 0"
b100000 B
b100000 m
b100000 $"
b100000011001010000000000001100 ?
b100000011001010000000000001100 \
b100 @
b100 [
b10100 C
b10100 n
b10100 w
b10100 !"
b10000 '
b10000 -
b10000 T
b10000 v
b10000 2"
b100 +
b100 ,
1)
b1010110 :"
b100 9"
b1010110 8"
b10 7"
b10101100 6"
b11 5"
b0 3"
b1100 4"
#500000
0)
#550000
b10101000 A
b10101000 Z
b10101000 !
b10101000 /
b10101000 L
b10101000 h
b10101000 )"
b0 S
b0 s
b0 {
b100100 E
b100100 q
b110 "
b110 .
b110 M
b110 d
b110 *"
b10101100 D
b10101100 l
b10101100 z
b10101000 Q
b10101000 f
b10101000 }
b10 R
b10 r
b10 ("
1H
18
0P
b11000000100100 >
b11000000100100 W
b11000000100100 i
b11000000100100 ""
b11000000100100 1
b11000000100100 V
b11000000100100 F
b110 G
b110 b
b11 $
b11 5
b11 ;
b11 a
b11 -"
b10111000 %
b10111000 4
b10111000 <
b10111000 |
b10111000 ,"
b101 &
b101 3
b101 =
b101 +"
b0 (
b0 0
b0 I
b0 '"
b11000 N
b11000 p
b11000 0"
b11000000111100 B
b11000000111100 m
b11000000111100 $"
b101000110011000000100100 ?
b101000110011000000100100 \
b101 @
b101 [
b11000 C
b11000 n
b11000 w
b11000 !"
b10100 '
b10100 -
b10100 T
b10100 v
b10100 2"
b10101100 #
b10101100 6
b10101100 :
b10101100 ]
b10101100 j
b10101100 ."
b101 +
b101 ,
1)
b10111000 :"
b101 9"
b0 8"
b101 7"
b1000 3"
b10000 4"
#600000
0)
#650000
b11111110 A
b11111110 Z
b11111110 !
b11111110 /
b11111110 L
b11111110 h
b11111110 )"
b1 S
b1 s
b1 {
07
b11111110 Q
b11111110 f
b11111110 }
b100101 E
b100101 q
b111 "
b111 .
b111 M
b111 d
b111 *"
b1010110 D
b1010110 l
b1010110 z
b11100000100101 >
b11100000100101 W
b11100000100101 i
b11100000100101 ""
b11100000100101 1
b11100000100101 V
b11100000100101 F
b111 G
b111 b
b1010110 #
b1010110 6
b1010110 :
b1010110 ]
b1010110 j
b1010110 ."
b10 $
b10 5
b10 ;
b10 a
b10 -"
b10101000 %
b10101000 4
b10101000 <
b10101000 |
b10101000 ,"
b110 &
b110 3
b110 =
b110 +"
b11100 N
b11100 p
b11100 0"
b11100001000001 B
b11100001000001 m
b11100001000001 $"
b110000100011100000100101 ?
b110000100011100000100101 \
b110 @
b110 [
b11100 C
b11100 n
b11100 w
b11100 !"
b11000 '
b11000 -
b11000 T
b11000 v
b11000 2"
b110 +
b110 ,
1)
b10101000 :"
b110 9"
b10101100 8"
b11 7"
b10111000 6"
b101 5"
b0 3"
b10100 4"
#700000
0)
#750000
b1 A
b1 Z
b11111111111111111111111100000001 !
b11111111111111111111111100000001 /
b11111111111111111111111100000001 L
b11111111111111111111111100000001 h
b11111111111111111111111100000001 )"
b11111111111111111111111100000001 Q
b11111111111111111111111100000001 f
b11111111111111111111111100000001 }
b1100 S
b1100 s
b1100 {
b100111 E
b100111 q
b1000 "
b1000 .
b1000 M
b1000 d
b1000 *"
b100000000100111 >
b100000000100111 W
b100000000100111 i
b100000000100111 ""
b100000000100111 1
b100000000100111 V
b100000000100111 F
b1000 G
b1000 b
b100000 N
b100000 p
b100000 0"
b100000001000111 B
b100000001000111 m
b100000001000111 $"
b110000100100000000100111 ?
b110000100100000000100111 \
b111 @
b111 [
b100000 C
b100000 n
b100000 w
b100000 !"
b11100 '
b11100 -
b11100 T
b11100 v
b11100 2"
b111 +
b111 ,
1)
b11111110 :"
b111 9"
b1010110 8"
b10 7"
b10101000 6"
b110 5"
b11000 4"
#800000
0)
#850000
b0 A
b0 Z
b0 !
b0 /
b0 L
b0 h
b0 )"
17
b0 Q
b0 f
b0 }
b111 S
b111 s
b111 {
b101010 E
b101010 q
b110 "
b110 .
b110 M
b110 d
b110 *"
b11000000101010 >
b11000000101010 W
b11000000101010 i
b11000000101010 ""
b11000000101010 1
b11000000101010 V
b11000000101010 F
b110 G
b110 b
b100 $
b100 5
b100 ;
b100 a
b100 -"
b10111000 %
b10111000 4
b10111000 <
b10111000 |
b10111000 ,"
b101 &
b101 3
b101 =
b101 +"
b100100 N
b100100 p
b100100 0"
b11000001001110 B
b11000001001110 m
b11000001001110 $"
b101001000011000000101010 ?
b101001000011000000101010 \
b1000 @
b1000 [
b100100 C
b100100 n
b100100 w
b100100 !"
b100000 '
b100000 -
b100000 T
b100000 v
b100000 2"
b1000 +
b1000 ,
1)
b11111111111111111111111100000001 :"
b1000 9"
b11100 4"
#900000
0)
#950000
b10111000 A
b10111000 Z
b10111000 !
b10111000 /
b10111000 L
b10111000 h
b10111000 )"
07
b10111000 Q
b10111000 f
b10111000 }
02
b110 S
b110 s
b110 {
b111000 E
b111000 q
b11111 "
b11111 .
b11111 M
b11111 d
b11111 *"
b0 D
b0 l
b0 z
1O
08
b1 R
b1 r
b1 ("
1H
b11111111111111111111111111111000 >
b11111111111111111111111111111000 W
b11111111111111111111111111111000 i
b11111111111111111111111111111000 ""
b1111111111111000 1
b1111111111111000 V
b1111111111111000 F
b11111 G
b11111 b
b0 #
b0 6
b0 :
b0 ]
b0 j
b0 ."
b0 $
b0 5
b0 ;
b0 a
b0 -"
b100 (
b100 0
b100 I
b100 '"
b101000 N
b101000 p
b101000 0"
b100000 B
b100000 m
b100000 $"
b10000101000001111111111111000 ?
b10000101000001111111111111000 \
b1001 @
b1001 [
b101000 C
b101000 n
b101000 w
b101000 !"
b100100 '
b100100 -
b100100 T
b100100 v
b100100 2"
b1001 +
b1001 ,
1)
b0 :"
b110 9"
b100 7"
b10111000 6"
b101 5"
b100000 4"
#1000000
0)
#1050000
b10000100 A
b10000100 Z
b10101100 U
b10101100 ^
b10101100 e
b10101100 !
b10101100 /
b10101100 L
b10101100 h
b10101100 )"
b10 S
b10 s
b10 {
b100 E
b100 q
b1000 "
b1000 .
b1000 M
b1000 d
b1000 *"
b10000100 D
b10000100 l
b10000100 z
07
b10000100 Q
b10000100 f
b10000100 }
1K
18
1J
1P
b0 R
b0 r
b0 ("
0O
0H
b10000100 >
b10000100 W
b10000100 i
b10000100 ""
b10000100 1
b10000100 V
b10000100 F
b0 G
b0 b
b11111111111111111111111100000001 #
b11111111111111111111111100000001 6
b11111111111111111111111100000001 :
b11111111111111111111111100000001 ]
b11111111111111111111111100000001 j
b11111111111111111111111100000001 ."
b1000 $
b1000 5
b1000 ;
b1000 a
b1000 -"
b0 %
b0 4
b0 <
b0 |
b0 ,"
b0 &
b0 3
b0 =
b0 +"
b100011 (
b100011 0
b100011 I
b100011 '"
b101100 N
b101100 p
b101100 0"
b10110000 B
b10110000 m
b10110000 $"
b10001100000010000000000010000100 ?
b10001100000010000000000010000100 \
b1010 @
b1010 [
b101100 C
b101100 n
b101100 w
b101100 !"
b101000 '
b101000 -
b101000 T
b101000 v
b101000 2"
b1010 +
b1010 ,
1)
b10111000 :"
b11111 9"
b0 8"
b0 7"
b100 3"
b100100 4"
#1100000
0)
#1150000
b0 A
b0 Z
17
b0 Q
b0 f
b0 }
b0 !
b0 /
b0 L
b0 h
b0 )"
bz U
bz ^
bz e
b0 E
b0 q
b0 "
b0 .
b0 M
b0 d
b0 *"
b0 D
b0 l
b0 z
b10 R
b10 r
b10 ("
1H
18
0P
0J
0K
b0 >
b0 W
b0 i
b0 ""
b0 1
b0 V
b0 F
b0 $
b0 5
b0 ;
b0 a
b0 -"
b0 (
b0 0
b0 I
b0 '"
b110000 N
b110000 p
b110000 0"
b110000 B
b110000 m
b110000 $"
b0 ?
b0 \
b1011 @
b1011 [
b110000 C
b110000 n
b110000 w
b110000 !"
b101100 '
b101100 -
b101100 T
b101100 v
b101100 2"
b0 #
b0 6
b0 :
b0 ]
b0 j
b0 ."
b1011 +
b1011 ,
1)
b10101100 :"
b1000 9"
b11111111111111111111111100000001 8"
b1000 7"
b0 6"
b0 5"
b100011 3"
b101000 4"
