#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55a0127f5b40 .scope module, "UFIB_tb" "UFIB_tb" 2 9;
 .timescale -9 -12;
P_0x55a012914d00 .param/l "lpBlockAdrsWidth" 1 2 52, +C4<00000000000000000000000000000001>;
P_0x55a012914d40 .param/l "lpBlockConnectNum" 1 2 51, +C4<00000000000000000000000000000010>;
P_0x55a012914d80 .param/l "lpCsrAdrsWidth" 1 2 53, +C4<00000000000000000000000000010000>;
P_0x55a012914dc0 .param/l "lpMCBAdrsMap" 1 2 61, C4<1>;
P_0x55a012914e00 .param/l "lpMCBCsrActiveWidth" 1 2 74, +C4<00000000000000000000000000001000>;
P_0x55a012914e40 .param/l "lpMUfiAdrsWidth" 1 2 149, +C4<0000000000000000000000000000000000000000000000000000000000100000>;
P_0x55a012914e80 .param/l "lpMUfiDqWidth" 1 2 148, +C4<0000000000000000000000000000000000000000000000000000000000010000>;
P_0x55a012914ec0 .param/l "lpNullActiveWidth" 1 2 75, +C4<00000000000000000000000000001000>;
P_0x55a012914f00 .param/l "lpNullAdrsMap" 1 2 62, C4<0>;
P_0x55a012914f40 .param/l "lpRAMAdrsMap" 1 2 59, C4<1>;
P_0x55a012914f80 .param/l "lpRAMCsrActiveWidth" 1 2 72, +C4<00000000000000000000000000001000>;
P_0x55a012914fc0 .param/l "lpRamAdrsWidth" 1 2 142, +C4<00000000000000000000000000001000>;
P_0x55a012915000 .param/l "lpRamDepth" 1 2 16, +C4<00000000000000000000000100000000>;
P_0x55a012915040 .param/l "lpRamDqWidth" 1 2 143, +C4<00000000000000000000000000010000>;
P_0x55a012915080 .param/l "lpSCLKCycle" 1 2 26, +C4<00000000000000000000000000000010>;
P_0x55a0129150c0 .param/l "lpSUsiBusWidth" 1 2 54, +C4<0000000000000000000000000000000000000000000000000000000001000000>;
P_0x55a012915100 .param/l "lpUfiAdrsBusWidth" 1 2 145, +C4<00000000000000000000000000100000>;
P_0x55a012915140 .param/l "lpUfiBlockAdrsWidth" 1 2 147, +C4<00000000000000000000000000000001>;
P_0x55a012915180 .param/l "lpUfiBlockConnectNum" 1 2 146, +C4<00000000000000000000000000000001>;
P_0x55a0129151c0 .param/l "lpUfiDqBusWidth" 1 2 144, +C4<00000000000000000000000000010000>;
P_0x55a012915200 .param/l "lpUfiMcbAdrsMap" 1 2 161, C4<0>;
P_0x55a012915240 .param/l "lpUfiNullAdrsMap" 1 2 162, C4<0>;
P_0x55a012915280 .param/l "lpUfibMasterBlockNum" 1 2 15, +C4<00000000000000000000000000000001>;
P_0x55a0129152c0 .param/l "lpUsiBusWidth" 1 2 50, +C4<00000000000000000000000000100000>;
L_0x55a0122c8170 .functor BUFZ 32, v0x55a01292cea0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a01253a060 .functor BUFZ 32, v0x55a01292ce00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55a01292c190_0 .net *"_ivl_17", 0 0, L_0x55a012940ca0;  1 drivers
v0x55a01292c230_0 .net *"_ivl_9", 0 0, L_0x55a01293f230;  1 drivers
v0x55a01292c2d0_0 .var "qMUfiWAdrs", 31 0;
v0x55a01292c370_0 .var "qMUfiWd", 15 0;
v0x55a01292c410_0 .var "qMemWEd", 0 0;
v0x55a01292c4b0_0 .var "qRd", 15 0;
v0x55a01292c550 .array "rMem", 0 255, 15 0;
v0x55a01292ce00_0 .var "rSUsiAdrs", 31 0;
v0x55a01292cea0_0 .var "rSUsiWd", 31 0;
v0x55a01292cfd0_0 .net "wAdrs", 7 0, L_0x55a012435e60;  1 drivers
v0x55a01292d070_0 .net "wCe", 0 0, L_0x55a012449860;  1 drivers
v0x55a01292d110_0 .net "wCmd", 0 0, L_0x55a01244ca40;  1 drivers
v0x55a01292d1b0_0 .net "wMUfiAdrs", 31 0, L_0x55a01251d880;  1 drivers
v0x55a01292d250_0 .net "wMUfiRd", 15 0, L_0x55a01248a7a0;  1 drivers
v0x55a01292d2f0_0 .net "wMUfiRdy", 0 0, L_0x55a01251c520;  1 drivers
v0x55a01292d390 .array "wMUfiWAdrs", 0 0;
v0x55a01292d390_0 .net v0x55a01292d390 0, 31 0, L_0x55a01293f0f0; 1 drivers
v0x55a01292d430 .array "wMUfiWd", 0 0;
v0x55a01292d430_0 .net v0x55a01292d430 0, 15 0, L_0x55a01293efb0; 1 drivers
v0x55a01292d5e0_0 .net "wMUsiAdrsMcb", 0 0, L_0x55a01293f370;  1 drivers
v0x55a01292d680_0 .net "wMUsiWdMcb", 0 0, L_0x55a01293f2d0;  1 drivers
v0x55a01292d720_0 .var "wSCLK", 0 0;
v0x55a01292d7c0_0 .var "wSRST", 0 0;
v0x55a01292d860_0 .net "wSUfiAdrs", 31 0, L_0x55a012940680;  1 drivers
v0x55a01292d900_0 .net "wSUfiRd", 15 0, L_0x55a012498830;  1 drivers
v0x55a01292d9a0_0 .net "wSUfiRdy", 0 0, L_0x55a012940a40;  1 drivers
v0x55a01292da40_0 .net "wSUfiWAdrs", 31 0, v0x55a01292ad90_0;  1 drivers
v0x55a01292dae0_0 .net "wSUfiWd", 15 0, L_0x55a01251c390;  1 drivers
v0x55a01292dc10_0 .net "wSUsiAdrs", 31 0, L_0x55a01253a060;  1 drivers
RS_0x7fcee878c968 .resolv tri, L_0x55a01293f190, L_0x55a012940c00;
v0x55a01292dd40_0 .net8 "wSUsiRd", 31 0, RS_0x7fcee878c968;  2 drivers
v0x55a01292dde0_0 .net "wSUsiWd", 31 0, L_0x55a0122c8170;  1 drivers
v0x55a01292df10_0 .net "wWd", 15 0, L_0x55a012449cc0;  1 drivers
v0x55a01292dfb0_0 .var "wnSRST", 0 0;
v0x55a01292c550_0 .array/port v0x55a01292c550, 0;
v0x55a01292c550_1 .array/port v0x55a01292c550, 1;
v0x55a01292c550_2 .array/port v0x55a01292c550, 2;
E_0x55a012379330/0 .event edge, v0x55a0127e53e0_0, v0x55a01292c550_0, v0x55a01292c550_1, v0x55a01292c550_2;
v0x55a01292c550_3 .array/port v0x55a01292c550, 3;
v0x55a01292c550_4 .array/port v0x55a01292c550, 4;
v0x55a01292c550_5 .array/port v0x55a01292c550, 5;
v0x55a01292c550_6 .array/port v0x55a01292c550, 6;
E_0x55a012379330/1 .event edge, v0x55a01292c550_3, v0x55a01292c550_4, v0x55a01292c550_5, v0x55a01292c550_6;
v0x55a01292c550_7 .array/port v0x55a01292c550, 7;
v0x55a01292c550_8 .array/port v0x55a01292c550, 8;
v0x55a01292c550_9 .array/port v0x55a01292c550, 9;
v0x55a01292c550_10 .array/port v0x55a01292c550, 10;
E_0x55a012379330/2 .event edge, v0x55a01292c550_7, v0x55a01292c550_8, v0x55a01292c550_9, v0x55a01292c550_10;
v0x55a01292c550_11 .array/port v0x55a01292c550, 11;
v0x55a01292c550_12 .array/port v0x55a01292c550, 12;
v0x55a01292c550_13 .array/port v0x55a01292c550, 13;
v0x55a01292c550_14 .array/port v0x55a01292c550, 14;
E_0x55a012379330/3 .event edge, v0x55a01292c550_11, v0x55a01292c550_12, v0x55a01292c550_13, v0x55a01292c550_14;
v0x55a01292c550_15 .array/port v0x55a01292c550, 15;
v0x55a01292c550_16 .array/port v0x55a01292c550, 16;
v0x55a01292c550_17 .array/port v0x55a01292c550, 17;
v0x55a01292c550_18 .array/port v0x55a01292c550, 18;
E_0x55a012379330/4 .event edge, v0x55a01292c550_15, v0x55a01292c550_16, v0x55a01292c550_17, v0x55a01292c550_18;
v0x55a01292c550_19 .array/port v0x55a01292c550, 19;
v0x55a01292c550_20 .array/port v0x55a01292c550, 20;
v0x55a01292c550_21 .array/port v0x55a01292c550, 21;
v0x55a01292c550_22 .array/port v0x55a01292c550, 22;
E_0x55a012379330/5 .event edge, v0x55a01292c550_19, v0x55a01292c550_20, v0x55a01292c550_21, v0x55a01292c550_22;
v0x55a01292c550_23 .array/port v0x55a01292c550, 23;
v0x55a01292c550_24 .array/port v0x55a01292c550, 24;
v0x55a01292c550_25 .array/port v0x55a01292c550, 25;
v0x55a01292c550_26 .array/port v0x55a01292c550, 26;
E_0x55a012379330/6 .event edge, v0x55a01292c550_23, v0x55a01292c550_24, v0x55a01292c550_25, v0x55a01292c550_26;
v0x55a01292c550_27 .array/port v0x55a01292c550, 27;
v0x55a01292c550_28 .array/port v0x55a01292c550, 28;
v0x55a01292c550_29 .array/port v0x55a01292c550, 29;
v0x55a01292c550_30 .array/port v0x55a01292c550, 30;
E_0x55a012379330/7 .event edge, v0x55a01292c550_27, v0x55a01292c550_28, v0x55a01292c550_29, v0x55a01292c550_30;
v0x55a01292c550_31 .array/port v0x55a01292c550, 31;
v0x55a01292c550_32 .array/port v0x55a01292c550, 32;
v0x55a01292c550_33 .array/port v0x55a01292c550, 33;
v0x55a01292c550_34 .array/port v0x55a01292c550, 34;
E_0x55a012379330/8 .event edge, v0x55a01292c550_31, v0x55a01292c550_32, v0x55a01292c550_33, v0x55a01292c550_34;
v0x55a01292c550_35 .array/port v0x55a01292c550, 35;
v0x55a01292c550_36 .array/port v0x55a01292c550, 36;
v0x55a01292c550_37 .array/port v0x55a01292c550, 37;
v0x55a01292c550_38 .array/port v0x55a01292c550, 38;
E_0x55a012379330/9 .event edge, v0x55a01292c550_35, v0x55a01292c550_36, v0x55a01292c550_37, v0x55a01292c550_38;
v0x55a01292c550_39 .array/port v0x55a01292c550, 39;
v0x55a01292c550_40 .array/port v0x55a01292c550, 40;
v0x55a01292c550_41 .array/port v0x55a01292c550, 41;
v0x55a01292c550_42 .array/port v0x55a01292c550, 42;
E_0x55a012379330/10 .event edge, v0x55a01292c550_39, v0x55a01292c550_40, v0x55a01292c550_41, v0x55a01292c550_42;
v0x55a01292c550_43 .array/port v0x55a01292c550, 43;
v0x55a01292c550_44 .array/port v0x55a01292c550, 44;
v0x55a01292c550_45 .array/port v0x55a01292c550, 45;
v0x55a01292c550_46 .array/port v0x55a01292c550, 46;
E_0x55a012379330/11 .event edge, v0x55a01292c550_43, v0x55a01292c550_44, v0x55a01292c550_45, v0x55a01292c550_46;
v0x55a01292c550_47 .array/port v0x55a01292c550, 47;
v0x55a01292c550_48 .array/port v0x55a01292c550, 48;
v0x55a01292c550_49 .array/port v0x55a01292c550, 49;
v0x55a01292c550_50 .array/port v0x55a01292c550, 50;
E_0x55a012379330/12 .event edge, v0x55a01292c550_47, v0x55a01292c550_48, v0x55a01292c550_49, v0x55a01292c550_50;
v0x55a01292c550_51 .array/port v0x55a01292c550, 51;
v0x55a01292c550_52 .array/port v0x55a01292c550, 52;
v0x55a01292c550_53 .array/port v0x55a01292c550, 53;
v0x55a01292c550_54 .array/port v0x55a01292c550, 54;
E_0x55a012379330/13 .event edge, v0x55a01292c550_51, v0x55a01292c550_52, v0x55a01292c550_53, v0x55a01292c550_54;
v0x55a01292c550_55 .array/port v0x55a01292c550, 55;
v0x55a01292c550_56 .array/port v0x55a01292c550, 56;
v0x55a01292c550_57 .array/port v0x55a01292c550, 57;
v0x55a01292c550_58 .array/port v0x55a01292c550, 58;
E_0x55a012379330/14 .event edge, v0x55a01292c550_55, v0x55a01292c550_56, v0x55a01292c550_57, v0x55a01292c550_58;
v0x55a01292c550_59 .array/port v0x55a01292c550, 59;
v0x55a01292c550_60 .array/port v0x55a01292c550, 60;
v0x55a01292c550_61 .array/port v0x55a01292c550, 61;
v0x55a01292c550_62 .array/port v0x55a01292c550, 62;
E_0x55a012379330/15 .event edge, v0x55a01292c550_59, v0x55a01292c550_60, v0x55a01292c550_61, v0x55a01292c550_62;
v0x55a01292c550_63 .array/port v0x55a01292c550, 63;
v0x55a01292c550_64 .array/port v0x55a01292c550, 64;
v0x55a01292c550_65 .array/port v0x55a01292c550, 65;
v0x55a01292c550_66 .array/port v0x55a01292c550, 66;
E_0x55a012379330/16 .event edge, v0x55a01292c550_63, v0x55a01292c550_64, v0x55a01292c550_65, v0x55a01292c550_66;
v0x55a01292c550_67 .array/port v0x55a01292c550, 67;
v0x55a01292c550_68 .array/port v0x55a01292c550, 68;
v0x55a01292c550_69 .array/port v0x55a01292c550, 69;
v0x55a01292c550_70 .array/port v0x55a01292c550, 70;
E_0x55a012379330/17 .event edge, v0x55a01292c550_67, v0x55a01292c550_68, v0x55a01292c550_69, v0x55a01292c550_70;
v0x55a01292c550_71 .array/port v0x55a01292c550, 71;
v0x55a01292c550_72 .array/port v0x55a01292c550, 72;
v0x55a01292c550_73 .array/port v0x55a01292c550, 73;
v0x55a01292c550_74 .array/port v0x55a01292c550, 74;
E_0x55a012379330/18 .event edge, v0x55a01292c550_71, v0x55a01292c550_72, v0x55a01292c550_73, v0x55a01292c550_74;
v0x55a01292c550_75 .array/port v0x55a01292c550, 75;
v0x55a01292c550_76 .array/port v0x55a01292c550, 76;
v0x55a01292c550_77 .array/port v0x55a01292c550, 77;
v0x55a01292c550_78 .array/port v0x55a01292c550, 78;
E_0x55a012379330/19 .event edge, v0x55a01292c550_75, v0x55a01292c550_76, v0x55a01292c550_77, v0x55a01292c550_78;
v0x55a01292c550_79 .array/port v0x55a01292c550, 79;
v0x55a01292c550_80 .array/port v0x55a01292c550, 80;
v0x55a01292c550_81 .array/port v0x55a01292c550, 81;
v0x55a01292c550_82 .array/port v0x55a01292c550, 82;
E_0x55a012379330/20 .event edge, v0x55a01292c550_79, v0x55a01292c550_80, v0x55a01292c550_81, v0x55a01292c550_82;
v0x55a01292c550_83 .array/port v0x55a01292c550, 83;
v0x55a01292c550_84 .array/port v0x55a01292c550, 84;
v0x55a01292c550_85 .array/port v0x55a01292c550, 85;
v0x55a01292c550_86 .array/port v0x55a01292c550, 86;
E_0x55a012379330/21 .event edge, v0x55a01292c550_83, v0x55a01292c550_84, v0x55a01292c550_85, v0x55a01292c550_86;
v0x55a01292c550_87 .array/port v0x55a01292c550, 87;
v0x55a01292c550_88 .array/port v0x55a01292c550, 88;
v0x55a01292c550_89 .array/port v0x55a01292c550, 89;
v0x55a01292c550_90 .array/port v0x55a01292c550, 90;
E_0x55a012379330/22 .event edge, v0x55a01292c550_87, v0x55a01292c550_88, v0x55a01292c550_89, v0x55a01292c550_90;
v0x55a01292c550_91 .array/port v0x55a01292c550, 91;
v0x55a01292c550_92 .array/port v0x55a01292c550, 92;
v0x55a01292c550_93 .array/port v0x55a01292c550, 93;
v0x55a01292c550_94 .array/port v0x55a01292c550, 94;
E_0x55a012379330/23 .event edge, v0x55a01292c550_91, v0x55a01292c550_92, v0x55a01292c550_93, v0x55a01292c550_94;
v0x55a01292c550_95 .array/port v0x55a01292c550, 95;
v0x55a01292c550_96 .array/port v0x55a01292c550, 96;
v0x55a01292c550_97 .array/port v0x55a01292c550, 97;
v0x55a01292c550_98 .array/port v0x55a01292c550, 98;
E_0x55a012379330/24 .event edge, v0x55a01292c550_95, v0x55a01292c550_96, v0x55a01292c550_97, v0x55a01292c550_98;
v0x55a01292c550_99 .array/port v0x55a01292c550, 99;
v0x55a01292c550_100 .array/port v0x55a01292c550, 100;
v0x55a01292c550_101 .array/port v0x55a01292c550, 101;
v0x55a01292c550_102 .array/port v0x55a01292c550, 102;
E_0x55a012379330/25 .event edge, v0x55a01292c550_99, v0x55a01292c550_100, v0x55a01292c550_101, v0x55a01292c550_102;
v0x55a01292c550_103 .array/port v0x55a01292c550, 103;
v0x55a01292c550_104 .array/port v0x55a01292c550, 104;
v0x55a01292c550_105 .array/port v0x55a01292c550, 105;
v0x55a01292c550_106 .array/port v0x55a01292c550, 106;
E_0x55a012379330/26 .event edge, v0x55a01292c550_103, v0x55a01292c550_104, v0x55a01292c550_105, v0x55a01292c550_106;
v0x55a01292c550_107 .array/port v0x55a01292c550, 107;
v0x55a01292c550_108 .array/port v0x55a01292c550, 108;
v0x55a01292c550_109 .array/port v0x55a01292c550, 109;
v0x55a01292c550_110 .array/port v0x55a01292c550, 110;
E_0x55a012379330/27 .event edge, v0x55a01292c550_107, v0x55a01292c550_108, v0x55a01292c550_109, v0x55a01292c550_110;
v0x55a01292c550_111 .array/port v0x55a01292c550, 111;
v0x55a01292c550_112 .array/port v0x55a01292c550, 112;
v0x55a01292c550_113 .array/port v0x55a01292c550, 113;
v0x55a01292c550_114 .array/port v0x55a01292c550, 114;
E_0x55a012379330/28 .event edge, v0x55a01292c550_111, v0x55a01292c550_112, v0x55a01292c550_113, v0x55a01292c550_114;
v0x55a01292c550_115 .array/port v0x55a01292c550, 115;
v0x55a01292c550_116 .array/port v0x55a01292c550, 116;
v0x55a01292c550_117 .array/port v0x55a01292c550, 117;
v0x55a01292c550_118 .array/port v0x55a01292c550, 118;
E_0x55a012379330/29 .event edge, v0x55a01292c550_115, v0x55a01292c550_116, v0x55a01292c550_117, v0x55a01292c550_118;
v0x55a01292c550_119 .array/port v0x55a01292c550, 119;
v0x55a01292c550_120 .array/port v0x55a01292c550, 120;
v0x55a01292c550_121 .array/port v0x55a01292c550, 121;
v0x55a01292c550_122 .array/port v0x55a01292c550, 122;
E_0x55a012379330/30 .event edge, v0x55a01292c550_119, v0x55a01292c550_120, v0x55a01292c550_121, v0x55a01292c550_122;
v0x55a01292c550_123 .array/port v0x55a01292c550, 123;
v0x55a01292c550_124 .array/port v0x55a01292c550, 124;
v0x55a01292c550_125 .array/port v0x55a01292c550, 125;
v0x55a01292c550_126 .array/port v0x55a01292c550, 126;
E_0x55a012379330/31 .event edge, v0x55a01292c550_123, v0x55a01292c550_124, v0x55a01292c550_125, v0x55a01292c550_126;
v0x55a01292c550_127 .array/port v0x55a01292c550, 127;
v0x55a01292c550_128 .array/port v0x55a01292c550, 128;
v0x55a01292c550_129 .array/port v0x55a01292c550, 129;
v0x55a01292c550_130 .array/port v0x55a01292c550, 130;
E_0x55a012379330/32 .event edge, v0x55a01292c550_127, v0x55a01292c550_128, v0x55a01292c550_129, v0x55a01292c550_130;
v0x55a01292c550_131 .array/port v0x55a01292c550, 131;
v0x55a01292c550_132 .array/port v0x55a01292c550, 132;
v0x55a01292c550_133 .array/port v0x55a01292c550, 133;
v0x55a01292c550_134 .array/port v0x55a01292c550, 134;
E_0x55a012379330/33 .event edge, v0x55a01292c550_131, v0x55a01292c550_132, v0x55a01292c550_133, v0x55a01292c550_134;
v0x55a01292c550_135 .array/port v0x55a01292c550, 135;
v0x55a01292c550_136 .array/port v0x55a01292c550, 136;
v0x55a01292c550_137 .array/port v0x55a01292c550, 137;
v0x55a01292c550_138 .array/port v0x55a01292c550, 138;
E_0x55a012379330/34 .event edge, v0x55a01292c550_135, v0x55a01292c550_136, v0x55a01292c550_137, v0x55a01292c550_138;
v0x55a01292c550_139 .array/port v0x55a01292c550, 139;
v0x55a01292c550_140 .array/port v0x55a01292c550, 140;
v0x55a01292c550_141 .array/port v0x55a01292c550, 141;
v0x55a01292c550_142 .array/port v0x55a01292c550, 142;
E_0x55a012379330/35 .event edge, v0x55a01292c550_139, v0x55a01292c550_140, v0x55a01292c550_141, v0x55a01292c550_142;
v0x55a01292c550_143 .array/port v0x55a01292c550, 143;
v0x55a01292c550_144 .array/port v0x55a01292c550, 144;
v0x55a01292c550_145 .array/port v0x55a01292c550, 145;
v0x55a01292c550_146 .array/port v0x55a01292c550, 146;
E_0x55a012379330/36 .event edge, v0x55a01292c550_143, v0x55a01292c550_144, v0x55a01292c550_145, v0x55a01292c550_146;
v0x55a01292c550_147 .array/port v0x55a01292c550, 147;
v0x55a01292c550_148 .array/port v0x55a01292c550, 148;
v0x55a01292c550_149 .array/port v0x55a01292c550, 149;
v0x55a01292c550_150 .array/port v0x55a01292c550, 150;
E_0x55a012379330/37 .event edge, v0x55a01292c550_147, v0x55a01292c550_148, v0x55a01292c550_149, v0x55a01292c550_150;
v0x55a01292c550_151 .array/port v0x55a01292c550, 151;
v0x55a01292c550_152 .array/port v0x55a01292c550, 152;
v0x55a01292c550_153 .array/port v0x55a01292c550, 153;
v0x55a01292c550_154 .array/port v0x55a01292c550, 154;
E_0x55a012379330/38 .event edge, v0x55a01292c550_151, v0x55a01292c550_152, v0x55a01292c550_153, v0x55a01292c550_154;
v0x55a01292c550_155 .array/port v0x55a01292c550, 155;
v0x55a01292c550_156 .array/port v0x55a01292c550, 156;
v0x55a01292c550_157 .array/port v0x55a01292c550, 157;
v0x55a01292c550_158 .array/port v0x55a01292c550, 158;
E_0x55a012379330/39 .event edge, v0x55a01292c550_155, v0x55a01292c550_156, v0x55a01292c550_157, v0x55a01292c550_158;
v0x55a01292c550_159 .array/port v0x55a01292c550, 159;
v0x55a01292c550_160 .array/port v0x55a01292c550, 160;
v0x55a01292c550_161 .array/port v0x55a01292c550, 161;
v0x55a01292c550_162 .array/port v0x55a01292c550, 162;
E_0x55a012379330/40 .event edge, v0x55a01292c550_159, v0x55a01292c550_160, v0x55a01292c550_161, v0x55a01292c550_162;
v0x55a01292c550_163 .array/port v0x55a01292c550, 163;
v0x55a01292c550_164 .array/port v0x55a01292c550, 164;
v0x55a01292c550_165 .array/port v0x55a01292c550, 165;
v0x55a01292c550_166 .array/port v0x55a01292c550, 166;
E_0x55a012379330/41 .event edge, v0x55a01292c550_163, v0x55a01292c550_164, v0x55a01292c550_165, v0x55a01292c550_166;
v0x55a01292c550_167 .array/port v0x55a01292c550, 167;
v0x55a01292c550_168 .array/port v0x55a01292c550, 168;
v0x55a01292c550_169 .array/port v0x55a01292c550, 169;
v0x55a01292c550_170 .array/port v0x55a01292c550, 170;
E_0x55a012379330/42 .event edge, v0x55a01292c550_167, v0x55a01292c550_168, v0x55a01292c550_169, v0x55a01292c550_170;
v0x55a01292c550_171 .array/port v0x55a01292c550, 171;
v0x55a01292c550_172 .array/port v0x55a01292c550, 172;
v0x55a01292c550_173 .array/port v0x55a01292c550, 173;
v0x55a01292c550_174 .array/port v0x55a01292c550, 174;
E_0x55a012379330/43 .event edge, v0x55a01292c550_171, v0x55a01292c550_172, v0x55a01292c550_173, v0x55a01292c550_174;
v0x55a01292c550_175 .array/port v0x55a01292c550, 175;
v0x55a01292c550_176 .array/port v0x55a01292c550, 176;
v0x55a01292c550_177 .array/port v0x55a01292c550, 177;
v0x55a01292c550_178 .array/port v0x55a01292c550, 178;
E_0x55a012379330/44 .event edge, v0x55a01292c550_175, v0x55a01292c550_176, v0x55a01292c550_177, v0x55a01292c550_178;
v0x55a01292c550_179 .array/port v0x55a01292c550, 179;
v0x55a01292c550_180 .array/port v0x55a01292c550, 180;
v0x55a01292c550_181 .array/port v0x55a01292c550, 181;
v0x55a01292c550_182 .array/port v0x55a01292c550, 182;
E_0x55a012379330/45 .event edge, v0x55a01292c550_179, v0x55a01292c550_180, v0x55a01292c550_181, v0x55a01292c550_182;
v0x55a01292c550_183 .array/port v0x55a01292c550, 183;
v0x55a01292c550_184 .array/port v0x55a01292c550, 184;
v0x55a01292c550_185 .array/port v0x55a01292c550, 185;
v0x55a01292c550_186 .array/port v0x55a01292c550, 186;
E_0x55a012379330/46 .event edge, v0x55a01292c550_183, v0x55a01292c550_184, v0x55a01292c550_185, v0x55a01292c550_186;
v0x55a01292c550_187 .array/port v0x55a01292c550, 187;
v0x55a01292c550_188 .array/port v0x55a01292c550, 188;
v0x55a01292c550_189 .array/port v0x55a01292c550, 189;
v0x55a01292c550_190 .array/port v0x55a01292c550, 190;
E_0x55a012379330/47 .event edge, v0x55a01292c550_187, v0x55a01292c550_188, v0x55a01292c550_189, v0x55a01292c550_190;
v0x55a01292c550_191 .array/port v0x55a01292c550, 191;
v0x55a01292c550_192 .array/port v0x55a01292c550, 192;
v0x55a01292c550_193 .array/port v0x55a01292c550, 193;
v0x55a01292c550_194 .array/port v0x55a01292c550, 194;
E_0x55a012379330/48 .event edge, v0x55a01292c550_191, v0x55a01292c550_192, v0x55a01292c550_193, v0x55a01292c550_194;
v0x55a01292c550_195 .array/port v0x55a01292c550, 195;
v0x55a01292c550_196 .array/port v0x55a01292c550, 196;
v0x55a01292c550_197 .array/port v0x55a01292c550, 197;
v0x55a01292c550_198 .array/port v0x55a01292c550, 198;
E_0x55a012379330/49 .event edge, v0x55a01292c550_195, v0x55a01292c550_196, v0x55a01292c550_197, v0x55a01292c550_198;
v0x55a01292c550_199 .array/port v0x55a01292c550, 199;
v0x55a01292c550_200 .array/port v0x55a01292c550, 200;
v0x55a01292c550_201 .array/port v0x55a01292c550, 201;
v0x55a01292c550_202 .array/port v0x55a01292c550, 202;
E_0x55a012379330/50 .event edge, v0x55a01292c550_199, v0x55a01292c550_200, v0x55a01292c550_201, v0x55a01292c550_202;
v0x55a01292c550_203 .array/port v0x55a01292c550, 203;
v0x55a01292c550_204 .array/port v0x55a01292c550, 204;
v0x55a01292c550_205 .array/port v0x55a01292c550, 205;
v0x55a01292c550_206 .array/port v0x55a01292c550, 206;
E_0x55a012379330/51 .event edge, v0x55a01292c550_203, v0x55a01292c550_204, v0x55a01292c550_205, v0x55a01292c550_206;
v0x55a01292c550_207 .array/port v0x55a01292c550, 207;
v0x55a01292c550_208 .array/port v0x55a01292c550, 208;
v0x55a01292c550_209 .array/port v0x55a01292c550, 209;
v0x55a01292c550_210 .array/port v0x55a01292c550, 210;
E_0x55a012379330/52 .event edge, v0x55a01292c550_207, v0x55a01292c550_208, v0x55a01292c550_209, v0x55a01292c550_210;
v0x55a01292c550_211 .array/port v0x55a01292c550, 211;
v0x55a01292c550_212 .array/port v0x55a01292c550, 212;
v0x55a01292c550_213 .array/port v0x55a01292c550, 213;
v0x55a01292c550_214 .array/port v0x55a01292c550, 214;
E_0x55a012379330/53 .event edge, v0x55a01292c550_211, v0x55a01292c550_212, v0x55a01292c550_213, v0x55a01292c550_214;
v0x55a01292c550_215 .array/port v0x55a01292c550, 215;
v0x55a01292c550_216 .array/port v0x55a01292c550, 216;
v0x55a01292c550_217 .array/port v0x55a01292c550, 217;
v0x55a01292c550_218 .array/port v0x55a01292c550, 218;
E_0x55a012379330/54 .event edge, v0x55a01292c550_215, v0x55a01292c550_216, v0x55a01292c550_217, v0x55a01292c550_218;
v0x55a01292c550_219 .array/port v0x55a01292c550, 219;
v0x55a01292c550_220 .array/port v0x55a01292c550, 220;
v0x55a01292c550_221 .array/port v0x55a01292c550, 221;
v0x55a01292c550_222 .array/port v0x55a01292c550, 222;
E_0x55a012379330/55 .event edge, v0x55a01292c550_219, v0x55a01292c550_220, v0x55a01292c550_221, v0x55a01292c550_222;
v0x55a01292c550_223 .array/port v0x55a01292c550, 223;
v0x55a01292c550_224 .array/port v0x55a01292c550, 224;
v0x55a01292c550_225 .array/port v0x55a01292c550, 225;
v0x55a01292c550_226 .array/port v0x55a01292c550, 226;
E_0x55a012379330/56 .event edge, v0x55a01292c550_223, v0x55a01292c550_224, v0x55a01292c550_225, v0x55a01292c550_226;
v0x55a01292c550_227 .array/port v0x55a01292c550, 227;
v0x55a01292c550_228 .array/port v0x55a01292c550, 228;
v0x55a01292c550_229 .array/port v0x55a01292c550, 229;
v0x55a01292c550_230 .array/port v0x55a01292c550, 230;
E_0x55a012379330/57 .event edge, v0x55a01292c550_227, v0x55a01292c550_228, v0x55a01292c550_229, v0x55a01292c550_230;
v0x55a01292c550_231 .array/port v0x55a01292c550, 231;
v0x55a01292c550_232 .array/port v0x55a01292c550, 232;
v0x55a01292c550_233 .array/port v0x55a01292c550, 233;
v0x55a01292c550_234 .array/port v0x55a01292c550, 234;
E_0x55a012379330/58 .event edge, v0x55a01292c550_231, v0x55a01292c550_232, v0x55a01292c550_233, v0x55a01292c550_234;
v0x55a01292c550_235 .array/port v0x55a01292c550, 235;
v0x55a01292c550_236 .array/port v0x55a01292c550, 236;
v0x55a01292c550_237 .array/port v0x55a01292c550, 237;
v0x55a01292c550_238 .array/port v0x55a01292c550, 238;
E_0x55a012379330/59 .event edge, v0x55a01292c550_235, v0x55a01292c550_236, v0x55a01292c550_237, v0x55a01292c550_238;
v0x55a01292c550_239 .array/port v0x55a01292c550, 239;
v0x55a01292c550_240 .array/port v0x55a01292c550, 240;
v0x55a01292c550_241 .array/port v0x55a01292c550, 241;
v0x55a01292c550_242 .array/port v0x55a01292c550, 242;
E_0x55a012379330/60 .event edge, v0x55a01292c550_239, v0x55a01292c550_240, v0x55a01292c550_241, v0x55a01292c550_242;
v0x55a01292c550_243 .array/port v0x55a01292c550, 243;
v0x55a01292c550_244 .array/port v0x55a01292c550, 244;
v0x55a01292c550_245 .array/port v0x55a01292c550, 245;
v0x55a01292c550_246 .array/port v0x55a01292c550, 246;
E_0x55a012379330/61 .event edge, v0x55a01292c550_243, v0x55a01292c550_244, v0x55a01292c550_245, v0x55a01292c550_246;
v0x55a01292c550_247 .array/port v0x55a01292c550, 247;
v0x55a01292c550_248 .array/port v0x55a01292c550, 248;
v0x55a01292c550_249 .array/port v0x55a01292c550, 249;
v0x55a01292c550_250 .array/port v0x55a01292c550, 250;
E_0x55a012379330/62 .event edge, v0x55a01292c550_247, v0x55a01292c550_248, v0x55a01292c550_249, v0x55a01292c550_250;
v0x55a01292c550_251 .array/port v0x55a01292c550, 251;
v0x55a01292c550_252 .array/port v0x55a01292c550, 252;
v0x55a01292c550_253 .array/port v0x55a01292c550, 253;
v0x55a01292c550_254 .array/port v0x55a01292c550, 254;
E_0x55a012379330/63 .event edge, v0x55a01292c550_251, v0x55a01292c550_252, v0x55a01292c550_253, v0x55a01292c550_254;
v0x55a01292c550_255 .array/port v0x55a01292c550, 255;
E_0x55a012379330/64 .event edge, v0x55a01292c550_255, v0x55a0128662c0_0, v0x55a012866900_0;
E_0x55a012379330 .event/or E_0x55a012379330/0, E_0x55a012379330/1, E_0x55a012379330/2, E_0x55a012379330/3, E_0x55a012379330/4, E_0x55a012379330/5, E_0x55a012379330/6, E_0x55a012379330/7, E_0x55a012379330/8, E_0x55a012379330/9, E_0x55a012379330/10, E_0x55a012379330/11, E_0x55a012379330/12, E_0x55a012379330/13, E_0x55a012379330/14, E_0x55a012379330/15, E_0x55a012379330/16, E_0x55a012379330/17, E_0x55a012379330/18, E_0x55a012379330/19, E_0x55a012379330/20, E_0x55a012379330/21, E_0x55a012379330/22, E_0x55a012379330/23, E_0x55a012379330/24, E_0x55a012379330/25, E_0x55a012379330/26, E_0x55a012379330/27, E_0x55a012379330/28, E_0x55a012379330/29, E_0x55a012379330/30, E_0x55a012379330/31, E_0x55a012379330/32, E_0x55a012379330/33, E_0x55a012379330/34, E_0x55a012379330/35, E_0x55a012379330/36, E_0x55a012379330/37, E_0x55a012379330/38, E_0x55a012379330/39, E_0x55a012379330/40, E_0x55a012379330/41, E_0x55a012379330/42, E_0x55a012379330/43, E_0x55a012379330/44, E_0x55a012379330/45, E_0x55a012379330/46, E_0x55a012379330/47, E_0x55a012379330/48, E_0x55a012379330/49, E_0x55a012379330/50, E_0x55a012379330/51, E_0x55a012379330/52, E_0x55a012379330/53, E_0x55a012379330/54, E_0x55a012379330/55, E_0x55a012379330/56, E_0x55a012379330/57, E_0x55a012379330/58, E_0x55a012379330/59, E_0x55a012379330/60, E_0x55a012379330/61, E_0x55a012379330/62, E_0x55a012379330/63, E_0x55a012379330/64;
L_0x55a01293f190 .part/pv L_0x55a01293f230, 1, 1, 32;
L_0x55a01293f230 .part v0x55a0128914e0_0, 0, 1;
L_0x7fcee8736018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee8782f78 .resolv tri, L_0x7fcee8736018, v0x55a0128d6870_0;
L_0x55a01293f2d0 .part RS_0x7fcee8782f78, 0, 1;
L_0x7fcee8736060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee8782f48 .resolv tri, L_0x7fcee8736060, v0x55a0128d67d0_0;
L_0x55a01293f370 .part RS_0x7fcee8782f48, 0, 1;
L_0x55a012940c00 .part/pv L_0x55a012940ca0, 1, 1, 32;
L_0x55a012940ca0 .part v0x55a0128568e0_0, 0, 1;
S_0x55a0127f5cd0 .scope module, "MicroControllerBlock" "MicroControllerBlock" 2 244, 3 7 0, S_0x55a0127f5b40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "iMUsiRd";
    .port_info 1 /OUTPUT 32 "oSUsiRd";
    .port_info 2 /OUTPUT 32 "oMUsiWd";
    .port_info 3 /OUTPUT 32 "oMUsiAdrs";
    .port_info 4 /INPUT 32 "iSUsiWd";
    .port_info 5 /INPUT 32 "iSUsiAdrs";
    .port_info 6 /INPUT 16 "iMUfiRd";
    .port_info 7 /INPUT 32 "iMUfiAdrs";
    .port_info 8 /OUTPUT 16 "oMUfiWd";
    .port_info 9 /OUTPUT 32 "oMUfiAdrs";
    .port_info 10 /INPUT 1 "iMUfiRdy";
    .port_info 11 /OUTPUT 1 "oTxd";
    .port_info 12 /INPUT 1 "iRxd";
    .port_info 13 /OUTPUT 1 "oSocRST";
    .port_info 14 /INPUT 1 "iSRST";
    .port_info 15 /INPUT 1 "inSRST";
    .port_info 16 /INPUT 1 "iSCLK";
    .port_info 17 /INPUT 1 "jtag_inst1_TCK";
    .port_info 18 /OUTPUT 1 "jtag_inst1_TDO";
    .port_info 19 /INPUT 1 "jtag_inst1_TDI";
    .port_info 20 /INPUT 1 "jtag_inst1_TMS";
    .port_info 21 /INPUT 1 "jtag_inst1_RUNTEST";
    .port_info 22 /INPUT 1 "jtag_inst1_SEL";
    .port_info 23 /INPUT 1 "jtag_inst1_CAPTURE";
    .port_info 24 /INPUT 1 "jtag_inst1_SHIFT";
    .port_info 25 /INPUT 1 "jtag_inst1_UPDATE";
    .port_info 26 /INPUT 1 "jtag_inst1_RESET";
P_0x55a01237c040 .param/l "lpMcmBitWidth" 1 3 184, +C4<00000000000000000000000000110000>;
P_0x55a01237c080 .param/l "lpMcmDepth" 1 3 183, +C4<00000000000000000000001000000000>;
P_0x55a01237c0c0 .param/l "pAdrsMap" 0 3 9, C4<1>;
P_0x55a01237c100 .param/l "pBlockAdrsWidth" 0 3 8, +C4<00000000000000000000000000000001>;
P_0x55a01237c140 .param/l "pCsrActiveWidth" 0 3 12, +C4<00000000000000000000000000001000>;
P_0x55a01237c180 .param/l "pCsrAdrsWidth" 0 3 11, +C4<00000000000000000000000000010000>;
P_0x55a01237c1c0 .param/str "pSimlation" 0 3 17, "yes";
P_0x55a01237c200 .param/l "pUfiAdrsBusWidth" 0 3 14, +C4<00000000000000000000000000100000>;
P_0x55a01237c240 .param/l "pUfiAdrsMap" 0 3 15, C4<0000>;
P_0x55a01237c280 .param/l "pUfiDqBusWidth" 0 3 13, +C4<00000000000000000000000000010000>;
P_0x55a01237c2c0 .param/l "pUfiEnableBit" 0 3 16, +C4<00000000000000000000000000100000>;
P_0x55a01237c300 .param/l "pUsiBusWidth" 0 3 10, +C4<00000000000000000000000000100000>;
L_0x55a0124c4f50 .functor BUFZ 1, v0x55a012518900_0, C4<0>, C4<0>, C4<0>;
v0x55a0128fa620_0 .net *"_ivl_13", 30 0, L_0x55a01293f050;  1 drivers
v0x55a0128fa700_0 .net *"_ivl_18", 0 0, L_0x55a0124c4f50;  1 drivers
v0x55a0128fa2d0_0 .net "iMUfiAdrs", 31 0, L_0x55a01251d880;  alias, 1 drivers
v0x55a0128fa390_0 .net "iMUfiRd", 15 0, L_0x55a01248a7a0;  alias, 1 drivers
v0x55a0128ec570_0 .net "iMUfiRdy", 0 0, L_0x55a01251c520;  alias, 1 drivers
L_0x7fcee8737410 .functor BUFT 1, C4<0000000000000000000000000000000z>, C4<0>, C4<0>, C4<0>;
v0x55a0128ec180_0 .net "iMUsiRd", 31 0, L_0x7fcee8737410;  1 drivers
o0x7fcee8782cd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a0128ec260_0 .net "iRxd", 0 0, o0x7fcee8782cd8;  0 drivers
v0x55a0128ebd60_0 .net "iSCLK", 0 0, v0x55a01292d720_0;  1 drivers
v0x55a0128ebe00_0 .net "iSRST", 0 0, v0x55a01292d7c0_0;  1 drivers
v0x55a0128eb970_0 .net "iSUsiAdrs", 31 0, L_0x55a01253a060;  alias, 1 drivers
v0x55a0128eba10_0 .net "iSUsiWd", 31 0, L_0x55a0122c8170;  alias, 1 drivers
v0x55a0128eb580_0 .net "inSRST", 0 0, v0x55a01292dfb0_0;  1 drivers
o0x7fcee8782d08 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a0128eb620_0 .net "jtag_inst1_CAPTURE", 0 0, o0x7fcee8782d08;  0 drivers
o0x7fcee8782d38 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a0128eb190_0 .net "jtag_inst1_RESET", 0 0, o0x7fcee8782d38;  0 drivers
o0x7fcee8782d68 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a0128eb250_0 .net "jtag_inst1_RUNTEST", 0 0, o0x7fcee8782d68;  0 drivers
o0x7fcee8782d98 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a0128eae10_0 .net "jtag_inst1_SEL", 0 0, o0x7fcee8782d98;  0 drivers
o0x7fcee8782dc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a0128eaed0_0 .net "jtag_inst1_SHIFT", 0 0, o0x7fcee8782dc8;  0 drivers
o0x7fcee8782df8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a0128ea710_0 .net "jtag_inst1_TCK", 0 0, o0x7fcee8782df8;  0 drivers
o0x7fcee8782e28 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a0128ea7d0_0 .net "jtag_inst1_TDI", 0 0, o0x7fcee8782e28;  0 drivers
o0x7fcee8782e58 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a0128ea390_0 .net "jtag_inst1_TDO", 0 0, o0x7fcee8782e58;  0 drivers
o0x7fcee8782e88 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a0128ea450_0 .net "jtag_inst1_TMS", 0 0, o0x7fcee8782e88;  0 drivers
o0x7fcee8782eb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a0128e5f40_0 .net "jtag_inst1_UPDATE", 0 0, o0x7fcee8782eb8;  0 drivers
v0x55a0128e6000_0 .net "oMUfiAdrs", 31 0, L_0x55a01293f0f0;  alias, 1 drivers
v0x55a0128d7f30_0 .net "oMUfiWd", 15 0, L_0x55a01293efb0;  alias, 1 drivers
v0x55a0128d8010_0 .net8 "oMUsiAdrs", 31 0, RS_0x7fcee8782f48;  2 drivers
v0x55a0128d7b40_0 .net8 "oMUsiWd", 31 0, RS_0x7fcee8782f78;  2 drivers
v0x55a0128d7c20_0 .net "oSUsiRd", 31 0, v0x55a0128914e0_0;  1 drivers
o0x7fcee8782fa8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a0128d7720_0 .net "oSocRST", 0 0, o0x7fcee8782fa8;  0 drivers
o0x7fcee8782fd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a0128d77e0_0 .net "oTxd", 0 0, o0x7fcee8782fd8;  0 drivers
v0x55a0128d7330_0 .var "qMUfiRdyPos", 0 0;
v0x55a0128d73f0_0 .var "qMcmRe", 0 0;
v0x55a0128d6f40_0 .var "qMcmWd", 47 0;
v0x55a0128d6fe0_0 .var "qMcmWe", 0 0;
v0x55a01235cf60_0 .var "qRamBurstStop", 0 0;
v0x55a01235d000_0 .var "qRamEmpCsr", 0 0;
v0x55a01235d0a0_0 .var "qRamFullCsr", 0 0;
v0x55a01235d140_0 .var "qRamRdVdCsr", 0 0;
v0x55a0128d6b50_0 .var "qUfiRdCke", 0 0;
v0x55a0128d6bf0_0 .var "qUfiRdCsr", 15 0;
v0x55a0128d67d0_0 .var "rMBusAdrs", 31 0;
v0x55a0128d6870_0 .var "rMBusWd", 31 0;
v0x55a0128d6450_0 .var "rMUfiRdyEdge", 1 0;
v0x55a0128d6530_0 .var "rMcmWeOneShot", 0 0;
v0x55a0128d60d0_0 .var "rTarRun", 0 0;
v0x55a0128d6190_0 .var "rUfiRd", 15 0;
o0x7fcee8783188 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x55a0128d5d50_0 .net "wGpioAdrsEn", 15 0, o0x7fcee8783188;  0 drivers
o0x7fcee87831b8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x55a0128d5e30_0 .net "wGpioDataEn", 15 0, o0x7fcee87831b8;  0 drivers
v0x55a0127d9eb0_0 .net "wGpioReadLsb", 15 0, L_0x55a01293e350;  1 drivers
v0x55a0127d9f90_0 .net "wGpioReadMsb", 15 0, L_0x55a01293e3f0;  1 drivers
o0x7fcee8783248 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x55a012902a00_0 .net "wGpioWriteLsb", 15 0, o0x7fcee8783248;  0 drivers
o0x7fcee8783278 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x55a012902ae0_0 .net "wGpioWriteMsb", 15 0, o0x7fcee8783278;  0 drivers
v0x55a012903980_0 .net "wMcmEmp", 0 0, L_0x55a0124c4640;  1 drivers
v0x55a012903a20_0 .net "wMcmFull", 0 0, L_0x55a0124c0020;  1 drivers
v0x55a0129035a0_0 .net "wMcmRd", 47 0, L_0x55a0124c2480;  1 drivers
v0x55a012903640_0 .net "wMcmRvd", 0 0, v0x55a012518900_0;  1 drivers
v0x55a0129031c0_0 .net "wRamAdrsCsr", 31 0, L_0x55a0124f0c50;  1 drivers
v0x55a012903290_0 .net "wRamBurstRunCsr", 0 0, L_0x55a0124f0f20;  1 drivers
v0x55a012902de0_0 .net "wRamEnCsr", 0 0, L_0x55a0124f3bf0;  1 drivers
v0x55a012902eb0_0 .net "wRamWdCsr", 15 0, L_0x55a01251d370;  1 drivers
E_0x55a01237a860 .event edge, v0x55a0128fa2d0_0, v0x55a0128d6b50_0, v0x55a0128d6190_0;
E_0x55a012379d50/0 .event edge, v0x55a01234e240_0, v0x55a012904d70_0, v0x55a0125994b0_0, v0x55a012380ce0_0;
E_0x55a012379d50/1 .event edge, v0x55a0128d6530_0, v0x55a0128ec570_0, v0x55a012592c30_0, v0x55a0128d60d0_0;
E_0x55a012379d50/2 .event edge, v0x55a01237c580_0, v0x55a0128d6450_0;
E_0x55a012379d50 .event/or E_0x55a012379d50/0, E_0x55a012379d50/1, E_0x55a012379d50/2;
L_0x55a01293e350 .part L_0x7fcee8737410, 0, 16;
L_0x55a01293e3f0 .part L_0x7fcee8737410, 16, 16;
L_0x55a01293efb0 .part L_0x55a0124c2480, 0, 16;
L_0x55a01293f050 .part L_0x55a0124c2480, 16, 31;
L_0x55a01293f0f0 .concat8 [ 31 1 0 0], L_0x55a01293f050, L_0x55a0124c4f50;
S_0x55a0127ded30 .scope module, "McbCacheMemory" "SyncFifoController" 3 201, 4 20 0, S_0x55a0127f5cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 48 "iWd";
    .port_info 1 /INPUT 1 "iWe";
    .port_info 2 /OUTPUT 1 "oFull";
    .port_info 3 /OUTPUT 48 "oRd";
    .port_info 4 /INPUT 1 "iRe";
    .port_info 5 /OUTPUT 1 "oRvd";
    .port_info 6 /OUTPUT 1 "oEmp";
    .port_info 7 /INPUT 1 "inARST";
    .port_info 8 /INPUT 1 "iCLK";
P_0x55a012888990 .param/l "lpBramGenNum" 1 4 95, C4<00000110>;
P_0x55a0128889d0 .param/l "lpDataWidth" 1 4 94, C4<00001000>;
P_0x55a012888a10 .param/l "pAddrWidth" 1 4 40, C4<00001001>;
P_0x55a012888a50 .param/l "pFifoBitWidth" 0 4 22, +C4<00000000000000000000000000110000>;
P_0x55a012888a90 .param/str "pFifoBlockRam" 0 4 23, "yes";
P_0x55a012888ad0 .param/l "pFifoDepth" 0 4 21, +C4<00000000000000000000001000000000>;
L_0x55a0124c0020 .functor BUFZ 1, v0x55a01257b660_0, C4<0>, C4<0>, C4<0>;
L_0x55a0124c4640 .functor BUFZ 1, v0x55a0125741b0_0, C4<0>, C4<0>, C4<0>;
L_0x55a0124c2480 .functor BUFZ 48, L_0x55a01293ec60, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>;
L_0x7fcee8736918 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v0x55a01233d8f0_0 .net/2u *"_ivl_13", 8 0, L_0x7fcee8736918;  1 drivers
v0x55a01233d2e0_0 .net "iCLK", 0 0, v0x55a01292d720_0;  alias, 1 drivers
v0x55a012324e20_0 .net "iRe", 0 0, v0x55a0128d73f0_0;  1 drivers
v0x55a012397c70_0 .net "iWd", 47 0, v0x55a0128d6f40_0;  1 drivers
v0x55a0126ccf60_0 .net "iWe", 0 0, v0x55a0128d6fe0_0;  1 drivers
v0x55a0126cf960_0 .net "inARST", 0 0, v0x55a01292dfb0_0;  alias, 1 drivers
v0x55a012592c30_0 .net "oEmp", 0 0, L_0x55a0124c4640;  alias, 1 drivers
v0x55a0125994b0_0 .net "oFull", 0 0, L_0x55a0124c0020;  alias, 1 drivers
v0x55a012570320_0 .net "oRd", 47 0, L_0x55a0124c2480;  alias, 1 drivers
v0x55a01257dd60_0 .net "oRvd", 0 0, v0x55a012518900_0;  alias, 1 drivers
v0x55a0125741b0_0 .var "qEmp", 0 0;
v0x55a01257b660_0 .var "qFull", 0 0;
v0x55a01258fef0_0 .var "qRe", 0 0;
v0x55a012586d10 .array "qWd", 0 5, 7 0;
v0x55a01259bf00_0 .var "qWe", 0 0;
v0x55a0125a46f0_0 .var "rRa", 8 0;
v0x55a012518900_0 .var "rRe", 0 0;
v0x55a01250efc0_0 .var "rWa", 8 0;
v0x55a012513170_0 .net "wRd", 47 0, L_0x55a01293ec60;  1 drivers
v0x55a012515ad0_0 .net "wWa", 8 0, L_0x55a01293ef10;  1 drivers
E_0x55a0122afb10/0 .event edge, v0x55a012515ad0_0, v0x55a012404c60_0, v0x55a0123cf790_0, v0x55a0126ccf60_0;
E_0x55a0122afb10/1 .event edge, v0x55a01257b660_0, v0x55a012324e20_0, v0x55a0125741b0_0;
E_0x55a0122afb10 .event/or E_0x55a0122afb10/0, E_0x55a0122afb10/1;
E_0x55a0123e73e0/0 .event negedge, v0x55a0126cf960_0;
E_0x55a0123e73e0/1 .event posedge, v0x55a012414f20_0;
E_0x55a0123e73e0 .event/or E_0x55a0123e73e0/0, E_0x55a0123e73e0/1;
LS_0x55a01293ec60_0_0 .concat8 [ 8 8 8 8], v0x55a0123f44e0_0, v0x55a0122fd840_0, v0x55a01261f830_0, v0x55a0125577c0_0;
LS_0x55a01293ec60_0_4 .concat8 [ 8 8 0 0], v0x55a0124c1920_0, v0x55a01237c860_0;
L_0x55a01293ec60 .concat8 [ 32 16 0 0], LS_0x55a01293ec60_0_0, LS_0x55a01293ec60_0_4;
L_0x55a01293ef10 .arith/sum 9, v0x55a01250efc0_0, L_0x7fcee8736918;
S_0x55a012887c70 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 4 180, 4 180 0, S_0x55a0127ded30;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x55a012887c70
v0x55a012865460_0 .var/i "i", 31 0;
v0x55a012851ac0_0 .var "iVAL", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a012865460_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x55a012865460_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x55a012851ac0_0;
    %load/vec4 v0x55a012865460_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55a012865460_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_0.2 ;
    %load/vec4 v0x55a012865460_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a012865460_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_0.4 ;
    %end;
S_0x55a012888040 .scope function.vec4.s8, "f_barm_gennum" "f_barm_gennum" 4 156, 4 156 0, S_0x55a0127ded30;
 .timescale 0 0;
; Variable f_barm_gennum is vec4 return value of scope S_0x55a012888040
v0x55a012829e40_0 .var/i "i", 31 0;
v0x55a012815ff0_0 .var "lpDataWidth", 31 0;
v0x55a01286ef70_0 .var "pFifoBitWidth", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.f_barm_gennum ;
    %load/vec4 v0x55a01286ef70_0;
    %load/vec4 v0x55a012815ff0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.6, 5;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %load/vec4 v0x55a01286ef70_0;
    %store/vec4 v0x55a012829e40_0, 0, 32;
T_1.8 ;
    %load/vec4 v0x55a012815ff0_0;
    %load/vec4 v0x55a012829e40_0;
    %cmp/u;
    %jmp/0xz T_1.9, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %retload/vec4 0;
    %pushi/vec4 1, 0, 8;
    %add;
    %ret/vec4 0, 0, 8;
    %load/vec4 v0x55a012829e40_0;
    %load/vec4 v0x55a012815ff0_0;
    %sub;
    %store/vec4 v0x55a012829e40_0, 0, 32;
    %jmp T_1.8;
T_1.9 ;
T_1.7 ;
    %end;
S_0x55a012888350 .scope function.vec4.s8, "f_get_datawidth" "f_get_datawidth" 4 140, 4 140 0, S_0x55a0127ded30;
 .timescale 0 0;
; Variable f_get_datawidth is vec4 return value of scope S_0x55a012888350
v0x55a01241a270_0 .var "pFifoDepth", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.f_get_datawidth ;
    %load/vec4 v0x55a01241a270_0;
    %dup/vec4;
    %pushi/vec4 256, 0, 32;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 32;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 1024, 0, 32;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 2048, 0, 32;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 4096, 0, 32;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_2.16;
T_2.10 ;
    %pushi/vec4 16, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_2.16;
T_2.11 ;
    %pushi/vec4 8, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_2.16;
T_2.12 ;
    %pushi/vec4 4, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_2.16;
T_2.13 ;
    %pushi/vec4 2, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_2.16;
T_2.14 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %end;
S_0x55a0128886a0 .scope generate, "genblk1[0]" "genblk1[0]" 4 101, 4 101 0, S_0x55a0127ded30;
 .timescale 0 0;
P_0x55a012312c90 .param/l "x" 0 4 101, +C4<00>;
E_0x55a0123f7b60 .event edge, v0x55a012397c70_0;
S_0x55a0127e19a0 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 106, 5 12 0, S_0x55a0128886a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "iWd";
    .port_info 1 /INPUT 9 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 8 "oRd";
    .port_info 4 /INPUT 9 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iCLK";
P_0x55a012433c50 .param/l "pAddrWidth" 0 5 14, C4<00001001>;
P_0x55a012433c90 .param/l "pDataWidth" 0 5 13, C4<00001000>;
v0x55a01231a630_0 .net "iCLK", 0 0, v0x55a01292d720_0;  alias, 1 drivers
v0x55a012399900_0 .net "iRa", 8 0, v0x55a0125a46f0_0;  1 drivers
v0x55a0123ab470_0 .net "iRe", 0 0, v0x55a01258fef0_0;  1 drivers
v0x55a0123ab5f0_0 .net "iWa", 8 0, v0x55a01250efc0_0;  1 drivers
v0x55a012586d10_0 .array/port v0x55a012586d10, 0;
v0x55a01228c400_0 .net "iWd", 7 0, v0x55a012586d10_0;  1 drivers
v0x55a01229ce50_0 .net "iWe", 0 0, v0x55a01259bf00_0;  1 drivers
v0x55a01231a340_0 .net "oRd", 7 0, v0x55a0123f44e0_0;  1 drivers
S_0x55a0127e1d80 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 57, 6 36 0, S_0x55a0127e19a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 8 "WDATA";
    .port_info 4 /INPUT 9 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 8 "RDATA";
    .port_info 8 /INPUT 9 "RADDR";
P_0x55a012915b30 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012915b70 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012915bb0 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012915bf0 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012915c30 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012915c70 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012915cb0 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012915cf0 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012915d30 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012915d70 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012915db0 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012915df0 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012915e30 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012915e70 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012915eb0 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012915ef0 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012915f30 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012915f70 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012915fb0 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012915ff0 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012916030 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x55a012916070 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x55a0129160b0 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x55a0129160f0 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001001>;
P_0x55a012916130 .param/l "READ_WIDTH" 0 6 49, C4<00001000>;
P_0x55a012916170 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x55a0129161b0 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x55a0129161f0 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x55a012916230 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x55a012916270 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001001>;
P_0x55a0129162b0 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x55a0129162f0 .param/l "WRITE_WIDTH" 0 6 50, C4<00001000>;
L_0x55a0124f4cd0 .functor BUFZ 1, v0x55a01259bf00_0, C4<0>, C4<0>, C4<0>;
L_0x55a0124f14c0 .functor BUFZ 1, v0x55a01259bf00_0, C4<0>, C4<0>, C4<0>;
L_0x55a0124f5ae0 .functor BUFZ 1, v0x55a01258fef0_0, C4<0>, C4<0>, C4<0>;
L_0x55a0124f22d0 .functor BUFZ 9, v0x55a01250efc0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55a0124f3920 .functor BUFZ 9, v0x55a0125a46f0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55a0124f1a60 .functor BUFZ 1, v0x55a01292d720_0, C4<0>, C4<0>, C4<0>;
L_0x7fcee87360f0 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee877f618 .resolv tri, L_0x7fcee87360f0, L_0x55a0124f14c0;
L_0x55a0124f4a00 .functor BUFZ 1, RS_0x7fcee877f618, C4<0>, C4<0>, C4<0>;
L_0x7fcee87360a8 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee877f6d8 .resolv tri, L_0x7fcee87360a8, L_0x55a0124f4cd0;
L_0x55a0124f5db0 .functor BUFZ 1, RS_0x7fcee877f6d8, C4<0>, C4<0>, C4<0>;
L_0x55a0124fc370 .functor BUFZ 1, v0x55a01292d720_0, C4<0>, C4<0>, C4<0>;
L_0x7fcee8736138 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee877f528 .resolv tri, L_0x7fcee8736138, L_0x55a0124f5ae0;
L_0x55a0124f6680 .functor BUFZ 1, RS_0x7fcee877f528, C4<0>, C4<0>, C4<0>;
v0x55a012404c60_0 .net "RADDR", 8 0, v0x55a0125a46f0_0;  alias, 1 drivers
L_0x7fcee87361c8 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee877f348 .resolv tri, L_0x7fcee87361c8, L_0x55a0124f3920;
v0x55a012404e10_0 .net8 "RADDR_net", 8 0, RS_0x7fcee877f348;  2 drivers, strength-aware
v0x55a012414f20_0 .net "RCLK", 0 0, v0x55a01292d720_0;  alias, 1 drivers
v0x55a012414a80_0 .net "RCLK_i", 0 0, L_0x55a0124fc370;  1 drivers
v0x55a012414c40_0 .net "RDATA", 7 0, v0x55a0123f44e0_0;  alias, 1 drivers
v0x55a012414dc0_0 .var "RDATA_early", 7 0;
v0x55a012419f30_0 .var "RDATA_late", 7 0;
v0x55a0123f44e0_0 .var "RDATA_out", 7 0;
v0x55a0123b4a20_0 .var "RDATA_reg", 7 0;
v0x55a0123b4c80_0 .net "RE", 0 0, v0x55a01258fef0_0;  alias, 1 drivers
v0x55a0123c83d0_0 .net "RE_i", 0 0, L_0x55a0124f6680;  1 drivers
v0x55a0123c3a70_0 .net8 "RE_net", 0 0, RS_0x7fcee877f528;  2 drivers, strength-aware
v0x55a0123cf790_0 .net "WADDR", 8 0, v0x55a01250efc0_0;  alias, 1 drivers
L_0x7fcee8736180 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee877f588 .resolv tri, L_0x7fcee8736180, L_0x55a0124f22d0;
v0x55a0123cf950_0 .net8 "WADDR_net", 8 0, RS_0x7fcee877f588;  2 drivers, strength-aware
v0x55a0123e3d60_0 .net "WCLK", 0 0, v0x55a01292d720_0;  alias, 1 drivers
v0x55a0125aad00_0 .net "WCLKE", 0 0, v0x55a01259bf00_0;  alias, 1 drivers
v0x55a0122d2340_0 .net "WCLKE_i", 0 0, L_0x55a0124f4a00;  1 drivers
v0x55a0122de2e0_0 .net8 "WCLKE_net", 0 0, RS_0x7fcee877f618;  2 drivers, strength-aware
v0x55a0122de160_0 .net "WCLK_i", 0 0, L_0x55a0124f1a60;  1 drivers
v0x55a012374d50_0 .net "WDATA", 7 0, v0x55a012586d10_0;  alias, 1 drivers
v0x55a0125ab1a0_0 .net "WE", 0 0, v0x55a01259bf00_0;  alias, 1 drivers
v0x55a0125ab010_0 .net "WE_i", 0 0, L_0x55a0124f5db0;  1 drivers
v0x55a0125aae80_0 .net8 "WE_net", 0 0, RS_0x7fcee877f6d8;  2 drivers, strength-aware
v0x55a0126dccf0_0 .var/i "i", 31 0;
v0x55a01231a4d0 .array "mem", 0 5119, 0 0;
E_0x55a012901930 .event posedge, v0x55a012414a80_0;
E_0x55a012870080 .event posedge, v0x55a0122de160_0;
S_0x55a012879ca0 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x55a0127e1d80;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x55a012879ca0
v0x55a0128a05e0_0 .var/i "w1", 31 0;
v0x55a012871370_0 .var/i "w2", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x55a0128a05e0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a0128a05e0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0128a05e0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0128a05e0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0128a05e0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a012871370_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a012871370_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a012871370_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a012871370_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a012871370_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x55a0128a05e0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a0128a05e0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0128a05e0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a012871370_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a012871370_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a012871370_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x55a0128781c0 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x55a0127e1d80;
 .timescale 0 0;
S_0x55a012878540 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x55a0127e1d80;
 .timescale 0 0;
v0x55a012871e80_0 .var "addr", 8 0;
v0x55a012872a20_0 .var "rdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a0126dccf0_0, 0, 32;
T_4.17 ;
    %load/vec4 v0x55a0126dccf0_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_4.18, 5;
    %load/vec4 v0x55a012871e80_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x55a0126dccf0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55a01231a4d0, 4;
    %ix/getv/s 4, v0x55a0126dccf0_0;
    %store/vec4 v0x55a012872a20_0, 4, 1;
    %load/vec4 v0x55a0126dccf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a0126dccf0_0, 0, 32;
    %jmp T_4.17;
T_4.18 ;
    %end;
S_0x55a0128788c0 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x55a0127e1d80;
 .timescale 0 0;
v0x55a01286a350_0 .var "addr", 8 0;
v0x55a01241a0f0_0 .var "wdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a0126dccf0_0, 0, 32;
T_5.19 ;
    %load/vec4 v0x55a0126dccf0_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_5.20, 5;
    %load/vec4 v0x55a01241a0f0_0;
    %load/vec4 v0x55a0126dccf0_0;
    %part/s 1;
    %load/vec4 v0x55a01286a350_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x55a0126dccf0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55a01231a4d0, 4, 0;
    %load/vec4 v0x55a0126dccf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a0126dccf0_0, 0, 32;
    %jmp T_5.19;
T_5.20 ;
    %end;
S_0x55a012878cb0 .scope generate, "genblk1[1]" "genblk1[1]" 4 101, 4 101 0, S_0x55a0127ded30;
 .timescale 0 0;
P_0x55a012368d20 .param/l "x" 0 4 101, +C4<01>;
S_0x55a0128790a0 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 106, 5 12 0, S_0x55a012878cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "iWd";
    .port_info 1 /INPUT 9 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 8 "oRd";
    .port_info 4 /INPUT 9 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iCLK";
P_0x55a012869980 .param/l "pAddrWidth" 0 5 14, C4<00001001>;
P_0x55a0128699c0 .param/l "pDataWidth" 0 5 13, C4<00001000>;
v0x55a012675730_0 .net "iCLK", 0 0, v0x55a01292d720_0;  alias, 1 drivers
v0x55a0126758b0_0 .net "iRa", 8 0, v0x55a0125a46f0_0;  alias, 1 drivers
v0x55a012675bb0_0 .net "iRe", 0 0, v0x55a01258fef0_0;  alias, 1 drivers
v0x55a0126a8680_0 .net "iWa", 8 0, v0x55a01250efc0_0;  alias, 1 drivers
v0x55a012586d10_1 .array/port v0x55a012586d10, 1;
v0x55a0126a80d0_0 .net "iWd", 7 0, v0x55a012586d10_1;  1 drivers
v0x55a0126a7dd0_0 .net "iWe", 0 0, v0x55a01259bf00_0;  alias, 1 drivers
v0x55a0126a7f50_0 .net "oRd", 7 0, v0x55a0122fd840_0;  1 drivers
S_0x55a012879490 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 57, 6 36 0, S_0x55a0128790a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 8 "WDATA";
    .port_info 4 /INPUT 9 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 8 "RDATA";
    .port_info 8 /INPUT 9 "RADDR";
P_0x55a012916340 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012916380 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a0129163c0 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012916400 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012916440 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012916480 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a0129164c0 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012916500 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012916540 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012916580 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a0129165c0 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012916600 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012916640 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012916680 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a0129166c0 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012916700 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012916740 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012916780 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a0129167c0 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012916800 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012916840 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x55a012916880 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x55a0129168c0 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x55a012916900 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001001>;
P_0x55a012916940 .param/l "READ_WIDTH" 0 6 49, C4<00001000>;
P_0x55a012916980 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x55a0129169c0 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x55a012916a00 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x55a012916a40 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x55a012916a80 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001001>;
P_0x55a012916ac0 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x55a012916b00 .param/l "WRITE_WIDTH" 0 6 50, C4<00001000>;
L_0x55a0124f6ba0 .functor BUFZ 1, v0x55a01259bf00_0, C4<0>, C4<0>, C4<0>;
L_0x55a0124f7900 .functor BUFZ 1, v0x55a01259bf00_0, C4<0>, C4<0>, C4<0>;
L_0x55a012500af0 .functor BUFZ 1, v0x55a01258fef0_0, C4<0>, C4<0>, C4<0>;
L_0x55a0124ff880 .functor BUFZ 9, v0x55a01250efc0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55a012500f70 .functor BUFZ 9, v0x55a0125a46f0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55a0124f7180 .functor BUFZ 1, v0x55a01292d720_0, C4<0>, C4<0>, C4<0>;
L_0x7fcee8736258 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee877fd98 .resolv tri, L_0x7fcee8736258, L_0x55a0124f7900;
L_0x55a0124fc690 .functor BUFZ 1, RS_0x7fcee877fd98, C4<0>, C4<0>, C4<0>;
L_0x7fcee8736210 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee877fe58 .resolv tri, L_0x7fcee8736210, L_0x55a0124f6ba0;
L_0x55a0124fd530 .functor BUFZ 1, RS_0x7fcee877fe58, C4<0>, C4<0>, C4<0>;
L_0x55a0124fd6b0 .functor BUFZ 1, v0x55a01292d720_0, C4<0>, C4<0>, C4<0>;
L_0x7fcee87362a0 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee877fd08 .resolv tri, L_0x7fcee87362a0, L_0x55a012500af0;
L_0x55a0124f76a0 .functor BUFZ 1, RS_0x7fcee877fd08, C4<0>, C4<0>, C4<0>;
v0x55a0122fd9d0_0 .net "RADDR", 8 0, v0x55a0125a46f0_0;  alias, 1 drivers
L_0x7fcee8736330 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee877fb88 .resolv tri, L_0x7fcee8736330, L_0x55a012500f70;
v0x55a01233d480_0 .net8 "RADDR_net", 8 0, RS_0x7fcee877fb88;  2 drivers, strength-aware
v0x55a01233d150_0 .net "RCLK", 0 0, v0x55a01292d720_0;  alias, 1 drivers
v0x55a0123682a0_0 .net "RCLK_i", 0 0, L_0x55a0124fd6b0;  1 drivers
v0x55a0123032c0_0 .net "RDATA", 7 0, v0x55a0122fd840_0;  alias, 1 drivers
v0x55a0122fd3c0_0 .var "RDATA_early", 7 0;
v0x55a0122fdb60_0 .var "RDATA_late", 7 0;
v0x55a0122fd840_0 .var "RDATA_out", 7 0;
v0x55a01233d760_0 .var "RDATA_reg", 7 0;
v0x55a0122e89f0_0 .net "RE", 0 0, v0x55a01258fef0_0;  alias, 1 drivers
v0x55a012325890_0 .net "RE_i", 0 0, L_0x55a0124f76a0;  1 drivers
v0x55a0123252a0_0 .net8 "RE_net", 0 0, RS_0x7fcee877fd08;  2 drivers, strength-aware
v0x55a012325430_0 .net "WADDR", 8 0, v0x55a01250efc0_0;  alias, 1 drivers
L_0x7fcee87362e8 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee877fd38 .resolv tri, L_0x7fcee87362e8, L_0x55a0124ff880;
v0x55a0123259f0_0 .net8 "WADDR_net", 8 0, RS_0x7fcee877fd38;  2 drivers, strength-aware
v0x55a012324fc0_0 .net "WCLK", 0 0, v0x55a01292d720_0;  alias, 1 drivers
v0x55a012324c90_0 .net "WCLKE", 0 0, v0x55a01259bf00_0;  alias, 1 drivers
v0x55a0123962f0_0 .net "WCLKE_i", 0 0, L_0x55a0124fc690;  1 drivers
v0x55a0126288c0_0 .net8 "WCLKE_net", 0 0, RS_0x7fcee877fd98;  2 drivers, strength-aware
v0x55a012628a40_0 .net "WCLK_i", 0 0, L_0x55a0124f7180;  1 drivers
v0x55a012628740_0 .net "WDATA", 7 0, v0x55a012586d10_1;  alias, 1 drivers
v0x55a0126285c0_0 .net "WE", 0 0, v0x55a01259bf00_0;  alias, 1 drivers
v0x55a0126282c0_0 .net "WE_i", 0 0, L_0x55a0124fd530;  1 drivers
v0x55a012628440_0 .net8 "WE_net", 0 0, RS_0x7fcee877fe58;  2 drivers, strength-aware
v0x55a012396170_0 .var/i "i", 31 0;
v0x55a0126a8250 .array "mem", 0 5119, 0 0;
E_0x55a012911d60 .event posedge, v0x55a0123682a0_0;
E_0x55a012328300 .event posedge, v0x55a012628a40_0;
S_0x55a0128798b0 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x55a012879490;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x55a0128798b0
v0x55a0122fdce0_0 .var/i "w1", 31 0;
v0x55a0122fd230_0 .var/i "w2", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x55a0122fdce0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a0122fdce0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0122fdce0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0122fdce0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0122fdce0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0122fd230_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a0122fd230_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0122fd230_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0122fd230_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0122fd230_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x55a0122fdce0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a0122fdce0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0122fdce0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0122fd230_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a0122fd230_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0122fd230_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x55a012877e40 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x55a012879490;
 .timescale 0 0;
S_0x55a0128ce550 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x55a012879490;
 .timescale 0 0;
v0x55a01230a0f0_0 .var "addr", 8 0;
v0x55a012309e10_0 .var "rdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a012396170_0, 0, 32;
T_7.21 ;
    %load/vec4 v0x55a012396170_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_7.22, 5;
    %load/vec4 v0x55a01230a0f0_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x55a012396170_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55a0126a8250, 4;
    %ix/getv/s 4, v0x55a012396170_0;
    %store/vec4 v0x55a012309e10_0, 4, 1;
    %load/vec4 v0x55a012396170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a012396170_0, 0, 32;
    %jmp T_7.21;
T_7.22 ;
    %end;
S_0x55a0128cd830 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x55a012879490;
 .timescale 0 0;
v0x55a012309ae0_0 .var "addr", 8 0;
v0x55a01231a7f0_0 .var "wdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a012396170_0, 0, 32;
T_8.23 ;
    %load/vec4 v0x55a012396170_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_8.24, 5;
    %load/vec4 v0x55a01231a7f0_0;
    %load/vec4 v0x55a012396170_0;
    %part/s 1;
    %load/vec4 v0x55a012309ae0_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x55a012396170_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55a0126a8250, 4, 0;
    %load/vec4 v0x55a012396170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a012396170_0, 0, 32;
    %jmp T_8.23;
T_8.24 ;
    %end;
S_0x55a0128cdc00 .scope generate, "genblk1[2]" "genblk1[2]" 4 101, 4 101 0, S_0x55a0127ded30;
 .timescale 0 0;
P_0x55a012328dd0 .param/l "x" 0 4 101, +C4<010>;
S_0x55a0128cdf10 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 106, 5 12 0, S_0x55a0128cdc00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "iWd";
    .port_info 1 /INPUT 9 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 8 "oRd";
    .port_info 4 /INPUT 9 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iCLK";
P_0x55a012911e20 .param/l "pAddrWidth" 0 5 14, C4<00001001>;
P_0x55a012911e60 .param/l "pDataWidth" 0 5 13, C4<00001000>;
v0x55a01259a5b0_0 .net "iCLK", 0 0, v0x55a01292d720_0;  alias, 1 drivers
v0x55a01253a170_0 .net "iRa", 8 0, v0x55a0125a46f0_0;  alias, 1 drivers
v0x55a01253bd80_0 .net "iRe", 0 0, v0x55a01258fef0_0;  alias, 1 drivers
v0x55a01253c300_0 .net "iWa", 8 0, v0x55a01250efc0_0;  alias, 1 drivers
v0x55a012586d10_2 .array/port v0x55a012586d10, 2;
v0x55a01257b4d0_0 .net "iWd", 7 0, v0x55a012586d10_2;  1 drivers
v0x55a01257b350_0 .net "iWe", 0 0, v0x55a01259bf00_0;  alias, 1 drivers
v0x55a01257e040_0 .net "oRd", 7 0, v0x55a01261f830_0;  1 drivers
S_0x55a0128ce260 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 57, 6 36 0, S_0x55a0128cdf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 8 "WDATA";
    .port_info 4 /INPUT 9 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 8 "RDATA";
    .port_info 8 /INPUT 9 "RADDR";
P_0x55a012916b50 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012916b90 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012916bd0 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012916c10 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012916c50 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012916c90 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012916cd0 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012916d10 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012916d50 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012916d90 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012916dd0 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012916e10 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012916e50 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012916e90 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012916ed0 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012916f10 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012916f50 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012916f90 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012916fd0 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012917010 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012917050 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x55a012917090 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x55a0129170d0 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x55a012917110 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001001>;
P_0x55a012917150 .param/l "READ_WIDTH" 0 6 49, C4<00001000>;
P_0x55a012917190 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x55a0129171d0 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x55a012917210 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x55a012917250 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x55a012917290 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001001>;
P_0x55a0129172d0 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x55a012917310 .param/l "WRITE_WIDTH" 0 6 50, C4<00001000>;
L_0x55a0124fcd30 .functor BUFZ 1, v0x55a01259bf00_0, C4<0>, C4<0>, C4<0>;
L_0x55a0124fced0 .functor BUFZ 1, v0x55a01259bf00_0, C4<0>, C4<0>, C4<0>;
L_0x55a012501460 .functor BUFZ 1, v0x55a01258fef0_0, C4<0>, C4<0>, C4<0>;
L_0x55a012501720 .functor BUFZ 9, v0x55a01250efc0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55a012501ca0 .functor BUFZ 9, v0x55a0125a46f0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55a0125019e0 .functor BUFZ 1, v0x55a01292d720_0, C4<0>, C4<0>, C4<0>;
L_0x7fcee87363c0 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee8780518 .resolv tri, L_0x7fcee87363c0, L_0x55a0124fced0;
L_0x55a0124fdcb0 .functor BUFZ 1, RS_0x7fcee8780518, C4<0>, C4<0>, C4<0>;
L_0x7fcee8736378 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee87805d8 .resolv tri, L_0x7fcee8736378, L_0x55a0124fcd30;
L_0x55a0124f7020 .functor BUFZ 1, RS_0x7fcee87805d8, C4<0>, C4<0>, C4<0>;
L_0x55a0124ffb80 .functor BUFZ 1, v0x55a01292d720_0, C4<0>, C4<0>, C4<0>;
L_0x7fcee8736408 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee8780488 .resolv tri, L_0x7fcee8736408, L_0x55a012501460;
L_0x55a0124fe7b0 .functor BUFZ 1, RS_0x7fcee8780488, C4<0>, C4<0>, C4<0>;
v0x55a012675fe0_0 .net "RADDR", 8 0, v0x55a0125a46f0_0;  alias, 1 drivers
L_0x7fcee8736498 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee8780308 .resolv tri, L_0x7fcee8736498, L_0x55a012501ca0;
v0x55a01261ec30_0 .net8 "RADDR_net", 8 0, RS_0x7fcee8780308;  2 drivers, strength-aware
v0x55a01261f0b0_0 .net "RCLK", 0 0, v0x55a01292d720_0;  alias, 1 drivers
v0x55a01261ef30_0 .net "RCLK_i", 0 0, L_0x55a0124ffb80;  1 drivers
v0x55a01261edb0_0 .net "RDATA", 7 0, v0x55a01261f830_0;  alias, 1 drivers
v0x55a01261e930_0 .var "RDATA_early", 7 0;
v0x55a01261eab0_0 .var "RDATA_late", 7 0;
v0x55a01261f830_0 .var "RDATA_out", 7 0;
v0x55a01261f230_0 .var "RDATA_reg", 7 0;
v0x55a01261f3b0_0 .net "RE", 0 0, v0x55a01258fef0_0;  alias, 1 drivers
v0x55a012613120_0 .net "RE_i", 0 0, L_0x55a0124fe7b0;  1 drivers
v0x55a01261e430_0 .net8 "RE_net", 0 0, RS_0x7fcee8780488;  2 drivers, strength-aware
v0x55a01261fcb0_0 .net "WADDR", 8 0, v0x55a01250efc0_0;  alias, 1 drivers
L_0x7fcee8736450 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee87804b8 .resolv tri, L_0x7fcee8736450, L_0x55a012501720;
v0x55a01261fb30_0 .net8 "WADDR_net", 8 0, RS_0x7fcee87804b8;  2 drivers, strength-aware
v0x55a01261f9b0_0 .net "WCLK", 0 0, v0x55a01292d720_0;  alias, 1 drivers
v0x55a01261f6b0_0 .net "WCLKE", 0 0, v0x55a01259bf00_0;  alias, 1 drivers
v0x55a01261f530_0 .net "WCLKE_i", 0 0, L_0x55a0124fdcb0;  1 drivers
v0x55a012615650_0 .net8 "WCLKE_net", 0 0, RS_0x7fcee8780518;  2 drivers, strength-aware
v0x55a012599650_0 .net "WCLK_i", 0 0, L_0x55a0125019e0;  1 drivers
v0x55a01260acf0_0 .net "WDATA", 7 0, v0x55a012586d10_2;  alias, 1 drivers
v0x55a01260ae70_0 .net "WE", 0 0, v0x55a01259bf00_0;  alias, 1 drivers
v0x55a01260ab70_0 .net "WE_i", 0 0, L_0x55a0124f7020;  1 drivers
v0x55a01260a9f0_0 .net8 "WE_net", 0 0, RS_0x7fcee87805d8;  2 drivers, strength-aware
v0x55a01260a6f0_0 .var/i "i", 31 0;
v0x55a01260a870 .array "mem", 0 5119, 0 0;
E_0x55a0128d1240 .event posedge, v0x55a01261ef30_0;
E_0x55a0122eabd0 .event posedge, v0x55a012599650_0;
S_0x55a0128735b0 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x55a0128ce260;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x55a0128735b0
v0x55a01261e7b0_0 .var/i "w1", 31 0;
v0x55a01261e630_0 .var/i "w2", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B2\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x55a01261e7b0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a01261e7b0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a01261e7b0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a01261e7b0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a01261e7b0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a01261e630_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a01261e630_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a01261e630_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a01261e630_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a01261e630_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x55a01261e7b0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a01261e7b0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a01261e7b0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a01261e630_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a01261e630_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a01261e630_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x55a012877ac0 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x55a0128ce260;
 .timescale 0 0;
S_0x55a0128bf9e0 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x55a0128ce260;
 .timescale 0 0;
v0x55a012664260_0 .var "addr", 8 0;
v0x55a0126308d0_0 .var "rdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B2\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a01260a6f0_0, 0, 32;
T_10.25 ;
    %load/vec4 v0x55a01260a6f0_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_10.26, 5;
    %load/vec4 v0x55a012664260_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x55a01260a6f0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55a01260a870, 4;
    %ix/getv/s 4, v0x55a01260a6f0_0;
    %store/vec4 v0x55a0126308d0_0, 4, 1;
    %load/vec4 v0x55a01260a6f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a01260a6f0_0, 0, 32;
    %jmp T_10.25;
T_10.26 ;
    %end;
S_0x55a0128bdf00 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x55a0128ce260;
 .timescale 0 0;
v0x55a012630e30_0 .var "addr", 8 0;
v0x55a012630f90_0 .var "wdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B2\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a01260a6f0_0, 0, 32;
T_11.27 ;
    %load/vec4 v0x55a01260a6f0_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_11.28, 5;
    %load/vec4 v0x55a012630f90_0;
    %load/vec4 v0x55a01260a6f0_0;
    %part/s 1;
    %load/vec4 v0x55a012630e30_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x55a01260a6f0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55a01260a870, 4, 0;
    %load/vec4 v0x55a01260a6f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a01260a6f0_0, 0, 32;
    %jmp T_11.27;
T_11.28 ;
    %end;
S_0x55a0128be280 .scope generate, "genblk1[3]" "genblk1[3]" 4 101, 4 101 0, S_0x55a0127ded30;
 .timescale 0 0;
P_0x55a012329e00 .param/l "x" 0 4 101, +C4<011>;
S_0x55a0128be600 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 106, 5 12 0, S_0x55a0128be280;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "iWd";
    .port_info 1 /INPUT 9 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 8 "oRd";
    .port_info 4 /INPUT 9 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iCLK";
P_0x55a012912020 .param/l "pAddrWidth" 0 5 14, C4<00001001>;
P_0x55a012912060 .param/l "pDataWidth" 0 5 13, C4<00001000>;
v0x55a012523e40_0 .net "iCLK", 0 0, v0x55a01292d720_0;  alias, 1 drivers
v0x55a012512e90_0 .net "iRa", 8 0, v0x55a0125a46f0_0;  alias, 1 drivers
v0x55a0124f26e0_0 .net "iRe", 0 0, v0x55a01258fef0_0;  alias, 1 drivers
v0x55a0124f2b00_0 .net "iWa", 8 0, v0x55a01250efc0_0;  alias, 1 drivers
v0x55a012586d10_3 .array/port v0x55a012586d10, 3;
v0x55a0124f29a0_0 .net "iWd", 7 0, v0x55a012586d10_3;  1 drivers
v0x55a0124f2840_0 .net "iWe", 0 0, v0x55a01259bf00_0;  alias, 1 drivers
v0x55a0124f2dc0_0 .net "oRd", 7 0, v0x55a0125577c0_0;  1 drivers
S_0x55a0128be9f0 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 57, 6 36 0, S_0x55a0128be600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 8 "WDATA";
    .port_info 4 /INPUT 9 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 8 "RDATA";
    .port_info 8 /INPUT 9 "RADDR";
P_0x55a012917360 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a0129173a0 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a0129173e0 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012917420 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012917460 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a0129174a0 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a0129174e0 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012917520 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012917560 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a0129175a0 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a0129175e0 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012917620 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012917660 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a0129176a0 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a0129176e0 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012917720 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012917760 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a0129177a0 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a0129177e0 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012917820 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012917860 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x55a0129178a0 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x55a0129178e0 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x55a012917920 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001001>;
P_0x55a012917960 .param/l "READ_WIDTH" 0 6 49, C4<00001000>;
P_0x55a0129179a0 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x55a0129179e0 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x55a012917a20 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x55a012917a60 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x55a012917aa0 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001001>;
P_0x55a012917ae0 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x55a012917b20 .param/l "WRITE_WIDTH" 0 6 50, C4<00001000>;
L_0x55a0124fd830 .functor BUFZ 1, v0x55a01259bf00_0, C4<0>, C4<0>, C4<0>;
L_0x55a0124fe280 .functor BUFZ 1, v0x55a01259bf00_0, C4<0>, C4<0>, C4<0>;
L_0x55a0124e7b40 .functor BUFZ 1, v0x55a01258fef0_0, C4<0>, C4<0>, C4<0>;
L_0x55a0124e7eb0 .functor BUFZ 9, v0x55a01250efc0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55a0124de520 .functor BUFZ 9, v0x55a0125a46f0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55a0124de200 .functor BUFZ 1, v0x55a01292d720_0, C4<0>, C4<0>, C4<0>;
L_0x7fcee8736528 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee8780c98 .resolv tri, L_0x7fcee8736528, L_0x55a0124fe280;
L_0x55a0124df7c0 .functor BUFZ 1, RS_0x7fcee8780c98, C4<0>, C4<0>, C4<0>;
L_0x7fcee87364e0 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee8780d58 .resolv tri, L_0x7fcee87364e0, L_0x55a0124fd830;
L_0x55a0124de680 .functor BUFZ 1, RS_0x7fcee8780d58, C4<0>, C4<0>, C4<0>;
L_0x55a0124dec80 .functor BUFZ 1, v0x55a01292d720_0, C4<0>, C4<0>, C4<0>;
L_0x7fcee8736570 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee8780c08 .resolv tri, L_0x7fcee8736570, L_0x55a0124e7b40;
L_0x55a0124deb20 .functor BUFZ 1, RS_0x7fcee8780c08, C4<0>, C4<0>, C4<0>;
v0x55a01253bc20_0 .net "RADDR", 8 0, v0x55a0125a46f0_0;  alias, 1 drivers
L_0x7fcee8736600 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee8780a88 .resolv tri, L_0x7fcee8736600, L_0x55a0124de520;
v0x55a01253c040_0 .net8 "RADDR_net", 8 0, RS_0x7fcee8780a88;  2 drivers, strength-aware
v0x55a012557be0_0 .net "RCLK", 0 0, v0x55a01292d720_0;  alias, 1 drivers
v0x55a012557a80_0 .net "RCLK_i", 0 0, L_0x55a0124dec80;  1 drivers
v0x55a012557d40_0 .net "RDATA", 7 0, v0x55a0125577c0_0;  alias, 1 drivers
v0x55a012557500_0 .var "RDATA_early", 7 0;
v0x55a012557920_0 .var "RDATA_late", 7 0;
v0x55a0125577c0_0 .var "RDATA_out", 7 0;
v0x55a012555a50_0 .var "RDATA_reg", 7 0;
v0x55a012557660_0 .net "RE", 0 0, v0x55a01258fef0_0;  alias, 1 drivers
v0x55a012561680_0 .net "RE_i", 0 0, L_0x55a0124deb20;  1 drivers
v0x55a012524100_0 .net8 "RE_net", 0 0, RS_0x7fcee8780c08;  2 drivers, strength-aware
v0x55a0125220c0_0 .net "WADDR", 8 0, v0x55a01250efc0_0;  alias, 1 drivers
L_0x7fcee87365b8 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee8780c38 .resolv tri, L_0x7fcee87365b8, L_0x55a0124e7eb0;
v0x55a012523fa0_0 .net8 "WADDR_net", 8 0, RS_0x7fcee8780c38;  2 drivers, strength-aware
v0x55a012524520_0 .net "WCLK", 0 0, v0x55a01292d720_0;  alias, 1 drivers
v0x55a012586ff0_0 .net "WCLKE", 0 0, v0x55a01259bf00_0;  alias, 1 drivers
v0x55a01258fd60_0 .net "WCLKE_i", 0 0, L_0x55a0124df7c0;  1 drivers
v0x55a0125901d0_0 .net8 "WCLKE_net", 0 0, RS_0x7fcee8780c98;  2 drivers, strength-aware
v0x55a012524260_0 .net "WCLK_i", 0 0, L_0x55a0124de200;  1 drivers
v0x55a01250f160_0 .net "WDATA", 7 0, v0x55a012586d10_3;  alias, 1 drivers
v0x55a012519a70_0 .net "WE", 0 0, v0x55a01259bf00_0;  alias, 1 drivers
v0x55a012518aa0_0 .net "WE_i", 0 0, L_0x55a0124de680;  1 drivers
v0x55a012530a70_0 .net8 "WE_net", 0 0, RS_0x7fcee8780d58;  2 drivers, strength-aware
v0x55a0125243c0_0 .var/i "i", 31 0;
v0x55a0125251c0 .array "mem", 0 5119, 0 0;
E_0x55a012840ea0 .event posedge, v0x55a012557a80_0;
E_0x55a0126a8f10 .event posedge, v0x55a012524260_0;
S_0x55a0128bede0 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x55a0128be9f0;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x55a0128bede0
v0x55a01253bee0_0 .var/i "w1", 31 0;
v0x55a012542320_0 .var/i "w2", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B3\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x55a01253bee0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a01253bee0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a01253bee0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a01253bee0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a01253bee0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a012542320_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a012542320_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a012542320_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a012542320_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a012542320_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x55a01253bee0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a01253bee0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a01253bee0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a012542320_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a012542320_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a012542320_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x55a0128bf1d0 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x55a0128be9f0;
 .timescale 0 0;
S_0x55a0128bf5f0 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x55a0128be9f0;
 .timescale 0 0;
v0x55a012543ab0_0 .var "addr", 8 0;
v0x55a012542620_0 .var "rdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B3\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a0125243c0_0, 0, 32;
T_13.29 ;
    %load/vec4 v0x55a0125243c0_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_13.30, 5;
    %load/vec4 v0x55a012543ab0_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x55a0125243c0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55a0125251c0, 4;
    %ix/getv/s 4, v0x55a0125243c0_0;
    %store/vec4 v0x55a012542620_0, 4, 1;
    %load/vec4 v0x55a0125243c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a0125243c0_0, 0, 32;
    %jmp T_13.29;
T_13.30 ;
    %end;
S_0x55a0128bdb80 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x55a0128be9f0;
 .timescale 0 0;
v0x55a01253c1a0_0 .var "addr", 8 0;
v0x55a01253c460_0 .var "wdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B3\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a0125243c0_0, 0, 32;
T_14.31 ;
    %load/vec4 v0x55a0125243c0_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_14.32, 5;
    %load/vec4 v0x55a01253c460_0;
    %load/vec4 v0x55a0125243c0_0;
    %part/s 1;
    %load/vec4 v0x55a01253c1a0_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x55a0125243c0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55a0125251c0, 4, 0;
    %load/vec4 v0x55a0125243c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a0125243c0_0, 0, 32;
    %jmp T_14.31;
T_14.32 ;
    %end;
S_0x55a0128b4b80 .scope generate, "genblk1[4]" "genblk1[4]" 4 101, 4 101 0, S_0x55a0127ded30;
 .timescale 0 0;
P_0x55a0126aba90 .param/l "x" 0 4 101, +C4<0100>;
S_0x55a0128b4ed0 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 106, 5 12 0, S_0x55a0128b4b80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "iWd";
    .port_info 1 /INPUT 9 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 8 "oRd";
    .port_info 4 /INPUT 9 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iCLK";
P_0x55a012911f00 .param/l "pAddrWidth" 0 5 14, C4<00001001>;
P_0x55a012911f40 .param/l "pDataWidth" 0 5 13, C4<00001000>;
v0x55a01248b850_0 .net "iCLK", 0 0, v0x55a01292d720_0;  alias, 1 drivers
v0x55a01248aad0_0 .net "iRa", 8 0, v0x55a0125a46f0_0;  alias, 1 drivers
v0x55a012436040_0 .net "iRe", 0 0, v0x55a01258fef0_0;  alias, 1 drivers
v0x55a012436400_0 .net "iWa", 8 0, v0x55a01250efc0_0;  alias, 1 drivers
v0x55a012586d10_4 .array/port v0x55a012586d10, 4;
v0x55a012436820_0 .net "iWd", 7 0, v0x55a012586d10_4;  1 drivers
v0x55a012436560_0 .net "iWe", 0 0, v0x55a01259bf00_0;  alias, 1 drivers
v0x55a012436980_0 .net "oRd", 7 0, v0x55a0124c1920_0;  1 drivers
S_0x55a0128b5220 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 57, 6 36 0, S_0x55a0128b4ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 8 "WDATA";
    .port_info 4 /INPUT 9 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 8 "RDATA";
    .port_info 8 /INPUT 9 "RADDR";
P_0x55a012917b70 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012917bb0 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012917bf0 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012917c30 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012917c70 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012917cb0 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012917cf0 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012917d30 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012917d70 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012917db0 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012917df0 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012917e30 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012917e70 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012917eb0 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012917ef0 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012917f30 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012917f70 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012917fb0 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012917ff0 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012918030 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012918070 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x55a0129180b0 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x55a0129180f0 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x55a012918130 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001001>;
P_0x55a012918170 .param/l "READ_WIDTH" 0 6 49, C4<00001000>;
P_0x55a0129181b0 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x55a0129181f0 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x55a012918230 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x55a012918270 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x55a0129182b0 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001001>;
P_0x55a0129182f0 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x55a012918330 .param/l "WRITE_WIDTH" 0 6 50, C4<00001000>;
L_0x55a0124e2230 .functor BUFZ 1, v0x55a01259bf00_0, C4<0>, C4<0>, C4<0>;
L_0x55a0124e2910 .functor BUFZ 1, v0x55a01259bf00_0, C4<0>, C4<0>, C4<0>;
L_0x55a0124e4770 .functor BUFZ 1, v0x55a01258fef0_0, C4<0>, C4<0>, C4<0>;
L_0x55a0124e5060 .functor BUFZ 9, v0x55a01250efc0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55a0124ea100 .functor BUFZ 9, v0x55a0125a46f0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55a0124ebb00 .functor BUFZ 1, v0x55a01292d720_0, C4<0>, C4<0>, C4<0>;
L_0x7fcee8736690 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee8781418 .resolv tri, L_0x7fcee8736690, L_0x55a0124e2910;
L_0x55a0124ec1e0 .functor BUFZ 1, RS_0x7fcee8781418, C4<0>, C4<0>, C4<0>;
L_0x7fcee8736648 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee87814d8 .resolv tri, L_0x7fcee8736648, L_0x55a0124e2230;
L_0x55a0124ea890 .functor BUFZ 1, RS_0x7fcee87814d8, C4<0>, C4<0>, C4<0>;
L_0x55a0124ec380 .functor BUFZ 1, v0x55a01292d720_0, C4<0>, C4<0>, C4<0>;
L_0x7fcee87366d8 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee8781388 .resolv tri, L_0x7fcee87366d8, L_0x55a0124e4770;
L_0x55a0124eae90 .functor BUFZ 1, RS_0x7fcee8781388, C4<0>, C4<0>, C4<0>;
v0x55a012500df0_0 .net "RADDR", 8 0, v0x55a0125a46f0_0;  alias, 1 drivers
L_0x7fcee8736768 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee8781208 .resolv tri, L_0x7fcee8736768, L_0x55a0124ea100;
v0x55a012501270_0 .net8 "RADDR_net", 8 0, RS_0x7fcee8781208;  2 drivers, strength-aware
v0x55a012500970_0 .net "RCLK", 0 0, v0x55a01292d720_0;  alias, 1 drivers
v0x55a0124ddc60_0 .net "RCLK_i", 0 0, L_0x55a0124ec380;  1 drivers
v0x55a0124c1660_0 .net "RDATA", 7 0, v0x55a0124c1920_0;  alias, 1 drivers
v0x55a0124c1500_0 .var "RDATA_early", 7 0;
v0x55a0124c13a0_0 .var "RDATA_late", 7 0;
v0x55a0124c1920_0 .var "RDATA_out", 7 0;
v0x55a0124e4440_0 .var "RDATA_reg", 7 0;
v0x55a0124e48b0_0 .net "RE", 0 0, v0x55a01258fef0_0;  alias, 1 drivers
v0x55a0124e1990_0 .net "RE_i", 0 0, L_0x55a0124eae90;  1 drivers
v0x55a0124c1240_0 .net8 "RE_net", 0 0, RS_0x7fcee8781388;  2 drivers, strength-aware
v0x55a01248a950_0 .net "WADDR", 8 0, v0x55a01250efc0_0;  alias, 1 drivers
L_0x7fcee8736720 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee87813b8 .resolv tri, L_0x7fcee8736720, L_0x55a0124e5060;
v0x55a0124ce560_0 .net8 "WADDR_net", 8 0, RS_0x7fcee87813b8;  2 drivers, strength-aware
v0x55a0124cc990_0 .net "WCLK", 0 0, v0x55a01292d720_0;  alias, 1 drivers
v0x55a0124cf950_0 .net "WCLKE", 0 0, v0x55a01259bf00_0;  alias, 1 drivers
v0x55a0124cfdd0_0 .net "WCLKE_i", 0 0, L_0x55a0124ec1e0;  1 drivers
v0x55a0124cf4d0_0 .net8 "WCLKE_net", 0 0, RS_0x7fcee8781418;  2 drivers, strength-aware
v0x55a0124c17c0_0 .net "WCLK_i", 0 0, L_0x55a0124ebb00;  1 drivers
v0x55a01248add0_0 .net "WDATA", 7 0, v0x55a012586d10_4;  alias, 1 drivers
v0x55a01248b370_0 .net "WE", 0 0, v0x55a01259bf00_0;  alias, 1 drivers
v0x55a01248bc10_0 .net "WE_i", 0 0, L_0x55a0124ea890;  1 drivers
v0x55a01248ac50_0 .net8 "WE_net", 0 0, RS_0x7fcee87814d8;  2 drivers, strength-aware
v0x55a01248b4f0_0 .var/i "i", 31 0;
v0x55a01248b1f0 .array "mem", 0 5119, 0 0;
E_0x55a0126aaff0 .event posedge, v0x55a0124ddc60_0;
E_0x55a0129020c0 .event posedge, v0x55a0124c17c0_0;
S_0x55a0128b5510 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x55a0128b5220;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x55a0128b5510
v0x55a012515db0_0 .var/i "w1", 31 0;
v0x55a0124f2c60_0 .var/i "w2", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B4\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x55a012515db0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a012515db0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a012515db0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a012515db0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a012515db0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0124f2c60_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a0124f2c60_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0124f2c60_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0124f2c60_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0124f2c60_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x55a012515db0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a012515db0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a012515db0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0124f2c60_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a0124f2c60_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0124f2c60_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x55a0128b4760 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x55a0128b5220;
 .timescale 0 0;
S_0x55a0128b91f0 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x55a0128b5220;
 .timescale 0 0;
v0x55a0124e8570_0 .var "addr", 8 0;
v0x55a0124e75a0_0 .var "rdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B4\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a01248b4f0_0, 0, 32;
T_16.33 ;
    %load/vec4 v0x55a01248b4f0_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_16.34, 5;
    %load/vec4 v0x55a0124e8570_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x55a01248b4f0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55a01248b1f0, 4;
    %ix/getv/s 4, v0x55a01248b4f0_0;
    %store/vec4 v0x55a0124e75a0_0, 4, 1;
    %load/vec4 v0x55a01248b4f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a01248b4f0_0, 0, 32;
    %jmp T_16.33;
T_16.34 ;
    %end;
S_0x55a0128bd800 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x55a0128b5220;
 .timescale 0 0;
v0x55a0124ffa00_0 .var "addr", 8 0;
v0x55a0124fde30_0 .var "wdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B4\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a01248b4f0_0, 0, 32;
T_17.35 ;
    %load/vec4 v0x55a01248b4f0_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_17.36, 5;
    %load/vec4 v0x55a0124fde30_0;
    %load/vec4 v0x55a01248b4f0_0;
    %part/s 1;
    %load/vec4 v0x55a0124ffa00_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x55a01248b4f0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55a01248b1f0, 4, 0;
    %load/vec4 v0x55a01248b4f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a01248b4f0_0, 0, 32;
    %jmp T_17.35;
T_17.36 ;
    %end;
S_0x55a0128a6e20 .scope generate, "genblk1[5]" "genblk1[5]" 4 101, 4 101 0, S_0x55a0127ded30;
 .timescale 0 0;
P_0x55a01267c500 .param/l "x" 0 4 101, +C4<0101>;
S_0x55a0128a5340 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 106, 5 12 0, S_0x55a0128a6e20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "iWd";
    .port_info 1 /INPUT 9 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 8 "oRd";
    .port_info 4 /INPUT 9 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iCLK";
P_0x55a012872030 .param/l "pAddrWidth" 0 5 14, C4<00001001>;
P_0x55a012872070 .param/l "pDataWidth" 0 5 13, C4<00001000>;
v0x55a012399620_0 .net "iCLK", 0 0, v0x55a01292d720_0;  alias, 1 drivers
v0x55a01239c960_0 .net "iRa", 8 0, v0x55a0125a46f0_0;  alias, 1 drivers
v0x55a012311210_0 .net "iRe", 0 0, v0x55a01258fef0_0;  alias, 1 drivers
v0x55a01230a270_0 .net "iWa", 8 0, v0x55a01250efc0_0;  alias, 1 drivers
v0x55a012586d10_5 .array/port v0x55a012586d10, 5;
v0x55a012309c70_0 .net "iWd", 7 0, v0x55a012586d10_5;  1 drivers
v0x55a01230bfc0_0 .net "iWe", 0 0, v0x55a01259bf00_0;  alias, 1 drivers
v0x55a0122fd540_0 .net "oRd", 7 0, v0x55a01237c860_0;  1 drivers
S_0x55a0128a56c0 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 57, 6 36 0, S_0x55a0128a5340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 8 "WDATA";
    .port_info 4 /INPUT 9 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 8 "RDATA";
    .port_info 8 /INPUT 9 "RADDR";
P_0x55a012918380 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a0129183c0 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012918400 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012918440 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012918480 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a0129184c0 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012918500 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012918540 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012918580 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a0129185c0 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012918600 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012918640 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012918680 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a0129186c0 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012918700 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012918740 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012918780 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a0129187c0 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012918800 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012918840 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012918880 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x55a0129188c0 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x55a012918900 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x55a012918940 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001001>;
P_0x55a012918980 .param/l "READ_WIDTH" 0 6 49, C4<00001000>;
P_0x55a0129189c0 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x55a012918a00 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x55a012918a40 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x55a012918a80 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x55a012918ac0 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001001>;
P_0x55a012918b00 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x55a012918b40 .param/l "WRITE_WIDTH" 0 6 50, C4<00001000>;
L_0x55a0124ebe70 .functor BUFZ 1, v0x55a01259bf00_0, C4<0>, C4<0>, C4<0>;
L_0x55a0124c2750 .functor BUFZ 1, v0x55a01259bf00_0, C4<0>, C4<0>, C4<0>;
L_0x55a0124bfa80 .functor BUFZ 1, v0x55a01258fef0_0, C4<0>, C4<0>, C4<0>;
L_0x55a0124c3dd0 .functor BUFZ 9, v0x55a01250efc0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55a0124c1c10 .functor BUFZ 9, v0x55a0125a46f0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55a0124c2cf0 .functor BUFZ 1, v0x55a01292d720_0, C4<0>, C4<0>, C4<0>;
L_0x7fcee87367f8 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee8781b98 .resolv tri, L_0x7fcee87367f8, L_0x55a0124c2750;
L_0x55a0124c02f0 .functor BUFZ 1, RS_0x7fcee8781b98, C4<0>, C4<0>, C4<0>;
L_0x7fcee87367b0 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee8781c58 .resolv tri, L_0x7fcee87367b0, L_0x55a0124ebe70;
L_0x55a0124c2fc0 .functor BUFZ 1, RS_0x7fcee8781c58, C4<0>, C4<0>, C4<0>;
L_0x55a0124c4370 .functor BUFZ 1, v0x55a01292d720_0, C4<0>, C4<0>, C4<0>;
L_0x7fcee8736840 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee8781b08 .resolv tri, L_0x7fcee8736840, L_0x55a0124bfa80;
L_0x55a0124c0890 .functor BUFZ 1, RS_0x7fcee8781b08, C4<0>, C4<0>, C4<0>;
v0x55a01241fbf0_0 .net "RADDR", 8 0, v0x55a0125a46f0_0;  alias, 1 drivers
L_0x7fcee87368d0 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee8781988 .resolv tri, L_0x7fcee87368d0, L_0x55a0124c1c10;
v0x55a01247e0c0_0 .net8 "RADDR_net", 8 0, RS_0x7fcee8781988;  2 drivers, strength-aware
v0x55a0124727b0_0 .net "RCLK", 0 0, v0x55a01292d720_0;  alias, 1 drivers
v0x55a01246fb50_0 .net "RCLK_i", 0 0, L_0x55a0124c4370;  1 drivers
v0x55a012390ba0_0 .net "RDATA", 7 0, v0x55a01237c860_0;  alias, 1 drivers
v0x55a012377e20_0 .var "RDATA_early", 7 0;
v0x55a012377fa0_0 .var "RDATA_late", 7 0;
v0x55a01237c860_0 .var "RDATA_out", 7 0;
v0x55a01234dfe0_0 .var "RDATA_reg", 7 0;
v0x55a01234de60_0 .net "RE", 0 0, v0x55a01258fef0_0;  alias, 1 drivers
v0x55a012390e80_0 .net "RE_i", 0 0, L_0x55a0124c0890;  1 drivers
v0x55a0123909e0_0 .net8 "RE_net", 0 0, RS_0x7fcee8781b08;  2 drivers, strength-aware
v0x55a012377c60_0 .net "WADDR", 8 0, v0x55a01250efc0_0;  alias, 1 drivers
L_0x7fcee8736888 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee8781b38 .resolv tri, L_0x7fcee8736888, L_0x55a0124c3dd0;
v0x55a0129027f0_0 .net8 "WADDR_net", 8 0, RS_0x7fcee8781b38;  2 drivers, strength-aware
v0x55a0127e51e0_0 .net "WCLK", 0 0, v0x55a01292d720_0;  alias, 1 drivers
v0x55a01241bdf0_0 .net "WCLKE", 0 0, v0x55a01259bf00_0;  alias, 1 drivers
v0x55a0124168a0_0 .net "WCLKE_i", 0 0, L_0x55a0124c02f0;  1 drivers
v0x55a0125f7560_0 .net8 "WCLKE_net", 0 0, RS_0x7fcee8781b98;  2 drivers, strength-aware
v0x55a0123f4690_0 .net "WCLK_i", 0 0, L_0x55a0124c2cf0;  1 drivers
v0x55a0123e3f10_0 .net "WDATA", 7 0, v0x55a012586d10_5;  alias, 1 drivers
v0x55a0123c38d0_0 .net "WE", 0 0, v0x55a01259bf00_0;  alias, 1 drivers
v0x55a0123c8610_0 .net "WE_i", 0 0, L_0x55a0124c2fc0;  1 drivers
v0x55a0123b9910_0 .net8 "WE_net", 0 0, RS_0x7fcee8781c58;  2 drivers, strength-aware
v0x55a0122de470_0 .var/i "i", 31 0;
v0x55a0123ad1c0 .array "mem", 0 5119, 0 0;
E_0x55a0128a08d0 .event posedge, v0x55a01246fb50_0;
E_0x55a012682150 .event posedge, v0x55a0123f4690_0;
S_0x55a0128a5a40 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x55a0128a56c0;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x55a0128a5a40
v0x55a012435ce0_0 .var/i "w1", 31 0;
v0x55a0124359e0_0 .var/i "w2", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B5\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x55a012435ce0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a012435ce0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a012435ce0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a012435ce0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a012435ce0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0124359e0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a0124359e0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0124359e0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0124359e0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0124359e0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x55a012435ce0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a012435ce0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a012435ce0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0124359e0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a0124359e0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0124359e0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x55a0128a5e30 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x55a0128a56c0;
 .timescale 0 0;
S_0x55a0128a6220 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x55a0128a56c0;
 .timescale 0 0;
v0x55a012435b60_0 .var "addr", 8 0;
v0x55a012390d20_0 .var "rdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B5\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a0122de470_0, 0, 32;
T_19.37 ;
    %load/vec4 v0x55a0122de470_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_19.38, 5;
    %load/vec4 v0x55a012435b60_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x55a0122de470_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55a0123ad1c0, 4;
    %ix/getv/s 4, v0x55a0122de470_0;
    %store/vec4 v0x55a012390d20_0, 4, 1;
    %load/vec4 v0x55a0122de470_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a0122de470_0, 0, 32;
    %jmp T_19.37;
T_19.38 ;
    %end;
S_0x55a0128a6610 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x55a0128a56c0;
 .timescale 0 0;
v0x55a012364540_0 .var "addr", 8 0;
v0x55a0123617c0_0 .var "wdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B5\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a0122de470_0, 0, 32;
T_20.39 ;
    %load/vec4 v0x55a0122de470_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_20.40, 5;
    %load/vec4 v0x55a0123617c0_0;
    %load/vec4 v0x55a0122de470_0;
    %part/s 1;
    %load/vec4 v0x55a012364540_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x55a0122de470_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55a0123ad1c0, 4, 0;
    %load/vec4 v0x55a0122de470_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a0122de470_0, 0, 32;
    %jmp T_20.39;
T_20.40 ;
    %end;
S_0x55a0128a6a30 .scope module, "MicroControllerCsr" "MicroControllerCsr" 3 76, 7 10 0, S_0x55a0127f5cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "oSUsiRd";
    .port_info 1 /INPUT 32 "iSUsiWd";
    .port_info 2 /INPUT 32 "iSUsiAdrs";
    .port_info 3 /OUTPUT 16 "oRamWd";
    .port_info 4 /OUTPUT 32 "oRamAdrs";
    .port_info 5 /OUTPUT 1 "oRamEn";
    .port_info 6 /OUTPUT 1 "oRamBurstRun";
    .port_info 7 /INPUT 1 "iRamFull";
    .port_info 8 /INPUT 1 "iRamEmp";
    .port_info 9 /INPUT 16 "iRamRd";
    .port_info 10 /INPUT 1 "iRamRdVd";
    .port_info 11 /INPUT 1 "iRamBurstStop";
    .port_info 12 /INPUT 1 "iSRST";
    .port_info 13 /INPUT 1 "iSCLK";
P_0x55a0128b8bb0 .param/l "pAdrsMap" 0 7 13, C4<1>;
P_0x55a0128b8bf0 .param/l "pBlockAdrsWidth" 0 7 12, +C4<00000000000000000000000000000001>;
P_0x55a0128b8c30 .param/l "pCsrActiveWidth" 0 7 16, +C4<00000000000000000000000000001000>;
P_0x55a0128b8c70 .param/l "pCsrAdrsWidth" 0 7 15, +C4<00000000000000000000000000010000>;
P_0x55a0128b8cb0 .param/l "pUfiAdrsBusWidth" 0 7 19, +C4<00000000000000000000000000100000>;
P_0x55a0128b8cf0 .param/l "pUfiDqBusWidth" 0 7 18, +C4<00000000000000000000000000010000>;
P_0x55a0128b8d30 .param/l "pUsiBusWidth" 0 7 14, +C4<00000000000000000000000000100000>;
P_0x55a0128b8d70 .param/l "p_non_variable" 0 7 21, +C4<00000000000000000000000000000000>;
L_0x55a01251d370 .functor BUFZ 16, v0x55a012891400_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55a0124f0c50 .functor BUFZ 32, v0x55a0128924b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a0124f3bf0 .functor BUFZ 1, v0x55a012891be0_0, C4<0>, C4<0>, C4<0>;
L_0x55a0124f0f20 .functor BUFZ 1, v0x55a012891fd0_0, C4<0>, C4<0>, C4<0>;
v0x55a01251b460_0 .net "iRamBurstStop", 0 0, v0x55a01235cf60_0;  1 drivers
v0x55a0124e7400_0 .net "iRamEmp", 0 0, v0x55a01235d000_0;  1 drivers
v0x55a0124ddac0_0 .net "iRamFull", 0 0, v0x55a01235d0a0_0;  1 drivers
v0x55a0124e1c70_0 .net "iRamRd", 15 0, v0x55a0128d6bf0_0;  1 drivers
v0x55a0124e45d0_0 .net "iRamRdVd", 0 0, v0x55a01235d140_0;  1 drivers
v0x55a0124e9f60_0 .net "iSCLK", 0 0, v0x55a01292d720_0;  alias, 1 drivers
v0x55a01248af50_0 .net "iSRST", 0 0, v0x55a01292d7c0_0;  alias, 1 drivers
v0x55a012364780_0 .net "iSUsiAdrs", 31 0, L_0x55a01253a060;  alias, 1 drivers
v0x55a012392800_0 .net "iSUsiWd", 31 0, L_0x55a0122c8170;  alias, 1 drivers
v0x55a01234e240_0 .net "oRamAdrs", 31 0, L_0x55a0124f0c50;  alias, 1 drivers
v0x55a01237c580_0 .net "oRamBurstRun", 0 0, L_0x55a0124f0f20;  alias, 1 drivers
v0x55a012380ce0_0 .net "oRamEn", 0 0, L_0x55a0124f3bf0;  alias, 1 drivers
v0x55a012904d70_0 .net "oRamWd", 15 0, L_0x55a01251d370;  alias, 1 drivers
v0x55a0127db880_0 .net "oSUsiRd", 31 0, v0x55a0128914e0_0;  alias, 1 drivers
v0x55a0123c4d40_0 .var "qCsrWCke00", 0 0;
v0x55a0123acd00_0 .var "qCsrWCke04", 0 0;
v0x55a0122e0410_0 .var "qCsrWCke08", 0 0;
v0x55a012397a00_0 .var "qCsrWCke0C", 0 0;
v0x55a0128923f0_0 .var "qCsrWCke48", 0 0;
v0x55a0128924b0_0 .var "rRamAdrs", 31 0;
v0x55a012891fd0_0 .var "rRamBurstRun", 0 0;
v0x55a012892090_0 .var "rRamEmp", 0 0;
v0x55a012891be0_0 .var "rRamEn", 0 0;
v0x55a012891ca0_0 .var "rRamFull", 0 0;
v0x55a0128917f0_0 .var "rRamRd", 15 0;
v0x55a0128918d0_0 .var "rRamRdVd", 0 0;
v0x55a012891400_0 .var "rRamWd", 15 0;
v0x55a0128914e0_0 .var "rSUsiRd", 31 0;
E_0x55a012676340 .event posedge, v0x55a012414f20_0;
E_0x55a01269e5e0 .event edge, v0x55a012364780_0;
S_0x55a012891080 .scope generate, "genblk1" "genblk1" 3 102, 3 102 0, S_0x55a0127f5cd0;
 .timescale 0 0;
S_0x55a0128fa970 .scope module, "RAMBlock" "RAMBlock" 2 291, 8 9 0, S_0x55a0127f5b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "oSRAMA";
    .port_info 1 /OUTPUT 16 "oSRAMD";
    .port_info 2 /INPUT 16 "iSRAMD";
    .port_info 3 /OUTPUT 1 "oSRAM_LB";
    .port_info 4 /OUTPUT 1 "oSRAM_UB";
    .port_info 5 /OUTPUT 1 "oSRAM_OE";
    .port_info 6 /OUTPUT 1 "oSRAM_WE";
    .port_info 7 /OUTPUT 1 "oSRAM_CE";
    .port_info 8 /OUTPUT 32 "oSUsiRd";
    .port_info 9 /INPUT 32 "iSUsiWd";
    .port_info 10 /INPUT 32 "iSUsiAdrs";
    .port_info 11 /OUTPUT 16 "oSUfiRd";
    .port_info 12 /OUTPUT 32 "oSUfiAdrs";
    .port_info 13 /INPUT 16 "iSUfiWd";
    .port_info 14 /INPUT 32 "iSUfiAdrs";
    .port_info 15 /OUTPUT 1 "oSUfiRdy";
    .port_info 16 /OUTPUT 1 "oTestErr";
    .port_info 17 /OUTPUT 1 "oDone";
    .port_info 18 /INPUT 1 "iSRST";
    .port_info 19 /INPUT 1 "inSRST";
    .port_info 20 /INPUT 1 "iSCLK";
P_0x55a0128688f0 .param/l "lpFifoDepth" 1 8 108, +C4<00000000000000000000000100000000>;
P_0x55a012868930 .param/l "pAdrsMap" 0 8 11, C4<1>;
P_0x55a012868970 .param/l "pBlockAdrsWidth" 0 8 10, +C4<00000000000000000000000000000001>;
P_0x55a0128689b0 .param/l "pCsrActiveWidth" 0 8 14, +C4<00000000000000000000000000001000>;
P_0x55a0128689f0 .param/l "pCsrAdrsWidth" 0 8 13, +C4<00000000000000000000000000010000>;
P_0x55a012868a30 .param/l "pRamAdrsWidth" 0 8 18, +C4<00000000000000000000000000001000>;
P_0x55a012868a70 .param/l "pRamDqWidth" 0 8 19, +C4<00000000000000000000000000010000>;
P_0x55a012868ab0 .param/l "pUfiAdrsBusWidth" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x55a012868af0 .param/l "pUfiDqBusWidth" 0 8 15, +C4<00000000000000000000000000010000>;
P_0x55a012868b30 .param/l "pUfiEnableBit" 0 8 17, +C4<00000000000000000000000000100000>;
P_0x55a012868b70 .param/l "pUsiBusWidth" 0 8 12, +C4<00000000000000000000000000100000>;
v0x55a012928620_0 .net "iSCLK", 0 0, v0x55a01292d720_0;  alias, 1 drivers
v0x55a0129286c0_0 .net "iSRAMD", 15 0, v0x55a01292c4b0_0;  1 drivers
v0x55a012928760_0 .net "iSRST", 0 0, v0x55a01292d7c0_0;  alias, 1 drivers
v0x55a012928800_0 .net "iSUfiAdrs", 31 0, v0x55a01292ad90_0;  alias, 1 drivers
v0x55a0129288a0_0 .net "iSUfiWd", 15 0, L_0x55a01251c390;  alias, 1 drivers
v0x55a012928940_0 .net "iSUsiAdrs", 31 0, L_0x55a01253a060;  alias, 1 drivers
v0x55a0129289e0_0 .net "iSUsiWd", 31 0, L_0x55a0122c8170;  alias, 1 drivers
v0x55a012928a80_0 .net "inSRST", 0 0, v0x55a01292dfb0_0;  alias, 1 drivers
L_0x7fcee87369a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a012928b20_0 .net "oDone", 0 0, L_0x7fcee87369a8;  1 drivers
v0x55a012928bc0_0 .net "oSRAMA", 7 0, L_0x55a012435e60;  alias, 1 drivers
v0x55a012928c60_0 .net "oSRAMD", 15 0, L_0x55a012449cc0;  alias, 1 drivers
v0x55a012928d00_0 .net "oSRAM_CE", 0 0, L_0x55a012449860;  alias, 1 drivers
L_0x7fcee8737380 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a012928da0_0 .net "oSRAM_LB", 0 0, L_0x7fcee8737380;  1 drivers
v0x55a012928e40_0 .net "oSRAM_OE", 0 0, L_0x55a012448940;  1 drivers
L_0x7fcee87373c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a012928ee0_0 .net "oSRAM_UB", 0 0, L_0x7fcee87373c8;  1 drivers
v0x55a012928f80_0 .net "oSRAM_WE", 0 0, L_0x55a01244ca40;  alias, 1 drivers
v0x55a012929020_0 .net "oSUfiAdrs", 31 0, L_0x55a012940680;  alias, 1 drivers
v0x55a0129290c0_0 .net "oSUfiRd", 15 0, L_0x55a012498830;  alias, 1 drivers
v0x55a012929160_0 .net "oSUfiRdy", 0 0, L_0x55a012940a40;  alias, 1 drivers
v0x55a012929200_0 .net "oSUsiRd", 31 0, v0x55a0128568e0_0;  1 drivers
L_0x7fcee8736960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a0129292a0_0 .net "oTestErr", 0 0, L_0x7fcee8736960;  1 drivers
v0x55a012929340_0 .var "qMemRdCsr", 15 0;
v0x55a0129293e0_0 .var "qRamIfPortUnitAdrs", 7 0;
v0x55a012929480_0 .var "qRamIfPortUnitCke", 0 0;
v0x55a012929520_0 .var "qRamIfPortUnitCmd", 0 0;
v0x55a0129295c0_0 .var "qRamIfPortUnitWd", 15 0;
v0x55a012929660_0 .net "wCsrRamRst", 0 0, L_0x55a0124cb070;  1 drivers
v0x55a012929700_0 .net "wRamIfPortUnitAdrs", 31 0, L_0x55a012940230;  1 drivers
v0x55a0129297a0_0 .net "wRamIfPortUnitRd", 15 0, L_0x55a01244bea0;  1 drivers
v0x55a012929840_0 .net "wRamIfPortUnitRvd", 0 0, L_0x55a01244cd00;  1 drivers
v0x55a0129298e0_0 .net "wRamIfPortUnitWd", 15 0, L_0x55a0124d0280;  1 drivers
E_0x55a012688f90 .event edge, v0x55a012926750_0, v0x55a012927d60_0;
S_0x55a0128fac60 .scope module, "RAMIfPortUnit" "RAMIfPortUnit" 8 151, 9 16 0, S_0x55a0128fa970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "oSRAMA";
    .port_info 1 /OUTPUT 16 "oSRAMD";
    .port_info 2 /INPUT 16 "iSRAMD";
    .port_info 3 /OUTPUT 1 "oSRAM_LB";
    .port_info 4 /OUTPUT 1 "oSRAM_UB";
    .port_info 5 /OUTPUT 1 "oSRAM_OE";
    .port_info 6 /OUTPUT 1 "oSRAM_WE";
    .port_info 7 /OUTPUT 1 "oSRAM_CE";
    .port_info 8 /INPUT 8 "iAdrs";
    .port_info 9 /INPUT 1 "iCmd";
    .port_info 10 /INPUT 16 "iWd";
    .port_info 11 /OUTPUT 16 "oRd";
    .port_info 12 /OUTPUT 1 "oRvd";
    .port_info 13 /INPUT 1 "iRST";
    .port_info 14 /INPUT 1 "iCKE";
    .port_info 15 /INPUT 1 "iCLK";
P_0x55a01286e190 .param/l "pRamAdrsWidth" 0 9 17, +C4<00000000000000000000000000001000>;
P_0x55a01286e1d0 .param/l "pRamDqWidth" 0 9 18, +C4<00000000000000000000000000010000>;
L_0x55a012435e60 .functor BUFZ 8, v0x55a012866380_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55a012449cc0 .functor BUFZ 16, v0x55a0128583c0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55a012448940 .functor BUFZ 1, v0x55a012866030_0, C4<0>, C4<0>, C4<0>;
L_0x55a01244ca40 .functor BUFZ 1, v0x55a012858300_0, C4<0>, C4<0>, C4<0>;
L_0x55a012449860 .functor BUFZ 1, v0x55a012865f70_0, C4<0>, C4<0>, C4<0>;
L_0x55a01244bea0 .functor BUFZ 16, v0x55a012865b50_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55a01244cd00 .functor BUFZ 1, v0x55a012865c30_0, C4<0>, C4<0>, C4<0>;
v0x55a0127ecd30_0 .net "iAdrs", 7 0, v0x55a0129293e0_0;  1 drivers
v0x55a0127e6360_0 .net "iCKE", 0 0, v0x55a012929480_0;  1 drivers
v0x55a0127e6420_0 .net "iCLK", 0 0, v0x55a01292d720_0;  alias, 1 drivers
v0x55a0127e5f80_0 .net "iCmd", 0 0, v0x55a012929520_0;  1 drivers
v0x55a0127e6020_0 .net "iRST", 0 0, v0x55a01292d7c0_0;  alias, 1 drivers
v0x55a0127e5ba0_0 .net "iSRAMD", 15 0, v0x55a01292c4b0_0;  alias, 1 drivers
v0x55a0127e5c80_0 .net "iWd", 15 0, v0x55a0129295c0_0;  1 drivers
v0x55a0127e57c0_0 .net "oRd", 15 0, L_0x55a01244bea0;  alias, 1 drivers
v0x55a0127e58a0_0 .net "oRvd", 0 0, L_0x55a01244cd00;  alias, 1 drivers
v0x55a0127e53e0_0 .net "oSRAMA", 7 0, L_0x55a012435e60;  alias, 1 drivers
v0x55a0127e54c0_0 .net "oSRAMD", 15 0, L_0x55a012449cc0;  alias, 1 drivers
v0x55a012866900_0 .net "oSRAM_CE", 0 0, L_0x55a012449860;  alias, 1 drivers
v0x55a0128669a0_0 .net "oSRAM_LB", 0 0, L_0x7fcee8737380;  alias, 1 drivers
v0x55a012866610_0 .net "oSRAM_OE", 0 0, L_0x55a012448940;  alias, 1 drivers
v0x55a0128666d0_0 .net "oSRAM_UB", 0 0, L_0x7fcee87373c8;  alias, 1 drivers
v0x55a0128662c0_0 .net "oSRAM_WE", 0 0, L_0x55a01244ca40;  alias, 1 drivers
v0x55a012866380_0 .var "rAdrs", 7 0;
v0x55a012865f70_0 .var "rCE", 0 0;
v0x55a012866030_0 .var "rOE", 0 0;
v0x55a012865b50_0 .var "rRd", 15 0;
v0x55a012865c30_0 .var "rRvd", 0 0;
v0x55a012858300_0 .var "rWE", 0 0;
v0x55a0128583c0_0 .var "rWd", 15 0;
S_0x55a01288bfd0 .scope module, "RamCsr" "RAMCsr" 8 64, 10 11 0, S_0x55a0128fa970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "oSUsiRd";
    .port_info 1 /INPUT 32 "iSUsiWd";
    .port_info 2 /INPUT 32 "iSUsiAdrs";
    .port_info 3 /OUTPUT 1 "oRamRst";
    .port_info 4 /INPUT 16 "iMemRd";
    .port_info 5 /INPUT 1 "iSRST";
    .port_info 6 /INPUT 1 "iSCLK";
P_0x55a012390440 .param/l "pAdrsMap" 0 10 13, C4<1>;
P_0x55a012390480 .param/l "pBlockAdrsWidth" 0 10 12, +C4<00000000000000000000000000000001>;
P_0x55a0123904c0 .param/l "pCsrActiveWidth" 0 10 16, +C4<00000000000000000000000000001000>;
P_0x55a012390500 .param/l "pCsrAdrsWidth" 0 10 15, +C4<00000000000000000000000000010000>;
P_0x55a012390540 .param/l "pRamAdrsWidth" 0 10 17, +C4<00000000000000000000000000001000>;
P_0x55a012390580 .param/l "pRamDqWidth" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x55a0123905c0 .param/l "pUsiBusWidth" 0 10 14, +C4<00000000000000000000000000100000>;
P_0x55a012390600 .param/l "p_non_variable" 0 10 19, +C4<00000000000000000000000000000000>;
L_0x55a0124cb070 .functor BUFZ 1, v0x55a012856820_0, C4<0>, C4<0>, C4<0>;
v0x55a012857f10_0 .net "iMemRd", 15 0, v0x55a012929340_0;  1 drivers
v0x55a012857ff0_0 .net "iSCLK", 0 0, v0x55a01292d720_0;  alias, 1 drivers
v0x55a012857af0_0 .net "iSRST", 0 0, v0x55a01292d7c0_0;  alias, 1 drivers
v0x55a012857bc0_0 .net "iSUsiAdrs", 31 0, L_0x55a01253a060;  alias, 1 drivers
v0x55a012857700_0 .net "iSUsiWd", 31 0, L_0x55a0122c8170;  alias, 1 drivers
v0x55a012857310_0 .net "oRamRst", 0 0, L_0x55a0124cb070;  alias, 1 drivers
v0x55a0128573b0_0 .net "oSUsiRd", 31 0, v0x55a0128568e0_0;  alias, 1 drivers
v0x55a012856ba0_0 .var "qCsrWCke00", 0 0;
v0x55a012856c60_0 .var "rMemRd", 15 0;
v0x55a012856820_0 .var "rRamRst", 0 0;
v0x55a0128568e0_0 .var "rSUsiRd", 31 0;
S_0x55a012890600 .scope module, "RamReadWriteArbiter" "RamReadWriteArbiter" 8 120, 11 14 0, S_0x55a0128fa970;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iSUfiWd";
    .port_info 1 /INPUT 32 "iSUfiAdrs";
    .port_info 2 /OUTPUT 1 "oSUfiRdy";
    .port_info 3 /OUTPUT 16 "oSUfiRd";
    .port_info 4 /OUTPUT 32 "oSUfiAdrs";
    .port_info 5 /OUTPUT 16 "oRamIfPortUnitWd";
    .port_info 6 /OUTPUT 32 "oRamIfPortUnitAdrs";
    .port_info 7 /INPUT 16 "iRamIfPortUnitDq";
    .port_info 8 /INPUT 1 "iRamIfPortUnitWe";
    .port_info 9 /INPUT 1 "iRST";
    .port_info 10 /INPUT 1 "inARST";
    .port_info 11 /INPUT 1 "iCLK";
P_0x55a0128564a0 .param/l "pFifoDepth" 0 11 17, +C4<00000000000000000000000100000000>;
P_0x55a0128564e0 .param/l "pUfiAdrsBusWidth" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x55a012856520 .param/l "pUfiDqBusWidth" 0 11 15, +C4<00000000000000000000000000010000>;
P_0x55a012856560 .param/l "pUfiEnableBit" 0 11 18, +C4<00000000000000000000000000100000>;
L_0x55a0124399a0 .functor BUFZ 1, v0x55a012920ca0_0, C4<0>, C4<0>, C4<0>;
L_0x55a01243ae10 .functor NOT 1, L_0x55a012940720, C4<0>, C4<0>, C4<0>;
L_0x55a01243c280 .functor NOT 1, L_0x55a0129407c0, C4<0>, C4<0>, C4<0>;
L_0x55a01243d020 .functor NOT 1, L_0x55a012940860, C4<0>, C4<0>, C4<0>;
L_0x55a0124361c0 .functor NOT 1, L_0x55a012940900, C4<0>, C4<0>, C4<0>;
v0x55a012926fe0_0 .net *"_ivl_24", 30 0, L_0x55a0129405e0;  1 drivers
v0x55a012927080_0 .net *"_ivl_29", 0 0, L_0x55a0124399a0;  1 drivers
v0x55a012927120_0 .net *"_ivl_31", 0 0, L_0x55a012940720;  1 drivers
v0x55a0129271c0_0 .net *"_ivl_32", 0 0, L_0x55a01243ae10;  1 drivers
v0x55a012927260_0 .net *"_ivl_35", 0 0, L_0x55a0129407c0;  1 drivers
v0x55a012927300_0 .net *"_ivl_36", 0 0, L_0x55a01243c280;  1 drivers
v0x55a0129273a0_0 .net *"_ivl_39", 0 0, L_0x55a012940860;  1 drivers
v0x55a012927440_0 .net *"_ivl_40", 0 0, L_0x55a01243d020;  1 drivers
v0x55a0129274e0_0 .net *"_ivl_43", 0 0, L_0x55a012940900;  1 drivers
v0x55a012927580_0 .net *"_ivl_44", 0 0, L_0x55a0124361c0;  1 drivers
v0x55a012927620_0 .net *"_ivl_46", 3 0, L_0x55a0129409a0;  1 drivers
v0x55a0129276c0_0 .net *"_ivl_9", 30 0, L_0x55a012940190;  1 drivers
v0x55a012927760_0 .net "iCLK", 0 0, v0x55a01292d720_0;  alias, 1 drivers
v0x55a012927800_0 .net "iRST", 0 0, v0x55a01292d7c0_0;  alias, 1 drivers
v0x55a012927930_0 .net "iRamIfPortUnitDq", 15 0, L_0x55a01244bea0;  alias, 1 drivers
v0x55a0129279d0_0 .net "iRamIfPortUnitWe", 0 0, L_0x55a01244cd00;  alias, 1 drivers
v0x55a012927a70_0 .net "iSUfiAdrs", 31 0, v0x55a01292ad90_0;  alias, 1 drivers
v0x55a012927c20_0 .net "iSUfiWd", 15 0, L_0x55a01251c390;  alias, 1 drivers
v0x55a012927cc0_0 .net "inARST", 0 0, v0x55a01292dfb0_0;  alias, 1 drivers
v0x55a012927d60_0 .net "oRamIfPortUnitAdrs", 31 0, L_0x55a012940230;  alias, 1 drivers
v0x55a012927e00_0 .net "oRamIfPortUnitWd", 15 0, L_0x55a0124d0280;  alias, 1 drivers
v0x55a012927ea0_0 .net "oSUfiAdrs", 31 0, L_0x55a012940680;  alias, 1 drivers
v0x55a012927f40_0 .net "oSUfiRd", 15 0, L_0x55a012498830;  alias, 1 drivers
v0x55a012927fe0_0 .net "oSUfiRdy", 0 0, L_0x55a012940a40;  alias, 1 drivers
v0x55a012928080_0 .var "qAdrsReadFifoRe", 0 0;
v0x55a012928120_0 .var "qAdrsReadFifoWe", 0 0;
v0x55a0129281c0_0 .var "qFifoWriteRe", 0 0;
v0x55a012928260_0 .net "wAdrsReadFifoRd", 31 0, L_0x55a012446600;  1 drivers
v0x55a012928300_0 .net "wDqReadFifoRvd", 0 0, v0x55a012920ca0_0;  1 drivers
v0x55a0129283a0_0 .net "wFifoReadEmp", 0 0, L_0x55a01249aa20;  1 drivers
v0x55a012928440_0 .net "wFifoReadFull", 1 0, L_0x55a012940540;  1 drivers
v0x55a0129284e0_0 .net "wFifoWriteEmp", 0 0, L_0x55a0124cffc0;  1 drivers
v0x55a012928580_0 .net "wFifoWriteFull", 1 0, L_0x55a0129400f0;  1 drivers
E_0x55a0123908c0 .event edge, v0x55a012586870_0, v0x55a0129205d0_0;
E_0x55a012856270 .event edge, v0x55a012926610_0;
L_0x55a01293f660 .part v0x55a01292ad90_0, 31, 1;
L_0x55a012940050 .part v0x55a01292ad90_0, 31, 1;
L_0x55a0129400f0 .concat8 [ 1 1 0 0], v0x55a012926930_0, v0x55a0123776a0_0;
L_0x55a012940190 .part L_0x55a012497780, 0, 31;
L_0x55a012940230 .concat8 [ 31 1 0 0], L_0x55a012940190, v0x55a01291abd0_0;
L_0x55a012940540 .concat8 [ 1 1 0 0], v0x55a012920980_0, v0x55a0125548e0_0;
L_0x55a0129405e0 .part L_0x55a012446600, 0, 31;
L_0x55a012940680 .concat8 [ 31 1 0 0], L_0x55a0129405e0, L_0x55a0124399a0;
L_0x55a012940720 .part L_0x55a012940540, 0, 1;
L_0x55a0129407c0 .part L_0x55a012940540, 1, 1;
L_0x55a012940860 .part L_0x55a0129400f0, 1, 1;
L_0x55a012940900 .part L_0x55a0129400f0, 1, 1;
L_0x55a0129409a0 .concat [ 1 1 1 1], L_0x55a0124361c0, L_0x55a01243d020, L_0x55a01243c280, L_0x55a01243ae10;
L_0x55a012940a40 .reduce/and L_0x55a0129409a0;
S_0x55a012890980 .scope module, "AdrsReadSyncFifoController" "SyncFifoController" 11 112, 4 20 0, S_0x55a012890600;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "iWd";
    .port_info 1 /INPUT 1 "iWe";
    .port_info 2 /OUTPUT 1 "oFull";
    .port_info 3 /OUTPUT 32 "oRd";
    .port_info 4 /INPUT 1 "iRe";
    .port_info 5 /OUTPUT 1 "oRvd";
    .port_info 6 /OUTPUT 1 "oEmp";
    .port_info 7 /INPUT 1 "inARST";
    .port_info 8 /INPUT 1 "iCLK";
P_0x55a012890d00 .param/l "lpBramGenNum" 1 4 95, C4<00000010>;
P_0x55a012890d40 .param/l "lpDataWidth" 1 4 94, C4<00010000>;
P_0x55a012890d80 .param/l "pAddrWidth" 1 4 40, C4<00001000>;
P_0x55a012890dc0 .param/l "pFifoBitWidth" 0 4 22, +C4<00000000000000000000000000100000>;
P_0x55a012890e00 .param/str "pFifoBlockRam" 0 4 23, "yes";
P_0x55a012890e40 .param/l "pFifoDepth" 0 4 21, +C4<00000000000000000000000100000000>;
L_0x55a012445860 .functor BUFZ 1, v0x55a01258fa10_0, C4<0>, C4<0>, C4<0>;
L_0x55a012445f30 .functor BUFZ 1, v0x55a012554c80_0, C4<0>, C4<0>, C4<0>;
L_0x55a012446600 .functor BUFZ 32, L_0x55a012940400, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fcee8737338 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x55a012586610_0 .net/2u *"_ivl_5", 7 0, L_0x7fcee8737338;  1 drivers
v0x55a012586710_0 .net "iCLK", 0 0, v0x55a01292d720_0;  alias, 1 drivers
v0x55a0125867d0_0 .net "iRe", 0 0, v0x55a012928080_0;  1 drivers
v0x55a012586870_0 .net "iWd", 31 0, v0x55a01292ad90_0;  alias, 1 drivers
v0x55a012586930_0 .net "iWe", 0 0, v0x55a012928120_0;  1 drivers
v0x55a01258f600_0 .net "inARST", 0 0, v0x55a01292dfb0_0;  alias, 1 drivers
v0x55a01258f6f0_0 .net "oEmp", 0 0, L_0x55a012445860;  1 drivers
v0x55a01258f7b0_0 .net "oFull", 0 0, v0x55a0125548e0_0;  1 drivers
v0x55a01258f870_0 .net "oRd", 31 0, L_0x55a012446600;  alias, 1 drivers
v0x55a01258f950_0 .net "oRvd", 0 0, L_0x55a012445f30;  1 drivers
v0x55a01258fa10_0 .var "qEmp", 0 0;
v0x55a0125548e0_0 .var "qFull", 0 0;
v0x55a0125549a0_0 .var "qRe", 0 0;
v0x55a012554a40 .array "qWd", 0 1, 15 0;
v0x55a012554b20_0 .var "qWe", 0 0;
v0x55a012554bc0_0 .var "rRa", 7 0;
v0x55a012554c80_0 .var "rRe", 0 0;
v0x55a0125391b0_0 .var "rWa", 7 0;
v0x55a012539270_0 .net "wRd", 31 0, L_0x55a012940400;  1 drivers
v0x55a012539350_0 .net "wWa", 7 0, L_0x55a0129404a0;  1 drivers
E_0x55a0126419b0/0 .event edge, v0x55a012539350_0, v0x55a012900770_0, v0x55a0123612b0_0, v0x55a012586930_0;
E_0x55a0126419b0/1 .event edge, v0x55a0125548e0_0, v0x55a0125867d0_0, v0x55a01258fa10_0;
E_0x55a0126419b0 .event/or E_0x55a0126419b0/0, E_0x55a0126419b0/1;
L_0x55a012940400 .concat8 [ 16 16 0 0], v0x55a01281ad20_0, v0x55a01250e780_0;
L_0x55a0129404a0 .arith/sum 8, v0x55a0125391b0_0, L_0x7fcee8737338;
S_0x55a012851cd0 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 4 180, 4 180 0, S_0x55a012890980;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x55a012851cd0
v0x55a01283de70_0 .var/i "i", 31 0;
v0x55a01283df50_0 .var "iVAL", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a01283de70_0, 0, 32;
T_21.41 ;
    %load/vec4 v0x55a01283de70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_21.42, 5;
    %load/vec4 v0x55a01283df50_0;
    %load/vec4 v0x55a01283de70_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.43, 8;
    %load/vec4 v0x55a01283de70_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_21.43 ;
    %load/vec4 v0x55a01283de70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a01283de70_0, 0, 32;
    %jmp T_21.41;
T_21.42 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_21.45, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_21.45 ;
    %end;
S_0x55a012842640 .scope function.vec4.s8, "f_barm_gennum" "f_barm_gennum" 4 156, 4 156 0, S_0x55a012890980;
 .timescale 0 0;
; Variable f_barm_gennum is vec4 return value of scope S_0x55a012842640
v0x55a012830260_0 .var/i "i", 31 0;
v0x55a012830340_0 .var "lpDataWidth", 31 0;
v0x55a01282fe40_0 .var "pFifoBitWidth", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.f_barm_gennum ;
    %load/vec4 v0x55a01282fe40_0;
    %load/vec4 v0x55a012830340_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_22.47, 5;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %jmp T_22.48;
T_22.47 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %load/vec4 v0x55a01282fe40_0;
    %store/vec4 v0x55a012830260_0, 0, 32;
T_22.49 ;
    %load/vec4 v0x55a012830340_0;
    %load/vec4 v0x55a012830260_0;
    %cmp/u;
    %jmp/0xz T_22.50, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %retload/vec4 0;
    %pushi/vec4 1, 0, 8;
    %add;
    %ret/vec4 0, 0, 8;
    %load/vec4 v0x55a012830260_0;
    %load/vec4 v0x55a012830340_0;
    %sub;
    %store/vec4 v0x55a012830260_0, 0, 32;
    %jmp T_22.49;
T_22.50 ;
T_22.48 ;
    %end;
S_0x55a012842d40 .scope function.vec4.s8, "f_get_datawidth" "f_get_datawidth" 4 140, 4 140 0, S_0x55a012890980;
 .timescale 0 0;
; Variable f_get_datawidth is vec4 return value of scope S_0x55a012842d40
v0x55a01282f660_0 .var "pFifoDepth", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.f_get_datawidth ;
    %load/vec4 v0x55a01282f660_0;
    %dup/vec4;
    %pushi/vec4 256, 0, 32;
    %cmp/u;
    %jmp/1 T_23.51, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 32;
    %cmp/u;
    %jmp/1 T_23.52, 6;
    %dup/vec4;
    %pushi/vec4 1024, 0, 32;
    %cmp/u;
    %jmp/1 T_23.53, 6;
    %dup/vec4;
    %pushi/vec4 2048, 0, 32;
    %cmp/u;
    %jmp/1 T_23.54, 6;
    %dup/vec4;
    %pushi/vec4 4096, 0, 32;
    %cmp/u;
    %jmp/1 T_23.55, 6;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_23.57;
T_23.51 ;
    %pushi/vec4 16, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_23.57;
T_23.52 ;
    %pushi/vec4 8, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_23.57;
T_23.53 ;
    %pushi/vec4 4, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_23.57;
T_23.54 ;
    %pushi/vec4 2, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_23.57;
T_23.55 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_23.57;
T_23.57 ;
    %pop/vec4 1;
    %end;
S_0x55a0128434b0 .scope generate, "genblk1[0]" "genblk1[0]" 4 101, 4 101 0, S_0x55a012890980;
 .timescale 0 0;
P_0x55a0126338e0 .param/l "x" 0 4 101, +C4<00>;
E_0x55a01282f7b0 .event edge, v0x55a012586870_0;
S_0x55a0128438a0 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 106, 5 12 0, S_0x55a0128434b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iCLK";
P_0x55a012886800 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x55a012886840 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x55a012423440_0 .net "iCLK", 0 0, v0x55a01292d720_0;  alias, 1 drivers
v0x55a012432780_0 .net "iRa", 7 0, v0x55a012554bc0_0;  1 drivers
v0x55a012432840_0 .net "iRe", 0 0, v0x55a0125549a0_0;  1 drivers
v0x55a0124328e0_0 .net "iWa", 7 0, v0x55a0125391b0_0;  1 drivers
v0x55a012554a40_0 .array/port v0x55a012554a40, 0;
v0x55a012432980_0 .net "iWd", 15 0, v0x55a012554a40_0;  1 drivers
v0x55a012432a20_0 .net "iWe", 0 0, v0x55a012554b20_0;  1 drivers
v0x55a012432b10_0 .net "oRd", 15 0, v0x55a01281ad20_0;  1 drivers
S_0x55a012843c90 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 57, 6 36 0, S_0x55a0128438a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x55a012918b90 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012918bd0 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012918c10 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012918c50 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012918c90 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012918cd0 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012918d10 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012918d50 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012918d90 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012918dd0 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012918e10 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012918e50 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012918e90 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012918ed0 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012918f10 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012918f50 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012918f90 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012918fd0 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012919010 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012919050 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012919090 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x55a0129190d0 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x55a012919110 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x55a012919150 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x55a012919190 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x55a0129191d0 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x55a012919210 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x55a012919250 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x55a012919290 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x55a0129192d0 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x55a012919310 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x55a012919350 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x55a0124ae1e0 .functor BUFZ 1, v0x55a012554b20_0, C4<0>, C4<0>, C4<0>;
L_0x55a012498300 .functor BUFZ 1, v0x55a012554b20_0, C4<0>, C4<0>, C4<0>;
L_0x55a01249c890 .functor BUFZ 1, v0x55a0125549a0_0, C4<0>, C4<0>, C4<0>;
L_0x55a01249bf20 .functor BUFZ 8, v0x55a0125391b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55a0124347e0 .functor BUFZ 8, v0x55a012554bc0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55a012433f70 .functor BUFZ 1, v0x55a01292d720_0, C4<0>, C4<0>, C4<0>;
L_0x7fcee87370b0 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee8784718 .resolv tri, L_0x7fcee87370b0, L_0x55a012498300;
L_0x55a012434240 .functor BUFZ 1, RS_0x7fcee8784718, C4<0>, C4<0>, C4<0>;
L_0x7fcee8737068 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee87847d8 .resolv tri, L_0x7fcee8737068, L_0x55a0124ae1e0;
L_0x55a012435050 .functor BUFZ 1, RS_0x7fcee87847d8, C4<0>, C4<0>, C4<0>;
L_0x55a0124370c0 .functor BUFZ 1, v0x55a01292d720_0, C4<0>, C4<0>, C4<0>;
L_0x7fcee87370f8 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee8784628 .resolv tri, L_0x7fcee87370f8, L_0x55a01249c890;
L_0x55a012437790 .functor BUFZ 1, RS_0x7fcee8784628, C4<0>, C4<0>, C4<0>;
v0x55a012900770_0 .net "RADDR", 7 0, v0x55a012554bc0_0;  alias, 1 drivers
L_0x7fcee8737188 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee8784478 .resolv tri, L_0x7fcee8737188, L_0x55a0124347e0;
v0x55a012900870_0 .net8 "RADDR_net", 7 0, RS_0x7fcee8784478;  2 drivers, strength-aware
v0x55a0127e2160_0 .net "RCLK", 0 0, v0x55a01292d720_0;  alias, 1 drivers
v0x55a0127e2200_0 .net "RCLK_i", 0 0, L_0x55a0124370c0;  1 drivers
v0x55a0127e2540_0 .net "RDATA", 15 0, v0x55a01281ad20_0;  alias, 1 drivers
v0x55a012778980_0 .var "RDATA_early", 15 0;
v0x55a012778a60_0 .var "RDATA_late", 15 0;
v0x55a01281ad20_0 .var "RDATA_out", 15 0;
v0x55a01281ae00_0 .var "RDATA_reg", 15 0;
v0x55a012361070_0 .net "RE", 0 0, v0x55a0125549a0_0;  alias, 1 drivers
v0x55a012361130_0 .net "RE_i", 0 0, L_0x55a012437790;  1 drivers
v0x55a0123611f0_0 .net8 "RE_net", 0 0, RS_0x7fcee8784628;  2 drivers, strength-aware
v0x55a0123612b0_0 .net "WADDR", 7 0, v0x55a0125391b0_0;  alias, 1 drivers
L_0x7fcee8737140 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee8784688 .resolv tri, L_0x7fcee8737140, L_0x55a01249bf20;
v0x55a012361390_0 .net8 "WADDR_net", 7 0, RS_0x7fcee8784688;  2 drivers, strength-aware
v0x55a012361470_0 .net "WCLK", 0 0, v0x55a01292d720_0;  alias, 1 drivers
v0x55a01241f590_0 .net "WCLKE", 0 0, v0x55a012554b20_0;  alias, 1 drivers
v0x55a01241f630_0 .net "WCLKE_i", 0 0, L_0x55a012434240;  1 drivers
v0x55a01241f6f0_0 .net8 "WCLKE_net", 0 0, RS_0x7fcee8784718;  2 drivers, strength-aware
v0x55a01241f7b0_0 .net "WCLK_i", 0 0, L_0x55a012433f70;  1 drivers
v0x55a01241f870_0 .net "WDATA", 15 0, v0x55a012554a40_0;  alias, 1 drivers
v0x55a01241f950_0 .net "WE", 0 0, v0x55a012554b20_0;  alias, 1 drivers
v0x55a012423040_0 .net "WE_i", 0 0, L_0x55a012435050;  1 drivers
v0x55a0124230e0_0 .net8 "WE_net", 0 0, RS_0x7fcee87847d8;  2 drivers, strength-aware
v0x55a0124231a0_0 .var/i "i", 31 0;
v0x55a012423280 .array "mem", 0 5119, 0 0;
E_0x55a0128068a0 .event posedge, v0x55a0127e2200_0;
E_0x55a01262f270 .event posedge, v0x55a01241f7b0_0;
S_0x55a0128440b0 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x55a012843c90;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x55a0128440b0
v0x55a012802450_0 .var/i "w1", 31 0;
v0x55a0127f3db0_0 .var/i "w2", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x55a012802450_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a012802450_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a012802450_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a012802450_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a012802450_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0127f3db0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a0127f3db0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0127f3db0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0127f3db0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0127f3db0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x55a012802450_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a012802450_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a012802450_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0127f3db0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a0127f3db0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0127f3db0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x55a0128444a0 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x55a012843c90;
 .timescale 0 0;
S_0x55a0127f39c0 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x55a012843c90;
 .timescale 0 0;
v0x55a0127e0e10_0 .var "addr", 7 0;
v0x55a0127e0ef0_0 .var "rdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a0124231a0_0, 0, 32;
T_25.58 ;
    %load/vec4 v0x55a0124231a0_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_25.59, 5;
    %load/vec4 v0x55a0127e0e10_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x55a0124231a0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55a012423280, 4;
    %ix/getv/s 4, v0x55a0124231a0_0;
    %store/vec4 v0x55a0127e0ef0_0, 4, 1;
    %load/vec4 v0x55a0124231a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a0124231a0_0, 0, 32;
    %jmp T_25.58;
T_25.59 ;
    %end;
S_0x55a0127f29d0 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x55a012843c90;
 .timescale 0 0;
v0x55a0127eca50_0 .var "addr", 7 0;
v0x55a0127ecb50_0 .var "wdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a0124231a0_0, 0, 32;
T_26.60 ;
    %load/vec4 v0x55a0124231a0_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_26.61, 5;
    %load/vec4 v0x55a0127ecb50_0;
    %load/vec4 v0x55a0124231a0_0;
    %part/s 1;
    %load/vec4 v0x55a0127eca50_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x55a0124231a0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55a012423280, 4, 0;
    %load/vec4 v0x55a0124231a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a0124231a0_0, 0, 32;
    %jmp T_26.60;
T_26.61 ;
    %end;
S_0x55a0127f2dc0 .scope generate, "genblk1[1]" "genblk1[1]" 4 101, 4 101 0, S_0x55a012890980;
 .timescale 0 0;
P_0x55a0126433d0 .param/l "x" 0 4 101, +C4<01>;
S_0x55a0127f31b0 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 106, 5 12 0, S_0x55a0127f2dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iCLK";
P_0x55a0127ece30 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x55a0127ece70 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x55a0125a3ff0_0 .net "iCLK", 0 0, v0x55a01292d720_0;  alias, 1 drivers
v0x55a01259b480_0 .net "iRa", 7 0, v0x55a012554bc0_0;  alias, 1 drivers
v0x55a01259b560_0 .net "iRe", 0 0, v0x55a0125549a0_0;  alias, 1 drivers
v0x55a01259b600_0 .net "iWa", 7 0, v0x55a0125391b0_0;  alias, 1 drivers
v0x55a012554a40_1 .array/port v0x55a012554a40, 1;
v0x55a01259b6a0_0 .net "iWd", 15 0, v0x55a012554a40_1;  1 drivers
v0x55a01259b760_0 .net "iWe", 0 0, v0x55a012554b20_0;  alias, 1 drivers
v0x55a01259b800_0 .net "oRd", 15 0, v0x55a01250e780_0;  1 drivers
S_0x55a0127f35a0 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 57, 6 36 0, S_0x55a0127f31b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x55a0129193a0 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a0129193e0 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012919420 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012919460 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a0129194a0 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a0129194e0 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012919520 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012919560 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a0129195a0 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a0129195e0 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012919620 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012919660 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a0129196a0 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a0129196e0 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012919720 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012919760 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a0129197a0 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a0129197e0 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012919820 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012919860 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a0129198a0 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x55a0129198e0 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x55a012919920 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x55a012919960 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x55a0129199a0 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x55a0129199e0 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x55a012919a20 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x55a012919a60 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x55a012919aa0 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x55a012919ae0 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x55a012919b20 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x55a012919b60 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x55a01243e490 .functor BUFZ 1, v0x55a012554b20_0, C4<0>, C4<0>, C4<0>;
L_0x55a01243f230 .functor BUFZ 1, v0x55a012554b20_0, C4<0>, C4<0>, C4<0>;
L_0x55a01243ffd0 .functor BUFZ 1, v0x55a0125549a0_0, C4<0>, C4<0>, C4<0>;
L_0x55a012440d70 .functor BUFZ 8, v0x55a0125391b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55a012441b10 .functor BUFZ 8, v0x55a012554bc0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55a0124428b0 .functor BUFZ 1, v0x55a01292d720_0, C4<0>, C4<0>, C4<0>;
L_0x7fcee8737218 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee8784e98 .resolv tri, L_0x7fcee8737218, L_0x55a01243f230;
L_0x55a012443650 .functor BUFZ 1, RS_0x7fcee8784e98, C4<0>, C4<0>, C4<0>;
L_0x7fcee87371d0 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee8784f58 .resolv tri, L_0x7fcee87371d0, L_0x55a01243e490;
L_0x55a012443d20 .functor BUFZ 1, RS_0x7fcee8784f58, C4<0>, C4<0>, C4<0>;
L_0x55a0124443f0 .functor BUFZ 1, v0x55a01292d720_0, C4<0>, C4<0>, C4<0>;
L_0x7fcee8737260 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee8784e08 .resolv tri, L_0x7fcee8737260, L_0x55a01243ffd0;
L_0x55a012437e60 .functor BUFZ 1, RS_0x7fcee8784e08, C4<0>, C4<0>, C4<0>;
v0x55a012512670_0 .net "RADDR", 7 0, v0x55a012554bc0_0;  alias, 1 drivers
L_0x7fcee87372f0 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee8784c88 .resolv tri, L_0x7fcee87372f0, L_0x55a012441b10;
v0x55a0125127a0_0 .net8 "RADDR_net", 7 0, RS_0x7fcee8784c88;  2 drivers, strength-aware
v0x55a012512880_0 .net "RCLK", 0 0, v0x55a01292d720_0;  alias, 1 drivers
v0x55a012512920_0 .net "RCLK_i", 0 0, L_0x55a0124443f0;  1 drivers
v0x55a01250e490_0 .net "RDATA", 15 0, v0x55a01250e780_0;  alias, 1 drivers
v0x55a01250e5c0_0 .var "RDATA_early", 15 0;
v0x55a01250e6a0_0 .var "RDATA_late", 15 0;
v0x55a01250e780_0 .var "RDATA_out", 15 0;
v0x55a01250e860_0 .var "RDATA_reg", 15 0;
v0x55a012518010_0 .net "RE", 0 0, v0x55a0125549a0_0;  alias, 1 drivers
v0x55a0125180b0_0 .net "RE_i", 0 0, L_0x55a012437e60;  1 drivers
v0x55a012518170_0 .net8 "RE_net", 0 0, RS_0x7fcee8784e08;  2 drivers, strength-aware
v0x55a012518230_0 .net "WADDR", 7 0, v0x55a0125391b0_0;  alias, 1 drivers
L_0x7fcee87372a8 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee8784e38 .resolv tri, L_0x7fcee87372a8, L_0x55a012440d70;
v0x55a012518340_0 .net8 "WADDR_net", 7 0, RS_0x7fcee8784e38;  2 drivers, strength-aware
v0x55a012518420_0 .net "WCLK", 0 0, v0x55a01292d720_0;  alias, 1 drivers
v0x55a012520ec0_0 .net "WCLKE", 0 0, v0x55a012554b20_0;  alias, 1 drivers
v0x55a012520f60_0 .net "WCLKE_i", 0 0, L_0x55a012443650;  1 drivers
v0x55a012521020_0 .net8 "WCLKE_net", 0 0, RS_0x7fcee8784e98;  2 drivers, strength-aware
v0x55a0125210e0_0 .net "WCLK_i", 0 0, L_0x55a0124428b0;  1 drivers
v0x55a0125211a0_0 .net "WDATA", 15 0, v0x55a012554a40_1;  alias, 1 drivers
v0x55a012521280_0 .net "WE", 0 0, v0x55a012554b20_0;  alias, 1 drivers
v0x55a0125a3bd0_0 .net "WE_i", 0 0, L_0x55a012443d20;  1 drivers
v0x55a0125a3c90_0 .net8 "WE_net", 0 0, RS_0x7fcee8784f58;  2 drivers, strength-aware
v0x55a0125a3d50_0 .var/i "i", 31 0;
v0x55a0125a3e30 .array "mem", 0 5119, 0 0;
E_0x55a01281aee0 .event posedge, v0x55a012512920_0;
E_0x55a012778b00 .event posedge, v0x55a0125210e0_0;
S_0x55a01251a940 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x55a0127f35a0;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x55a01251a940
v0x55a0124e6f30_0 .var/i "w1", 31 0;
v0x55a0124dd3b0_0 .var/i "w2", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x55a0124e6f30_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a0124e6f30_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0124e6f30_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0124e6f30_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0124e6f30_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0124dd3b0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a0124dd3b0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0124dd3b0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0124dd3b0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0124dd3b0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x55a0124e6f30_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a0124e6f30_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0124e6f30_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0124dd3b0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a0124dd3b0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0124dd3b0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x55a01251abe0 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x55a0127f35a0;
 .timescale 0 0;
S_0x55a012515140 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x55a0127f35a0;
 .timescale 0 0;
v0x55a0124e14b0_0 .var "addr", 7 0;
v0x55a0124e4060_0 .var "rdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a0125a3d50_0, 0, 32;
T_28.62 ;
    %load/vec4 v0x55a0125a3d50_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_28.63, 5;
    %load/vec4 v0x55a0124e14b0_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x55a0125a3d50_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55a0125a3e30, 4;
    %ix/getv/s 4, v0x55a0125a3d50_0;
    %store/vec4 v0x55a0124e4060_0, 4, 1;
    %load/vec4 v0x55a0125a3d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a0125a3d50_0, 0, 32;
    %jmp T_28.62;
T_28.63 ;
    %end;
S_0x55a0125153a0 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x55a0127f35a0;
 .timescale 0 0;
v0x55a0124e9860_0 .var "addr", 7 0;
v0x55a012512590_0 .var "wdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a0125a3d50_0, 0, 32;
T_29.64 ;
    %load/vec4 v0x55a0125a3d50_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_29.65, 5;
    %load/vec4 v0x55a012512590_0;
    %load/vec4 v0x55a0125a3d50_0;
    %part/s 1;
    %load/vec4 v0x55a0124e9860_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x55a0125a3d50_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55a0125a3e30, 4, 0;
    %load/vec4 v0x55a0125a3d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a0125a3d50_0, 0, 32;
    %jmp T_29.64;
T_29.65 ;
    %end;
S_0x55a01257ab30 .scope module, "AdrsWriteSyncFifoController" "SyncFifoController" 11 66, 4 20 0, S_0x55a012890600;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "iWd";
    .port_info 1 /INPUT 1 "iWe";
    .port_info 2 /OUTPUT 1 "oFull";
    .port_info 3 /OUTPUT 32 "oRd";
    .port_info 4 /INPUT 1 "iRe";
    .port_info 5 /OUTPUT 1 "oRvd";
    .port_info 6 /OUTPUT 1 "oEmp";
    .port_info 7 /INPUT 1 "inARST";
    .port_info 8 /INPUT 1 "iCLK";
P_0x55a01257ace0 .param/l "lpBramGenNum" 1 4 95, C4<00000010>;
P_0x55a01257ad20 .param/l "lpDataWidth" 1 4 94, C4<00010000>;
P_0x55a01257ad60 .param/l "pAddrWidth" 1 4 40, C4<00001000>;
P_0x55a01257ada0 .param/l "pFifoBitWidth" 0 4 22, +C4<00000000000000000000000000100000>;
P_0x55a01257ade0 .param/str "pFifoBlockRam" 0 4 23, "yes";
P_0x55a01257ae20 .param/l "pFifoDepth" 0 4 21, +C4<00000000000000000000000100000000>;
L_0x55a012494b90 .functor BUFZ 1, v0x55a012419d00_0, C4<0>, C4<0>, C4<0>;
L_0x55a012497780 .functor BUFZ 32, L_0x55a01293ff10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fcee8736e70 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x55a0124144e0_0 .net/2u *"_ivl_5", 7 0, L_0x7fcee8736e70;  1 drivers
v0x55a0124145c0_0 .net "iCLK", 0 0, v0x55a01292d720_0;  alias, 1 drivers
v0x55a012414680_0 .net "iRe", 0 0, v0x55a0129281c0_0;  1 drivers
v0x55a012414720_0 .net "iWd", 31 0, v0x55a01292ad90_0;  alias, 1 drivers
v0x55a0124147c0_0 .net "iWe", 0 0, L_0x55a012940050;  1 drivers
v0x55a0124148b0_0 .net "inARST", 0 0, v0x55a01292dfb0_0;  alias, 1 drivers
v0x55a012419950_0 .net "oEmp", 0 0, L_0x55a012494b90;  1 drivers
v0x55a012419a10_0 .net "oFull", 0 0, v0x55a0123776a0_0;  1 drivers
v0x55a012419ad0_0 .net "oRd", 31 0, L_0x55a012497780;  1 drivers
v0x55a012419c40_0 .net "oRvd", 0 0, v0x55a01291abd0_0;  1 drivers
v0x55a012419d00_0 .var "qEmp", 0 0;
v0x55a0123776a0_0 .var "qFull", 0 0;
v0x55a012377760_0 .var "qRe", 0 0;
v0x55a012377890 .array "qWd", 0 1, 15 0;
v0x55a012377970_0 .var "qWe", 0 0;
v0x55a012377a10_0 .var "rRa", 7 0;
v0x55a01291abd0_0 .var "rRe", 0 0;
v0x55a01291ad80_0 .var "rWa", 7 0;
v0x55a01291ae20_0 .net "wRd", 31 0, L_0x55a01293ff10;  1 drivers
v0x55a01291aec0_0 .net "wWa", 7 0, L_0x55a01293ffb0;  1 drivers
E_0x55a012635b10/0 .event edge, v0x55a01291aec0_0, v0x55a012395c10_0, v0x55a012324600_0, v0x55a0124147c0_0;
E_0x55a012635b10/1 .event edge, v0x55a0123776a0_0, v0x55a012414680_0, v0x55a012419d00_0;
E_0x55a012635b10 .event/or E_0x55a012635b10/0, E_0x55a012635b10/1;
L_0x55a01293ff10 .concat8 [ 16 16 0 0], v0x55a0122e8680_0, v0x55a0123cf5a0_0;
L_0x55a01293ffb0 .arith/sum 8, v0x55a01291ad80_0, L_0x7fcee8736e70;
S_0x55a0125739f0 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 4 180, 4 180 0, S_0x55a01257ab30;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x55a0125739f0
v0x55a012573cf0_0 .var/i "i", 31 0;
v0x55a01257d5c0_0 .var "iVAL", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a012573cf0_0, 0, 32;
T_30.66 ;
    %load/vec4 v0x55a012573cf0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_30.67, 5;
    %load/vec4 v0x55a01257d5c0_0;
    %load/vec4 v0x55a012573cf0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.68, 8;
    %load/vec4 v0x55a012573cf0_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_30.68 ;
    %load/vec4 v0x55a012573cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a012573cf0_0, 0, 32;
    %jmp T_30.66;
T_30.67 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_30.70, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_30.70 ;
    %end;
S_0x55a01257d680 .scope function.vec4.s8, "f_barm_gennum" "f_barm_gennum" 4 156, 4 156 0, S_0x55a01257ab30;
 .timescale 0 0;
; Variable f_barm_gennum is vec4 return value of scope S_0x55a01257d680
v0x55a01257d960_0 .var/i "i", 31 0;
v0x55a01256f820_0 .var "lpDataWidth", 31 0;
v0x55a01256f8e0_0 .var "pFifoBitWidth", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.f_barm_gennum ;
    %load/vec4 v0x55a01256f8e0_0;
    %load/vec4 v0x55a01256f820_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_31.72, 5;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %jmp T_31.73;
T_31.72 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %load/vec4 v0x55a01256f8e0_0;
    %store/vec4 v0x55a01257d960_0, 0, 32;
T_31.74 ;
    %load/vec4 v0x55a01256f820_0;
    %load/vec4 v0x55a01257d960_0;
    %cmp/u;
    %jmp/0xz T_31.75, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %retload/vec4 0;
    %pushi/vec4 1, 0, 8;
    %add;
    %ret/vec4 0, 0, 8;
    %load/vec4 v0x55a01257d960_0;
    %load/vec4 v0x55a01256f820_0;
    %sub;
    %store/vec4 v0x55a01257d960_0, 0, 32;
    %jmp T_31.74;
T_31.75 ;
T_31.73 ;
    %end;
S_0x55a01256f9c0 .scope function.vec4.s8, "f_get_datawidth" "f_get_datawidth" 4 140, 4 140 0, S_0x55a01257ab30;
 .timescale 0 0;
; Variable f_get_datawidth is vec4 return value of scope S_0x55a01256f9c0
v0x55a012598c80_0 .var "pFifoDepth", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.f_get_datawidth ;
    %load/vec4 v0x55a012598c80_0;
    %dup/vec4;
    %pushi/vec4 256, 0, 32;
    %cmp/u;
    %jmp/1 T_32.76, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 32;
    %cmp/u;
    %jmp/1 T_32.77, 6;
    %dup/vec4;
    %pushi/vec4 1024, 0, 32;
    %cmp/u;
    %jmp/1 T_32.78, 6;
    %dup/vec4;
    %pushi/vec4 2048, 0, 32;
    %cmp/u;
    %jmp/1 T_32.79, 6;
    %dup/vec4;
    %pushi/vec4 4096, 0, 32;
    %cmp/u;
    %jmp/1 T_32.80, 6;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_32.82;
T_32.76 ;
    %pushi/vec4 16, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_32.82;
T_32.77 ;
    %pushi/vec4 8, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_32.82;
T_32.78 ;
    %pushi/vec4 4, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_32.82;
T_32.79 ;
    %pushi/vec4 2, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_32.82;
T_32.80 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_32.82;
T_32.82 ;
    %pop/vec4 1;
    %end;
S_0x55a012598d60 .scope generate, "genblk1[0]" "genblk1[0]" 4 101, 4 101 0, S_0x55a01257ab30;
 .timescale 0 0;
P_0x55a012598f60 .param/l "x" 0 4 101, +C4<00>;
S_0x55a012592370 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 106, 5 12 0, S_0x55a012598d60;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iCLK";
P_0x55a0127e2670 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x55a0127e26b0 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x55a0122fc8b0_0 .net "iCLK", 0 0, v0x55a01292d720_0;  alias, 1 drivers
v0x55a0122fc970_0 .net "iRa", 7 0, v0x55a012377a10_0;  1 drivers
v0x55a0122fca30_0 .net "iRe", 0 0, v0x55a012377760_0;  1 drivers
v0x55a0122fcb00_0 .net "iWa", 7 0, v0x55a01291ad80_0;  1 drivers
v0x55a012377890_0 .array/port v0x55a012377890, 0;
v0x55a0122fcbd0_0 .net "iWd", 15 0, v0x55a012377890_0;  1 drivers
v0x55a0122fcc70_0 .net "iWe", 0 0, v0x55a012377970_0;  1 drivers
v0x55a012309160_0 .net "oRd", 15 0, v0x55a0122e8680_0;  1 drivers
S_0x55a01260a0f0 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 57, 6 36 0, S_0x55a012592370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x55a012919bb0 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012919bf0 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012919c30 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012919c70 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012919cb0 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012919cf0 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012919d30 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012919d70 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012919db0 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012919df0 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012919e30 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012919e70 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012919eb0 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012919ef0 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012919f30 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012919f70 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012919fb0 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012919ff0 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a01291a030 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a01291a070 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a01291a0b0 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x55a01291a0f0 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x55a01291a130 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x55a01291a170 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x55a01291a1b0 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x55a01291a1f0 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x55a01291a230 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x55a01291a270 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x55a01291a2b0 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x55a01291a2f0 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x55a01291a330 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x55a01291a370 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x55a0124d0800 .functor BUFZ 1, v0x55a012377970_0, C4<0>, C4<0>, C4<0>;
L_0x55a0124d0540 .functor BUFZ 1, v0x55a012377970_0, C4<0>, C4<0>, C4<0>;
L_0x55a0124cc810 .functor BUFZ 1, v0x55a012377760_0, C4<0>, C4<0>, C4<0>;
L_0x55a0124ce6e0 .functor BUFZ 8, v0x55a01291ad80_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55a0124cc510 .functor BUFZ 8, v0x55a012377a10_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55a0124cc390 .functor BUFZ 1, v0x55a01292d720_0, C4<0>, C4<0>, C4<0>;
L_0x7fcee8736be8 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee8785ca8 .resolv tri, L_0x7fcee8736be8, L_0x55a0124d0540;
L_0x55a0124ccde0 .functor BUFZ 1, RS_0x7fcee8785ca8, C4<0>, C4<0>, C4<0>;
L_0x7fcee8736ba0 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee8785d68 .resolv tri, L_0x7fcee8736ba0, L_0x55a0124d0800;
L_0x55a01248c1f0 .functor BUFZ 1, RS_0x7fcee8785d68, C4<0>, C4<0>, C4<0>;
L_0x55a01248c760 .functor BUFZ 1, v0x55a01292d720_0, C4<0>, C4<0>, C4<0>;
L_0x7fcee8736c30 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee8785bb8 .resolv tri, L_0x7fcee8736c30, L_0x55a0124cc810;
L_0x55a0124918f0 .functor BUFZ 1, RS_0x7fcee8785bb8, C4<0>, C4<0>, C4<0>;
v0x55a012395c10_0 .net "RADDR", 7 0, v0x55a012377a10_0;  alias, 1 drivers
L_0x7fcee8736cc0 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee8785a08 .resolv tri, L_0x7fcee8736cc0, L_0x55a0124cc510;
v0x55a012395d10_0 .net8 "RADDR_net", 7 0, RS_0x7fcee8785a08;  2 drivers, strength-aware
v0x55a012395df0_0 .net "RCLK", 0 0, v0x55a01292d720_0;  alias, 1 drivers
v0x55a0122e82f0_0 .net "RCLK_i", 0 0, L_0x55a01248c760;  1 drivers
v0x55a0122e8390_0 .net "RDATA", 15 0, v0x55a0122e8680_0;  alias, 1 drivers
v0x55a0122e84c0_0 .var "RDATA_early", 15 0;
v0x55a0122e85a0_0 .var "RDATA_late", 15 0;
v0x55a0122e8680_0 .var "RDATA_out", 15 0;
v0x55a0123242e0_0 .var "RDATA_reg", 15 0;
v0x55a0123243c0_0 .net "RE", 0 0, v0x55a012377760_0;  alias, 1 drivers
v0x55a012324480_0 .net "RE_i", 0 0, L_0x55a0124918f0;  1 drivers
v0x55a012324540_0 .net8 "RE_net", 0 0, RS_0x7fcee8785bb8;  2 drivers, strength-aware
v0x55a012324600_0 .net "WADDR", 7 0, v0x55a01291ad80_0;  alias, 1 drivers
L_0x7fcee8736c78 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee8785c18 .resolv tri, L_0x7fcee8736c78, L_0x55a0124ce6e0;
v0x55a0123246e0_0 .net8 "WADDR_net", 7 0, RS_0x7fcee8785c18;  2 drivers, strength-aware
v0x55a01233c7d0_0 .net "WCLK", 0 0, v0x55a01292d720_0;  alias, 1 drivers
v0x55a01233c870_0 .net "WCLKE", 0 0, v0x55a012377970_0;  alias, 1 drivers
v0x55a01233c930_0 .net "WCLKE_i", 0 0, L_0x55a0124ccde0;  1 drivers
v0x55a01233c9f0_0 .net8 "WCLKE_net", 0 0, RS_0x7fcee8785ca8;  2 drivers, strength-aware
v0x55a01233cab0_0 .net "WCLK_i", 0 0, L_0x55a0124cc390;  1 drivers
v0x55a01233cb70_0 .net "WDATA", 15 0, v0x55a012377890_0;  alias, 1 drivers
v0x55a012367c00_0 .net "WE", 0 0, v0x55a012377970_0;  alias, 1 drivers
v0x55a012367ca0_0 .net "WE_i", 0 0, L_0x55a01248c1f0;  1 drivers
v0x55a012367d40_0 .net8 "WE_net", 0 0, RS_0x7fcee8785d68;  2 drivers, strength-aware
v0x55a012367e00_0 .var/i "i", 31 0;
v0x55a012367ee0 .array "mem", 0 5119, 0 0;
E_0x55a0125155c0 .event posedge, v0x55a0122e82f0_0;
E_0x55a01257da40 .event posedge, v0x55a01233cab0_0;
S_0x55a0126cc320 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x55a01260a0f0;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x55a0126cc320
v0x55a012674c20_0 .var/i "w1", 31 0;
v0x55a01262e2b0_0 .var/i "w2", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x55a012674c20_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a012674c20_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a012674c20_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a012674c20_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a012674c20_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a01262e2b0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a01262e2b0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a01262e2b0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a01262e2b0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a01262e2b0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x55a012674c20_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a012674c20_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a012674c20_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a01262e2b0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a01262e2b0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a01262e2b0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x55a0126cc5c0 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x55a01260a0f0;
 .timescale 0 0;
S_0x55a012627c80 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x55a01260a0f0;
 .timescale 0 0;
v0x55a01261d7d0_0 .var "addr", 7 0;
v0x55a012612ca0_0 .var "rdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a012367e00_0, 0, 32;
T_34.83 ;
    %load/vec4 v0x55a012367e00_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_34.84, 5;
    %load/vec4 v0x55a01261d7d0_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x55a012367e00_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55a012367ee0, 4;
    %ix/getv/s 4, v0x55a012367e00_0;
    %store/vec4 v0x55a012612ca0_0, 4, 1;
    %load/vec4 v0x55a012367e00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a012367e00_0, 0, 32;
    %jmp T_34.83;
T_34.84 ;
    %end;
S_0x55a012627ee0 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x55a01260a0f0;
 .timescale 0 0;
v0x55a012395a30_0 .var "addr", 7 0;
v0x55a012395b30_0 .var "wdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a012367e00_0, 0, 32;
T_35.85 ;
    %load/vec4 v0x55a012367e00_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_35.86, 5;
    %load/vec4 v0x55a012395b30_0;
    %load/vec4 v0x55a012367e00_0;
    %part/s 1;
    %load/vec4 v0x55a012395a30_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x55a012367e00_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55a012367ee0, 4, 0;
    %load/vec4 v0x55a012367e00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a012367e00_0, 0, 32;
    %jmp T_35.85;
T_35.86 ;
    %end;
S_0x55a012309280 .scope generate, "genblk1[1]" "genblk1[1]" 4 101, 4 101 0, S_0x55a01257ab30;
 .timescale 0 0;
P_0x55a0123094d0 .param/l "x" 0 4 101, +C4<01>;
S_0x55a012310c50 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 106, 5 12 0, S_0x55a012309280;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iCLK";
P_0x55a012586a40 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x55a012586a80 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x55a0125f6d20_0 .net "iCLK", 0 0, v0x55a01292d720_0;  alias, 1 drivers
v0x55a0125f6de0_0 .net "iRa", 7 0, v0x55a012377a10_0;  alias, 1 drivers
v0x55a0125f6ea0_0 .net "iRe", 0 0, v0x55a012377760_0;  alias, 1 drivers
v0x55a0125f6f40_0 .net "iWa", 7 0, v0x55a01291ad80_0;  alias, 1 drivers
v0x55a012377890_1 .array/port v0x55a012377890, 1;
v0x55a0125f6fe0_0 .net "iWd", 15 0, v0x55a012377890_1;  1 drivers
v0x55a0125f70a0_0 .net "iWe", 0 0, v0x55a012377970_0;  alias, 1 drivers
v0x55a0125f7140_0 .net "oRd", 15 0, v0x55a0123cf5a0_0;  1 drivers
S_0x55a012319d80 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 57, 6 36 0, S_0x55a012310c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x55a01291a3c0 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a01291a400 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a01291a440 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a01291a480 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a01291a4c0 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a01291a500 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a01291a540 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a01291a580 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a01291a5c0 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a01291a600 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a01291a640 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a01291a680 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a01291a6c0 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a01291a700 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a01291a740 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a01291a780 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a01291a7c0 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a01291a800 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a01291a840 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a01291a880 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a01291a8c0 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x55a01291a900 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x55a01291a940 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x55a01291a980 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x55a01291a9c0 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x55a01291aa00 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x55a01291aa40 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x55a01291aa80 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x55a01291aac0 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x55a01291ab00 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x55a01291ab40 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x55a01291ab80 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x55a012492940 .functor BUFZ 1, v0x55a012377970_0, C4<0>, C4<0>, C4<0>;
L_0x55a01248d240 .functor BUFZ 1, v0x55a012377970_0, C4<0>, C4<0>, C4<0>;
L_0x55a01248dd20 .functor BUFZ 1, v0x55a012377760_0, C4<0>, C4<0>, C4<0>;
L_0x55a01248e800 .functor BUFZ 8, v0x55a01291ad80_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55a01248f2e0 .functor BUFZ 8, v0x55a012377a10_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55a01248fdc0 .functor BUFZ 1, v0x55a01292d720_0, C4<0>, C4<0>, C4<0>;
L_0x7fcee8736d50 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee8786428 .resolv tri, L_0x7fcee8736d50, L_0x55a01248d240;
L_0x55a0124908a0 .functor BUFZ 1, RS_0x7fcee8786428, C4<0>, C4<0>, C4<0>;
L_0x7fcee8736d08 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee87864e8 .resolv tri, L_0x7fcee8736d08, L_0x55a012492940;
L_0x55a012490e10 .functor BUFZ 1, RS_0x7fcee87864e8, C4<0>, C4<0>, C4<0>;
L_0x55a012491380 .functor BUFZ 1, v0x55a01292d720_0, C4<0>, C4<0>, C4<0>;
L_0x7fcee8736d98 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee8786398 .resolv tri, L_0x7fcee8736d98, L_0x55a01248dd20;
L_0x55a01248b9d0 .functor BUFZ 1, RS_0x7fcee8786398, C4<0>, C4<0>, C4<0>;
v0x55a0123c36d0_0 .net "RADDR", 7 0, v0x55a012377a10_0;  alias, 1 drivers
L_0x7fcee8736e28 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee8786218 .resolv tri, L_0x7fcee8736e28, L_0x55a01248f2e0;
v0x55a012399450_0 .net8 "RADDR_net", 7 0, RS_0x7fcee8786218;  2 drivers, strength-aware
v0x55a0125aa4f0_0 .net "RCLK", 0 0, v0x55a01292d720_0;  alias, 1 drivers
v0x55a0123cf1f0_0 .net "RCLK_i", 0 0, L_0x55a012491380;  1 drivers
v0x55a0123cf2b0_0 .net "RDATA", 15 0, v0x55a0123cf5a0_0;  alias, 1 drivers
v0x55a0123cf3e0_0 .var "RDATA_early", 15 0;
v0x55a0123cf4c0_0 .var "RDATA_late", 15 0;
v0x55a0123cf5a0_0 .var "RDATA_out", 15 0;
v0x55a0123e37c0_0 .var "RDATA_reg", 15 0;
v0x55a0123e38a0_0 .net "RE", 0 0, v0x55a012377760_0;  alias, 1 drivers
v0x55a0123e3940_0 .net "RE_i", 0 0, L_0x55a01248b9d0;  1 drivers
v0x55a0123e3a00_0 .net8 "RE_net", 0 0, RS_0x7fcee8786398;  2 drivers, strength-aware
v0x55a0123e3ac0_0 .net "WADDR", 7 0, v0x55a01291ad80_0;  alias, 1 drivers
L_0x7fcee8736de0 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee87863c8 .resolv tri, L_0x7fcee8736de0, L_0x55a01248e800;
v0x55a0123e3bd0_0 .net8 "WADDR_net", 7 0, RS_0x7fcee87863c8;  2 drivers, strength-aware
v0x55a0123f3f40_0 .net "WCLK", 0 0, v0x55a01292d720_0;  alias, 1 drivers
v0x55a0123f3fe0_0 .net "WCLKE", 0 0, v0x55a012377970_0;  alias, 1 drivers
v0x55a0123f4080_0 .net "WCLKE_i", 0 0, L_0x55a0124908a0;  1 drivers
v0x55a0123f4140_0 .net8 "WCLKE_net", 0 0, RS_0x7fcee8786428;  2 drivers, strength-aware
v0x55a0123f4200_0 .net "WCLK_i", 0 0, L_0x55a01248fdc0;  1 drivers
v0x55a0123f42c0_0 .net "WDATA", 15 0, v0x55a012377890_1;  alias, 1 drivers
v0x55a0124046c0_0 .net "WE", 0 0, v0x55a012377970_0;  alias, 1 drivers
v0x55a012404760_0 .net "WE_i", 0 0, L_0x55a012490e10;  1 drivers
v0x55a012404820_0 .net8 "WE_net", 0 0, RS_0x7fcee87864e8;  2 drivers, strength-aware
v0x55a0124048e0_0 .var/i "i", 31 0;
v0x55a0124049c0 .array "mem", 0 5119, 0 0;
E_0x55a01233cc50 .event posedge, v0x55a0123cf1f0_0;
E_0x55a0123110d0 .event posedge, v0x55a0123f4200_0;
S_0x55a0125aa250 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x55a012319d80;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x55a0125aa250
v0x55a0122ddd20_0 .var/i "w1", 31 0;
v0x55a0122d21a0_0 .var/i "w2", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x55a0122ddd20_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a0122ddd20_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0122ddd20_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0122ddd20_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0122ddd20_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0122d21a0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a0122d21a0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0122d21a0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0122d21a0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0122d21a0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x55a0122ddd20_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a0122ddd20_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0122ddd20_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0122d21a0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a0122d21a0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0122d21a0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x55a0123b44e0 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x55a012319d80;
 .timescale 0 0;
S_0x55a0123b46e0 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x55a012319d80;
 .timescale 0 0;
v0x55a0126d1dc0_0 .var "addr", 7 0;
v0x55a01228c110_0 .var "rdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a0124048e0_0, 0, 32;
T_37.87 ;
    %load/vec4 v0x55a0124048e0_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_37.88, 5;
    %load/vec4 v0x55a0126d1dc0_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x55a0124048e0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55a0124049c0, 4;
    %ix/getv/s 4, v0x55a0124048e0_0;
    %store/vec4 v0x55a01228c110_0, 4, 1;
    %load/vec4 v0x55a0124048e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a0124048e0_0, 0, 32;
    %jmp T_37.87;
T_37.88 ;
    %end;
S_0x55a0123c3310 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x55a012319d80;
 .timescale 0 0;
v0x55a0123c34f0_0 .var "addr", 7 0;
v0x55a0123c35f0_0 .var "wdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a0124048e0_0, 0, 32;
T_38.89 ;
    %load/vec4 v0x55a0124048e0_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_38.90, 5;
    %load/vec4 v0x55a0123c35f0_0;
    %load/vec4 v0x55a0124048e0_0;
    %part/s 1;
    %load/vec4 v0x55a0123c34f0_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x55a0124048e0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55a0124049c0, 4, 0;
    %load/vec4 v0x55a0124048e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a0124048e0_0, 0, 32;
    %jmp T_38.89;
T_38.90 ;
    %end;
S_0x55a01291af60 .scope module, "DqReadSyncFifoController" "SyncFifoController" 11 96, 4 20 0, S_0x55a012890600;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 1 "iWe";
    .port_info 2 /OUTPUT 1 "oFull";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 1 "iRe";
    .port_info 5 /OUTPUT 1 "oRvd";
    .port_info 6 /OUTPUT 1 "oEmp";
    .port_info 7 /INPUT 1 "inARST";
    .port_info 8 /INPUT 1 "iCLK";
P_0x55a01291b0f0 .param/l "lpBramGenNum" 1 4 95, C4<00000001>;
P_0x55a01291b130 .param/l "lpDataWidth" 1 4 94, C4<00010000>;
P_0x55a01291b170 .param/l "pAddrWidth" 1 4 40, C4<00001000>;
P_0x55a01291b1b0 .param/l "pFifoBitWidth" 0 4 22, +C4<00000000000000000000000000010000>;
P_0x55a01291b1f0 .param/str "pFifoBlockRam" 0 4 23, "yes";
P_0x55a01291b230 .param/l "pFifoDepth" 0 4 21, +C4<00000000000000000000000100000000>;
L_0x55a01249aa20 .functor BUFZ 1, v0x55a0129208e0_0, C4<0>, C4<0>, C4<0>;
L_0x55a012498830 .functor BUFZ 16, v0x55a01291f270_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fcee8737020 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x55a012920210_0 .net/2u *"_ivl_0", 7 0, L_0x7fcee8737020;  1 drivers
v0x55a0129202b0_0 .net "iCLK", 0 0, v0x55a01292d720_0;  alias, 1 drivers
v0x55a012920350_0 .net "iRe", 0 0, v0x55a012928080_0;  alias, 1 drivers
v0x55a0129203f0_0 .net "iWd", 15 0, L_0x55a01244bea0;  alias, 1 drivers
v0x55a012920490_0 .net "iWe", 0 0, L_0x55a01244cd00;  alias, 1 drivers
v0x55a012920530_0 .net "inARST", 0 0, v0x55a01292dfb0_0;  alias, 1 drivers
v0x55a0129205d0_0 .net "oEmp", 0 0, L_0x55a01249aa20;  alias, 1 drivers
v0x55a012920670_0 .net "oFull", 0 0, v0x55a012920980_0;  1 drivers
v0x55a012920710_0 .net "oRd", 15 0, L_0x55a012498830;  alias, 1 drivers
v0x55a012920840_0 .net "oRvd", 0 0, v0x55a012920ca0_0;  alias, 1 drivers
v0x55a0129208e0_0 .var "qEmp", 0 0;
v0x55a012920980_0 .var "qFull", 0 0;
v0x55a012920a20_0 .var "qRe", 0 0;
v0x55a012920ac0 .array "qWd", 0 0, 15 0;
v0x55a012920b60_0 .var "qWe", 0 0;
v0x55a012920c00_0 .var "rRa", 7 0;
v0x55a012920ca0_0 .var "rRe", 0 0;
v0x55a012920e50_0 .var "rWa", 7 0;
v0x55a012920ef0_0 .net "wRd", 15 0, v0x55a01291f270_0;  1 drivers
v0x55a012920f90_0 .net "wWa", 7 0, L_0x55a0129402d0;  1 drivers
E_0x55a01259b900/0 .event edge, v0x55a012920f90_0, v0x55a01291ee10_0, v0x55a01291f590_0, v0x55a0127e58a0_0;
E_0x55a01259b900/1 .event edge, v0x55a012920980_0, v0x55a0125867d0_0, v0x55a0129208e0_0;
E_0x55a01259b900 .event/or E_0x55a01259b900/0, E_0x55a01259b900/1;
L_0x55a0129402d0 .arith/sum 8, v0x55a012920e50_0, L_0x7fcee8737020;
S_0x55a01291b3f0 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 4 180, 4 180 0, S_0x55a01291af60;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x55a01291b3f0
v0x55a01291b620_0 .var/i "i", 31 0;
v0x55a01291b6c0_0 .var "iVAL", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a01291b620_0, 0, 32;
T_39.91 ;
    %load/vec4 v0x55a01291b620_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_39.92, 5;
    %load/vec4 v0x55a01291b6c0_0;
    %load/vec4 v0x55a01291b620_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.93, 8;
    %load/vec4 v0x55a01291b620_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_39.93 ;
    %load/vec4 v0x55a01291b620_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a01291b620_0, 0, 32;
    %jmp T_39.91;
T_39.92 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_39.95, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_39.95 ;
    %end;
S_0x55a01291b760 .scope function.vec4.s8, "f_barm_gennum" "f_barm_gennum" 4 156, 4 156 0, S_0x55a01291af60;
 .timescale 0 0;
; Variable f_barm_gennum is vec4 return value of scope S_0x55a01291b760
v0x55a01291b990_0 .var/i "i", 31 0;
v0x55a01291ba30_0 .var "lpDataWidth", 31 0;
v0x55a01291bad0_0 .var "pFifoBitWidth", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.f_barm_gennum ;
    %load/vec4 v0x55a01291bad0_0;
    %load/vec4 v0x55a01291ba30_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_40.97, 5;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %jmp T_40.98;
T_40.97 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %load/vec4 v0x55a01291bad0_0;
    %store/vec4 v0x55a01291b990_0, 0, 32;
T_40.99 ;
    %load/vec4 v0x55a01291ba30_0;
    %load/vec4 v0x55a01291b990_0;
    %cmp/u;
    %jmp/0xz T_40.100, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %retload/vec4 0;
    %pushi/vec4 1, 0, 8;
    %add;
    %ret/vec4 0, 0, 8;
    %load/vec4 v0x55a01291b990_0;
    %load/vec4 v0x55a01291ba30_0;
    %sub;
    %store/vec4 v0x55a01291b990_0, 0, 32;
    %jmp T_40.99;
T_40.100 ;
T_40.98 ;
    %end;
S_0x55a01291bb70 .scope function.vec4.s8, "f_get_datawidth" "f_get_datawidth" 4 140, 4 140 0, S_0x55a01291af60;
 .timescale 0 0;
; Variable f_get_datawidth is vec4 return value of scope S_0x55a01291bb70
v0x55a01291bda0_0 .var "pFifoDepth", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.f_get_datawidth ;
    %load/vec4 v0x55a01291bda0_0;
    %dup/vec4;
    %pushi/vec4 256, 0, 32;
    %cmp/u;
    %jmp/1 T_41.101, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 32;
    %cmp/u;
    %jmp/1 T_41.102, 6;
    %dup/vec4;
    %pushi/vec4 1024, 0, 32;
    %cmp/u;
    %jmp/1 T_41.103, 6;
    %dup/vec4;
    %pushi/vec4 2048, 0, 32;
    %cmp/u;
    %jmp/1 T_41.104, 6;
    %dup/vec4;
    %pushi/vec4 4096, 0, 32;
    %cmp/u;
    %jmp/1 T_41.105, 6;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_41.107;
T_41.101 ;
    %pushi/vec4 16, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_41.107;
T_41.102 ;
    %pushi/vec4 8, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_41.107;
T_41.103 ;
    %pushi/vec4 4, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_41.107;
T_41.104 ;
    %pushi/vec4 2, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_41.107;
T_41.105 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_41.107;
T_41.107 ;
    %pop/vec4 1;
    %end;
S_0x55a01291be40 .scope generate, "genblk1[0]" "genblk1[0]" 4 101, 4 101 0, S_0x55a01291af60;
 .timescale 0 0;
P_0x55a012622480 .param/l "x" 0 4 101, +C4<00>;
E_0x55a012621b50 .event edge, v0x55a0127e57c0_0;
S_0x55a01291bfd0 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 106, 5 12 0, S_0x55a01291be40;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iCLK";
P_0x55a01291b280 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x55a01291b2c0 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x55a01291fdb0_0 .net "iCLK", 0 0, v0x55a01292d720_0;  alias, 1 drivers
v0x55a01291fe50_0 .net "iRa", 7 0, v0x55a012920c00_0;  1 drivers
v0x55a01291fef0_0 .net "iRe", 0 0, v0x55a012920a20_0;  1 drivers
v0x55a01291ff90_0 .net "iWa", 7 0, v0x55a012920e50_0;  1 drivers
v0x55a012920ac0_0 .array/port v0x55a012920ac0, 0;
v0x55a012920030_0 .net "iWd", 15 0, v0x55a012920ac0_0;  1 drivers
v0x55a0129200d0_0 .net "iWe", 0 0, v0x55a012920b60_0;  1 drivers
v0x55a012920170_0 .net "oRd", 15 0, v0x55a01291f270_0;  alias, 1 drivers
S_0x55a01291c210 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 57, 6 36 0, S_0x55a01291bfd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x55a01291c3a0 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a01291c3e0 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a01291c420 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a01291c460 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a01291c4a0 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a01291c4e0 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a01291c520 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a01291c560 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a01291c5a0 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a01291c5e0 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a01291c620 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a01291c660 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a01291c6a0 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a01291c6e0 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a01291c720 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a01291c760 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a01291c7a0 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a01291c7e0 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a01291c820 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a01291c860 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a01291c8a0 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x55a01291c8e0 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x55a01291c920 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x55a01291c960 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x55a01291c9a0 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x55a01291c9e0 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x55a01291ca20 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x55a01291ca60 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x55a01291caa0 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x55a01291cae0 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x55a01291cb20 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x55a01291cb60 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x55a01249ce90 .functor BUFZ 1, v0x55a012920b60_0, C4<0>, C4<0>, C4<0>;
L_0x55a01249d2c0 .functor BUFZ 1, v0x55a012920b60_0, C4<0>, C4<0>, C4<0>;
L_0x55a012497d80 .functor BUFZ 1, v0x55a012920a20_0, C4<0>, C4<0>, C4<0>;
L_0x55a0124ae530 .functor BUFZ 8, v0x55a012920e50_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55a0124ae340 .functor BUFZ 8, v0x55a012920c00_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55a012498460 .functor BUFZ 1, v0x55a01292d720_0, C4<0>, C4<0>, C4<0>;
L_0x7fcee8736f00 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee8787208 .resolv tri, L_0x7fcee8736f00, L_0x55a01249d2c0;
L_0x55a01249ca60 .functor BUFZ 1, RS_0x7fcee8787208, C4<0>, C4<0>, C4<0>;
L_0x7fcee8736eb8 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee87872c8 .resolv tri, L_0x7fcee8736eb8, L_0x55a01249ce90;
L_0x55a012499ff0 .functor BUFZ 1, RS_0x7fcee87872c8, C4<0>, C4<0>, C4<0>;
L_0x55a012498ec0 .functor BUFZ 1, v0x55a01292d720_0, C4<0>, C4<0>, C4<0>;
L_0x7fcee8736f48 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee8787118 .resolv tri, L_0x7fcee8736f48, L_0x55a012497d80;
L_0x55a012499060 .functor BUFZ 1, RS_0x7fcee8787118, C4<0>, C4<0>, C4<0>;
v0x55a01291ee10_0 .net "RADDR", 7 0, v0x55a012920c00_0;  alias, 1 drivers
L_0x7fcee8736fd8 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee8786f68 .resolv tri, L_0x7fcee8736fd8, L_0x55a0124ae340;
v0x55a01291eeb0_0 .net8 "RADDR_net", 7 0, RS_0x7fcee8786f68;  2 drivers, strength-aware
v0x55a01291ef50_0 .net "RCLK", 0 0, v0x55a01292d720_0;  alias, 1 drivers
v0x55a01291eff0_0 .net "RCLK_i", 0 0, L_0x55a012498ec0;  1 drivers
v0x55a01291f090_0 .net "RDATA", 15 0, v0x55a01291f270_0;  alias, 1 drivers
v0x55a01291f130_0 .var "RDATA_early", 15 0;
v0x55a01291f1d0_0 .var "RDATA_late", 15 0;
v0x55a01291f270_0 .var "RDATA_out", 15 0;
v0x55a01291f310_0 .var "RDATA_reg", 15 0;
v0x55a01291f3b0_0 .net "RE", 0 0, v0x55a012920a20_0;  alias, 1 drivers
v0x55a01291f450_0 .net "RE_i", 0 0, L_0x55a012499060;  1 drivers
v0x55a01291f4f0_0 .net8 "RE_net", 0 0, RS_0x7fcee8787118;  2 drivers, strength-aware
v0x55a01291f590_0 .net "WADDR", 7 0, v0x55a012920e50_0;  alias, 1 drivers
L_0x7fcee8736f90 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee8787178 .resolv tri, L_0x7fcee8736f90, L_0x55a0124ae530;
v0x55a01291f630_0 .net8 "WADDR_net", 7 0, RS_0x7fcee8787178;  2 drivers, strength-aware
v0x55a01291f6d0_0 .net "WCLK", 0 0, v0x55a01292d720_0;  alias, 1 drivers
v0x55a01291f770_0 .net "WCLKE", 0 0, v0x55a012920b60_0;  alias, 1 drivers
v0x55a01291f810_0 .net "WCLKE_i", 0 0, L_0x55a01249ca60;  1 drivers
v0x55a01291f8b0_0 .net8 "WCLKE_net", 0 0, RS_0x7fcee8787208;  2 drivers, strength-aware
v0x55a01291f950_0 .net "WCLK_i", 0 0, L_0x55a012498460;  1 drivers
v0x55a01291f9f0_0 .net "WDATA", 15 0, v0x55a012920ac0_0;  alias, 1 drivers
v0x55a01291fa90_0 .net "WE", 0 0, v0x55a012920b60_0;  alias, 1 drivers
v0x55a01291fb30_0 .net "WE_i", 0 0, L_0x55a012499ff0;  1 drivers
v0x55a01291fbd0_0 .net8 "WE_net", 0 0, RS_0x7fcee87872c8;  2 drivers, strength-aware
v0x55a01291fc70_0 .var/i "i", 31 0;
v0x55a01291fd10 .array "mem", 0 5119, 0 0;
E_0x55a012622360 .event posedge, v0x55a01291eff0_0;
E_0x55a0125933b0 .event posedge, v0x55a01291f950_0;
S_0x55a01291e370 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x55a01291c210;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x55a01291e370
v0x55a01291e5a0_0 .var/i "w1", 31 0;
v0x55a01291e640_0 .var/i "w2", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x55a01291e5a0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a01291e5a0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a01291e5a0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a01291e5a0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a01291e5a0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a01291e640_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a01291e640_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a01291e640_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a01291e640_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a01291e640_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x55a01291e5a0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a01291e5a0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a01291e5a0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a01291e640_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a01291e640_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a01291e640_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x55a01291e6e0 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x55a01291c210;
 .timescale 0 0;
S_0x55a01291e870 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x55a01291c210;
 .timescale 0 0;
v0x55a01291ea00_0 .var "addr", 7 0;
v0x55a01291eaa0_0 .var "rdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a01291fc70_0, 0, 32;
T_43.108 ;
    %load/vec4 v0x55a01291fc70_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_43.109, 5;
    %load/vec4 v0x55a01291ea00_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x55a01291fc70_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55a01291fd10, 4;
    %ix/getv/s 4, v0x55a01291fc70_0;
    %store/vec4 v0x55a01291eaa0_0, 4, 1;
    %load/vec4 v0x55a01291fc70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a01291fc70_0, 0, 32;
    %jmp T_43.108;
T_43.109 ;
    %end;
S_0x55a01291eb40 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x55a01291c210;
 .timescale 0 0;
v0x55a01291ecd0_0 .var "addr", 7 0;
v0x55a01291ed70_0 .var "wdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a01291fc70_0, 0, 32;
T_44.110 ;
    %load/vec4 v0x55a01291fc70_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_44.111, 5;
    %load/vec4 v0x55a01291ed70_0;
    %load/vec4 v0x55a01291fc70_0;
    %part/s 1;
    %load/vec4 v0x55a01291ecd0_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x55a01291fc70_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55a01291fd10, 4, 0;
    %load/vec4 v0x55a01291fc70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a01291fc70_0, 0, 32;
    %jmp T_44.110;
T_44.111 ;
    %end;
S_0x55a012921030 .scope module, "DqWriteSyncFifoController" "SyncFifoController" 11 50, 4 20 0, S_0x55a012890600;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 1 "iWe";
    .port_info 2 /OUTPUT 1 "oFull";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 1 "iRe";
    .port_info 5 /OUTPUT 1 "oRvd";
    .port_info 6 /OUTPUT 1 "oEmp";
    .port_info 7 /INPUT 1 "inARST";
    .port_info 8 /INPUT 1 "iCLK";
P_0x55a0129211c0 .param/l "lpBramGenNum" 1 4 95, C4<00000001>;
P_0x55a012921200 .param/l "lpDataWidth" 1 4 94, C4<00010000>;
P_0x55a012921240 .param/l "pAddrWidth" 1 4 40, C4<00001000>;
P_0x55a012921280 .param/l "pFifoBitWidth" 0 4 22, +C4<00000000000000000000000000010000>;
P_0x55a0129212c0 .param/str "pFifoBlockRam" 0 4 23, "yes";
P_0x55a012921300 .param/l "pFifoDepth" 0 4 21, +C4<00000000000000000000000100000000>;
L_0x55a0124cffc0 .functor BUFZ 1, v0x55a012926890_0, C4<0>, C4<0>, C4<0>;
L_0x55a0124d0120 .functor BUFZ 1, v0x55a012926c50_0, C4<0>, C4<0>, C4<0>;
L_0x55a0124d0280 .functor BUFZ 16, v0x55a0129252b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fcee8736b58 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x55a012926250_0 .net/2u *"_ivl_0", 7 0, L_0x7fcee8736b58;  1 drivers
v0x55a0129262f0_0 .net "iCLK", 0 0, v0x55a01292d720_0;  alias, 1 drivers
v0x55a012926390_0 .net "iRe", 0 0, v0x55a0129281c0_0;  alias, 1 drivers
v0x55a012926430_0 .net "iWd", 15 0, L_0x55a01251c390;  alias, 1 drivers
v0x55a0129264d0_0 .net "iWe", 0 0, L_0x55a01293f660;  1 drivers
v0x55a012926570_0 .net "inARST", 0 0, v0x55a01292dfb0_0;  alias, 1 drivers
v0x55a012926610_0 .net "oEmp", 0 0, L_0x55a0124cffc0;  alias, 1 drivers
v0x55a0129266b0_0 .net "oFull", 0 0, v0x55a012926930_0;  1 drivers
v0x55a012926750_0 .net "oRd", 15 0, L_0x55a0124d0280;  alias, 1 drivers
v0x55a0129267f0_0 .net "oRvd", 0 0, L_0x55a0124d0120;  1 drivers
v0x55a012926890_0 .var "qEmp", 0 0;
v0x55a012926930_0 .var "qFull", 0 0;
v0x55a0129269d0_0 .var "qRe", 0 0;
v0x55a012926a70 .array "qWd", 0 0, 15 0;
v0x55a012926b10_0 .var "qWe", 0 0;
v0x55a012926bb0_0 .var "rRa", 7 0;
v0x55a012926c50_0 .var "rRe", 0 0;
v0x55a012926e00_0 .var "rWa", 7 0;
v0x55a012926ea0_0 .net "wRd", 15 0, v0x55a0129252b0_0;  1 drivers
v0x55a012926f40_0 .net "wWa", 7 0, L_0x55a01293f4a0;  1 drivers
E_0x55a012622320/0 .event edge, v0x55a012926f40_0, v0x55a012924e50_0, v0x55a0129255d0_0, v0x55a0129264d0_0;
E_0x55a012622320/1 .event edge, v0x55a012926930_0, v0x55a012414680_0, v0x55a012926890_0;
E_0x55a012622320 .event/or E_0x55a012622320/0, E_0x55a012622320/1;
L_0x55a01293f4a0 .arith/sum 8, v0x55a012926e00_0, L_0x7fcee8736b58;
S_0x55a012921430 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 4 180, 4 180 0, S_0x55a012921030;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x55a012921430
v0x55a012921660_0 .var/i "i", 31 0;
v0x55a012921700_0 .var "iVAL", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a012921660_0, 0, 32;
T_45.112 ;
    %load/vec4 v0x55a012921660_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_45.113, 5;
    %load/vec4 v0x55a012921700_0;
    %load/vec4 v0x55a012921660_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.114, 8;
    %load/vec4 v0x55a012921660_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_45.114 ;
    %load/vec4 v0x55a012921660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a012921660_0, 0, 32;
    %jmp T_45.112;
T_45.113 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_45.116, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_45.116 ;
    %end;
S_0x55a0129217a0 .scope function.vec4.s8, "f_barm_gennum" "f_barm_gennum" 4 156, 4 156 0, S_0x55a012921030;
 .timescale 0 0;
; Variable f_barm_gennum is vec4 return value of scope S_0x55a0129217a0
v0x55a0129219d0_0 .var/i "i", 31 0;
v0x55a012921a70_0 .var "lpDataWidth", 31 0;
v0x55a012921b10_0 .var "pFifoBitWidth", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.f_barm_gennum ;
    %load/vec4 v0x55a012921b10_0;
    %load/vec4 v0x55a012921a70_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_46.118, 5;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %jmp T_46.119;
T_46.118 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %load/vec4 v0x55a012921b10_0;
    %store/vec4 v0x55a0129219d0_0, 0, 32;
T_46.120 ;
    %load/vec4 v0x55a012921a70_0;
    %load/vec4 v0x55a0129219d0_0;
    %cmp/u;
    %jmp/0xz T_46.121, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %retload/vec4 0;
    %pushi/vec4 1, 0, 8;
    %add;
    %ret/vec4 0, 0, 8;
    %load/vec4 v0x55a0129219d0_0;
    %load/vec4 v0x55a012921a70_0;
    %sub;
    %store/vec4 v0x55a0129219d0_0, 0, 32;
    %jmp T_46.120;
T_46.121 ;
T_46.119 ;
    %end;
S_0x55a012921bb0 .scope function.vec4.s8, "f_get_datawidth" "f_get_datawidth" 4 140, 4 140 0, S_0x55a012921030;
 .timescale 0 0;
; Variable f_get_datawidth is vec4 return value of scope S_0x55a012921bb0
v0x55a012921de0_0 .var "pFifoDepth", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.f_get_datawidth ;
    %load/vec4 v0x55a012921de0_0;
    %dup/vec4;
    %pushi/vec4 256, 0, 32;
    %cmp/u;
    %jmp/1 T_47.122, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 32;
    %cmp/u;
    %jmp/1 T_47.123, 6;
    %dup/vec4;
    %pushi/vec4 1024, 0, 32;
    %cmp/u;
    %jmp/1 T_47.124, 6;
    %dup/vec4;
    %pushi/vec4 2048, 0, 32;
    %cmp/u;
    %jmp/1 T_47.125, 6;
    %dup/vec4;
    %pushi/vec4 4096, 0, 32;
    %cmp/u;
    %jmp/1 T_47.126, 6;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_47.128;
T_47.122 ;
    %pushi/vec4 16, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_47.128;
T_47.123 ;
    %pushi/vec4 8, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_47.128;
T_47.124 ;
    %pushi/vec4 4, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_47.128;
T_47.125 ;
    %pushi/vec4 2, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_47.128;
T_47.126 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_47.128;
T_47.128 ;
    %pop/vec4 1;
    %end;
S_0x55a012921e80 .scope generate, "genblk1[0]" "genblk1[0]" 4 101, 4 101 0, S_0x55a012921030;
 .timescale 0 0;
P_0x55a01253e640 .param/l "x" 0 4 101, +C4<00>;
E_0x55a01253bae0 .event edge, v0x55a012926430_0;
S_0x55a012922010 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 106, 5 12 0, S_0x55a012921e80;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iCLK";
P_0x55a0129207b0 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x55a0129207f0 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x55a012925df0_0 .net "iCLK", 0 0, v0x55a01292d720_0;  alias, 1 drivers
v0x55a012925e90_0 .net "iRa", 7 0, v0x55a012926bb0_0;  1 drivers
v0x55a012925f30_0 .net "iRe", 0 0, v0x55a0129269d0_0;  1 drivers
v0x55a012925fd0_0 .net "iWa", 7 0, v0x55a012926e00_0;  1 drivers
v0x55a012926a70_0 .array/port v0x55a012926a70, 0;
v0x55a012926070_0 .net "iWd", 15 0, v0x55a012926a70_0;  1 drivers
v0x55a012926110_0 .net "iWe", 0 0, v0x55a012926b10_0;  1 drivers
v0x55a0129261b0_0 .net "oRd", 15 0, v0x55a0129252b0_0;  alias, 1 drivers
S_0x55a012922250 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 57, 6 36 0, S_0x55a012922010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x55a0129223e0 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012922420 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012922460 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a0129224a0 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a0129224e0 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012922520 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012922560 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a0129225a0 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a0129225e0 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012922620 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012922660 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a0129226a0 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a0129226e0 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012922720 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012922760 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a0129227a0 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a0129227e0 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012922820 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a012922860 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a0129228a0 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x55a0129228e0 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x55a012922920 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x55a012922960 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x55a0129229a0 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x55a0129229e0 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x55a012922a20 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x55a012922a60 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x55a012922aa0 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x55a012922ae0 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x55a012922b20 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x55a012922b60 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x55a012922ba0 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x55a0124cf650 .functor BUFZ 1, v0x55a012926b10_0, C4<0>, C4<0>, C4<0>;
L_0x55a0124ce3e0 .functor BUFZ 1, v0x55a012926b10_0, C4<0>, C4<0>, C4<0>;
L_0x55a0124ccf70 .functor BUFZ 1, v0x55a0129269d0_0, C4<0>, C4<0>, C4<0>;
L_0x55a0124cfc50 .functor BUFZ 8, v0x55a012926e00_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55a0124cbd70 .functor BUFZ 8, v0x55a012926bb0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55a0124cc090 .functor BUFZ 1, v0x55a01292d720_0, C4<0>, C4<0>, C4<0>;
L_0x7fcee8736a38 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee8787f58 .resolv tri, L_0x7fcee8736a38, L_0x55a0124ce3e0;
L_0x55a0124c6200 .functor BUFZ 1, RS_0x7fcee8787f58, C4<0>, C4<0>, C4<0>;
L_0x7fcee87369f0 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee8788018 .resolv tri, L_0x7fcee87369f0, L_0x55a0124cf650;
L_0x55a0124c5990 .functor BUFZ 1, RS_0x7fcee8788018, C4<0>, C4<0>, C4<0>;
L_0x55a0124cb540 .functor BUFZ 1, v0x55a01292d720_0, C4<0>, C4<0>, C4<0>;
L_0x7fcee8736a80 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee8787e68 .resolv tri, L_0x7fcee8736a80, L_0x55a0124ccf70;
L_0x55a0124cb890 .functor BUFZ 1, RS_0x7fcee8787e68, C4<0>, C4<0>, C4<0>;
v0x55a012924e50_0 .net "RADDR", 7 0, v0x55a012926bb0_0;  alias, 1 drivers
L_0x7fcee8736b10 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee8787cb8 .resolv tri, L_0x7fcee8736b10, L_0x55a0124cbd70;
v0x55a012924ef0_0 .net8 "RADDR_net", 7 0, RS_0x7fcee8787cb8;  2 drivers, strength-aware
v0x55a012924f90_0 .net "RCLK", 0 0, v0x55a01292d720_0;  alias, 1 drivers
v0x55a012925030_0 .net "RCLK_i", 0 0, L_0x55a0124cb540;  1 drivers
v0x55a0129250d0_0 .net "RDATA", 15 0, v0x55a0129252b0_0;  alias, 1 drivers
v0x55a012925170_0 .var "RDATA_early", 15 0;
v0x55a012925210_0 .var "RDATA_late", 15 0;
v0x55a0129252b0_0 .var "RDATA_out", 15 0;
v0x55a012925350_0 .var "RDATA_reg", 15 0;
v0x55a0129253f0_0 .net "RE", 0 0, v0x55a0129269d0_0;  alias, 1 drivers
v0x55a012925490_0 .net "RE_i", 0 0, L_0x55a0124cb890;  1 drivers
v0x55a012925530_0 .net8 "RE_net", 0 0, RS_0x7fcee8787e68;  2 drivers, strength-aware
v0x55a0129255d0_0 .net "WADDR", 7 0, v0x55a012926e00_0;  alias, 1 drivers
L_0x7fcee8736ac8 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fcee8787ec8 .resolv tri, L_0x7fcee8736ac8, L_0x55a0124cfc50;
v0x55a012925670_0 .net8 "WADDR_net", 7 0, RS_0x7fcee8787ec8;  2 drivers, strength-aware
v0x55a012925710_0 .net "WCLK", 0 0, v0x55a01292d720_0;  alias, 1 drivers
v0x55a0129257b0_0 .net "WCLKE", 0 0, v0x55a012926b10_0;  alias, 1 drivers
v0x55a012925850_0 .net "WCLKE_i", 0 0, L_0x55a0124c6200;  1 drivers
v0x55a0129258f0_0 .net8 "WCLKE_net", 0 0, RS_0x7fcee8787f58;  2 drivers, strength-aware
v0x55a012925990_0 .net "WCLK_i", 0 0, L_0x55a0124cc090;  1 drivers
v0x55a012925a30_0 .net "WDATA", 15 0, v0x55a012926a70_0;  alias, 1 drivers
v0x55a012925ad0_0 .net "WE", 0 0, v0x55a012926b10_0;  alias, 1 drivers
v0x55a012925b70_0 .net "WE_i", 0 0, L_0x55a0124c5990;  1 drivers
v0x55a012925c10_0 .net8 "WE_net", 0 0, RS_0x7fcee8788018;  2 drivers, strength-aware
v0x55a012925cb0_0 .var/i "i", 31 0;
v0x55a012925d50 .array "mem", 0 5119, 0 0;
E_0x55a01253ef90 .event posedge, v0x55a012925030_0;
E_0x55a012543f60 .event posedge, v0x55a012925990_0;
S_0x55a0129243b0 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x55a012922250;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x55a0129243b0
v0x55a0129245e0_0 .var/i "w1", 31 0;
v0x55a012924680_0 .var/i "w2", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x55a0129245e0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a0129245e0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0129245e0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0129245e0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0129245e0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a012924680_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a012924680_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a012924680_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a012924680_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a012924680_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x55a0129245e0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a0129245e0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a0129245e0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a012924680_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a012924680_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55a012924680_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x55a012924720 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x55a012922250;
 .timescale 0 0;
S_0x55a0129248b0 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x55a012922250;
 .timescale 0 0;
v0x55a012924a40_0 .var "addr", 7 0;
v0x55a012924ae0_0 .var "rdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a012925cb0_0, 0, 32;
T_49.129 ;
    %load/vec4 v0x55a012925cb0_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_49.130, 5;
    %load/vec4 v0x55a012924a40_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x55a012925cb0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55a012925d50, 4;
    %ix/getv/s 4, v0x55a012925cb0_0;
    %store/vec4 v0x55a012924ae0_0, 4, 1;
    %load/vec4 v0x55a012925cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a012925cb0_0, 0, 32;
    %jmp T_49.129;
T_49.130 ;
    %end;
S_0x55a012924b80 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x55a012922250;
 .timescale 0 0;
v0x55a012924d10_0 .var "addr", 7 0;
v0x55a012924db0_0 .var "wdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a012925cb0_0, 0, 32;
T_50.131 ;
    %load/vec4 v0x55a012925cb0_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_50.132, 5;
    %load/vec4 v0x55a012924db0_0;
    %load/vec4 v0x55a012925cb0_0;
    %part/s 1;
    %load/vec4 v0x55a012924d10_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x55a012925cb0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55a012925d50, 4, 0;
    %load/vec4 v0x55a012925cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a012925cb0_0, 0, 32;
    %jmp T_50.131;
T_50.132 ;
    %end;
S_0x55a012929a30 .scope module, "UFIB" "UFIB" 2 184, 12 21 0, S_0x55a0127f5b40;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iSUfiRd";
    .port_info 1 /INPUT 32 "iSUfiAdrs";
    .port_info 2 /OUTPUT 16 "oMUfiRd";
    .port_info 3 /OUTPUT 32 "oMUfiAdrs";
    .port_info 4 /OUTPUT 16 "oSUfiWd";
    .port_info 5 /OUTPUT 32 "oSUfiAdrs";
    .port_info 6 /INPUT 1 "iSUfiRdy";
    .port_info 7 /INPUT 16 "iMUfiWd";
    .port_info 8 /INPUT 32 "iMUfiAdrs";
    .port_info 9 /OUTPUT 1 "oMUfiRdy";
    .port_info 10 /INPUT 1 "iRST";
    .port_info 11 /INPUT 1 "iCLK";
P_0x55a01229dc70 .param/l "lpBlockConnectNum" 1 12 102, C4<0>;
P_0x55a01229dcb0 .param/l "pBlockAdrsWidth" 0 12 24, +C4<00000000000000000000000000000001>;
P_0x55a01229dcf0 .param/l "pBlockConnectNum" 0 12 23, +C4<00000000000000000000000000000001>;
P_0x55a01229dd30 .param/l "pMUfiAdrsWidth" 0 12 29, +C4<0000000000000000000000000000000000000000000000000000000000100000>;
P_0x55a01229dd70 .param/l "pMUfiDqWidth" 0 12 28, +C4<0000000000000000000000000000000000000000000000000000000000010000>;
P_0x55a01229ddb0 .param/l "pUfiAdrsBusWidth" 0 12 26, +C4<00000000000000000000000000100000>;
P_0x55a01229ddf0 .param/l "pUfiDqBusWidth" 0 12 25, +C4<00000000000000000000000000010000>;
L_0x55a01248a7a0 .functor BUFZ 16, L_0x55a012498830, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55a01251d880 .functor BUFZ 32, L_0x55a012940680, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a01251c390 .functor BUFZ 16, v0x55a01292ae30_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55a01251c520 .functor BUFZ 1, v0x55a01292abb0_0, C4<0>, C4<0>, C4<0>;
v0x55a01292a1c0_0 .net "iCLK", 0 0, v0x55a01292d720_0;  alias, 1 drivers
v0x55a01292a260_0 .net "iMUfiAdrs", 31 0, v0x55a01292c2d0_0;  1 drivers
v0x55a01292a300_0 .net "iMUfiWd", 15 0, v0x55a01292c370_0;  1 drivers
v0x55a01292a3a0_0 .net "iRST", 0 0, v0x55a01292d7c0_0;  alias, 1 drivers
v0x55a01292a440_0 .net "iSUfiAdrs", 31 0, L_0x55a012940680;  alias, 1 drivers
v0x55a01292a4e0_0 .net "iSUfiRd", 15 0, L_0x55a012498830;  alias, 1 drivers
v0x55a01292a580_0 .net "iSUfiRdy", 0 0, L_0x55a012940a40;  alias, 1 drivers
v0x55a01292a620_0 .net "oMUfiAdrs", 31 0, L_0x55a01251d880;  alias, 1 drivers
v0x55a01292a6c0_0 .net "oMUfiRd", 15 0, L_0x55a01248a7a0;  alias, 1 drivers
v0x55a01292a760_0 .net "oMUfiRdy", 0 0, L_0x55a01251c520;  alias, 1 drivers
v0x55a01292a800_0 .net "oSUfiAdrs", 31 0, v0x55a01292ad90_0;  alias, 1 drivers
v0x55a01292a930_0 .net "oSUfiWd", 15 0, L_0x55a01251c390;  alias, 1 drivers
v0x55a01292a9d0_0 .var "qBlockSelectCke", 0 0;
v0x55a01292aa70_0 .var "qBlockSelectRst", 0 0;
v0x55a01292ab10_0 .var "qLatencyRst", 0 0;
v0x55a01292abb0_0 .var "qMUfiRdy", 0 0;
v0x55a01292ac50_0 .var "rBlockSelect", 0 0;
v0x55a01292acf0_0 .var "rLatencyCnt", 2 0;
v0x55a01292ad90_0 .var "rMUfiAdrs", 31 0;
v0x55a01292ae30_0 .var "rMUfiWd", 15 0;
v0x55a01292aed0 .array "wBlockId", 0 0;
v0x55a01292aed0_0 .net v0x55a01292aed0 0, 0 0, L_0x55a01292e200; 1 drivers
v0x55a01292af70_0 .net "wEnableBit", 0 0, L_0x55a01292e2a0;  1 drivers
v0x55a01292b010 .array "wMUfiAdrs", 0 0;
v0x55a01292b010_0 .net v0x55a01292b010 0, 31 0, L_0x55a012521fb0; 1 drivers
v0x55a01292b0b0 .array "wMUfiWd", 0 0;
v0x55a01292b0b0_0 .net v0x55a01292b0b0 0, 15 0, L_0x55a012555940; 1 drivers
E_0x55a01253ef50 .event edge, v0x55a01248af50_0, v0x55a01292ac50_0, v0x55a01292af70_0, v0x55a01292acf0_0;
S_0x55a012929e00 .scope generate, "genblk1[0]" "genblk1[0]" 12 88, 12 88 0, S_0x55a012929a30;
 .timescale 0 0;
P_0x55a012562550 .param/l "x" 0 12 88, +C4<00>;
L_0x55a012555940 .functor BUFZ 16, v0x55a01292c370_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55a012521fb0 .functor BUFZ 32, v0x55a01292c2d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55a012929f90_0 .net *"_ivl_6", 3 0, L_0x55a01292e160;  1 drivers
L_0x55a01292e160 .part L_0x55a012521fb0, 25, 4;
L_0x55a01292e200 .part L_0x55a01292e160, 0, 1;
L_0x55a01292e2a0 .part L_0x55a012521fb0, 31, 1;
S_0x55a01292a030 .scope generate, "genblk2[0]" "genblk2[0]" 12 112, 12 112 0, S_0x55a012929a30;
 .timescale 0 0;
P_0x55a012560f20 .param/l "x" 0 12 112, +C4<00>;
E_0x55a012561200 .event edge, v0x55a012927fe0_0, v0x55a01292ac50_0;
S_0x55a01292b150 .scope function.vec4.u32, "f_detect_bitwidth" "f_detect_bitwidth" 2 354, 2 354 0, S_0x55a0127f5b40;
 .timescale -9 -12;
v0x55a01292b2e0_0 .var/i "bitcnt", 31 0;
v0x55a01292b380_0 .var/i "bitwidth", 31 0;
; Variable f_detect_bitwidth is vec4 return value of scope S_0x55a01292b150
v0x55a01292b4c0_0 .var/i "i", 31 0;
v0x55a01292b560_0 .var/i "number", 31 0;
TD_UFIB_tb.f_detect_bitwidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a01292b2e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a01292b4c0_0, 0, 32;
T_51.133 ;
    %load/vec4 v0x55a01292b4c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_51.134, 5;
    %load/vec4 v0x55a01292b560_0;
    %load/vec4 v0x55a01292b4c0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.135, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55a01292b2e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55a01292b2e0_0, 0, 32;
T_51.135 ;
    %load/vec4 v0x55a01292b4c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a01292b4c0_0, 0, 32;
    %jmp T_51.133;
T_51.134 ;
    %load/vec4 v0x55a01292b2e0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_51.137, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a01292b4c0_0, 0, 32;
T_51.139 ;
    %load/vec4 v0x55a01292b4c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_51.140, 5;
    %load/vec4 v0x55a01292b560_0;
    %load/vec4 v0x55a01292b4c0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.141, 8;
    %load/vec4 v0x55a01292b4c0_0;
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
T_51.141 ;
    %load/vec4 v0x55a01292b4c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a01292b4c0_0, 0, 32;
    %jmp T_51.139;
T_51.140 ;
    %retload/vec4 0; Load f_detect_bitwidth (draw_signal_vec4)
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_51.143, 4;
    %retload/vec4 0; Load f_detect_bitwidth (draw_signal_vec4)
    %subi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
T_51.143 ;
    %jmp T_51.138;
T_51.137 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a01292b380_0, 0, 32;
    %load/vec4 v0x55a01292b560_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_51.145, 4;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
    %jmp T_51.146;
T_51.145 ;
T_51.147 ;
    %load/vec4 v0x55a01292b560_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz T_51.148, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55a01292b380_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55a01292b380_0, 0, 32;
    %load/vec4 v0x55a01292b560_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x55a01292b560_0, 0, 32;
    %jmp T_51.147;
T_51.148 ;
    %load/vec4 v0x55a01292b380_0;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
T_51.146 ;
T_51.138 ;
    %end;
S_0x55a01292b600 .scope generate, "genblk1[0]" "genblk1[0]" 2 198, 2 198 0, S_0x55a0127f5b40;
 .timescale -9 -12;
P_0x55a01259cfc0 .param/l "x" 0 2 198, +C4<00>;
E_0x55a0125a5d50 .event edge, v0x55a0128d7f30_0, v0x55a0128e6000_0;
S_0x55a01292b790 .scope task, "mcb_flash_run" "mcb_flash_run" 2 112, 2 112 0, S_0x55a0127f5b40;
 .timescale -9 -12;
v0x55a01292b920_0 .var/i "i", 31 0;
v0x55a01292b9c0_0 .var "rw", 0 0;
TD_UFIB_tb.mcb_flash_run ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a01292b920_0, 0, 32;
T_52.149 ;
    %load/vec4 v0x55a01292b920_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_52.150, 5;
    %load/vec4 v0x55a01292b9c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_52.151, 4;
    %load/vec4 v0x55a01292b920_0;
    %store/vec4 v0x55a01292be20_0, 0, 32;
    %pushi/vec4 1074069504, 0, 32;
    %store/vec4 v0x55a01292bd80_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x55a01292bbf0;
    %join;
    %load/vec4 v0x55a01292b920_0;
    %store/vec4 v0x55a01292be20_0, 0, 32;
    %pushi/vec4 1074069508, 0, 32;
    %store/vec4 v0x55a01292bd80_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x55a01292bbf0;
    %join;
    %jmp T_52.152;
T_52.151 ;
    %pushi/vec4 1073741824, 0, 32;
    %load/vec4 v0x55a01292b920_0;
    %add;
    %store/vec4 v0x55a01292be20_0, 0, 32;
    %pushi/vec4 1074069508, 0, 32;
    %store/vec4 v0x55a01292bd80_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x55a01292bbf0;
    %join;
T_52.152 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55a01292be20_0, 0, 32;
    %pushi/vec4 1074069512, 0, 32;
    %store/vec4 v0x55a01292bd80_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x55a01292bbf0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a01292be20_0, 0, 32;
    %pushi/vec4 1074069512, 0, 32;
    %store/vec4 v0x55a01292bd80_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x55a01292bbf0;
    %join;
    %load/vec4 v0x55a01292b920_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a01292b920_0, 0, 32;
    %jmp T_52.149;
T_52.150 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55a01292be20_0, 0, 32;
    %pushi/vec4 1074069516, 0, 32;
    %store/vec4 v0x55a01292bd80_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x55a01292bbf0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a01292be20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a01292bd80_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x55a01292bbf0;
    %join;
    %vpi_call 2 135 "$display", "mcb_flash_run %d", v0x55a01292b9c0_0 {0 0 0};
    %end;
S_0x55a01292ba60 .scope task, "reset_init" "reset_init" 2 38, 2 38 0, S_0x55a0127f5b40;
 .timescale -9 -12;
TD_UFIB_tb.reset_init ;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a01292d7c0_0, 0, 1;
    %load/vec4 v0x55a01292d7c0_0;
    %inv;
    %store/vec4 v0x55a01292dfb0_0, 0, 1;
    %delay 10000, 0;
    %end;
S_0x55a01292bbf0 .scope task, "usi_csr_setting" "usi_csr_setting" 2 86, 2 86 0, S_0x55a0127f5b40;
 .timescale -9 -12;
v0x55a01292bd80_0 .var "adrs", 31 0;
v0x55a01292be20_0 .var "wd", 31 0;
TD_UFIB_tb.usi_csr_setting ;
    %load/vec4 v0x55a01292be20_0;
    %store/vec4 v0x55a01292cea0_0, 0, 32;
    %load/vec4 v0x55a01292bd80_0;
    %store/vec4 v0x55a01292ce00_0, 0, 32;
    %delay 2000, 0;
    %end;
S_0x55a01292bec0 .scope task, "wait_flag" "wait_flag" 2 98, 2 98 0, S_0x55a0127f5b40;
 .timescale -9 -12;
v0x55a01292c050_0 .var "adrs", 31 0;
v0x55a01292c0f0_0 .var "flag", 31 0;
TD_UFIB_tb.wait_flag ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a01292be20_0, 0, 32;
    %load/vec4 v0x55a01292c050_0;
    %store/vec4 v0x55a01292bd80_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x55a01292bbf0;
    %join;
T_55.153 ;
    %load/vec4 v0x55a01292dd40_0;
    %load/vec4 v0x55a01292c0f0_0;
    %cmp/e;
    %jmp/0xz T_55.154, 4;
    %delay 2000, 0;
    %jmp T_55.153;
T_55.154 ;
    %end;
    .scope S_0x55a01292b600;
T_56 ;
    %wait E_0x55a0125a5d50;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a01292d430, 4;
    %assign/vec4 v0x55a01292c370_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a01292d390, 4;
    %assign/vec4 v0x55a01292c2d0_0, 0;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x55a01292a030;
T_57 ;
    %wait E_0x55a012561200;
    %load/vec4 v0x55a01292a580_0;
    %load/vec4 v0x55a01292ac50_0;
    %pad/u 3;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x55a01292abb0_0, 0;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x55a012929a30;
T_58 ;
    %wait E_0x55a012676340;
    %load/vec4 v0x55a01292ac50_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x55a01292b0b0, 4;
    %assign/vec4 v0x55a01292ae30_0, 0;
    %load/vec4 v0x55a01292a3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a01292ad90_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x55a01292ac50_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x55a01292b010, 4;
    %assign/vec4 v0x55a01292ad90_0, 0;
T_58.1 ;
    %load/vec4 v0x55a01292aa70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a01292ac50_0, 0;
    %jmp T_58.3;
T_58.2 ;
    %load/vec4 v0x55a01292a9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.4, 8;
    %load/vec4 v0x55a01292ac50_0;
    %addi 1, 0, 1;
    %assign/vec4 v0x55a01292ac50_0, 0;
    %jmp T_58.5;
T_58.4 ;
    %load/vec4 v0x55a01292ac50_0;
    %assign/vec4 v0x55a01292ac50_0, 0;
T_58.5 ;
T_58.3 ;
    %load/vec4 v0x55a01292ab10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.6, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55a01292acf0_0, 0;
    %jmp T_58.7;
T_58.6 ;
    %load/vec4 v0x55a01292acf0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55a01292acf0_0, 0;
T_58.7 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x55a012929a30;
T_59 ;
    %wait E_0x55a01253ef50;
    %load/vec4 v0x55a01292a3a0_0;
    %load/vec4 v0x55a01292ac50_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %or/r;
    %assign/vec4 v0x55a01292aa70_0, 0;
    %load/vec4 v0x55a01292af70_0;
    %load/vec4 v0x55a01292ac50_0;
    %part/u 1;
    %inv;
    %load/vec4 v0x55a01292acf0_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x55a01292a9d0_0, 0;
    %load/vec4 v0x55a01292af70_0;
    %load/vec4 v0x55a01292ac50_0;
    %part/u 1;
    %load/vec4 v0x55a01292a3a0_0;
    %concat/vec4; draw_concat_vec4
    %or/r;
    %assign/vec4 v0x55a01292ab10_0, 0;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x55a0128a6a30;
T_60 ;
    %wait E_0x55a012676340;
    %load/vec4 v0x55a01248af50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55a012891400_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a0128924b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a012891be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a012891fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a012891ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a012892090_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55a0128917f0_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x55a0123c4d40_0;
    %flag_set/vec4 8;
    %jmp/0 T_60.2, 8;
    %load/vec4 v0x55a012392800_0;
    %parti/s 16, 0, 2;
    %jmp/1 T_60.3, 8;
T_60.2 ; End of true expr.
    %load/vec4 v0x55a012891400_0;
    %jmp/0 T_60.3, 8;
 ; End of false expr.
    %blend;
T_60.3;
    %assign/vec4 v0x55a012891400_0, 0;
    %load/vec4 v0x55a0123acd00_0;
    %flag_set/vec4 8;
    %jmp/0 T_60.4, 8;
    %load/vec4 v0x55a012392800_0;
    %jmp/1 T_60.5, 8;
T_60.4 ; End of true expr.
    %load/vec4 v0x55a0128924b0_0;
    %jmp/0 T_60.5, 8;
 ; End of false expr.
    %blend;
T_60.5;
    %assign/vec4 v0x55a0128924b0_0, 0;
    %load/vec4 v0x55a0122e0410_0;
    %flag_set/vec4 8;
    %jmp/0 T_60.6, 8;
    %load/vec4 v0x55a012392800_0;
    %parti/s 1, 0, 2;
    %jmp/1 T_60.7, 8;
T_60.6 ; End of true expr.
    %load/vec4 v0x55a012891be0_0;
    %jmp/0 T_60.7, 8;
 ; End of false expr.
    %blend;
T_60.7;
    %assign/vec4 v0x55a012891be0_0, 0;
    %load/vec4 v0x55a01251b460_0;
    %flag_set/vec4 8;
    %jmp/0 T_60.8, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_60.9, 8;
T_60.8 ; End of true expr.
    %load/vec4 v0x55a012397a00_0;
    %flag_set/vec4 9;
    %jmp/0 T_60.10, 9;
    %load/vec4 v0x55a012392800_0;
    %parti/s 1, 0, 2;
    %jmp/1 T_60.11, 9;
T_60.10 ; End of true expr.
    %load/vec4 v0x55a012891fd0_0;
    %jmp/0 T_60.11, 9;
 ; End of false expr.
    %blend;
T_60.11;
    %jmp/0 T_60.9, 8;
 ; End of false expr.
    %blend;
T_60.9;
    %assign/vec4 v0x55a012891fd0_0, 0;
    %load/vec4 v0x55a0124ddac0_0;
    %assign/vec4 v0x55a012891ca0_0, 0;
    %load/vec4 v0x55a0124e7400_0;
    %assign/vec4 v0x55a012892090_0, 0;
    %load/vec4 v0x55a0124e1c70_0;
    %assign/vec4 v0x55a0128917f0_0, 0;
    %load/vec4 v0x55a0124e45d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_60.12, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_60.13, 8;
T_60.12 ; End of true expr.
    %load/vec4 v0x55a0128923f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_60.14, 9;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_60.15, 9;
T_60.14 ; End of true expr.
    %load/vec4 v0x55a0128918d0_0;
    %jmp/0 T_60.15, 9;
 ; End of false expr.
    %blend;
T_60.15;
    %jmp/0 T_60.13, 8;
 ; End of false expr.
    %blend;
T_60.13;
    %assign/vec4 v0x55a0128918d0_0, 0;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x55a0128a6a30;
T_61 ;
    %wait E_0x55a01269e5e0;
    %load/vec4 v0x55a012364780_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x55a012364780_0;
    %parti/s 17, 0, 2;
    %pushi/vec4 65536, 0, 17;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x55a0123c4d40_0, 0;
    %load/vec4 v0x55a012364780_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x55a012364780_0;
    %parti/s 17, 0, 2;
    %pushi/vec4 65540, 0, 17;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x55a0123acd00_0, 0;
    %load/vec4 v0x55a012364780_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x55a012364780_0;
    %parti/s 17, 0, 2;
    %pushi/vec4 65544, 0, 17;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x55a0122e0410_0, 0;
    %load/vec4 v0x55a012364780_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x55a012364780_0;
    %parti/s 17, 0, 2;
    %pushi/vec4 65548, 0, 17;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x55a012397a00_0, 0;
    %load/vec4 v0x55a012364780_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x55a012364780_0;
    %parti/s 17, 0, 2;
    %pushi/vec4 65608, 0, 17;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x55a0128923f0_0, 0;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x55a0128a6a30;
T_62 ;
    %wait E_0x55a012676340;
    %load/vec4 v0x55a012364780_0;
    %parti/s 8, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_62.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_62.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 8;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 8;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %load/vec4 v0x55a012392800_0;
    %assign/vec4 v0x55a0128914e0_0, 0;
    %jmp T_62.8;
T_62.0 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55a012891400_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55a0128914e0_0, 0;
    %jmp T_62.8;
T_62.1 ;
    %load/vec4 v0x55a0128924b0_0;
    %assign/vec4 v0x55a0128914e0_0, 0;
    %jmp T_62.8;
T_62.2 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55a012891be0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55a0128914e0_0, 0;
    %jmp T_62.8;
T_62.3 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55a012891fd0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55a0128914e0_0, 0;
    %jmp T_62.8;
T_62.4 ;
    %pushi/vec4 0, 0, 24;
    %concati/vec4 0, 0, 3;
    %load/vec4 v0x55a012892090_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 3;
    %load/vec4 v0x55a012891ca0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55a0128914e0_0, 0;
    %jmp T_62.8;
T_62.5 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55a0128917f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55a0128914e0_0, 0;
    %jmp T_62.8;
T_62.6 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55a0128918d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55a0128914e0_0, 0;
    %jmp T_62.8;
T_62.8 ;
    %pop/vec4 1;
    %jmp T_62;
    .thread T_62;
    .scope S_0x55a0127e1d80;
T_63 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55a0123f44e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55a0123b4a20_0, 0, 8;
    %end;
    .thread T_63;
    .scope S_0x55a0127e1d80;
T_64 ;
    %pushi/vec4 8, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x55a012871370_0, 0, 32;
    %store/vec4 v0x55a0128a05e0_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x55a012879ca0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x55a012916130, P_0x55a0129162f0 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_64.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a0126dccf0_0, 0, 32;
T_64.2 ;
    %load/vec4 v0x55a0126dccf0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_64.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0126dccf0_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x55a0126dccf0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01231a4d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0126dccf0_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x55a0126dccf0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01231a4d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0126dccf0_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x55a0126dccf0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01231a4d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0126dccf0_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x55a0126dccf0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01231a4d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0126dccf0_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x55a0126dccf0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01231a4d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0126dccf0_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x55a0126dccf0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01231a4d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0126dccf0_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x55a0126dccf0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01231a4d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0126dccf0_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x55a0126dccf0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01231a4d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0126dccf0_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x55a0126dccf0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01231a4d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0126dccf0_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x55a0126dccf0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01231a4d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0126dccf0_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x55a0126dccf0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01231a4d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0126dccf0_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x55a0126dccf0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01231a4d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0126dccf0_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x55a0126dccf0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01231a4d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0126dccf0_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x55a0126dccf0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01231a4d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0126dccf0_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x55a0126dccf0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01231a4d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0126dccf0_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x55a0126dccf0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01231a4d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0126dccf0_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x55a0126dccf0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01231a4d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0126dccf0_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x55a0126dccf0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01231a4d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0126dccf0_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x55a0126dccf0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01231a4d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0126dccf0_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x55a0126dccf0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01231a4d0, 4, 0;
    %load/vec4 v0x55a0126dccf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a0126dccf0_0, 0, 32;
    %jmp T_64.2;
T_64.3 ;
    %end;
    .thread T_64;
    .scope S_0x55a0127e1d80;
T_65 ;
    %wait E_0x55a012870080;
    %load/vec4 v0x55a0125ab010_0;
    %load/vec4 v0x55a0122d2340_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %delay 0, 0;
    %load/vec4 v0x55a0123cf950_0;
    %store/vec4 v0x55a01286a350_0, 0, 9;
    %load/vec4 v0x55a012374d50_0;
    %store/vec4 v0x55a01241a0f0_0, 0, 8;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x55a0128788c0;
    %join;
    %delay 0, 0;
T_65.0 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x55a0127e1d80;
T_66 ;
    %wait E_0x55a012901930;
    %load/vec4 v0x55a0123c83d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x55a012404e10_0;
    %store/vec4 v0x55a012871e80_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55a012878540;
    %join;
    %load/vec4 v0x55a012872a20_0;
    %store/vec4 v0x55a012414dc0_0, 0, 8;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x55a012404e10_0;
    %store/vec4 v0x55a012871e80_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55a012878540;
    %join;
    %load/vec4 v0x55a012872a20_0;
    %store/vec4 v0x55a012419f30_0, 0, 8;
    %load/vec4 v0x55a012414dc0_0;
    %store/vec4 v0x55a0123f44e0_0, 0, 8;
T_66.0 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x55a0128886a0;
T_67 ;
    %wait E_0x55a0123f7b60;
    %load/vec4 v0x55a012397c70_0;
    %parti/s 8, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a012586d10, 0, 4;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_0x55a012879490;
T_68 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55a0122fd840_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55a01233d760_0, 0, 8;
    %end;
    .thread T_68;
    .scope S_0x55a012879490;
T_69 ;
    %pushi/vec4 8, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x55a0122fd230_0, 0, 32;
    %store/vec4 v0x55a0122fdce0_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x55a0128798b0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x55a012916940, P_0x55a012916b00 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_69.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a012396170_0, 0, 32;
T_69.2 ;
    %load/vec4 v0x55a012396170_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012396170_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x55a012396170_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0126a8250, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012396170_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x55a012396170_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0126a8250, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012396170_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x55a012396170_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0126a8250, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012396170_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x55a012396170_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0126a8250, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012396170_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x55a012396170_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0126a8250, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012396170_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x55a012396170_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0126a8250, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012396170_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x55a012396170_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0126a8250, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012396170_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x55a012396170_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0126a8250, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012396170_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x55a012396170_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0126a8250, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012396170_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x55a012396170_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0126a8250, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012396170_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x55a012396170_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0126a8250, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012396170_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x55a012396170_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0126a8250, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012396170_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x55a012396170_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0126a8250, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012396170_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x55a012396170_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0126a8250, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012396170_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x55a012396170_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0126a8250, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012396170_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x55a012396170_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0126a8250, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012396170_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x55a012396170_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0126a8250, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012396170_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x55a012396170_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0126a8250, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012396170_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x55a012396170_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0126a8250, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012396170_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x55a012396170_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0126a8250, 4, 0;
    %load/vec4 v0x55a012396170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a012396170_0, 0, 32;
    %jmp T_69.2;
T_69.3 ;
    %end;
    .thread T_69;
    .scope S_0x55a012879490;
T_70 ;
    %wait E_0x55a012328300;
    %load/vec4 v0x55a0126282c0_0;
    %load/vec4 v0x55a0123962f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %delay 0, 0;
    %load/vec4 v0x55a0123259f0_0;
    %store/vec4 v0x55a012309ae0_0, 0, 9;
    %load/vec4 v0x55a012628740_0;
    %store/vec4 v0x55a01231a7f0_0, 0, 8;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x55a0128cd830;
    %join;
    %delay 0, 0;
T_70.0 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x55a012879490;
T_71 ;
    %wait E_0x55a012911d60;
    %load/vec4 v0x55a012325890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %load/vec4 v0x55a01233d480_0;
    %store/vec4 v0x55a01230a0f0_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55a0128ce550;
    %join;
    %load/vec4 v0x55a012309e10_0;
    %store/vec4 v0x55a0122fd3c0_0, 0, 8;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x55a01233d480_0;
    %store/vec4 v0x55a01230a0f0_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55a0128ce550;
    %join;
    %load/vec4 v0x55a012309e10_0;
    %store/vec4 v0x55a0122fdb60_0, 0, 8;
    %load/vec4 v0x55a0122fd3c0_0;
    %store/vec4 v0x55a0122fd840_0, 0, 8;
T_71.0 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0x55a012878cb0;
T_72 ;
    %wait E_0x55a0123f7b60;
    %load/vec4 v0x55a012397c70_0;
    %parti/s 8, 8, 5;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a012586d10, 0, 4;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x55a0128ce260;
T_73 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55a01261f830_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55a01261f230_0, 0, 8;
    %end;
    .thread T_73;
    .scope S_0x55a0128ce260;
T_74 ;
    %pushi/vec4 8, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x55a01261e630_0, 0, 32;
    %store/vec4 v0x55a01261e7b0_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B2\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x55a0128735b0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x55a012917150, P_0x55a012917310 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_74.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a01260a6f0_0, 0, 32;
T_74.2 ;
    %load/vec4 v0x55a01260a6f0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_74.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01260a6f0_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x55a01260a6f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01260a870, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01260a6f0_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x55a01260a6f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01260a870, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01260a6f0_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x55a01260a6f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01260a870, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01260a6f0_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x55a01260a6f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01260a870, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01260a6f0_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x55a01260a6f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01260a870, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01260a6f0_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x55a01260a6f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01260a870, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01260a6f0_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x55a01260a6f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01260a870, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01260a6f0_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x55a01260a6f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01260a870, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01260a6f0_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x55a01260a6f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01260a870, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01260a6f0_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x55a01260a6f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01260a870, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01260a6f0_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x55a01260a6f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01260a870, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01260a6f0_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x55a01260a6f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01260a870, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01260a6f0_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x55a01260a6f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01260a870, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01260a6f0_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x55a01260a6f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01260a870, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01260a6f0_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x55a01260a6f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01260a870, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01260a6f0_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x55a01260a6f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01260a870, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01260a6f0_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x55a01260a6f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01260a870, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01260a6f0_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x55a01260a6f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01260a870, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01260a6f0_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x55a01260a6f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01260a870, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01260a6f0_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x55a01260a6f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01260a870, 4, 0;
    %load/vec4 v0x55a01260a6f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a01260a6f0_0, 0, 32;
    %jmp T_74.2;
T_74.3 ;
    %end;
    .thread T_74;
    .scope S_0x55a0128ce260;
T_75 ;
    %wait E_0x55a0122eabd0;
    %load/vec4 v0x55a01260ab70_0;
    %load/vec4 v0x55a01261f530_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %delay 0, 0;
    %load/vec4 v0x55a01261fb30_0;
    %store/vec4 v0x55a012630e30_0, 0, 9;
    %load/vec4 v0x55a01260acf0_0;
    %store/vec4 v0x55a012630f90_0, 0, 8;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B2\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x55a0128bdf00;
    %join;
    %delay 0, 0;
T_75.0 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0x55a0128ce260;
T_76 ;
    %wait E_0x55a0128d1240;
    %load/vec4 v0x55a012613120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %load/vec4 v0x55a01261ec30_0;
    %store/vec4 v0x55a012664260_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B2\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55a0128bf9e0;
    %join;
    %load/vec4 v0x55a0126308d0_0;
    %store/vec4 v0x55a01261e930_0, 0, 8;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x55a01261ec30_0;
    %store/vec4 v0x55a012664260_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B2\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55a0128bf9e0;
    %join;
    %load/vec4 v0x55a0126308d0_0;
    %store/vec4 v0x55a01261eab0_0, 0, 8;
    %load/vec4 v0x55a01261e930_0;
    %store/vec4 v0x55a01261f830_0, 0, 8;
T_76.0 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x55a0128cdc00;
T_77 ;
    %wait E_0x55a0123f7b60;
    %load/vec4 v0x55a012397c70_0;
    %parti/s 8, 16, 6;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a012586d10, 0, 4;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_0x55a0128be9f0;
T_78 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55a0125577c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55a012555a50_0, 0, 8;
    %end;
    .thread T_78;
    .scope S_0x55a0128be9f0;
T_79 ;
    %pushi/vec4 8, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x55a012542320_0, 0, 32;
    %store/vec4 v0x55a01253bee0_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B3\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x55a0128bede0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x55a012917960, P_0x55a012917b20 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_79.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a0125243c0_0, 0, 32;
T_79.2 ;
    %load/vec4 v0x55a0125243c0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_79.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0125243c0_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x55a0125243c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0125251c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0125243c0_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x55a0125243c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0125251c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0125243c0_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x55a0125243c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0125251c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0125243c0_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x55a0125243c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0125251c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0125243c0_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x55a0125243c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0125251c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0125243c0_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x55a0125243c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0125251c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0125243c0_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x55a0125243c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0125251c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0125243c0_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x55a0125243c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0125251c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0125243c0_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x55a0125243c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0125251c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0125243c0_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x55a0125243c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0125251c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0125243c0_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x55a0125243c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0125251c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0125243c0_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x55a0125243c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0125251c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0125243c0_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x55a0125243c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0125251c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0125243c0_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x55a0125243c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0125251c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0125243c0_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x55a0125243c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0125251c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0125243c0_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x55a0125243c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0125251c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0125243c0_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x55a0125243c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0125251c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0125243c0_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x55a0125243c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0125251c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0125243c0_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x55a0125243c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0125251c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0125243c0_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x55a0125243c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0125251c0, 4, 0;
    %load/vec4 v0x55a0125243c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a0125243c0_0, 0, 32;
    %jmp T_79.2;
T_79.3 ;
    %end;
    .thread T_79;
    .scope S_0x55a0128be9f0;
T_80 ;
    %wait E_0x55a0126a8f10;
    %load/vec4 v0x55a012518aa0_0;
    %load/vec4 v0x55a01258fd60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %delay 0, 0;
    %load/vec4 v0x55a012523fa0_0;
    %store/vec4 v0x55a01253c1a0_0, 0, 9;
    %load/vec4 v0x55a01250f160_0;
    %store/vec4 v0x55a01253c460_0, 0, 8;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B3\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x55a0128bdb80;
    %join;
    %delay 0, 0;
T_80.0 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x55a0128be9f0;
T_81 ;
    %wait E_0x55a012840ea0;
    %load/vec4 v0x55a012561680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %load/vec4 v0x55a01253c040_0;
    %store/vec4 v0x55a012543ab0_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B3\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55a0128bf5f0;
    %join;
    %load/vec4 v0x55a012542620_0;
    %store/vec4 v0x55a012557500_0, 0, 8;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x55a01253c040_0;
    %store/vec4 v0x55a012543ab0_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B3\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55a0128bf5f0;
    %join;
    %load/vec4 v0x55a012542620_0;
    %store/vec4 v0x55a012557920_0, 0, 8;
    %load/vec4 v0x55a012557500_0;
    %store/vec4 v0x55a0125577c0_0, 0, 8;
T_81.0 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x55a0128be280;
T_82 ;
    %wait E_0x55a0123f7b60;
    %load/vec4 v0x55a012397c70_0;
    %parti/s 8, 24, 6;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a012586d10, 0, 4;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_0x55a0128b5220;
T_83 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55a0124c1920_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55a0124e4440_0, 0, 8;
    %end;
    .thread T_83;
    .scope S_0x55a0128b5220;
T_84 ;
    %pushi/vec4 8, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x55a0124f2c60_0, 0, 32;
    %store/vec4 v0x55a012515db0_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B4\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x55a0128b5510;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x55a012918170, P_0x55a012918330 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_84.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a01248b4f0_0, 0, 32;
T_84.2 ;
    %load/vec4 v0x55a01248b4f0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_84.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01248b4f0_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x55a01248b4f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01248b1f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01248b4f0_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x55a01248b4f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01248b1f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01248b4f0_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x55a01248b4f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01248b1f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01248b4f0_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x55a01248b4f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01248b1f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01248b4f0_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x55a01248b4f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01248b1f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01248b4f0_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x55a01248b4f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01248b1f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01248b4f0_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x55a01248b4f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01248b1f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01248b4f0_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x55a01248b4f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01248b1f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01248b4f0_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x55a01248b4f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01248b1f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01248b4f0_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x55a01248b4f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01248b1f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01248b4f0_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x55a01248b4f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01248b1f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01248b4f0_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x55a01248b4f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01248b1f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01248b4f0_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x55a01248b4f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01248b1f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01248b4f0_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x55a01248b4f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01248b1f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01248b4f0_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x55a01248b4f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01248b1f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01248b4f0_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x55a01248b4f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01248b1f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01248b4f0_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x55a01248b4f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01248b1f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01248b4f0_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x55a01248b4f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01248b1f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01248b4f0_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x55a01248b4f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01248b1f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01248b4f0_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x55a01248b4f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01248b1f0, 4, 0;
    %load/vec4 v0x55a01248b4f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a01248b4f0_0, 0, 32;
    %jmp T_84.2;
T_84.3 ;
    %end;
    .thread T_84;
    .scope S_0x55a0128b5220;
T_85 ;
    %wait E_0x55a0129020c0;
    %load/vec4 v0x55a01248bc10_0;
    %load/vec4 v0x55a0124cfdd0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %delay 0, 0;
    %load/vec4 v0x55a0124ce560_0;
    %store/vec4 v0x55a0124ffa00_0, 0, 9;
    %load/vec4 v0x55a01248add0_0;
    %store/vec4 v0x55a0124fde30_0, 0, 8;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B4\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x55a0128bd800;
    %join;
    %delay 0, 0;
T_85.0 ;
    %jmp T_85;
    .thread T_85;
    .scope S_0x55a0128b5220;
T_86 ;
    %wait E_0x55a0126aaff0;
    %load/vec4 v0x55a0124e1990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %load/vec4 v0x55a012501270_0;
    %store/vec4 v0x55a0124e8570_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B4\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55a0128b91f0;
    %join;
    %load/vec4 v0x55a0124e75a0_0;
    %store/vec4 v0x55a0124c1500_0, 0, 8;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x55a012501270_0;
    %store/vec4 v0x55a0124e8570_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B4\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55a0128b91f0;
    %join;
    %load/vec4 v0x55a0124e75a0_0;
    %store/vec4 v0x55a0124c13a0_0, 0, 8;
    %load/vec4 v0x55a0124c1500_0;
    %store/vec4 v0x55a0124c1920_0, 0, 8;
T_86.0 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0x55a0128b4b80;
T_87 ;
    %wait E_0x55a0123f7b60;
    %load/vec4 v0x55a012397c70_0;
    %parti/s 8, 32, 7;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a012586d10, 0, 4;
    %jmp T_87;
    .thread T_87, $push;
    .scope S_0x55a0128a56c0;
T_88 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55a01237c860_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55a01234dfe0_0, 0, 8;
    %end;
    .thread T_88;
    .scope S_0x55a0128a56c0;
T_89 ;
    %pushi/vec4 8, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x55a0124359e0_0, 0, 32;
    %store/vec4 v0x55a012435ce0_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B5\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x55a0128a5a40;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x55a012918980, P_0x55a012918b40 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_89.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a0122de470_0, 0, 32;
T_89.2 ;
    %load/vec4 v0x55a0122de470_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_89.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0122de470_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x55a0122de470_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0123ad1c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0122de470_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x55a0122de470_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0123ad1c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0122de470_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x55a0122de470_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0123ad1c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0122de470_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x55a0122de470_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0123ad1c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0122de470_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x55a0122de470_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0123ad1c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0122de470_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x55a0122de470_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0123ad1c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0122de470_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x55a0122de470_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0123ad1c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0122de470_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x55a0122de470_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0123ad1c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0122de470_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x55a0122de470_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0123ad1c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0122de470_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x55a0122de470_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0123ad1c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0122de470_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x55a0122de470_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0123ad1c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0122de470_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x55a0122de470_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0123ad1c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0122de470_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x55a0122de470_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0123ad1c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0122de470_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x55a0122de470_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0123ad1c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0122de470_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x55a0122de470_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0123ad1c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0122de470_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x55a0122de470_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0123ad1c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0122de470_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x55a0122de470_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0123ad1c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0122de470_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x55a0122de470_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0123ad1c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0122de470_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x55a0122de470_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0123ad1c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0122de470_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x55a0122de470_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0123ad1c0, 4, 0;
    %load/vec4 v0x55a0122de470_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a0122de470_0, 0, 32;
    %jmp T_89.2;
T_89.3 ;
    %end;
    .thread T_89;
    .scope S_0x55a0128a56c0;
T_90 ;
    %wait E_0x55a012682150;
    %load/vec4 v0x55a0123c8610_0;
    %load/vec4 v0x55a0124168a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %delay 0, 0;
    %load/vec4 v0x55a0129027f0_0;
    %store/vec4 v0x55a012364540_0, 0, 9;
    %load/vec4 v0x55a0123e3f10_0;
    %store/vec4 v0x55a0123617c0_0, 0, 8;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B5\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x55a0128a6610;
    %join;
    %delay 0, 0;
T_90.0 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0x55a0128a56c0;
T_91 ;
    %wait E_0x55a0128a08d0;
    %load/vec4 v0x55a012390e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %load/vec4 v0x55a01247e0c0_0;
    %store/vec4 v0x55a012435b60_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B5\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55a0128a6220;
    %join;
    %load/vec4 v0x55a012390d20_0;
    %store/vec4 v0x55a012377e20_0, 0, 8;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x55a01247e0c0_0;
    %store/vec4 v0x55a012435b60_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.genblk1\x5B5\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55a0128a6220;
    %join;
    %load/vec4 v0x55a012390d20_0;
    %store/vec4 v0x55a012377fa0_0, 0, 8;
    %load/vec4 v0x55a012377e20_0;
    %store/vec4 v0x55a01237c860_0, 0, 8;
T_91.0 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0x55a0128a6e20;
T_92 ;
    %wait E_0x55a0123f7b60;
    %load/vec4 v0x55a012397c70_0;
    %parti/s 8, 40, 7;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a012586d10, 0, 4;
    %jmp T_92;
    .thread T_92, $push;
    .scope S_0x55a0127ded30;
T_93 ;
    %wait E_0x55a0123e73e0;
    %load/vec4 v0x55a0126cf960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55a01250efc0_0, 0;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v0x55a01259bf00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.2, 8;
    %load/vec4 v0x55a012515ad0_0;
    %assign/vec4 v0x55a01250efc0_0, 0;
    %jmp T_93.3;
T_93.2 ;
    %load/vec4 v0x55a01250efc0_0;
    %assign/vec4 v0x55a01250efc0_0, 0;
T_93.3 ;
T_93.1 ;
    %load/vec4 v0x55a0126cf960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.4, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55a0125a46f0_0, 0;
    %jmp T_93.5;
T_93.4 ;
    %load/vec4 v0x55a01258fef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.6, 8;
    %load/vec4 v0x55a0125a46f0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x55a0125a46f0_0, 0;
    %jmp T_93.7;
T_93.6 ;
    %load/vec4 v0x55a0125a46f0_0;
    %assign/vec4 v0x55a0125a46f0_0, 0;
T_93.7 ;
T_93.5 ;
    %load/vec4 v0x55a0126cf960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a012518900_0, 0;
    %jmp T_93.9;
T_93.8 ;
    %load/vec4 v0x55a01258fef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a012518900_0, 0;
    %jmp T_93.11;
T_93.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a012518900_0, 0;
T_93.11 ;
T_93.9 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0x55a0127ded30;
T_94 ;
    %wait E_0x55a0122afb10;
    %load/vec4 v0x55a012515ad0_0;
    %load/vec4 v0x55a0125a46f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55a01257b660_0, 0;
    %load/vec4 v0x55a01250efc0_0;
    %load/vec4 v0x55a0125a46f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55a0125741b0_0, 0;
    %load/vec4 v0x55a0126ccf60_0;
    %load/vec4 v0x55a01257b660_0;
    %inv;
    %and;
    %assign/vec4 v0x55a01259bf00_0, 0;
    %load/vec4 v0x55a012324e20_0;
    %load/vec4 v0x55a0125741b0_0;
    %inv;
    %and;
    %assign/vec4 v0x55a01258fef0_0, 0;
    %jmp T_94;
    .thread T_94, $push;
    .scope S_0x55a0127ded30;
T_95 ;
    %vpi_call 4 131 "$display", "--- lpDataWidth %d bit", P_0x55a0128889d0 {0 0 0};
    %vpi_call 4 132 "$display", "--- lpBramGenNum %d Depth", P_0x55a012888990 {0 0 0};
    %end;
    .thread T_95;
    .scope S_0x55a0127f5cd0;
T_96 ;
    %wait E_0x55a012676340;
    %load/vec4 v0x55a0128ebe00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a0128d6870_0, 0;
    %jmp T_96.1;
T_96.0 ;
    %load/vec4 v0x55a0128d5e30_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.2, 8;
    %load/vec4 v0x55a012902ae0_0;
    %load/vec4 v0x55a012902a00_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55a0128d6870_0, 0;
    %jmp T_96.3;
T_96.2 ;
    %load/vec4 v0x55a0128d6870_0;
    %assign/vec4 v0x55a0128d6870_0, 0;
T_96.3 ;
T_96.1 ;
    %load/vec4 v0x55a0128ebe00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a0128d67d0_0, 0;
    %jmp T_96.5;
T_96.4 ;
    %load/vec4 v0x55a0128d5d50_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.6, 8;
    %load/vec4 v0x55a012902ae0_0;
    %load/vec4 v0x55a012902a00_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55a0128d67d0_0, 0;
    %jmp T_96.7;
T_96.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a0128d67d0_0, 0;
T_96.7 ;
T_96.5 ;
    %jmp T_96;
    .thread T_96;
    .scope S_0x55a0127f5cd0;
T_97 ;
    %wait E_0x55a012676340;
    %load/vec4 v0x55a0128ebe00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a0128d6530_0, 0;
    %jmp T_97.1;
T_97.0 ;
    %load/vec4 v0x55a012902de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a0128d6530_0, 0;
    %jmp T_97.3;
T_97.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a0128d6530_0, 0;
T_97.3 ;
T_97.1 ;
    %load/vec4 v0x55a012903290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a0128d60d0_0, 0;
    %jmp T_97.5;
T_97.4 ;
    %load/vec4 v0x55a0128d7330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a0128d60d0_0, 0;
    %jmp T_97.7;
T_97.6 ;
    %load/vec4 v0x55a0128d60d0_0;
    %assign/vec4 v0x55a0128d60d0_0, 0;
T_97.7 ;
T_97.5 ;
    %load/vec4 v0x55a0128d6450_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x55a0128ec570_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55a0128d6450_0, 0;
    %jmp T_97;
    .thread T_97;
    .scope S_0x55a0127f5cd0;
T_98 ;
    %wait E_0x55a012379d50;
    %load/vec4 v0x55a0129031c0_0;
    %load/vec4 v0x55a012902eb0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55a0128d6f40_0, 0;
    %load/vec4 v0x55a012903a20_0;
    %inv;
    %load/vec4 v0x55a012902de0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a0128d6530_0;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x55a0128d6fe0_0, 0;
    %load/vec4 v0x55a0128ec570_0;
    %load/vec4 v0x55a012903980_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a0128d60d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a012903290_0;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x55a0128d73f0_0, 0;
    %load/vec4 v0x55a012903a20_0;
    %assign/vec4 v0x55a01235d0a0_0, 0;
    %load/vec4 v0x55a012903980_0;
    %assign/vec4 v0x55a01235d000_0, 0;
    %load/vec4 v0x55a0128d6450_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55a0128d7330_0, 0;
    %load/vec4 v0x55a012903980_0;
    %load/vec4 v0x55a012903290_0;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x55a01235cf60_0, 0;
    %jmp T_98;
    .thread T_98, $push;
    .scope S_0x55a0127f5cd0;
T_99 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55a0128d6190_0, 0;
    %end;
    .thread T_99;
    .scope S_0x55a0127f5cd0;
T_100 ;
    %wait E_0x55a012676340;
    %load/vec4 v0x55a0128d6b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %load/vec4 v0x55a0128fa390_0;
    %assign/vec4 v0x55a0128d6190_0, 0;
    %jmp T_100.1;
T_100.0 ;
    %load/vec4 v0x55a0128d6190_0;
    %assign/vec4 v0x55a0128d6190_0, 0;
T_100.1 ;
    %jmp T_100;
    .thread T_100;
    .scope S_0x55a0127f5cd0;
T_101 ;
    %wait E_0x55a01237a860;
    %load/vec4 v0x55a0128fa2d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55a0128fa2d0_0;
    %parti/s 4, 25, 6;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x55a0128d6b50_0, 0;
    %load/vec4 v0x55a0128d6b50_0;
    %assign/vec4 v0x55a01235d140_0, 0;
    %load/vec4 v0x55a0128d6190_0;
    %assign/vec4 v0x55a0128d6bf0_0, 0;
    %jmp T_101;
    .thread T_101, $push;
    .scope S_0x55a01288bfd0;
T_102 ;
    %wait E_0x55a012676340;
    %load/vec4 v0x55a012857af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a012856820_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55a012856c60_0, 0;
    %jmp T_102.1;
T_102.0 ;
    %load/vec4 v0x55a012856ba0_0;
    %flag_set/vec4 8;
    %jmp/0 T_102.2, 8;
    %load/vec4 v0x55a012857700_0;
    %parti/s 1, 0, 2;
    %jmp/1 T_102.3, 8;
T_102.2 ; End of true expr.
    %load/vec4 v0x55a012856820_0;
    %jmp/0 T_102.3, 8;
 ; End of false expr.
    %blend;
T_102.3;
    %assign/vec4 v0x55a012856820_0, 0;
    %load/vec4 v0x55a012857f10_0;
    %assign/vec4 v0x55a012856c60_0, 0;
T_102.1 ;
    %jmp T_102;
    .thread T_102;
    .scope S_0x55a01288bfd0;
T_103 ;
    %wait E_0x55a01269e5e0;
    %load/vec4 v0x55a012857bc0_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x55a012857bc0_0;
    %parti/s 17, 0, 2;
    %pushi/vec4 65536, 0, 17;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x55a012856ba0_0, 0;
    %jmp T_103;
    .thread T_103, $push;
    .scope S_0x55a01288bfd0;
T_104 ;
    %wait E_0x55a012676340;
    %load/vec4 v0x55a012857bc0_0;
    %parti/s 8, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_104.0, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_104.1, 6;
    %load/vec4 v0x55a012857700_0;
    %assign/vec4 v0x55a0128568e0_0, 0;
    %jmp T_104.3;
T_104.0 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55a012856820_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55a0128568e0_0, 0;
    %jmp T_104.3;
T_104.1 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55a012857f10_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55a0128568e0_0, 0;
    %jmp T_104.3;
T_104.3 ;
    %pop/vec4 1;
    %jmp T_104;
    .thread T_104;
    .scope S_0x55a012922250;
T_105 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55a0129252b0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55a012925350_0, 0, 16;
    %end;
    .thread T_105;
    .scope S_0x55a012922250;
T_106 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x55a012924680_0, 0, 32;
    %store/vec4 v0x55a0129245e0_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x55a0129243b0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x55a0129229e0, P_0x55a012922ba0 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_106.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a012925cb0_0, 0, 32;
T_106.2 ;
    %load/vec4 v0x55a012925cb0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_106.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012925cb0_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x55a012925cb0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012925d50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012925cb0_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x55a012925cb0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012925d50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012925cb0_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x55a012925cb0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012925d50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012925cb0_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x55a012925cb0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012925d50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012925cb0_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x55a012925cb0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012925d50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012925cb0_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x55a012925cb0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012925d50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012925cb0_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x55a012925cb0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012925d50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012925cb0_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x55a012925cb0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012925d50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012925cb0_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x55a012925cb0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012925d50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012925cb0_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x55a012925cb0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012925d50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012925cb0_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x55a012925cb0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012925d50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012925cb0_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x55a012925cb0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012925d50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012925cb0_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x55a012925cb0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012925d50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012925cb0_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x55a012925cb0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012925d50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012925cb0_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x55a012925cb0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012925d50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012925cb0_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x55a012925cb0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012925d50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012925cb0_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x55a012925cb0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012925d50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012925cb0_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x55a012925cb0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012925d50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012925cb0_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x55a012925cb0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012925d50, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012925cb0_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x55a012925cb0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012925d50, 4, 0;
    %load/vec4 v0x55a012925cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a012925cb0_0, 0, 32;
    %jmp T_106.2;
T_106.3 ;
    %end;
    .thread T_106;
    .scope S_0x55a012922250;
T_107 ;
    %wait E_0x55a012543f60;
    %load/vec4 v0x55a012925b70_0;
    %load/vec4 v0x55a012925850_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.0, 8;
    %delay 0, 0;
    %load/vec4 v0x55a012925670_0;
    %store/vec4 v0x55a012924d10_0, 0, 8;
    %load/vec4 v0x55a012925a30_0;
    %store/vec4 v0x55a012924db0_0, 0, 16;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x55a012924b80;
    %join;
    %delay 0, 0;
T_107.0 ;
    %jmp T_107;
    .thread T_107;
    .scope S_0x55a012922250;
T_108 ;
    %wait E_0x55a01253ef90;
    %load/vec4 v0x55a012925490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %load/vec4 v0x55a012924ef0_0;
    %store/vec4 v0x55a012924a40_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55a0129248b0;
    %join;
    %load/vec4 v0x55a012924ae0_0;
    %store/vec4 v0x55a012925170_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x55a012924ef0_0;
    %store/vec4 v0x55a012924a40_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55a0129248b0;
    %join;
    %load/vec4 v0x55a012924ae0_0;
    %store/vec4 v0x55a012925210_0, 0, 16;
    %load/vec4 v0x55a012925170_0;
    %store/vec4 v0x55a0129252b0_0, 0, 16;
T_108.0 ;
    %jmp T_108;
    .thread T_108;
    .scope S_0x55a012921e80;
T_109 ;
    %wait E_0x55a01253bae0;
    %load/vec4 v0x55a012926430_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a012926a70, 0, 4;
    %jmp T_109;
    .thread T_109, $push;
    .scope S_0x55a012921030;
T_110 ;
    %wait E_0x55a0123e73e0;
    %load/vec4 v0x55a012926570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55a012926e00_0, 0;
    %jmp T_110.1;
T_110.0 ;
    %load/vec4 v0x55a012926b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.2, 8;
    %load/vec4 v0x55a012926f40_0;
    %assign/vec4 v0x55a012926e00_0, 0;
    %jmp T_110.3;
T_110.2 ;
    %load/vec4 v0x55a012926e00_0;
    %assign/vec4 v0x55a012926e00_0, 0;
T_110.3 ;
T_110.1 ;
    %load/vec4 v0x55a012926570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55a012926bb0_0, 0;
    %jmp T_110.5;
T_110.4 ;
    %load/vec4 v0x55a0129269d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.6, 8;
    %load/vec4 v0x55a012926bb0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55a012926bb0_0, 0;
    %jmp T_110.7;
T_110.6 ;
    %load/vec4 v0x55a012926bb0_0;
    %assign/vec4 v0x55a012926bb0_0, 0;
T_110.7 ;
T_110.5 ;
    %load/vec4 v0x55a012926570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a012926c50_0, 0;
    %jmp T_110.9;
T_110.8 ;
    %load/vec4 v0x55a0129269d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a012926c50_0, 0;
    %jmp T_110.11;
T_110.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a012926c50_0, 0;
T_110.11 ;
T_110.9 ;
    %jmp T_110;
    .thread T_110;
    .scope S_0x55a012921030;
T_111 ;
    %wait E_0x55a012622320;
    %load/vec4 v0x55a012926f40_0;
    %load/vec4 v0x55a012926bb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55a012926930_0, 0;
    %load/vec4 v0x55a012926e00_0;
    %load/vec4 v0x55a012926bb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55a012926890_0, 0;
    %load/vec4 v0x55a0129264d0_0;
    %load/vec4 v0x55a012926930_0;
    %inv;
    %and;
    %assign/vec4 v0x55a012926b10_0, 0;
    %load/vec4 v0x55a012926390_0;
    %load/vec4 v0x55a012926890_0;
    %inv;
    %and;
    %assign/vec4 v0x55a0129269d0_0, 0;
    %jmp T_111;
    .thread T_111, $push;
    .scope S_0x55a012921030;
T_112 ;
    %vpi_call 4 131 "$display", "--- lpDataWidth %d bit", P_0x55a012921200 {0 0 0};
    %vpi_call 4 132 "$display", "--- lpBramGenNum %d Depth", P_0x55a0129211c0 {0 0 0};
    %end;
    .thread T_112;
    .scope S_0x55a01260a0f0;
T_113 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55a0122e8680_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55a0123242e0_0, 0, 16;
    %end;
    .thread T_113;
    .scope S_0x55a01260a0f0;
T_114 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x55a01262e2b0_0, 0, 32;
    %store/vec4 v0x55a012674c20_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x55a0126cc320;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x55a01291a1b0, P_0x55a01291a370 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_114.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a012367e00_0, 0, 32;
T_114.2 ;
    %load/vec4 v0x55a012367e00_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_114.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012367e00_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x55a012367e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012367ee0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012367e00_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x55a012367e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012367ee0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012367e00_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x55a012367e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012367ee0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012367e00_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x55a012367e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012367ee0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012367e00_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x55a012367e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012367ee0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012367e00_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x55a012367e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012367ee0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012367e00_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x55a012367e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012367ee0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012367e00_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x55a012367e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012367ee0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012367e00_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x55a012367e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012367ee0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012367e00_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x55a012367e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012367ee0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012367e00_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x55a012367e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012367ee0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012367e00_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x55a012367e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012367ee0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012367e00_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x55a012367e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012367ee0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012367e00_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x55a012367e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012367ee0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012367e00_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x55a012367e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012367ee0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012367e00_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x55a012367e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012367ee0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012367e00_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x55a012367e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012367ee0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012367e00_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x55a012367e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012367ee0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012367e00_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x55a012367e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012367ee0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a012367e00_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x55a012367e00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012367ee0, 4, 0;
    %load/vec4 v0x55a012367e00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a012367e00_0, 0, 32;
    %jmp T_114.2;
T_114.3 ;
    %end;
    .thread T_114;
    .scope S_0x55a01260a0f0;
T_115 ;
    %wait E_0x55a01257da40;
    %load/vec4 v0x55a012367ca0_0;
    %load/vec4 v0x55a01233c930_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.0, 8;
    %delay 0, 0;
    %load/vec4 v0x55a0123246e0_0;
    %store/vec4 v0x55a012395a30_0, 0, 8;
    %load/vec4 v0x55a01233cb70_0;
    %store/vec4 v0x55a012395b30_0, 0, 16;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x55a012627ee0;
    %join;
    %delay 0, 0;
T_115.0 ;
    %jmp T_115;
    .thread T_115;
    .scope S_0x55a01260a0f0;
T_116 ;
    %wait E_0x55a0125155c0;
    %load/vec4 v0x55a012324480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.0, 8;
    %load/vec4 v0x55a012395d10_0;
    %store/vec4 v0x55a01261d7d0_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55a012627c80;
    %join;
    %load/vec4 v0x55a012612ca0_0;
    %store/vec4 v0x55a0122e84c0_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x55a012395d10_0;
    %store/vec4 v0x55a01261d7d0_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55a012627c80;
    %join;
    %load/vec4 v0x55a012612ca0_0;
    %store/vec4 v0x55a0122e85a0_0, 0, 16;
    %load/vec4 v0x55a0122e84c0_0;
    %store/vec4 v0x55a0122e8680_0, 0, 16;
T_116.0 ;
    %jmp T_116;
    .thread T_116;
    .scope S_0x55a012598d60;
T_117 ;
    %wait E_0x55a01282f7b0;
    %load/vec4 v0x55a012414720_0;
    %parti/s 16, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a012377890, 0, 4;
    %jmp T_117;
    .thread T_117, $push;
    .scope S_0x55a012319d80;
T_118 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55a0123cf5a0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55a0123e37c0_0, 0, 16;
    %end;
    .thread T_118;
    .scope S_0x55a012319d80;
T_119 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x55a0122d21a0_0, 0, 32;
    %store/vec4 v0x55a0122ddd20_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x55a0125aa250;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x55a01291a9c0, P_0x55a01291ab80 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_119.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a0124048e0_0, 0, 32;
T_119.2 ;
    %load/vec4 v0x55a0124048e0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_119.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0124048e0_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x55a0124048e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0124049c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0124048e0_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x55a0124048e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0124049c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0124048e0_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x55a0124048e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0124049c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0124048e0_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x55a0124048e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0124049c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0124048e0_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x55a0124048e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0124049c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0124048e0_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x55a0124048e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0124049c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0124048e0_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x55a0124048e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0124049c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0124048e0_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x55a0124048e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0124049c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0124048e0_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x55a0124048e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0124049c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0124048e0_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x55a0124048e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0124049c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0124048e0_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x55a0124048e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0124049c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0124048e0_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x55a0124048e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0124049c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0124048e0_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x55a0124048e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0124049c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0124048e0_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x55a0124048e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0124049c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0124048e0_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x55a0124048e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0124049c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0124048e0_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x55a0124048e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0124049c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0124048e0_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x55a0124048e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0124049c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0124048e0_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x55a0124048e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0124049c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0124048e0_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x55a0124048e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0124049c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0124048e0_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x55a0124048e0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0124049c0, 4, 0;
    %load/vec4 v0x55a0124048e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a0124048e0_0, 0, 32;
    %jmp T_119.2;
T_119.3 ;
    %end;
    .thread T_119;
    .scope S_0x55a012319d80;
T_120 ;
    %wait E_0x55a0123110d0;
    %load/vec4 v0x55a012404760_0;
    %load/vec4 v0x55a0123f4080_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.0, 8;
    %delay 0, 0;
    %load/vec4 v0x55a0123e3bd0_0;
    %store/vec4 v0x55a0123c34f0_0, 0, 8;
    %load/vec4 v0x55a0123f42c0_0;
    %store/vec4 v0x55a0123c35f0_0, 0, 16;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x55a0123c3310;
    %join;
    %delay 0, 0;
T_120.0 ;
    %jmp T_120;
    .thread T_120;
    .scope S_0x55a012319d80;
T_121 ;
    %wait E_0x55a01233cc50;
    %load/vec4 v0x55a0123e3940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.0, 8;
    %load/vec4 v0x55a012399450_0;
    %store/vec4 v0x55a0126d1dc0_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55a0123b46e0;
    %join;
    %load/vec4 v0x55a01228c110_0;
    %store/vec4 v0x55a0123cf3e0_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x55a012399450_0;
    %store/vec4 v0x55a0126d1dc0_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55a0123b46e0;
    %join;
    %load/vec4 v0x55a01228c110_0;
    %store/vec4 v0x55a0123cf4c0_0, 0, 16;
    %load/vec4 v0x55a0123cf3e0_0;
    %store/vec4 v0x55a0123cf5a0_0, 0, 16;
T_121.0 ;
    %jmp T_121;
    .thread T_121;
    .scope S_0x55a012309280;
T_122 ;
    %wait E_0x55a01282f7b0;
    %load/vec4 v0x55a012414720_0;
    %parti/s 16, 16, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a012377890, 0, 4;
    %jmp T_122;
    .thread T_122, $push;
    .scope S_0x55a01257ab30;
T_123 ;
    %wait E_0x55a0123e73e0;
    %load/vec4 v0x55a0124148b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55a01291ad80_0, 0;
    %jmp T_123.1;
T_123.0 ;
    %load/vec4 v0x55a012377970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.2, 8;
    %load/vec4 v0x55a01291aec0_0;
    %assign/vec4 v0x55a01291ad80_0, 0;
    %jmp T_123.3;
T_123.2 ;
    %load/vec4 v0x55a01291ad80_0;
    %assign/vec4 v0x55a01291ad80_0, 0;
T_123.3 ;
T_123.1 ;
    %load/vec4 v0x55a0124148b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55a012377a10_0, 0;
    %jmp T_123.5;
T_123.4 ;
    %load/vec4 v0x55a012377760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.6, 8;
    %load/vec4 v0x55a012377a10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55a012377a10_0, 0;
    %jmp T_123.7;
T_123.6 ;
    %load/vec4 v0x55a012377a10_0;
    %assign/vec4 v0x55a012377a10_0, 0;
T_123.7 ;
T_123.5 ;
    %load/vec4 v0x55a0124148b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a01291abd0_0, 0;
    %jmp T_123.9;
T_123.8 ;
    %load/vec4 v0x55a012377760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a01291abd0_0, 0;
    %jmp T_123.11;
T_123.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a01291abd0_0, 0;
T_123.11 ;
T_123.9 ;
    %jmp T_123;
    .thread T_123;
    .scope S_0x55a01257ab30;
T_124 ;
    %wait E_0x55a012635b10;
    %load/vec4 v0x55a01291aec0_0;
    %load/vec4 v0x55a012377a10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55a0123776a0_0, 0;
    %load/vec4 v0x55a01291ad80_0;
    %load/vec4 v0x55a012377a10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55a012419d00_0, 0;
    %load/vec4 v0x55a0124147c0_0;
    %load/vec4 v0x55a0123776a0_0;
    %inv;
    %and;
    %assign/vec4 v0x55a012377970_0, 0;
    %load/vec4 v0x55a012414680_0;
    %load/vec4 v0x55a012419d00_0;
    %inv;
    %and;
    %assign/vec4 v0x55a012377760_0, 0;
    %jmp T_124;
    .thread T_124, $push;
    .scope S_0x55a01257ab30;
T_125 ;
    %vpi_call 4 131 "$display", "--- lpDataWidth %d bit", P_0x55a01257ad20 {0 0 0};
    %vpi_call 4 132 "$display", "--- lpBramGenNum %d Depth", P_0x55a01257ace0 {0 0 0};
    %end;
    .thread T_125;
    .scope S_0x55a01291c210;
T_126 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55a01291f270_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55a01291f310_0, 0, 16;
    %end;
    .thread T_126;
    .scope S_0x55a01291c210;
T_127 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x55a01291e640_0, 0, 32;
    %store/vec4 v0x55a01291e5a0_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x55a01291e370;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x55a01291c9a0, P_0x55a01291cb60 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_127.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a01291fc70_0, 0, 32;
T_127.2 ;
    %load/vec4 v0x55a01291fc70_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_127.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01291fc70_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x55a01291fc70_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01291fd10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01291fc70_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x55a01291fc70_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01291fd10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01291fc70_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x55a01291fc70_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01291fd10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01291fc70_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x55a01291fc70_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01291fd10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01291fc70_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x55a01291fc70_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01291fd10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01291fc70_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x55a01291fc70_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01291fd10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01291fc70_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x55a01291fc70_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01291fd10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01291fc70_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x55a01291fc70_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01291fd10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01291fc70_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x55a01291fc70_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01291fd10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01291fc70_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x55a01291fc70_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01291fd10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01291fc70_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x55a01291fc70_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01291fd10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01291fc70_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x55a01291fc70_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01291fd10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01291fc70_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x55a01291fc70_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01291fd10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01291fc70_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x55a01291fc70_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01291fd10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01291fc70_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x55a01291fc70_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01291fd10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01291fc70_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x55a01291fc70_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01291fd10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01291fc70_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x55a01291fc70_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01291fd10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01291fc70_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x55a01291fc70_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01291fd10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01291fc70_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x55a01291fc70_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01291fd10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a01291fc70_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x55a01291fc70_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a01291fd10, 4, 0;
    %load/vec4 v0x55a01291fc70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a01291fc70_0, 0, 32;
    %jmp T_127.2;
T_127.3 ;
    %end;
    .thread T_127;
    .scope S_0x55a01291c210;
T_128 ;
    %wait E_0x55a0125933b0;
    %load/vec4 v0x55a01291fb30_0;
    %load/vec4 v0x55a01291f810_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.0, 8;
    %delay 0, 0;
    %load/vec4 v0x55a01291f630_0;
    %store/vec4 v0x55a01291ecd0_0, 0, 8;
    %load/vec4 v0x55a01291f9f0_0;
    %store/vec4 v0x55a01291ed70_0, 0, 16;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x55a01291eb40;
    %join;
    %delay 0, 0;
T_128.0 ;
    %jmp T_128;
    .thread T_128;
    .scope S_0x55a01291c210;
T_129 ;
    %wait E_0x55a012622360;
    %load/vec4 v0x55a01291f450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.0, 8;
    %load/vec4 v0x55a01291eeb0_0;
    %store/vec4 v0x55a01291ea00_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55a01291e870;
    %join;
    %load/vec4 v0x55a01291eaa0_0;
    %store/vec4 v0x55a01291f130_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x55a01291eeb0_0;
    %store/vec4 v0x55a01291ea00_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55a01291e870;
    %join;
    %load/vec4 v0x55a01291eaa0_0;
    %store/vec4 v0x55a01291f1d0_0, 0, 16;
    %load/vec4 v0x55a01291f130_0;
    %store/vec4 v0x55a01291f270_0, 0, 16;
T_129.0 ;
    %jmp T_129;
    .thread T_129;
    .scope S_0x55a01291be40;
T_130 ;
    %wait E_0x55a012621b50;
    %load/vec4 v0x55a0129203f0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a012920ac0, 0, 4;
    %jmp T_130;
    .thread T_130, $push;
    .scope S_0x55a01291af60;
T_131 ;
    %wait E_0x55a0123e73e0;
    %load/vec4 v0x55a012920530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55a012920e50_0, 0;
    %jmp T_131.1;
T_131.0 ;
    %load/vec4 v0x55a012920b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.2, 8;
    %load/vec4 v0x55a012920f90_0;
    %assign/vec4 v0x55a012920e50_0, 0;
    %jmp T_131.3;
T_131.2 ;
    %load/vec4 v0x55a012920e50_0;
    %assign/vec4 v0x55a012920e50_0, 0;
T_131.3 ;
T_131.1 ;
    %load/vec4 v0x55a012920530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55a012920c00_0, 0;
    %jmp T_131.5;
T_131.4 ;
    %load/vec4 v0x55a012920a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.6, 8;
    %load/vec4 v0x55a012920c00_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55a012920c00_0, 0;
    %jmp T_131.7;
T_131.6 ;
    %load/vec4 v0x55a012920c00_0;
    %assign/vec4 v0x55a012920c00_0, 0;
T_131.7 ;
T_131.5 ;
    %load/vec4 v0x55a012920530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a012920ca0_0, 0;
    %jmp T_131.9;
T_131.8 ;
    %load/vec4 v0x55a012920a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a012920ca0_0, 0;
    %jmp T_131.11;
T_131.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a012920ca0_0, 0;
T_131.11 ;
T_131.9 ;
    %jmp T_131;
    .thread T_131;
    .scope S_0x55a01291af60;
T_132 ;
    %wait E_0x55a01259b900;
    %load/vec4 v0x55a012920f90_0;
    %load/vec4 v0x55a012920c00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55a012920980_0, 0;
    %load/vec4 v0x55a012920e50_0;
    %load/vec4 v0x55a012920c00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55a0129208e0_0, 0;
    %load/vec4 v0x55a012920490_0;
    %load/vec4 v0x55a012920980_0;
    %inv;
    %and;
    %assign/vec4 v0x55a012920b60_0, 0;
    %load/vec4 v0x55a012920350_0;
    %load/vec4 v0x55a0129208e0_0;
    %inv;
    %and;
    %assign/vec4 v0x55a012920a20_0, 0;
    %jmp T_132;
    .thread T_132, $push;
    .scope S_0x55a01291af60;
T_133 ;
    %vpi_call 4 131 "$display", "--- lpDataWidth %d bit", P_0x55a01291b130 {0 0 0};
    %vpi_call 4 132 "$display", "--- lpBramGenNum %d Depth", P_0x55a01291b0f0 {0 0 0};
    %end;
    .thread T_133;
    .scope S_0x55a012843c90;
T_134 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55a01281ad20_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55a01281ae00_0, 0, 16;
    %end;
    .thread T_134;
    .scope S_0x55a012843c90;
T_135 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x55a0127f3db0_0, 0, 32;
    %store/vec4 v0x55a012802450_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x55a0128440b0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x55a012919190, P_0x55a012919350 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_135.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a0124231a0_0, 0, 32;
T_135.2 ;
    %load/vec4 v0x55a0124231a0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_135.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0124231a0_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x55a0124231a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012423280, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0124231a0_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x55a0124231a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012423280, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0124231a0_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x55a0124231a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012423280, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0124231a0_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x55a0124231a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012423280, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0124231a0_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x55a0124231a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012423280, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0124231a0_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x55a0124231a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012423280, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0124231a0_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x55a0124231a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012423280, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0124231a0_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x55a0124231a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012423280, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0124231a0_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x55a0124231a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012423280, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0124231a0_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x55a0124231a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012423280, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0124231a0_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x55a0124231a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012423280, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0124231a0_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x55a0124231a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012423280, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0124231a0_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x55a0124231a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012423280, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0124231a0_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x55a0124231a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012423280, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0124231a0_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x55a0124231a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012423280, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0124231a0_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x55a0124231a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012423280, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0124231a0_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x55a0124231a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012423280, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0124231a0_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x55a0124231a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012423280, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0124231a0_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x55a0124231a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012423280, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0124231a0_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x55a0124231a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a012423280, 4, 0;
    %load/vec4 v0x55a0124231a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a0124231a0_0, 0, 32;
    %jmp T_135.2;
T_135.3 ;
    %end;
    .thread T_135;
    .scope S_0x55a012843c90;
T_136 ;
    %wait E_0x55a01262f270;
    %load/vec4 v0x55a012423040_0;
    %load/vec4 v0x55a01241f630_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_136.0, 8;
    %delay 0, 0;
    %load/vec4 v0x55a012361390_0;
    %store/vec4 v0x55a0127eca50_0, 0, 8;
    %load/vec4 v0x55a01241f870_0;
    %store/vec4 v0x55a0127ecb50_0, 0, 16;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x55a0127f29d0;
    %join;
    %delay 0, 0;
T_136.0 ;
    %jmp T_136;
    .thread T_136;
    .scope S_0x55a012843c90;
T_137 ;
    %wait E_0x55a0128068a0;
    %load/vec4 v0x55a012361130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.0, 8;
    %load/vec4 v0x55a012900870_0;
    %store/vec4 v0x55a0127e0e10_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55a0127f39c0;
    %join;
    %load/vec4 v0x55a0127e0ef0_0;
    %store/vec4 v0x55a012778980_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x55a012900870_0;
    %store/vec4 v0x55a0127e0e10_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55a0127f39c0;
    %join;
    %load/vec4 v0x55a0127e0ef0_0;
    %store/vec4 v0x55a012778a60_0, 0, 16;
    %load/vec4 v0x55a012778980_0;
    %store/vec4 v0x55a01281ad20_0, 0, 16;
T_137.0 ;
    %jmp T_137;
    .thread T_137;
    .scope S_0x55a0128434b0;
T_138 ;
    %wait E_0x55a01282f7b0;
    %load/vec4 v0x55a012586870_0;
    %parti/s 16, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a012554a40, 0, 4;
    %jmp T_138;
    .thread T_138, $push;
    .scope S_0x55a0127f35a0;
T_139 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55a01250e780_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55a01250e860_0, 0, 16;
    %end;
    .thread T_139;
    .scope S_0x55a0127f35a0;
T_140 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x55a0124dd3b0_0, 0, 32;
    %store/vec4 v0x55a0124e6f30_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x55a01251a940;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x55a0129199a0, P_0x55a012919b60 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_140.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a0125a3d50_0, 0, 32;
T_140.2 ;
    %load/vec4 v0x55a0125a3d50_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_140.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0125a3d50_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x55a0125a3d50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0125a3e30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0125a3d50_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x55a0125a3d50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0125a3e30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0125a3d50_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x55a0125a3d50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0125a3e30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0125a3d50_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x55a0125a3d50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0125a3e30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0125a3d50_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x55a0125a3d50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0125a3e30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0125a3d50_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x55a0125a3d50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0125a3e30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0125a3d50_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x55a0125a3d50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0125a3e30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0125a3d50_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x55a0125a3d50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0125a3e30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0125a3d50_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x55a0125a3d50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0125a3e30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0125a3d50_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x55a0125a3d50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0125a3e30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0125a3d50_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x55a0125a3d50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0125a3e30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0125a3d50_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x55a0125a3d50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0125a3e30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0125a3d50_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x55a0125a3d50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0125a3e30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0125a3d50_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x55a0125a3d50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0125a3e30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0125a3d50_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x55a0125a3d50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0125a3e30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0125a3d50_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x55a0125a3d50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0125a3e30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0125a3d50_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x55a0125a3d50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0125a3e30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0125a3d50_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x55a0125a3d50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0125a3e30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0125a3d50_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x55a0125a3d50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0125a3e30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x55a0125a3d50_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x55a0125a3d50_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55a0125a3e30, 4, 0;
    %load/vec4 v0x55a0125a3d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a0125a3d50_0, 0, 32;
    %jmp T_140.2;
T_140.3 ;
    %end;
    .thread T_140;
    .scope S_0x55a0127f35a0;
T_141 ;
    %wait E_0x55a012778b00;
    %load/vec4 v0x55a0125a3bd0_0;
    %load/vec4 v0x55a012520f60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.0, 8;
    %delay 0, 0;
    %load/vec4 v0x55a012518340_0;
    %store/vec4 v0x55a0124e9860_0, 0, 8;
    %load/vec4 v0x55a0125211a0_0;
    %store/vec4 v0x55a012512590_0, 0, 16;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x55a0125153a0;
    %join;
    %delay 0, 0;
T_141.0 ;
    %jmp T_141;
    .thread T_141;
    .scope S_0x55a0127f35a0;
T_142 ;
    %wait E_0x55a01281aee0;
    %load/vec4 v0x55a0125180b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.0, 8;
    %load/vec4 v0x55a0125127a0_0;
    %store/vec4 v0x55a0124e14b0_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55a012515140;
    %join;
    %load/vec4 v0x55a0124e4060_0;
    %store/vec4 v0x55a01250e5c0_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x55a0125127a0_0;
    %store/vec4 v0x55a0124e14b0_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x55a012515140;
    %join;
    %load/vec4 v0x55a0124e4060_0;
    %store/vec4 v0x55a01250e6a0_0, 0, 16;
    %load/vec4 v0x55a01250e5c0_0;
    %store/vec4 v0x55a01250e780_0, 0, 16;
T_142.0 ;
    %jmp T_142;
    .thread T_142;
    .scope S_0x55a0127f2dc0;
T_143 ;
    %wait E_0x55a01282f7b0;
    %load/vec4 v0x55a012586870_0;
    %parti/s 16, 16, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a012554a40, 0, 4;
    %jmp T_143;
    .thread T_143, $push;
    .scope S_0x55a012890980;
T_144 ;
    %wait E_0x55a0123e73e0;
    %load/vec4 v0x55a01258f600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55a0125391b0_0, 0;
    %jmp T_144.1;
T_144.0 ;
    %load/vec4 v0x55a012554b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.2, 8;
    %load/vec4 v0x55a012539350_0;
    %assign/vec4 v0x55a0125391b0_0, 0;
    %jmp T_144.3;
T_144.2 ;
    %load/vec4 v0x55a0125391b0_0;
    %assign/vec4 v0x55a0125391b0_0, 0;
T_144.3 ;
T_144.1 ;
    %load/vec4 v0x55a01258f600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55a012554bc0_0, 0;
    %jmp T_144.5;
T_144.4 ;
    %load/vec4 v0x55a0125549a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.6, 8;
    %load/vec4 v0x55a012554bc0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55a012554bc0_0, 0;
    %jmp T_144.7;
T_144.6 ;
    %load/vec4 v0x55a012554bc0_0;
    %assign/vec4 v0x55a012554bc0_0, 0;
T_144.7 ;
T_144.5 ;
    %load/vec4 v0x55a01258f600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a012554c80_0, 0;
    %jmp T_144.9;
T_144.8 ;
    %load/vec4 v0x55a0125549a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a012554c80_0, 0;
    %jmp T_144.11;
T_144.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a012554c80_0, 0;
T_144.11 ;
T_144.9 ;
    %jmp T_144;
    .thread T_144;
    .scope S_0x55a012890980;
T_145 ;
    %wait E_0x55a0126419b0;
    %load/vec4 v0x55a012539350_0;
    %load/vec4 v0x55a012554bc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55a0125548e0_0, 0;
    %load/vec4 v0x55a0125391b0_0;
    %load/vec4 v0x55a012554bc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55a01258fa10_0, 0;
    %load/vec4 v0x55a012586930_0;
    %load/vec4 v0x55a0125548e0_0;
    %inv;
    %and;
    %assign/vec4 v0x55a012554b20_0, 0;
    %load/vec4 v0x55a0125867d0_0;
    %load/vec4 v0x55a01258fa10_0;
    %inv;
    %and;
    %assign/vec4 v0x55a0125549a0_0, 0;
    %jmp T_145;
    .thread T_145, $push;
    .scope S_0x55a012890980;
T_146 ;
    %vpi_call 4 131 "$display", "--- lpDataWidth %d bit", P_0x55a012890d40 {0 0 0};
    %vpi_call 4 132 "$display", "--- lpBramGenNum %d Depth", P_0x55a012890d00 {0 0 0};
    %end;
    .thread T_146;
    .scope S_0x55a012890600;
T_147 ;
    %wait E_0x55a012856270;
    %load/vec4 v0x55a0129284e0_0;
    %inv;
    %assign/vec4 v0x55a0129281c0_0, 0;
    %jmp T_147;
    .thread T_147, $push;
    .scope S_0x55a012890600;
T_148 ;
    %wait E_0x55a0123908c0;
    %load/vec4 v0x55a012927a70_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55a012927a70_0;
    %parti/s 1, 30, 6;
    %and;
    %assign/vec4 v0x55a012928120_0, 0;
    %load/vec4 v0x55a0129283a0_0;
    %inv;
    %assign/vec4 v0x55a012928080_0, 0;
    %jmp T_148;
    .thread T_148, $push;
    .scope S_0x55a0128fac60;
T_149 ;
    %wait E_0x55a012676340;
    %load/vec4 v0x55a0127ecd30_0;
    %assign/vec4 v0x55a012866380_0, 0;
    %load/vec4 v0x55a0127e5c80_0;
    %assign/vec4 v0x55a0128583c0_0, 0;
    %load/vec4 v0x55a0127e6360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_149.0, 8;
    %load/vec4 v0x55a0127e5f80_0;
    %inv;
    %assign/vec4 v0x55a012866030_0, 0;
    %load/vec4 v0x55a0127e5f80_0;
    %assign/vec4 v0x55a012858300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a012865f70_0, 0;
    %jmp T_149.1;
T_149.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a012866030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a012858300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a012865f70_0, 0;
T_149.1 ;
    %load/vec4 v0x55a012858300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_149.2, 8;
    %load/vec4 v0x55a0127e5ba0_0;
    %assign/vec4 v0x55a012865b50_0, 0;
    %jmp T_149.3;
T_149.2 ;
    %load/vec4 v0x55a012865b50_0;
    %assign/vec4 v0x55a012865b50_0, 0;
T_149.3 ;
    %load/vec4 v0x55a0127e6020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_149.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a012865c30_0, 0;
    %jmp T_149.5;
T_149.4 ;
    %load/vec4 v0x55a012858300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_149.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a012865c30_0, 0;
    %jmp T_149.7;
T_149.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a012865c30_0, 0;
T_149.7 ;
T_149.5 ;
    %jmp T_149;
    .thread T_149;
    .scope S_0x55a0128fa970;
T_150 ;
    %wait E_0x55a012688f90;
    %load/vec4 v0x55a0129298e0_0;
    %assign/vec4 v0x55a0129295c0_0, 0;
    %load/vec4 v0x55a012929700_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55a0129293e0_0, 0;
    %load/vec4 v0x55a012929700_0;
    %parti/s 1, 30, 6;
    %assign/vec4 v0x55a012929520_0, 0;
    %load/vec4 v0x55a012929700_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v0x55a012929480_0, 0;
    %jmp T_150;
    .thread T_150, $push;
    .scope S_0x55a0127f5b40;
T_151 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a01292d720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a01292d7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a01292dfb0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a01292cea0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a01292ce00_0, 0, 32;
    %end;
    .thread T_151;
    .scope S_0x55a0127f5b40;
T_152 ;
    %delay 1000, 0;
    %load/vec4 v0x55a01292d720_0;
    %inv;
    %store/vec4 v0x55a01292d720_0, 0, 1;
    %jmp T_152;
    .thread T_152;
    .scope S_0x55a0127f5b40;
T_153 ;
    %vpi_call 2 153 "$display", "--- lpRamAdrsWidth %d bit", P_0x55a012914fc0 {0 0 0};
    %vpi_call 2 154 "$display", "--- lpUfiBlockConnectNum %d bit", P_0x55a012915140 {0 0 0};
    %end;
    .thread T_153;
    .scope S_0x55a0127f5b40;
T_154 ;
    %wait E_0x55a012676340;
    %load/vec4 v0x55a01292c410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.0, 8;
    %load/vec4 v0x55a01292df10_0;
    %load/vec4 v0x55a01292cfd0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a01292c550, 0, 4;
    %jmp T_154.1;
T_154.0 ;
    %load/vec4 v0x55a01292cfd0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55a01292c550, 4;
    %load/vec4 v0x55a01292cfd0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a01292c550, 0, 4;
T_154.1 ;
    %jmp T_154;
    .thread T_154;
    .scope S_0x55a0127f5b40;
T_155 ;
    %wait E_0x55a012379330;
    %load/vec4 v0x55a01292cfd0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55a01292c550, 4;
    %assign/vec4 v0x55a01292c4b0_0, 0;
    %load/vec4 v0x55a01292d110_0;
    %inv;
    %load/vec4 v0x55a01292d070_0;
    %inv;
    %and;
    %assign/vec4 v0x55a01292c410_0, 0;
    %jmp T_155;
    .thread T_155, $push;
    .scope S_0x55a0127f5b40;
T_156 ;
    %vpi_call 2 336 "$dumpfile", "UFIB_tb.vcd" {0 0 0};
    %vpi_call 2 337 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55a0127f5b40 {0 0 0};
    %vpi_call 2 338 "$display", " ----- SIM_END !!" {0 0 0};
    %fork TD_UFIB_tb.reset_init, S_0x55a01292ba60;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a01292be20_0, 0, 32;
    %pushi/vec4 1073938432, 0, 32;
    %store/vec4 v0x55a01292bd80_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x55a01292bbf0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a01292b9c0_0, 0, 1;
    %fork TD_UFIB_tb.mcb_flash_run, S_0x55a01292b790;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55a01292c0f0_0, 0, 32;
    %pushi/vec4 327692, 0, 32;
    %store/vec4 v0x55a01292c050_0, 0, 32;
    %fork TD_UFIB_tb.wait_flag, S_0x55a01292bec0;
    %join;
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a01292b9c0_0, 0, 1;
    %fork TD_UFIB_tb.mcb_flash_run, S_0x55a01292b790;
    %join;
    %delay 2000000, 0;
    %vpi_call 2 346 "$display", " ----- SIM_END !!" {0 0 0};
    %vpi_call 2 347 "$finish" {0 0 0};
    %end;
    .thread T_156;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "UFIB_tb.v";
    "../../MicroControllerBlock/MicroControllerBlock.v";
    "../../common/fifo/SyncFifoController.v";
    "../../common/fifo/TrionSDPBRAM.v";
    "/tools/efinity/2023.1/sim_models/verilog/efx_ram_5k.v";
    "../../MicroControllerBlock/MicroControllerCsr.v";
    "../../RAMBlock/RAMBlock.v";
    "../../RAMBlock/RAMIfPortUnit.v";
    "../../RAMBlock/RAMCsr.v";
    "../../RAMBlock/RamReadWriteArbiter.v";
    "../UFIB.v";
