INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/acc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_acc
INFO: [VRFC 10-311] analyzing module acc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module block_alu_acc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/control_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_block
INFO: [VRFC 10-311] analyzing module ring_counter_clk12_n
INFO: [VRFC 10-311] analyzing module instr_decoder
INFO: [VRFC 10-311] analyzing module control_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/imports/new/exam01_combinational_Logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and2_gate
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-311] analyzing module half_adder_dataflow
INFO: [VRFC 10-311] analyzing module half_adder_4bit
INFO: [VRFC 10-311] analyzing module half_adder_N_bit
INFO: [VRFC 10-311] analyzing module half_adder_behaviaral
INFO: [VRFC 10-311] analyzing module full_adder_structure
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module full_4bit_s
INFO: [VRFC 10-311] analyzing module full_4bit
INFO: [VRFC 10-311] analyzing module fadd_sub_4bit_s
INFO: [VRFC 10-311] analyzing module fadd_sub_4bit_d
INFO: [VRFC 10-311] analyzing module comparator_s
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module decoder_2_4_b
INFO: [VRFC 10-311] analyzing module decoder_2_4_d
INFO: [VRFC 10-311] analyzing module decoder_2_4_en_d
INFO: [VRFC 10-311] analyzing module decoder_2_4_en_b
INFO: [VRFC 10-311] analyzing module decoder_2_4_en_b2
INFO: [VRFC 10-311] analyzing module decoder_3_8
INFO: [VRFC 10-311] analyzing module decoder_7seg
INFO: [VRFC 10-311] analyzing module fnd_test_top
INFO: [VRFC 10-311] analyzing module encoder_4_2
INFO: [VRFC 10-311] analyzing module mux_2_1_s
INFO: [VRFC 10-311] analyzing module mux_2_1_d
INFO: [VRFC 10-311] analyzing module mux_4_1_d
INFO: [VRFC 10-311] analyzing module mux_8_1_d
INFO: [VRFC 10-311] analyzing module demux_1_4
INFO: [VRFC 10-311] analyzing module mux_test_top
INFO: [VRFC 10-311] analyzing module bin_to_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/imports/new/exam02_sequential_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SR_latch
INFO: [VRFC 10-311] analyzing module Gated_SR_latch
INFO: [VRFC 10-311] analyzing module Gated_D_latch
INFO: [VRFC 10-311] analyzing module D_flip_flop_n
INFO: [VRFC 10-311] analyzing module D_flip_flop_p
INFO: [VRFC 10-311] analyzing module t_flip_flop_n
INFO: [VRFC 10-311] analyzing module t_flip_flop_p
INFO: [VRFC 10-311] analyzing module up_counter_async
INFO: [VRFC 10-311] analyzing module down_counter_async
INFO: [VRFC 10-311] analyzing module up_counter_sync
INFO: [VRFC 10-311] analyzing module down_counter_sync
INFO: [VRFC 10-311] analyzing module up_down_counter_sync
INFO: [VRFC 10-311] analyzing module up_counter_sync_BCD
INFO: [VRFC 10-311] analyzing module up_down_counter_sync_BCD
INFO: [VRFC 10-311] analyzing module ring_count_fnd
INFO: [VRFC 10-311] analyzing module up_down_counter_Nbit
INFO: [VRFC 10-311] analyzing module edge_detector_n
INFO: [VRFC 10-311] analyzing module edge_detector_p
INFO: [VRFC 10-311] analyzing module shift_register_SISO_b_n
INFO: [VRFC 10-311] analyzing module shift_register_PISO
INFO: [VRFC 10-311] analyzing module shift_register_SIPO_s
INFO: [VRFC 10-311] analyzing module shift_register_SIPO_h
INFO: [VRFC 10-311] analyzing module shift_register_PIPO
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-311] analyzing module sram_8bit_1024
INFO: [VRFC 10-311] analyzing module register_Nbit_p
INFO: [VRFC 10-311] analyzing module register_Nbit_p_alltime
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol mdr_inen, assumed default net type wire [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/processor.v:43]
ERROR: [VRFC 10-2651] assignment sub expression is allowed only in SystemVerilog mode [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/processor.v:122]
ERROR: [VRFC 10-1280] procedural assignment to a non-register key_value is not permitted, left-hand side should be reg/integer/time/genvar [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/processor.v:122]
ERROR: [VRFC 10-2651] assignment sub expression is allowed only in SystemVerilog mode [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/processor.v:123]
ERROR: [VRFC 10-1280] procedural assignment to a non-register key_value is not permitted, left-hand side should be reg/integer/time/genvar [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/processor.v:123]
ERROR: [VRFC 10-2865] module 'processor' ignored due to previous errors [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/new/processor.v:23]
