/****************************************************************************************************
 *                          ! THIS FILE WAS AUTO-GENERATED BY TMRG TOOL !                           *
 *                                   ! DO NOT EDIT IT MANUALLY !                                    *
 *                                                                                                  *
 * file    : ./output/bus_compTMR.v                                                                 *
 *                                                                                                  *
 * user    : lucas                                                                                  *
 * host    : DESKTOP-BFDSFP2                                                                        *
 * date    : 03/04/2022 20:08:31                                                                    *
 *                                                                                                  *
 * workdir : /mnt/c/Users/Lucas/Desktop/mopshub_triplication/triplicated/mopshub_top_canakari_ftrim/hdl *
 * cmd     : /mnt/c/Users/Lucas/Desktop/mopshub_triplication/tmrg-master/bin/tmrg -vv -c tmrg.cfg   *
 * tmrg rev:                                                                                        *
 *                                                                                                  *
 * src file: bus_comp.v                                                                             *
 *           Git SHA           : File not in git repository!                                        *
 *           Modification time : 2022-03-28 18:33:03                                                *
 *           File Size         : 533                                                                *
 *           MD5 hash          : 160baaadef62680c3030addf1c83262d                                   *
 *                                                                                                  *
 ****************************************************************************************************/

module bus_compTMR(
  input wire [4:0] can_rec_selectA ,
  input wire [4:0] can_rec_selectB ,
  input wire [4:0] can_rec_selectC ,
  input wire [4:0] can_tra_selectA ,
  input wire [4:0] can_tra_selectB ,
  input wire [4:0] can_tra_selectC ,
  output wire  bus_matchA ,
  output wire  bus_matchB ,
  output wire  bus_matchC 
);
reg  bus_match_regA ;
reg  bus_match_regB ;
reg  bus_match_regC ;
assign bus_matchA =  bus_match_regA;
assign bus_matchB =  bus_match_regB;
assign bus_matchC =  bus_match_regC;

always @( * )
  begin
    if (can_rec_selectA==can_tra_selectA)
      bus_match_regA <= 1'b1;
    else
      bus_match_regA <= 1'b0;
  end

always @( * )
  begin
    if (can_rec_selectB==can_tra_selectB)
      bus_match_regB <= 1'b1;
    else
      bus_match_regB <= 1'b0;
  end

always @( * )
  begin
    if (can_rec_selectC==can_tra_selectC)
      bus_match_regC <= 1'b1;
    else
      bus_match_regC <= 1'b0;
  end
endmodule

