To implement 8:3 Encoder in Verilog.
