design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
design_1_rst_ps7_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
dac_lite_v1_0_S00_AXI.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/a7f0/hdl/dac_lite_v1_0_S00_AXI.v,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
DAC_wrapper.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ipshared/a7f0/src/DAC_wrapper.sv,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
fifo.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ipshared/a7f0/src/fifo.sv,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
spi.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ipshared/a7f0/src/spi.sv,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
dac_lite_v1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/a7f0/hdl/dac_lite_v1_0.v,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
design_1_dac_lite_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_dac_lite_0_0/sim/design_1_dac_lite_0_0.v,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
design_1_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
design_1_ila_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.v,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
design_1_ila_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_ila_1_0/sim/design_1_ila_1_0.v,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
ila_adc.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/sim/ila_adc.v,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
adc_lite_v1_0_S00_AXI.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/4ca3/hdl/adc_lite_v1_0_S00_AXI.v,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
adc_lite_v1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/4ca3/hdl/adc_lite_v1_0.v,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
comm_sys.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ipshared/4ca3/src/comm_sys.sv,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
core_spi.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ipshared/4ca3/src/core_spi.sv,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
data_analyzer.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ipshared/4ca3/src/data_analyzer.sv,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
fifo_rx.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ipshared/4ca3/src/fifo_rx.sv,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
median_filter.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ipshared/4ca3/src/median_filter.sv,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
sck_gen.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ipshared/4ca3/src/sck_gen.sv,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
temp_wrapper.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ipshared/4ca3/src/temp_wrapper.sv,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
design_1_adc_lite_0_2.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_adc_lite_0_2/sim/design_1_adc_lite_0_2.v,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
design_1_ila_2_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_ila_2_0/sim/design_1_ila_2_0.v,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/570d/hdl"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/e2ba/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/a29c/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/ae90/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ipshared/0e59/hdl/verilog"incdir="../../../../AXI_COLIB.gen/sources_1/bd/design_1/ip/design_1_adc_lite_0_2/src/ila_adc_1/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
