Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 58a0bec6463c41189ee6fb44e3eb8dbb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ccd_drive_tb_behav xil_defaultlib.ccd_drive_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Arm/item/robei/ccd_adc/ccd_adc.srcs/sources_1/new/ccd_drive.v" Line 1. Module ccd_dirve doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ccd_dirve
Compiling module xil_defaultlib.ccd_drive_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ccd_drive_tb_behav
