# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../test_ram.srcs/sim_1/new/testsram.vhd" \

# Do not sort compile order
nosort
