library ieee; 
use ieee.std_logic_1164.all; 
use ieee.numeric_std.all;

entity shift_div is
	port (
		a: in STD_LOGIC_VECTOR(7 DOWNTO 0);
		a_shl,a_shr,a_ror: out STD_LOGIC_VECTOR(7 downto 0)
	);
end;


architecture shift_div_impl of shift_div is

begin


	
end shift_div_impl;


	
