Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Dec 11 19:31:20 2020
| Host         : DESKTOP-846LKI4 running 64-bit major release  (build 9200)
| Command      : report_timing -nworst 10 -file ./timing.rpt
| Design       : NEXYS4_WRAPPER
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             6.382ns  (required time - arrival time)
  Source:                 UUT/FLASH_COUNT_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/RIGHT_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by CLK_I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_I rise@10.000ns - CLK_I rise@0.000ns)
  Data Path Delay:        3.656ns  (logic 1.058ns (28.942%)  route 2.598ns (71.058%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 14.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_I rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.319     4.251    UUT/CLK_I_IBUF_BUFG
    SLICE_X84Y85         FDCE                                         r  UUT/FLASH_COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y85         FDCE (Prop_fdce_C_Q)         0.393     4.644 r  UUT/FLASH_COUNT_reg[4]/Q
                         net (fo=4, routed)           0.629     5.273    UUT/FLASH_COUNT[4]
    SLICE_X86Y85         LUT4 (Prop_lut4_I2_O)        0.097     5.370 r  UUT/FLASH_COUNT[11]_i_6/O
                         net (fo=2, routed)           0.453     5.823    UUT/FLASH_COUNT[11]_i_6_n_0
    SLICE_X86Y86         LUT5 (Prop_lut5_I3_O)        0.097     5.920 r  UUT/TURN_R_i_2/O
                         net (fo=14, routed)          0.628     6.548    UUT/FLASH
    SLICE_X86Y87         LUT6 (Prop_lut6_I1_O)        0.097     6.645 r  UUT/RIGHT0_carry_i_3/O
                         net (fo=1, routed)           0.415     7.060    UUT/RIGHT0_carry_i_3_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     7.434 r  UUT/RIGHT0_carry/CO[3]
                         net (fo=2, routed)           0.472     7.906    UUT/RIGHT0_carry_n_0
    SLICE_X87Y87         FDCE                                         r  UUT/RIGHT_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_I rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.222    14.000    UUT/CLK_I_IBUF_BUFG
    SLICE_X87Y87         FDCE                                         r  UUT/RIGHT_reg_lopt_replica/C
                         clock pessimism              0.214    14.214    
                         clock uncertainty           -0.035    14.178    
    SLICE_X87Y87         FDCE (Setup_fdce_C_D)        0.110    14.288    UUT/RIGHT_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.288    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                  6.382    

Slack (MET) :             6.382ns  (required time - arrival time)
  Source:                 UUT/FLASH_COUNT_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/RIGHT_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by CLK_I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_I rise@10.000ns - CLK_I rise@0.000ns)
  Data Path Delay:        3.656ns  (logic 1.058ns (28.942%)  route 2.598ns (71.058%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 14.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_I rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.319     4.251    UUT/CLK_I_IBUF_BUFG
    SLICE_X84Y85         FDCE                                         r  UUT/FLASH_COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y85         FDCE (Prop_fdce_C_Q)         0.393     4.644 f  UUT/FLASH_COUNT_reg[4]/Q
                         net (fo=4, routed)           0.629     5.273    UUT/FLASH_COUNT[4]
    SLICE_X86Y85         LUT4 (Prop_lut4_I2_O)        0.097     5.370 f  UUT/FLASH_COUNT[11]_i_6/O
                         net (fo=2, routed)           0.453     5.823    UUT/FLASH_COUNT[11]_i_6_n_0
    SLICE_X86Y86         LUT5 (Prop_lut5_I3_O)        0.097     5.920 f  UUT/TURN_R_i_2/O
                         net (fo=14, routed)          0.628     6.548    UUT/FLASH
    SLICE_X86Y87         LUT6 (Prop_lut6_I1_O)        0.097     6.645 r  UUT/RIGHT0_carry_i_3/O
                         net (fo=1, routed)           0.415     7.060    UUT/RIGHT0_carry_i_3_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     7.434 r  UUT/RIGHT0_carry/CO[3]
                         net (fo=2, routed)           0.472     7.906    UUT/RIGHT0_carry_n_0
    SLICE_X87Y87         FDCE                                         r  UUT/RIGHT_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_I rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.222    14.000    UUT/CLK_I_IBUF_BUFG
    SLICE_X87Y87         FDCE                                         r  UUT/RIGHT_reg_lopt_replica/C
                         clock pessimism              0.214    14.214    
                         clock uncertainty           -0.035    14.178    
    SLICE_X87Y87         FDCE (Setup_fdce_C_D)        0.110    14.288    UUT/RIGHT_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.288    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                  6.382    

Slack (MET) :             6.382ns  (required time - arrival time)
  Source:                 UUT/FLASH_COUNT_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/RIGHT_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by CLK_I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_I rise@10.000ns - CLK_I rise@0.000ns)
  Data Path Delay:        3.656ns  (logic 1.058ns (28.942%)  route 2.598ns (71.058%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 14.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_I rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.319     4.251    UUT/CLK_I_IBUF_BUFG
    SLICE_X84Y85         FDCE                                         r  UUT/FLASH_COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y85         FDCE (Prop_fdce_C_Q)         0.393     4.644 r  UUT/FLASH_COUNT_reg[4]/Q
                         net (fo=4, routed)           0.629     5.273    UUT/FLASH_COUNT[4]
    SLICE_X86Y85         LUT4 (Prop_lut4_I2_O)        0.097     5.370 r  UUT/FLASH_COUNT[11]_i_6/O
                         net (fo=2, routed)           0.453     5.823    UUT/FLASH_COUNT[11]_i_6_n_0
    SLICE_X86Y86         LUT5 (Prop_lut5_I3_O)        0.097     5.920 r  UUT/TURN_R_i_2/O
                         net (fo=14, routed)          0.628     6.548    UUT/FLASH
    SLICE_X86Y87         LUT6 (Prop_lut6_I1_O)        0.097     6.645 f  UUT/RIGHT0_carry_i_3/O
                         net (fo=1, routed)           0.415     7.060    UUT/RIGHT0_carry_i_3_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     7.434 r  UUT/RIGHT0_carry/CO[3]
                         net (fo=2, routed)           0.472     7.906    UUT/RIGHT0_carry_n_0
    SLICE_X87Y87         FDCE                                         r  UUT/RIGHT_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_I rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.222    14.000    UUT/CLK_I_IBUF_BUFG
    SLICE_X87Y87         FDCE                                         r  UUT/RIGHT_reg_lopt_replica/C
                         clock pessimism              0.214    14.214    
                         clock uncertainty           -0.035    14.178    
    SLICE_X87Y87         FDCE (Setup_fdce_C_D)        0.110    14.288    UUT/RIGHT_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.288    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                  6.382    

Slack (MET) :             6.382ns  (required time - arrival time)
  Source:                 UUT/FLASH_COUNT_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/RIGHT_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by CLK_I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_I rise@10.000ns - CLK_I rise@0.000ns)
  Data Path Delay:        3.656ns  (logic 1.058ns (28.942%)  route 2.598ns (71.058%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 14.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_I rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.319     4.251    UUT/CLK_I_IBUF_BUFG
    SLICE_X84Y85         FDCE                                         r  UUT/FLASH_COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y85         FDCE (Prop_fdce_C_Q)         0.393     4.644 f  UUT/FLASH_COUNT_reg[4]/Q
                         net (fo=4, routed)           0.629     5.273    UUT/FLASH_COUNT[4]
    SLICE_X86Y85         LUT4 (Prop_lut4_I2_O)        0.097     5.370 f  UUT/FLASH_COUNT[11]_i_6/O
                         net (fo=2, routed)           0.453     5.823    UUT/FLASH_COUNT[11]_i_6_n_0
    SLICE_X86Y86         LUT5 (Prop_lut5_I3_O)        0.097     5.920 f  UUT/TURN_R_i_2/O
                         net (fo=14, routed)          0.628     6.548    UUT/FLASH
    SLICE_X86Y87         LUT6 (Prop_lut6_I1_O)        0.097     6.645 f  UUT/RIGHT0_carry_i_3/O
                         net (fo=1, routed)           0.415     7.060    UUT/RIGHT0_carry_i_3_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     7.434 r  UUT/RIGHT0_carry/CO[3]
                         net (fo=2, routed)           0.472     7.906    UUT/RIGHT0_carry_n_0
    SLICE_X87Y87         FDCE                                         r  UUT/RIGHT_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_I rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.222    14.000    UUT/CLK_I_IBUF_BUFG
    SLICE_X87Y87         FDCE                                         r  UUT/RIGHT_reg_lopt_replica/C
                         clock pessimism              0.214    14.214    
                         clock uncertainty           -0.035    14.178    
    SLICE_X87Y87         FDCE (Setup_fdce_C_D)        0.110    14.288    UUT/RIGHT_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.288    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                  6.382    

Slack (MET) :             6.382ns  (required time - arrival time)
  Source:                 UUT/FLASH_COUNT_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/RIGHT_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by CLK_I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_I rise@10.000ns - CLK_I rise@0.000ns)
  Data Path Delay:        3.656ns  (logic 1.058ns (28.942%)  route 2.598ns (71.058%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 14.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_I rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.319     4.251    UUT/CLK_I_IBUF_BUFG
    SLICE_X84Y85         FDCE                                         r  UUT/FLASH_COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y85         FDCE (Prop_fdce_C_Q)         0.393     4.644 r  UUT/FLASH_COUNT_reg[4]/Q
                         net (fo=4, routed)           0.629     5.273    UUT/FLASH_COUNT[4]
    SLICE_X86Y85         LUT4 (Prop_lut4_I2_O)        0.097     5.370 r  UUT/FLASH_COUNT[11]_i_6/O
                         net (fo=2, routed)           0.453     5.823    UUT/FLASH_COUNT[11]_i_6_n_0
    SLICE_X86Y86         LUT5 (Prop_lut5_I3_O)        0.097     5.920 r  UUT/TURN_R_i_2/O
                         net (fo=14, routed)          0.628     6.548    UUT/FLASH
    SLICE_X86Y87         LUT6 (Prop_lut6_I1_O)        0.097     6.645 r  UUT/RIGHT0_carry_i_3/O
                         net (fo=1, routed)           0.415     7.060    UUT/RIGHT0_carry_i_3_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     7.434 f  UUT/RIGHT0_carry/CO[3]
                         net (fo=2, routed)           0.472     7.906    UUT/RIGHT0_carry_n_0
    SLICE_X87Y87         FDCE                                         f  UUT/RIGHT_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_I rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.222    14.000    UUT/CLK_I_IBUF_BUFG
    SLICE_X87Y87         FDCE                                         r  UUT/RIGHT_reg_lopt_replica/C
                         clock pessimism              0.214    14.214    
                         clock uncertainty           -0.035    14.178    
    SLICE_X87Y87         FDCE (Setup_fdce_C_D)        0.110    14.288    UUT/RIGHT_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.288    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                  6.382    

Slack (MET) :             6.382ns  (required time - arrival time)
  Source:                 UUT/FLASH_COUNT_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/RIGHT_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by CLK_I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_I rise@10.000ns - CLK_I rise@0.000ns)
  Data Path Delay:        3.656ns  (logic 1.058ns (28.942%)  route 2.598ns (71.058%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 14.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_I rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.319     4.251    UUT/CLK_I_IBUF_BUFG
    SLICE_X84Y85         FDCE                                         r  UUT/FLASH_COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y85         FDCE (Prop_fdce_C_Q)         0.393     4.644 f  UUT/FLASH_COUNT_reg[4]/Q
                         net (fo=4, routed)           0.629     5.273    UUT/FLASH_COUNT[4]
    SLICE_X86Y85         LUT4 (Prop_lut4_I2_O)        0.097     5.370 f  UUT/FLASH_COUNT[11]_i_6/O
                         net (fo=2, routed)           0.453     5.823    UUT/FLASH_COUNT[11]_i_6_n_0
    SLICE_X86Y86         LUT5 (Prop_lut5_I3_O)        0.097     5.920 f  UUT/TURN_R_i_2/O
                         net (fo=14, routed)          0.628     6.548    UUT/FLASH
    SLICE_X86Y87         LUT6 (Prop_lut6_I1_O)        0.097     6.645 r  UUT/RIGHT0_carry_i_3/O
                         net (fo=1, routed)           0.415     7.060    UUT/RIGHT0_carry_i_3_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     7.434 f  UUT/RIGHT0_carry/CO[3]
                         net (fo=2, routed)           0.472     7.906    UUT/RIGHT0_carry_n_0
    SLICE_X87Y87         FDCE                                         f  UUT/RIGHT_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_I rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.222    14.000    UUT/CLK_I_IBUF_BUFG
    SLICE_X87Y87         FDCE                                         r  UUT/RIGHT_reg_lopt_replica/C
                         clock pessimism              0.214    14.214    
                         clock uncertainty           -0.035    14.178    
    SLICE_X87Y87         FDCE (Setup_fdce_C_D)        0.110    14.288    UUT/RIGHT_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.288    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                  6.382    

Slack (MET) :             6.382ns  (required time - arrival time)
  Source:                 UUT/FLASH_COUNT_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/RIGHT_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by CLK_I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_I rise@10.000ns - CLK_I rise@0.000ns)
  Data Path Delay:        3.656ns  (logic 1.058ns (28.942%)  route 2.598ns (71.058%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 14.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_I rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.319     4.251    UUT/CLK_I_IBUF_BUFG
    SLICE_X84Y85         FDCE                                         r  UUT/FLASH_COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y85         FDCE (Prop_fdce_C_Q)         0.393     4.644 r  UUT/FLASH_COUNT_reg[4]/Q
                         net (fo=4, routed)           0.629     5.273    UUT/FLASH_COUNT[4]
    SLICE_X86Y85         LUT4 (Prop_lut4_I2_O)        0.097     5.370 r  UUT/FLASH_COUNT[11]_i_6/O
                         net (fo=2, routed)           0.453     5.823    UUT/FLASH_COUNT[11]_i_6_n_0
    SLICE_X86Y86         LUT5 (Prop_lut5_I3_O)        0.097     5.920 r  UUT/TURN_R_i_2/O
                         net (fo=14, routed)          0.628     6.548    UUT/FLASH
    SLICE_X86Y87         LUT6 (Prop_lut6_I1_O)        0.097     6.645 f  UUT/RIGHT0_carry_i_3/O
                         net (fo=1, routed)           0.415     7.060    UUT/RIGHT0_carry_i_3_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     7.434 f  UUT/RIGHT0_carry/CO[3]
                         net (fo=2, routed)           0.472     7.906    UUT/RIGHT0_carry_n_0
    SLICE_X87Y87         FDCE                                         f  UUT/RIGHT_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_I rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.222    14.000    UUT/CLK_I_IBUF_BUFG
    SLICE_X87Y87         FDCE                                         r  UUT/RIGHT_reg_lopt_replica/C
                         clock pessimism              0.214    14.214    
                         clock uncertainty           -0.035    14.178    
    SLICE_X87Y87         FDCE (Setup_fdce_C_D)        0.110    14.288    UUT/RIGHT_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.288    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                  6.382    

Slack (MET) :             6.382ns  (required time - arrival time)
  Source:                 UUT/FLASH_COUNT_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/RIGHT_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by CLK_I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_I rise@10.000ns - CLK_I rise@0.000ns)
  Data Path Delay:        3.656ns  (logic 1.058ns (28.942%)  route 2.598ns (71.058%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 14.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_I rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.319     4.251    UUT/CLK_I_IBUF_BUFG
    SLICE_X84Y85         FDCE                                         r  UUT/FLASH_COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y85         FDCE (Prop_fdce_C_Q)         0.393     4.644 f  UUT/FLASH_COUNT_reg[4]/Q
                         net (fo=4, routed)           0.629     5.273    UUT/FLASH_COUNT[4]
    SLICE_X86Y85         LUT4 (Prop_lut4_I2_O)        0.097     5.370 f  UUT/FLASH_COUNT[11]_i_6/O
                         net (fo=2, routed)           0.453     5.823    UUT/FLASH_COUNT[11]_i_6_n_0
    SLICE_X86Y86         LUT5 (Prop_lut5_I3_O)        0.097     5.920 f  UUT/TURN_R_i_2/O
                         net (fo=14, routed)          0.628     6.548    UUT/FLASH
    SLICE_X86Y87         LUT6 (Prop_lut6_I1_O)        0.097     6.645 f  UUT/RIGHT0_carry_i_3/O
                         net (fo=1, routed)           0.415     7.060    UUT/RIGHT0_carry_i_3_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     7.434 f  UUT/RIGHT0_carry/CO[3]
                         net (fo=2, routed)           0.472     7.906    UUT/RIGHT0_carry_n_0
    SLICE_X87Y87         FDCE                                         f  UUT/RIGHT_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_I rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.222    14.000    UUT/CLK_I_IBUF_BUFG
    SLICE_X87Y87         FDCE                                         r  UUT/RIGHT_reg_lopt_replica/C
                         clock pessimism              0.214    14.214    
                         clock uncertainty           -0.035    14.178    
    SLICE_X87Y87         FDCE (Setup_fdce_C_D)        0.110    14.288    UUT/RIGHT_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.288    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                  6.382    

Slack (MET) :             6.461ns  (required time - arrival time)
  Source:                 UUT/FLASH_COUNT_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by CLK_I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/RIGHT_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by CLK_I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_I rise@10.000ns - CLK_I rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 1.058ns (29.601%)  route 2.516ns (70.399%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 14.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_I rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.322     4.253    UUT/CLK_I_IBUF_BUFG
    SLICE_X84Y86         FDCE                                         r  UUT/FLASH_COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y86         FDCE (Prop_fdce_C_Q)         0.393     4.646 r  UUT/FLASH_COUNT_reg[10]/Q
                         net (fo=6, routed)           0.692     5.337    UUT/FLASH_COUNT[10]
    SLICE_X86Y86         LUT4 (Prop_lut4_I1_O)        0.097     5.434 r  UUT/FLASH_COUNT[11]_i_5/O
                         net (fo=2, routed)           0.309     5.744    UUT/FLASH_COUNT[11]_i_5_n_0
    SLICE_X86Y86         LUT5 (Prop_lut5_I4_O)        0.097     5.841 r  UUT/TURN_R_i_2/O
                         net (fo=14, routed)          0.628     6.468    UUT/FLASH
    SLICE_X86Y87         LUT6 (Prop_lut6_I1_O)        0.097     6.565 r  UUT/RIGHT0_carry_i_3/O
                         net (fo=1, routed)           0.415     6.981    UUT/RIGHT0_carry_i_3_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     7.355 r  UUT/RIGHT0_carry/CO[3]
                         net (fo=2, routed)           0.472     7.827    UUT/RIGHT0_carry_n_0
    SLICE_X87Y87         FDCE                                         r  UUT/RIGHT_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_I rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.222    14.000    UUT/CLK_I_IBUF_BUFG
    SLICE_X87Y87         FDCE                                         r  UUT/RIGHT_reg_lopt_replica/C
                         clock pessimism              0.214    14.214    
                         clock uncertainty           -0.035    14.178    
    SLICE_X87Y87         FDCE (Setup_fdce_C_D)        0.110    14.288    UUT/RIGHT_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.288    
                         arrival time                          -7.827    
  -------------------------------------------------------------------
                         slack                                  6.461    

Slack (MET) :             6.461ns  (required time - arrival time)
  Source:                 UUT/FLASH_COUNT_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by CLK_I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/RIGHT_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by CLK_I  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_I rise@10.000ns - CLK_I rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 1.058ns (29.601%)  route 2.516ns (70.399%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 14.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_I rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.322     4.253    UUT/CLK_I_IBUF_BUFG
    SLICE_X84Y86         FDCE                                         r  UUT/FLASH_COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y86         FDCE (Prop_fdce_C_Q)         0.393     4.646 r  UUT/FLASH_COUNT_reg[10]/Q
                         net (fo=6, routed)           0.692     5.337    UUT/FLASH_COUNT[10]
    SLICE_X86Y86         LUT4 (Prop_lut4_I1_O)        0.097     5.434 r  UUT/FLASH_COUNT[11]_i_5/O
                         net (fo=2, routed)           0.309     5.744    UUT/FLASH_COUNT[11]_i_5_n_0
    SLICE_X86Y86         LUT5 (Prop_lut5_I4_O)        0.097     5.841 r  UUT/TURN_R_i_2/O
                         net (fo=14, routed)          0.628     6.468    UUT/FLASH
    SLICE_X86Y87         LUT6 (Prop_lut6_I1_O)        0.097     6.565 f  UUT/RIGHT0_carry_i_3/O
                         net (fo=1, routed)           0.415     6.981    UUT/RIGHT0_carry_i_3_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     7.355 r  UUT/RIGHT0_carry/CO[3]
                         net (fo=2, routed)           0.472     7.827    UUT/RIGHT0_carry_n_0
    SLICE_X87Y87         FDCE                                         r  UUT/RIGHT_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_I rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_I (IN)
                         net (fo=0)                   0.000    10.000    CLK_I
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.222    14.000    UUT/CLK_I_IBUF_BUFG
    SLICE_X87Y87         FDCE                                         r  UUT/RIGHT_reg_lopt_replica/C
                         clock pessimism              0.214    14.214    
                         clock uncertainty           -0.035    14.178    
    SLICE_X87Y87         FDCE (Setup_fdce_C_D)        0.110    14.288    UUT/RIGHT_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.288    
                         arrival time                          -7.827    
  -------------------------------------------------------------------
                         slack                                  6.461    




