<bibdata type="standard">
  <title type="title-intro" format="text/plain">IEEE Standard Format for LSI-Package-Board Interoperable Design</title>
  <title type="title-main" format="text/plain">Redline</title>
  <title type="main" format="text/plain">IEEE Standard Format for LSI-Package-Board Interoperable Design - Redline</title>
  <uri type="src">https://ieeexplore.ieee.org/document/9007005</uri>
  <docidentifier type="IEEE">IEEE Std 2401-2019 (Revision of IEEE Std 2401-2015) - Redline</docidentifier>
  <docidentifier type="ISBN">978-1-5044-6508-3</docidentifier>
  <docnumber>2401-2019</docnumber>
  <date type="created">
    <on>2020-01-27</on>
  </date>
  <date type="published">
    <on>2020-02-21</on>
  </date>
  <date type="issued">
    <on>2019-11-07</on>
  </date>
  <contributor>
    <role type="publisher"/>
    <organization>
      <name>Institute of Electrical and Electronics Engineers</name>
      <abbreviation>IEEE</abbreviation>
      <uri>http://www.ieee.org</uri>
      <address>
        <city>New York</city>
        <country>USA</country>
      </address>
    </organization>
  </contributor>
  <language>en</language>
  <script>Latn</script>
  <abstract format="text/plain" language="en" script="Latn">A method is provided for specifying a common interoperable format for electronic systems design. The format provides a common way to specify information/data about the project management, netlists, components, design rules, and geometries used in the large-scale integration-package-board designs. The method provides the ability to make electronic systems a key consideration early in the design process; design tools can use it to seamlessly exchange information/data.</abstract>
  <copyright>
    <from>2020</from>
    <owner>
      <organization>
        <name>Institute of Electrical and Electronics Engineers</name>
        <abbreviation>IEEE</abbreviation>
        <uri>http://www.ieee.org</uri>
      </organization>
    </owner>
  </copyright>
  <keyword>IEEE Standards</keyword>
  <keyword>Project managemnet</keyword>
  <keyword>Interoperability</keyword>
  <keyword>Printed circuits</keyword>
  <keyword>large scale integration</keyword>
  <keyword>Design methodology</keyword>
  <keyword>common interoperable format</keyword>
  <keyword>components</keyword>
  <keyword>design analysis</keyword>
  <keyword>design rules</keyword>
  <keyword>geometries</keyword>
  <keyword>IEEE 2401</keyword>
  <keyword>large-scale integration (LSI)</keyword>
  <keyword>netlists</keyword>
  <keyword>packages for LSI circuits</keyword>
  <keyword>printed circuit board</keyword>
  <keyword>project management</keyword>
  <keyword>Verilog-HDL</keyword>
</bibdata>