import "primitives/std.lib";
component kernel(go: 1, clk: 1) -> (done: 1) {
  cells {
    b_0 = prim std_reg(32);
    before_0 = prim std_reg(4);
    const0 = prim std_const(4, 1);
    const1 = prim std_const(4, 1);
    const2 = prim std_const(32, 1);
    const3 = prim std_const(32, 1);
    z_0 = prim std_reg(4);
  }
  wires {
    group let0<"static"=1> {
      before_0.in = const0.out;
      before_0.write_en = 1'd1;
      let0[done] = before_0.done;
    }
    group let1<"static"=1> {
      before_0.in = const1.out;
      before_0.write_en = 1'd1;
      let1[done] = before_0.done;
    }
    group let2<"static"=1> {
      b_0.in = const2.out;
      b_0.write_en = 1'd1;
      let2[done] = b_0.done;
    }
    group let3<"static"=1> {
      b_0.in = const3.out;
      b_0.write_en = 1'd1;
      let3[done] = b_0.done;
    }
    group let4<"static"=1> {
      z_0.in = before_0.out;
      z_0.write_en = 1'd1;
      let4[done] = z_0.done;
    }
  }

  control {
    seq {
      let0;
      par {
        let1;
        let2;
        let3;
      }
      let4;
    }
  }
}