#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Apr 11 18:01:47 2023
# Process ID: 9776
# Current directory: D:/computerdesign/OExp04_IP2CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17812 D:\computerdesign\OExp04_IP2CPU\OExp04_IP2CPU.xpr
# Log file: D:/computerdesign/OExp04_IP2CPU/vivado.log
# Journal file: D:/computerdesign/OExp04_IP2CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/computerdesign/OExp04_IP2CPU/OExp04_IP2CPU.xpr
open_project D:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.xpr
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {d:/computerdesign/OExp02-IP2SOC d:/computerdesign/ip} [current_project]
update_ip_catalog
update_ip_catalog -rebuild
set_property  ip_repo_paths  {d:/computerdesign/OExp02-IP2SOC D:/computerdesign/ip/SCPU d:/computerdesign/ip} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {d:/computerdesign/OExp02-IP2SOC d:/computerdesign/ip} [current_project]
update_ip_catalog
update_ip_catalog -rebuild
set_property  ip_repo_paths  d:/computerdesign/OExp02-IP2SOC [current_project]
update_ip_catalog
set_property  ip_repo_paths  {d:/computerdesign/OExp02-IP2SOC D:/computerdesign/ip} [current_project]
update_ip_catalog
create_ip -name SCPU -vendor xilinx.com -library user -version 1.0 -module_name SCPU_0
generate_target {instantiation_template} [get_files d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_0_2/SCPU_0.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_0_2/SCPU_0.xci]
generate_target all [get_files  d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_0_2/SCPU_0.xci]
export_ip_user_files -of_objects [get_files d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_0_2/SCPU_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_0_2/SCPU_0.xci] -directory D:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/sim_scripts -ip_user_files_dir D:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files -ipstatic_source_dir D:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/modelsim} {questa=D:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/questa} {riviera=D:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/riviera} {activehdl=D:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_0_2/SCPU_0.xci] -no_script -reset -force -quiet
remove_files  d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_0_2/SCPU_0.xci
update_ip_catalog -rebuild
create_ip -name SCPU -vendor xilinx.com -library user -version 1.0 -module_name SCPU_0
generate_target {instantiation_template} [get_files d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_0_3/SCPU_0.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_0_3/SCPU_0.xci]
generate_target all [get_files  d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_0_3/SCPU_0.xci]
export_ip_user_files -of_objects [get_files d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_0_3/SCPU_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_0_3/SCPU_0.xci] -directory D:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/sim_scripts -ip_user_files_dir D:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files -ipstatic_source_dir D:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/modelsim} {questa=D:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/questa} {riviera=D:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/riviera} {activehdl=D:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
update_ip_catalog -rebuild
create_ip -name SCPU -vendor xilinx.com -library user -version 1.0 -module_name SCPU_1
generate_target {instantiation_template} [get_files d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_1_1/SCPU_1.xci]
set_property generate_synth_checkpoint false [get_files  d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_1_1/SCPU_1.xci]
generate_target all [get_files  d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_1_1/SCPU_1.xci]
export_ip_user_files -of_objects [get_files d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_1_1/SCPU_1.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_1_1/SCPU_1.xci] -directory D:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/sim_scripts -ip_user_files_dir D:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files -ipstatic_source_dir D:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/modelsim} {questa=D:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/questa} {riviera=D:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/riviera} {activehdl=D:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
update_ip_catalog -rebuild
export_ip_user_files -of_objects  [get_files d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_0_3/SCPU_0.xci] -no_script -reset -force -quiet
remove_files  d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_0_3/SCPU_0.xci
create_ip -name SCPU -vendor xilinx.com -library user -version 1.0 -module_name SCPU_0
generate_target {instantiation_template} [get_files d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_0_4/SCPU_0.xci]
generate_target all [get_files  d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_0_4/SCPU_0.xci]
catch { config_ip_cache -export [get_ips -all SCPU_0] }
export_ip_user_files -of_objects [get_files d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_0_4/SCPU_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_0_4/SCPU_0.xci]
launch_runs SCPU_0_synth_1 -jobs 8
wait_on_run SCPU_0_synth_1
export_simulation -of_objects [get_files d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_0_4/SCPU_0.xci] -directory D:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/sim_scripts -ip_user_files_dir D:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files -ipstatic_source_dir D:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/modelsim} {questa=D:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/questa} {riviera=D:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/riviera} {activehdl=D:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/CSSTE.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/CSSTE.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/CSSTE.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/CSSTE.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/CSSTE.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
