// -------------------------------------------------------------
// 
// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Quadrant_Mapper_block.v
// Created: 2026-02-04 22:38:44
// 
// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Quadrant_Mapper_block
// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Fine CFO Estimation and 
// Correction/Fine CFO Estimation/HDL_CMA_core/Quadrant_Mappe
// Hierarchy Level: 3
// Model version: 9.2
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Quadrant_Mapper_block
          (clk,
           reset,
           enb_1_8_1,
           enb_1_8_0,
           enb,
           xin,
           yin,
           xout,
           yout,
           QA_Control);


  input   clk;
  input   reset;
  input   enb_1_8_1;
  input   enb_1_8_0;
  input   enb;
  input   signed [31:0] xin;  // sfix32_En19
  input   signed [31:0] yin;  // sfix32_En19
  output  signed [31:0] xout;  // sfix32_En19
  output  signed [31:0] yout;  // sfix32_En19
  output  [4:0] QA_Control;  // ufix5


  wire signed [31:0] xin_1;  // sfix32_En19
  reg signed [31:0] xin_2;  // sfix32_En19
  wire signed [32:0] abs1_y;  // sfix33_En19
  wire signed [32:0] abs1_cast;  // sfix33_En19
  wire signed [31:0] xAbs;  // sfix32_En19
  reg signed [31:0] xAbs_1;  // sfix32_En19
  reg signed [31:0] DelayxAbs_bypass_reg;  // sfix32
  wire signed [31:0] xAbsReg;  // sfix32_En19
  wire signed [31:0] xAbsReg_1;  // sfix32_En19
  reg signed [31:0] xAbsReg_2;  // sfix32_En19
  wire signed [31:0] yin_1;  // sfix32_En19
  reg signed [31:0] yin_2;  // sfix32_En19
  wire signed [32:0] abs_y;  // sfix33_En19
  wire signed [32:0] abs_cast;  // sfix33_En19
  wire signed [31:0] yAbs;  // sfix32_En19
  reg signed [31:0] yAbs_1;  // sfix32_En19
  reg signed [31:0] DelayyAbs_bypass_reg;  // sfix32
  wire signed [31:0] yAbsReg;  // sfix32_En19
  wire signed [31:0] yAbsReg_1;  // sfix32_En19
  reg signed [31:0] yAbsReg_2;  // sfix32_En19
  wire XGreaterThanY;  // ufix1
  reg  XGreaterThanY_1;  // ufix1
  reg signed [31:0] yAbsReg_3;  // sfix32_En19
  reg signed [31:0] xAbsReg_3;  // sfix32_En19
  wire signed [31:0] xout_1;  // sfix32_En19
  wire signed [31:0] yout_1;  // sfix32_En19
  reg signed [31:0] yin_3;  // sfix32_En19
  reg signed [31:0] in2reg;  // sfix32_En19
  wire signed [31:0] in2reg_1;  // sfix32_En19
  reg signed [31:0] in2reg_2;  // sfix32_En19
  wire yZero;  // ufix1
  reg  yZero_1;  // ufix1
  reg signed [31:0] xin_3;  // sfix32_En19
  reg signed [31:0] in1reg;  // sfix32_En19
  wire signed [31:0] in1reg_1;  // sfix32_En19
  reg signed [31:0] in1reg_2;  // sfix32_En19
  wire xPositive;  // ufix1
  reg  xPositive_1;  // ufix1
  wire yZeroXPositive;  // ufix1
  wire xNegative;  // ufix1
  reg  xNegative_1;  // ufix1
  wire yZeroXNegative;  // ufix1
  wire yNegative;  // ufix1
  reg  yNegative_1;  // ufix1
  wire [4:0] qcControl;  // ufix5


  assign xin_1 = xin;

  always @(posedge clk or posedge reset)
    begin : rd_41_process
      if (reset == 1'b1) begin
        xin_2 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          xin_2 <= xin_1;
        end
      end
    end

  assign abs1_cast = {xin_2[31], xin_2};
  assign abs1_y = (xin_2 < 32'sb00000000000000000000000000000000 ?  - (abs1_cast) :
              {xin_2[31], xin_2});
  assign xAbs = abs1_y[31:0];

  always @(posedge clk or posedge reset)
    begin : crp_out_delay1_process
      if (reset == 1'b1) begin
        xAbs_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          xAbs_1 <= xAbs;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : DelayxAbs_bypass_process
      if (reset == 1'b1) begin
        DelayxAbs_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          DelayxAbs_bypass_reg <= xAbs_1;
        end
      end
    end

  assign xAbsReg = (enb_1_8_1 == 1'b1 ? xAbs_1 :
              DelayxAbs_bypass_reg);

  assign xAbsReg_1 = xAbsReg;

  always @(posedge clk or posedge reset)
    begin : rd_5_process
      if (reset == 1'b1) begin
        xAbsReg_2 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          xAbsReg_2 <= xAbsReg_1;
        end
      end
    end

  assign yin_1 = yin;

  always @(posedge clk or posedge reset)
    begin : rd_01_process
      if (reset == 1'b1) begin
        yin_2 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          yin_2 <= yin_1;
        end
      end
    end

  assign abs_cast = {yin_2[31], yin_2};
  assign abs_y = (yin_2 < 32'sb00000000000000000000000000000000 ?  - (abs_cast) :
              {yin_2[31], yin_2});
  assign yAbs = abs_y[31:0];

  always @(posedge clk or posedge reset)
    begin : crp_out_delay_process
      if (reset == 1'b1) begin
        yAbs_1 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          yAbs_1 <= yAbs;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : DelayyAbs_bypass_process
      if (reset == 1'b1) begin
        DelayyAbs_bypass_reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          DelayyAbs_bypass_reg <= yAbs_1;
        end
      end
    end

  assign yAbsReg = (enb_1_8_1 == 1'b1 ? yAbs_1 :
              DelayyAbs_bypass_reg);

  assign yAbsReg_1 = yAbsReg;

  always @(posedge clk or posedge reset)
    begin : rd_6_process
      if (reset == 1'b1) begin
        yAbsReg_2 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          yAbsReg_2 <= yAbsReg_1;
        end
      end
    end

  assign XGreaterThanY = xAbsReg_2 > yAbsReg_2;

  always @(posedge clk or posedge reset)
    begin : rd_7_process
      if (reset == 1'b1) begin
        XGreaterThanY_1 <= 1'b0;
      end
      else begin
        if (enb) begin
          XGreaterThanY_1 <= XGreaterThanY;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_10_process
      if (reset == 1'b1) begin
        yAbsReg_3 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          yAbsReg_3 <= yAbsReg_2;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_9_process
      if (reset == 1'b1) begin
        xAbsReg_3 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          xAbsReg_3 <= xAbsReg_2;
        end
      end
    end

  assign xout_1 = (XGreaterThanY_1 == 1'b0 ? yAbsReg_3 :
              xAbsReg_3);

  assign xout = xout_1;

  assign yout_1 = (XGreaterThanY_1 == 1'b0 ? xAbsReg_3 :
              yAbsReg_3);

  assign yout = yout_1;

  always @(posedge clk or posedge reset)
    begin : Delayin21_output_process
      if (reset == 1'b1) begin
        yin_3 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          yin_3 <= yin_1;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Delayin2_process
      if (reset == 1'b1) begin
        in2reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_0) begin
          in2reg <= yin_3;
        end
      end
    end

  assign in2reg_1 = in2reg;

  always @(posedge clk or posedge reset)
    begin : rd_0_process
      if (reset == 1'b1) begin
        in2reg_2 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          in2reg_2 <= in2reg_1;
        end
      end
    end

  assign yZero = in2reg_2 == 32'sb00000000000000000000000000000000;

  always @(posedge clk or posedge reset)
    begin : rd_1_process
      if (reset == 1'b1) begin
        yZero_1 <= 1'b0;
      end
      else begin
        if (enb) begin
          yZero_1 <= yZero;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Delayin11_output_process
      if (reset == 1'b1) begin
        xin_3 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          xin_3 <= xin_1;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Delayin1_process
      if (reset == 1'b1) begin
        in1reg <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb_1_8_0) begin
          in1reg <= xin_3;
        end
      end
    end

  assign in1reg_1 = in1reg;

  always @(posedge clk or posedge reset)
    begin : rd_2_process
      if (reset == 1'b1) begin
        in1reg_2 <= 32'sb00000000000000000000000000000000;
      end
      else begin
        if (enb) begin
          in1reg_2 <= in1reg_1;
        end
      end
    end

  assign xPositive = in1reg_2 >= 32'sb00000000000000000000000000000000;

  always @(posedge clk or posedge reset)
    begin : rd_3_process
      if (reset == 1'b1) begin
        xPositive_1 <= 1'b0;
      end
      else begin
        if (enb) begin
          xPositive_1 <= xPositive;
        end
      end
    end

  assign yZeroXPositive = yZero_1 & xPositive_1;

  assign xNegative = in1reg_2 < 32'sb00000000000000000000000000000000;

  always @(posedge clk or posedge reset)
    begin : rd_4_process
      if (reset == 1'b1) begin
        xNegative_1 <= 1'b0;
      end
      else begin
        if (enb) begin
          xNegative_1 <= xNegative;
        end
      end
    end

  assign yZeroXNegative = yZero_1 & xNegative_1;

  assign yNegative = in2reg_2 < 32'sb00000000000000000000000000000000;

  always @(posedge clk or posedge reset)
    begin : rd_8_process
      if (reset == 1'b1) begin
        yNegative_1 <= 1'b0;
      end
      else begin
        if (enb) begin
          yNegative_1 <= yNegative;
        end
      end
    end

  assign qcControl = {yZeroXPositive, yZeroXNegative, XGreaterThanY_1, xNegative_1, yNegative_1};

  assign QA_Control = qcControl;

endmodule  // Quadrant_Mapper_block

