
 Test Suite: vc-queues
  + Test Case 1: simple queue w/ 1 entry
                Inputs:enq_val = 1,enq_rdy = 1,enq_msg = 01
     [ passed ]t1_enq_rdy, expected = 1, actual = 1
     [ passed ]t1_deq_msg, expected = zz, actual = xx
     [ passed ]t1_deq_val, expected = 0, actual = 0
                Inputs:enq_val = 0,enq_rdy = 0,enq_msg = xx
     [ passed ]t1_enq_rdy, expected = 0, actual = 0
     [ passed ]t1_deq_msg, expected = 01, actual = 01
     [ passed ]t1_deq_val, expected = 1, actual = 1
                Inputs:enq_val = 0,enq_rdy = 1,enq_msg = xx
     [ passed ]t1_enq_rdy, expected = 1, actual = 1
     [ passed ]t1_deq_msg, expected = zz, actual = 01
     [ passed ]t1_deq_val, expected = 0, actual = 0
                Inputs:enq_val = 1,enq_rdy = 1,enq_msg = 02
     [ passed ]t1_enq_rdy, expected = 1, actual = 1
     [ passed ]t1_deq_msg, expected = zz, actual = 01
     [ passed ]t1_deq_val, expected = 0, actual = 0
                Inputs:enq_val = 1,enq_rdy = 0,enq_msg = 03
     [ passed ]t1_enq_rdy, expected = 0, actual = 0
     [ passed ]t1_deq_msg, expected = 02, actual = 02
     [ passed ]t1_deq_val, expected = 1, actual = 1
                Inputs:enq_val = 0,enq_rdy = 0,enq_msg = xx
     [ passed ]t1_enq_rdy, expected = 0, actual = 0
     [ passed ]t1_deq_msg, expected = 02, actual = 02
     [ passed ]t1_deq_val, expected = 1, actual = 1
                Inputs:enq_val = 1,enq_rdy = 0,enq_msg = 03
     [ passed ]t1_enq_rdy, expected = 0, actual = 0
     [ passed ]t1_deq_msg, expected = 02, actual = 02
     [ passed ]t1_deq_val, expected = 1, actual = 1
                Inputs:enq_val = 1,enq_rdy = 1,enq_msg = 03
     [ passed ]t1_enq_rdy, expected = 1, actual = 1
     [ passed ]t1_deq_msg, expected = zz, actual = 02
     [ passed ]t1_deq_val, expected = 0, actual = 0
                Inputs:enq_val = 1,enq_rdy = 0,enq_msg = 04
     [ passed ]t1_enq_rdy, expected = 0, actual = 0
     [ passed ]t1_deq_msg, expected = 03, actual = 03
     [ passed ]t1_deq_val, expected = 1, actual = 1
                Inputs:enq_val = 1,enq_rdy = 1,enq_msg = 04
     [ passed ]t1_enq_rdy, expected = 1, actual = 1
     [ passed ]t1_deq_msg, expected = zz, actual = 03
     [ passed ]t1_deq_val, expected = 0, actual = 0
                Inputs:enq_val = 0,enq_rdy = 0,enq_msg = xx
     [ passed ]t1_enq_rdy, expected = 0, actual = 0
     [ passed ]t1_deq_msg, expected = 04, actual = 04
     [ passed ]t1_deq_val, expected = 1, actual = 1
                Inputs:enq_val = 0,enq_rdy = 1,enq_msg = xx
     [ passed ]t1_enq_rdy, expected = 1, actual = 1
     [ passed ]t1_deq_msg, expected = zz, actual = 04
     [ passed ]t1_deq_val, expected = 0, actual = 0
  + Test Case 2: pipe queue w/ 1 entry
                Inputs:enq_val = 1,enq_rdy = 1,enq_msg = 01
     [ passed ]t2_enq_rdy, expected = 1, actual = 1
     [ passed ]t2_deq_msg, expected = zz, actual = xx
     [ passed ]t2_deq_val, expected = 0, actual = 0
                Inputs:enq_val = 0,enq_rdy = 1,enq_msg = xx
     [ passed ]t2_enq_rdy, expected = 1, actual = 1
     [ passed ]t2_deq_msg, expected = 01, actual = 01
     [ passed ]t2_deq_val, expected = 1, actual = 1
                Inputs:enq_val = 0,enq_rdy = 1,enq_msg = xx
     [ passed ]t2_enq_rdy, expected = 1, actual = 1
     [ passed ]t2_deq_msg, expected = zz, actual = 01
     [ passed ]t2_deq_val, expected = 0, actual = 0
                Inputs:enq_val = 1,enq_rdy = 1,enq_msg = 02
     [ passed ]t2_enq_rdy, expected = 1, actual = 1
     [ passed ]t2_deq_msg, expected = zz, actual = 01
     [ passed ]t2_deq_val, expected = 0, actual = 0
                Inputs:enq_val = 1,enq_rdy = 0,enq_msg = 03
     [ passed ]t2_enq_rdy, expected = 0, actual = 0
     [ passed ]t2_deq_msg, expected = 02, actual = 02
     [ passed ]t2_deq_val, expected = 1, actual = 1
                Inputs:enq_val = 0,enq_rdy = 0,enq_msg = xx
     [ passed ]t2_enq_rdy, expected = 0, actual = 0
     [ passed ]t2_deq_msg, expected = 02, actual = 02
     [ passed ]t2_deq_val, expected = 1, actual = 1
                Inputs:enq_val = 1,enq_rdy = 1,enq_msg = 03
     [ passed ]t2_enq_rdy, expected = 1, actual = 1
     [ passed ]t2_deq_msg, expected = 02, actual = 02
     [ passed ]t2_deq_val, expected = 1, actual = 1
                Inputs:enq_val = 1,enq_rdy = 1,enq_msg = 04
     [ passed ]t2_enq_rdy, expected = 1, actual = 1
     [ passed ]t2_deq_msg, expected = 03, actual = 03
     [ passed ]t2_deq_val, expected = 1, actual = 1
                Inputs:enq_val = 0,enq_rdy = 1,enq_msg = xx
     [ passed ]t2_enq_rdy, expected = 1, actual = 1
     [ passed ]t2_deq_msg, expected = 04, actual = 04
     [ passed ]t2_deq_val, expected = 1, actual = 1
                Inputs:enq_val = 0,enq_rdy = 1,enq_msg = xx
     [ passed ]t2_enq_rdy, expected = 1, actual = 1
     [ passed ]t2_deq_msg, expected = zz, actual = 04
     [ passed ]t2_deq_val, expected = 0, actual = 0
  + Test Case 3: bypass queue w/ 1 entry
                Inputs:enq_val = 1,enq_rdy = 1,enq_msg = 01
     [ passed ]t3_enq_rdy, expected = 1, actual = 1
     [ passed ]t3_deq_msg, expected = 01, actual = 01
     [ passed ]t3_deq_val, expected = 1, actual = 1
                Inputs:enq_val = 0,enq_rdy = 1,enq_msg = xx
     [ passed ]t3_enq_rdy, expected = 1, actual = 1
     [ passed ]t3_deq_msg, expected = xx, actual = xx
     [ passed ]t3_deq_val, expected = 0, actual = 0
                Inputs:enq_val = 1,enq_rdy = 1,enq_msg = 02
     [ passed ]t3_enq_rdy, expected = 1, actual = 1
     [ passed ]t3_deq_msg, expected = 02, actual = 02
     [ passed ]t3_deq_val, expected = 1, actual = 1
                Inputs:enq_val = 1,enq_rdy = 0,enq_msg = 03
     [ passed ]t3_enq_rdy, expected = 0, actual = 0
     [ passed ]t3_deq_msg, expected = 02, actual = 02
     [ passed ]t3_deq_val, expected = 1, actual = 1
                Inputs:enq_val = 0,enq_rdy = 0,enq_msg = xx
     [ passed ]t3_enq_rdy, expected = 0, actual = 0
     [ passed ]t3_deq_msg, expected = 02, actual = 02
     [ passed ]t3_deq_val, expected = 1, actual = 1
                Inputs:enq_val = 1,enq_rdy = 0,enq_msg = 03
     [ passed ]t3_enq_rdy, expected = 0, actual = 0
     [ passed ]t3_deq_msg, expected = 02, actual = 02
     [ passed ]t3_deq_val, expected = 1, actual = 1
                Inputs:enq_val = 1,enq_rdy = 1,enq_msg = 03
     [ passed ]t3_enq_rdy, expected = 1, actual = 1
     [ passed ]t3_deq_msg, expected = 03, actual = 03
     [ passed ]t3_deq_val, expected = 1, actual = 1
                Inputs:enq_val = 1,enq_rdy = 1,enq_msg = 04
     [ passed ]t3_enq_rdy, expected = 1, actual = 1
     [ passed ]t3_deq_msg, expected = 04, actual = 04
     [ passed ]t3_deq_val, expected = 1, actual = 1
                Inputs:enq_val = 0,enq_rdy = 1,enq_msg = xx
     [ passed ]t3_enq_rdy, expected = 1, actual = 1
     [ passed ]t3_deq_msg, expected = zz, actual = xx
     [ passed ]t3_deq_val, expected = 0, actual = 0
  + Test Case 4: simple queue w/ 3 entries
                Inputs:enq_val = 1,enq_rdy = 1,enq_msg = 01
     [ passed ]t4_enq_rdy, expected = 1, actual = 1
     [ passed ]t4_deq_msg, expected = zz, actual = xx
     [ passed ]t4_deq_val, expected = 0, actual = 0
                Inputs:enq_val = 0,enq_rdy = 1,enq_msg = xx
     [ passed ]t4_enq_rdy, expected = 1, actual = 1
     [ passed ]t4_deq_msg, expected = 01, actual = 01
     [ passed ]t4_deq_val, expected = 1, actual = 1
                Inputs:enq_val = 0,enq_rdy = 1,enq_msg = xx
     [ passed ]t4_enq_rdy, expected = 1, actual = 1
     [ passed ]t4_deq_msg, expected = zz, actual = xx
     [ passed ]t4_deq_val, expected = 0, actual = 0
                Inputs:enq_val = 1,enq_rdy = 1,enq_msg = 02
     [ passed ]t4_enq_rdy, expected = 1, actual = 1
     [ passed ]t4_deq_msg, expected = zz, actual = xx
     [ passed ]t4_deq_val, expected = 0, actual = 0
                Inputs:enq_val = 1,enq_rdy = 1,enq_msg = 03
     [ passed ]t4_enq_rdy, expected = 1, actual = 1
     [ passed ]t4_deq_msg, expected = 02, actual = 02
     [ passed ]t4_deq_val, expected = 1, actual = 1
                Inputs:enq_val = 1,enq_rdy = 1,enq_msg = 04
     [ passed ]t4_enq_rdy, expected = 1, actual = 1
     [ passed ]t4_deq_msg, expected = 02, actual = 02
     [ passed ]t4_deq_val, expected = 1, actual = 1
                Inputs:enq_val = 1,enq_rdy = 0,enq_msg = 05
     [ passed ]t4_enq_rdy, expected = 0, actual = 0
     [ passed ]t4_deq_msg, expected = 02, actual = 02
     [ passed ]t4_deq_val, expected = 1, actual = 1
                Inputs:enq_val = 0,enq_rdy = 0,enq_msg = xx
     [ passed ]t4_enq_rdy, expected = 0, actual = 0
     [ passed ]t4_deq_msg, expected = 02, actual = 02
     [ passed ]t4_deq_val, expected = 1, actual = 1
                Inputs:enq_val = 1,enq_rdy = 0,enq_msg = 05
     [ passed ]t4_enq_rdy, expected = 0, actual = 0
     [ passed ]t4_deq_msg, expected = 02, actual = 02
     [ passed ]t4_deq_val, expected = 1, actual = 1
                Inputs:enq_val = 1,enq_rdy = 1,enq_msg = 05
     [ passed ]t4_enq_rdy, expected = 1, actual = 1
     [ passed ]t4_deq_msg, expected = 03, actual = 03
     [ passed ]t4_deq_val, expected = 1, actual = 1
                Inputs:enq_val = 1,enq_rdy = 1,enq_msg = 06
     [ passed ]t4_enq_rdy, expected = 1, actual = 1
     [ passed ]t4_deq_msg, expected = 04, actual = 04
     [ passed ]t4_deq_val, expected = 1, actual = 1
                Inputs:enq_val = 1,enq_rdy = 1,enq_msg = 07
     [ passed ]t4_enq_rdy, expected = 1, actual = 1
     [ passed ]t4_deq_msg, expected = 05, actual = 05
     [ passed ]t4_deq_val, expected = 1, actual = 1
                Inputs:enq_val = 0,enq_rdy = 1,enq_msg = xx
     [ passed ]t4_enq_rdy, expected = 1, actual = 1
     [ passed ]t4_deq_msg, expected = 06, actual = 06
     [ passed ]t4_deq_val, expected = 1, actual = 1
                Inputs:enq_val = 0,enq_rdy = 1,enq_msg = xx
     [ passed ]t4_enq_rdy, expected = 1, actual = 1
     [ passed ]t4_deq_msg, expected = 07, actual = 07
     [ passed ]t4_deq_val, expected = 1, actual = 1
                Inputs:enq_val = 0,enq_rdy = 1,enq_msg = xx
     [ passed ]t4_enq_rdy, expected = 1, actual = 1
     [ passed ]t4_deq_msg, expected = zz, actual = 05
     [ passed ]t4_deq_val, expected = 0, actual = 0
  + Test Case 5: pipe queue w/ 3 entries
                Inputs:enq_val = 1,enq_rdy = 1,enq_msg = 01
     [ passed ]t5_enq_rdy, expected = 1, actual = 1
     [ passed ]t5_deq_msg, expected = zz, actual = xx
     [ passed ]t5_deq_val, expected = 0, actual = 0
                Inputs:enq_val = 0,enq_rdy = 1,enq_msg = xx
     [ passed ]t5_enq_rdy, expected = 1, actual = 1
     [ passed ]t5_deq_msg, expected = 01, actual = 01
     [ passed ]t5_deq_val, expected = 1, actual = 1
                Inputs:enq_val = 0,enq_rdy = 1,enq_msg = xx
     [ passed ]t5_enq_rdy, expected = 1, actual = 1
     [ passed ]t5_deq_msg, expected = zz, actual = xx
     [ passed ]t5_deq_val, expected = 0, actual = 0
                Inputs:enq_val = 1,enq_rdy = 1,enq_msg = 02
     [ passed ]t5_enq_rdy, expected = 1, actual = 1
     [ passed ]t5_deq_msg, expected = zz, actual = xx
     [ passed ]t5_deq_val, expected = 0, actual = 0
                Inputs:enq_val = 1,enq_rdy = 1,enq_msg = 03
     [ passed ]t5_enq_rdy, expected = 1, actual = 1
     [ passed ]t5_deq_msg, expected = 02, actual = 02
     [ passed ]t5_deq_val, expected = 1, actual = 1
                Inputs:enq_val = 1,enq_rdy = 1,enq_msg = 04
     [ passed ]t5_enq_rdy, expected = 1, actual = 1
     [ passed ]t5_deq_msg, expected = 02, actual = 02
     [ passed ]t5_deq_val, expected = 1, actual = 1
                Inputs:enq_val = 1,enq_rdy = 0,enq_msg = 05
     [ passed ]t5_enq_rdy, expected = 0, actual = 0
     [ passed ]t5_deq_msg, expected = 02, actual = 02
     [ passed ]t5_deq_val, expected = 1, actual = 1
                Inputs:enq_val = 0,enq_rdy = 0,enq_msg = xx
     [ passed ]t5_enq_rdy, expected = 0, actual = 0
     [ passed ]t5_deq_msg, expected = 02, actual = 02
     [ passed ]t5_deq_val, expected = 1, actual = 1
                Inputs:enq_val = 1,enq_rdy = 1,enq_msg = 05
     [ passed ]t5_enq_rdy, expected = 1, actual = 1
     [ passed ]t5_deq_msg, expected = 02, actual = 02
     [ passed ]t5_deq_val, expected = 1, actual = 1
                Inputs:enq_val = 1,enq_rdy = 1,enq_msg = 06
     [ passed ]t5_enq_rdy, expected = 1, actual = 1
     [ passed ]t5_deq_msg, expected = 03, actual = 03
     [ passed ]t5_deq_val, expected = 1, actual = 1
                Inputs:enq_val = 1,enq_rdy = 1,enq_msg = 07
     [ passed ]t5_enq_rdy, expected = 1, actual = 1
     [ passed ]t5_deq_msg, expected = 04, actual = 04
     [ passed ]t5_deq_val, expected = 1, actual = 1
                Inputs:enq_val = 0,enq_rdy = 1,enq_msg = xx
     [ passed ]t5_enq_rdy, expected = 1, actual = 1
     [ passed ]t5_deq_msg, expected = 05, actual = 05
     [ passed ]t5_deq_val, expected = 1, actual = 1
                Inputs:enq_val = 0,enq_rdy = 1,enq_msg = xx
     [ passed ]t5_enq_rdy, expected = 1, actual = 1
     [ passed ]t5_deq_msg, expected = 06, actual = 06
     [ passed ]t5_deq_val, expected = 1, actual = 1
                Inputs:enq_val = 0,enq_rdy = 1,enq_msg = xx
     [ passed ]t5_enq_rdy, expected = 1, actual = 1
     [ passed ]t5_deq_msg, expected = 07, actual = 07
     [ passed ]t5_deq_val, expected = 1, actual = 1
                Inputs:enq_val = 0,enq_rdy = 1,enq_msg = xx
     [ passed ]t5_enq_rdy, expected = 1, actual = 1
     [ passed ]t5_deq_msg, expected = zz, actual = 05
     [ passed ]t5_deq_val, expected = 0, actual = 0
  + Test Case 6: bypass queue w/ 3 entries
                Inputs:enq_val = 1,enq_rdy = 1,enq_msg = 01
     [ passed ]t6_enq_rdy, expected = 1, actual = 1
     [ passed ]t6_deq_msg, expected = 01, actual = 01
     [ passed ]t6_deq_val, expected = 1, actual = 1
                Inputs:enq_val = 0,enq_rdy = 1,enq_msg = xx
     [ passed ]t6_enq_rdy, expected = 1, actual = 1
     [ passed ]t6_deq_msg, expected = zz, actual = xx
     [ passed ]t6_deq_val, expected = 0, actual = 0
                Inputs:enq_val = 1,enq_rdy = 1,enq_msg = 02
     [ passed ]t6_enq_rdy, expected = 1, actual = 1
     [ passed ]t6_deq_msg, expected = 02, actual = 02
     [ passed ]t6_deq_val, expected = 1, actual = 1
                Inputs:enq_val = 1,enq_rdy = 1,enq_msg = 03
     [ passed ]t6_enq_rdy, expected = 1, actual = 1
     [ passed ]t6_deq_msg, expected = 02, actual = 02
     [ passed ]t6_deq_val, expected = 1, actual = 1
                Inputs:enq_val = 1,enq_rdy = 1,enq_msg = 04
     [ passed ]t6_enq_rdy, expected = 1, actual = 1
     [ passed ]t6_deq_msg, expected = 02, actual = 02
     [ passed ]t6_deq_val, expected = 1, actual = 1
                Inputs:enq_val = 1,enq_rdy = 0,enq_msg = 05
     [ passed ]t6_enq_rdy, expected = 0, actual = 0
     [ passed ]t6_deq_msg, expected = 02, actual = 02
     [ passed ]t6_deq_val, expected = 1, actual = 1
                Inputs:enq_val = 0,enq_rdy = 0,enq_msg = xx
     [ passed ]t6_enq_rdy, expected = 0, actual = 0
     [ passed ]t6_deq_msg, expected = 02, actual = 02
     [ passed ]t6_deq_val, expected = 1, actual = 1
                Inputs:enq_val = 1,enq_rdy = 0,enq_msg = 05
     [ passed ]t6_enq_rdy, expected = 0, actual = 0
     [ passed ]t6_deq_msg, expected = 02, actual = 02
     [ passed ]t6_deq_val, expected = 1, actual = 1
                Inputs:enq_val = 1,enq_rdy = 1,enq_msg = 05
     [ passed ]t6_enq_rdy, expected = 1, actual = 1
     [ passed ]t6_deq_msg, expected = 03, actual = 03
     [ passed ]t6_deq_val, expected = 1, actual = 1
                Inputs:enq_val = 1,enq_rdy = 1,enq_msg = 06
     [ passed ]t6_enq_rdy, expected = 1, actual = 1
     [ passed ]t6_deq_msg, expected = 04, actual = 04
     [ passed ]t6_deq_val, expected = 1, actual = 1
                Inputs:enq_val = 1,enq_rdy = 1,enq_msg = 07
     [ passed ]t6_enq_rdy, expected = 1, actual = 1
     [ passed ]t6_deq_msg, expected = 05, actual = 05
     [ passed ]t6_deq_val, expected = 1, actual = 1
                Inputs:enq_val = 0,enq_rdy = 1,enq_msg = xx
     [ passed ]t6_enq_rdy, expected = 1, actual = 1
     [ passed ]t6_deq_msg, expected = 06, actual = 06
     [ passed ]t6_deq_val, expected = 1, actual = 1
                Inputs:enq_val = 0,enq_rdy = 1,enq_msg = xx
     [ passed ]t6_enq_rdy, expected = 1, actual = 1
     [ passed ]t6_deq_msg, expected = 07, actual = 07
     [ passed ]t6_deq_val, expected = 1, actual = 1
                Inputs:enq_val = 0,enq_rdy = 1,enq_msg = xx
     [ passed ]t6_enq_rdy, expected = 1, actual = 1
     [ passed ]t6_deq_msg, expected = zz, actual = xx
     [ passed ]t6_deq_val, expected = 0, actual = 0

