{
  "creator": "Yosys 0.43 (git sha1 ead4718e5, g++ 14.1.1 -march=x86-64 -mtune=generic -O2 -fno-plt -fexceptions -fstack-clash-protection -fcf-protection -fno-omit-frame-pointer -mno-omit-leaf-frame-pointer -ffile-prefix-map=/build/yosys/src=/usr/src/debug/yosys -fPIC -Os)",
  "modules": {
    "LUT4c_frame_config_dffesr": {
      "attributes": {
        "SET_NORESET": 18,
        "IOmux": 17,
        "FF": 16,
        "INIT_15": 15,
        "INIT_14": 14,
        "INIT_13": 13,
        "INIT_12": 12,
        "INIT_11": 11,
        "INIT_10": 10,
        "INIT_9": 9,
        "INIT_8": 8,
        "INIT_7": 7,
        "INIT_6": 6,
        "INIT_5": 5,
        "INIT_4": 4,
        "INIT_3": 3,
        "INIT_2": 2,
        "INIT_1": 1,
        "BelMap": 1,
        "FABulous": 1,
        "INIT": 0,
        "dynports": 1,
        "cells_not_processed": 1,
        "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:36.1-152.10"
      },
      "parameter_default_values": {
        "NoConfigBits": 19
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "Ci": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "Co": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "SR": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "EN": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "UserCLK": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "ConfigBits": {
          "direction": "input",
          "bits": [ 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30 ]
        }
      },
      "cells": {
        "$and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:141$5": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:141.15-141.22"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7 ],
            "B": [ 3 ],
            "Y": [ 31 ]
          }
        },
        "$and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:141$6": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:141.27-141.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7 ],
            "B": [ 4 ],
            "Y": [ 32 ]
          }
        },
        "$and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:141$8": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:141.39-141.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 4 ],
            "Y": [ 33 ]
          }
        },
        "$not$/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:123$1": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:123.7-123.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "Y": [ 35 ]
          }
        },
        "$not$/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:125$2": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:125.7-125.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "Y": [ 36 ]
          }
        },
        "$not$/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:127$3": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:127.7-127.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 37 ]
          }
        },
        "$not$/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:129$4": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:129.7-129.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 38 ]
          }
        },
        "$or$/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:141$7": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:141.14-141.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 31 ],
            "B": [ 32 ],
            "Y": [ 39 ]
          }
        },
        "$or$/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:141$9": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:141.14-141.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 39 ],
            "B": [ 33 ],
            "Y": [ 8 ]
          }
        },
        "$procdff$16": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:143.2-150.5"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 40 ],
            "Q": [ 41 ]
          }
        },
        "$procmux$12": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:145.8-145.10|/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:145.4-148.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 42 ],
            "B": [ 30 ],
            "S": [ 9 ],
            "Y": [ 43 ]
          }
        },
        "$procmux$14": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:144.7-144.9|/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:144.3-149.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 41 ],
            "B": [ 43 ],
            "S": [ 10 ],
            "Y": [ 40 ]
          }
        },
        "inst_cus_mux161_buf": {
          "hide_name": 0,
          "type": "cus_mux161_buf",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:105.17-131.3"
          },
          "connections": {
            "A0": [ 12 ],
            "A1": [ 13 ],
            "A10": [ 22 ],
            "A11": [ 23 ],
            "A12": [ 24 ],
            "A13": [ 25 ],
            "A14": [ 26 ],
            "A15": [ 27 ],
            "A2": [ 14 ],
            "A3": [ 15 ],
            "A4": [ 16 ],
            "A5": [ 17 ],
            "A6": [ 18 ],
            "A7": [ 19 ],
            "A8": [ 20 ],
            "A9": [ 21 ],
            "S0": [ 34 ],
            "S0N": [ 35 ],
            "S1": [ 3 ],
            "S1N": [ 36 ],
            "S2": [ 4 ],
            "S2N": [ 37 ],
            "S3": [ 5 ],
            "S3N": [ 38 ],
            "X": [ 42 ]
          }
        },
        "my_mux2_I0mux": {
          "hide_name": 0,
          "type": "my_mux2",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:70.10-75.3"
          },
          "connections": {
            "A0": [ 2 ],
            "A1": [ 7 ],
            "S": [ 29 ],
            "X": [ 34 ]
          }
        },
        "my_mux2_O": {
          "hide_name": 0,
          "type": "my_mux2",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:134.10-139.3"
          },
          "connections": {
            "A0": [ 42 ],
            "A1": [ 41 ],
            "S": [ 28 ],
            "X": [ 6 ]
          }
        }
      },
      "netnames": {
        "$0\\LUT_flop[0:0]": {
          "hide_name": 1,
          "bits": [ 40 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:143.2-150.5"
          }
        },
        "$and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:141$5_Y": {
          "hide_name": 1,
          "bits": [ 31 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:141.15-141.22"
          }
        },
        "$and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:141$6_Y": {
          "hide_name": 1,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:141.27-141.34"
          }
        },
        "$and$/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:141$8_Y": {
          "hide_name": 1,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:141.39-141.46"
          }
        },
        "$not$/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:123$1_Y": {
          "hide_name": 1,
          "bits": [ 35 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:123.7-123.20"
          }
        },
        "$not$/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:125$2_Y": {
          "hide_name": 1,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:125.7-125.20"
          }
        },
        "$not$/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:127$3_Y": {
          "hide_name": 1,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:127.7-127.20"
          }
        },
        "$not$/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:129$4_Y": {
          "hide_name": 1,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:129.7-129.20"
          }
        },
        "$or$/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:141$7_Y": {
          "hide_name": 1,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:141.14-141.35"
          }
        },
        "$or$/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:141$9_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:141.14-141.47"
          }
        },
        "$procmux$12_Y": {
          "hide_name": 1,
          "bits": [ 43 ],
          "attributes": {
          }
        },
        "$procmux$13_CMP": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
          }
        },
        "$procmux$14_Y": {
          "hide_name": 1,
          "bits": [ 40 ],
          "attributes": {
          }
        },
        "$procmux$15_CMP": {
          "hide_name": 1,
          "bits": [ 10 ],
          "attributes": {
          }
        },
        "Ci": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:44.8-44.10"
          }
        },
        "Co": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:45.9-45.11"
          }
        },
        "ConfigBits": {
          "hide_name": 0,
          "bits": [ 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30 ],
          "attributes": {
            "FABulous": 1,
            "GLOBAL": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:50.52-50.62"
          }
        },
        "EN": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:47.8-47.10"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:39.8-39.10"
          }
        },
        "I0mux": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:59.7-59.12"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:40.8-40.10"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:41.8-41.10"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:42.8-42.10"
          }
        },
        "LUT_flop": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:58.6-58.14"
          }
        },
        "LUT_index": {
          "hide_name": 0,
          "bits": [ 34, 3, 4, 5 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:56.24-56.33"
          }
        },
        "LUT_out": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:57.7-57.14"
          }
        },
        "LUT_values": {
          "hide_name": 0,
          "bits": [ 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:55.27-55.37"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:43.9-43.10"
          }
        },
        "SR": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:46.8-46.10"
          }
        },
        "UserCLK": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "EXTERNAL": 1,
            "FABulous": 1,
            "SHARED_PORT": 1,
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:48.46-48.53"
          }
        },
        "c_I0mux": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:60.18-60.25"
          }
        },
        "c_out_mux": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:60.7-60.16"
          }
        },
        "c_reset_value": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/home/jart/fpga-ignite/FABulous/CXBex/Tile/LUT4AB/./LUT4c_frame_config_dffesr.v:60.27-60.40"
          }
        }
      }
    }
  }
}
