Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Apr 20 04:58:01 2022
| Host         : DESKTOP-IOM2HT6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file clawgame_proc_timing_summary_routed.rpt -pb clawgame_proc_timing_summary_routed.pb -rpx clawgame_proc_timing_summary_routed.rpx -warn_on_violation
| Design       : clawgame_proc
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: increment_score_debouncer/u1/slow_clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: reset_debouncer/u1/slow_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.209     -327.385                    250                 1500        0.120        0.000                      0                 1500        4.500        0.000                       0                   946  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.209     -327.385                    250                 1500        0.120        0.000                      0                 1500        4.500        0.000                       0                   946  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          250  Failing Endpoints,  Worst Slack       -2.209ns,  Total Violation     -327.385ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.209ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/MW_IR_reg/loop1[28].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        12.084ns  (logic 2.071ns (17.138%)  route 10.013ns (82.862%))
  Logic Levels:           13  (LUT2=2 LUT3=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 20.094 - 15.000 ) 
    Source Clock Delay      (SCD):    5.405ns = ( 10.405 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=945, routed)         1.802    10.405    WRAPPER/CPU/MW_IR_reg/loop1[28].dff/q_reg_49
    SLICE_X31Y29         FDCE                                         r  WRAPPER/CPU/MW_IR_reg/loop1[28].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDCE (Prop_fdce_C_Q)         0.459    10.864 r  WRAPPER/CPU/MW_IR_reg/loop1[28].dff/q_reg/Q
                         net (fo=39, routed)          1.035    11.898    WRAPPER/CPU/MW_IR_reg/loop1[23].dff/q_reg_3[1]
    SLICE_X32Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.022 r  WRAPPER/CPU/MW_IR_reg/loop1[23].dff/q_i_6__40/O
                         net (fo=19, routed)          0.766    12.789    WRAPPER/CPU/DX_IR_reg/loop1[22].dff/q_i_7__27_2
    SLICE_X29Y26         LUT6 (Prop_lut6_I5_O)        0.124    12.913 r  WRAPPER/CPU/DX_IR_reg/loop1[22].dff/q_i_11__15/O
                         net (fo=2, routed)           0.310    13.222    WRAPPER/CPU/DX_IR_reg/loop1[28].dff/q_i_75_3
    SLICE_X31Y26         LUT5 (Prop_lut5_I4_O)        0.124    13.346 r  WRAPPER/CPU/DX_IR_reg/loop1[28].dff/q_i_98/O
                         net (fo=2, routed)           0.605    13.951    WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_11__7
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.124    14.075 r  WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_75/O
                         net (fo=47, routed)          0.910    14.985    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_16__5_2
    SLICE_X33Y28         LUT6 (Prop_lut6_I2_O)        0.124    15.109 r  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_92/O
                         net (fo=1, routed)           0.891    16.000    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_37__0_1
    SLICE_X28Y25         LUT5 (Prop_lut5_I1_O)        0.124    16.124 f  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_67/O
                         net (fo=3, routed)           0.452    16.576    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_67_n_0
    SLICE_X29Y24         LUT3 (Prop_lut3_I2_O)        0.124    16.700 f  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_70/O
                         net (fo=2, routed)           0.719    17.419    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_70_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I1_O)        0.124    17.543 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_38/O
                         net (fo=5, routed)           0.821    18.363    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_38_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I5_O)        0.124    18.487 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_4__16/O
                         net (fo=4, routed)           0.485    18.972    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_4__16_n_0
    SLICE_X26Y22         LUT6 (Prop_lut6_I3_O)        0.124    19.096 f  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_3__24/O
                         net (fo=2, routed)           0.612    19.708    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_3__24_n_0
    SLICE_X25Y23         LUT2 (Prop_lut2_I1_O)        0.124    19.832 f  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_7__3/O
                         net (fo=1, routed)           0.838    20.670    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_7__3_n_0
    SLICE_X25Y25         LUT6 (Prop_lut6_I4_O)        0.124    20.794 f  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_2__70/O
                         net (fo=145, routed)         0.865    21.660    WRAPPER/CPU/FD_IR_reg/loop1[29].dff/q_reg_2
    SLICE_X31Y29         LUT2 (Prop_lut2_I1_O)        0.124    21.784 r  WRAPPER/CPU/FD_IR_reg/loop1[29].dff/q_i_1__211/O
                         net (fo=2, routed)           0.705    22.489    WRAPPER/CPU/DX_IR_reg/loop1[29].dff/DX_IR_in[0]
    SLICE_X32Y27         FDCE                                         r  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=945, routed)         1.672    20.094    WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_reg_46
    SLICE_X32Y27         FDCE                                         r  WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.284    20.379    
                         clock uncertainty           -0.035    20.343    
    SLICE_X32Y27         FDCE (Setup_fdce_C_D)       -0.064    20.279    WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.279    
                         arrival time                         -22.489    
  -------------------------------------------------------------------
                         slack                                 -2.209    

Slack (VIOLATED) :        -2.144ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/MW_IR_reg/loop1[28].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/PC_reg/loop1[22].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        12.100ns  (logic 2.195ns (18.140%)  route 9.905ns (81.860%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns = ( 20.097 - 15.000 ) 
    Source Clock Delay      (SCD):    5.405ns = ( 10.405 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=945, routed)         1.802    10.405    WRAPPER/CPU/MW_IR_reg/loop1[28].dff/q_reg_49
    SLICE_X31Y29         FDCE                                         r  WRAPPER/CPU/MW_IR_reg/loop1[28].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDCE (Prop_fdce_C_Q)         0.459    10.864 r  WRAPPER/CPU/MW_IR_reg/loop1[28].dff/q_reg/Q
                         net (fo=39, routed)          1.035    11.898    WRAPPER/CPU/MW_IR_reg/loop1[23].dff/q_reg_3[1]
    SLICE_X32Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.022 r  WRAPPER/CPU/MW_IR_reg/loop1[23].dff/q_i_6__40/O
                         net (fo=19, routed)          0.766    12.789    WRAPPER/CPU/DX_IR_reg/loop1[22].dff/q_i_7__27_2
    SLICE_X29Y26         LUT6 (Prop_lut6_I5_O)        0.124    12.913 r  WRAPPER/CPU/DX_IR_reg/loop1[22].dff/q_i_11__15/O
                         net (fo=2, routed)           0.310    13.222    WRAPPER/CPU/DX_IR_reg/loop1[28].dff/q_i_75_3
    SLICE_X31Y26         LUT5 (Prop_lut5_I4_O)        0.124    13.346 r  WRAPPER/CPU/DX_IR_reg/loop1[28].dff/q_i_98/O
                         net (fo=2, routed)           0.605    13.951    WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_11__7
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.124    14.075 r  WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_75/O
                         net (fo=47, routed)          0.910    14.985    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_16__5_2
    SLICE_X33Y28         LUT6 (Prop_lut6_I2_O)        0.124    15.109 r  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_92/O
                         net (fo=1, routed)           0.891    16.000    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_37__0_1
    SLICE_X28Y25         LUT5 (Prop_lut5_I1_O)        0.124    16.124 f  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_67/O
                         net (fo=3, routed)           0.452    16.576    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_67_n_0
    SLICE_X29Y24         LUT3 (Prop_lut3_I2_O)        0.124    16.700 f  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_70/O
                         net (fo=2, routed)           0.719    17.419    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_70_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I1_O)        0.124    17.543 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_38/O
                         net (fo=5, routed)           0.821    18.363    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_38_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I5_O)        0.124    18.487 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_4__16/O
                         net (fo=4, routed)           0.485    18.972    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_4__16_n_0
    SLICE_X26Y22         LUT6 (Prop_lut6_I3_O)        0.124    19.096 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_3__24/O
                         net (fo=2, routed)           0.612    19.708    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_3__24_n_0
    SLICE_X25Y23         LUT2 (Prop_lut2_I1_O)        0.124    19.832 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_7__3/O
                         net (fo=1, routed)           0.838    20.670    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_7__3_n_0
    SLICE_X25Y25         LUT6 (Prop_lut6_I4_O)        0.124    20.794 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_2__70/O
                         net (fo=145, routed)         0.871    21.665    WRAPPER/CPU/PC_reg/loop1[22].dff/q_reg_3
    SLICE_X20Y27         LUT6 (Prop_lut6_I3_O)        0.124    21.789 r  WRAPPER/CPU/PC_reg/loop1[22].dff/q_i_3__47/O
                         net (fo=1, routed)           0.592    22.381    WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg_86
    SLICE_X21Y27         LUT6 (Prop_lut6_I5_O)        0.124    22.505 r  WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_i_1__17/O
                         net (fo=1, routed)           0.000    22.505    WRAPPER/CPU/PC_reg/loop1[22].dff/q_reg_1
    SLICE_X21Y27         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[22].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=945, routed)         1.675    20.097    WRAPPER/CPU/PC_reg/loop1[22].dff/q_reg_2
    SLICE_X21Y27         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[22].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.365    
                         clock uncertainty           -0.035    20.329    
    SLICE_X21Y27         FDCE (Setup_fdce_C_D)        0.032    20.361    WRAPPER/CPU/PC_reg/loop1[22].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.361    
                         arrival time                         -22.505    
  -------------------------------------------------------------------
                         slack                                 -2.144    

Slack (VIOLATED) :        -2.087ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/MW_IR_reg/loop1[28].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/FD_PC_reg/loop1[6].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        12.045ns  (logic 2.195ns (18.223%)  route 9.850ns (81.777%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.096ns = ( 20.096 - 15.000 ) 
    Source Clock Delay      (SCD):    5.405ns = ( 10.405 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=945, routed)         1.802    10.405    WRAPPER/CPU/MW_IR_reg/loop1[28].dff/q_reg_49
    SLICE_X31Y29         FDCE                                         r  WRAPPER/CPU/MW_IR_reg/loop1[28].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDCE (Prop_fdce_C_Q)         0.459    10.864 r  WRAPPER/CPU/MW_IR_reg/loop1[28].dff/q_reg/Q
                         net (fo=39, routed)          1.035    11.898    WRAPPER/CPU/MW_IR_reg/loop1[23].dff/q_reg_3[1]
    SLICE_X32Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.022 r  WRAPPER/CPU/MW_IR_reg/loop1[23].dff/q_i_6__40/O
                         net (fo=19, routed)          0.766    12.789    WRAPPER/CPU/DX_IR_reg/loop1[22].dff/q_i_7__27_2
    SLICE_X29Y26         LUT6 (Prop_lut6_I5_O)        0.124    12.913 r  WRAPPER/CPU/DX_IR_reg/loop1[22].dff/q_i_11__15/O
                         net (fo=2, routed)           0.310    13.222    WRAPPER/CPU/DX_IR_reg/loop1[28].dff/q_i_75_3
    SLICE_X31Y26         LUT5 (Prop_lut5_I4_O)        0.124    13.346 r  WRAPPER/CPU/DX_IR_reg/loop1[28].dff/q_i_98/O
                         net (fo=2, routed)           0.605    13.951    WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_11__7
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.124    14.075 r  WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_75/O
                         net (fo=47, routed)          0.910    14.985    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_16__5_2
    SLICE_X33Y28         LUT6 (Prop_lut6_I2_O)        0.124    15.109 r  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_92/O
                         net (fo=1, routed)           0.891    16.000    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_37__0_1
    SLICE_X28Y25         LUT5 (Prop_lut5_I1_O)        0.124    16.124 f  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_67/O
                         net (fo=3, routed)           0.452    16.576    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_67_n_0
    SLICE_X29Y24         LUT3 (Prop_lut3_I2_O)        0.124    16.700 f  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_70/O
                         net (fo=2, routed)           0.719    17.419    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_70_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I1_O)        0.124    17.543 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_38/O
                         net (fo=5, routed)           0.821    18.363    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_38_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I5_O)        0.124    18.487 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_4__16/O
                         net (fo=4, routed)           0.485    18.972    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_4__16_n_0
    SLICE_X26Y22         LUT6 (Prop_lut6_I3_O)        0.124    19.096 f  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_3__24/O
                         net (fo=2, routed)           0.612    19.708    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_3__24_n_0
    SLICE_X25Y23         LUT2 (Prop_lut2_I1_O)        0.124    19.832 f  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_7__3/O
                         net (fo=1, routed)           0.838    20.670    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_7__3_n_0
    SLICE_X25Y25         LUT6 (Prop_lut6_I4_O)        0.124    20.794 f  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_2__70/O
                         net (fo=145, routed)         0.657    21.452    WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg_109
    SLICE_X23Y25         LUT5 (Prop_lut5_I0_O)        0.124    21.576 f  WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_i_2__69/O
                         net (fo=48, routed)          0.750    22.326    WRAPPER/CPU/PC_reg/loop1[6].dff/q_reg_4
    SLICE_X21Y26         LUT3 (Prop_lut3_I2_O)        0.124    22.450 r  WRAPPER/CPU/PC_reg/loop1[6].dff/q_i_1__55/O
                         net (fo=1, routed)           0.000    22.450    WRAPPER/CPU/FD_PC_reg/loop1[6].dff/FD_PC_in[0]
    SLICE_X21Y26         FDCE                                         r  WRAPPER/CPU/FD_PC_reg/loop1[6].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=945, routed)         1.674    20.096    WRAPPER/CPU/FD_PC_reg/loop1[6].dff/q_reg_0
    SLICE_X21Y26         FDCE                                         r  WRAPPER/CPU/FD_PC_reg/loop1[6].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.364    
                         clock uncertainty           -0.035    20.328    
    SLICE_X21Y26         FDCE (Setup_fdce_C_D)        0.034    20.362    WRAPPER/CPU/FD_PC_reg/loop1[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.362    
                         arrival time                         -22.450    
  -------------------------------------------------------------------
                         slack                                 -2.087    

Slack (VIOLATED) :        -2.086ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/MW_IR_reg/loop1[28].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/DX_IR_reg/loop1[28].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        11.947ns  (logic 2.071ns (17.336%)  route 9.876ns (82.664%))
  Logic Levels:           13  (LUT2=2 LUT3=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns = ( 20.097 - 15.000 ) 
    Source Clock Delay      (SCD):    5.405ns = ( 10.405 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=945, routed)         1.802    10.405    WRAPPER/CPU/MW_IR_reg/loop1[28].dff/q_reg_49
    SLICE_X31Y29         FDCE                                         r  WRAPPER/CPU/MW_IR_reg/loop1[28].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDCE (Prop_fdce_C_Q)         0.459    10.864 r  WRAPPER/CPU/MW_IR_reg/loop1[28].dff/q_reg/Q
                         net (fo=39, routed)          1.035    11.898    WRAPPER/CPU/MW_IR_reg/loop1[23].dff/q_reg_3[1]
    SLICE_X32Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.022 r  WRAPPER/CPU/MW_IR_reg/loop1[23].dff/q_i_6__40/O
                         net (fo=19, routed)          0.766    12.789    WRAPPER/CPU/DX_IR_reg/loop1[22].dff/q_i_7__27_2
    SLICE_X29Y26         LUT6 (Prop_lut6_I5_O)        0.124    12.913 r  WRAPPER/CPU/DX_IR_reg/loop1[22].dff/q_i_11__15/O
                         net (fo=2, routed)           0.310    13.222    WRAPPER/CPU/DX_IR_reg/loop1[28].dff/q_i_75_3
    SLICE_X31Y26         LUT5 (Prop_lut5_I4_O)        0.124    13.346 r  WRAPPER/CPU/DX_IR_reg/loop1[28].dff/q_i_98/O
                         net (fo=2, routed)           0.605    13.951    WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_11__7
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.124    14.075 r  WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_75/O
                         net (fo=47, routed)          0.910    14.985    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_16__5_2
    SLICE_X33Y28         LUT6 (Prop_lut6_I2_O)        0.124    15.109 r  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_92/O
                         net (fo=1, routed)           0.891    16.000    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_37__0_1
    SLICE_X28Y25         LUT5 (Prop_lut5_I1_O)        0.124    16.124 f  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_67/O
                         net (fo=3, routed)           0.452    16.576    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_67_n_0
    SLICE_X29Y24         LUT3 (Prop_lut3_I2_O)        0.124    16.700 f  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_70/O
                         net (fo=2, routed)           0.719    17.419    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_70_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I1_O)        0.124    17.543 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_38/O
                         net (fo=5, routed)           0.821    18.363    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_38_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I5_O)        0.124    18.487 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_4__16/O
                         net (fo=4, routed)           0.485    18.972    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_4__16_n_0
    SLICE_X26Y22         LUT6 (Prop_lut6_I3_O)        0.124    19.096 f  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_3__24/O
                         net (fo=2, routed)           0.612    19.708    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_3__24_n_0
    SLICE_X25Y23         LUT2 (Prop_lut2_I1_O)        0.124    19.832 f  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_7__3/O
                         net (fo=1, routed)           0.838    20.670    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_7__3_n_0
    SLICE_X25Y25         LUT6 (Prop_lut6_I4_O)        0.124    20.794 f  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_2__70/O
                         net (fo=145, routed)         0.754    21.548    WRAPPER/CPU/FD_IR_reg/loop1[28].dff/q_reg_3
    SLICE_X27Y29         LUT2 (Prop_lut2_I1_O)        0.124    21.672 r  WRAPPER/CPU/FD_IR_reg/loop1[28].dff/q_i_1__210/O
                         net (fo=1, routed)           0.679    22.351    WRAPPER/CPU/DX_IR_reg/loop1[28].dff/DX_IR_in[0]
    SLICE_X28Y28         FDCE                                         r  WRAPPER/CPU/DX_IR_reg/loop1[28].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=945, routed)         1.675    20.097    WRAPPER/CPU/DX_IR_reg/loop1[28].dff/q_reg_25
    SLICE_X28Y28         FDCE                                         r  WRAPPER/CPU/DX_IR_reg/loop1[28].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.365    
                         clock uncertainty           -0.035    20.329    
    SLICE_X28Y28         FDCE (Setup_fdce_C_D)       -0.064    20.265    WRAPPER/CPU/DX_IR_reg/loop1[28].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.265    
                         arrival time                         -22.351    
  -------------------------------------------------------------------
                         slack                                 -2.086    

Slack (VIOLATED) :        -2.085ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/MW_IR_reg/loop1[28].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/PC_reg/loop1[20].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        12.043ns  (logic 2.195ns (18.226%)  route 9.848ns (81.774%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.096ns = ( 20.096 - 15.000 ) 
    Source Clock Delay      (SCD):    5.405ns = ( 10.405 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=945, routed)         1.802    10.405    WRAPPER/CPU/MW_IR_reg/loop1[28].dff/q_reg_49
    SLICE_X31Y29         FDCE                                         r  WRAPPER/CPU/MW_IR_reg/loop1[28].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDCE (Prop_fdce_C_Q)         0.459    10.864 r  WRAPPER/CPU/MW_IR_reg/loop1[28].dff/q_reg/Q
                         net (fo=39, routed)          1.035    11.898    WRAPPER/CPU/MW_IR_reg/loop1[23].dff/q_reg_3[1]
    SLICE_X32Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.022 r  WRAPPER/CPU/MW_IR_reg/loop1[23].dff/q_i_6__40/O
                         net (fo=19, routed)          0.766    12.789    WRAPPER/CPU/DX_IR_reg/loop1[22].dff/q_i_7__27_2
    SLICE_X29Y26         LUT6 (Prop_lut6_I5_O)        0.124    12.913 r  WRAPPER/CPU/DX_IR_reg/loop1[22].dff/q_i_11__15/O
                         net (fo=2, routed)           0.310    13.222    WRAPPER/CPU/DX_IR_reg/loop1[28].dff/q_i_75_3
    SLICE_X31Y26         LUT5 (Prop_lut5_I4_O)        0.124    13.346 r  WRAPPER/CPU/DX_IR_reg/loop1[28].dff/q_i_98/O
                         net (fo=2, routed)           0.605    13.951    WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_11__7
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.124    14.075 r  WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_75/O
                         net (fo=47, routed)          0.910    14.985    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_16__5_2
    SLICE_X33Y28         LUT6 (Prop_lut6_I2_O)        0.124    15.109 r  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_92/O
                         net (fo=1, routed)           0.891    16.000    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_37__0_1
    SLICE_X28Y25         LUT5 (Prop_lut5_I1_O)        0.124    16.124 f  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_67/O
                         net (fo=3, routed)           0.452    16.576    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_67_n_0
    SLICE_X29Y24         LUT3 (Prop_lut3_I2_O)        0.124    16.700 f  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_70/O
                         net (fo=2, routed)           0.719    17.419    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_70_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I1_O)        0.124    17.543 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_38/O
                         net (fo=5, routed)           0.821    18.363    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_38_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I5_O)        0.124    18.487 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_4__16/O
                         net (fo=4, routed)           0.485    18.972    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_4__16_n_0
    SLICE_X26Y22         LUT6 (Prop_lut6_I3_O)        0.124    19.096 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_3__24/O
                         net (fo=2, routed)           0.612    19.708    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_3__24_n_0
    SLICE_X25Y23         LUT2 (Prop_lut2_I1_O)        0.124    19.832 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_7__3/O
                         net (fo=1, routed)           0.838    20.670    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_7__3_n_0
    SLICE_X25Y25         LUT6 (Prop_lut6_I4_O)        0.124    20.794 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_2__70/O
                         net (fo=145, routed)         0.724    21.518    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_reg_1
    SLICE_X22Y25         LUT6 (Prop_lut6_I0_O)        0.124    21.642 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_3__53/O
                         net (fo=1, routed)           0.682    22.324    WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg_98
    SLICE_X17Y26         LUT6 (Prop_lut6_I5_O)        0.124    22.448 r  WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_i_1__23/O
                         net (fo=1, routed)           0.000    22.448    WRAPPER/CPU/PC_reg/loop1[20].dff/q_reg_3
    SLICE_X17Y26         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[20].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=945, routed)         1.674    20.096    WRAPPER/CPU/PC_reg/loop1[20].dff/q_reg_4
    SLICE_X17Y26         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[20].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.364    
                         clock uncertainty           -0.035    20.328    
    SLICE_X17Y26         FDCE (Setup_fdce_C_D)        0.034    20.362    WRAPPER/CPU/PC_reg/loop1[20].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.362    
                         arrival time                         -22.448    
  -------------------------------------------------------------------
                         slack                                 -2.085    

Slack (VIOLATED) :        -2.085ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/MW_IR_reg/loop1[28].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/FD_PC_reg/loop1[24].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        12.041ns  (logic 2.195ns (18.229%)  route 9.846ns (81.770%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.096ns = ( 20.096 - 15.000 ) 
    Source Clock Delay      (SCD):    5.405ns = ( 10.405 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=945, routed)         1.802    10.405    WRAPPER/CPU/MW_IR_reg/loop1[28].dff/q_reg_49
    SLICE_X31Y29         FDCE                                         r  WRAPPER/CPU/MW_IR_reg/loop1[28].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDCE (Prop_fdce_C_Q)         0.459    10.864 r  WRAPPER/CPU/MW_IR_reg/loop1[28].dff/q_reg/Q
                         net (fo=39, routed)          1.035    11.898    WRAPPER/CPU/MW_IR_reg/loop1[23].dff/q_reg_3[1]
    SLICE_X32Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.022 r  WRAPPER/CPU/MW_IR_reg/loop1[23].dff/q_i_6__40/O
                         net (fo=19, routed)          0.766    12.789    WRAPPER/CPU/DX_IR_reg/loop1[22].dff/q_i_7__27_2
    SLICE_X29Y26         LUT6 (Prop_lut6_I5_O)        0.124    12.913 r  WRAPPER/CPU/DX_IR_reg/loop1[22].dff/q_i_11__15/O
                         net (fo=2, routed)           0.310    13.222    WRAPPER/CPU/DX_IR_reg/loop1[28].dff/q_i_75_3
    SLICE_X31Y26         LUT5 (Prop_lut5_I4_O)        0.124    13.346 r  WRAPPER/CPU/DX_IR_reg/loop1[28].dff/q_i_98/O
                         net (fo=2, routed)           0.605    13.951    WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_11__7
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.124    14.075 r  WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_75/O
                         net (fo=47, routed)          0.910    14.985    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_16__5_2
    SLICE_X33Y28         LUT6 (Prop_lut6_I2_O)        0.124    15.109 r  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_92/O
                         net (fo=1, routed)           0.891    16.000    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_37__0_1
    SLICE_X28Y25         LUT5 (Prop_lut5_I1_O)        0.124    16.124 f  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_67/O
                         net (fo=3, routed)           0.452    16.576    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_67_n_0
    SLICE_X29Y24         LUT3 (Prop_lut3_I2_O)        0.124    16.700 f  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_70/O
                         net (fo=2, routed)           0.719    17.419    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_70_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I1_O)        0.124    17.543 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_38/O
                         net (fo=5, routed)           0.821    18.363    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_38_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I5_O)        0.124    18.487 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_4__16/O
                         net (fo=4, routed)           0.485    18.972    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_4__16_n_0
    SLICE_X26Y22         LUT6 (Prop_lut6_I3_O)        0.124    19.096 f  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_3__24/O
                         net (fo=2, routed)           0.612    19.708    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_3__24_n_0
    SLICE_X25Y23         LUT2 (Prop_lut2_I1_O)        0.124    19.832 f  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_7__3/O
                         net (fo=1, routed)           0.838    20.670    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_7__3_n_0
    SLICE_X25Y25         LUT6 (Prop_lut6_I4_O)        0.124    20.794 f  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_2__70/O
                         net (fo=145, routed)         0.657    21.452    WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg_109
    SLICE_X23Y25         LUT5 (Prop_lut5_I0_O)        0.124    21.576 f  WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_i_2__69/O
                         net (fo=48, routed)          0.746    22.322    WRAPPER/CPU/PC_reg/loop1[7].dff/q_reg_15
    SLICE_X21Y26         LUT3 (Prop_lut3_I2_O)        0.124    22.446 r  WRAPPER/CPU/PC_reg/loop1[7].dff/q_i_1__38/O
                         net (fo=1, routed)           0.000    22.446    WRAPPER/CPU/FD_PC_reg/loop1[24].dff/FD_PC_in[0]
    SLICE_X21Y26         FDCE                                         r  WRAPPER/CPU/FD_PC_reg/loop1[24].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=945, routed)         1.674    20.096    WRAPPER/CPU/FD_PC_reg/loop1[24].dff/q_reg_0
    SLICE_X21Y26         FDCE                                         r  WRAPPER/CPU/FD_PC_reg/loop1[24].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.364    
                         clock uncertainty           -0.035    20.328    
    SLICE_X21Y26         FDCE (Setup_fdce_C_D)        0.032    20.360    WRAPPER/CPU/FD_PC_reg/loop1[24].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.360    
                         arrival time                         -22.446    
  -------------------------------------------------------------------
                         slack                                 -2.085    

Slack (VIOLATED) :        -2.063ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/MW_IR_reg/loop1[28].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/PC_reg/loop1[19].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        12.022ns  (logic 2.195ns (18.258%)  route 9.827ns (81.742%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns = ( 20.099 - 15.000 ) 
    Source Clock Delay      (SCD):    5.405ns = ( 10.405 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=945, routed)         1.802    10.405    WRAPPER/CPU/MW_IR_reg/loop1[28].dff/q_reg_49
    SLICE_X31Y29         FDCE                                         r  WRAPPER/CPU/MW_IR_reg/loop1[28].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDCE (Prop_fdce_C_Q)         0.459    10.864 r  WRAPPER/CPU/MW_IR_reg/loop1[28].dff/q_reg/Q
                         net (fo=39, routed)          1.035    11.898    WRAPPER/CPU/MW_IR_reg/loop1[23].dff/q_reg_3[1]
    SLICE_X32Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.022 r  WRAPPER/CPU/MW_IR_reg/loop1[23].dff/q_i_6__40/O
                         net (fo=19, routed)          0.766    12.789    WRAPPER/CPU/DX_IR_reg/loop1[22].dff/q_i_7__27_2
    SLICE_X29Y26         LUT6 (Prop_lut6_I5_O)        0.124    12.913 r  WRAPPER/CPU/DX_IR_reg/loop1[22].dff/q_i_11__15/O
                         net (fo=2, routed)           0.310    13.222    WRAPPER/CPU/DX_IR_reg/loop1[28].dff/q_i_75_3
    SLICE_X31Y26         LUT5 (Prop_lut5_I4_O)        0.124    13.346 r  WRAPPER/CPU/DX_IR_reg/loop1[28].dff/q_i_98/O
                         net (fo=2, routed)           0.605    13.951    WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_11__7
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.124    14.075 r  WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_75/O
                         net (fo=47, routed)          0.910    14.985    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_16__5_2
    SLICE_X33Y28         LUT6 (Prop_lut6_I2_O)        0.124    15.109 r  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_92/O
                         net (fo=1, routed)           0.891    16.000    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_37__0_1
    SLICE_X28Y25         LUT5 (Prop_lut5_I1_O)        0.124    16.124 f  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_67/O
                         net (fo=3, routed)           0.452    16.576    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_67_n_0
    SLICE_X29Y24         LUT3 (Prop_lut3_I2_O)        0.124    16.700 f  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_70/O
                         net (fo=2, routed)           0.719    17.419    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_70_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I1_O)        0.124    17.543 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_38/O
                         net (fo=5, routed)           0.821    18.363    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_38_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I5_O)        0.124    18.487 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_4__16/O
                         net (fo=4, routed)           0.485    18.972    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_4__16_n_0
    SLICE_X26Y22         LUT6 (Prop_lut6_I3_O)        0.124    19.096 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_3__24/O
                         net (fo=2, routed)           0.612    19.708    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_3__24_n_0
    SLICE_X25Y23         LUT2 (Prop_lut2_I1_O)        0.124    19.832 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_7__3/O
                         net (fo=1, routed)           0.838    20.670    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_7__3_n_0
    SLICE_X25Y25         LUT6 (Prop_lut6_I4_O)        0.124    20.794 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_2__70/O
                         net (fo=145, routed)         0.982    21.776    WRAPPER/CPU/PC_reg/loop1[19].dff/q_reg_4
    SLICE_X25Y29         LUT6 (Prop_lut6_I3_O)        0.124    21.900 r  WRAPPER/CPU/PC_reg/loop1[19].dff/q_i_3__46/O
                         net (fo=1, routed)           0.403    22.303    WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg_84
    SLICE_X25Y29         LUT6 (Prop_lut6_I2_O)        0.124    22.427 r  WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_i_1__16_comp/O
                         net (fo=1, routed)           0.000    22.427    WRAPPER/CPU/PC_reg/loop1[19].dff/q_reg_2
    SLICE_X25Y29         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[19].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=945, routed)         1.677    20.099    WRAPPER/CPU/PC_reg/loop1[19].dff/q_reg_3
    SLICE_X25Y29         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[19].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.367    
                         clock uncertainty           -0.035    20.331    
    SLICE_X25Y29         FDCE (Setup_fdce_C_D)        0.032    20.363    WRAPPER/CPU/PC_reg/loop1[19].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.363    
                         arrival time                         -22.427    
  -------------------------------------------------------------------
                         slack                                 -2.063    

Slack (VIOLATED) :        -2.054ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/MW_IR_reg/loop1[28].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/PC_reg/loop1[13].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        12.013ns  (logic 2.195ns (18.272%)  route 9.818ns (81.728%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.096ns = ( 20.096 - 15.000 ) 
    Source Clock Delay      (SCD):    5.405ns = ( 10.405 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=945, routed)         1.802    10.405    WRAPPER/CPU/MW_IR_reg/loop1[28].dff/q_reg_49
    SLICE_X31Y29         FDCE                                         r  WRAPPER/CPU/MW_IR_reg/loop1[28].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDCE (Prop_fdce_C_Q)         0.459    10.864 r  WRAPPER/CPU/MW_IR_reg/loop1[28].dff/q_reg/Q
                         net (fo=39, routed)          1.035    11.898    WRAPPER/CPU/MW_IR_reg/loop1[23].dff/q_reg_3[1]
    SLICE_X32Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.022 r  WRAPPER/CPU/MW_IR_reg/loop1[23].dff/q_i_6__40/O
                         net (fo=19, routed)          0.766    12.789    WRAPPER/CPU/DX_IR_reg/loop1[22].dff/q_i_7__27_2
    SLICE_X29Y26         LUT6 (Prop_lut6_I5_O)        0.124    12.913 r  WRAPPER/CPU/DX_IR_reg/loop1[22].dff/q_i_11__15/O
                         net (fo=2, routed)           0.310    13.222    WRAPPER/CPU/DX_IR_reg/loop1[28].dff/q_i_75_3
    SLICE_X31Y26         LUT5 (Prop_lut5_I4_O)        0.124    13.346 r  WRAPPER/CPU/DX_IR_reg/loop1[28].dff/q_i_98/O
                         net (fo=2, routed)           0.605    13.951    WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_11__7
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.124    14.075 r  WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_75/O
                         net (fo=47, routed)          0.910    14.985    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_16__5_2
    SLICE_X33Y28         LUT6 (Prop_lut6_I2_O)        0.124    15.109 r  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_92/O
                         net (fo=1, routed)           0.891    16.000    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_37__0_1
    SLICE_X28Y25         LUT5 (Prop_lut5_I1_O)        0.124    16.124 f  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_67/O
                         net (fo=3, routed)           0.452    16.576    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_67_n_0
    SLICE_X29Y24         LUT3 (Prop_lut3_I2_O)        0.124    16.700 f  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_70/O
                         net (fo=2, routed)           0.719    17.419    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_70_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I1_O)        0.124    17.543 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_38/O
                         net (fo=5, routed)           0.821    18.363    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_38_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I5_O)        0.124    18.487 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_4__16/O
                         net (fo=4, routed)           0.485    18.972    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_4__16_n_0
    SLICE_X26Y22         LUT6 (Prop_lut6_I3_O)        0.124    19.096 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_3__24/O
                         net (fo=2, routed)           0.612    19.708    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_3__24_n_0
    SLICE_X25Y23         LUT2 (Prop_lut2_I1_O)        0.124    19.832 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_7__3/O
                         net (fo=1, routed)           0.838    20.670    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_7__3_n_0
    SLICE_X25Y25         LUT6 (Prop_lut6_I4_O)        0.124    20.794 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_2__70/O
                         net (fo=145, routed)         0.967    21.761    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_reg_1
    SLICE_X18Y26         LUT6 (Prop_lut6_I0_O)        0.124    21.885 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_3__34/O
                         net (fo=1, routed)           0.409    22.294    WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg_46
    SLICE_X16Y26         LUT6 (Prop_lut6_I2_O)        0.124    22.418 r  WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_i_1__3_comp/O
                         net (fo=1, routed)           0.000    22.418    WRAPPER/CPU/PC_reg/loop1[13].dff/q_reg_2
    SLICE_X16Y26         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[13].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=945, routed)         1.674    20.096    WRAPPER/CPU/PC_reg/loop1[13].dff/q_reg_3
    SLICE_X16Y26         FDCE                                         r  WRAPPER/CPU/PC_reg/loop1[13].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.364    
                         clock uncertainty           -0.035    20.328    
    SLICE_X16Y26         FDCE (Setup_fdce_C_D)        0.035    20.363    WRAPPER/CPU/PC_reg/loop1[13].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.363    
                         arrival time                         -22.418    
  -------------------------------------------------------------------
                         slack                                 -2.054    

Slack (VIOLATED) :        -2.038ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/MW_IR_reg/loop1[28].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/FD_PC_reg/loop1[7].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        12.040ns  (logic 2.190ns (18.189%)  route 9.850ns (81.811%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.096ns = ( 20.096 - 15.000 ) 
    Source Clock Delay      (SCD):    5.405ns = ( 10.405 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=945, routed)         1.802    10.405    WRAPPER/CPU/MW_IR_reg/loop1[28].dff/q_reg_49
    SLICE_X31Y29         FDCE                                         r  WRAPPER/CPU/MW_IR_reg/loop1[28].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDCE (Prop_fdce_C_Q)         0.459    10.864 r  WRAPPER/CPU/MW_IR_reg/loop1[28].dff/q_reg/Q
                         net (fo=39, routed)          1.035    11.898    WRAPPER/CPU/MW_IR_reg/loop1[23].dff/q_reg_3[1]
    SLICE_X32Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.022 r  WRAPPER/CPU/MW_IR_reg/loop1[23].dff/q_i_6__40/O
                         net (fo=19, routed)          0.766    12.789    WRAPPER/CPU/DX_IR_reg/loop1[22].dff/q_i_7__27_2
    SLICE_X29Y26         LUT6 (Prop_lut6_I5_O)        0.124    12.913 r  WRAPPER/CPU/DX_IR_reg/loop1[22].dff/q_i_11__15/O
                         net (fo=2, routed)           0.310    13.222    WRAPPER/CPU/DX_IR_reg/loop1[28].dff/q_i_75_3
    SLICE_X31Y26         LUT5 (Prop_lut5_I4_O)        0.124    13.346 r  WRAPPER/CPU/DX_IR_reg/loop1[28].dff/q_i_98/O
                         net (fo=2, routed)           0.605    13.951    WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_11__7
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.124    14.075 r  WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_75/O
                         net (fo=47, routed)          0.910    14.985    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_16__5_2
    SLICE_X33Y28         LUT6 (Prop_lut6_I2_O)        0.124    15.109 r  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_92/O
                         net (fo=1, routed)           0.891    16.000    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_37__0_1
    SLICE_X28Y25         LUT5 (Prop_lut5_I1_O)        0.124    16.124 f  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_67/O
                         net (fo=3, routed)           0.452    16.576    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_67_n_0
    SLICE_X29Y24         LUT3 (Prop_lut3_I2_O)        0.124    16.700 f  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_70/O
                         net (fo=2, routed)           0.719    17.419    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_70_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I1_O)        0.124    17.543 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_38/O
                         net (fo=5, routed)           0.821    18.363    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_38_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I5_O)        0.124    18.487 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_4__16/O
                         net (fo=4, routed)           0.485    18.972    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_4__16_n_0
    SLICE_X26Y22         LUT6 (Prop_lut6_I3_O)        0.124    19.096 f  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_3__24/O
                         net (fo=2, routed)           0.612    19.708    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_3__24_n_0
    SLICE_X25Y23         LUT2 (Prop_lut2_I1_O)        0.124    19.832 f  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_7__3/O
                         net (fo=1, routed)           0.838    20.670    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_7__3_n_0
    SLICE_X25Y25         LUT6 (Prop_lut6_I4_O)        0.124    20.794 f  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_2__70/O
                         net (fo=145, routed)         0.657    21.452    WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg_109
    SLICE_X23Y25         LUT5 (Prop_lut5_I0_O)        0.124    21.576 f  WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_i_2__69/O
                         net (fo=48, routed)          0.750    22.326    WRAPPER/CPU/PC_reg/loop1[6].dff/q_reg_4
    SLICE_X21Y26         LUT4 (Prop_lut4_I3_O)        0.119    22.445 r  WRAPPER/CPU/PC_reg/loop1[6].dff/q_i_1__56/O
                         net (fo=1, routed)           0.000    22.445    WRAPPER/CPU/FD_PC_reg/loop1[7].dff/FD_PC_in[0]
    SLICE_X21Y26         FDCE                                         r  WRAPPER/CPU/FD_PC_reg/loop1[7].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=945, routed)         1.674    20.096    WRAPPER/CPU/FD_PC_reg/loop1[7].dff/q_reg_0
    SLICE_X21Y26         FDCE                                         r  WRAPPER/CPU/FD_PC_reg/loop1[7].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.364    
                         clock uncertainty           -0.035    20.328    
    SLICE_X21Y26         FDCE (Setup_fdce_C_D)        0.078    20.406    WRAPPER/CPU/FD_PC_reg/loop1[7].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.406    
                         arrival time                         -22.445    
  -------------------------------------------------------------------
                         slack                                 -2.038    

Slack (VIOLATED) :        -2.033ns  (required time - arrival time)
  Source:                 WRAPPER/CPU/MW_IR_reg/loop1[28].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/FD_PC_reg/loop1[26].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        12.035ns  (logic 2.189ns (18.189%)  route 9.846ns (81.811%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.096ns = ( 20.096 - 15.000 ) 
    Source Clock Delay      (SCD):    5.405ns = ( 10.405 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=945, routed)         1.802    10.405    WRAPPER/CPU/MW_IR_reg/loop1[28].dff/q_reg_49
    SLICE_X31Y29         FDCE                                         r  WRAPPER/CPU/MW_IR_reg/loop1[28].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDCE (Prop_fdce_C_Q)         0.459    10.864 r  WRAPPER/CPU/MW_IR_reg/loop1[28].dff/q_reg/Q
                         net (fo=39, routed)          1.035    11.898    WRAPPER/CPU/MW_IR_reg/loop1[23].dff/q_reg_3[1]
    SLICE_X32Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.022 r  WRAPPER/CPU/MW_IR_reg/loop1[23].dff/q_i_6__40/O
                         net (fo=19, routed)          0.766    12.789    WRAPPER/CPU/DX_IR_reg/loop1[22].dff/q_i_7__27_2
    SLICE_X29Y26         LUT6 (Prop_lut6_I5_O)        0.124    12.913 r  WRAPPER/CPU/DX_IR_reg/loop1[22].dff/q_i_11__15/O
                         net (fo=2, routed)           0.310    13.222    WRAPPER/CPU/DX_IR_reg/loop1[28].dff/q_i_75_3
    SLICE_X31Y26         LUT5 (Prop_lut5_I4_O)        0.124    13.346 r  WRAPPER/CPU/DX_IR_reg/loop1[28].dff/q_i_98/O
                         net (fo=2, routed)           0.605    13.951    WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_11__7
    SLICE_X30Y25         LUT6 (Prop_lut6_I2_O)        0.124    14.075 r  WRAPPER/CPU/MW_IR_reg/loop1[27].dff/q_i_75/O
                         net (fo=47, routed)          0.910    14.985    WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_16__5_2
    SLICE_X33Y28         LUT6 (Prop_lut6_I2_O)        0.124    15.109 r  WRAPPER/CPU/XM_IR_reg/loop1[22].dff/q_i_92/O
                         net (fo=1, routed)           0.891    16.000    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_37__0_1
    SLICE_X28Y25         LUT5 (Prop_lut5_I1_O)        0.124    16.124 f  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_67/O
                         net (fo=3, routed)           0.452    16.576    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_67_n_0
    SLICE_X29Y24         LUT3 (Prop_lut3_I2_O)        0.124    16.700 f  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_70/O
                         net (fo=2, routed)           0.719    17.419    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_70_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I1_O)        0.124    17.543 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_38/O
                         net (fo=5, routed)           0.821    18.363    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_38_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I5_O)        0.124    18.487 r  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_4__16/O
                         net (fo=4, routed)           0.485    18.972    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_4__16_n_0
    SLICE_X26Y22         LUT6 (Prop_lut6_I3_O)        0.124    19.096 f  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_3__24/O
                         net (fo=2, routed)           0.612    19.708    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_3__24_n_0
    SLICE_X25Y23         LUT2 (Prop_lut2_I1_O)        0.124    19.832 f  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_7__3/O
                         net (fo=1, routed)           0.838    20.670    WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_7__3_n_0
    SLICE_X25Y25         LUT6 (Prop_lut6_I4_O)        0.124    20.794 f  WRAPPER/CPU/DX_IR_reg/loop1[16].dff/q_i_2__70/O
                         net (fo=145, routed)         0.657    21.452    WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_reg_109
    SLICE_X23Y25         LUT5 (Prop_lut5_I0_O)        0.124    21.576 f  WRAPPER/CPU/FD_IR_reg/loop1[27].dff/q_i_2__69/O
                         net (fo=48, routed)          0.746    22.322    WRAPPER/CPU/PC_reg/loop1[7].dff/q_reg_15
    SLICE_X21Y26         LUT5 (Prop_lut5_I4_O)        0.118    22.440 r  WRAPPER/CPU/PC_reg/loop1[7].dff/q_i_1__37/O
                         net (fo=1, routed)           0.000    22.440    WRAPPER/CPU/FD_PC_reg/loop1[26].dff/FD_PC_in[0]
    SLICE_X21Y26         FDCE                                         r  WRAPPER/CPU/FD_PC_reg/loop1[26].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=945, routed)         1.674    20.096    WRAPPER/CPU/FD_PC_reg/loop1[26].dff/q_reg_0
    SLICE_X21Y26         FDCE                                         r  WRAPPER/CPU/FD_PC_reg/loop1[26].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.364    
                         clock uncertainty           -0.035    20.328    
    SLICE_X21Y26         FDCE (Setup_fdce_C_D)        0.078    20.406    WRAPPER/CPU/FD_PC_reg/loop1[26].dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.406    
                         arrival time                         -22.440    
  -------------------------------------------------------------------
                         slack                                 -2.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 WRAPPER/CPU/XM_IR_reg/loop1[16].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/MW_IR_reg/loop1[16].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.202ns  (logic 0.146ns (72.314%)  route 0.056ns (27.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns = ( 7.065 - 5.000 ) 
    Source Clock Delay      (SCD):    1.548ns = ( 6.548 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=945, routed)         0.628     6.548    WRAPPER/CPU/XM_IR_reg/loop1[16].dff/q_reg_0
    SLICE_X33Y28         FDCE                                         r  WRAPPER/CPU/XM_IR_reg/loop1[16].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDCE (Prop_fdce_C_Q)         0.146     6.694 r  WRAPPER/CPU/XM_IR_reg/loop1[16].dff/q_reg/Q
                         net (fo=2, routed)           0.056     6.750    WRAPPER/CPU/MW_IR_reg/loop1[16].dff/XM_IR[0]
    SLICE_X33Y28         FDCE                                         r  WRAPPER/CPU/MW_IR_reg/loop1[16].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=945, routed)         0.900     7.065    WRAPPER/CPU/MW_IR_reg/loop1[16].dff/q_reg_0
    SLICE_X33Y28         FDCE                                         r  WRAPPER/CPU/MW_IR_reg/loop1[16].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.517     6.548    
    SLICE_X33Y28         FDCE (Hold_fdce_C_D)         0.082     6.630    WRAPPER/CPU/MW_IR_reg/loop1[16].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.630    
                         arrival time                           6.750    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 WRAPPER/CPU/XM_PC_reg/loop1[16].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/MW_PC_reg/loop1[16].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.266ns  (logic 0.146ns (54.836%)  route 0.120ns (45.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 7.063 - 5.000 ) 
    Source Clock Delay      (SCD):    1.544ns = ( 6.544 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=945, routed)         0.624     6.544    WRAPPER/CPU/XM_PC_reg/loop1[16].dff/q_reg_1
    SLICE_X39Y27         FDCE                                         r  WRAPPER/CPU/XM_PC_reg/loop1[16].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDCE (Prop_fdce_C_Q)         0.146     6.690 r  WRAPPER/CPU/XM_PC_reg/loop1[16].dff/q_reg/Q
                         net (fo=1, routed)           0.120     6.810    WRAPPER/CPU/MW_PC_reg/loop1[16].dff/q_reg_1
    SLICE_X35Y27         FDCE                                         r  WRAPPER/CPU/MW_PC_reg/loop1[16].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=945, routed)         0.898     7.063    WRAPPER/CPU/MW_PC_reg/loop1[16].dff/q_reg_2
    SLICE_X35Y27         FDCE                                         r  WRAPPER/CPU/MW_PC_reg/loop1[16].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.483     6.580    
    SLICE_X35Y27         FDCE (Hold_fdce_C_D)         0.077     6.657    WRAPPER/CPU/MW_PC_reg/loop1[16].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.657    
                         arrival time                           6.810    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 WRAPPER/CPU/XM_PC_reg/loop1[19].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/MW_PC_reg/loop1[19].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.265ns  (logic 0.146ns (55.192%)  route 0.119ns (44.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns = ( 7.067 - 5.000 ) 
    Source Clock Delay      (SCD):    1.550ns = ( 6.550 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=945, routed)         0.630     6.550    WRAPPER/CPU/XM_PC_reg/loop1[19].dff/q_reg_1
    SLICE_X28Y30         FDCE                                         r  WRAPPER/CPU/XM_PC_reg/loop1[19].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDCE (Prop_fdce_C_Q)         0.146     6.696 r  WRAPPER/CPU/XM_PC_reg/loop1[19].dff/q_reg/Q
                         net (fo=1, routed)           0.119     6.814    WRAPPER/CPU/MW_PC_reg/loop1[19].dff/q_reg_1
    SLICE_X31Y30         FDCE                                         r  WRAPPER/CPU/MW_PC_reg/loop1[19].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=945, routed)         0.902     7.067    WRAPPER/CPU/MW_PC_reg/loop1[19].dff/q_reg_2
    SLICE_X31Y30         FDCE                                         r  WRAPPER/CPU/MW_PC_reg/loop1[19].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.483     6.584    
    SLICE_X31Y30         FDCE (Hold_fdce_C_D)         0.077     6.661    WRAPPER/CPU/MW_PC_reg/loop1[19].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.661    
                         arrival time                           6.814    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 reset_debouncer/u1/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_debouncer/u1/slow_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=945, routed)         0.639     1.559    reset_debouncer/u1/clk
    SLICE_X15Y39         FDRE                                         r  reset_debouncer/u1/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  reset_debouncer/u1/counter_reg[20]/Q
                         net (fo=3, routed)           0.103     1.803    reset_debouncer/u1/counter_reg[20]
    SLICE_X14Y39         LUT6 (Prop_lut6_I3_O)        0.045     1.848 r  reset_debouncer/u1/slow_clk_i_1/O
                         net (fo=1, routed)           0.000     1.848    reset_debouncer/u1/slow_clk_i_1_n_0
    SLICE_X14Y39         FDRE                                         r  reset_debouncer/u1/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=945, routed)         0.914     2.079    reset_debouncer/u1/clk
    SLICE_X14Y39         FDRE                                         r  reset_debouncer/u1/slow_clk_reg/C
                         clock pessimism             -0.507     1.572    
    SLICE_X14Y39         FDRE (Hold_fdre_C_D)         0.121     1.693    reset_debouncer/u1/slow_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 WRAPPER/CPU/XM_PC_reg/loop1[7].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/MW_PC_reg/loop1[7].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.247ns  (logic 0.146ns (59.051%)  route 0.101ns (40.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns = ( 7.064 - 5.000 ) 
    Source Clock Delay      (SCD):    1.548ns = ( 6.548 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=945, routed)         0.628     6.548    WRAPPER/CPU/XM_PC_reg/loop1[7].dff/q_reg_1
    SLICE_X33Y21         FDCE                                         r  WRAPPER/CPU/XM_PC_reg/loop1[7].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDCE (Prop_fdce_C_Q)         0.146     6.694 r  WRAPPER/CPU/XM_PC_reg/loop1[7].dff/q_reg/Q
                         net (fo=1, routed)           0.101     6.795    WRAPPER/CPU/MW_PC_reg/loop1[7].dff/q_reg_1
    SLICE_X31Y22         FDCE                                         r  WRAPPER/CPU/MW_PC_reg/loop1[7].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=945, routed)         0.899     7.064    WRAPPER/CPU/MW_PC_reg/loop1[7].dff/q_reg_2
    SLICE_X31Y22         FDCE                                         r  WRAPPER/CPU/MW_PC_reg/loop1[7].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.503     6.561    
    SLICE_X31Y22         FDCE (Hold_fdce_C_D)         0.073     6.634    WRAPPER/CPU/MW_PC_reg/loop1[7].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.634    
                         arrival time                           6.795    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 WRAPPER/CPU/FD_PC_reg/loop1[25].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/DX_PC_reg/loop1[25].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.276ns  (logic 0.191ns (69.220%)  route 0.085ns (30.780%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns = ( 7.064 - 5.000 ) 
    Source Clock Delay      (SCD):    1.546ns = ( 6.546 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=945, routed)         0.626     6.546    WRAPPER/CPU/FD_PC_reg/loop1[25].dff/q_reg_0
    SLICE_X24Y24         FDCE                                         r  WRAPPER/CPU/FD_PC_reg/loop1[25].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDCE (Prop_fdce_C_Q)         0.146     6.692 r  WRAPPER/CPU/FD_PC_reg/loop1[25].dff/q_reg/Q
                         net (fo=1, routed)           0.085     6.777    WRAPPER/CPU/FD_PC_reg/loop1[25].dff/q_reg_n_0
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.045     6.822 r  WRAPPER/CPU/FD_PC_reg/loop1[25].dff/q_i_1__190/O
                         net (fo=1, routed)           0.000     6.822    WRAPPER/CPU/DX_PC_reg/loop1[25].dff/DX_PC_in[0]
    SLICE_X25Y24         FDCE                                         r  WRAPPER/CPU/DX_PC_reg/loop1[25].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=945, routed)         0.899     7.064    WRAPPER/CPU/DX_PC_reg/loop1[25].dff/q_reg_2
    SLICE_X25Y24         FDCE                                         r  WRAPPER/CPU/DX_PC_reg/loop1[25].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.505     6.559    
    SLICE_X25Y24         FDCE (Hold_fdce_C_D)         0.099     6.658    WRAPPER/CPU/DX_PC_reg/loop1[25].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.658    
                         arrival time                           6.822    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 WRAPPER/CPU/FD_PC_reg/loop1[10].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/DX_PC_reg/loop1[10].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.305ns  (logic 0.191ns (62.569%)  route 0.114ns (37.431%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns = ( 7.064 - 5.000 ) 
    Source Clock Delay      (SCD):    1.547ns = ( 6.547 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=945, routed)         0.627     6.547    WRAPPER/CPU/FD_PC_reg/loop1[10].dff/q_reg_0
    SLICE_X20Y24         FDCE                                         r  WRAPPER/CPU/FD_PC_reg/loop1[10].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y24         FDCE (Prop_fdce_C_Q)         0.146     6.693 r  WRAPPER/CPU/FD_PC_reg/loop1[10].dff/q_reg/Q
                         net (fo=1, routed)           0.114     6.807    WRAPPER/CPU/FD_PC_reg/loop1[10].dff/q_reg_n_0
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.045     6.852 r  WRAPPER/CPU/FD_PC_reg/loop1[10].dff/q_i_1__175/O
                         net (fo=1, routed)           0.000     6.852    WRAPPER/CPU/DX_PC_reg/loop1[10].dff/DX_PC_in[0]
    SLICE_X25Y24         FDCE                                         r  WRAPPER/CPU/DX_PC_reg/loop1[10].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=945, routed)         0.899     7.064    WRAPPER/CPU/DX_PC_reg/loop1[10].dff/q_reg_3
    SLICE_X25Y24         FDCE                                         r  WRAPPER/CPU/DX_PC_reg/loop1[10].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.483     6.581    
    SLICE_X25Y24         FDCE (Hold_fdce_C_D)         0.098     6.679    WRAPPER/CPU/DX_PC_reg/loop1[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.679    
                         arrival time                           6.852    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 WRAPPER/CPU/XM_IR_reg/loop1[19].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/MW_IR_reg/loop1[19].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.274ns  (logic 0.146ns (53.310%)  route 0.128ns (46.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 7.063 - 5.000 ) 
    Source Clock Delay      (SCD):    1.548ns = ( 6.548 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=945, routed)         0.628     6.548    WRAPPER/CPU/XM_IR_reg/loop1[19].dff/q_reg_0
    SLICE_X32Y27         FDCE                                         r  WRAPPER/CPU/XM_IR_reg/loop1[19].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDCE (Prop_fdce_C_Q)         0.146     6.694 r  WRAPPER/CPU/XM_IR_reg/loop1[19].dff/q_reg/Q
                         net (fo=2, routed)           0.128     6.822    WRAPPER/CPU/MW_IR_reg/loop1[19].dff/XM_IR[0]
    SLICE_X34Y27         FDCE                                         r  WRAPPER/CPU/MW_IR_reg/loop1[19].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=945, routed)         0.898     7.063    WRAPPER/CPU/MW_IR_reg/loop1[19].dff/q_reg_0
    SLICE_X34Y27         FDCE                                         r  WRAPPER/CPU/MW_IR_reg/loop1[19].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.483     6.580    
    SLICE_X34Y27         FDCE (Hold_fdce_C_D)         0.063     6.643    WRAPPER/CPU/MW_IR_reg/loop1[19].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.643    
                         arrival time                           6.822    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 WRAPPER/CPU/XM_PC_reg/loop1[0].dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WRAPPER/CPU/MW_PC_reg/loop1[0].dff/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.265ns  (logic 0.146ns (55.091%)  route 0.119ns (44.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 7.063 - 5.000 ) 
    Source Clock Delay      (SCD):    1.547ns = ( 6.547 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=945, routed)         0.627     6.547    WRAPPER/CPU/XM_PC_reg/loop1[0].dff/q_reg_1
    SLICE_X36Y27         FDCE                                         r  WRAPPER/CPU/XM_PC_reg/loop1[0].dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDCE (Prop_fdce_C_Q)         0.146     6.693 r  WRAPPER/CPU/XM_PC_reg/loop1[0].dff/q_reg/Q
                         net (fo=1, routed)           0.119     6.812    WRAPPER/CPU/MW_PC_reg/loop1[0].dff/q_reg_1
    SLICE_X37Y27         FDCE                                         r  WRAPPER/CPU/MW_PC_reg/loop1[0].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=945, routed)         0.898     7.063    WRAPPER/CPU/MW_PC_reg/loop1[0].dff/q_reg_2
    SLICE_X37Y27         FDCE                                         r  WRAPPER/CPU/MW_PC_reg/loop1[0].dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.503     6.560    
    SLICE_X37Y27         FDCE (Hold_fdce_C_D)         0.073     6.633    WRAPPER/CPU/MW_PC_reg/loop1[0].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.633    
                         arrival time                           6.812    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 increment_score_debouncer/u1/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            increment_score_debouncer/u1/slow_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.306%)  route 0.099ns (34.694%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=945, routed)         0.638     1.558    increment_score_debouncer/u1/clk
    SLICE_X18Y39         FDRE                                         r  increment_score_debouncer/u1/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  increment_score_debouncer/u1/counter_reg[20]/Q
                         net (fo=3, routed)           0.099     1.798    increment_score_debouncer/u1/counter_reg[20]
    SLICE_X19Y39         LUT6 (Prop_lut6_I3_O)        0.045     1.843 r  increment_score_debouncer/u1/slow_clk_i_1__0/O
                         net (fo=1, routed)           0.000     1.843    increment_score_debouncer/u1/slow_clk_i_1__0_n_0
    SLICE_X19Y39         FDRE                                         r  increment_score_debouncer/u1/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=945, routed)         0.914     2.079    increment_score_debouncer/u1/clk
    SLICE_X19Y39         FDRE                                         r  increment_score_debouncer/u1/slow_clk_reg/C
                         clock pessimism             -0.508     1.571    
    SLICE_X19Y39         FDRE (Hold_fdre_C_D)         0.092     1.663    increment_score_debouncer/u1/slow_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5     WRAPPER/InstMem/dataOut_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6     WRAPPER/InstMem/dataOut_reg_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X32Y27    WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X32Y28    WRAPPER/CPU/MW_PC_reg/loop1[13].dff/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X35Y27    WRAPPER/CPU/MW_PC_reg/loop1[14].dff/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X36Y27    WRAPPER/CPU/MW_PC_reg/loop1[15].dff/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X35Y27    WRAPPER/CPU/MW_PC_reg/loop1[16].dff/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X31Y30    WRAPPER/CPU/MW_PC_reg/loop1[17].dff/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X35Y26    WRAPPER/CPU/MW_PC_reg/loop1[18].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y27    WRAPPER/CPU/DX_IR_reg/loop1[29].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y26    WRAPPER/CPU/XM_IR_reg/loop1[27].dff/q_reg_replica/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y22    WRAPPER/CPU/MW_PC_reg/loop1[7].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y26    WRAPPER/CPU/MW_PC_reg/loop1[9].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y14    WRAPPER/RegisterFile/register1/loop1[26].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y16    WRAPPER/RegisterFile/register31/loop1[4].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X24Y24    WRAPPER/CPU/DX_IR_reg/loop1[3].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y16    WRAPPER/RegisterFile/register25/loop1[7].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y22    WRAPPER/CPU/DX_PC_reg/loop1[0].dff/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X25Y24    WRAPPER/CPU/DX_PC_reg/loop1[10].dff/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y12    WRAPPER/RegisterFile/register25/loop1[21].dff/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y12    WRAPPER/RegisterFile/register25/loop1[22].dff/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y12    WRAPPER/RegisterFile/register25/loop1[23].dff/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y12    WRAPPER/RegisterFile/register25/loop1[26].dff/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X16Y31    GAME_TIMER/one_second_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X24Y17    WRAPPER/RegisterFile/register1/loop1[6].dff/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X24Y17    WRAPPER/RegisterFile/register1/loop1[7].dff/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y16    WRAPPER/RegisterFile/register25/loop1[27].dff/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y12    WRAPPER/RegisterFile/register31/loop1[3].dff/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X16Y31    GAME_TIMER/one_second_counter_reg[1]/C



