INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Program/Verilog/Communication-IC-Design/Chapter1/prj/sram_ex/sram_ex.srcs/sources_1/imports/src/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Program/Verilog/Communication-IC-Design/Chapter1/prj/sram_ex/sram_ex.srcs/sim_1/new/dram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram_tb
