###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ee215lnx20.ecn.purdue.edu)
#  Generated on:      Thu Mar  3 18:47:59 2016
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix lab7_layout_design_postRoute -outDir timingReports
###############################################################
Path 1: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.860
- Setup                         4.309
+ Phase Shift                   5.000
= Required Time                 1.551
- Arrival Time                  3.022
= Slack Time                   -1.471
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   -0.355 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.038 | 0.138 |   1.254 |   -0.217 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.100 | 0.090 |   1.344 |   -0.127 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.134 |   1.478 |    0.007 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.555 | 0.566 |   2.044 |    0.573 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | S v -> Y ^     | MUX2X1   | 0.947 | 0.838 |   2.882 |    1.411 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U150               | B ^ -> Y v     | MUX2X1   | 0.351 | 0.139 |   3.021 |    1.550 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | D v            | DFFPOSX1 | 0.351 | 0.000 |   3.022 |    1.551 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.571 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    1.707 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    2.025 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.295 | 0.299 |   0.853 |    2.324 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | CLK ^          | DFFPOSX1 | 0.300 | 0.007 |   0.860 |    2.331 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.860
- Setup                         4.275
+ Phase Shift                   5.000
= Required Time                 1.585
- Arrival Time                  3.020
= Slack Time                   -1.435
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   -0.318 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.038 | 0.138 |   1.254 |   -0.181 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.100 | 0.090 |   1.344 |   -0.091 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.134 |   1.478 |    0.043 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.555 | 0.566 |   2.044 |    0.609 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | S v -> Y ^     | MUX2X1   | 0.947 | 0.838 |   2.882 |    1.448 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U253               | B ^ -> Y v     | MUX2X1   | 0.349 | 0.137 |   3.019 |    1.585 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | D v            | DFFPOSX1 | 0.349 | 0.000 |   3.020 |    1.585 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.535 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    1.671 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    1.988 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.295 | 0.299 |   0.853 |    2.287 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^          | DFFPOSX1 | 0.300 | 0.007 |   0.860 |    2.295 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.874
- Setup                         3.931
+ Phase Shift                   5.000
= Required Time                 1.943
- Arrival Time                  3.022
= Slack Time                   -1.080
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.036 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.038 | 0.138 |   1.254 |    0.174 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.100 | 0.090 |   1.344 |    0.264 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.134 |   1.478 |    0.398 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.555 | 0.566 |   2.044 |    0.964 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | S v -> Y ^     | MUX2X1   | 0.947 | 0.838 |   2.882 |    1.802 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236               | B ^ -> Y v     | MUX2X1   | 0.351 | 0.140 |   3.022 |    1.942 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | D v            | DFFPOSX1 | 0.351 | 0.000 |   3.022 |    1.943 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.180 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    1.316 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    1.633 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.314 | 0.297 |   0.851 |    1.930 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | CLK ^          | DFFPOSX1 | 0.330 | 0.023 |   0.874 |    1.954 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.867
- Setup                         3.885
+ Phase Shift                   5.000
= Required Time                 1.982
- Arrival Time                  3.013
= Slack Time                   -1.031
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.085 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.038 | 0.138 |   1.254 |    0.223 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.100 | 0.090 |   1.344 |    0.313 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.134 |   1.478 |    0.447 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.555 | 0.566 |   2.044 |    1.013 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | S v -> Y ^     | MUX2X1   | 0.947 | 0.838 |   2.882 |    1.851 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134               | B ^ -> Y v     | MUX2X1   | 0.345 | 0.131 |   3.013 |    1.982 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | D v            | DFFPOSX1 | 0.345 | 0.000 |   3.013 |    1.982 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.131 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    1.268 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    1.585 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.311 | 0.297 |   0.851 |    1.882 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | CLK ^          | DFFPOSX1 | 0.323 | 0.016 |   0.867 |    1.898 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.882
- Setup                         3.881
+ Phase Shift                   5.000
= Required Time                 2.001
- Arrival Time                  3.032
= Slack Time                   -1.031
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.085 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.038 | 0.138 |   1.254 |    0.223 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.100 | 0.090 |   1.344 |    0.313 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.134 |   1.478 |    0.447 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.555 | 0.566 |   2.044 |    1.013 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | S v -> Y ^     | MUX2X1   | 0.926 | 0.833 |   2.877 |    1.846 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251               | B ^ -> Y v     | MUX2X1   | 0.354 | 0.155 |   3.032 |    2.001 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | D v            | DFFPOSX1 | 0.354 | 0.000 |   3.032 |    2.001 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.131 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    1.267 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    1.585 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.320 | 0.300 |   0.854 |    1.885 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | CLK ^          | DFFPOSX1 | 0.338 | 0.028 |   0.882 |    1.913 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.879
- Setup                         3.858
+ Phase Shift                   5.000
= Required Time                 2.021
- Arrival Time                  3.014
= Slack Time                   -0.993
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.123 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.038 | 0.138 |   1.254 |    0.261 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.100 | 0.090 |   1.344 |    0.350 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.134 |   1.478 |    0.484 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.555 | 0.566 |   2.044 |    1.050 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | S v -> Y ^     | MUX2X1   | 0.947 | 0.838 |   2.882 |    1.889 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U167               | B ^ -> Y v     | MUX2X1   | 0.348 | 0.132 |   3.014 |    2.021 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | D v            | DFFPOSX1 | 0.348 | 0.000 |   3.014 |    2.021 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.093 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    1.230 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    1.547 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.314 | 0.297 |   0.851 |    1.844 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | CLK ^          | DFFPOSX1 | 0.331 | 0.029 |   0.879 |    1.873 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.861
- Setup                         3.794
+ Phase Shift                   5.000
= Required Time                 2.067
- Arrival Time                  3.026
= Slack Time                   -0.959
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.158 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.038 | 0.138 |   1.254 |    0.295 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.100 | 0.090 |   1.344 |    0.385 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.134 |   1.478 |    0.519 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.555 | 0.566 |   2.044 |    1.085 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | S v -> Y ^     | MUX2X1   | 0.947 | 0.838 |   2.882 |    1.923 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U218               | B ^ -> Y v     | MUX2X1   | 0.355 | 0.143 |   3.025 |    2.067 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | D v            | DFFPOSX1 | 0.355 | 0.000 |   3.026 |    2.067 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.059 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    1.195 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    1.512 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.312 | 0.281 |   0.835 |    1.793 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | CLK ^          | DFFPOSX1 | 0.347 | 0.027 |   0.862 |    1.820 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.862
- Setup                         3.717
+ Phase Shift                   5.000
= Required Time                 2.144
- Arrival Time                  3.019
= Slack Time                   -0.875
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.241 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.038 | 0.138 |   1.254 |    0.379 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.100 | 0.090 |   1.344 |    0.469 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.134 |   1.478 |    0.603 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.555 | 0.566 |   2.044 |    1.169 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | S v -> Y ^     | MUX2X1   | 0.947 | 0.838 |   2.882 |    2.007 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U184               | B ^ -> Y v     | MUX2X1   | 0.349 | 0.137 |   3.019 |    2.144 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | D v            | DFFPOSX1 | 0.349 | 0.000 |   3.019 |    2.144 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.975 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    1.111 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    1.428 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.321 | 0.290 |   0.844 |    1.719 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^          | DFFPOSX1 | 0.343 | 0.018 |   0.862 |    1.737 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.859
- Setup                         3.672
+ Phase Shift                   5.000
= Required Time                 2.188
- Arrival Time                  3.013
= Slack Time                   -0.826
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.290 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.038 | 0.138 |   1.254 |    0.428 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.100 | 0.090 |   1.344 |    0.518 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.134 |   1.478 |    0.652 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.555 | 0.566 |   2.044 |    1.218 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | S v -> Y ^     | MUX2X1   | 0.947 | 0.838 |   2.882 |    2.056 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U201               | B ^ -> Y v     | MUX2X1   | 0.348 | 0.131 |   3.013 |    2.187 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | D v            | DFFPOSX1 | 0.348 | 0.000 |   3.013 |    2.188 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.926 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    1.062 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    1.379 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.312 | 0.281 |   0.835 |    1.660 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | CLK ^          | DFFPOSX1 | 0.345 | 0.024 |   0.859 |    1.685 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.877
- Setup                         3.656
+ Phase Shift                   5.000
= Required Time                 2.221
- Arrival Time                  3.018
= Slack Time                   -0.797
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.319 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.038 | 0.138 |   1.254 |    0.457 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.100 | 0.090 |   1.344 |    0.547 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.134 |   1.478 |    0.681 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.555 | 0.566 |   2.044 |    1.247 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | S v -> Y ^     | MUX2X1   | 0.924 | 0.821 |   2.865 |    2.068 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238               | B ^ -> Y v     | MUX2X1   | 0.352 | 0.153 |   3.018 |    2.221 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | D v            | DFFPOSX1 | 0.352 | 0.000 |   3.018 |    2.221 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.897 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    1.033 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    1.350 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.312 | 0.281 |   0.835 |    1.631 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^          | DFFPOSX1 | 0.353 | 0.043 |   0.877 |    1.674 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.874
- Setup                         3.576
+ Phase Shift                   5.000
= Required Time                 2.298
- Arrival Time                  3.014
= Slack Time                   -0.716
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.400 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.038 | 0.138 |   1.254 |    0.538 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.100 | 0.090 |   1.344 |    0.628 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.134 |   1.478 |    0.762 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.555 | 0.566 |   2.044 |    1.328 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | S v -> Y ^     | MUX2X1   | 0.924 | 0.821 |   2.865 |    2.149 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U186               | B ^ -> Y v     | MUX2X1   | 0.348 | 0.149 |   3.014 |    2.298 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | D v            | DFFPOSX1 | 0.348 | 0.000 |   3.014 |    2.298 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.816 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    0.952 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    1.270 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.312 | 0.281 |   0.835 |    1.551 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.352 | 0.039 |   0.874 |    1.590 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.876
- Setup                         3.526
+ Phase Shift                   5.000
= Required Time                 2.350
- Arrival Time                  3.010
= Slack Time                   -0.661
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.456 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.038 | 0.138 |   1.254 |    0.593 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.100 | 0.090 |   1.344 |    0.683 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.134 |   1.478 |    0.817 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.555 | 0.566 |   2.044 |    1.383 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | S v -> Y ^     | MUX2X1   | 0.924 | 0.821 |   2.865 |    2.204 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152               | B ^ -> Y v     | MUX2X1   | 0.345 | 0.145 |   3.010 |    2.350 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | D v            | DFFPOSX1 | 0.345 | 0.000 |   3.010 |    2.350 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.761 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    0.897 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    1.214 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.312 | 0.281 |   0.835 |    1.495 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | CLK ^          | DFFPOSX1 | 0.353 | 0.041 |   0.876 |    1.536 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.876
- Setup                         3.514
+ Phase Shift                   5.000
= Required Time                 2.362
- Arrival Time                  3.020
= Slack Time                   -0.658
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.458 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.038 | 0.138 |   1.254 |    0.596 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.100 | 0.090 |   1.344 |    0.686 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.134 |   1.478 |    0.820 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.555 | 0.566 |   2.044 |    1.386 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | S v -> Y ^     | MUX2X1   | 0.926 | 0.833 |   2.877 |    2.219 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275               | B ^ -> Y v     | MUX2X1   | 0.345 | 0.143 |   3.019 |    2.362 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | D v            | DFFPOSX1 | 0.345 | 0.000 |   3.020 |    2.362 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.758 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    0.894 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    1.211 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |    1.503 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | CLK ^          | DFFPOSX1 | 0.352 | 0.031 |   0.876 |    1.534 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.869
- Setup                         3.495
+ Phase Shift                   5.000
= Required Time                 2.373
- Arrival Time                  3.014
= Slack Time                   -0.641
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.475 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.038 | 0.138 |   1.254 |    0.613 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.100 | 0.090 |   1.344 |    0.703 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.134 |   1.478 |    0.837 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.555 | 0.566 |   2.044 |    1.403 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | S v -> Y ^     | MUX2X1   | 0.926 | 0.833 |   2.877 |    2.236 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234               | B ^ -> Y v     | MUX2X1   | 0.341 | 0.138 |   3.014 |    2.373 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | D v            | DFFPOSX1 | 0.341 | 0.000 |   3.014 |    2.373 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.741 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    0.877 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    1.195 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |    1.487 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | CLK ^          | DFFPOSX1 | 0.348 | 0.023 |   0.869 |    1.510 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.895
- Setup                         3.486
+ Phase Shift                   5.000
= Required Time                 2.409
- Arrival Time                  3.017
= Slack Time                   -0.608
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.508 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.038 | 0.138 |   1.254 |    0.646 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.100 | 0.090 |   1.344 |    0.736 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.134 |   1.478 |    0.869 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.555 | 0.566 |   2.044 |    1.436 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | S v -> Y ^     | MUX2X1   | 0.926 | 0.833 |   2.877 |    2.268 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U182               | B ^ -> Y v     | MUX2X1   | 0.345 | 0.140 |   3.017 |    2.409 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | D v            | DFFPOSX1 | 0.345 | 0.000 |   3.017 |    2.409 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.708 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    0.845 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    1.162 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |    1.454 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | CLK ^          | DFFPOSX1 | 0.356 | 0.050 |   0.895 |    1.503 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.894
- Setup                         3.473
+ Phase Shift                   5.000
= Required Time                 2.422
- Arrival Time                  3.016
= Slack Time                   -0.594
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.522 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.038 | 0.138 |   1.254 |    0.660 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.100 | 0.090 |   1.344 |    0.750 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.134 |   1.478 |    0.884 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.555 | 0.566 |   2.044 |    1.450 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | S v -> Y ^     | MUX2X1   | 0.926 | 0.833 |   2.877 |    2.283 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U199               | B ^ -> Y v     | MUX2X1   | 0.345 | 0.139 |   3.015 |    2.421 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | D v            | DFFPOSX1 | 0.345 | 0.000 |   3.016 |    2.422 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.694 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    0.831 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    1.148 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |    1.440 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | CLK ^          | DFFPOSX1 | 0.356 | 0.049 |   0.894 |    1.489 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.877
- Setup                         3.466
+ Phase Shift                   5.000
= Required Time                 2.411
- Arrival Time                  3.004
= Slack Time                   -0.594
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.522 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.038 | 0.138 |   1.254 |    0.660 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.100 | 0.090 |   1.344 |    0.750 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.134 |   1.478 |    0.884 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.555 | 0.566 |   2.044 |    1.450 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | S v -> Y ^     | MUX2X1   | 0.924 | 0.821 |   2.865 |    2.271 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U220               | B ^ -> Y v     | MUX2X1   | 0.342 | 0.140 |   3.004 |    2.410 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | D v            | DFFPOSX1 | 0.342 | 0.000 |   3.004 |    2.411 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.694 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    0.830 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    1.147 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.312 | 0.281 |   0.835 |    1.428 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^          | DFFPOSX1 | 0.353 | 0.042 |   0.877 |    1.470 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.873
- Setup                         3.467
+ Phase Shift                   5.000
= Required Time                 2.406
- Arrival Time                  3.000
= Slack Time                   -0.594
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.522 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.038 | 0.138 |   1.254 |    0.660 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.100 | 0.090 |   1.344 |    0.750 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.134 |   1.478 |    0.884 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.555 | 0.566 |   2.044 |    1.450 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | S v -> Y ^     | MUX2X1   | 0.906 | 0.810 |   2.854 |    2.260 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U191               | B ^ -> Y v     | MUX2X1   | 0.342 | 0.146 |   3.000 |    2.406 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | D v            | DFFPOSX1 | 0.342 | 0.000 |   3.000 |    2.406 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.694 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    0.830 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    1.147 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.312 | 0.281 |   0.835 |    1.428 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | CLK ^          | DFFPOSX1 | 0.352 | 0.039 |   0.873 |    1.467 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.895
- Setup                         3.469
+ Phase Shift                   5.000
= Required Time                 2.426
- Arrival Time                  3.014
= Slack Time                   -0.589
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.527 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.038 | 0.138 |   1.254 |    0.665 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.100 | 0.090 |   1.344 |    0.755 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.134 |   1.478 |    0.889 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.555 | 0.566 |   2.044 |    1.455 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | S v -> Y ^     | MUX2X1   | 0.926 | 0.833 |   2.877 |    2.288 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U216               | B ^ -> Y v     | MUX2X1   | 0.344 | 0.137 |   3.014 |    2.425 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | D v            | DFFPOSX1 | 0.344 | 0.000 |   3.014 |    2.426 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.689 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    0.825 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    1.142 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |    1.434 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | CLK ^          | DFFPOSX1 | 0.356 | 0.049 |   0.895 |    1.483 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.882
- Setup                         3.460
+ Phase Shift                   5.000
= Required Time                 2.422
- Arrival Time                  3.001
= Slack Time                   -0.579
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.537 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.038 | 0.138 |   1.254 |    0.675 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.100 | 0.090 |   1.344 |    0.764 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.134 |   1.478 |    0.898 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.555 | 0.566 |   2.044 |    1.464 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | S v -> Y ^     | MUX2X1   | 0.906 | 0.810 |   2.854 |    2.275 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U263               | B ^ -> Y v     | MUX2X1   | 0.343 | 0.146 |   3.001 |    2.421 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | D v            | DFFPOSX1 | 0.343 | 0.000 |   3.001 |    2.422 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.679 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    0.816 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    1.133 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.321 | 0.290 |   0.844 |    1.423 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | CLK ^          | DFFPOSX1 | 0.354 | 0.038 |   0.882 |    1.461 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.879
- Setup                         3.455
+ Phase Shift                   5.000
= Required Time                 2.424
- Arrival Time                  3.001
= Slack Time                   -0.577
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.539 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.038 | 0.138 |   1.254 |    0.677 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.100 | 0.090 |   1.344 |    0.767 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.134 |   1.478 |    0.900 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.555 | 0.566 |   2.044 |    1.467 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | S v -> Y ^     | MUX2X1   | 0.924 | 0.821 |   2.865 |    2.288 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203               | B ^ -> Y v     | MUX2X1   | 0.342 | 0.136 |   3.000 |    2.423 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | D v            | DFFPOSX1 | 0.342 | 0.000 |   3.001 |    2.424 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.677 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    0.814 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    1.131 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.312 | 0.281 |   0.835 |    1.412 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | CLK ^          | DFFPOSX1 | 0.353 | 0.044 |   0.879 |    1.456 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.877
- Setup                         3.448
+ Phase Shift                   5.000
= Required Time                 2.429
- Arrival Time                  3.002
= Slack Time                   -0.573
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.543 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.038 | 0.138 |   1.254 |    0.681 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.100 | 0.090 |   1.344 |    0.771 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.134 |   1.478 |    0.905 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.555 | 0.566 |   2.044 |    1.471 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | S v -> Y ^     | MUX2X1   | 0.924 | 0.821 |   2.865 |    2.292 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U169               | B ^ -> Y v     | MUX2X1   | 0.341 | 0.137 |   3.002 |    2.429 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | D v            | DFFPOSX1 | 0.341 | 0.000 |   3.002 |    2.429 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.673 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    0.809 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    1.127 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.312 | 0.281 |   0.835 |    1.408 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^          | DFFPOSX1 | 0.353 | 0.043 |   0.877 |    1.450 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.896
- Setup                         3.448
+ Phase Shift                   5.000
= Required Time                 2.448
- Arrival Time                  3.017
= Slack Time                   -0.569
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.547 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.038 | 0.138 |   1.254 |    0.685 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.100 | 0.090 |   1.344 |    0.775 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.134 |   1.478 |    0.909 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.555 | 0.566 |   2.044 |    1.475 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | S v -> Y ^     | MUX2X1   | 0.926 | 0.833 |   2.877 |    2.308 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U148               | B ^ -> Y v     | MUX2X1   | 0.343 | 0.140 |   3.016 |    2.447 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | D v            | DFFPOSX1 | 0.343 | 0.000 |   3.017 |    2.448 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.669 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    0.805 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    1.123 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |    1.414 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | CLK ^          | DFFPOSX1 | 0.356 | 0.051 |   0.896 |    1.465 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.870
- Setup                         3.420
+ Phase Shift                   5.000
= Required Time                 2.449
- Arrival Time                  3.001
= Slack Time                   -0.552
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.564 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.038 | 0.138 |   1.254 |    0.702 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.100 | 0.090 |   1.344 |    0.792 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.134 |   1.478 |    0.926 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.555 | 0.566 |   2.044 |    1.492 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | S v -> Y ^     | MUX2X1   | 0.924 | 0.821 |   2.865 |    2.313 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U256               | B ^ -> Y v     | MUX2X1   | 0.339 | 0.136 |   3.001 |    2.449 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | D v            | DFFPOSX1 | 0.339 | 0.000 |   3.001 |    2.449 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.652 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    0.788 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    1.106 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.312 | 0.281 |   0.835 |    1.387 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^          | DFFPOSX1 | 0.351 | 0.035 |   0.870 |    1.422 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.878
- Setup                         3.426
+ Phase Shift                   5.000
= Required Time                 2.452
- Arrival Time                  3.001
= Slack Time                   -0.549
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.567 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.038 | 0.138 |   1.254 |    0.705 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.100 | 0.090 |   1.344 |    0.794 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.134 |   1.478 |    0.928 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.555 | 0.566 |   2.044 |    1.494 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | S v -> Y ^     | MUX2X1   | 0.924 | 0.821 |   2.865 |    2.315 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U136               | B ^ -> Y v     | MUX2X1   | 0.340 | 0.136 |   3.001 |    2.452 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | D v            | DFFPOSX1 | 0.340 | 0.000 |   3.001 |    2.452 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.649 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    0.786 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    1.103 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.312 | 0.281 |   0.835 |    1.384 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | CLK ^          | DFFPOSX1 | 0.353 | 0.044 |   0.878 |    1.428 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.890
- Setup                         3.401
+ Phase Shift                   5.000
= Required Time                 2.489
- Arrival Time                  2.996
= Slack Time                   -0.507
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.609 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.038 | 0.138 |   1.254 |    0.747 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.100 | 0.090 |   1.344 |    0.837 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.134 |   1.478 |    0.971 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.555 | 0.566 |   2.044 |    1.537 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | S v -> Y ^     | MUX2X1   | 0.906 | 0.810 |   2.854 |    2.347 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208               | B ^ -> Y v     | MUX2X1   | 0.340 | 0.141 |   2.996 |    2.489 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | D v            | DFFPOSX1 | 0.340 | 0.000 |   2.996 |    2.489 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.607 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    0.743 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    1.061 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.321 | 0.290 |   0.844 |    1.351 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | CLK ^          | DFFPOSX1 | 0.355 | 0.046 |   0.890 |    1.397 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.888
- Setup                         3.379
+ Phase Shift                   5.000
= Required Time                 2.508
- Arrival Time                  2.996
= Slack Time                   -0.488
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.628 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.038 | 0.138 |   1.254 |    0.766 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.100 | 0.090 |   1.344 |    0.856 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.134 |   1.478 |    0.990 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.555 | 0.566 |   2.044 |    1.556 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | S v -> Y ^     | MUX2X1   | 0.906 | 0.810 |   2.854 |    2.367 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U157               | B ^ -> Y v     | MUX2X1   | 0.339 | 0.141 |   2.996 |    2.508 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | D v            | DFFPOSX1 | 0.339 | 0.000 |   2.996 |    2.508 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.588 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    0.724 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    1.041 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.321 | 0.290 |   0.844 |    1.332 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | CLK ^          | DFFPOSX1 | 0.354 | 0.044 |   0.888 |    1.375 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.894
- Setup                         3.355
+ Phase Shift                   5.000
= Required Time                 2.539
- Arrival Time                  3.007
= Slack Time                   -0.469
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.648 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.038 | 0.138 |   1.254 |    0.785 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.100 | 0.090 |   1.344 |    0.875 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.134 |   1.478 |    1.009 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.555 | 0.566 |   2.044 |    1.575 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | S v -> Y ^     | MUX2X1   | 0.926 | 0.833 |   2.877 |    2.408 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U165               | B ^ -> Y v     | MUX2X1   | 0.338 | 0.130 |   3.007 |    2.538 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | D v            | DFFPOSX1 | 0.338 | 0.000 |   3.007 |    2.539 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.569 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    0.705 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    1.022 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |    1.314 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | CLK ^          | DFFPOSX1 | 0.356 | 0.049 |   0.894 |    1.363 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.893
- Setup                         3.339
+ Phase Shift                   5.000
= Required Time                 2.553
- Arrival Time                  2.986
= Slack Time                   -0.433
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.684 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.038 | 0.138 |   1.254 |    0.821 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.100 | 0.090 |   1.344 |    0.911 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.134 |   1.478 |    1.045 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.555 | 0.566 |   2.044 |    1.611 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | S v -> Y ^     | MUX2X1   | 0.906 | 0.810 |   2.854 |    2.422 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140               | B ^ -> Y v     | MUX2X1   | 0.337 | 0.131 |   2.986 |    2.553 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | D v            | DFFPOSX1 | 0.337 | 0.000 |   2.986 |    2.553 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.533 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    0.669 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    0.986 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.321 | 0.290 |   0.844 |    1.276 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | CLK ^          | DFFPOSX1 | 0.355 | 0.049 |   0.893 |    1.325 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.890
- Setup                         3.320
+ Phase Shift                   5.000
= Required Time                 2.571
- Arrival Time                  2.989
= Slack Time                   -0.419
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.697 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.038 | 0.138 |   1.254 |    0.835 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.100 | 0.090 |   1.344 |    0.925 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.134 |   1.478 |    1.059 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.555 | 0.566 |   2.044 |    1.625 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | S v -> Y ^     | MUX2X1   | 0.906 | 0.810 |   2.854 |    2.436 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U174               | B ^ -> Y v     | MUX2X1   | 0.336 | 0.135 |   2.989 |    2.570 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | D v            | DFFPOSX1 | 0.336 | 0.000 |   2.989 |    2.571 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.519 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    0.655 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    0.972 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.321 | 0.290 |   0.844 |    1.263 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | CLK ^          | DFFPOSX1 | 0.355 | 0.046 |   0.890 |    1.309 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.889
- Setup                         3.312
+ Phase Shift                   5.000
= Required Time                 2.577
- Arrival Time                  2.990
= Slack Time                   -0.413
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.704 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.038 | 0.138 |   1.254 |    0.841 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.100 | 0.090 |   1.344 |    0.931 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.134 |   1.478 |    1.065 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.555 | 0.566 |   2.044 |    1.631 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | S v -> Y ^     | MUX2X1   | 0.906 | 0.810 |   2.854 |    2.442 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U226               | B ^ -> Y v     | MUX2X1   | 0.335 | 0.135 |   2.990 |    2.577 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | D v            | DFFPOSX1 | 0.335 | 0.000 |   2.990 |    2.577 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.513 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    0.649 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    0.966 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.321 | 0.290 |   0.844 |    1.257 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | CLK ^          | DFFPOSX1 | 0.355 | 0.045 |   0.889 |    1.302 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.898
- Setup                         3.283
+ Phase Shift                   5.000
= Required Time                 2.615
- Arrival Time                  2.981
= Slack Time                   -0.366
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    0.750 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.038 | 0.138 |   1.254 |    0.888 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.100 | 0.090 |   1.344 |    0.978 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.134 |   1.478 |    1.112 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.555 | 0.566 |   2.044 |    1.678 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | S v -> Y ^     | MUX2X1   | 0.906 | 0.810 |   2.854 |    2.488 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243               | B ^ -> Y v     | MUX2X1   | 0.334 | 0.126 |   2.981 |    2.615 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | D v            | DFFPOSX1 | 0.334 | 0.000 |   2.981 |    2.615 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.466 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    0.602 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    0.920 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.321 | 0.290 |   0.844 |    1.210 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | CLK ^          | DFFPOSX1 | 0.354 | 0.054 |   0.898 |    1.264 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.868
- Setup                         1.776
+ Phase Shift                   5.000
= Required Time                 4.092
- Arrival Time                  2.942
= Slack Time                    1.150
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.266 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.038 | 0.138 |   1.254 |    2.404 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.100 | 0.090 |   1.344 |    2.493 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.134 |   1.478 |    2.627 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.555 | 0.566 |   2.044 |    3.193 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_149_0        | A v -> Y ^     | NOR3X1   | 0.265 | 0.194 |   2.238 |    3.388 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_148_0        | A ^ -> Y ^     | OR2X2    | 0.536 | 0.552 |   2.790 |    3.939 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U159               | B ^ -> Y v     | MUX2X1   | 0.241 | 0.152 |   2.942 |    4.091 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | D v            | DFFPOSX1 | 0.241 | 0.000 |   2.942 |    4.092 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.050 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -0.913 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -0.596 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.295 | 0.299 |   0.853 |   -0.297 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | CLK ^          | DFFPOSX1 | 0.303 | 0.015 |   0.868 |   -0.282 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D (v) checked with  
leading edge of 'clk'
Beginpoint: write_enable                                (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.880
- Setup                         0.139
+ Phase Shift                   5.000
= Required Time                 5.741
- Arrival Time                  4.526
= Slack Time                    1.216
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                 | write_enable v |         | 0.162 |       |   1.116 |    2.332 | 
     | U18                                             | YPAD v -> DI v | PADINC  | 0.038 | 0.138 |   1.254 |    2.470 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                   | A v -> Y ^     | INVX4   | 0.100 | 0.090 |   1.344 |    2.559 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                   | B ^ -> Y v     | NOR2X1  | 0.173 | 0.134 |   1.478 |    2.693 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo | A v -> Y v     | BUFX4   | 0.555 | 0.566 |   2.044 |    3.259 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U18              | C v -> Y ^     | NAND3X1 | 0.332 | 0.414 |   2.458 |    3.674 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U17              | A ^ -> Y v     | INVX4   | 0.133 | 0.109 |   2.567 |    3.783 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U13              | B v -> Y ^     | NAND2X1 | 0.219 | 0.171 |   2.738 |    3.954 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U12              | A ^ -> Y ^     | XNOR2X1 | 0.673 | 0.522 |   3.260 |    4.476 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U11              | A ^ -> Y v     | XOR2X1  | 0.269 | 0.381 |   3.641 |    4.857 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U21                   | B v -> Y v     | XOR2X1  | 0.278 | 0.332 |   3.973 |    5.188 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U20                   | B v -> Y v     | XOR2X1  | 0.137 | 0.225 |   4.198 |    5.414 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U19                   | B v -> Y ^     | NAND2X1 | 0.132 | 0.125 |   4.323 |    5.539 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U18                   | B ^ -> Y v     | NOR2X1  | 0.229 | 0.201 |   4.524 |    5.740 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg       | D v            | DFFSR   | 0.229 | 0.002 |   4.526 |    5.741 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | clk ^          |        | 0.161 |       |   0.100 |   -1.116 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.136 |   0.236 |   -0.979 | 
     | nclk__L1_I0                               | A ^ -> Y v     | INVX8  | 0.391 | 0.317 |   0.554 |   -0.662 | 
     | nclk__L2_I6                               | A v -> Y ^     | INVX8  | 0.311 | 0.297 |   0.851 |   -0.365 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg | CLK ^          | DFFSR  | 0.328 | 0.029 |   0.880 |   -0.336 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.873
- Setup                         1.691
+ Phase Shift                   5.000
= Required Time                 4.182
- Arrival Time                  2.938
= Slack Time                    1.245
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.361 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.038 | 0.138 |   1.254 |    2.499 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.100 | 0.090 |   1.344 |    2.588 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.134 |   1.478 |    2.722 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.555 | 0.566 |   2.044 |    3.288 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_149_0        | A v -> Y ^     | NOR3X1   | 0.265 | 0.194 |   2.238 |    3.483 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_148_0        | A ^ -> Y ^     | OR2X2    | 0.536 | 0.552 |   2.790 |    4.034 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245               | B ^ -> Y v     | MUX2X1   | 0.238 | 0.148 |   2.938 |    4.182 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | D v            | DFFPOSX1 | 0.238 | 0.000 |   2.938 |    4.182 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.145 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -1.008 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -0.691 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.295 | 0.299 |   0.853 |   -0.392 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | CLK ^          | DFFPOSX1 | 0.304 | 0.020 |   0.873 |   -0.372 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.862
- Setup                         1.593
+ Phase Shift                   5.000
= Required Time                 4.269
- Arrival Time                  2.920
= Slack Time                    1.349
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.466 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.038 | 0.138 |   1.254 |    2.603 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.100 | 0.090 |   1.344 |    2.693 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.134 |   1.478 |    2.827 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.555 | 0.566 |   2.044 |    3.393 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_149_0        | A v -> Y ^     | NOR3X1   | 0.265 | 0.194 |   2.238 |    3.587 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_148_0        | A ^ -> Y ^     | OR2X2    | 0.536 | 0.552 |   2.790 |    4.139 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U193               | B ^ -> Y v     | MUX2X1   | 0.233 | 0.130 |   2.919 |    4.269 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | D v            | DFFPOSX1 | 0.233 | 0.000 |   2.920 |    4.269 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.249 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -1.113 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -0.796 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.295 | 0.299 |   0.853 |   -0.496 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | CLK ^          | DFFPOSX1 | 0.301 | 0.009 |   0.862 |   -0.487 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.870
- Setup                         1.588
+ Phase Shift                   5.000
= Required Time                 4.282
- Arrival Time                  2.932
= Slack Time                    1.350
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.467 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.038 | 0.138 |   1.254 |    2.604 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.100 | 0.090 |   1.344 |    2.694 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.134 |   1.478 |    2.828 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.555 | 0.566 |   2.044 |    3.394 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_149_0        | A v -> Y ^     | NOR3X1   | 0.265 | 0.194 |   2.238 |    3.589 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_148_0        | A ^ -> Y ^     | OR2X2    | 0.536 | 0.552 |   2.790 |    4.140 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U142               | B ^ -> Y v     | MUX2X1   | 0.233 | 0.142 |   2.931 |    4.282 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | D v            | DFFPOSX1 | 0.233 | 0.000 |   2.932 |    4.282 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.250 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -1.114 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -0.797 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.295 | 0.299 |   0.853 |   -0.498 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | CLK ^          | DFFPOSX1 | 0.303 | 0.017 |   0.870 |   -0.481 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.877
- Setup                         1.499
+ Phase Shift                   5.000
= Required Time                 4.379
- Arrival Time                  2.935
= Slack Time                    1.444
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.560 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.038 | 0.138 |   1.254 |    2.698 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.100 | 0.090 |   1.344 |    2.788 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.134 |   1.478 |    2.922 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.555 | 0.566 |   2.044 |    3.488 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_149_0        | A v -> Y ^     | NOR3X1   | 0.265 | 0.194 |   2.238 |    3.682 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_148_0        | A ^ -> Y ^     | OR2X2    | 0.536 | 0.552 |   2.790 |    4.234 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U228               | B ^ -> Y v     | MUX2X1   | 0.238 | 0.145 |   2.934 |    4.378 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | D v            | DFFPOSX1 | 0.238 | 0.000 |   2.935 |    4.379 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.344 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -1.208 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -0.890 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.321 | 0.290 |   0.844 |   -0.600 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | CLK ^          | DFFPOSX1 | 0.352 | 0.034 |   0.877 |   -0.567 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.897
- Setup                         1.487
+ Phase Shift                   5.000
= Required Time                 4.410
- Arrival Time                  2.936
= Slack Time                    1.474
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.590 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.038 | 0.138 |   1.254 |    2.728 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.100 | 0.090 |   1.344 |    2.818 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.134 |   1.478 |    2.952 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.555 | 0.566 |   2.044 |    3.518 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_149_0        | A v -> Y ^     | NOR3X1   | 0.265 | 0.194 |   2.238 |    3.712 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_148_0        | A ^ -> Y ^     | OR2X2    | 0.536 | 0.552 |   2.790 |    4.264 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U210               | B ^ -> Y v     | MUX2X1   | 0.238 | 0.146 |   2.936 |    4.410 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | D v            | DFFPOSX1 | 0.238 | 0.000 |   2.936 |    4.410 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.374 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -1.238 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -0.920 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.321 | 0.290 |   0.844 |   -0.630 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | CLK ^          | DFFPOSX1 | 0.354 | 0.053 |   0.897 |   -0.577 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.873
- Setup                         1.481
+ Phase Shift                   5.000
= Required Time                 4.392
- Arrival Time                  2.883
= Slack Time                    1.509
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.625 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.038 | 0.138 |   1.254 |    2.763 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.100 | 0.090 |   1.344 |    2.853 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.134 |   1.478 |    2.987 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.555 | 0.566 |   2.044 |    3.553 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_145_0        | A v -> Y ^     | NOR3X1   | 0.240 | 0.161 |   2.205 |    3.714 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_144_0        | A ^ -> Y ^     | OR2X2    | 0.515 | 0.547 |   2.752 |    4.261 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U269               | B ^ -> Y v     | MUX2X1   | 0.228 | 0.130 |   2.882 |    4.392 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | D v            | DFFPOSX1 | 0.228 | 0.000 |   2.883 |    4.392 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.409 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -1.273 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -0.956 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.295 | 0.299 |   0.853 |   -0.656 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | CLK ^          | DFFPOSX1 | 0.304 | 0.020 |   0.873 |   -0.636 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.866
- Setup                         1.450
+ Phase Shift                   5.000
= Required Time                 4.416
- Arrival Time                  2.881
= Slack Time                    1.535
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.651 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.038 | 0.138 |   1.254 |    2.789 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.100 | 0.090 |   1.344 |    2.878 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.134 |   1.478 |    3.012 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.555 | 0.566 |   2.044 |    3.579 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_145_0        | A v -> Y ^     | NOR3X1   | 0.240 | 0.161 |   2.205 |    3.740 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_144_0        | A ^ -> Y ^     | OR2X2    | 0.515 | 0.547 |   2.752 |    4.287 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230               | B ^ -> Y v     | MUX2X1   | 0.227 | 0.129 |   2.881 |    4.415 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | D v            | DFFPOSX1 | 0.227 | 0.000 |   2.881 |    4.416 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.435 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -1.298 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -0.981 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.295 | 0.299 |   0.853 |   -0.682 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | CLK ^          | DFFPOSX1 | 0.302 | 0.013 |   0.866 |   -0.669 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.892
- Setup                         1.469
+ Phase Shift                   5.000
= Required Time                 4.423
- Arrival Time                  2.887
= Slack Time                    1.535
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.652 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.038 | 0.138 |   1.254 |    2.789 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.100 | 0.090 |   1.344 |    2.879 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.134 |   1.478 |    3.013 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.555 | 0.566 |   2.044 |    3.579 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_145_0        | A v -> Y ^     | NOR3X1   | 0.240 | 0.161 |   2.205 |    3.740 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_144_0        | A ^ -> Y ^     | OR2X2    | 0.515 | 0.547 |   2.752 |    4.287 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U195               | B ^ -> Y v     | MUX2X1   | 0.232 | 0.135 |   2.887 |    4.422 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | D v            | DFFPOSX1 | 0.232 | 0.000 |   2.887 |    4.423 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.435 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -1.299 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -0.982 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.311 | 0.297 |   0.851 |   -0.685 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | CLK ^          | DFFPOSX1 | 0.329 | 0.041 |   0.892 |   -0.644 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.866
- Setup                         1.394
+ Phase Shift                   5.000
= Required Time                 4.472
- Arrival Time                  2.926
= Slack Time                    1.546
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.662 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.038 | 0.138 |   1.254 |    2.800 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.100 | 0.090 |   1.344 |    2.890 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.134 |   1.478 |    3.024 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.555 | 0.566 |   2.044 |    3.590 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_149_0        | A v -> Y ^     | NOR3X1   | 0.265 | 0.194 |   2.238 |    3.784 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_148_0        | A ^ -> Y ^     | OR2X2    | 0.536 | 0.552 |   2.790 |    4.336 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266               | B ^ -> Y v     | MUX2X1   | 0.232 | 0.136 |   2.925 |    4.472 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | D v            | DFFPOSX1 | 0.232 | 0.000 |   2.926 |    4.472 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.446 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -1.310 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -0.993 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.321 | 0.290 |   0.844 |   -0.702 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | CLK ^          | DFFPOSX1 | 0.346 | 0.022 |   0.866 |   -0.681 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.872
- Setup                         1.441
+ Phase Shift                   5.000
= Required Time                 4.431
- Arrival Time                  2.883
= Slack Time                    1.548
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.664 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.038 | 0.138 |   1.254 |    2.802 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.100 | 0.090 |   1.344 |    2.892 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.134 |   1.478 |    3.026 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.555 | 0.566 |   2.044 |    3.592 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_145_0        | A v -> Y ^     | NOR3X1   | 0.240 | 0.161 |   2.205 |    3.753 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_144_0        | A ^ -> Y ^     | OR2X2    | 0.515 | 0.547 |   2.752 |    4.300 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247               | B ^ -> Y v     | MUX2X1   | 0.227 | 0.131 |   2.883 |    4.431 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | D v            | DFFPOSX1 | 0.227 | 0.000 |   2.883 |    4.431 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.448 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -1.311 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -0.994 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.295 | 0.299 |   0.853 |   -0.695 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | CLK ^          | DFFPOSX1 | 0.303 | 0.019 |   0.872 |   -0.676 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.898
- Setup                         1.397
+ Phase Shift                   5.000
= Required Time                 4.500
- Arrival Time                  2.933
= Slack Time                    1.568
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.684 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.038 | 0.138 |   1.254 |    2.822 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.100 | 0.090 |   1.344 |    2.912 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.134 |   1.478 |    3.046 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.555 | 0.566 |   2.044 |    3.612 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_149_0        | A v -> Y ^     | NOR3X1   | 0.265 | 0.194 |   2.238 |    3.806 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_148_0        | A ^ -> Y ^     | OR2X2    | 0.536 | 0.552 |   2.790 |    4.358 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U176               | B ^ -> Y v     | MUX2X1   | 0.233 | 0.143 |   2.932 |    4.500 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | D v            | DFFPOSX1 | 0.233 | 0.000 |   2.933 |    4.500 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.468 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -1.332 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -1.014 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.321 | 0.290 |   0.844 |   -0.724 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | CLK ^          | DFFPOSX1 | 0.354 | 0.054 |   0.898 |   -0.670 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.872
- Setup                         1.413
+ Phase Shift                   5.000
= Required Time                 4.459
- Arrival Time                  2.881
= Slack Time                    1.578
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.694 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.038 | 0.138 |   1.254 |    2.832 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.100 | 0.090 |   1.344 |    2.922 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.134 |   1.478 |    3.056 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.555 | 0.566 |   2.044 |    3.622 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_145_0        | A v -> Y ^     | NOR3X1   | 0.240 | 0.161 |   2.205 |    3.783 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_144_0        | A ^ -> Y ^     | OR2X2    | 0.515 | 0.547 |   2.752 |    4.330 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U144               | B ^ -> Y v     | MUX2X1   | 0.225 | 0.129 |   2.881 |    4.459 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | D v            | DFFPOSX1 | 0.225 | 0.000 |   2.881 |    4.459 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.478 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -1.342 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -1.024 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.295 | 0.299 |   0.853 |   -0.725 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | CLK ^          | DFFPOSX1 | 0.304 | 0.019 |   0.872 |   -0.706 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.882
- Setup                         1.405
+ Phase Shift                   5.000
= Required Time                 4.476
- Arrival Time                  2.888
= Slack Time                    1.588
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.705 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.038 | 0.138 |   1.254 |    2.842 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.100 | 0.090 |   1.344 |    2.932 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.134 |   1.478 |    3.066 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.555 | 0.566 |   2.044 |    3.632 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_145_0        | A v -> Y ^     | NOR3X1   | 0.240 | 0.161 |   2.205 |    3.793 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_144_0        | A ^ -> Y ^     | OR2X2    | 0.515 | 0.547 |   2.752 |    4.340 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U212               | B ^ -> Y v     | MUX2X1   | 0.231 | 0.135 |   2.887 |    4.476 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | D v            | DFFPOSX1 | 0.231 | 0.000 |   2.888 |    4.476 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.488 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -1.352 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -1.035 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.320 | 0.300 |   0.854 |   -0.734 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | CLK ^          | DFFPOSX1 | 0.338 | 0.027 |   0.882 |   -0.707 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.877
- Setup                         1.357
+ Phase Shift                   5.000
= Required Time                 4.521
- Arrival Time                  2.884
= Slack Time                    1.636
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.753 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.038 | 0.138 |   1.254 |    2.890 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.100 | 0.090 |   1.344 |    2.980 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.134 |   1.478 |    3.114 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.555 | 0.566 |   2.044 |    3.680 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_145_0        | A v -> Y ^     | NOR3X1   | 0.240 | 0.161 |   2.205 |    3.841 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_144_0        | A ^ -> Y ^     | OR2X2    | 0.515 | 0.547 |   2.752 |    4.388 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U161               | B ^ -> Y v     | MUX2X1   | 0.228 | 0.132 |   2.884 |    4.520 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | D v            | DFFPOSX1 | 0.228 | 0.000 |   2.884 |    4.521 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.536 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -1.400 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -1.083 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.320 | 0.300 |   0.854 |   -0.782 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | CLK ^          | DFFPOSX1 | 0.337 | 0.023 |   0.877 |   -0.759 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.885
- Setup                         1.352
+ Phase Shift                   5.000
= Required Time                 4.533
- Arrival Time                  2.884
= Slack Time                    1.649
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.765 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.038 | 0.138 |   1.254 |    2.903 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.100 | 0.090 |   1.344 |    2.993 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.173 | 0.134 |   1.478 |    3.127 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo  | A v -> Y v     | BUFX4    | 0.555 | 0.566 |   2.044 |    3.693 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_145_0        | A v -> Y ^     | NOR3X1   | 0.240 | 0.161 |   2.205 |    3.854 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_144_0        | A ^ -> Y ^     | OR2X2    | 0.515 | 0.547 |   2.752 |    4.401 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U178               | B ^ -> Y v     | MUX2X1   | 0.228 | 0.132 |   2.884 |    4.533 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | D v            | DFFPOSX1 | 0.228 | 0.000 |   2.884 |    4.533 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.549 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -1.413 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -1.096 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.320 | 0.300 |   0.854 |   -0.795 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | CLK ^          | DFFPOSX1 | 0.338 | 0.031 |   0.885 |   -0.764 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /D (^) checked with  
leading edge of 'clk'
Beginpoint: write_enable                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.887
- Setup                         0.174
+ Phase Shift                   5.000
= Required Time                 5.713
- Arrival Time                  3.965
= Slack Time                    1.749
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                 | write_enable v |         | 0.162 |       |   1.116 |    2.865 | 
     | U18                                             | YPAD v -> DI v | PADINC  | 0.038 | 0.138 |   1.254 |    3.003 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                   | A v -> Y ^     | INVX4   | 0.100 | 0.090 |   1.344 |    3.092 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                   | B ^ -> Y v     | NOR2X1  | 0.173 | 0.134 |   1.478 |    3.226 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC44_wenable_fifo | A v -> Y v     | BUFX4   | 0.555 | 0.566 |   2.044 |    3.792 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U18              | C v -> Y ^     | NAND3X1 | 0.332 | 0.414 |   2.458 |    4.207 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U17              | A ^ -> Y v     | INVX4   | 0.133 | 0.109 |   2.567 |    4.315 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U13              | B v -> Y ^     | NAND2X1 | 0.219 | 0.171 |   2.738 |    4.487 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U12              | A ^ -> Y ^     | XNOR2X1 | 0.673 | 0.522 |   3.260 |    5.009 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U11              | A ^ -> Y v     | XOR2X1  | 0.269 | 0.381 |   3.641 |    5.390 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U21                   | B v -> Y ^     | XOR2X1  | 0.311 | 0.323 |   3.964 |    5.713 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]         | D ^            | DFFSR   | 0.311 | 0.000 |   3.965 |    5.713 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |   -1.648 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.136 |   0.236 |   -1.512 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.391 | 0.317 |   0.554 |   -1.195 | 
     | nclk__L2_I7                             | A v -> Y ^     | INVX8  | 0.322 | 0.292 |   0.845 |   -0.903 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] | CLK ^          | DFFSR  | 0.355 | 0.042 |   0.887 |   -0.861 | 
     +--------------------------------------------------------------------------------------------------------+ 

