Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date              : Fri Mar 29 22:48:21 2024
| Host              : jubu running 64-bit Ubuntu 22.04.4 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file processor_timing_summary_routed.rpt -pb processor_timing_summary_routed.pb -rpx processor_timing_summary_routed.rpx -warn_on_violation
| Design            : processor
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24)
5. checking no_input_delay (4)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24)
-------------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   41          inf        0.000                      0                   41           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            41 Endpoints
Min Delay            41 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instr[0]
                            (input port)
  Destination:            mem_addr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.805ns  (logic 3.326ns (69.219%)  route 1.479ns (30.781%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F6                                                0.000     0.000 r  instr[0] (IN)
                         net (fo=0)                   0.000     0.000    instr_IBUF[0]_inst/I
    F6                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.033     1.033 r  instr_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.033    instr_IBUF[0]_inst/OUT
    F6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.033 r  instr_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.479     2.512    mem_addr_OBUF[0]
    H8                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.293     4.805 r  mem_addr_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.805    mem_addr[0]
    H8                                                                r  mem_addr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instr[4]
                            (input port)
  Destination:            mem_addr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.795ns  (logic 3.360ns (70.075%)  route 1.435ns (29.925%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 r  instr[4] (IN)
                         net (fo=0)                   0.000     0.000    instr_IBUF[4]_inst/I
    B5                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.054     1.054 r  instr_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.054    instr_IBUF[4]_inst/OUT
    B5                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.054 r  instr_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.435     2.489    mem_addr_OBUF[4]
    H6                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.306     4.795 r  mem_addr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.795    mem_addr[4]
    H6                                                                r  mem_addr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instr[2]
                            (input port)
  Destination:            mem_addr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.791ns  (logic 3.339ns (69.695%)  route 1.452ns (30.305%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  instr[2] (IN)
                         net (fo=0)                   0.000     0.000    instr_IBUF[2]_inst/I
    D6                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.038     1.038 r  instr_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.038    instr_IBUF[2]_inst/OUT
    D6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.038 r  instr_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.452     2.490    mem_addr_OBUF[2]
    H7                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.301     4.791 r  mem_addr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.791    mem_addr[2]
    H7                                                                r  mem_addr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instr[5]
                            (input port)
  Destination:            mem_addr[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.772ns  (logic 3.371ns (70.642%)  route 1.401ns (29.358%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  instr[5] (IN)
                         net (fo=0)                   0.000     0.000    instr_IBUF[5]_inst/I
    A5                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.059     1.059 r  instr_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    instr_IBUF[5]_inst/OUT
    A5                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.059 r  instr_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.401     2.460    mem_addr_OBUF[5]
    G6                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.313     4.772 r  mem_addr_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.772    mem_addr[5]
    G6                                                                r  mem_addr[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instr[6]
                            (input port)
  Destination:            mem_addr[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.769ns  (logic 3.335ns (69.929%)  route 1.434ns (30.071%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  instr[6] (IN)
                         net (fo=0)                   0.000     0.000    instr_IBUF[6]_inst/I
    F5                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.032     1.032 r  instr_IBUF[6]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.032    instr_IBUF[6]_inst/OUT
    F5                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.032 r  instr_IBUF[6]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.434     2.466    mem_addr_OBUF[6]
    J7                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.302     4.769 r  mem_addr_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.769    mem_addr[6]
    J7                                                                r  mem_addr[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instr[3]
                            (input port)
  Destination:            mem_addr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.739ns  (logic 3.338ns (70.440%)  route 1.401ns (29.560%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  instr[3] (IN)
                         net (fo=0)                   0.000     0.000    instr_IBUF[3]_inst/I
    D5                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.036     1.036 r  instr_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.036    instr_IBUF[3]_inst/OUT
    D5                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.036 r  instr_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.401     2.437    mem_addr_OBUF[3]
    G7                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.303     4.739 r  mem_addr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.739    mem_addr[3]
    G7                                                                r  mem_addr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instr[7]
                            (input port)
  Destination:            mem_addr[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.734ns  (logic 3.337ns (70.488%)  route 1.397ns (29.512%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F4                                                0.000     0.000 r  instr[7] (IN)
                         net (fo=0)                   0.000     0.000    instr_IBUF[7]_inst/I
    F4                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.034     1.034 r  instr_IBUF[7]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.034    instr_IBUF[7]_inst/OUT
    F4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.034 r  instr_IBUF[7]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.397     2.431    mem_addr_OBUF[7]
    J6                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.303     4.734 r  mem_addr_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.734    mem_addr[7]
    J6                                                                r  mem_addr[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instr[1]
                            (input port)
  Destination:            mem_addr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.672ns  (logic 3.331ns (71.294%)  route 1.341ns (28.706%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  instr[1] (IN)
                         net (fo=0)                   0.000     0.000    instr_IBUF[1]_inst/I
    E5                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.034     1.034 r  instr_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.034    instr_IBUF[1]_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.034 r  instr_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.341     2.375    mem_addr_OBUF[1]
    G8                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.297     4.672 r  mem_addr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.672    mem_addr[1]
    G8                                                                r  mem_addr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instr[10]
                            (input port)
  Destination:            mem_wr
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.411ns  (logic 3.421ns (77.566%)  route 0.990ns (22.434%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  instr[10] (IN)
                         net (fo=0)                   0.000     0.000    instr_IBUF[10]_inst/I
    B4                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.059     1.059 r  instr_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    instr_IBUF[10]_inst/OUT
    B4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.059 r  instr_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.990     2.049    mem_wr_OBUF
    B1                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.362     4.411 r  mem_wr_OBUF_inst/O
                         net (fo=0)                   0.000     4.411    mem_wr
    B1                                                                r  mem_wr (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            instr_addr[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.623ns  (logic 2.451ns (67.666%)  route 1.171ns (32.334%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y323        FDCE                         0.000     0.000 r  pc/cnt_reg[5]/C
    SLICE_X99Y323        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.079 r  pc/cnt_reg[5]/Q
                         net (fo=3, routed)           1.171     1.250    instr_addr_OBUF[5]
    A3                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.372     3.623 r  instr_addr_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.623    instr_addr[5]
    A3                                                                r  instr_addr[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pc/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pc/cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.099ns  (logic 0.054ns (54.345%)  route 0.045ns (45.655%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y323        FDCE                         0.000     0.000 r  pc/cnt_reg[5]/C
    SLICE_X99Y323        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.039 r  pc/cnt_reg[5]/Q
                         net (fo=3, routed)           0.030     0.069    pc/instr_addr[5]
    SLICE_X99Y323        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     0.084 r  pc/cnt[5]_i_1/O
                         net (fo=1, routed)           0.015     0.099    pc/p_0_in[5]
    SLICE_X99Y323        FDCE                                         r  pc/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pc/cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.105ns  (logic 0.072ns (68.779%)  route 0.033ns (31.221%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y323       FDCE                         0.000     0.000 r  pc/cnt_reg[1]/C
    SLICE_X100Y323       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  pc/cnt_reg[1]/Q
                         net (fo=7, routed)           0.027     0.066    pc/instr_addr[1]
    SLICE_X100Y323       LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     0.099 r  pc/cnt[2]_i_1/O
                         net (fo=1, routed)           0.006     0.105    pc/p_0_in[2]
    SLICE_X100Y323       FDCE                                         r  pc/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pc/cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.107ns  (logic 0.072ns (67.586%)  route 0.035ns (32.414%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y323        FDCE                         0.000     0.000 r  pc/cnt_reg[3]/C
    SLICE_X99Y323        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  pc/cnt_reg[3]/Q
                         net (fo=5, routed)           0.029     0.068    pc/instr_addr[3]
    SLICE_X99Y323        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.033     0.101 r  pc/cnt[4]_i_1/O
                         net (fo=1, routed)           0.006     0.107    pc/p_0_in[4]
    SLICE_X99Y323        FDCE                                         r  pc/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pc/cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.117ns  (logic 0.074ns (63.420%)  route 0.043ns (36.580%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y323       FDCE                         0.000     0.000 r  pc/cnt_reg[1]/C
    SLICE_X100Y323       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  pc/cnt_reg[1]/Q
                         net (fo=7, routed)           0.027     0.066    pc/instr_addr[1]
    SLICE_X100Y323       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.035     0.101 r  pc/cnt[1]_i_1/O
                         net (fo=1, routed)           0.016     0.117    pc/p_0_in[1]
    SLICE_X100Y323       FDCE                                         r  pc/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pc/cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.119ns  (logic 0.074ns (62.431%)  route 0.045ns (37.569%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y323        FDCE                         0.000     0.000 r  pc/cnt_reg[3]/C
    SLICE_X99Y323        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  pc/cnt_reg[3]/Q
                         net (fo=5, routed)           0.029     0.068    pc/instr_addr[3]
    SLICE_X99Y323        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.035     0.103 r  pc/cnt[3]_i_1/O
                         net (fo=1, routed)           0.016     0.119    pc/p_0_in[3]
    SLICE_X99Y323        FDCE                                         r  pc/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pc/cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.142ns  (logic 0.060ns (42.122%)  route 0.082ns (57.878%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y323        FDCE                         0.000     0.000 r  pc/cnt_reg[7]/C
    SLICE_X99Y323        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.040 r  pc/cnt_reg[7]/Q
                         net (fo=2, routed)           0.076     0.116    pc/instr_addr[7]
    SLICE_X99Y323        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.020     0.136 r  pc/cnt[7]_i_2/O
                         net (fo=1, routed)           0.006     0.142    pc/p_0_in[7]
    SLICE_X99Y323        FDCE                                         r  pc/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pc/cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.162ns  (logic 0.071ns (43.718%)  route 0.091ns (56.282%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y323       FDCE                         0.000     0.000 r  pc/cnt_reg[0]/C
    SLICE_X100Y323       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.039 f  pc/cnt_reg[0]/Q
                         net (fo=8, routed)           0.085     0.124    pc/instr_addr[0]
    SLICE_X100Y323       LUT1 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.032     0.156 r  pc/cnt[0]_i_1/O
                         net (fo=1, routed)           0.006     0.162    pc/p_0_in[0]
    SLICE_X100Y323       FDCE                                         r  pc/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pc/cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.168ns  (logic 0.074ns (44.131%)  route 0.094ns (55.869%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y323        FDCE                         0.000     0.000 r  pc/cnt_reg[6]/C
    SLICE_X99Y323        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.039 r  pc/cnt_reg[6]/Q
                         net (fo=3, routed)           0.077     0.116    pc/instr_addr[6]
    SLICE_X99Y323        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.035     0.151 r  pc/cnt[6]_i_1/O
                         net (fo=1, routed)           0.017     0.168    pc/p_0_in[6]
    SLICE_X99Y323        FDCE                                         r  pc/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pc/cnt_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.684ns  (logic 0.396ns (57.891%)  route 0.288ns (42.109%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.396     0.396 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.396    rst_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.396 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8, routed)           0.288     0.684    pc/rst
    SLICE_X99Y323        FDCE                                         f  pc/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pc/cnt_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.684ns  (logic 0.396ns (57.891%)  route 0.288ns (42.109%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.396     0.396 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.396    rst_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.396 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8, routed)           0.288     0.684    pc/rst
    SLICE_X99Y323        FDCE                                         f  pc/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------





