# legal-signature-verifier (Verilog)

This project implements a secure, clocked RTL module to verify a 32-bit legal signature ID.
Inspired by my SealLaw and LawLens legal tech tools.

## ðŸ§± Signature Format (32-bit Input)

| Bits    | Field        | Description     |
|---------|--------------|-----------------|
| 31â€“24   | Region Code  | e.g. Telangana  |
| 23â€“16   | Auth Level   | e.g. Advocate   |
| 15â€“8    | Expiry Code  | Simulated Expiry|
| 7â€“0     | Signature ID | Unique Signature|

## ðŸ”§ Modules

- `pattern_matcher.sv` â€” Compares decoded fields with authorized values
- `verifier_top.sv` â€” Extracts fields from input and connects modules
- `testbench.sv` â€” Tests valid and invalid signatures

## ðŸ’» Simulate it on [EDA Playground](https://edaplayground.com/x/8aqr)


