// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vtop_v2.h for the primary calling header

#include "Vtop_v2__pch.h"
#include "Vtop_v2___024root.h"

VL_ATTR_COLD void Vtop_v2___024root___eval_initial__TOP(Vtop_v2___024root* vlSelf);
VlCoroutine Vtop_v2___024root___eval_initial__TOP__Vtiming__0(Vtop_v2___024root* vlSelf);
VlCoroutine Vtop_v2___024root___eval_initial__TOP__Vtiming__1(Vtop_v2___024root* vlSelf);
VlCoroutine Vtop_v2___024root___eval_initial__TOP__Vtiming__2(Vtop_v2___024root* vlSelf);

void Vtop_v2___024root___eval_initial(Vtop_v2___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtop_v2__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop_v2___024root___eval_initial\n"); );
    // Body
    Vtop_v2___024root___eval_initial__TOP(vlSelf);
    vlSelf->__Vm_traceActivity[1U] = 1U;
    Vtop_v2___024root___eval_initial__TOP__Vtiming__0(vlSelf);
    Vtop_v2___024root___eval_initial__TOP__Vtiming__1(vlSelf);
    Vtop_v2___024root___eval_initial__TOP__Vtiming__2(vlSelf);
    vlSelf->__Vtrigprevexpr___TOP__top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_valid__0 
        = vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_valid;
    vlSelf->__Vtrigprevexpr___TOP__top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_enc__0 
        = vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_enc;
    vlSelf->__Vtrigprevexpr___TOP__top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_valid__0 
        = vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_valid;
    vlSelf->__Vtrigprevexpr___TOP__top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_enc__0 
        = vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_enc;
    vlSelf->__Vtrigprevexpr___TOP__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT___predictions_out_bits_T_NT_T_2__0 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT___predictions_out_bits_T_NT_T_2;
    vlSelf->__Vtrigprevexpr___TOP__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT__allocate_index__0 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT__allocate_index;
    vlSelf->__Vtrigprevexpr___TOP__top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_valid__1 
        = vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_valid;
    vlSelf->__Vtrigprevexpr___TOP__top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_enc__1 
        = vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_enc;
    vlSelf->__Vtrigprevexpr___TOP__top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_valid__1 
        = vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_valid;
    vlSelf->__Vtrigprevexpr___TOP__top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_enc__1 
        = vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_enc;
    vlSelf->__Vtrigprevexpr___TOP__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT___predictions_out_bits_T_NT_T_2__1 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT___predictions_out_bits_T_NT_T_2;
    vlSelf->__Vtrigprevexpr___TOP__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT__allocate_index__1 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT__allocate_index;
    vlSelf->__Vtrigprevexpr___TOP__top_v2__DOT__clock__0 
        = vlSelf->top_v2__DOT__clock;
}

VL_INLINE_OPT VlCoroutine Vtop_v2___024root___eval_initial__TOP__Vtiming__0(Vtop_v2___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtop_v2__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop_v2___024root___eval_initial__TOP__Vtiming__0\n"); );
    // Body
    vlSelf->top_v2__DOT__reset = 0U;
    co_await vlSelf->__VtrigSched_hc03569da__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge top_v2.clock)", 
                                                       "top_v2.sv", 
                                                       132);
    vlSelf->top_v2__DOT__reset = 1U;
    co_await vlSelf->__VtrigSched_hc03569da__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(posedge top_v2.clock)", 
                                                       "top_v2.sv", 
                                                       134);
    vlSelf->top_v2__DOT__reset = 0U;
}

VL_INLINE_OPT VlCoroutine Vtop_v2___024root___eval_initial__TOP__Vtiming__1(Vtop_v2___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtop_v2__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop_v2___024root___eval_initial__TOP__Vtiming__1\n"); );
    // Body
    vlSelf->top_v2__DOT__clock = 0U;
    while (1U) {
        co_await vlSelf->__VdlySched.delay(0x1388ULL, 
                                           nullptr, 
                                           "top_v2.sv", 
                                           140);
        vlSelf->top_v2__DOT__clock = (1U & (~ (IData)(vlSelf->top_v2__DOT__clock)));
    }
}

VL_INLINE_OPT VlCoroutine Vtop_v2___024root___eval_initial__TOP__Vtiming__2(Vtop_v2___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtop_v2__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop_v2___024root___eval_initial__TOP__Vtiming__2\n"); );
    // Init
    IData/*31:0*/ top_v2__DOT____Vrepeat0;
    top_v2__DOT____Vrepeat0 = 0;
    // Body
    top_v2__DOT____Vrepeat0 = 0x2710U;
    while (VL_LTS_III(32, 0U, top_v2__DOT____Vrepeat0)) {
        co_await vlSelf->__VtrigSched_hc03569da__0.trigger(0U, 
                                                           nullptr, 
                                                           "@(posedge top_v2.clock)", 
                                                           "top_v2.sv", 
                                                           146);
        top_v2__DOT____Vrepeat0 = (top_v2__DOT____Vrepeat0 
                                   - (IData)(1U));
    }
    VL_WRITEF_NX("Testbench exhausted\n",0);
    VL_FINISH_MT("top_v2.sv", 148, "");
}

VL_INLINE_OPT void Vtop_v2___024root___act_sequent__TOP__0(Vtop_v2___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtop_v2__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop_v2___024root___act_sequent__TOP__0\n"); );
    // Init
    CData/*0:0*/ top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN;
    top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN = 0;
    CData/*0:0*/ top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_0;
    top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_0 = 0;
    CData/*0:0*/ top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_1;
    top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_1 = 0;
    CData/*0:0*/ top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_2;
    top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_2 = 0;
    CData/*0:0*/ top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_3;
    top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_3 = 0;
    CData/*0:0*/ top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_4;
    top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_4 = 0;
    CData/*0:0*/ top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_5;
    top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_5 = 0;
    CData/*0:0*/ top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_6;
    top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_6 = 0;
    CData/*0:0*/ top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_7;
    top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_7 = 0;
    CData/*0:0*/ top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_8;
    top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_8 = 0;
    CData/*0:0*/ top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_9;
    top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_9 = 0;
    CData/*0:0*/ top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_10;
    top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_10 = 0;
    CData/*0:0*/ top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_11;
    top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_11 = 0;
    CData/*0:0*/ top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_12;
    top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_12 = 0;
    CData/*0:0*/ top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_13;
    top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_13 = 0;
    CData/*0:0*/ top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_14;
    top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_14 = 0;
    // Body
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_3 
        = (0xffffU & (~ (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT__allocate_index 
                                 >> 0x10U))));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_5 
        = (0xffffU & (~ (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT__allocate_index 
                                 >> 0x20U))));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_1 
        = (0xffffU & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT__allocate_index)));
    top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN 
        = (1U & ((~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT____VdfgRegularize_h8184cc99_0_16)) 
                 & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT__allocate_index))));
    top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_0 
        = (1U & ((~ ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT____VdfgRegularize_h8184cc99_0_16) 
                     >> 1U)) & (~ (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT__allocate_index 
                                           >> 1U)))));
    top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_1 
        = (1U & ((~ ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT____VdfgRegularize_h8184cc99_0_16) 
                     >> 2U)) & (~ (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT__allocate_index 
                                           >> 2U)))));
    top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_2 
        = (1U & ((~ ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT____VdfgRegularize_h8184cc99_0_16) 
                     >> 3U)) & (~ (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT__allocate_index 
                                           >> 3U)))));
    top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_3 
        = (1U & ((~ ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT____VdfgRegularize_h8184cc99_0_16) 
                     >> 4U)) & (~ (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT__allocate_index 
                                           >> 4U)))));
    top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_4 
        = (1U & ((~ ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT____VdfgRegularize_h8184cc99_0_16) 
                     >> 5U)) & (~ (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT__allocate_index 
                                           >> 5U)))));
    top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_5 
        = (1U & ((~ ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT____VdfgRegularize_h8184cc99_0_16) 
                     >> 6U)) & (~ (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT__allocate_index 
                                           >> 6U)))));
    top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_6 
        = (1U & ((~ ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT____VdfgRegularize_h8184cc99_0_16) 
                     >> 7U)) & (~ (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT__allocate_index 
                                           >> 7U)))));
    top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_7 
        = (1U & ((~ ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT____VdfgRegularize_h8184cc99_0_16) 
                     >> 8U)) & (~ (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT__allocate_index 
                                           >> 8U)))));
    top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_8 
        = (1U & ((~ ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT____VdfgRegularize_h8184cc99_0_16) 
                     >> 9U)) & (~ (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT__allocate_index 
                                           >> 9U)))));
    top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_9 
        = (1U & ((~ ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT____VdfgRegularize_h8184cc99_0_16) 
                     >> 0xaU)) & (~ (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT__allocate_index 
                                             >> 0xaU)))));
    top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_10 
        = (1U & ((~ ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT____VdfgRegularize_h8184cc99_0_16) 
                     >> 0xbU)) & (~ (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT__allocate_index 
                                             >> 0xbU)))));
    top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_11 
        = (1U & ((~ ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT____VdfgRegularize_h8184cc99_0_16) 
                     >> 0xcU)) & (~ (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT__allocate_index 
                                             >> 0xcU)))));
    top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_12 
        = (1U & ((~ ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT____VdfgRegularize_h8184cc99_0_16) 
                     >> 0xdU)) & (~ (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT__allocate_index 
                                             >> 0xdU)))));
    top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_13 
        = (1U & ((~ ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT____VdfgRegularize_h8184cc99_0_16) 
                     >> 0xeU)) & (~ (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT__allocate_index 
                                             >> 0xeU)))));
    top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_14 
        = (1U & ((~ ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT____VdfgRegularize_h8184cc99_0_16) 
                     >> 0xfU)) & (~ (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT__allocate_index 
                                             >> 0xfU)))));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT__allocate_index 
        = (((QData)((IData)(((((IData)(top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN) 
                               & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_3)) 
                              & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_5))
                              ? 1U : ((((IData)(top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_0) 
                                        & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_3) 
                                           >> 1U)) 
                                       & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_5) 
                                          >> 1U)) ? 2U
                                       : ((((IData)(top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_1) 
                                            & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_3) 
                                               >> 2U)) 
                                           & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_5) 
                                              >> 2U))
                                           ? 4U : (
                                                   (((IData)(top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_2) 
                                                     & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_3) 
                                                        >> 3U)) 
                                                    & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_5) 
                                                       >> 3U))
                                                    ? 8U
                                                    : 
                                                   ((((IData)(top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_3) 
                                                      & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_3) 
                                                         >> 4U)) 
                                                     & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_5) 
                                                        >> 4U))
                                                     ? 0x10U
                                                     : 
                                                    ((((IData)(top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_4) 
                                                       & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_3) 
                                                          >> 5U)) 
                                                      & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_5) 
                                                         >> 5U))
                                                      ? 0x20U
                                                      : 
                                                     ((((IData)(top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_5) 
                                                        & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_3) 
                                                           >> 6U)) 
                                                       & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_5) 
                                                          >> 6U))
                                                       ? 0x40U
                                                       : 
                                                      ((((IData)(top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_6) 
                                                         & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_3) 
                                                            >> 7U)) 
                                                        & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_5) 
                                                           >> 7U))
                                                        ? 0x80U
                                                        : 
                                                       ((((IData)(top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_7) 
                                                          & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_3) 
                                                             >> 8U)) 
                                                         & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_5) 
                                                            >> 8U))
                                                         ? 0x100U
                                                         : 
                                                        ((((IData)(top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_8) 
                                                           & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_3) 
                                                              >> 9U)) 
                                                          & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_5) 
                                                             >> 9U))
                                                          ? 0x200U
                                                          : 
                                                         ((((IData)(top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_9) 
                                                            & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_3) 
                                                               >> 0xaU)) 
                                                           & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_5) 
                                                              >> 0xaU))
                                                           ? 0x400U
                                                           : 
                                                          ((((IData)(top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_10) 
                                                             & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_3) 
                                                                >> 0xbU)) 
                                                            & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_5) 
                                                               >> 0xbU))
                                                            ? 0x800U
                                                            : 
                                                           ((((IData)(top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_11) 
                                                              & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_3) 
                                                                 >> 0xcU)) 
                                                             & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_5) 
                                                                >> 0xcU))
                                                             ? 0x1000U
                                                             : 
                                                            ((((IData)(top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_12) 
                                                               & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_3) 
                                                                  >> 0xdU)) 
                                                              & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_5) 
                                                                 >> 0xdU))
                                                              ? 0x2000U
                                                              : 
                                                             ((((IData)(top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_13) 
                                                                & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_3) 
                                                                   >> 0xeU)) 
                                                               & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_5) 
                                                                  >> 0xeU))
                                                               ? 0x4000U
                                                               : 
                                                              (0xffff8000U 
                                                               & ((((IData)(top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_14) 
                                                                    << 0xfU) 
                                                                   & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_3)) 
                                                                  & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_5)))))))))))))))))))) 
            << 0x30U) | (((QData)((IData)((((((IData)(top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN) 
                                              & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_3))
                                              ? 1U : 
                                             (((IData)(top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_0) 
                                               & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_3) 
                                                  >> 1U))
                                               ? 2U
                                               : (((IData)(top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_1) 
                                                   & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_3) 
                                                      >> 2U))
                                                   ? 4U
                                                   : 
                                                  (((IData)(top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_2) 
                                                    & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_3) 
                                                       >> 3U))
                                                    ? 8U
                                                    : 
                                                   (((IData)(top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_3) 
                                                     & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_3) 
                                                        >> 4U))
                                                     ? 0x10U
                                                     : 
                                                    (((IData)(top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_4) 
                                                      & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_3) 
                                                         >> 5U))
                                                      ? 0x20U
                                                      : 
                                                     (((IData)(top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_5) 
                                                       & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_3) 
                                                          >> 6U))
                                                       ? 0x40U
                                                       : 
                                                      (((IData)(top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_6) 
                                                        & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_3) 
                                                           >> 7U))
                                                        ? 0x80U
                                                        : 
                                                       (((IData)(top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_7) 
                                                         & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_3) 
                                                            >> 8U))
                                                         ? 0x100U
                                                         : 
                                                        (((IData)(top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_8) 
                                                          & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_3) 
                                                             >> 9U))
                                                          ? 0x200U
                                                          : 
                                                         (((IData)(top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_9) 
                                                           & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_3) 
                                                              >> 0xaU))
                                                           ? 0x400U
                                                           : 
                                                          (((IData)(top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_10) 
                                                            & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_3) 
                                                               >> 0xbU))
                                                            ? 0x800U
                                                            : 
                                                           (((IData)(top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_11) 
                                                             & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_3) 
                                                                >> 0xcU))
                                                             ? 0x1000U
                                                             : 
                                                            (((IData)(top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_12) 
                                                              & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_3) 
                                                                 >> 0xdU))
                                                              ? 0x2000U
                                                              : 
                                                             (((IData)(top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_13) 
                                                               & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_3) 
                                                                  >> 0xeU))
                                                               ? 0x4000U
                                                               : 
                                                              (0xffff8000U 
                                                               & (((IData)(top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___GEN_14) 
                                                                   << 0xfU) 
                                                                  & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_3)))))))))))))))))) 
                                            << 0x10U) 
                                           | ((1U & 
                                               ((~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT____VdfgRegularize_h8184cc99_0_16)) 
                                                & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_1)))
                                               ? 1U
                                               : ((1U 
                                                   & ((~ 
                                                       ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT____VdfgRegularize_h8184cc99_0_16) 
                                                        >> 1U)) 
                                                      & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_1) 
                                                         >> 1U)))
                                                   ? 2U
                                                   : 
                                                  ((1U 
                                                    & ((~ 
                                                        ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT____VdfgRegularize_h8184cc99_0_16) 
                                                         >> 2U)) 
                                                       & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_1) 
                                                          >> 2U)))
                                                    ? 4U
                                                    : 
                                                   ((1U 
                                                     & ((~ 
                                                         ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT____VdfgRegularize_h8184cc99_0_16) 
                                                          >> 3U)) 
                                                        & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_1) 
                                                           >> 3U)))
                                                     ? 8U
                                                     : 
                                                    ((1U 
                                                      & ((~ 
                                                          ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT____VdfgRegularize_h8184cc99_0_16) 
                                                           >> 4U)) 
                                                         & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_1) 
                                                            >> 4U)))
                                                      ? 0x10U
                                                      : 
                                                     ((1U 
                                                       & ((~ 
                                                           ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT____VdfgRegularize_h8184cc99_0_16) 
                                                            >> 5U)) 
                                                          & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_1) 
                                                             >> 5U)))
                                                       ? 0x20U
                                                       : 
                                                      ((1U 
                                                        & ((~ 
                                                            ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT____VdfgRegularize_h8184cc99_0_16) 
                                                             >> 6U)) 
                                                           & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_1) 
                                                              >> 6U)))
                                                        ? 0x40U
                                                        : 
                                                       ((1U 
                                                         & ((~ 
                                                             ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT____VdfgRegularize_h8184cc99_0_16) 
                                                              >> 7U)) 
                                                            & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_1) 
                                                               >> 7U)))
                                                         ? 0x80U
                                                         : 
                                                        ((1U 
                                                          & ((~ 
                                                              ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT____VdfgRegularize_h8184cc99_0_16) 
                                                               >> 8U)) 
                                                             & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_1) 
                                                                >> 8U)))
                                                          ? 0x100U
                                                          : 
                                                         ((1U 
                                                           & ((~ 
                                                               ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT____VdfgRegularize_h8184cc99_0_16) 
                                                                >> 9U)) 
                                                              & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_1) 
                                                                 >> 9U)))
                                                           ? 0x200U
                                                           : 
                                                          ((1U 
                                                            & ((~ 
                                                                ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT____VdfgRegularize_h8184cc99_0_16) 
                                                                 >> 0xaU)) 
                                                               & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_1) 
                                                                  >> 0xaU)))
                                                            ? 0x400U
                                                            : 
                                                           ((1U 
                                                             & ((~ 
                                                                 ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT____VdfgRegularize_h8184cc99_0_16) 
                                                                  >> 0xbU)) 
                                                                & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_1) 
                                                                   >> 0xbU)))
                                                             ? 0x800U
                                                             : 
                                                            ((1U 
                                                              & ((~ 
                                                                  ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT____VdfgRegularize_h8184cc99_0_16) 
                                                                   >> 0xcU)) 
                                                                 & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_1) 
                                                                    >> 0xcU)))
                                                              ? 0x1000U
                                                              : 
                                                             ((1U 
                                                               & ((~ 
                                                                   ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT____VdfgRegularize_h8184cc99_0_16) 
                                                                    >> 0xdU)) 
                                                                  & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_1) 
                                                                     >> 0xdU)))
                                                               ? 0x2000U
                                                               : 
                                                              ((1U 
                                                                & ((~ 
                                                                    ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT____VdfgRegularize_h8184cc99_0_16) 
                                                                     >> 0xeU)) 
                                                                   & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_1) 
                                                                      >> 0xeU)))
                                                                ? 0x4000U
                                                                : 
                                                               ((IData)(
                                                                        ((~ 
                                                                          ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT____VdfgRegularize_h8184cc99_0_16) 
                                                                           >> 0xfU)) 
                                                                         & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT___allocate_index_T_1) 
                                                                            >> 0xfU))) 
                                                                << 0xfU))))))))))))))))))) 
                          << 0x10U) | (QData)((IData)(
                                                      ((1U 
                                                        & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT____VdfgRegularize_h8184cc99_0_16))
                                                        ? 
                                                       ((2U 
                                                         & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT____VdfgRegularize_h8184cc99_0_16))
                                                         ? 
                                                        ((4U 
                                                          & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT____VdfgRegularize_h8184cc99_0_16))
                                                          ? 
                                                         ((8U 
                                                           & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT____VdfgRegularize_h8184cc99_0_16))
                                                           ? 
                                                          ((0x10U 
                                                            & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT____VdfgRegularize_h8184cc99_0_16))
                                                            ? 
                                                           ((0x20U 
                                                             & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT____VdfgRegularize_h8184cc99_0_16))
                                                             ? 
                                                            ((0x40U 
                                                              & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT____VdfgRegularize_h8184cc99_0_16))
                                                              ? 
                                                             ((0x80U 
                                                               & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT____VdfgRegularize_h8184cc99_0_16))
                                                               ? 
                                                              ((0x100U 
                                                                & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT____VdfgRegularize_h8184cc99_0_16))
                                                                ? 
                                                               ((0x200U 
                                                                 & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT____VdfgRegularize_h8184cc99_0_16))
                                                                 ? 
                                                                ((0x400U 
                                                                  & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT____VdfgRegularize_h8184cc99_0_16))
                                                                  ? 
                                                                 ((0x800U 
                                                                   & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT____VdfgRegularize_h8184cc99_0_16))
                                                                   ? 
                                                                  ((0x1000U 
                                                                    & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT____VdfgRegularize_h8184cc99_0_16))
                                                                    ? 
                                                                   ((0x2000U 
                                                                     & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT____VdfgRegularize_h8184cc99_0_16))
                                                                     ? 
                                                                    ((0x4000U 
                                                                      & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT____VdfgRegularize_h8184cc99_0_16))
                                                                      ? 
                                                                     (0x8000U 
                                                                      & ((~ 
                                                                          ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT____VdfgRegularize_h8184cc99_0_16) 
                                                                           >> 0xfU)) 
                                                                         << 0xfU))
                                                                      : 0x4000U)
                                                                     : 0x2000U)
                                                                    : 0x1000U)
                                                                   : 0x800U)
                                                                  : 0x400U)
                                                                 : 0x200U)
                                                                : 0x100U)
                                                               : 0x80U)
                                                              : 0x40U)
                                                             : 0x20U)
                                                            : 0x10U)
                                                           : 8U)
                                                          : 4U)
                                                         : 2U)
                                                        : 1U)))));
}

VL_INLINE_OPT void Vtop_v2___024root___act_sequent__TOP__1(Vtop_v2___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtop_v2__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop_v2___024root___act_sequent__TOP__1\n"); );
    // Body
    vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_enc[1U] 
        = ((1U & vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_valid
            [0U]) ? (1U & vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_enc
                     [0U]) : (2U | (1U & (vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_enc
                                          [0U] >> 1U))));
}

VL_INLINE_OPT void Vtop_v2___024root___act_sequent__TOP__2(Vtop_v2___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtop_v2__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop_v2___024root___act_sequent__TOP__2\n"); );
    // Body
    vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_valid[1U] 
        = ((2U & vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_valid
            [1U]) | (0U != vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_valid
                     [0U]));
}

VL_INLINE_OPT void Vtop_v2___024root___act_sequent__TOP__3(Vtop_v2___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtop_v2__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop_v2___024root___act_sequent__TOP__3\n"); );
    // Body
    vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_enc[1U] 
        = ((1U & vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_valid
            [0U]) ? (1U & vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_enc
                     [0U]) : (2U | (1U & (vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_enc
                                          [0U] >> 1U))));
}

VL_INLINE_OPT void Vtop_v2___024root___act_sequent__TOP__4(Vtop_v2___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtop_v2__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop_v2___024root___act_sequent__TOP__4\n"); );
    // Body
    vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_valid[1U] 
        = ((2U & vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_valid
            [1U]) | (0U != vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_valid
                     [0U]));
    vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__grant_valid_next = 0U;
    if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__grant_valid_reg) 
         & (~ (IData)((0U != ((IData)(vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__grant_reg) 
                              & (IData)(vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__acknowledge))))))) {
        vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__grant_valid_next 
            = vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__grant_valid_reg;
    } else if ((1U & vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_valid
                [1U])) {
        vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__grant_valid_next = 1U;
    }
}

VL_INLINE_OPT void Vtop_v2___024root___act_sequent__TOP__5(Vtop_v2___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtop_v2__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop_v2___024root___act_sequent__TOP__5\n"); );
    // Init
    CData/*0:0*/ top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT____VdfgRegularize_hc521a72f_0_13;
    top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT____VdfgRegularize_hc521a72f_0_13 = 0;
    CData/*1:0*/ top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT____VdfgRegularize_hc521a72f_0_21;
    top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT____VdfgRegularize_hc521a72f_0_21 = 0;
    CData/*0:0*/ top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT____VdfgRegularize_hc521a72f_0_25;
    top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT____VdfgRegularize_hc521a72f_0_25 = 0;
    VlWide<3>/*95:0*/ __Vtemp_15;
    VlWide<8>/*255:0*/ __Vtemp_20;
    // Body
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT___GEN_11 
        = ((0xfffeU & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__GHR) 
                       << 1U)) | (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT___predictions_out_bits_T_NT_T_2));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT___predecoder_io_GHR 
        = ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT___GEN_10)
            ? (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT___GEN_11)
            : (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__GHR));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT___GEN 
        = (((QData)((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__io_BTB_hit_REG) 
                              == (0x3ffffU & (IData)(
                                                     (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT___BTB_memory_io_data_out 
                                                      >> 0x25U)))) 
                             & ((IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT___BTB_memory_io_data_out 
                                         >> 0x37U)) 
                                & ((3U & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT___BTB_memory_io_data_out)) 
                                   >= (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__access_fetch_packet_index)))))) 
            << 0x34U) | ((0xffffffffe0000ULL & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT___BTB_memory_io_data_out 
                                                << 0xfU)) 
                         | (QData)((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT___predecoder_io_GHR) 
                                             << 1U) 
                                            | ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__gshare__DOT__PHT__DOT__mem_ext__DOT___R1_en_d0) 
                                               & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__gshare__DOT__PHT__DOT__mem_ext__DOT__Memory
                                                  [vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__gshare__DOT__PHT__DOT__mem_ext__DOT___R1_addr_d0] 
                                                  >> 1U)))))));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT____Vcellout__prediction_skid_buffer__io_deq_bits 
        = (((QData)((IData)((1U & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__prediction_skid_buffer__DOT__full)
                                    ? (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__prediction_skid_buffer__DOT__ram 
                                               >> 0x34U))
                                    : (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT___GEN 
                                               >> 0x34U)))))) 
            << 0x34U) | (((QData)((IData)(((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__prediction_skid_buffer__DOT__full)
                                            ? (IData)(
                                                      (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__prediction_skid_buffer__DOT__ram 
                                                       >> 0x14U))
                                            : (IData)(
                                                      (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT___GEN 
                                                       >> 0x14U))))) 
                          << 0x14U) | (QData)((IData)(
                                                      ((0xe0000U 
                                                        & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__prediction_skid_buffer__DOT__full)
                                                             ? (IData)(
                                                                       (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__prediction_skid_buffer__DOT__ram 
                                                                        >> 0x11U))
                                                             : (IData)(
                                                                       (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT___GEN 
                                                                        >> 0x11U))) 
                                                           << 0x11U)) 
                                                       | ((0x1fffeU 
                                                           & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__prediction_skid_buffer__DOT__full)
                                                                ? (IData)(
                                                                          (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__prediction_skid_buffer__DOT__ram 
                                                                           >> 1U))
                                                                : (IData)(
                                                                          (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT___GEN 
                                                                           >> 1U))) 
                                                              << 1U)) 
                                                          | (1U 
                                                             & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__prediction_skid_buffer__DOT__full)
                                                                 ? (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__prediction_skid_buffer__DOT__ram)
                                                                 : (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT___GEN)))))))));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data 
        = (((QData)((IData)(((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__do_enq) 
                             & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT____Vcellout__prediction_skid_buffer__io_deq_bits)))) 
            << 0x34U) | (((QData)((IData)(((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__do_enq)
                                            ? (0xffffU 
                                               & (IData)(
                                                         (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT____Vcellout__prediction_skid_buffer__io_deq_bits 
                                                          >> 1U)))
                                            : 0U))) 
                          << 0x24U) | (((QData)((IData)(
                                                        ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__do_enq)
                                                          ? 
                                                         (7U 
                                                          & (IData)(
                                                                    (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT____Vcellout__prediction_skid_buffer__io_deq_bits 
                                                                     >> 0x11U)))
                                                          : 0U))) 
                                        << 0x21U) | 
                                       (((QData)((IData)(
                                                         ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__do_enq)
                                                           ? (IData)(
                                                                     (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT____Vcellout__prediction_skid_buffer__io_deq_bits 
                                                                      >> 0x14U))
                                                           : 0U))) 
                                         << 1U) | (QData)((IData)(
                                                                  ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__do_enq) 
                                                                   & (IData)(
                                                                             (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT____Vcellout__prediction_skid_buffer__io_deq_bits 
                                                                              >> 0x34U)))))))));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__PC_gen__DOT__is_ret 
        = (IData)(((0x80000ULL == (0xe0000ULL & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT____Vcellout__prediction_skid_buffer__io_deq_bits)) 
                   & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT___bp_io_prediction_valid)));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT____Vcellout__BTB_Q__io_deq_bits 
        = (((QData)((IData)((1U & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__empty)
                                    ? (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT____Vcellout__prediction_skid_buffer__io_deq_bits 
                                               >> 0x34U))
                                    : (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT___ram_ext_R0_data 
                                               >> 0x34U)))))) 
            << 0x34U) | (((QData)((IData)(((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__empty)
                                            ? (IData)(
                                                      (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT____Vcellout__prediction_skid_buffer__io_deq_bits 
                                                       >> 0x14U))
                                            : (IData)(
                                                      (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT___ram_ext_R0_data 
                                                       >> 0x14U))))) 
                          << 0x14U) | (QData)((IData)(
                                                      ((0xe0000U 
                                                        & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__empty)
                                                             ? (IData)(
                                                                       (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT____Vcellout__prediction_skid_buffer__io_deq_bits 
                                                                        >> 0x11U))
                                                             : (IData)(
                                                                       (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT___ram_ext_R0_data 
                                                                        >> 0x11U))) 
                                                           << 0x11U)) 
                                                       | ((0x1fffeU 
                                                           & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__empty)
                                                                ? (IData)(
                                                                          (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT____Vcellout__prediction_skid_buffer__io_deq_bits 
                                                                           >> 1U))
                                                                : (IData)(
                                                                          (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT___ram_ext_R0_data 
                                                                           >> 1U))) 
                                                              << 1U)) 
                                                          | (1U 
                                                             & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__empty)
                                                                 ? (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT____Vcellout__prediction_skid_buffer__io_deq_bits)
                                                                 : (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT___ram_ext_R0_data)))))))));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__PC_gen__DOT__PC_mux 
        = (((IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT____Vcellout__prediction_skid_buffer__io_deq_bits 
                     >> 0x34U)) & ((~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__PC_gen__DOT__is_ret)) 
                                   & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT___bp_io_prediction_valid)))
            ? (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT____Vcellout__prediction_skid_buffer__io_deq_bits 
                       >> 0x14U)) : ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__PC_gen__DOT__is_ret)
                                      ? (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__RAS__DOT___RAS_memory_io_data_out)
                                      : ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__PC_gen__DOT__REG)
                                          ? vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__PC_gen__DOT__flush_PC_reg
                                          : vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__PC_gen__DOT__PC_reg)));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__T_NT 
        = ((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT___GEN_3) 
             & (- (IData)((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT___BTB_Q_io_deq_valid)))) 
            & (((- (IData)((1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT____Vcellout__BTB_Q__io_deq_bits 
                                          >> 0x34U))))) 
                & (- (IData)((1U & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT____Vcellout__BTB_Q__io_deq_bits))))) 
               & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT____VdfgRegularize_hc521a72f_0_23))) 
           | ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT___GEN_4) 
              | (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT___GEN_5)));
    top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT____VdfgRegularize_hc521a72f_0_25 
        = (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT___BTB_Q_io_deq_valid) 
            & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT____Vcellout__BTB_Q__io_deq_bits 
                       >> 0x34U))) & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT____Vcellout__BTB_Q__io_deq_bits));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT____Vcellinp__BTB__io_predict_PC 
        = (((~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__PC_Q__DOT__maybe_full)) 
            & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__PC_Q__DOT__ptr_match))
            ? vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__PC_gen__DOT__PC_mux
            : ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__PC_Q__DOT__ram_ext__DOT___R0_en_d0)
                ? ((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__PC_Q__DOT__ram_ext__DOT__Memory
                    [vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__PC_Q__DOT__ram_ext__DOT___R0_addr_d0][2U] 
                    << 0x1fU) | (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__PC_Q__DOT__ram_ext__DOT__Memory
                                 [vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__PC_Q__DOT__ram_ext__DOT___R0_addr_d0][1U] 
                                 >> 1U)) : 0U));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT___predictions_out_bits_T_NT_T_2 
        = (IData)((0U != (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__T_NT)));
    top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT____VdfgRegularize_hc521a72f_0_21 
        = (3U & ((1U & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__T_NT)) 
                 + (1U & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__T_NT) 
                          >> 1U))));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_taken 
        = (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__curr_is_BRANCH) 
            & ((IData)(top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT____VdfgRegularize_hc521a72f_0_25) 
               & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT____VdfgRegularize_hc521a72f_0_28))) 
           | ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__curr_is_JALR) 
              | (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__curr_is_JAL)));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_taken_1 
        = (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__curr_is_BRANCH_1) 
            & ((IData)(top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT____VdfgRegularize_hc521a72f_0_25) 
               & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT____VdfgRegularize_hc521a72f_0_27))) 
           | ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__curr_is_JALR_1) 
              | (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__curr_is_JAL_1)));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_taken_2 
        = (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__curr_is_BRANCH_2) 
            & ((IData)(top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT____VdfgRegularize_hc521a72f_0_25) 
               & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT____VdfgRegularize_hc521a72f_0_26))) 
           | ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__curr_is_JALR_2) 
              | (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__curr_is_JAL_2)));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_taken_3 
        = (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__curr_is_BRANCH_3) 
            & ((IData)(top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT____VdfgRegularize_hc521a72f_0_25) 
               & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT____VdfgRegularize_hc521a72f_0_24))) 
           | ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__curr_is_JALR_3) 
              | (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__curr_is_JAL_3)));
    vlSelf->__VdfgRegularize_h6171c202_4_8 = ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT___GEN_1) 
                                              & (((0xcU 
                                                   & (((- (IData)((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT___instruction_Q_io_deq_valid))) 
                                                       << 2U) 
                                                      & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT___GEN_1))) 
                                                  | ((0xfffffffeU 
                                                      & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT___instruction_Q_io_deq_valid) 
                                                          << 1U) 
                                                         & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT___GEN_1))) 
                                                     | (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT___instruction_Q_io_deq_valid))) 
                                                 & (((0U 
                                                      == 
                                                      (3U 
                                                       & ((IData)(top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT____VdfgRegularize_hc521a72f_0_21) 
                                                          + 
                                                          (1U 
                                                           & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__T_NT) 
                                                              >> 2U))))) 
                                                     << 3U) 
                                                    | (((0U 
                                                         == (IData)(top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT____VdfgRegularize_hc521a72f_0_21)) 
                                                        << 2U) 
                                                       | ((2U 
                                                           & ((~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__T_NT)) 
                                                              << 1U)) 
                                                          | (1U 
                                                             & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT___GEN_1)))))));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
        = (IData)((((QData)((IData)(((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__do_enq) 
                                     & ((IData)(vlSelf->__VdfgRegularize_h6171c202_4_8) 
                                        >> 3U)))) << 0x23U) 
                   | (((QData)((IData)(((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__do_enq) 
                                        & ((IData)(vlSelf->__VdfgRegularize_h6171c202_4_8) 
                                           >> 2U)))) 
                       << 0x22U) | (((QData)((IData)(
                                                     ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__do_enq) 
                                                      & ((IData)(vlSelf->__VdfgRegularize_h6171c202_4_8) 
                                                         >> 1U)))) 
                                     << 0x21U) | (((QData)((IData)(
                                                                   ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__do_enq) 
                                                                    & (IData)(vlSelf->__VdfgRegularize_h6171c202_4_8)))) 
                                                   << 0x20U) 
                                                  | (QData)((IData)(
                                                                    ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__do_enq)
                                                                      ? 
                                                                     (0xfffffff0U 
                                                                      & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT____VdfgRegularize_hc521a72f_0_0)
                                                                      : 0U))))))));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
        = ((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__do_enq)
              ? vlSelf->__VdfgRegularize_h6171c202_4_9
              : 0U) << 4U) | (IData)(((((QData)((IData)(
                                                        ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__do_enq) 
                                                         & ((IData)(vlSelf->__VdfgRegularize_h6171c202_4_8) 
                                                            >> 3U)))) 
                                        << 0x23U) | 
                                       (((QData)((IData)(
                                                         ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__do_enq) 
                                                          & ((IData)(vlSelf->__VdfgRegularize_h6171c202_4_8) 
                                                             >> 2U)))) 
                                         << 0x22U) 
                                        | (((QData)((IData)(
                                                            ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__do_enq) 
                                                             & ((IData)(vlSelf->__VdfgRegularize_h6171c202_4_8) 
                                                                >> 1U)))) 
                                            << 0x21U) 
                                           | (((QData)((IData)(
                                                               ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__do_enq) 
                                                                & (IData)(vlSelf->__VdfgRegularize_h6171c202_4_8)))) 
                                               << 0x20U) 
                                              | (QData)((IData)(
                                                                ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__do_enq)
                                                                  ? 
                                                                 (0xfffffff0U 
                                                                  & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT____VdfgRegularize_hc521a72f_0_0)
                                                                  : 0U))))))) 
                                      >> 0x20U)));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
        = ((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__do_enq)
              ? vlSelf->__VdfgRegularize_h6171c202_4_12
              : 0U) << 0xeU) | ((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__do_enq)
                                   ? (IData)(vlSelf->__VdfgRegularize_h6171c202_4_11)
                                   : 0U) << 8U) | (
                                                   (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__do_enq)
                                                      ? (IData)(vlSelf->__VdfgRegularize_h6171c202_4_10)
                                                      : 0U) 
                                                    << 4U) 
                                                   | (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__do_enq)
                                                        ? vlSelf->__VdfgRegularize_h6171c202_4_9
                                                        : 0U) 
                                                      >> 0x1cU))));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
        = ((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__do_enq)
              ? vlSelf->__VdfgRegularize_h6171c202_4_15
              : 0U) << 0x18U) | ((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__do_enq)
                                    ? (IData)(vlSelf->__VdfgRegularize_h6171c202_4_14)
                                    : 0U) << 0x12U) 
                                 | ((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__do_enq)
                                       ? (IData)(vlSelf->__VdfgRegularize_h6171c202_4_13)
                                       : 0U) << 0xeU) 
                                    | (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__do_enq)
                                         ? vlSelf->__VdfgRegularize_h6171c202_4_12
                                         : 0U) >> 0x12U))));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
        = ((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__do_enq)
              ? (IData)(vlSelf->__VdfgRegularize_h6171c202_4_17)
              : 0U) << 0x1cU) | ((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__do_enq)
                                    ? (IData)(vlSelf->__VdfgRegularize_h6171c202_4_16)
                                    : 0U) << 0x18U) 
                                 | (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__do_enq)
                                      ? vlSelf->__VdfgRegularize_h6171c202_4_15
                                      : 0U) >> 8U)));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
        = ((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__do_enq)
              ? vlSelf->__VdfgRegularize_h6171c202_4_18
              : 0U) << 2U) | (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__do_enq)
                                ? (IData)(vlSelf->__VdfgRegularize_h6171c202_4_17)
                                : 0U) >> 4U));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
        = ((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__do_enq)
              ? (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__RAS__DOT__NEXT)
              : 0U) << 0x1cU) | ((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__do_enq)
                                    ? (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__GHR)
                                    : 0U) << 0xcU) 
                                 | ((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__do_enq)
                                       ? (IData)(vlSelf->__VdfgRegularize_h6171c202_4_20)
                                       : 0U) << 6U) 
                                    | ((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__do_enq)
                                          ? (IData)(vlSelf->__VdfgRegularize_h6171c202_4_19)
                                          : 0U) << 2U) 
                                       | (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__do_enq)
                                            ? vlSelf->__VdfgRegularize_h6171c202_4_18
                                            : 0U) >> 0x1eU)))));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[7U] 
        = ((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__do_enq)
              ? (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__RAS__DOT__TOS)
              : 0U) << 3U) | (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__do_enq)
                                ? (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__RAS__DOT__NEXT)
                                : 0U) >> 4U));
    if (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_taken_3) {
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_BRANCH 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__curr_is_BRANCH_3;
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__dominant_branch_index = 0U;
    } else if (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_taken_2) {
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_BRANCH 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__curr_is_BRANCH_2;
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__dominant_branch_index = 1U;
    } else {
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_BRANCH 
            = ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_taken_1)
                ? (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__curr_is_BRANCH_1)
                : ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_taken) 
                   & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__curr_is_BRANCH)));
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__dominant_branch_index 
            = (2U | (1U & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_taken_1))));
    }
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT____VdfgRegularize_hc521a72f_0_22 
        = ((0xfffffff0U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT____VdfgRegularize_hc521a72f_0_0) 
           + ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__dominant_branch_index) 
              << 2U));
    __Vtemp_15[0U] = (((IData)((((QData)((IData)(vlSelf->__VdfgRegularize_h6171c202_4_9)) 
                                 << 0xaU) | (QData)((IData)(
                                                            (((IData)(vlSelf->__VdfgRegularize_h6171c202_4_10) 
                                                              << 6U) 
                                                             | (IData)(vlSelf->__VdfgRegularize_h6171c202_4_11)))))) 
                       << 0x1eU) | ((0x3fffc000U & 
                                     (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__empty)
                                        ? (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____VdfgRegularize_ha38ca812_0_13)
                                        : ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT___R0_en_d0)
                                            ? ((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory
                                                [vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT___R0_addr_d0][0U] 
                                                << 0x12U) 
                                               | (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory
                                                  [vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT___R0_addr_d0][0U] 
                                                  >> 0xeU))
                                            : 0U)) 
                                      << 0xeU)) | (
                                                   (0x3f80U 
                                                    & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__empty)
                                                         ? (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____VdfgRegularize_ha38ca812_0_14)
                                                         : 
                                                        ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT___R0_en_d0)
                                                          ? 
                                                         ((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory
                                                           [vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT___R0_addr_d0][0U] 
                                                           << 0x19U) 
                                                          | (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory
                                                             [vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT___R0_addr_d0][0U] 
                                                             >> 7U))
                                                          : 0U)) 
                                                       << 7U)) 
                                                   | (0x7fU 
                                                      & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__empty)
                                                          ? (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____VdfgRegularize_ha38ca812_0_15)
                                                          : 
                                                         ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT___R0_en_d0)
                                                           ? 
                                                          vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory
                                                          [vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT___R0_addr_d0][0U]
                                                           : 0U))))));
    __Vtemp_20[0U] = __Vtemp_15[0U];
    __Vtemp_20[1U] = (((IData)((((QData)((IData)(vlSelf->__VdfgRegularize_h6171c202_4_9)) 
                                 << 0xaU) | (QData)((IData)(
                                                            (((IData)(vlSelf->__VdfgRegularize_h6171c202_4_10) 
                                                              << 6U) 
                                                             | (IData)(vlSelf->__VdfgRegularize_h6171c202_4_11)))))) 
                       >> 2U) | ((IData)(((((QData)((IData)(vlSelf->__VdfgRegularize_h6171c202_4_9)) 
                                            << 0xaU) 
                                           | (QData)((IData)(
                                                             (((IData)(vlSelf->__VdfgRegularize_h6171c202_4_10) 
                                                               << 6U) 
                                                              | (IData)(vlSelf->__VdfgRegularize_h6171c202_4_11))))) 
                                          >> 0x20U)) 
                                 << 0x1eU));
    __Vtemp_20[2U] = (((IData)((((QData)((IData)(vlSelf->__VdfgRegularize_h6171c202_4_12)) 
                                 << 0xaU) | (QData)((IData)(
                                                            (((IData)(vlSelf->__VdfgRegularize_h6171c202_4_13) 
                                                              << 6U) 
                                                             | (IData)(vlSelf->__VdfgRegularize_h6171c202_4_14)))))) 
                       << 8U) | ((IData)(((((QData)((IData)(vlSelf->__VdfgRegularize_h6171c202_4_9)) 
                                            << 0xaU) 
                                           | (QData)((IData)(
                                                             (((IData)(vlSelf->__VdfgRegularize_h6171c202_4_10) 
                                                               << 6U) 
                                                              | (IData)(vlSelf->__VdfgRegularize_h6171c202_4_11))))) 
                                          >> 0x20U)) 
                                 >> 2U));
    __Vtemp_20[3U] = (((IData)((((QData)((IData)(vlSelf->__VdfgRegularize_h6171c202_4_15)) 
                                 << 0xaU) | (QData)((IData)(
                                                            (((IData)(vlSelf->__VdfgRegularize_h6171c202_4_16) 
                                                              << 6U) 
                                                             | (IData)(vlSelf->__VdfgRegularize_h6171c202_4_17)))))) 
                       << 0x12U) | (((IData)((((QData)((IData)(vlSelf->__VdfgRegularize_h6171c202_4_12)) 
                                               << 0xaU) 
                                              | (QData)((IData)(
                                                                (((IData)(vlSelf->__VdfgRegularize_h6171c202_4_13) 
                                                                  << 6U) 
                                                                 | (IData)(vlSelf->__VdfgRegularize_h6171c202_4_14)))))) 
                                     >> 0x18U) | ((IData)(
                                                          ((((QData)((IData)(vlSelf->__VdfgRegularize_h6171c202_4_12)) 
                                                             << 0xaU) 
                                                            | (QData)((IData)(
                                                                              (((IData)(vlSelf->__VdfgRegularize_h6171c202_4_13) 
                                                                                << 6U) 
                                                                               | (IData)(vlSelf->__VdfgRegularize_h6171c202_4_14))))) 
                                                           >> 0x20U)) 
                                                  << 8U)));
    __Vtemp_20[4U] = (((IData)((((QData)((IData)(vlSelf->__VdfgRegularize_h6171c202_4_18)) 
                                 << 0xaU) | (QData)((IData)(
                                                            (((IData)(vlSelf->__VdfgRegularize_h6171c202_4_19) 
                                                              << 6U) 
                                                             | (IData)(vlSelf->__VdfgRegularize_h6171c202_4_20)))))) 
                       << 0x1cU) | (((IData)((((QData)((IData)(vlSelf->__VdfgRegularize_h6171c202_4_15)) 
                                               << 0xaU) 
                                              | (QData)((IData)(
                                                                (((IData)(vlSelf->__VdfgRegularize_h6171c202_4_16) 
                                                                  << 6U) 
                                                                 | (IData)(vlSelf->__VdfgRegularize_h6171c202_4_17)))))) 
                                     >> 0xeU) | ((IData)(
                                                         ((((QData)((IData)(vlSelf->__VdfgRegularize_h6171c202_4_15)) 
                                                            << 0xaU) 
                                                           | (QData)((IData)(
                                                                             (((IData)(vlSelf->__VdfgRegularize_h6171c202_4_16) 
                                                                               << 6U) 
                                                                              | (IData)(vlSelf->__VdfgRegularize_h6171c202_4_17))))) 
                                                          >> 0x20U)) 
                                                 << 0x12U)));
    __Vtemp_20[5U] = (((IData)((((QData)((IData)(vlSelf->__VdfgRegularize_h6171c202_4_18)) 
                                 << 0xaU) | (QData)((IData)(
                                                            (((IData)(vlSelf->__VdfgRegularize_h6171c202_4_19) 
                                                              << 6U) 
                                                             | (IData)(vlSelf->__VdfgRegularize_h6171c202_4_20)))))) 
                       >> 4U) | ((IData)(((((QData)((IData)(vlSelf->__VdfgRegularize_h6171c202_4_18)) 
                                            << 0xaU) 
                                           | (QData)((IData)(
                                                             (((IData)(vlSelf->__VdfgRegularize_h6171c202_4_19) 
                                                               << 6U) 
                                                              | (IData)(vlSelf->__VdfgRegularize_h6171c202_4_20))))) 
                                          >> 0x20U)) 
                                 << 0x1cU));
    __Vtemp_20[6U] = ((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT____VdfgRegularize_hc521a72f_0_0 
                       << 0xaU) | (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT___GEN_1) 
                                    << 6U) | ((IData)(
                                                      ((((QData)((IData)(vlSelf->__VdfgRegularize_h6171c202_4_18)) 
                                                         << 0xaU) 
                                                        | (QData)((IData)(
                                                                          (((IData)(vlSelf->__VdfgRegularize_h6171c202_4_19) 
                                                                            << 6U) 
                                                                           | (IData)(vlSelf->__VdfgRegularize_h6171c202_4_20))))) 
                                                       >> 0x20U)) 
                                              >> 4U)));
    __Vtemp_20[7U] = (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT____VdfgRegularize_hc521a72f_0_0 
                      >> 0x16U);
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__dominant_instruction 
        = ((0xe9U >= ((IData)(0x28U) + (0xffU & ((IData)(0x2aU) 
                                                 * (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__dominant_branch_index)))))
            ? (((0U == (0x1fU & ((IData)(0x28U) + (0xffU 
                                                   & ((IData)(0x2aU) 
                                                      * (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__dominant_branch_index))))))
                 ? 0U : (__Vtemp_20[(((IData)(0x47U) 
                                      + (0xffU & ((IData)(0x2aU) 
                                                  * (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__dominant_branch_index)))) 
                                     >> 5U)] << ((IData)(0x20U) 
                                                 - 
                                                 (0x1fU 
                                                  & ((IData)(0x28U) 
                                                     + 
                                                     (0xffU 
                                                      & ((IData)(0x2aU) 
                                                         * (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__dominant_branch_index)))))))) 
               | (__Vtemp_20[(((IData)(0x28U) + (0xffU 
                                                 & ((IData)(0x2aU) 
                                                    * (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__dominant_branch_index)))) 
                              >> 5U)] >> (0x1fU & ((IData)(0x28U) 
                                                   + 
                                                   (0xffU 
                                                    & ((IData)(0x2aU) 
                                                       * (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__dominant_branch_index)))))))
            : 0U);
    if (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_taken_3) {
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_JAL 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__curr_is_JAL_3;
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_JALR 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__curr_is_JALR_3;
    } else if (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_taken_2) {
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_JAL 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__curr_is_JAL_2;
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_JALR 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__curr_is_JALR_2;
    } else if (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_taken_1) {
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_JAL 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__curr_is_JAL_1;
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_JALR 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__curr_is_JALR_1;
    } else {
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_JAL 
            = ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_taken) 
               & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__curr_is_JAL));
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_JALR 
            = ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_taken) 
               & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__curr_is_JALR));
    }
    top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT____VdfgRegularize_hc521a72f_0_13 
        = ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_JALR) 
           | (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_JAL));
    if (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_taken_3) {
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_RET 
            = ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_JALR) 
               & (IData)((0x8000U == (0xf8f80U & vlSelf->__VdfgRegularize_h6171c202_4_9))));
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_CALL 
            = ((IData)(top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT____VdfgRegularize_hc521a72f_0_13) 
               & (0x80U == (0xf80U & vlSelf->__VdfgRegularize_h6171c202_4_9)));
    } else if (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_taken_2) {
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_RET 
            = ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_JALR) 
               & (IData)((0x8000U == (0xf8f80U & vlSelf->__VdfgRegularize_h6171c202_4_12))));
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_CALL 
            = ((IData)(top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT____VdfgRegularize_hc521a72f_0_13) 
               & (0x80U == (0xf80U & vlSelf->__VdfgRegularize_h6171c202_4_12)));
    } else if (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_taken_1) {
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_RET 
            = ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_JALR) 
               & (IData)((0x8000U == (0xf8f80U & vlSelf->__VdfgRegularize_h6171c202_4_15))));
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_CALL 
            = ((IData)(top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT____VdfgRegularize_hc521a72f_0_13) 
               & (0x80U == (0xf80U & vlSelf->__VdfgRegularize_h6171c202_4_15)));
    } else {
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_RET 
            = ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_taken) 
               & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_JALR) 
                  & (IData)((0x8000U == (0xf8f80U & vlSelf->__VdfgRegularize_h6171c202_4_18)))));
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_CALL 
            = ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_taken) 
               & ((IData)(top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT____VdfgRegularize_hc521a72f_0_13) 
                  & (0x80U == (0xf80U & vlSelf->__VdfgRegularize_h6171c202_4_18))));
    }
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__RAS__DOT____Vcellinp__RAS_memory__io_data_in 
        = (((QData)((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__RAS__DOT__TOS)) 
            << 0x20U) | (QData)((IData)(((IData)(4U) 
                                         + vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT____VdfgRegularize_hc521a72f_0_22))));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__imm_imm 
        = ((0x63U == (0x7fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__dominant_instruction))
            ? ((0x1ff000U & ((- (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__dominant_instruction 
                                         >> 0x1fU))) 
                             << 0xcU)) | ((0x800U & 
                                           (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__dominant_instruction 
                                            << 4U)) 
                                          | ((0x7e0U 
                                              & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__dominant_instruction 
                                                 >> 0x14U)) 
                                             | (0x1eU 
                                                & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__dominant_instruction 
                                                   >> 7U)))))
            : ((0x6fU == (0x7fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__dominant_instruction))
                ? ((0x100000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__dominant_instruction 
                                 >> 0xbU)) | ((0xff000U 
                                               & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__dominant_instruction) 
                                              | ((0x800U 
                                                  & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__dominant_instruction 
                                                     >> 9U)) 
                                                 | (0x7feU 
                                                    & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__dominant_instruction 
                                                       >> 0x14U)))))
                : (((0x13U == (0x7fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__dominant_instruction)) 
                    | ((3U == (0x7fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__dominant_instruction)) 
                       | (0x67U == (0x7fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__dominant_instruction))))
                    ? ((0x1ff000U & ((- (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__dominant_instruction 
                                                 >> 0x1fU))) 
                                     << 0xcU)) | (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__dominant_instruction 
                                                  >> 0x14U))
                    : ((0x23U == (0x7fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__dominant_instruction))
                        ? ((0x1ff000U & ((- (IData)(
                                                    (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__dominant_instruction 
                                                     >> 0x1fU))) 
                                         << 0xcU)) 
                           | ((0xfe0U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__dominant_instruction 
                                         >> 0x14U)) 
                              | (0x1fU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__dominant_instruction 
                                          >> 7U))))
                        : (((0x17U == (0x7fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__dominant_instruction)) 
                            | (0x37U == (0x7fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__dominant_instruction)))
                            ? ((0x100000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__dominant_instruction 
                                             >> 0xbU)) 
                               | (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__dominant_instruction 
                                  >> 0xcU)) : 0U)))));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT____Vcellinp__RAS__io_rd_valid 
        = ((~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT____Vcellinp__RAS__io_revert_valid)) 
           & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_RET) 
              & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__input_fetch_packet_valid)));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__target_address 
        = ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_RET)
            ? (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__RAS__DOT___RAS_memory_io_data_out)
            : ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_JAL)
                ? (((1U & ((~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_JAL)) 
                           | (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_RET)))
                     ? 0U : (((- (IData)((1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__imm_imm 
                                                >> 0x14U)))) 
                              << 0x15U) | vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__imm_imm)) 
                   + vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT____VdfgRegularize_hc521a72f_0_22)
                : (((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_JALR) 
                      | (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_BRANCH)) 
                     & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT____Vcellout__BTB_Q__io_deq_bits 
                                >> 0x34U))) & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT___BTB_Q_io_deq_valid))
                    ? (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT____Vcellout__BTB_Q__io_deq_bits 
                               >> 0x14U)) : (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT____VdfgRegularize_hc521a72f_0_0 
                                             + (0x3fU 
                                                & ((IData)(0x10U) 
                                                   - 
                                                   (0xfU 
                                                    & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT____VdfgRegularize_hc521a72f_0_0)))))));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT____Vcellinp__RAS__io_wr_valid 
        = ((~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT____Vcellinp__RAS__io_revert_valid)) 
           & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_CALL) 
              & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__input_fetch_packet_valid)));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT___GEN_0[0U] 
        = (IData)((0x300000000ULL | (((QData)((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT___predictions_out_bits_T_NT_T_2)) 
                                      << 0x25U) | (
                                                   ((QData)((IData)(
                                                                    ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_BRANCH)
                                                                      ? 1U
                                                                      : 
                                                                     ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_RET)
                                                                       ? 4U
                                                                       : 
                                                                      ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_CALL)
                                                                        ? 5U
                                                                        : 
                                                                       ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_JALR)
                                                                         ? 3U
                                                                         : 
                                                                        ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_JAL) 
                                                                         << 1U))))))) 
                                                    << 0x22U) 
                                                   | (QData)((IData)(
                                                                     ((IData)(0x10U) 
                                                                      + vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT____VdfgRegularize_hc521a72f_0_0)))))));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT___GEN_0[1U] 
        = ((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT___predictions_out_bits_T_NT_T_2)
              ? vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__target_address
              : ((IData)(0x10U) + vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT____VdfgRegularize_hc521a72f_0_0)) 
            << 0xcU) | (IData)(((0x300000000ULL | (
                                                   ((QData)((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT___predictions_out_bits_T_NT_T_2)) 
                                                    << 0x25U) 
                                                   | (((QData)((IData)(
                                                                       ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_BRANCH)
                                                                         ? 1U
                                                                         : 
                                                                        ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_RET)
                                                                          ? 4U
                                                                          : 
                                                                         ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_CALL)
                                                                           ? 5U
                                                                           : 
                                                                          ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_JALR)
                                                                            ? 3U
                                                                            : 
                                                                           ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__is_JAL) 
                                                                            << 1U))))))) 
                                                       << 0x22U) 
                                                      | (QData)((IData)(
                                                                        ((IData)(0x10U) 
                                                                         + vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT____VdfgRegularize_hc521a72f_0_0)))))) 
                                >> 0x20U)));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT___GEN_0[2U] 
        = ((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT____VdfgRegularize_hc521a72f_0_0 
            << 0xdU) | (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT___predictions_out_bits_T_NT_T_2)
                          ? vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__target_address
                          : ((IData)(0x10U) + vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT____VdfgRegularize_hc521a72f_0_0)) 
                        >> 0x14U));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT___GEN_0[3U] 
        = (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT____VdfgRegularize_hc521a72f_0_0 
           >> 0x13U);
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__RAS__DOT____Vcellinp__RAS_memory__io_rd_addr 
        = (0x7fU & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT____Vcellinp__RAS__io_wr_valid)
                     ? (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__RAS__DOT__NEXT)
                     : ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT____Vcellinp__RAS__io_rd_valid)
                         ? (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__RAS__DOT___RAS_memory_io_data_out 
                                    >> 0x20U)) : ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT____Vcellinp__RAS__io_revert_valid)
                                                   ? (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT____Vcellinp__RAS__io_revert_TOS)
                                                   : (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__RAS__DOT__TOS)))));
}

VL_INLINE_OPT void Vtop_v2___024root___act_comb__TOP__0(Vtop_v2___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtop_v2__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop_v2___024root___act_comb__TOP__0\n"); );
    // Body
    vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__grant_next = 0U;
    vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__grant_encoded_next = 0U;
    if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__grant_valid_reg) 
         & (~ (IData)((0U != ((IData)(vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__grant_reg) 
                              & (IData)(vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__acknowledge))))))) {
        vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__grant_next 
            = vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__grant_reg;
        vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__grant_encoded_next 
            = vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__grant_encoded_reg;
    } else if ((1U & vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_valid
                [1U])) {
        if ((1U & vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_valid
             [1U])) {
            vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__grant_next 
                = (0xfU & ((IData)(1U) << vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_enc
                           [1U]));
            vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__grant_encoded_next 
                = vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_enc
                [1U];
        } else {
            vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__grant_next 
                = (0xfU & ((IData)(1U) << vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_enc
                           [1U]));
            vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__grant_encoded_next 
                = vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_enc
                [1U];
        }
    }
    vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__mask_next 
        = vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__mask_reg;
    if ((1U & (~ ((IData)(vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__grant_valid_reg) 
                  & (~ (IData)((0U != ((IData)(vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__grant_reg) 
                                       & (IData)(vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__acknowledge))))))))) {
        if ((1U & vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_valid
             [1U])) {
            vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__mask_next 
                = (0xfU & ((1U & vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_valid
                            [1U]) ? VL_SHIFTL_III(4,4,32, (IData)(0xfU), 
                                                  ((IData)(1U) 
                                                   + 
                                                   vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_enc
                                                   [1U]))
                            : VL_SHIFTL_III(4,4,32, (IData)(0xfU), 
                                            ((IData)(1U) 
                                             + vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_enc
                                             [1U]))));
        }
    }
}

VL_INLINE_OPT void Vtop_v2___024root___nba_sequent__TOP__2(Vtop_v2___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtop_v2__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop_v2___024root___nba_sequent__TOP__2\n"); );
    // Init
    IData/*31:0*/ top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT___instruction_PC_T_1;
    top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT___instruction_PC_T_1 = 0;
    IData/*31:0*/ top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT___GEN_0;
    top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT___GEN_0 = 0;
    VlWide<8>/*255:0*/ __Vtemp_1;
    VlWide<3>/*95:0*/ __Vtemp_2;
    VlWide<4>/*127:0*/ __Vtemp_3;
    VlWide<5>/*159:0*/ __Vtemp_4;
    VlWide<6>/*191:0*/ __Vtemp_5;
    VlWide<7>/*223:0*/ __Vtemp_6;
    // Body
    if (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__do_enq) {
        if (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__do_enq) {
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_6 = 1U;
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_7 = 1U;
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_8 = 1U;
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_9 = 1U;
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_10 = 1U;
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_11 = 1U;
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_12 = 1U;
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_13 = 1U;
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_14 = 1U;
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_15 = 1U;
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16 = 1U;
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_17 = 1U;
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_18 = 1U;
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_19 = 1U;
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_20 = 1U;
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_21 = 1U;
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_22 
                = ((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT___GEN_12[7U] 
                    << 0x16U) | (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT___GEN_12[6U] 
                                 >> 0xaU));
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_23 
                = ((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT___GEN_12[2U] 
                    << 0x18U) | (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT___GEN_12[1U] 
                                 >> 8U));
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_24 
                = (0xfU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT___GEN_12[1U] 
                           >> 4U));
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_25 
                = (0x3fU & ((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT___GEN_12[1U] 
                             << 2U) | (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT___GEN_12[0U] 
                                       >> 0x1eU)));
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_26 
                = ((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT___GEN_12[3U] 
                    << 0xeU) | (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT___GEN_12[2U] 
                                >> 0x12U));
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_27 
                = (0xfU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT___GEN_12[2U] 
                           >> 0xeU));
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_28 
                = (0x3fU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT___GEN_12[2U] 
                            >> 8U));
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_29 
                = ((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT___GEN_12[4U] 
                    << 4U) | (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT___GEN_12[3U] 
                              >> 0x1cU));
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_30 
                = (0xfU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT___GEN_12[3U] 
                           >> 0x18U));
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_31 
                = (0x3fU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT___GEN_12[3U] 
                            >> 0x12U));
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                = ((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT___GEN_12[6U] 
                    << 0x1aU) | (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT___GEN_12[5U] 
                                 >> 6U));
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_33 
                = (0xfU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT___GEN_12[5U] 
                           >> 2U));
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_34 
                = (0x3fU & ((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT___GEN_12[5U] 
                             << 4U) | (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT___GEN_12[4U] 
                                       >> 0x1cU)));
        } else {
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_6 = 0U;
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_7 = 0U;
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_8 = 0U;
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_9 = 0U;
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_10 = 0U;
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_11 = 0U;
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_12 = 0U;
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_13 = 0U;
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_14 = 0U;
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_15 = 0U;
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16 = 0U;
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_17 = 0U;
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_18 = 0U;
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_19 = 0U;
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_20 = 0U;
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_21 = 0U;
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_22 = 0U;
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_23 = 0U;
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_24 = 0U;
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_25 = 0U;
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_26 = 0U;
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_27 = 0U;
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_28 = 0U;
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_29 = 0U;
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_30 = 0U;
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_31 = 0U;
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 = 0U;
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_33 = 0U;
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_34 = 0U;
        }
        __Vtemp_2[0U] = ((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                            ? (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                               >> 7U) : (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
                                         >> 9U)) << 0x1fU) 
                         | ((0x40000000U & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                              ? (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                                 >> 6U)
                                              : (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
                                                 >> 8U)) 
                                            << 0x1eU)) 
                            | ((0x20000000U & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                                 ? 
                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                                 >> 5U)
                                                 : 
                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
                                                 >> 7U)) 
                                               << 0x1dU)) 
                               | ((0x10000000U & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                                    ? 
                                                   (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                                    >> 4U)
                                                    : 
                                                   (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
                                                    >> 6U)) 
                                                  << 0x1cU)) 
                                  | ((0x8000000U & 
                                      (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                         ? (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                            >> 3U) : 
                                        (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
                                         >> 5U)) << 0x1bU)) 
                                     | ((0x4000000U 
                                         & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                              ? (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                                 >> 2U)
                                              : (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
                                                 >> 4U)) 
                                            << 0x1aU)) 
                                        | ((0x2000000U 
                                            & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                                 ? 
                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                                 >> 1U)
                                                 : 
                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
                                                 >> 3U)) 
                                               << 0x19U)) 
                                           | ((0x1000000U 
                                               & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                                    ? vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32
                                                    : 
                                                   (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
                                                    >> 2U)) 
                                                  << 0x18U)) 
                                              | ((0x800000U 
                                                  & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_15)
                                                       ? 
                                                      ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_31) 
                                                       >> 5U)
                                                       : 
                                                      (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
                                                       >> 1U)) 
                                                     << 0x17U)) 
                                                 | ((0x400000U 
                                                     & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_15)
                                                          ? 
                                                         ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_31) 
                                                          >> 4U)
                                                          : 
                                                         vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U]) 
                                                        << 0x16U)) 
                                                    | ((0x200000U 
                                                        & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_15)
                                                             ? 
                                                            ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_31) 
                                                             >> 3U)
                                                             : 
                                                            (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[4U] 
                                                             >> 0x1fU)) 
                                                           << 0x15U)) 
                                                       | ((0x100000U 
                                                           & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_15)
                                                                ? 
                                                               ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_31) 
                                                                >> 2U)
                                                                : 
                                                               (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[4U] 
                                                                >> 0x1eU)) 
                                                              << 0x14U)) 
                                                          | ((0x80000U 
                                                              & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_15)
                                                                   ? 
                                                                  ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_31) 
                                                                   >> 1U)
                                                                   : 
                                                                  (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[4U] 
                                                                   >> 0x1dU)) 
                                                                 << 0x13U)) 
                                                             | ((0x40000U 
                                                                 & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_15)
                                                                      ? (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_31)
                                                                      : 
                                                                     (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[4U] 
                                                                      >> 0x1cU)) 
                                                                    << 0x12U)) 
                                                                | ((0x20000U 
                                                                    & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_14)
                                                                         ? 
                                                                        ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_30) 
                                                                         >> 3U)
                                                                         : 
                                                                        (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[4U] 
                                                                         >> 0x1bU)) 
                                                                       << 0x11U)) 
                                                                   | ((0x10000U 
                                                                       & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_14)
                                                                            ? 
                                                                           ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_30) 
                                                                            >> 2U)
                                                                            : 
                                                                           (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[4U] 
                                                                            >> 0x1aU)) 
                                                                          << 0x10U)) 
                                                                      | ((0x8000U 
                                                                          & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_14)
                                                                               ? 
                                                                              ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_30) 
                                                                               >> 1U)
                                                                               : 
                                                                              (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[4U] 
                                                                               >> 0x19U)) 
                                                                             << 0xfU)) 
                                                                         | ((0x4000U 
                                                                             & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_14)
                                                                                 ? (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_30)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[4U] 
                                                                                >> 0x18U)) 
                                                                                << 0xeU)) 
                                                                            | ((0x2000U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_13)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_29 
                                                                                >> 0x1fU)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[4U] 
                                                                                >> 0x17U)) 
                                                                                << 0xdU)) 
                                                                               | ((0x1000U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_13)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_29 
                                                                                >> 0x1eU)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[4U] 
                                                                                >> 0x16U)) 
                                                                                << 0xcU)) 
                                                                                | ((0x800U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_13)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_29 
                                                                                >> 0x1dU)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[4U] 
                                                                                >> 0x15U)) 
                                                                                << 0xbU)) 
                                                                                | ((0x400U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_13)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_29 
                                                                                >> 0x1cU)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[4U] 
                                                                                >> 0x14U)) 
                                                                                << 0xaU)) 
                                                                                | ((0x200U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_13)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_29 
                                                                                >> 0x1bU)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[4U] 
                                                                                >> 0x13U)) 
                                                                                << 9U)) 
                                                                                | ((0x100U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_13)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_29 
                                                                                >> 0x1aU)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[4U] 
                                                                                >> 0x12U)) 
                                                                                << 8U)) 
                                                                                | ((0x80U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_13)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_29 
                                                                                >> 0x19U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[4U] 
                                                                                >> 0x11U)) 
                                                                                << 7U)) 
                                                                                | ((0x40U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_13)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_29 
                                                                                >> 0x18U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[4U] 
                                                                                >> 0x10U)) 
                                                                                << 6U)) 
                                                                                | ((0x20U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_13)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_29 
                                                                                >> 0x17U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[4U] 
                                                                                >> 0xfU)) 
                                                                                << 5U)) 
                                                                                | ((0x10U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_13)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_29 
                                                                                >> 0x16U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[4U] 
                                                                                >> 0xeU)) 
                                                                                << 4U)) 
                                                                                | ((8U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_13)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_29 
                                                                                >> 0x15U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[4U] 
                                                                                >> 0xdU)) 
                                                                                << 3U)) 
                                                                                | ((4U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_13)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_29 
                                                                                >> 0x14U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[4U] 
                                                                                >> 0xcU)) 
                                                                                << 2U)) 
                                                                                | ((2U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_13)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_29 
                                                                                >> 0x13U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[4U] 
                                                                                >> 0xbU)) 
                                                                                << 1U)) 
                                                                                | (1U 
                                                                                & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_13)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_29 
                                                                                >> 0x12U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[4U] 
                                                                                >> 0xaU))))))))))))))))))))))))))))))))));
        __Vtemp_2[1U] = (IData)((((QData)((IData)((
                                                   (((1U 
                                                      & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_21))) 
                                                     && (1U 
                                                         & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[7U] 
                                                            >> 9U))) 
                                                    << 0x1fU) 
                                                   | ((((1U 
                                                         & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_21))) 
                                                        && (1U 
                                                            & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[7U] 
                                                               >> 8U))) 
                                                       << 0x1eU) 
                                                      | ((((1U 
                                                            & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_21))) 
                                                           && (1U 
                                                               & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[7U] 
                                                                  >> 7U))) 
                                                          << 0x1dU) 
                                                         | ((((1U 
                                                               & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_21))) 
                                                              && (1U 
                                                                  & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[7U] 
                                                                     >> 6U))) 
                                                             << 0x1cU) 
                                                            | ((((1U 
                                                                  & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_21))) 
                                                                 && (1U 
                                                                     & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[7U] 
                                                                        >> 5U))) 
                                                                << 0x1bU) 
                                                               | ((((1U 
                                                                     & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_21))) 
                                                                    && (1U 
                                                                        & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[7U] 
                                                                           >> 4U))) 
                                                                   << 0x1aU) 
                                                                  | ((((1U 
                                                                        & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_21))) 
                                                                       && (1U 
                                                                           & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[7U] 
                                                                              >> 3U))) 
                                                                      << 0x19U) 
                                                                     | ((((1U 
                                                                           & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_20))) 
                                                                          && (1U 
                                                                              & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[7U] 
                                                                                >> 2U))) 
                                                                         << 0x18U) 
                                                                        | ((((1U 
                                                                              & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_20))) 
                                                                             && (1U 
                                                                                & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[7U] 
                                                                                >> 1U))) 
                                                                            << 0x17U) 
                                                                           | ((((1U 
                                                                                & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_20))) 
                                                                                && (1U 
                                                                                & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[7U])) 
                                                                               << 0x16U) 
                                                                              | ((((1U 
                                                                                & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_20))) 
                                                                                && (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 0x1fU)) 
                                                                                << 0x15U) 
                                                                                | ((((1U 
                                                                                & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_20))) 
                                                                                && (1U 
                                                                                & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 0x1eU))) 
                                                                                << 0x14U) 
                                                                                | ((((1U 
                                                                                & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_20))) 
                                                                                && (1U 
                                                                                & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 0x1dU))) 
                                                                                << 0x13U) 
                                                                                | ((((1U 
                                                                                & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_20))) 
                                                                                && (1U 
                                                                                & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 0x1cU))) 
                                                                                << 0x12U) 
                                                                                | ((((1U 
                                                                                & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_19))) 
                                                                                && (1U 
                                                                                & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 0x1bU))) 
                                                                                << 0x11U) 
                                                                                | ((((1U 
                                                                                & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_19))) 
                                                                                && (1U 
                                                                                & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 0x1aU))) 
                                                                                << 0x10U) 
                                                                                | ((((1U 
                                                                                & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_19))) 
                                                                                && (1U 
                                                                                & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 0x19U))) 
                                                                                << 0xfU) 
                                                                                | ((((1U 
                                                                                & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_19))) 
                                                                                && (1U 
                                                                                & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 0x18U))) 
                                                                                << 0xeU) 
                                                                                | ((((1U 
                                                                                & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_19))) 
                                                                                && (1U 
                                                                                & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 0x17U))) 
                                                                                << 0xdU) 
                                                                                | ((((1U 
                                                                                & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_19))) 
                                                                                && (1U 
                                                                                & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 0x16U))) 
                                                                                << 0xcU) 
                                                                                | ((((1U 
                                                                                & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_19))) 
                                                                                && (1U 
                                                                                & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 0x15U))) 
                                                                                << 0xbU) 
                                                                                | ((((1U 
                                                                                & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_19))) 
                                                                                && (1U 
                                                                                & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 0x14U))) 
                                                                                << 0xaU) 
                                                                                | ((((1U 
                                                                                & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_19))) 
                                                                                && (1U 
                                                                                & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 0x13U))) 
                                                                                << 9U) 
                                                                                | ((((1U 
                                                                                & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_19))) 
                                                                                && (1U 
                                                                                & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 0x12U))) 
                                                                                << 8U) 
                                                                                | ((((1U 
                                                                                & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_19))) 
                                                                                && (1U 
                                                                                & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 0x11U))) 
                                                                                << 7U) 
                                                                                | ((((1U 
                                                                                & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_19))) 
                                                                                && (1U 
                                                                                & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 0x10U))) 
                                                                                << 6U) 
                                                                                | ((((1U 
                                                                                & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_19))) 
                                                                                && (1U 
                                                                                & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 0xfU))) 
                                                                                << 5U) 
                                                                                | ((((1U 
                                                                                & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_19))) 
                                                                                && (1U 
                                                                                & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 0xeU))) 
                                                                                << 4U) 
                                                                                | ((((1U 
                                                                                & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_19))) 
                                                                                && (1U 
                                                                                & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 0xdU))) 
                                                                                << 3U) 
                                                                                | ((((1U 
                                                                                & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_19))) 
                                                                                && (1U 
                                                                                & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 0xcU))) 
                                                                                << 2U) 
                                                                                | ((2U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_18)
                                                                                 ? 
                                                                                ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_34) 
                                                                                >> 5U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 0xbU)) 
                                                                                << 1U)) 
                                                                                | (1U 
                                                                                & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_18)
                                                                                 ? 
                                                                                ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_34) 
                                                                                >> 4U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 0xaU)))))))))))))))))))))))))))))))))))) 
                                  << 0x20U) | (QData)((IData)(
                                                              ((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_18)
                                                                  ? 
                                                                 ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_34) 
                                                                  >> 3U)
                                                                  : 
                                                                 (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                  >> 9U)) 
                                                                << 0x1fU) 
                                                               | ((0x40000000U 
                                                                   & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_18)
                                                                        ? 
                                                                       ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_34) 
                                                                        >> 2U)
                                                                        : 
                                                                       (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                        >> 8U)) 
                                                                      << 0x1eU)) 
                                                                  | ((0x20000000U 
                                                                      & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_18)
                                                                           ? 
                                                                          ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_34) 
                                                                           >> 1U)
                                                                           : 
                                                                          (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                           >> 7U)) 
                                                                         << 0x1dU)) 
                                                                     | ((0x10000000U 
                                                                         & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_18)
                                                                              ? (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_34)
                                                                              : 
                                                                             (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                              >> 6U)) 
                                                                            << 0x1cU)) 
                                                                        | ((0x8000000U 
                                                                            & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_17)
                                                                                 ? 
                                                                                ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_33) 
                                                                                >> 3U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 5U)) 
                                                                               << 0x1bU)) 
                                                                           | ((0x4000000U 
                                                                               & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_17)
                                                                                 ? 
                                                                                ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_33) 
                                                                                >> 2U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 4U)) 
                                                                                << 0x1aU)) 
                                                                              | ((0x2000000U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_17)
                                                                                 ? 
                                                                                ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_33) 
                                                                                >> 1U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 3U)) 
                                                                                << 0x19U)) 
                                                                                | ((0x1000000U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_17)
                                                                                 ? (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_33)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 2U)) 
                                                                                << 0x18U)) 
                                                                                | ((0x800000U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                                                                >> 0x1fU)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 1U)) 
                                                                                << 0x17U)) 
                                                                                | ((0x400000U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                                                                >> 0x1eU)
                                                                                 : 
                                                                                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U]) 
                                                                                << 0x16U)) 
                                                                                | ((0x200000U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                                                                >> 0x1dU)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
                                                                                >> 0x1fU)) 
                                                                                << 0x15U)) 
                                                                                | ((0x100000U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                                                                >> 0x1cU)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
                                                                                >> 0x1eU)) 
                                                                                << 0x14U)) 
                                                                                | ((0x80000U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                                                                >> 0x1bU)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
                                                                                >> 0x1dU)) 
                                                                                << 0x13U)) 
                                                                                | ((0x40000U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                                                                >> 0x1aU)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
                                                                                >> 0x1cU)) 
                                                                                << 0x12U)) 
                                                                                | ((0x20000U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                                                                >> 0x19U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
                                                                                >> 0x1bU)) 
                                                                                << 0x11U)) 
                                                                                | ((0x10000U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                                                                >> 0x18U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
                                                                                >> 0x1aU)) 
                                                                                << 0x10U)) 
                                                                                | ((0x8000U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                                                                >> 0x17U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
                                                                                >> 0x19U)) 
                                                                                << 0xfU)) 
                                                                                | ((0x4000U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                                                                >> 0x16U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
                                                                                >> 0x18U)) 
                                                                                << 0xeU)) 
                                                                                | ((0x2000U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                                                                >> 0x15U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
                                                                                >> 0x17U)) 
                                                                                << 0xdU)) 
                                                                                | ((0x1000U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                                                                >> 0x14U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
                                                                                >> 0x16U)) 
                                                                                << 0xcU)) 
                                                                                | ((0x800U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                                                                >> 0x13U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
                                                                                >> 0x15U)) 
                                                                                << 0xbU)) 
                                                                                | ((0x400U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                                                                >> 0x12U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
                                                                                >> 0x14U)) 
                                                                                << 0xaU)) 
                                                                                | ((0x200U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                                                                >> 0x11U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
                                                                                >> 0x13U)) 
                                                                                << 9U)) 
                                                                                | ((0x100U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                                                                >> 0x10U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
                                                                                >> 0x12U)) 
                                                                                << 8U)) 
                                                                                | ((0x80U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                                                                >> 0xfU)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
                                                                                >> 0x11U)) 
                                                                                << 7U)) 
                                                                                | ((0x40U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                                                                >> 0xeU)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
                                                                                >> 0x10U)) 
                                                                                << 6U)) 
                                                                                | ((0x20U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                                                                >> 0xdU)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
                                                                                >> 0xfU)) 
                                                                                << 5U)) 
                                                                                | ((0x10U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                                                                >> 0xcU)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
                                                                                >> 0xeU)) 
                                                                                << 4U)) 
                                                                                | ((8U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                                                                >> 0xbU)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
                                                                                >> 0xdU)) 
                                                                                << 3U)) 
                                                                                | ((4U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                                                                >> 0xaU)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
                                                                                >> 0xcU)) 
                                                                                << 2U)) 
                                                                                | ((2U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                                                                >> 9U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
                                                                                >> 0xbU)) 
                                                                                << 1U)) 
                                                                                | (1U 
                                                                                & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                                                                >> 8U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
                                                                                >> 0xaU))))))))))))))))))))))))))))))))))))));
        __Vtemp_2[2U] = (IData)(((((QData)((IData)(
                                                   ((((1U 
                                                       & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_21))) 
                                                      && (1U 
                                                          & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[7U] 
                                                             >> 9U))) 
                                                     << 0x1fU) 
                                                    | ((((1U 
                                                          & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_21))) 
                                                         && (1U 
                                                             & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[7U] 
                                                                >> 8U))) 
                                                        << 0x1eU) 
                                                       | ((((1U 
                                                             & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_21))) 
                                                            && (1U 
                                                                & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[7U] 
                                                                   >> 7U))) 
                                                           << 0x1dU) 
                                                          | ((((1U 
                                                                & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_21))) 
                                                               && (1U 
                                                                   & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[7U] 
                                                                      >> 6U))) 
                                                              << 0x1cU) 
                                                             | ((((1U 
                                                                   & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_21))) 
                                                                  && (1U 
                                                                      & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[7U] 
                                                                         >> 5U))) 
                                                                 << 0x1bU) 
                                                                | ((((1U 
                                                                      & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_21))) 
                                                                     && (1U 
                                                                         & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[7U] 
                                                                            >> 4U))) 
                                                                    << 0x1aU) 
                                                                   | ((((1U 
                                                                         & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_21))) 
                                                                        && (1U 
                                                                            & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[7U] 
                                                                               >> 3U))) 
                                                                       << 0x19U) 
                                                                      | ((((1U 
                                                                            & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_20))) 
                                                                           && (1U 
                                                                               & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[7U] 
                                                                                >> 2U))) 
                                                                          << 0x18U) 
                                                                         | ((((1U 
                                                                               & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_20))) 
                                                                              && (1U 
                                                                                & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[7U] 
                                                                                >> 1U))) 
                                                                             << 0x17U) 
                                                                            | ((((1U 
                                                                                & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_20))) 
                                                                                && (1U 
                                                                                & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[7U])) 
                                                                                << 0x16U) 
                                                                               | ((((1U 
                                                                                & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_20))) 
                                                                                && (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 0x1fU)) 
                                                                                << 0x15U) 
                                                                                | ((((1U 
                                                                                & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_20))) 
                                                                                && (1U 
                                                                                & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 0x1eU))) 
                                                                                << 0x14U) 
                                                                                | ((((1U 
                                                                                & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_20))) 
                                                                                && (1U 
                                                                                & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 0x1dU))) 
                                                                                << 0x13U) 
                                                                                | ((((1U 
                                                                                & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_20))) 
                                                                                && (1U 
                                                                                & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 0x1cU))) 
                                                                                << 0x12U) 
                                                                                | ((((1U 
                                                                                & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_19))) 
                                                                                && (1U 
                                                                                & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 0x1bU))) 
                                                                                << 0x11U) 
                                                                                | ((((1U 
                                                                                & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_19))) 
                                                                                && (1U 
                                                                                & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 0x1aU))) 
                                                                                << 0x10U) 
                                                                                | ((((1U 
                                                                                & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_19))) 
                                                                                && (1U 
                                                                                & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 0x19U))) 
                                                                                << 0xfU) 
                                                                                | ((((1U 
                                                                                & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_19))) 
                                                                                && (1U 
                                                                                & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 0x18U))) 
                                                                                << 0xeU) 
                                                                                | ((((1U 
                                                                                & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_19))) 
                                                                                && (1U 
                                                                                & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 0x17U))) 
                                                                                << 0xdU) 
                                                                                | ((((1U 
                                                                                & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_19))) 
                                                                                && (1U 
                                                                                & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 0x16U))) 
                                                                                << 0xcU) 
                                                                                | ((((1U 
                                                                                & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_19))) 
                                                                                && (1U 
                                                                                & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 0x15U))) 
                                                                                << 0xbU) 
                                                                                | ((((1U 
                                                                                & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_19))) 
                                                                                && (1U 
                                                                                & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 0x14U))) 
                                                                                << 0xaU) 
                                                                                | ((((1U 
                                                                                & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_19))) 
                                                                                && (1U 
                                                                                & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 0x13U))) 
                                                                                << 9U) 
                                                                                | ((((1U 
                                                                                & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_19))) 
                                                                                && (1U 
                                                                                & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 0x12U))) 
                                                                                << 8U) 
                                                                                | ((((1U 
                                                                                & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_19))) 
                                                                                && (1U 
                                                                                & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 0x11U))) 
                                                                                << 7U) 
                                                                                | ((((1U 
                                                                                & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_19))) 
                                                                                && (1U 
                                                                                & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 0x10U))) 
                                                                                << 6U) 
                                                                                | ((((1U 
                                                                                & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_19))) 
                                                                                && (1U 
                                                                                & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 0xfU))) 
                                                                                << 5U) 
                                                                                | ((((1U 
                                                                                & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_19))) 
                                                                                && (1U 
                                                                                & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 0xeU))) 
                                                                                << 4U) 
                                                                                | ((((1U 
                                                                                & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_19))) 
                                                                                && (1U 
                                                                                & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 0xdU))) 
                                                                                << 3U) 
                                                                                | ((((1U 
                                                                                & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_19))) 
                                                                                && (1U 
                                                                                & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 0xcU))) 
                                                                                << 2U) 
                                                                                | ((2U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_18)
                                                                                 ? 
                                                                                ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_34) 
                                                                                >> 5U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 0xbU)) 
                                                                                << 1U)) 
                                                                                | (1U 
                                                                                & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_18)
                                                                                 ? 
                                                                                ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_34) 
                                                                                >> 4U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 0xaU)))))))))))))))))))))))))))))))))))) 
                                   << 0x20U) | (QData)((IData)(
                                                               ((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_18)
                                                                   ? 
                                                                  ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_34) 
                                                                   >> 3U)
                                                                   : 
                                                                  (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                   >> 9U)) 
                                                                 << 0x1fU) 
                                                                | ((0x40000000U 
                                                                    & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_18)
                                                                         ? 
                                                                        ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_34) 
                                                                         >> 2U)
                                                                         : 
                                                                        (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                         >> 8U)) 
                                                                       << 0x1eU)) 
                                                                   | ((0x20000000U 
                                                                       & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_18)
                                                                            ? 
                                                                           ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_34) 
                                                                            >> 1U)
                                                                            : 
                                                                           (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                            >> 7U)) 
                                                                          << 0x1dU)) 
                                                                      | ((0x10000000U 
                                                                          & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_18)
                                                                               ? (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_34)
                                                                               : 
                                                                              (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                               >> 6U)) 
                                                                             << 0x1cU)) 
                                                                         | ((0x8000000U 
                                                                             & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_17)
                                                                                 ? 
                                                                                ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_33) 
                                                                                >> 3U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 5U)) 
                                                                                << 0x1bU)) 
                                                                            | ((0x4000000U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_17)
                                                                                 ? 
                                                                                ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_33) 
                                                                                >> 2U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 4U)) 
                                                                                << 0x1aU)) 
                                                                               | ((0x2000000U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_17)
                                                                                 ? 
                                                                                ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_33) 
                                                                                >> 1U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 3U)) 
                                                                                << 0x19U)) 
                                                                                | ((0x1000000U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_17)
                                                                                 ? (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_33)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 2U)) 
                                                                                << 0x18U)) 
                                                                                | ((0x800000U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                                                                >> 0x1fU)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
                                                                                >> 1U)) 
                                                                                << 0x17U)) 
                                                                                | ((0x400000U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                                                                >> 0x1eU)
                                                                                 : 
                                                                                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U]) 
                                                                                << 0x16U)) 
                                                                                | ((0x200000U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                                                                >> 0x1dU)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
                                                                                >> 0x1fU)) 
                                                                                << 0x15U)) 
                                                                                | ((0x100000U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                                                                >> 0x1cU)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
                                                                                >> 0x1eU)) 
                                                                                << 0x14U)) 
                                                                                | ((0x80000U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                                                                >> 0x1bU)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
                                                                                >> 0x1dU)) 
                                                                                << 0x13U)) 
                                                                                | ((0x40000U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                                                                >> 0x1aU)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
                                                                                >> 0x1cU)) 
                                                                                << 0x12U)) 
                                                                                | ((0x20000U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                                                                >> 0x19U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
                                                                                >> 0x1bU)) 
                                                                                << 0x11U)) 
                                                                                | ((0x10000U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                                                                >> 0x18U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
                                                                                >> 0x1aU)) 
                                                                                << 0x10U)) 
                                                                                | ((0x8000U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                                                                >> 0x17U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
                                                                                >> 0x19U)) 
                                                                                << 0xfU)) 
                                                                                | ((0x4000U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                                                                >> 0x16U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
                                                                                >> 0x18U)) 
                                                                                << 0xeU)) 
                                                                                | ((0x2000U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                                                                >> 0x15U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
                                                                                >> 0x17U)) 
                                                                                << 0xdU)) 
                                                                                | ((0x1000U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                                                                >> 0x14U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
                                                                                >> 0x16U)) 
                                                                                << 0xcU)) 
                                                                                | ((0x800U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                                                                >> 0x13U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
                                                                                >> 0x15U)) 
                                                                                << 0xbU)) 
                                                                                | ((0x400U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                                                                >> 0x12U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
                                                                                >> 0x14U)) 
                                                                                << 0xaU)) 
                                                                                | ((0x200U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                                                                >> 0x11U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
                                                                                >> 0x13U)) 
                                                                                << 9U)) 
                                                                                | ((0x100U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                                                                >> 0x10U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
                                                                                >> 0x12U)) 
                                                                                << 8U)) 
                                                                                | ((0x80U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                                                                >> 0xfU)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
                                                                                >> 0x11U)) 
                                                                                << 7U)) 
                                                                                | ((0x40U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                                                                >> 0xeU)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
                                                                                >> 0x10U)) 
                                                                                << 6U)) 
                                                                                | ((0x20U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                                                                >> 0xdU)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
                                                                                >> 0xfU)) 
                                                                                << 5U)) 
                                                                                | ((0x10U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                                                                >> 0xcU)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
                                                                                >> 0xeU)) 
                                                                                << 4U)) 
                                                                                | ((8U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                                                                >> 0xbU)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
                                                                                >> 0xdU)) 
                                                                                << 3U)) 
                                                                                | ((4U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                                                                >> 0xaU)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
                                                                                >> 0xcU)) 
                                                                                << 2U)) 
                                                                                | ((2U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                                                                >> 9U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
                                                                                >> 0xbU)) 
                                                                                << 1U)) 
                                                                                | (1U 
                                                                                & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_16)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_32 
                                                                                >> 8U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
                                                                                >> 0xaU))))))))))))))))))))))))))))))))))))) 
                                 >> 0x20U));
        __Vtemp_3[0U] = ((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_13)
                            ? (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_29 
                               >> 0x11U) : (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[4U] 
                                            >> 9U)) 
                          << 0x1fU) | ((0x40000000U 
                                        & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_13)
                                             ? (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_29 
                                                >> 0x10U)
                                             : (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[4U] 
                                                >> 8U)) 
                                           << 0x1eU)) 
                                       | ((0x20000000U 
                                           & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_13)
                                                ? (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_29 
                                                   >> 0xfU)
                                                : (
                                                   vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[4U] 
                                                   >> 7U)) 
                                              << 0x1dU)) 
                                          | ((0x10000000U 
                                              & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_13)
                                                   ? 
                                                  (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_29 
                                                   >> 0xeU)
                                                   : 
                                                  (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[4U] 
                                                   >> 6U)) 
                                                 << 0x1cU)) 
                                             | ((0x8000000U 
                                                 & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_13)
                                                      ? 
                                                     (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_29 
                                                      >> 0xdU)
                                                      : 
                                                     (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[4U] 
                                                      >> 5U)) 
                                                    << 0x1bU)) 
                                                | ((0x4000000U 
                                                    & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_13)
                                                         ? 
                                                        (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_29 
                                                         >> 0xcU)
                                                         : 
                                                        (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[4U] 
                                                         >> 4U)) 
                                                       << 0x1aU)) 
                                                   | ((0x2000000U 
                                                       & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_13)
                                                            ? 
                                                           (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_29 
                                                            >> 0xbU)
                                                            : 
                                                           (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[4U] 
                                                            >> 3U)) 
                                                          << 0x19U)) 
                                                      | ((0x1000000U 
                                                          & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_13)
                                                               ? 
                                                              (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_29 
                                                               >> 0xaU)
                                                               : 
                                                              (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[4U] 
                                                               >> 2U)) 
                                                             << 0x18U)) 
                                                         | ((0x800000U 
                                                             & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_13)
                                                                  ? 
                                                                 (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_29 
                                                                  >> 9U)
                                                                  : 
                                                                 (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[4U] 
                                                                  >> 1U)) 
                                                                << 0x17U)) 
                                                            | ((0x400000U 
                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_13)
                                                                     ? 
                                                                    (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_29 
                                                                     >> 8U)
                                                                     : 
                                                                    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[4U]) 
                                                                   << 0x16U)) 
                                                               | ((0x200000U 
                                                                   & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_13)
                                                                        ? 
                                                                       (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_29 
                                                                        >> 7U)
                                                                        : 
                                                                       (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[3U] 
                                                                        >> 0x1fU)) 
                                                                      << 0x15U)) 
                                                                  | ((0x100000U 
                                                                      & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_13)
                                                                           ? 
                                                                          (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_29 
                                                                           >> 6U)
                                                                           : 
                                                                          (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[3U] 
                                                                           >> 0x1eU)) 
                                                                         << 0x14U)) 
                                                                     | ((0x80000U 
                                                                         & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_13)
                                                                              ? 
                                                                             (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_29 
                                                                              >> 5U)
                                                                              : 
                                                                             (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[3U] 
                                                                              >> 0x1dU)) 
                                                                            << 0x13U)) 
                                                                        | ((0x40000U 
                                                                            & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_13)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_29 
                                                                                >> 4U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[3U] 
                                                                                >> 0x1cU)) 
                                                                               << 0x12U)) 
                                                                           | ((0x20000U 
                                                                               & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_13)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_29 
                                                                                >> 3U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[3U] 
                                                                                >> 0x1bU)) 
                                                                                << 0x11U)) 
                                                                              | ((0x10000U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_13)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_29 
                                                                                >> 2U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[3U] 
                                                                                >> 0x1aU)) 
                                                                                << 0x10U)) 
                                                                                | ((0x8000U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_13)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_29 
                                                                                >> 1U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[3U] 
                                                                                >> 0x19U)) 
                                                                                << 0xfU)) 
                                                                                | ((0x4000U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_13)
                                                                                 ? vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_29
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[3U] 
                                                                                >> 0x18U)) 
                                                                                << 0xeU)) 
                                                                                | ((0x2000U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_12)
                                                                                 ? 
                                                                                ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_28) 
                                                                                >> 5U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[3U] 
                                                                                >> 0x17U)) 
                                                                                << 0xdU)) 
                                                                                | ((0x1000U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_12)
                                                                                 ? 
                                                                                ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_28) 
                                                                                >> 4U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[3U] 
                                                                                >> 0x16U)) 
                                                                                << 0xcU)) 
                                                                                | ((0x800U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_12)
                                                                                 ? 
                                                                                ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_28) 
                                                                                >> 3U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[3U] 
                                                                                >> 0x15U)) 
                                                                                << 0xbU)) 
                                                                                | ((0x400U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_12)
                                                                                 ? 
                                                                                ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_28) 
                                                                                >> 2U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[3U] 
                                                                                >> 0x14U)) 
                                                                                << 0xaU)) 
                                                                                | ((0x200U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_12)
                                                                                 ? 
                                                                                ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_28) 
                                                                                >> 1U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[3U] 
                                                                                >> 0x13U)) 
                                                                                << 9U)) 
                                                                                | ((0x100U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_12)
                                                                                 ? (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_28)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[3U] 
                                                                                >> 0x12U)) 
                                                                                << 8U)) 
                                                                                | ((0x80U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_11)
                                                                                 ? 
                                                                                ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_27) 
                                                                                >> 3U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[3U] 
                                                                                >> 0x11U)) 
                                                                                << 7U)) 
                                                                                | ((0x40U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_11)
                                                                                 ? 
                                                                                ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_27) 
                                                                                >> 2U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[3U] 
                                                                                >> 0x10U)) 
                                                                                << 6U)) 
                                                                                | ((0x20U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_11)
                                                                                 ? 
                                                                                ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_27) 
                                                                                >> 1U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[3U] 
                                                                                >> 0xfU)) 
                                                                                << 5U)) 
                                                                                | ((0x10U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_11)
                                                                                 ? (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_27)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[3U] 
                                                                                >> 0xeU)) 
                                                                                << 4U)) 
                                                                                | ((8U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_10)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_26 
                                                                                >> 0x1fU)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[3U] 
                                                                                >> 0xdU)) 
                                                                                << 3U)) 
                                                                                | ((4U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_10)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_26 
                                                                                >> 0x1eU)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[3U] 
                                                                                >> 0xcU)) 
                                                                                << 2U)) 
                                                                                | ((2U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_10)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_26 
                                                                                >> 0x1dU)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[3U] 
                                                                                >> 0xbU)) 
                                                                                << 1U)) 
                                                                                | (1U 
                                                                                & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_10)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_26 
                                                                                >> 0x1cU)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[3U] 
                                                                                >> 0xaU))))))))))))))))))))))))))))))))));
        __Vtemp_4[0U] = ((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_10)
                            ? (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_26 
                               >> 0x1bU) : (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[3U] 
                                            >> 9U)) 
                          << 0x1fU) | ((0x40000000U 
                                        & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_10)
                                             ? (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_26 
                                                >> 0x1aU)
                                             : (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[3U] 
                                                >> 8U)) 
                                           << 0x1eU)) 
                                       | ((0x20000000U 
                                           & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_10)
                                                ? (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_26 
                                                   >> 0x19U)
                                                : (
                                                   vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[3U] 
                                                   >> 7U)) 
                                              << 0x1dU)) 
                                          | ((0x10000000U 
                                              & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_10)
                                                   ? 
                                                  (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_26 
                                                   >> 0x18U)
                                                   : 
                                                  (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[3U] 
                                                   >> 6U)) 
                                                 << 0x1cU)) 
                                             | ((0x8000000U 
                                                 & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_10)
                                                      ? 
                                                     (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_26 
                                                      >> 0x17U)
                                                      : 
                                                     (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[3U] 
                                                      >> 5U)) 
                                                    << 0x1bU)) 
                                                | ((0x4000000U 
                                                    & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_10)
                                                         ? 
                                                        (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_26 
                                                         >> 0x16U)
                                                         : 
                                                        (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[3U] 
                                                         >> 4U)) 
                                                       << 0x1aU)) 
                                                   | ((0x2000000U 
                                                       & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_10)
                                                            ? 
                                                           (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_26 
                                                            >> 0x15U)
                                                            : 
                                                           (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[3U] 
                                                            >> 3U)) 
                                                          << 0x19U)) 
                                                      | ((0x1000000U 
                                                          & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_10)
                                                               ? 
                                                              (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_26 
                                                               >> 0x14U)
                                                               : 
                                                              (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[3U] 
                                                               >> 2U)) 
                                                             << 0x18U)) 
                                                         | ((0x800000U 
                                                             & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_10)
                                                                  ? 
                                                                 (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_26 
                                                                  >> 0x13U)
                                                                  : 
                                                                 (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[3U] 
                                                                  >> 1U)) 
                                                                << 0x17U)) 
                                                            | ((0x400000U 
                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_10)
                                                                     ? 
                                                                    (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_26 
                                                                     >> 0x12U)
                                                                     : 
                                                                    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[3U]) 
                                                                   << 0x16U)) 
                                                               | ((0x200000U 
                                                                   & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_10)
                                                                        ? 
                                                                       (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_26 
                                                                        >> 0x11U)
                                                                        : 
                                                                       (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[2U] 
                                                                        >> 0x1fU)) 
                                                                      << 0x15U)) 
                                                                  | ((0x100000U 
                                                                      & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_10)
                                                                           ? 
                                                                          (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_26 
                                                                           >> 0x10U)
                                                                           : 
                                                                          (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[2U] 
                                                                           >> 0x1eU)) 
                                                                         << 0x14U)) 
                                                                     | ((0x80000U 
                                                                         & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_10)
                                                                              ? 
                                                                             (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_26 
                                                                              >> 0xfU)
                                                                              : 
                                                                             (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[2U] 
                                                                              >> 0x1dU)) 
                                                                            << 0x13U)) 
                                                                        | ((0x40000U 
                                                                            & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_10)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_26 
                                                                                >> 0xeU)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[2U] 
                                                                                >> 0x1cU)) 
                                                                               << 0x12U)) 
                                                                           | ((0x20000U 
                                                                               & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_10)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_26 
                                                                                >> 0xdU)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[2U] 
                                                                                >> 0x1bU)) 
                                                                                << 0x11U)) 
                                                                              | ((0x10000U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_10)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_26 
                                                                                >> 0xcU)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[2U] 
                                                                                >> 0x1aU)) 
                                                                                << 0x10U)) 
                                                                                | ((0x8000U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_10)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_26 
                                                                                >> 0xbU)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[2U] 
                                                                                >> 0x19U)) 
                                                                                << 0xfU)) 
                                                                                | ((0x4000U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_10)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_26 
                                                                                >> 0xaU)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[2U] 
                                                                                >> 0x18U)) 
                                                                                << 0xeU)) 
                                                                                | ((0x2000U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_10)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_26 
                                                                                >> 9U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[2U] 
                                                                                >> 0x17U)) 
                                                                                << 0xdU)) 
                                                                                | ((0x1000U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_10)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_26 
                                                                                >> 8U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[2U] 
                                                                                >> 0x16U)) 
                                                                                << 0xcU)) 
                                                                                | ((0x800U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_10)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_26 
                                                                                >> 7U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[2U] 
                                                                                >> 0x15U)) 
                                                                                << 0xbU)) 
                                                                                | ((0x400U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_10)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_26 
                                                                                >> 6U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[2U] 
                                                                                >> 0x14U)) 
                                                                                << 0xaU)) 
                                                                                | ((0x200U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_10)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_26 
                                                                                >> 5U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[2U] 
                                                                                >> 0x13U)) 
                                                                                << 9U)) 
                                                                                | ((0x100U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_10)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_26 
                                                                                >> 4U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[2U] 
                                                                                >> 0x12U)) 
                                                                                << 8U)) 
                                                                                | ((0x80U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_10)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_26 
                                                                                >> 3U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[2U] 
                                                                                >> 0x11U)) 
                                                                                << 7U)) 
                                                                                | ((0x40U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_10)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_26 
                                                                                >> 2U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[2U] 
                                                                                >> 0x10U)) 
                                                                                << 6U)) 
                                                                                | ((0x20U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_10)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_26 
                                                                                >> 1U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[2U] 
                                                                                >> 0xfU)) 
                                                                                << 5U)) 
                                                                                | ((0x10U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_10)
                                                                                 ? vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_26
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[2U] 
                                                                                >> 0xeU)) 
                                                                                << 4U)) 
                                                                                | ((8U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_9)
                                                                                 ? 
                                                                                ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_25) 
                                                                                >> 5U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[2U] 
                                                                                >> 0xdU)) 
                                                                                << 3U)) 
                                                                                | ((4U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_9)
                                                                                 ? 
                                                                                ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_25) 
                                                                                >> 4U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[2U] 
                                                                                >> 0xcU)) 
                                                                                << 2U)) 
                                                                                | ((2U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_9)
                                                                                 ? 
                                                                                ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_25) 
                                                                                >> 3U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[2U] 
                                                                                >> 0xbU)) 
                                                                                << 1U)) 
                                                                                | (1U 
                                                                                & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_9)
                                                                                 ? 
                                                                                ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_25) 
                                                                                >> 2U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[2U] 
                                                                                >> 0xaU))))))))))))))))))))))))))))))))));
        __Vtemp_5[0U] = ((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_9)
                            ? ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_25) 
                               >> 1U) : (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[2U] 
                                         >> 9U)) << 0x1fU) 
                         | ((0x40000000U & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_9)
                                              ? (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_25)
                                              : (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[2U] 
                                                 >> 8U)) 
                                            << 0x1eU)) 
                            | ((0x20000000U & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_8)
                                                 ? 
                                                ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_24) 
                                                 >> 3U)
                                                 : 
                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[2U] 
                                                 >> 7U)) 
                                               << 0x1dU)) 
                               | ((0x10000000U & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_8)
                                                    ? 
                                                   ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_24) 
                                                    >> 2U)
                                                    : 
                                                   (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[2U] 
                                                    >> 6U)) 
                                                  << 0x1cU)) 
                                  | ((0x8000000U & 
                                      (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_8)
                                         ? ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_24) 
                                            >> 1U) : 
                                        (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[2U] 
                                         >> 5U)) << 0x1bU)) 
                                     | ((0x4000000U 
                                         & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_8)
                                              ? (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_24)
                                              : (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[2U] 
                                                 >> 4U)) 
                                            << 0x1aU)) 
                                        | ((0x2000000U 
                                            & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_7)
                                                 ? 
                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_23 
                                                 >> 0x1fU)
                                                 : 
                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[2U] 
                                                 >> 3U)) 
                                               << 0x19U)) 
                                           | ((0x1000000U 
                                               & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_7)
                                                    ? 
                                                   (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_23 
                                                    >> 0x1eU)
                                                    : 
                                                   (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[2U] 
                                                    >> 2U)) 
                                                  << 0x18U)) 
                                              | ((0x800000U 
                                                  & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_7)
                                                       ? 
                                                      (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_23 
                                                       >> 0x1dU)
                                                       : 
                                                      (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[2U] 
                                                       >> 1U)) 
                                                     << 0x17U)) 
                                                 | ((0x400000U 
                                                     & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_7)
                                                          ? 
                                                         (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_23 
                                                          >> 0x1cU)
                                                          : 
                                                         vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[2U]) 
                                                        << 0x16U)) 
                                                    | ((0x200000U 
                                                        & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_7)
                                                             ? 
                                                            (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_23 
                                                             >> 0x1bU)
                                                             : 
                                                            (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[1U] 
                                                             >> 0x1fU)) 
                                                           << 0x15U)) 
                                                       | ((0x100000U 
                                                           & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_7)
                                                                ? 
                                                               (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_23 
                                                                >> 0x1aU)
                                                                : 
                                                               (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[1U] 
                                                                >> 0x1eU)) 
                                                              << 0x14U)) 
                                                          | ((0x80000U 
                                                              & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_7)
                                                                   ? 
                                                                  (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_23 
                                                                   >> 0x19U)
                                                                   : 
                                                                  (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[1U] 
                                                                   >> 0x1dU)) 
                                                                 << 0x13U)) 
                                                             | ((0x40000U 
                                                                 & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_7)
                                                                      ? 
                                                                     (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_23 
                                                                      >> 0x18U)
                                                                      : 
                                                                     (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[1U] 
                                                                      >> 0x1cU)) 
                                                                    << 0x12U)) 
                                                                | ((0x20000U 
                                                                    & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_7)
                                                                         ? 
                                                                        (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_23 
                                                                         >> 0x17U)
                                                                         : 
                                                                        (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[1U] 
                                                                         >> 0x1bU)) 
                                                                       << 0x11U)) 
                                                                   | ((0x10000U 
                                                                       & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_7)
                                                                            ? 
                                                                           (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_23 
                                                                            >> 0x16U)
                                                                            : 
                                                                           (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[1U] 
                                                                            >> 0x1aU)) 
                                                                          << 0x10U)) 
                                                                      | ((0x8000U 
                                                                          & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_7)
                                                                               ? 
                                                                              (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_23 
                                                                               >> 0x15U)
                                                                               : 
                                                                              (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[1U] 
                                                                               >> 0x19U)) 
                                                                             << 0xfU)) 
                                                                         | ((0x4000U 
                                                                             & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_7)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_23 
                                                                                >> 0x14U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[1U] 
                                                                                >> 0x18U)) 
                                                                                << 0xeU)) 
                                                                            | ((0x2000U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_7)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_23 
                                                                                >> 0x13U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[1U] 
                                                                                >> 0x17U)) 
                                                                                << 0xdU)) 
                                                                               | ((0x1000U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_7)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_23 
                                                                                >> 0x12U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[1U] 
                                                                                >> 0x16U)) 
                                                                                << 0xcU)) 
                                                                                | ((0x800U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_7)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_23 
                                                                                >> 0x11U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[1U] 
                                                                                >> 0x15U)) 
                                                                                << 0xbU)) 
                                                                                | ((0x400U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_7)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_23 
                                                                                >> 0x10U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[1U] 
                                                                                >> 0x14U)) 
                                                                                << 0xaU)) 
                                                                                | ((0x200U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_7)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_23 
                                                                                >> 0xfU)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[1U] 
                                                                                >> 0x13U)) 
                                                                                << 9U)) 
                                                                                | ((0x100U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_7)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_23 
                                                                                >> 0xeU)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[1U] 
                                                                                >> 0x12U)) 
                                                                                << 8U)) 
                                                                                | ((0x80U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_7)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_23 
                                                                                >> 0xdU)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[1U] 
                                                                                >> 0x11U)) 
                                                                                << 7U)) 
                                                                                | ((0x40U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_7)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_23 
                                                                                >> 0xcU)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[1U] 
                                                                                >> 0x10U)) 
                                                                                << 6U)) 
                                                                                | ((0x20U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_7)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_23 
                                                                                >> 0xbU)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[1U] 
                                                                                >> 0xfU)) 
                                                                                << 5U)) 
                                                                                | ((0x10U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_7)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_23 
                                                                                >> 0xaU)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[1U] 
                                                                                >> 0xeU)) 
                                                                                << 4U)) 
                                                                                | ((8U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_7)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_23 
                                                                                >> 9U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[1U] 
                                                                                >> 0xdU)) 
                                                                                << 3U)) 
                                                                                | ((4U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_7)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_23 
                                                                                >> 8U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[1U] 
                                                                                >> 0xcU)) 
                                                                                << 2U)) 
                                                                                | ((2U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_7)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_23 
                                                                                >> 7U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[1U] 
                                                                                >> 0xbU)) 
                                                                                << 1U)) 
                                                                                | (1U 
                                                                                & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_7)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_23 
                                                                                >> 6U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[1U] 
                                                                                >> 0xaU))))))))))))))))))))))))))))))))));
        __Vtemp_6[0U] = ((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_7)
                            ? (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_23 
                               >> 5U) : (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[1U] 
                                         >> 9U)) << 0x1fU) 
                         | ((0x40000000U & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_7)
                                              ? (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_23 
                                                 >> 4U)
                                              : (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[1U] 
                                                 >> 8U)) 
                                            << 0x1eU)) 
                            | ((0x20000000U & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_7)
                                                 ? 
                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_23 
                                                 >> 3U)
                                                 : 
                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[1U] 
                                                 >> 7U)) 
                                               << 0x1dU)) 
                               | ((0x10000000U & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_7)
                                                    ? 
                                                   (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_23 
                                                    >> 2U)
                                                    : 
                                                   (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[1U] 
                                                    >> 6U)) 
                                                  << 0x1cU)) 
                                  | ((0x8000000U & 
                                      (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_7)
                                         ? (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_23 
                                            >> 1U) : 
                                        (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[1U] 
                                         >> 5U)) << 0x1bU)) 
                                     | ((0x4000000U 
                                         & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_7)
                                              ? vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_23
                                              : (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[1U] 
                                                 >> 4U)) 
                                            << 0x1aU)) 
                                        | ((0x2000000U 
                                            & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__do_enq)
                                                 ? 
                                                ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__do_enq) 
                                                 && (1U 
                                                     & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT___GEN_12[6U] 
                                                        >> 9U)))
                                                 : 
                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[1U] 
                                                 >> 3U)) 
                                               << 0x19U)) 
                                           | ((0x1000000U 
                                               & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__do_enq)
                                                    ? 
                                                   ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__do_enq) 
                                                    && (1U 
                                                        & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT___GEN_12[6U] 
                                                           >> 8U)))
                                                    : 
                                                   (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[1U] 
                                                    >> 2U)) 
                                                  << 0x18U)) 
                                              | ((0x800000U 
                                                  & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__do_enq)
                                                       ? 
                                                      ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__do_enq) 
                                                       && (1U 
                                                           & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT___GEN_12[6U] 
                                                              >> 7U)))
                                                       : 
                                                      (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[1U] 
                                                       >> 1U)) 
                                                     << 0x17U)) 
                                                 | ((0x400000U 
                                                     & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__do_enq)
                                                          ? 
                                                         ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__do_enq) 
                                                          && (1U 
                                                              & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT___GEN_12[6U] 
                                                                 >> 6U)))
                                                          : 
                                                         vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[1U]) 
                                                        << 0x16U)) 
                                                    | ((0x200000U 
                                                        & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_6)
                                                             ? 
                                                            (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_22 
                                                             >> 0x1fU)
                                                             : 
                                                            (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[0U] 
                                                             >> 0x1fU)) 
                                                           << 0x15U)) 
                                                       | ((0x100000U 
                                                           & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_6)
                                                                ? 
                                                               (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_22 
                                                                >> 0x1eU)
                                                                : 
                                                               (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[0U] 
                                                                >> 0x1eU)) 
                                                              << 0x14U)) 
                                                          | ((0x80000U 
                                                              & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_6)
                                                                   ? 
                                                                  (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_22 
                                                                   >> 0x1dU)
                                                                   : 
                                                                  (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[0U] 
                                                                   >> 0x1dU)) 
                                                                 << 0x13U)) 
                                                             | ((0x40000U 
                                                                 & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_6)
                                                                      ? 
                                                                     (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_22 
                                                                      >> 0x1cU)
                                                                      : 
                                                                     (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[0U] 
                                                                      >> 0x1cU)) 
                                                                    << 0x12U)) 
                                                                | ((0x20000U 
                                                                    & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_6)
                                                                         ? 
                                                                        (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_22 
                                                                         >> 0x1bU)
                                                                         : 
                                                                        (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[0U] 
                                                                         >> 0x1bU)) 
                                                                       << 0x11U)) 
                                                                   | ((0x10000U 
                                                                       & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_6)
                                                                            ? 
                                                                           (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_22 
                                                                            >> 0x1aU)
                                                                            : 
                                                                           (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[0U] 
                                                                            >> 0x1aU)) 
                                                                          << 0x10U)) 
                                                                      | ((0x8000U 
                                                                          & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_6)
                                                                               ? 
                                                                              (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_22 
                                                                               >> 0x19U)
                                                                               : 
                                                                              (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[0U] 
                                                                               >> 0x19U)) 
                                                                             << 0xfU)) 
                                                                         | ((0x4000U 
                                                                             & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_6)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_22 
                                                                                >> 0x18U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[0U] 
                                                                                >> 0x18U)) 
                                                                                << 0xeU)) 
                                                                            | ((0x2000U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_6)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_22 
                                                                                >> 0x17U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[0U] 
                                                                                >> 0x17U)) 
                                                                                << 0xdU)) 
                                                                               | ((0x1000U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_6)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_22 
                                                                                >> 0x16U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[0U] 
                                                                                >> 0x16U)) 
                                                                                << 0xcU)) 
                                                                                | ((0x800U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_6)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_22 
                                                                                >> 0x15U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[0U] 
                                                                                >> 0x15U)) 
                                                                                << 0xbU)) 
                                                                                | ((0x400U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_6)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_22 
                                                                                >> 0x14U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[0U] 
                                                                                >> 0x14U)) 
                                                                                << 0xaU)) 
                                                                                | ((0x200U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_6)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_22 
                                                                                >> 0x13U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[0U] 
                                                                                >> 0x13U)) 
                                                                                << 9U)) 
                                                                                | ((0x100U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_6)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_22 
                                                                                >> 0x12U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[0U] 
                                                                                >> 0x12U)) 
                                                                                << 8U)) 
                                                                                | ((0x80U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_6)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_22 
                                                                                >> 0x11U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[0U] 
                                                                                >> 0x11U)) 
                                                                                << 7U)) 
                                                                                | ((0x40U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_6)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_22 
                                                                                >> 0x10U)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[0U] 
                                                                                >> 0x10U)) 
                                                                                << 6U)) 
                                                                                | ((0x20U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_6)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_22 
                                                                                >> 0xfU)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[0U] 
                                                                                >> 0xfU)) 
                                                                                << 5U)) 
                                                                                | ((0x10U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_6)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_22 
                                                                                >> 0xeU)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[0U] 
                                                                                >> 0xeU)) 
                                                                                << 4U)) 
                                                                                | ((8U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_6)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_22 
                                                                                >> 0xdU)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[0U] 
                                                                                >> 0xdU)) 
                                                                                << 3U)) 
                                                                                | ((4U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_6)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_22 
                                                                                >> 0xcU)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[0U] 
                                                                                >> 0xcU)) 
                                                                                << 2U)) 
                                                                                | ((2U 
                                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_6)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_22 
                                                                                >> 0xbU)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[0U] 
                                                                                >> 0xbU)) 
                                                                                << 1U)) 
                                                                                | (1U 
                                                                                & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_6)
                                                                                 ? 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_22 
                                                                                >> 0xaU)
                                                                                 : 
                                                                                (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[0U] 
                                                                                >> 0xaU))))))))))))))))))))))))))))))))));
        __Vtemp_1[0U] = ((__Vtemp_6[0U] << 0xaU) | 
                         ((0x200U & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_6)
                                       ? (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_22 
                                          >> 9U) : 
                                      (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[0U] 
                                       >> 9U)) << 9U)) 
                          | ((0x100U & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_6)
                                          ? (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_22 
                                             >> 8U)
                                          : (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[0U] 
                                             >> 8U)) 
                                        << 8U)) | (
                                                   (0x80U 
                                                    & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_6)
                                                         ? 
                                                        (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_22 
                                                         >> 7U)
                                                         : 
                                                        (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[0U] 
                                                         >> 7U)) 
                                                       << 7U)) 
                                                   | ((0x40U 
                                                       & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_6)
                                                            ? 
                                                           (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_22 
                                                            >> 6U)
                                                            : 
                                                           (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[0U] 
                                                            >> 6U)) 
                                                          << 6U)) 
                                                      | ((0x20U 
                                                          & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_6)
                                                               ? 
                                                              (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_22 
                                                               >> 5U)
                                                               : 
                                                              (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[0U] 
                                                               >> 5U)) 
                                                             << 5U)) 
                                                         | ((0x10U 
                                                             & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_6)
                                                                  ? 
                                                                 (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_22 
                                                                  >> 4U)
                                                                  : 
                                                                 (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[0U] 
                                                                  >> 4U)) 
                                                                << 4U)) 
                                                            | ((8U 
                                                                & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_6)
                                                                     ? 
                                                                    (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_22 
                                                                     >> 3U)
                                                                     : 
                                                                    (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[0U] 
                                                                     >> 3U)) 
                                                                   << 3U)) 
                                                               | ((4U 
                                                                   & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_6)
                                                                        ? 
                                                                       (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_22 
                                                                        >> 2U)
                                                                        : 
                                                                       (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[0U] 
                                                                        >> 2U)) 
                                                                      << 2U)) 
                                                                  | ((2U 
                                                                      & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_6)
                                                                           ? 
                                                                          (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_22 
                                                                           >> 1U)
                                                                           : 
                                                                          (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[0U] 
                                                                           >> 1U)) 
                                                                         << 1U)) 
                                                                     | (1U 
                                                                        & ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_6)
                                                                            ? vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__unnamedblk1__DOT___GEN_22
                                                                            : 
                                                                           vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[0U]))))))))))));
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[0U] 
            = __Vtemp_1[0U];
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[1U] 
            = ((__Vtemp_6[0U] >> 0x16U) | (__Vtemp_5[0U] 
                                           << 0xaU));
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[2U] 
            = ((__Vtemp_5[0U] >> 0x16U) | (__Vtemp_4[0U] 
                                           << 0xaU));
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[3U] 
            = ((__Vtemp_4[0U] >> 0x16U) | (__Vtemp_3[0U] 
                                           << 0xaU));
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[4U] 
            = ((__Vtemp_3[0U] >> 0x16U) | (__Vtemp_2[0U] 
                                           << 0xaU));
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[5U] 
            = ((__Vtemp_2[0U] >> 0x16U) | (__Vtemp_2[1U] 
                                           << 0xaU));
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[6U] 
            = ((__Vtemp_2[1U] >> 0x16U) | (__Vtemp_2[2U] 
                                           << 0xaU));
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__CPU_response_skid_buffer__DOT__ram[7U] 
            = (__Vtemp_2[2U] >> 0x16U);
    }
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__maybe_full 
        = ((1U & (~ (IData)(vlSelf->top_v2__DOT__reset))) 
           && ((~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT___bp_io_flush_T)) 
               & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__do_enq) 
                   == (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__do_deq))
                   ? (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__maybe_full)
                   : (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__do_enq))));
    if (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_3__DOT___GEN_1) {
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_3__DOT__mem_ext__DOT__Memory__v0 
            = ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_3__DOT___GEN_1) 
               & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__MOB__DOT___FU_output_arbiter_io_out_valid));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_3__DOT__mem_ext__DOT__Memory__v0 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT____Vcellinp__ROB_WB_banks_0__io_addrE;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_3__DOT__mem_ext__DOT__Memory__v0 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_3__DOT__mem_ext__DOT__Memory__v1 
            = (1U & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_3__DOT___GEN_1) 
                      & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__MOB__DOT___FU_output_arbiter_io_out_valid)) 
                     >> 1U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_3__DOT__mem_ext__DOT__Memory__v1 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT____Vcellinp__ROB_WB_banks_0__io_addrE;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_3__DOT__mem_ext__DOT__Memory__v1 = 1U;
    }
    if (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_3__DOT___GEN_5) {
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_3__DOT__mem_ext__DOT__Memory__v2 
            = ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_3__DOT___GEN_5) 
               & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU2__DOT__ALU__DOT__io_FU_output_valid_REG));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_3__DOT__mem_ext__DOT__Memory__v2 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU2__DOT__ALU__DOT__io_FU_output_bits_ROB_index_REG;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_3__DOT__mem_ext__DOT__Memory__v2 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_3__DOT__mem_ext__DOT__Memory__v3 
            = (1U & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_3__DOT___GEN_5) 
                      & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU2__DOT__ALU__DOT__io_FU_output_valid_REG)) 
                     >> 1U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_3__DOT__mem_ext__DOT__Memory__v3 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU2__DOT__ALU__DOT__io_FU_output_bits_ROB_index_REG;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_3__DOT__mem_ext__DOT__Memory__v3 = 1U;
    }
    if (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_3__DOT___GEN_9) {
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_3__DOT__mem_ext__DOT__Memory__v4 
            = ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_3__DOT___GEN_9) 
               & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU1__DOT__ALU__DOT__io_FU_output_valid_REG));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_3__DOT__mem_ext__DOT__Memory__v4 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU1__DOT__ALU__DOT__io_FU_output_bits_ROB_index_REG;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_3__DOT__mem_ext__DOT__Memory__v4 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_3__DOT__mem_ext__DOT__Memory__v5 
            = (1U & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_3__DOT___GEN_9) 
                      & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU1__DOT__ALU__DOT__io_FU_output_valid_REG)) 
                     >> 1U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_3__DOT__mem_ext__DOT__Memory__v5 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU1__DOT__ALU__DOT__io_FU_output_bits_ROB_index_REG;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_3__DOT__mem_ext__DOT__Memory__v5 = 1U;
    }
    if (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_3__DOT___GEN_13) {
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_3__DOT__mem_ext__DOT__Memory__v6 
            = ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_3__DOT___GEN_13) 
               & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT____VdfgRegularize_h04ee65bd_2_0));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_3__DOT__mem_ext__DOT__Memory__v6 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT____Vcellinp__ROB_WB_banks_0__io_addrB;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_3__DOT__mem_ext__DOT__Memory__v6 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_3__DOT__mem_ext__DOT__Memory__v7 
            = (1U & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_3__DOT___GEN_13) 
                      & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT____VdfgRegularize_h04ee65bd_2_0)) 
                     >> 1U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_3__DOT__mem_ext__DOT__Memory__v7 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT____Vcellinp__ROB_WB_banks_0__io_addrB;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_3__DOT__mem_ext__DOT__Memory__v7 = 1U;
    }
    if (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__allocate) {
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_3__DOT__mem_ext__DOT__Memory__v8 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_3__DOT__mem_ext__DOT__Memory__v8 = 1U;
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_3__DOT__mem_ext__DOT__Memory__v9 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_3__DOT__mem_ext__DOT__Memory__v9 = 1U;
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_2__DOT__mem_ext__DOT__Memory__v8 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_2__DOT__mem_ext__DOT__Memory__v8 = 1U;
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_2__DOT__mem_ext__DOT__Memory__v9 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_2__DOT__mem_ext__DOT__Memory__v9 = 1U;
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_1__DOT__mem_ext__DOT__Memory__v8 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_1__DOT__mem_ext__DOT__Memory__v8 = 1U;
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_1__DOT__mem_ext__DOT__Memory__v9 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_1__DOT__mem_ext__DOT__Memory__v9 = 1U;
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_0__DOT__mem_ext__DOT__Memory__v8 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_0__DOT__mem_ext__DOT__Memory__v8 = 1U;
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_0__DOT__mem_ext__DOT__Memory__v9 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_0__DOT__mem_ext__DOT__Memory__v9 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v0 
            = (1U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[0U]);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v0 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v0 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v1 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[0U] 
                     >> 1U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v1 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v1 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v2 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[0U] 
                     >> 2U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v2 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v2 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v3 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[0U] 
                     >> 3U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v3 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v3 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v4 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[0U] 
                     >> 4U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v4 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v4 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v5 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[0U] 
                     >> 5U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v5 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v5 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v6 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[0U] 
                     >> 6U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v6 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v6 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v7 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[0U] 
                     >> 7U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v7 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v7 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v8 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[0U] 
                     >> 8U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v8 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v8 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v9 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[0U] 
                     >> 9U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v9 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v9 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v10 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[0U] 
                     >> 0xaU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v10 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v10 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v11 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[0U] 
                     >> 0xbU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v11 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v11 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v12 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[0U] 
                     >> 0xcU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v12 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v12 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v13 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[0U] 
                     >> 0xdU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v13 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v13 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v14 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[0U] 
                     >> 0xeU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v14 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v14 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v15 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[0U] 
                     >> 0xfU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v15 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v15 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v16 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[0U] 
                     >> 0x10U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v16 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v16 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v17 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[0U] 
                     >> 0x11U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v17 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v17 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v18 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[0U] 
                     >> 0x12U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v18 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v18 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v19 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[0U] 
                     >> 0x13U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v19 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v19 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v20 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[0U] 
                     >> 0x14U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v20 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v20 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v21 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[0U] 
                     >> 0x15U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v21 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v21 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v22 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[0U] 
                     >> 0x16U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v22 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v22 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v23 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[0U] 
                     >> 0x17U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v23 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v23 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v24 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[0U] 
                     >> 0x18U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v24 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v24 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v25 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[0U] 
                     >> 0x19U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v25 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v25 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v26 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[0U] 
                     >> 0x1aU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v26 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v26 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v27 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[0U] 
                     >> 0x1bU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v27 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v27 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v28 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[0U] 
                     >> 0x1cU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v28 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v28 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v29 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[0U] 
                     >> 0x1dU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v29 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v29 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v30 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[0U] 
                     >> 0x1eU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v30 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v30 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v31 
            = (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[0U] 
               >> 0x1fU);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v31 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v31 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v32 
            = (1U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[1U]);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v32 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v32 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v33 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[1U] 
                     >> 1U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v33 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v33 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v34 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[1U] 
                     >> 2U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v34 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v34 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v35 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[1U] 
                     >> 3U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v35 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v35 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v36 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[1U] 
                     >> 4U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v36 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v36 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v37 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[1U] 
                     >> 5U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v37 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v37 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v38 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[1U] 
                     >> 6U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v38 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v38 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v39 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[1U] 
                     >> 7U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v39 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v39 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v40 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[1U] 
                     >> 8U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v40 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v40 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v41 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[1U] 
                     >> 9U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v41 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v41 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v42 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[1U] 
                     >> 0xaU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v42 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v42 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v43 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[1U] 
                     >> 0xbU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v43 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v43 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v44 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[1U] 
                     >> 0xcU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v44 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v44 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v45 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[1U] 
                     >> 0xdU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v45 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v45 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v46 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[1U] 
                     >> 0xeU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v46 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v46 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v47 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[1U] 
                     >> 0xfU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v47 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v47 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v48 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[1U] 
                     >> 0x10U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v48 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v48 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v49 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[1U] 
                     >> 0x11U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v49 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v49 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v50 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[1U] 
                     >> 0x12U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v50 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v50 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v51 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[1U] 
                     >> 0x13U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v51 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v51 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v52 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[1U] 
                     >> 0x14U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v52 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v52 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v53 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[1U] 
                     >> 0x15U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v53 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v53 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v54 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[1U] 
                     >> 0x16U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v54 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v54 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v55 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[1U] 
                     >> 0x17U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v55 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v55 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v56 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[1U] 
                     >> 0x18U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v56 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v56 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v57 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[1U] 
                     >> 0x19U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v57 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v57 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v58 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[1U] 
                     >> 0x1aU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v58 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v58 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v59 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[1U] 
                     >> 0x1bU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v59 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v59 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v60 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[1U] 
                     >> 0x1cU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v60 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v60 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v61 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[1U] 
                     >> 0x1dU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v61 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v61 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v62 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[1U] 
                     >> 0x1eU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v62 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v62 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v63 
            = (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[1U] 
               >> 0x1fU);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v63 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v63 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v64 
            = (1U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[2U]);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v64 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v64 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v65 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[2U] 
                     >> 1U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v65 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v65 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v66 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[2U] 
                     >> 2U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v66 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v66 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v67 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[2U] 
                     >> 3U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v67 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v67 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v68 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[2U] 
                     >> 4U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v68 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v68 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v69 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT____Vcellinp__mem_ext__W0_data[2U] 
                     >> 5U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v69 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__back_index;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT__Memory__v69 = 1U;
    }
    if (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_2__DOT___GEN_1) {
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_2__DOT__mem_ext__DOT__Memory__v0 
            = ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_2__DOT___GEN_1) 
               & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__MOB__DOT___FU_output_arbiter_io_out_valid));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_2__DOT__mem_ext__DOT__Memory__v0 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT____Vcellinp__ROB_WB_banks_0__io_addrE;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_2__DOT__mem_ext__DOT__Memory__v0 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_2__DOT__mem_ext__DOT__Memory__v1 
            = (1U & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_2__DOT___GEN_1) 
                      & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__MOB__DOT___FU_output_arbiter_io_out_valid)) 
                     >> 1U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_2__DOT__mem_ext__DOT__Memory__v1 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT____Vcellinp__ROB_WB_banks_0__io_addrE;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_2__DOT__mem_ext__DOT__Memory__v1 = 1U;
    }
    if (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_2__DOT___GEN_5) {
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_2__DOT__mem_ext__DOT__Memory__v2 
            = ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_2__DOT___GEN_5) 
               & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU2__DOT__ALU__DOT__io_FU_output_valid_REG));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_2__DOT__mem_ext__DOT__Memory__v2 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU2__DOT__ALU__DOT__io_FU_output_bits_ROB_index_REG;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_2__DOT__mem_ext__DOT__Memory__v2 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_2__DOT__mem_ext__DOT__Memory__v3 
            = (1U & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_2__DOT___GEN_5) 
                      & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU2__DOT__ALU__DOT__io_FU_output_valid_REG)) 
                     >> 1U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_2__DOT__mem_ext__DOT__Memory__v3 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU2__DOT__ALU__DOT__io_FU_output_bits_ROB_index_REG;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_2__DOT__mem_ext__DOT__Memory__v3 = 1U;
    }
    if (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_2__DOT___GEN_9) {
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_2__DOT__mem_ext__DOT__Memory__v4 
            = ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_2__DOT___GEN_9) 
               & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU1__DOT__ALU__DOT__io_FU_output_valid_REG));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_2__DOT__mem_ext__DOT__Memory__v4 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU1__DOT__ALU__DOT__io_FU_output_bits_ROB_index_REG;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_2__DOT__mem_ext__DOT__Memory__v4 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_2__DOT__mem_ext__DOT__Memory__v5 
            = (1U & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_2__DOT___GEN_9) 
                      & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU1__DOT__ALU__DOT__io_FU_output_valid_REG)) 
                     >> 1U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_2__DOT__mem_ext__DOT__Memory__v5 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU1__DOT__ALU__DOT__io_FU_output_bits_ROB_index_REG;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_2__DOT__mem_ext__DOT__Memory__v5 = 1U;
    }
    if (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_2__DOT___GEN_13) {
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_2__DOT__mem_ext__DOT__Memory__v6 
            = ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_2__DOT___GEN_13) 
               & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT____VdfgRegularize_h04ee65bd_2_0));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_2__DOT__mem_ext__DOT__Memory__v6 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT____Vcellinp__ROB_WB_banks_0__io_addrB;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_2__DOT__mem_ext__DOT__Memory__v6 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_2__DOT__mem_ext__DOT__Memory__v7 
            = (1U & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_2__DOT___GEN_13) 
                      & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT____VdfgRegularize_h04ee65bd_2_0)) 
                     >> 1U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_2__DOT__mem_ext__DOT__Memory__v7 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT____Vcellinp__ROB_WB_banks_0__io_addrB;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_2__DOT__mem_ext__DOT__Memory__v7 = 1U;
    }
    if (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_1__DOT___GEN_1) {
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_1__DOT__mem_ext__DOT__Memory__v0 
            = ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_1__DOT___GEN_1) 
               & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__MOB__DOT___FU_output_arbiter_io_out_valid));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_1__DOT__mem_ext__DOT__Memory__v0 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT____Vcellinp__ROB_WB_banks_0__io_addrE;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_1__DOT__mem_ext__DOT__Memory__v0 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_1__DOT__mem_ext__DOT__Memory__v1 
            = (1U & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_1__DOT___GEN_1) 
                      & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__MOB__DOT___FU_output_arbiter_io_out_valid)) 
                     >> 1U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_1__DOT__mem_ext__DOT__Memory__v1 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT____Vcellinp__ROB_WB_banks_0__io_addrE;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_1__DOT__mem_ext__DOT__Memory__v1 = 1U;
    }
    if (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_1__DOT___GEN_5) {
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_1__DOT__mem_ext__DOT__Memory__v2 
            = ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_1__DOT___GEN_5) 
               & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU2__DOT__ALU__DOT__io_FU_output_valid_REG));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_1__DOT__mem_ext__DOT__Memory__v2 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU2__DOT__ALU__DOT__io_FU_output_bits_ROB_index_REG;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_1__DOT__mem_ext__DOT__Memory__v2 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_1__DOT__mem_ext__DOT__Memory__v3 
            = (1U & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_1__DOT___GEN_5) 
                      & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU2__DOT__ALU__DOT__io_FU_output_valid_REG)) 
                     >> 1U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_1__DOT__mem_ext__DOT__Memory__v3 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU2__DOT__ALU__DOT__io_FU_output_bits_ROB_index_REG;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_1__DOT__mem_ext__DOT__Memory__v3 = 1U;
    }
    if (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_1__DOT___GEN_9) {
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_1__DOT__mem_ext__DOT__Memory__v4 
            = ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_1__DOT___GEN_9) 
               & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU1__DOT__ALU__DOT__io_FU_output_valid_REG));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_1__DOT__mem_ext__DOT__Memory__v4 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU1__DOT__ALU__DOT__io_FU_output_bits_ROB_index_REG;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_1__DOT__mem_ext__DOT__Memory__v4 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_1__DOT__mem_ext__DOT__Memory__v5 
            = (1U & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_1__DOT___GEN_9) 
                      & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU1__DOT__ALU__DOT__io_FU_output_valid_REG)) 
                     >> 1U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_1__DOT__mem_ext__DOT__Memory__v5 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU1__DOT__ALU__DOT__io_FU_output_bits_ROB_index_REG;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_1__DOT__mem_ext__DOT__Memory__v5 = 1U;
    }
    if (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_1__DOT___GEN_13) {
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_1__DOT__mem_ext__DOT__Memory__v6 
            = ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_1__DOT___GEN_13) 
               & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT____VdfgRegularize_h04ee65bd_2_0));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_1__DOT__mem_ext__DOT__Memory__v6 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT____Vcellinp__ROB_WB_banks_0__io_addrB;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_1__DOT__mem_ext__DOT__Memory__v6 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_1__DOT__mem_ext__DOT__Memory__v7 
            = (1U & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_1__DOT___GEN_13) 
                      & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT____VdfgRegularize_h04ee65bd_2_0)) 
                     >> 1U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_1__DOT__mem_ext__DOT__Memory__v7 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT____Vcellinp__ROB_WB_banks_0__io_addrB;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_1__DOT__mem_ext__DOT__Memory__v7 = 1U;
    }
    if (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_0__DOT___GEN_1) {
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_0__DOT__mem_ext__DOT__Memory__v0 
            = ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_0__DOT___GEN_1) 
               & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__MOB__DOT___FU_output_arbiter_io_out_valid));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_0__DOT__mem_ext__DOT__Memory__v0 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT____Vcellinp__ROB_WB_banks_0__io_addrE;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_0__DOT__mem_ext__DOT__Memory__v0 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_0__DOT__mem_ext__DOT__Memory__v1 
            = (1U & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_0__DOT___GEN_1) 
                      & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__MOB__DOT___FU_output_arbiter_io_out_valid)) 
                     >> 1U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_0__DOT__mem_ext__DOT__Memory__v1 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT____Vcellinp__ROB_WB_banks_0__io_addrE;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_0__DOT__mem_ext__DOT__Memory__v1 = 1U;
    }
    if (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_0__DOT___GEN_5) {
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_0__DOT__mem_ext__DOT__Memory__v2 
            = ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_0__DOT___GEN_5) 
               & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU2__DOT__ALU__DOT__io_FU_output_valid_REG));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_0__DOT__mem_ext__DOT__Memory__v2 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU2__DOT__ALU__DOT__io_FU_output_bits_ROB_index_REG;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_0__DOT__mem_ext__DOT__Memory__v2 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_0__DOT__mem_ext__DOT__Memory__v3 
            = (1U & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_0__DOT___GEN_5) 
                      & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU2__DOT__ALU__DOT__io_FU_output_valid_REG)) 
                     >> 1U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_0__DOT__mem_ext__DOT__Memory__v3 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU2__DOT__ALU__DOT__io_FU_output_bits_ROB_index_REG;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_0__DOT__mem_ext__DOT__Memory__v3 = 1U;
    }
    if (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_0__DOT___GEN_9) {
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_0__DOT__mem_ext__DOT__Memory__v4 
            = ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_0__DOT___GEN_9) 
               & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU1__DOT__ALU__DOT__io_FU_output_valid_REG));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_0__DOT__mem_ext__DOT__Memory__v4 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU1__DOT__ALU__DOT__io_FU_output_bits_ROB_index_REG;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_0__DOT__mem_ext__DOT__Memory__v4 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_0__DOT__mem_ext__DOT__Memory__v5 
            = (1U & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_0__DOT___GEN_9) 
                      & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU1__DOT__ALU__DOT__io_FU_output_valid_REG)) 
                     >> 1U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_0__DOT__mem_ext__DOT__Memory__v5 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU1__DOT__ALU__DOT__io_FU_output_bits_ROB_index_REG;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_0__DOT__mem_ext__DOT__Memory__v5 = 1U;
    }
    if (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_0__DOT___GEN_13) {
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_0__DOT__mem_ext__DOT__Memory__v6 
            = ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_0__DOT___GEN_13) 
               & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT____VdfgRegularize_h04ee65bd_2_0));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_0__DOT__mem_ext__DOT__Memory__v6 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT____Vcellinp__ROB_WB_banks_0__io_addrB;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_0__DOT__mem_ext__DOT__Memory__v6 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_0__DOT__mem_ext__DOT__Memory__v7 
            = (1U & (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_0__DOT___GEN_13) 
                      & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT____VdfgRegularize_h04ee65bd_2_0)) 
                     >> 1U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_0__DOT__mem_ext__DOT__Memory__v7 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT____Vcellinp__ROB_WB_banks_0__io_addrB;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__ROB_WB_banks_0__DOT__mem_ext__DOT__Memory__v7 = 1U;
    }
    if (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RD_valid_3) {
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_PRF__DOT__mem_ext__DOT__Memory__v0 
            = ((0U == (0x3fU & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__MEM_RS__DOT____VdfgRegularize_hf4780643_0_19)))
                ? 0U : vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT____Vcellinp__INT_PRF__io_wdata_3);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_PRF__DOT__mem_ext__DOT__Memory__v0 
            = (0x3fU & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__MEM_RS__DOT____VdfgRegularize_hf4780643_0_19));
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_PRF__DOT__mem_ext__DOT__Memory__v0 = 1U;
    }
    if (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RD_valid_2) {
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_PRF__DOT__mem_ext__DOT__Memory__v1 
            = ((0U == (0x3fU & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU2__DOT__ALU__DOT__io_FU_output_bits_RD_REG)))
                ? 0U : vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU2__DOT__ALU__DOT__arithmetic_result);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_PRF__DOT__mem_ext__DOT__Memory__v1 
            = (0x3fU & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU2__DOT__ALU__DOT__io_FU_output_bits_RD_REG));
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_PRF__DOT__mem_ext__DOT__Memory__v1 = 1U;
    }
    if (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RD_valid_1) {
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_PRF__DOT__mem_ext__DOT__Memory__v2 
            = ((0U == (0x3fU & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU1__DOT__ALU__DOT__io_FU_output_bits_RD_REG)))
                ? 0U : vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU1__DOT__ALU__DOT__arithmetic_result);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_PRF__DOT__mem_ext__DOT__Memory__v2 
            = (0x3fU & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU1__DOT__ALU__DOT__io_FU_output_bits_RD_REG));
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_PRF__DOT__mem_ext__DOT__Memory__v2 = 1U;
    }
    if (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RD_valid) {
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_PRF__DOT__mem_ext__DOT__Memory__v3 
            = ((0U == (0x3fU & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__MEM_RS__DOT____VdfgRegularize_hf4780643_0_0)))
                ? 0U : vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT____Vcellinp__INT_PRF__io_wdata_0);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_PRF__DOT__mem_ext__DOT__Memory__v3 
            = (0x3fU & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__MEM_RS__DOT____VdfgRegularize_hf4780643_0_0));
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_PRF__DOT__mem_ext__DOT__Memory__v3 = 1U;
    }
    if (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__do_enq) {
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v0 
            = (1U & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v0 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v0 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v1 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data 
                             >> 1U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v1 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v1 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v2 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data 
                             >> 2U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v2 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v2 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v3 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data 
                             >> 3U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v3 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v3 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v4 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data 
                             >> 4U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v4 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v4 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v5 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data 
                             >> 5U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v5 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v5 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v6 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data 
                             >> 6U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v6 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v6 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v7 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data 
                             >> 7U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v7 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v7 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v8 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data 
                             >> 8U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v8 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v8 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v9 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data 
                             >> 9U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v9 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v9 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v10 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data 
                             >> 0xaU)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v10 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v10 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v11 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data 
                             >> 0xbU)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v11 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v11 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v12 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data 
                             >> 0xcU)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v12 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v12 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v13 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data 
                             >> 0xdU)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v13 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v13 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v14 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data 
                             >> 0xeU)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v14 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v14 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v15 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data 
                             >> 0xfU)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v15 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v15 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v16 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data 
                             >> 0x10U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v16 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v16 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v17 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data 
                             >> 0x11U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v17 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v17 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v18 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data 
                             >> 0x12U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v18 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v18 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v19 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data 
                             >> 0x13U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v19 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v19 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v20 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data 
                             >> 0x14U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v20 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v20 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v21 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data 
                             >> 0x15U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v21 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v21 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v22 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data 
                             >> 0x16U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v22 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v22 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v23 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data 
                             >> 0x17U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v23 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v23 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v24 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data 
                             >> 0x18U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v24 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v24 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v25 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data 
                             >> 0x19U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v25 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v25 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v26 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data 
                             >> 0x1aU)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v26 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v26 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v27 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data 
                             >> 0x1bU)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v27 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v27 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v28 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data 
                             >> 0x1cU)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v28 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v28 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v29 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data 
                             >> 0x1dU)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v29 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v29 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v30 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data 
                             >> 0x1eU)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v30 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v30 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v31 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data 
                             >> 0x1fU)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v31 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v31 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v32 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data 
                             >> 0x20U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v32 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v32 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v33 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data 
                             >> 0x21U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v33 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v33 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v34 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data 
                             >> 0x22U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v34 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v34 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v35 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data 
                             >> 0x23U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v35 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v35 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v36 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data 
                             >> 0x24U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v36 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v36 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v37 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data 
                             >> 0x25U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v37 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v37 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v38 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data 
                             >> 0x26U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v38 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v38 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v39 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data 
                             >> 0x27U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v39 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v39 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v40 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data 
                             >> 0x28U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v40 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v40 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v41 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data 
                             >> 0x29U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v41 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v41 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v42 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data 
                             >> 0x2aU)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v42 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v42 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v43 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data 
                             >> 0x2bU)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v43 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v43 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v44 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data 
                             >> 0x2cU)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v44 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v44 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v45 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data 
                             >> 0x2dU)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v45 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v45 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v46 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data 
                             >> 0x2eU)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v46 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v46 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v47 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data 
                             >> 0x2fU)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v47 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v47 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v48 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data 
                             >> 0x30U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v48 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v48 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v49 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data 
                             >> 0x31U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v49 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v49 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v50 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data 
                             >> 0x32U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v50 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v50 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v51 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data 
                             >> 0x33U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v51 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v51 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v52 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT____Vcellinp__ram_ext__W0_data 
                             >> 0x34U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v52 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__BTB_Q__DOT__ram_ext__DOT__Memory__v52 = 1U;
    }
    if (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT___GEN_3) {
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v0 
            = (1U & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v0 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v0 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v1 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 1U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v1 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v1 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v2 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 2U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v2 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v2 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v3 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 3U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v3 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v3 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v4 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 4U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v4 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v4 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v5 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 5U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v5 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v5 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v6 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 6U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v6 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v6 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v7 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 7U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v7 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v7 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v8 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 8U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v8 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v8 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v9 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 9U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v9 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v9 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v10 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 0xaU)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v10 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v10 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v11 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 0xbU)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v11 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v11 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v12 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 0xcU)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v12 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v12 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v13 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 0xdU)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v13 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v13 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v14 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 0xeU)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v14 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v14 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v15 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 0xfU)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v15 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v15 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v16 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 0x10U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v16 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v16 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v17 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 0x11U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v17 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v17 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v18 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 0x12U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v18 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v18 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v19 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 0x13U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v19 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v19 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v20 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 0x14U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v20 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v20 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v21 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 0x15U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v21 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v21 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v22 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 0x16U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v22 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v22 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v23 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 0x17U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v23 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v23 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v24 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 0x18U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v24 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v24 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v25 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 0x19U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v25 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v25 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v26 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 0x1aU)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v26 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v26 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v27 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 0x1bU)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v27 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v27 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v28 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 0x1cU)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v28 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v28 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v29 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 0x1dU)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v29 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v29 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v30 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 0x1eU)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v30 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v30 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v31 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 0x1fU)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v31 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v31 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v32 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 0x20U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v32 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v32 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v33 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 0x21U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v33 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v33 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v34 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 0x22U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v34 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v34 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v35 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 0x23U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v35 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v35 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v36 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 0x24U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v36 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v36 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v37 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 0x25U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v37 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v37 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v38 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 0x26U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v38 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v38 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v39 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 0x27U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v39 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v39 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v40 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 0x28U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v40 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v40 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v41 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 0x29U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v41 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v41 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v42 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 0x2aU)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v42 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v42 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v43 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 0x2bU)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v43 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v43 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v44 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 0x2cU)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v44 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v44 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v45 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 0x2dU)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v45 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v45 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v46 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 0x2eU)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v46 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v46 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v47 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 0x2fU)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v47 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v47 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v48 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 0x30U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v48 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v48 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v49 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 0x31U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v49 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v49 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v50 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 0x32U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v50 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v50 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v51 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 0x33U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v51 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v51 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v52 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 0x34U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v52 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v52 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v53 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 0x35U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v53 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v53 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v54 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 0x36U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v54 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v54 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v55 
            = (1U & (IData)((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT____Vcellinp__mem_ext__W0_data 
                             >> 0x37U)));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v55 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT____Vcellinp__BTB_memory__io_wr_addr;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__BTB_memory__DOT__mem_ext__DOT__Memory__v55 = 1U;
    }
    if (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__do_enq) {
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v0 
            = (1U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[0U]);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v0 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v0 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v1 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 1U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v1 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v1 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v2 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 2U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v2 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v2 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v3 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 3U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v3 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v3 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v4 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 4U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v4 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v4 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v5 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 5U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v5 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v5 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v6 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 6U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v6 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v6 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v7 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 7U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v7 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v7 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v8 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 8U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v8 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v8 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v9 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 9U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v9 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v9 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v10 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0xaU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v10 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v10 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v11 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0xbU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v11 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v11 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v12 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0xcU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v12 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v12 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v13 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0xdU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v13 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v13 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v14 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0xeU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v14 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v14 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v15 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0xfU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v15 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v15 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v16 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0x10U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v16 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v16 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v17 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0x11U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v17 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v17 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v18 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0x12U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v18 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v18 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v19 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0x13U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v19 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v19 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v20 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0x14U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v20 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v20 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v21 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0x15U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v21 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v21 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v22 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0x16U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v22 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v22 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v23 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0x17U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v23 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v23 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v24 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0x18U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v24 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v24 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v25 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0x19U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v25 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v25 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v26 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0x1aU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v26 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v26 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v27 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0x1bU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v27 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v27 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v28 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0x1cU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v28 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v28 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v29 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0x1dU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v29 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v29 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v30 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0x1eU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v30 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v30 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v31 
            = (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
               >> 0x1fU);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v31 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v31 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v32 
            = (1U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[1U]);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v32 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v32 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v33 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 1U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v33 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v33 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v34 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 2U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v34 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v34 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v35 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 3U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v35 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v35 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v36 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 4U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v36 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v36 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v37 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 5U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v37 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v37 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v38 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 6U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v38 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v38 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v39 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 7U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v39 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v39 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v40 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 8U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v40 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v40 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v41 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 9U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v41 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v41 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v42 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0xaU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v42 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v42 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v43 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0xbU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v43 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v43 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v44 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0xcU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v44 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v44 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v45 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0xdU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v45 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v45 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v46 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0xeU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v46 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v46 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v47 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0xfU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v47 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v47 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v48 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0x10U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v48 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v48 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v49 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0x11U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v49 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v49 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v50 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0x12U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v50 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v50 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v51 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0x13U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v51 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v51 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v52 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0x14U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v52 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v52 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v53 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0x15U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v53 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v53 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v54 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0x16U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v54 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v54 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v55 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0x17U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v55 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v55 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v56 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0x18U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v56 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v56 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v57 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0x19U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v57 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v57 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v58 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0x1aU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v58 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v58 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v59 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0x1bU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v59 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v59 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v60 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0x1cU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v60 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v60 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v61 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0x1dU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v61 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v61 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v62 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0x1eU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v62 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v62 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v63 
            = (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
               >> 0x1fU);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v63 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v63 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v64 
            = (1U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[2U]);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v64 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v64 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v65 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 1U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v65 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v65 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v66 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 2U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v66 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v66 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v67 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 3U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v67 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v67 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v68 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 4U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v68 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v68 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v69 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 5U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v69 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v69 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v70 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 6U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v70 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v70 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v71 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 7U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v71 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v71 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v72 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 8U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v72 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v72 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v73 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 9U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v73 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v73 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v74 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0xaU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v74 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v74 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v75 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0xbU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v75 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v75 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v76 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0xcU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v76 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v76 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v77 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0xdU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v77 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v77 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v78 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0xeU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v78 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v78 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v79 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0xfU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v79 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v79 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v80 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0x10U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v80 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v80 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v81 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0x11U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v81 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v81 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v82 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0x12U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v82 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v82 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v83 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0x13U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v83 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v83 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v84 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0x14U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v84 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v84 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v85 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0x15U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v85 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v85 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v86 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0x16U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v86 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v86 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v87 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0x17U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v87 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v87 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v88 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0x18U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v88 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v88 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v89 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0x19U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v89 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v89 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v90 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0x1aU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v90 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v90 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v91 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0x1bU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v91 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v91 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v92 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0x1cU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v92 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v92 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v93 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0x1dU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v93 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v93 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v94 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0x1eU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v94 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v94 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v95 
            = (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
               >> 0x1fU);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v95 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v95 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v96 
            = (1U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[3U]);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v96 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v96 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v97 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 1U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v97 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v97 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v98 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 2U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v98 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v98 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v99 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 3U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v99 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v99 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v100 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 4U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v100 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v100 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v101 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 5U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v101 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v101 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v102 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 6U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v102 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v102 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v103 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 7U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v103 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v103 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v104 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 8U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v104 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v104 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v105 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 9U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v105 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v105 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v106 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0xaU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v106 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v106 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v107 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0xbU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v107 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v107 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v108 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0xcU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v108 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v108 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v109 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0xdU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v109 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v109 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v110 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0xeU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v110 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v110 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v111 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0xfU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v111 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v111 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v112 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0x10U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v112 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v112 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v113 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0x11U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v113 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v113 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v114 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0x12U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v114 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v114 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v115 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0x13U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v115 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v115 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v116 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0x14U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v116 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v116 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v117 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0x15U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v117 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v117 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v118 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0x16U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v118 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v118 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v119 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0x17U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v119 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v119 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v120 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0x18U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v120 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v120 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v121 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0x19U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v121 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v121 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v122 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0x1aU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v122 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v122 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v123 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0x1bU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v123 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v123 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v124 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0x1cU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v124 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v124 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v125 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0x1dU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v125 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v125 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v126 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0x1eU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v126 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v126 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v127 
            = (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
               >> 0x1fU);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v127 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v127 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v128 
            = (1U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[4U]);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v128 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v128 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v129 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 1U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v129 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v129 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v130 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 2U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v130 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v130 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v131 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 3U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v131 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v131 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v132 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 4U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v132 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v132 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v133 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 5U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v133 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v133 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v134 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 6U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v134 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v134 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v135 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 7U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v135 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v135 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v136 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 8U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v136 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v136 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v137 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 9U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v137 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v137 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v138 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0xaU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v138 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v138 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v139 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0xbU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v139 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v139 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v140 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0xcU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v140 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v140 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v141 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0xdU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v141 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v141 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v142 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0xeU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v142 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v142 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v143 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0xfU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v143 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v143 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v144 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0x10U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v144 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v144 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v145 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0x11U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v145 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v145 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v146 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0x12U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v146 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v146 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v147 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0x13U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v147 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v147 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v148 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0x14U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v148 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v148 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v149 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0x15U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v149 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v149 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v150 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0x16U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v150 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v150 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v151 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0x17U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v151 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v151 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v152 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0x18U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v152 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v152 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v153 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0x19U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v153 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v153 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v154 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0x1aU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v154 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v154 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v155 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0x1bU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v155 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v155 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v156 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0x1cU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v156 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v156 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v157 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0x1dU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v157 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v157 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v158 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0x1eU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v158 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v158 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v159 
            = (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
               >> 0x1fU);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v159 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v159 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v160 
            = (1U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[5U]);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v160 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v160 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v161 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 1U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v161 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v161 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v162 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 2U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v162 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v162 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v163 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 3U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v163 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v163 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v164 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 4U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v164 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v164 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v165 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 5U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v165 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v165 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v166 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 6U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v166 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v166 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v167 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 7U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v167 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v167 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v168 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 8U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v168 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v168 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v169 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 9U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v169 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v169 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v170 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0xaU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v170 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v170 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v171 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0xbU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v171 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v171 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v172 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0xcU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v172 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v172 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v173 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0xdU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v173 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v173 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v174 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0xeU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v174 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v174 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v175 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0xfU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v175 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v175 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v176 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0x10U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v176 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v176 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v177 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0x11U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v177 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v177 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v178 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0x12U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v178 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v178 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v179 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0x13U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v179 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v179 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v180 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0x14U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v180 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v180 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v181 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0x15U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v181 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v181 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v182 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0x16U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v182 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v182 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v183 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0x17U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v183 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v183 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v184 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0x18U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v184 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v184 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v185 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0x19U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v185 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v185 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v186 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0x1aU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v186 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v186 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v187 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0x1bU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v187 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v187 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v188 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0x1cU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v188 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v188 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v189 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0x1dU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v189 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v189 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v190 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0x1eU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v190 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v190 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v191 
            = (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
               >> 0x1fU);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v191 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v191 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v192 
            = (1U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[6U]);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v192 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v192 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v193 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 1U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v193 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v193 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v194 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 2U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v194 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v194 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v195 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 3U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v195 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v195 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v196 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 4U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v196 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v196 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v197 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 5U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v197 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v197 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v198 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 6U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v198 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v198 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v199 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 7U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v199 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v199 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v200 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 8U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v200 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v200 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v201 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 9U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v201 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v201 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v202 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0xaU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v202 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v202 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v203 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0xbU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v203 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v203 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v204 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0xcU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v204 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v204 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v205 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0xdU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v205 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v205 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v206 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0xeU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v206 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v206 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v207 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0xfU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v207 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v207 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v208 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0x10U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v208 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v208 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v209 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0x11U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v209 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v209 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v210 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0x12U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v210 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v210 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v211 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0x13U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v211 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v211 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v212 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0x14U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v212 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v212 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v213 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0x15U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v213 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v213 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v214 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0x16U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v214 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v214 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v215 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0x17U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v215 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v215 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v216 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0x18U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v216 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v216 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v217 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0x19U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v217 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v217 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v218 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0x1aU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v218 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v218 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v219 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0x1bU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v219 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v219 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v220 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0x1cU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v220 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v220 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v221 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0x1dU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v221 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v221 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v222 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0x1eU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v222 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v222 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v223 
            = (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
               >> 0x1fU);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v223 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v223 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v224 
            = (1U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[7U]);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v224 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v224 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v225 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[7U] 
                     >> 1U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v225 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v225 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v226 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[7U] 
                     >> 2U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v226 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v226 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v227 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[7U] 
                     >> 3U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v227 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v227 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v228 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[7U] 
                     >> 4U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v228 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v228 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v229 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[7U] 
                     >> 5U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v229 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v229 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v230 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[7U] 
                     >> 6U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v230 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v230 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v231 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[7U] 
                     >> 7U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v231 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v231 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v232 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[7U] 
                     >> 8U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v232 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v232 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v233 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT____Vcellinp__ram_ext__W0_data[7U] 
                     >> 9U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v233 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__wrap;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__ram_ext__DOT__Memory__v233 = 1U;
    }
    if (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__do_enq) {
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v0 
            = (1U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0U]);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v0 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v0 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v1 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 1U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v1 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v1 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v2 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 2U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v2 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v2 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v3 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 3U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v3 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v3 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v4 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 4U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v4 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v4 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v5 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 5U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v5 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v5 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v6 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 6U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v6 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v6 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v7 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 7U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v7 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v7 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v8 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 8U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v8 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v8 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v9 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 9U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v9 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v9 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v10 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0xaU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v10 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v10 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v11 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0xbU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v11 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v11 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v12 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0xcU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v12 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v12 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v13 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0xdU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v13 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v13 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v14 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0xeU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v14 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v14 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v15 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0xfU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v15 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v15 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v16 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0x10U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v16 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v16 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v17 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0x11U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v17 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v17 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v18 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0x12U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v18 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v18 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v19 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0x13U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v19 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v19 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v20 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0x14U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v20 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v20 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v21 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0x15U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v21 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v21 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v22 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0x16U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v22 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v22 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v23 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0x17U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v23 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v23 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v24 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0x18U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v24 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v24 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v25 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0x19U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v25 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v25 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v26 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0x1aU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v26 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v26 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v27 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0x1bU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v27 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v27 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v28 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0x1cU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v28 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v28 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v29 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0x1dU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v29 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v29 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v30 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0x1eU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v30 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v30 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v31 
            = (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0U] 
               >> 0x1fU);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v31 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v31 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v32 
            = (1U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[1U]);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v32 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v32 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v33 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 1U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v33 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v33 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v34 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 2U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v34 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v34 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v35 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 3U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v35 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v35 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v36 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 4U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v36 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v36 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v37 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 5U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v37 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v37 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v38 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 6U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v38 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v38 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v39 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 7U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v39 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v39 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v40 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 8U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v40 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v40 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v41 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 9U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v41 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v41 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v42 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0xaU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v42 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v42 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v43 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0xbU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v43 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v43 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v44 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0xcU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v44 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v44 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v45 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0xdU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v45 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v45 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v46 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0xeU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v46 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v46 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v47 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0xfU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v47 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v47 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v48 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0x10U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v48 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v48 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v49 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0x11U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v49 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v49 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v50 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0x12U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v50 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v50 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v51 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0x13U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v51 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v51 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v52 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0x14U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v52 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v52 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v53 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0x15U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v53 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v53 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v54 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0x16U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v54 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v54 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v55 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0x17U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v55 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v55 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v56 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0x18U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v56 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v56 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v57 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0x19U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v57 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v57 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v58 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0x1aU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v58 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v58 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v59 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0x1bU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v59 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v59 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v60 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0x1cU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v60 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v60 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v61 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0x1dU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v61 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v61 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v62 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0x1eU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v62 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v62 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v63 
            = (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[1U] 
               >> 0x1fU);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v63 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v63 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v64 
            = (1U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[2U]);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v64 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v64 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v65 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 1U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v65 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v65 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v66 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 2U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v66 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v66 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v67 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 3U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v67 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v67 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v68 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 4U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v68 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v68 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v69 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 5U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v69 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v69 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v70 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 6U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v70 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v70 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v71 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 7U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v71 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v71 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v72 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 8U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v72 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v72 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v73 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 9U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v73 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v73 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v74 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0xaU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v74 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v74 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v75 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0xbU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v75 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v75 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v76 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0xcU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v76 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v76 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v77 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0xdU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v77 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v77 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v78 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0xeU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v78 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v78 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v79 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0xfU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v79 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v79 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v80 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0x10U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v80 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v80 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v81 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0x11U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v81 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v81 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v82 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0x12U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v82 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v82 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v83 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0x13U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v83 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v83 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v84 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0x14U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v84 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v84 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v85 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0x15U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v85 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v85 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v86 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0x16U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v86 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v86 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v87 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0x17U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v87 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v87 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v88 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0x18U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v88 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v88 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v89 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0x19U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v89 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v89 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v90 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0x1aU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v90 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v90 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v91 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0x1bU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v91 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v91 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v92 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0x1cU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v92 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v92 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v93 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0x1dU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v93 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v93 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v94 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0x1eU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v94 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v94 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v95 
            = (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[2U] 
               >> 0x1fU);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v95 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v95 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v96 
            = (1U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[3U]);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v96 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v96 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v97 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 1U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v97 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v97 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v98 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 2U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v98 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v98 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v99 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 3U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v99 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v99 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v100 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 4U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v100 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v100 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v101 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 5U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v101 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v101 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v102 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 6U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v102 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v102 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v103 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 7U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v103 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v103 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v104 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 8U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v104 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v104 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v105 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 9U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v105 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v105 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v106 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0xaU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v106 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v106 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v107 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0xbU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v107 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v107 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v108 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0xcU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v108 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v108 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v109 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0xdU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v109 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v109 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v110 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0xeU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v110 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v110 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v111 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0xfU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v111 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v111 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v112 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0x10U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v112 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v112 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v113 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0x11U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v113 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v113 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v114 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0x12U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v114 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v114 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v115 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0x13U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v115 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v115 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v116 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0x14U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v116 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v116 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v117 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0x15U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v117 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v117 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v118 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0x16U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v118 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v118 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v119 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0x17U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v119 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v119 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v120 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0x18U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v120 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v120 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v121 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0x19U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v121 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v121 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v122 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0x1aU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v122 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v122 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v123 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0x1bU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v123 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v123 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v124 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0x1cU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v124 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v124 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v125 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0x1dU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v125 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v125 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v126 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0x1eU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v126 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v126 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v127 
            = (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[3U] 
               >> 0x1fU);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v127 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v127 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v128 
            = (1U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[4U]);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v128 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v128 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v129 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 1U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v129 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v129 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v130 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 2U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v130 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v130 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v131 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 3U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v131 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v131 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v132 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 4U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v132 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v132 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v133 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 5U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v133 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v133 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v134 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 6U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v134 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v134 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v135 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 7U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v135 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v135 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v136 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 8U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v136 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v136 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v137 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 9U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v137 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v137 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v138 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0xaU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v138 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v138 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v139 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0xbU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v139 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v139 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v140 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0xcU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v140 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v140 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v141 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0xdU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v141 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v141 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v142 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0xeU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v142 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v142 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v143 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0xfU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v143 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v143 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v144 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0x10U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v144 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v144 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v145 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0x11U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v145 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v145 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v146 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0x12U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v146 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v146 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v147 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0x13U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v147 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v147 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v148 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0x14U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v148 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v148 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v149 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0x15U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v149 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v149 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v150 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0x16U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v150 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v150 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v151 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0x17U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v151 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v151 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v152 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0x18U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v152 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v152 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v153 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0x19U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v153 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v153 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v154 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0x1aU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v154 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v154 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v155 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0x1bU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v155 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v155 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v156 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0x1cU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v156 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v156 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v157 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0x1dU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v157 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v157 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v158 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0x1eU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v158 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v158 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v159 
            = (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[4U] 
               >> 0x1fU);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v159 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v159 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v160 
            = (1U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[5U]);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v160 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v160 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v161 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 1U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v161 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v161 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v162 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 2U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v162 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v162 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v163 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 3U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v163 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v163 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v164 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 4U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v164 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v164 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v165 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 5U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v165 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v165 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v166 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 6U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v166 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v166 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v167 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 7U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v167 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v167 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v168 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 8U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v168 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v168 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v169 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 9U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v169 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v169 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v170 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0xaU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v170 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v170 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v171 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0xbU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v171 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v171 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v172 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0xcU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v172 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v172 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v173 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0xdU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v173 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v173 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v174 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0xeU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v174 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v174 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v175 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0xfU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v175 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v175 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v176 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0x10U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v176 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v176 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v177 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0x11U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v177 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v177 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v178 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0x12U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v178 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v178 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v179 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0x13U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v179 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v179 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v180 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0x14U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v180 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v180 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v181 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0x15U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v181 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v181 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v182 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0x16U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v182 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v182 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v183 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0x17U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v183 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v183 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v184 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0x18U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v184 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v184 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v185 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0x19U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v185 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v185 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v186 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0x1aU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v186 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v186 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v187 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0x1bU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v187 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v187 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v188 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0x1cU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v188 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v188 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v189 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0x1dU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v189 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v189 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v190 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0x1eU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v190 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v190 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v191 
            = (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[5U] 
               >> 0x1fU);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v191 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v191 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v192 
            = (1U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[6U]);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v192 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v192 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v193 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 1U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v193 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v193 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v194 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 2U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v194 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v194 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v195 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 3U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v195 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v195 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v196 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 4U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v196 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v196 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v197 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 5U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v197 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v197 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v198 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 6U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v198 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v198 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v199 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 7U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v199 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v199 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v200 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 8U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v200 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v200 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v201 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 9U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v201 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v201 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v202 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0xaU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v202 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v202 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v203 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0xbU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v203 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v203 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v204 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0xcU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v204 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v204 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v205 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0xdU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v205 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v205 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v206 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0xeU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v206 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v206 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v207 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0xfU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v207 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v207 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v208 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0x10U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v208 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v208 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v209 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0x11U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v209 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v209 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v210 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0x12U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v210 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v210 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v211 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0x13U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v211 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v211 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v212 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0x14U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v212 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v212 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v213 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0x15U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v213 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v213 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v214 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0x16U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v214 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v214 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v215 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0x17U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v215 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v215 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v216 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0x18U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v216 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v216 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v217 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0x19U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v217 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v217 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v218 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0x1aU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v218 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v218 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v219 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0x1bU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v219 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v219 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v220 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0x1cU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v220 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v220 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v221 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0x1dU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v221 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v221 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v222 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0x1eU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v222 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v222 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v223 
            = (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[6U] 
               >> 0x1fU);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v223 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v223 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v224 
            = (1U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[7U]);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v224 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v224 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v225 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[7U] 
                     >> 1U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v225 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v225 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v226 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[7U] 
                     >> 2U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v226 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v226 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v227 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[7U] 
                     >> 3U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v227 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v227 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v228 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[7U] 
                     >> 4U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v228 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v228 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v229 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[7U] 
                     >> 5U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v229 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v229 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v230 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[7U] 
                     >> 6U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v230 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v230 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v231 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[7U] 
                     >> 7U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v231 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v231 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v232 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[7U] 
                     >> 8U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v232 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v232 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v233 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[7U] 
                     >> 9U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v233 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v233 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v234 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[7U] 
                     >> 0xaU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v234 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v234 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v235 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[7U] 
                     >> 0xbU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v235 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v235 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v236 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[7U] 
                     >> 0xcU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v236 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v236 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v237 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[7U] 
                     >> 0xdU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v237 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v237 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v238 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[7U] 
                     >> 0xeU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v238 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v238 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v239 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[7U] 
                     >> 0xfU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v239 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v239 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v240 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[7U] 
                     >> 0x10U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v240 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v240 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v241 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[7U] 
                     >> 0x11U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v241 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v241 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v242 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[7U] 
                     >> 0x12U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v242 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v242 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v243 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[7U] 
                     >> 0x13U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v243 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v243 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v244 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[7U] 
                     >> 0x14U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v244 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v244 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v245 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[7U] 
                     >> 0x15U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v245 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v245 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v246 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[7U] 
                     >> 0x16U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v246 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v246 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v247 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[7U] 
                     >> 0x17U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v247 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v247 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v248 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[7U] 
                     >> 0x18U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v248 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v248 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v249 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[7U] 
                     >> 0x19U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v249 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v249 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v250 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[7U] 
                     >> 0x1aU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v250 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v250 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v251 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[7U] 
                     >> 0x1bU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v251 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v251 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v252 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[7U] 
                     >> 0x1cU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v252 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v252 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v253 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[7U] 
                     >> 0x1dU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v253 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v253 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v254 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[7U] 
                     >> 0x1eU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v254 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v254 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v255 
            = (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[7U] 
               >> 0x1fU);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v255 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v255 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v256 
            = (1U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[8U]);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v256 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v256 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v257 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[8U] 
                     >> 1U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v257 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v257 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v258 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[8U] 
                     >> 2U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v258 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v258 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v259 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[8U] 
                     >> 3U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v259 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v259 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v260 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[8U] 
                     >> 4U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v260 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v260 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v261 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[8U] 
                     >> 5U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v261 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v261 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v262 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[8U] 
                     >> 6U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v262 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v262 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v263 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[8U] 
                     >> 7U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v263 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v263 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v264 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[8U] 
                     >> 8U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v264 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v264 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v265 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[8U] 
                     >> 9U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v265 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v265 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v266 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[8U] 
                     >> 0xaU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v266 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v266 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v267 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[8U] 
                     >> 0xbU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v267 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v267 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v268 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[8U] 
                     >> 0xcU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v268 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v268 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v269 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[8U] 
                     >> 0xdU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v269 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v269 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v270 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[8U] 
                     >> 0xeU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v270 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v270 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v271 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[8U] 
                     >> 0xfU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v271 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v271 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v272 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[8U] 
                     >> 0x10U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v272 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v272 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v273 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[8U] 
                     >> 0x11U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v273 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v273 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v274 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[8U] 
                     >> 0x12U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v274 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v274 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v275 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[8U] 
                     >> 0x13U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v275 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v275 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v276 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[8U] 
                     >> 0x14U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v276 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v276 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v277 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[8U] 
                     >> 0x15U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v277 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v277 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v278 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[8U] 
                     >> 0x16U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v278 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v278 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v279 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[8U] 
                     >> 0x17U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v279 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v279 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v280 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[8U] 
                     >> 0x18U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v280 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v280 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v281 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[8U] 
                     >> 0x19U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v281 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v281 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v282 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[8U] 
                     >> 0x1aU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v282 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v282 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v283 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[8U] 
                     >> 0x1bU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v283 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v283 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v284 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[8U] 
                     >> 0x1cU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v284 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v284 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v285 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[8U] 
                     >> 0x1dU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v285 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v285 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v286 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[8U] 
                     >> 0x1eU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v286 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v286 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v287 
            = (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[8U] 
               >> 0x1fU);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v287 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v287 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v288 
            = (1U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[9U]);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v288 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v288 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v289 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[9U] 
                     >> 1U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v289 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v289 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v290 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[9U] 
                     >> 2U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v290 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v290 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v291 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[9U] 
                     >> 3U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v291 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v291 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v292 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[9U] 
                     >> 4U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v292 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v292 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v293 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[9U] 
                     >> 5U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v293 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v293 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v294 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[9U] 
                     >> 6U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v294 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v294 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v295 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[9U] 
                     >> 7U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v295 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v295 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v296 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[9U] 
                     >> 8U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v296 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v296 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v297 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[9U] 
                     >> 9U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v297 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v297 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v298 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[9U] 
                     >> 0xaU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v298 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v298 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v299 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[9U] 
                     >> 0xbU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v299 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v299 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v300 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[9U] 
                     >> 0xcU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v300 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v300 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v301 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[9U] 
                     >> 0xdU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v301 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v301 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v302 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[9U] 
                     >> 0xeU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v302 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v302 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v303 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[9U] 
                     >> 0xfU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v303 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v303 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v304 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[9U] 
                     >> 0x10U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v304 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v304 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v305 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[9U] 
                     >> 0x11U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v305 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v305 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v306 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[9U] 
                     >> 0x12U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v306 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v306 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v307 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[9U] 
                     >> 0x13U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v307 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v307 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v308 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[9U] 
                     >> 0x14U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v308 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v308 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v309 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[9U] 
                     >> 0x15U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v309 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v309 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v310 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[9U] 
                     >> 0x16U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v310 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v310 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v311 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[9U] 
                     >> 0x17U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v311 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v311 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v312 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[9U] 
                     >> 0x18U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v312 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v312 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v313 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[9U] 
                     >> 0x19U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v313 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v313 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v314 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[9U] 
                     >> 0x1aU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v314 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v314 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v315 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[9U] 
                     >> 0x1bU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v315 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v315 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v316 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[9U] 
                     >> 0x1cU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v316 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v316 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v317 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[9U] 
                     >> 0x1dU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v317 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v317 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v318 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[9U] 
                     >> 0x1eU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v318 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v318 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v319 
            = (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[9U] 
               >> 0x1fU);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v319 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v319 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v320 
            = (1U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xaU]);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v320 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v320 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v321 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xaU] 
                     >> 1U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v321 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v321 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v322 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xaU] 
                     >> 2U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v322 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v322 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v323 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xaU] 
                     >> 3U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v323 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v323 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v324 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xaU] 
                     >> 4U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v324 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v324 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v325 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xaU] 
                     >> 5U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v325 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v325 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v326 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xaU] 
                     >> 6U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v326 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v326 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v327 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xaU] 
                     >> 7U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v327 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v327 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v328 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xaU] 
                     >> 8U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v328 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v328 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v329 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xaU] 
                     >> 9U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v329 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v329 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v330 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xaU] 
                     >> 0xaU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v330 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v330 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v331 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xaU] 
                     >> 0xbU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v331 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v331 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v332 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xaU] 
                     >> 0xcU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v332 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v332 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v333 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xaU] 
                     >> 0xdU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v333 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v333 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v334 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xaU] 
                     >> 0xeU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v334 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v334 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v335 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xaU] 
                     >> 0xfU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v335 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v335 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v336 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xaU] 
                     >> 0x10U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v336 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v336 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v337 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xaU] 
                     >> 0x11U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v337 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v337 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v338 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xaU] 
                     >> 0x12U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v338 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v338 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v339 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xaU] 
                     >> 0x13U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v339 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v339 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v340 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xaU] 
                     >> 0x14U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v340 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v340 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v341 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xaU] 
                     >> 0x15U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v341 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v341 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v342 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xaU] 
                     >> 0x16U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v342 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v342 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v343 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xaU] 
                     >> 0x17U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v343 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v343 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v344 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xaU] 
                     >> 0x18U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v344 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v344 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v345 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xaU] 
                     >> 0x19U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v345 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v345 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v346 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xaU] 
                     >> 0x1aU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v346 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v346 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v347 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xaU] 
                     >> 0x1bU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v347 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v347 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v348 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xaU] 
                     >> 0x1cU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v348 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v348 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v349 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xaU] 
                     >> 0x1dU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v349 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v349 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v350 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xaU] 
                     >> 0x1eU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v350 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v350 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v351 
            = (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xaU] 
               >> 0x1fU);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v351 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v351 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v352 
            = (1U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xbU]);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v352 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v352 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v353 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xbU] 
                     >> 1U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v353 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v353 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v354 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xbU] 
                     >> 2U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v354 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v354 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v355 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xbU] 
                     >> 3U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v355 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v355 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v356 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xbU] 
                     >> 4U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v356 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v356 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v357 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xbU] 
                     >> 5U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v357 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v357 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v358 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xbU] 
                     >> 6U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v358 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v358 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v359 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xbU] 
                     >> 7U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v359 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v359 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v360 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xbU] 
                     >> 8U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v360 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v360 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v361 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xbU] 
                     >> 9U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v361 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v361 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v362 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xbU] 
                     >> 0xaU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v362 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v362 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v363 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xbU] 
                     >> 0xbU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v363 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v363 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v364 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xbU] 
                     >> 0xcU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v364 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v364 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v365 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xbU] 
                     >> 0xdU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v365 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v365 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v366 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xbU] 
                     >> 0xeU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v366 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v366 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v367 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xbU] 
                     >> 0xfU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v367 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v367 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v368 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xbU] 
                     >> 0x10U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v368 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v368 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v369 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xbU] 
                     >> 0x11U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v369 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v369 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v370 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xbU] 
                     >> 0x12U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v370 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v370 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v371 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xbU] 
                     >> 0x13U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v371 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v371 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v372 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xbU] 
                     >> 0x14U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v372 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v372 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v373 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xbU] 
                     >> 0x15U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v373 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v373 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v374 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xbU] 
                     >> 0x16U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v374 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v374 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v375 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xbU] 
                     >> 0x17U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v375 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v375 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v376 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xbU] 
                     >> 0x18U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v376 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v376 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v377 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xbU] 
                     >> 0x19U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v377 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v377 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v378 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xbU] 
                     >> 0x1aU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v378 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v378 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v379 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xbU] 
                     >> 0x1bU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v379 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v379 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v380 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xbU] 
                     >> 0x1cU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v380 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v380 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v381 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xbU] 
                     >> 0x1dU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v381 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v381 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v382 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xbU] 
                     >> 0x1eU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v382 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v382 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v383 
            = (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xbU] 
               >> 0x1fU);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v383 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v383 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v384 
            = (1U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xcU]);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v384 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v384 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v385 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xcU] 
                     >> 1U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v385 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v385 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v386 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xcU] 
                     >> 2U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v386 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v386 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v387 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xcU] 
                     >> 3U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v387 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v387 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v388 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xcU] 
                     >> 4U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v388 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v388 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v389 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xcU] 
                     >> 5U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v389 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v389 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v390 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xcU] 
                     >> 6U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v390 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v390 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v391 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xcU] 
                     >> 7U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v391 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v391 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v392 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xcU] 
                     >> 8U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v392 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v392 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v393 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xcU] 
                     >> 9U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v393 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v393 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v394 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xcU] 
                     >> 0xaU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v394 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v394 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v395 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xcU] 
                     >> 0xbU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v395 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v395 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v396 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xcU] 
                     >> 0xcU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v396 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v396 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v397 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xcU] 
                     >> 0xdU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v397 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v397 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v398 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xcU] 
                     >> 0xeU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v398 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v398 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v399 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xcU] 
                     >> 0xfU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v399 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v399 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v400 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xcU] 
                     >> 0x10U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v400 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v400 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v401 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xcU] 
                     >> 0x11U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v401 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v401 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v402 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xcU] 
                     >> 0x12U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v402 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v402 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v403 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xcU] 
                     >> 0x13U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v403 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v403 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v404 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xcU] 
                     >> 0x14U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v404 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v404 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v405 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xcU] 
                     >> 0x15U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v405 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v405 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v406 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xcU] 
                     >> 0x16U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v406 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v406 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v407 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xcU] 
                     >> 0x17U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v407 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v407 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v408 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xcU] 
                     >> 0x18U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v408 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v408 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v409 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xcU] 
                     >> 0x19U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v409 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v409 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v410 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xcU] 
                     >> 0x1aU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v410 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v410 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v411 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xcU] 
                     >> 0x1bU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v411 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v411 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v412 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xcU] 
                     >> 0x1cU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v412 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v412 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v413 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xcU] 
                     >> 0x1dU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v413 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v413 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v414 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xcU] 
                     >> 0x1eU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v414 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v414 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v415 
            = (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xcU] 
               >> 0x1fU);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v415 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v415 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v416 
            = (1U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xdU]);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v416 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v416 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v417 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xdU] 
                     >> 1U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v417 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v417 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v418 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xdU] 
                     >> 2U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v418 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v418 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v419 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xdU] 
                     >> 3U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v419 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v419 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v420 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xdU] 
                     >> 4U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v420 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v420 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v421 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xdU] 
                     >> 5U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v421 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v421 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v422 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xdU] 
                     >> 6U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v422 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v422 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v423 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xdU] 
                     >> 7U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v423 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v423 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v424 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xdU] 
                     >> 8U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v424 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v424 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v425 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xdU] 
                     >> 9U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v425 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v425 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v426 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xdU] 
                     >> 0xaU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v426 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v426 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v427 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xdU] 
                     >> 0xbU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v427 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v427 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v428 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xdU] 
                     >> 0xcU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v428 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v428 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v429 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xdU] 
                     >> 0xdU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v429 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v429 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v430 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xdU] 
                     >> 0xeU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v430 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v430 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v431 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xdU] 
                     >> 0xfU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v431 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v431 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v432 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xdU] 
                     >> 0x10U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v432 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v432 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v433 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT____Vcellinp__ram_ext__W0_data[0xdU] 
                     >> 0x11U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v433 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_queue__DOT__ram_ext__DOT__Memory__v433 = 1U;
    }
    if (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__do_enq) {
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v0 
            = (1U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[0U]);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v0 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v0 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v1 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 1U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v1 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v1 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v2 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 2U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v2 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v2 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v3 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 3U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v3 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v3 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v4 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 4U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v4 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v4 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v5 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 5U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v5 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v5 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v6 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 6U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v6 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v6 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v7 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 7U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v7 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v7 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v8 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 8U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v8 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v8 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v9 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 9U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v9 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v9 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v10 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0xaU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v10 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v10 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v11 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0xbU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v11 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v11 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v12 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0xcU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v12 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v12 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v13 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0xdU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v13 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v13 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v14 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0xeU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v14 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v14 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v15 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0xfU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v15 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v15 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v16 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0x10U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v16 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v16 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v17 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0x11U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v17 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v17 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v18 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0x12U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v18 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v18 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v19 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0x13U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v19 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v19 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v20 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0x14U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v20 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v20 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v21 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0x15U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v21 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v21 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v22 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0x16U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v22 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v22 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v23 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0x17U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v23 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v23 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v24 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0x18U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v24 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v24 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v25 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0x19U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v25 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v25 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v26 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0x1aU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v26 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v26 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v27 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0x1bU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v27 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v27 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v28 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0x1cU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v28 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v28 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v29 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0x1dU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v29 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v29 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v30 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
                     >> 0x1eU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v30 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v30 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v31 
            = (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[0U] 
               >> 0x1fU);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v31 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v31 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v32 
            = (1U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[1U]);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v32 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v32 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v33 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 1U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v33 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v33 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v34 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 2U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v34 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v34 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v35 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 3U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v35 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v35 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v36 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 4U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v36 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v36 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v37 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 5U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v37 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v37 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v38 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 6U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v38 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v38 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v39 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 7U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v39 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v39 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v40 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 8U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v40 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v40 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v41 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 9U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v41 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v41 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v42 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0xaU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v42 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v42 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v43 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0xbU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v43 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v43 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v44 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0xcU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v44 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v44 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v45 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0xdU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v45 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v45 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v46 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0xeU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v46 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v46 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v47 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0xfU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v47 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v47 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v48 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0x10U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v48 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v48 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v49 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0x11U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v49 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v49 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v50 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0x12U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v50 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v50 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v51 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0x13U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v51 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v51 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v52 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0x14U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v52 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v52 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v53 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0x15U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v53 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v53 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v54 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0x16U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v54 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v54 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v55 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0x17U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v55 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v55 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v56 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0x18U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v56 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v56 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v57 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0x19U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v57 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v57 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v58 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0x1aU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v58 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v58 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v59 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0x1bU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v59 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v59 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v60 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0x1cU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v60 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v60 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v61 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0x1dU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v61 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v61 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v62 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
                     >> 0x1eU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v62 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v62 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v63 
            = (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[1U] 
               >> 0x1fU);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v63 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v63 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v64 
            = (1U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[2U]);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v64 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v64 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v65 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 1U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v65 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v65 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v66 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 2U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v66 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v66 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v67 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 3U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v67 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v67 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v68 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 4U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v68 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v68 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v69 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 5U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v69 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v69 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v70 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 6U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v70 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v70 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v71 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 7U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v71 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v71 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v72 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 8U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v72 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v72 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v73 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 9U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v73 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v73 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v74 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0xaU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v74 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v74 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v75 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0xbU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v75 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v75 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v76 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0xcU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v76 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v76 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v77 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0xdU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v77 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v77 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v78 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0xeU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v78 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v78 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v79 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0xfU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v79 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v79 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v80 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0x10U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v80 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v80 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v81 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0x11U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v81 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v81 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v82 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0x12U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v82 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v82 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v83 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0x13U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v83 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v83 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v84 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0x14U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v84 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v84 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v85 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0x15U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v85 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v85 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v86 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0x16U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v86 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v86 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v87 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0x17U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v87 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v87 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v88 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0x18U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v88 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v88 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v89 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0x19U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v89 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v89 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v90 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0x1aU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v90 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v90 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v91 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0x1bU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v91 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v91 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v92 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0x1cU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v92 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v92 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v93 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0x1dU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v93 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v93 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v94 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
                     >> 0x1eU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v94 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v94 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v95 
            = (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[2U] 
               >> 0x1fU);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v95 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v95 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v96 
            = (1U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[3U]);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v96 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v96 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v97 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 1U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v97 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v97 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v98 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 2U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v98 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v98 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v99 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 3U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v99 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v99 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v100 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 4U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v100 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v100 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v101 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 5U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v101 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v101 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v102 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 6U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v102 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v102 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v103 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 7U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v103 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v103 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v104 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 8U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v104 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v104 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v105 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 9U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v105 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v105 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v106 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0xaU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v106 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v106 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v107 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0xbU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v107 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v107 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v108 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0xcU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v108 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v108 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v109 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0xdU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v109 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v109 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v110 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0xeU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v110 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v110 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v111 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0xfU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v111 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v111 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v112 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0x10U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v112 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v112 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v113 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0x11U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v113 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v113 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v114 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0x12U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v114 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v114 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v115 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0x13U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v115 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v115 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v116 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0x14U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v116 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v116 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v117 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0x15U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v117 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v117 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v118 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0x16U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v118 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v118 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v119 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0x17U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v119 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v119 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v120 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0x18U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v120 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v120 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v121 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0x19U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v121 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v121 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v122 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0x1aU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v122 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v122 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v123 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0x1bU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v123 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v123 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v124 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0x1cU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v124 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v124 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v125 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0x1dU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v125 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v125 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v126 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
                     >> 0x1eU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v126 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v126 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v127 
            = (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[3U] 
               >> 0x1fU);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v127 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v127 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v128 
            = (1U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[4U]);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v128 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v128 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v129 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 1U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v129 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v129 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v130 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 2U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v130 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v130 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v131 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 3U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v131 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v131 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v132 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 4U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v132 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v132 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v133 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 5U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v133 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v133 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v134 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 6U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v134 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v134 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v135 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 7U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v135 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v135 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v136 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 8U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v136 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v136 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v137 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 9U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v137 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v137 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v138 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0xaU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v138 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v138 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v139 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0xbU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v139 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v139 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v140 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0xcU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v140 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v140 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v141 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0xdU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v141 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v141 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v142 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0xeU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v142 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v142 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v143 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0xfU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v143 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v143 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v144 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0x10U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v144 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v144 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v145 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0x11U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v145 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v145 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v146 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0x12U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v146 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v146 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v147 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0x13U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v147 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v147 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v148 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0x14U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v148 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v148 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v149 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0x15U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v149 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v149 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v150 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0x16U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v150 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v150 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v151 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0x17U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v151 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v151 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v152 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0x18U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v152 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v152 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v153 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0x19U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v153 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v153 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v154 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0x1aU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v154 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v154 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v155 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0x1bU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v155 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v155 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v156 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0x1cU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v156 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v156 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v157 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0x1dU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v157 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v157 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v158 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
                     >> 0x1eU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v158 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v158 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v159 
            = (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[4U] 
               >> 0x1fU);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v159 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v159 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v160 
            = (1U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[5U]);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v160 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v160 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v161 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 1U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v161 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v161 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v162 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 2U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v162 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v162 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v163 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 3U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v163 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v163 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v164 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 4U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v164 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v164 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v165 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 5U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v165 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v165 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v166 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 6U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v166 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v166 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v167 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 7U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v167 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v167 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v168 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 8U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v168 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v168 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v169 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 9U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v169 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v169 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v170 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0xaU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v170 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v170 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v171 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0xbU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v171 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v171 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v172 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0xcU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v172 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v172 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v173 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0xdU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v173 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v173 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v174 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0xeU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v174 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v174 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v175 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0xfU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v175 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v175 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v176 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0x10U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v176 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v176 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v177 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0x11U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v177 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v177 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v178 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0x12U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v178 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v178 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v179 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0x13U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v179 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v179 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v180 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0x14U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v180 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v180 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v181 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0x15U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v181 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v181 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v182 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0x16U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v182 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v182 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v183 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0x17U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v183 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v183 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v184 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0x18U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v184 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v184 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v185 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0x19U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v185 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v185 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v186 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0x1aU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v186 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v186 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v187 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0x1bU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v187 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v187 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v188 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0x1cU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v188 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v188 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v189 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0x1dU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v189 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v189 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v190 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
                     >> 0x1eU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v190 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v190 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v191 
            = (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[5U] 
               >> 0x1fU);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v191 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v191 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v192 
            = (1U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[6U]);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v192 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v192 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v193 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 1U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v193 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v193 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v194 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 2U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v194 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v194 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v195 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 3U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v195 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v195 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v196 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 4U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v196 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v196 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v197 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 5U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v197 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v197 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v198 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 6U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v198 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v198 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v199 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 7U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v199 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v199 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v200 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 8U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v200 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v200 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v201 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 9U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v201 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v201 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v202 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0xaU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v202 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v202 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v203 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0xbU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v203 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v203 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v204 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0xcU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v204 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v204 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v205 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0xdU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v205 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v205 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v206 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0xeU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v206 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v206 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v207 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0xfU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v207 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v207 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v208 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0x10U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v208 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v208 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v209 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0x11U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v209 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v209 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v210 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0x12U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v210 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v210 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v211 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0x13U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v211 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v211 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v212 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0x14U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v212 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v212 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v213 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0x15U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v213 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v213 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v214 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0x16U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v214 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v214 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v215 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0x17U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v215 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v215 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v216 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0x18U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v216 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v216 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v217 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0x19U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v217 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v217 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v218 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0x1aU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v218 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v218 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v219 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0x1bU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v219 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v219 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v220 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0x1cU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v220 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v220 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v221 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0x1dU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v221 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v221 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v222 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
                     >> 0x1eU));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v222 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v222 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v223 
            = (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[6U] 
               >> 0x1fU);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v223 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v223 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v224 
            = (1U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[7U]);
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v224 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v224 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v225 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[7U] 
                     >> 1U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v225 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v225 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v226 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[7U] 
                     >> 2U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v226 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v226 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v227 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[7U] 
                     >> 3U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v227 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v227 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v228 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[7U] 
                     >> 4U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v228 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v228 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v229 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[7U] 
                     >> 5U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v229 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v229 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v230 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[7U] 
                     >> 6U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v230 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v230 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v231 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[7U] 
                     >> 7U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v231 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v231 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v232 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[7U] 
                     >> 8U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v232 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v232 = 1U;
        vlSelf->__VdlyVal__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v233 
            = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT____Vcellinp__ram_ext__W0_data[7U] 
                     >> 9U));
        vlSelf->__VdlyDim0__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v233 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value;
        vlSelf->__VdlySet__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__ram_ext__DOT__Memory__v233 = 1U;
    }
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__AXI_request_Q_io_enq_bits_write_data_REG = 0U;
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__BTB__DOT__io_BTB_output_BTB_valid_REG 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT____Vcellinp__bp__io_predict_valid;
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__gshare__DOT__io_valid_REG 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT____Vcellinp__bp__io_predict_valid;
    vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__axi_buser_reg 
        = vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__axi_buser_next;
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__valid_write_hit_REG 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT___byte_offset_match_T_125;
    if (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__final_response_buffer__DOT__do_enq) {
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__final_response_buffer__DOT__ram[0U] 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT___GEN_7[0U];
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__final_response_buffer__DOT__ram[1U] 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT___GEN_7[1U];
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__final_response_buffer__DOT__ram[2U] 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT___GEN_7[2U];
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__final_response_buffer__DOT__ram[3U] 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT___GEN_7[3U];
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__final_response_buffer__DOT__ram[4U] 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT___GEN_7[4U];
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__final_response_buffer__DOT__ram[5U] 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT___GEN_7[5U];
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__final_response_buffer__DOT__ram[6U] 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT___GEN_7[6U];
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__final_response_buffer__DOT__ram[7U] 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT___GEN_7[7U];
    }
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_PRF__DOT__mem_ext__DOT___R5_en_d0 = 1U;
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_PRF__DOT__mem_ext__DOT___R4_en_d0 = 1U;
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_PRF__DOT__mem_ext__DOT___R3_en_d0 = 1U;
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_PRF__DOT__mem_ext__DOT___R2_en_d0 = 1U;
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_PRF__DOT__mem_ext__DOT___R1_en_d0 = 1U;
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_PRF__DOT__mem_ext__DOT___R0_en_d0 = 1U;
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__PC_Q__DOT__ram_ext__DOT___R0_en_d0 = 1U;
    vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__axi_region_reg 
        = vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__axi_region_next;
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__AXI_request_Q_io_enq_bits_read_address_r_1 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__AXI_request_Q_io_enq_bits_read_address_r;
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__FTQ_queue__DOT__ram_ext__DOT___R0_en_d0 = 1U;
    vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__axi_qos_reg 
        = vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__axi_qos_next;
    vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__axi_cache_reg 
        = vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__axi_cache_next;
    vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__axi_lock_reg 
        = vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__axi_lock_next;
    vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__axi_auser_reg 
        = vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__axi_auser_next;
    vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__axi_prot_reg 
        = vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__axi_prot_next;
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__LRU_memory__DOT__mem_ext__DOT___R0_en_d0 = 1U;
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT___R0_en_d0 = 1U;
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_PRF__DOT__mem_ext__DOT___R7_en_d0 = 1U;
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_PRF__DOT__mem_ext__DOT___R6_en_d0 = 1U;
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__tag_memories_3__DOT__dataOut 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__tag_memories_3__DOT__ram_ext__DOT__Memory
        [vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT____Vcellinp__tag_memories_3__io_addr];
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__tag_memories_2__DOT__dataOut 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__tag_memories_2__DOT__ram_ext__DOT__Memory
        [vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT____Vcellinp__tag_memories_2__io_addr];
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__tag_memories_1__DOT__dataOut 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__tag_memories_1__DOT__ram_ext__DOT__Memory
        [vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT____Vcellinp__tag_memories_1__io_addr];
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__tag_memories_0__DOT__dataOut 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__tag_memories_0__DOT__ram_ext__DOT__Memory
        [vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT____Vcellinp__tag_memories_0__io_addr];
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__miss_set_REG 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__active_set;
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__hit_set_REG 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__active_set;
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__gshare__DOT__REG 
        = (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT___GEN_0[4U] 
                 >> 7U));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__read_decoded_instructions_2_decoded_instruction_REG[0U] 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___INT_RS_io_RF_inputs_2_bits[0U];
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__read_decoded_instructions_2_decoded_instruction_REG[1U] 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___INT_RS_io_RF_inputs_2_bits[1U];
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__read_decoded_instructions_2_decoded_instruction_REG[2U] 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___INT_RS_io_RF_inputs_2_bits[2U];
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__read_decoded_instructions_1_decoded_instruction_REG[0U] 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___INT_RS_io_RF_inputs_1_bits[0U];
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__read_decoded_instructions_1_decoded_instruction_REG[1U] 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___INT_RS_io_RF_inputs_1_bits[1U];
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__read_decoded_instructions_1_decoded_instruction_REG[2U] 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___INT_RS_io_RF_inputs_1_bits[2U];
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_PRF__DOT__mem_ext__DOT___R1_addr_d0 
        = (0x3fU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___MEM_RS_io_RF_inputs_3_bits[2U] 
                    >> 4U));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_PRF__DOT__mem_ext__DOT___R0_addr_d0 
        = (0x3fU & ((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___MEM_RS_io_RF_inputs_3_bits[2U] 
                     << 4U) | (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___MEM_RS_io_RF_inputs_3_bits[1U] 
                               >> 0x1cU)));
    vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__axi_id_reg 
        = vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__axi_id_next;
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__read_decoded_instructions_0_decoded_instruction_REG[0U] 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___INT_RS_io_RF_inputs_0_bits[0U];
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__read_decoded_instructions_0_decoded_instruction_REG[1U] 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___INT_RS_io_RF_inputs_0_bits[1U];
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__read_decoded_instructions_0_decoded_instruction_REG[2U] 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___INT_RS_io_RF_inputs_0_bits[2U];
    vlSelf->top_v2__DOT__axi_ram__DOT__ram__DOT__s_axi_bid_reg 
        = vlSelf->top_v2__DOT__axi_ram__DOT__ram__DOT__s_axi_bid_next;
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__LRU_memory__DOT__mem_ext__DOT___R0_addr_d0 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT____Vcellinp__LRU_memory__io_rd_addr;
    vlSelf->top_v2__DOT__axi_ram__DOT__ram__DOT__read_id_reg 
        = vlSelf->top_v2__DOT__axi_ram__DOT__ram__DOT__read_id_next;
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__shared_mem__DOT__mem_ext__DOT___R0_addr_d0 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT___backend_io_PC_file_exec_addr;
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__gshare__DOT__PHT__DOT__mem_ext__DOT___R0_en_d0 = 1U;
    vlSelf->top_v2__DOT__axi_ram__DOT__ram__DOT__write_id_reg 
        = vlSelf->top_v2__DOT__axi_ram__DOT__ram__DOT__write_id_next;
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__AGU__DOT__io_FU_output_bits_RD_REG 
        = (0x7fU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_1[5U] 
                    >> 0xcU));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__AGU__DOT__io_FU_output_bits_memory_type_REG 
        = (3U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_1[3U] 
                 >> 2U));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__AGU__DOT__io_FU_output_bits_MOB_index_REG 
        = (0xfU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_1[3U] 
                   >> 0x17U));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__AGU__DOT__io_FU_output_bits_access_width_REG 
        = (3U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_1[3U]);
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__AGU__DOT__io_FU_output_bits_address_REG 
        = (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_1[2U] 
           + (((- (IData)((1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_1[4U] 
                                 >> 0x1aU)))) << 0x15U) 
              | (0x1fffffU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_1[4U] 
                              >> 6U))));
    vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__axi_addr_valid_reg 
        = vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__axi_addr_valid_next;
    vlSelf->top_v2__DOT__axi_ram__DOT__ram__DOT__read_burst_reg 
        = vlSelf->top_v2__DOT__axi_ram__DOT__ram__DOT__read_burst_next;
    vlSelf->top_v2__DOT__axi_ram__DOT__ram__DOT__read_size_reg 
        = vlSelf->top_v2__DOT__axi_ram__DOT__ram__DOT__read_size_next;
    vlSelf->top_v2__DOT__axi_ram__DOT__ram__DOT__write_burst_reg 
        = vlSelf->top_v2__DOT__axi_ram__DOT__ram__DOT__write_burst_next;
    vlSelf->top_v2__DOT__axi_ram__DOT__ram__DOT__write_size_reg 
        = vlSelf->top_v2__DOT__axi_ram__DOT__ram__DOT__write_size_next;
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__gshare__DOT__PHT__DOT__mem_ext__DOT___R0_addr_d0 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__gshare__DOT__hashed_commit_addr;
    vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__axi_size_reg 
        = vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__axi_size_next;
    vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__axi_burst_reg 
        = vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__axi_burst_next;
    if (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT__port1_valid) {
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_PRF__DOT__mem_ext__DOT___R5_addr_d0 
            = (0x3fU & (IData)(vlSelf->__VdfgRegularize_h6171c202_4_34));
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_PRF__DOT__mem_ext__DOT___R4_addr_d0 
            = (0x3fU & (IData)(vlSelf->__VdfgRegularize_h6171c202_4_35));
    } else {
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_PRF__DOT__mem_ext__DOT___R5_addr_d0 = 0U;
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_PRF__DOT__mem_ext__DOT___R4_addr_d0 = 0U;
    }
    if (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT__port2_valid) {
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_PRF__DOT__mem_ext__DOT___R3_addr_d0 
            = (0x3fU & (IData)(vlSelf->__VdfgRegularize_h6171c202_4_36));
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_PRF__DOT__mem_ext__DOT___R2_addr_d0 
            = (0x3fU & (IData)(vlSelf->__VdfgRegularize_h6171c202_4_37));
    } else {
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_PRF__DOT__mem_ext__DOT___R3_addr_d0 = 0U;
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_PRF__DOT__mem_ext__DOT___R2_addr_d0 = 0U;
    }
    if (vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__store_axi_w_int_to_output) {
        vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__m_axi_wuser_reg 
            = vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__m_axi_wuser_int;
        vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__m_axi_wlast_reg 
            = vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__m_axi_wlast_int;
    } else if (vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__store_axi_w_temp_to_output) {
        vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__m_axi_wuser_reg 
            = vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__temp_m_axi_wuser_reg;
        vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__m_axi_wlast_reg 
            = vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__temp_m_axi_wlast_reg;
    }
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__PC_gen__DOT__REG 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT___bp_io_flush_T;
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__decoders__DOT__io_predictions_in_ready_REG 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__decoders__DOT___io_predictions_in_ready_T;
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__decoders__DOT__io_fetch_packet_ready_REG 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__decoders__DOT___io_predictions_in_ready_T;
    vlSelf->top_v2__DOT__axi_ram__DOT__ram__DOT__read_count_reg 
        = vlSelf->top_v2__DOT__axi_ram__DOT__ram__DOT__read_count_next;
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__AGU__DOT__unnamedblk1__DOT__is_load 
        = (IData)(((4U == (0xcU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_1[3U])) 
                   & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__AGU_io_FU_input_valid_REG)));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__AGU__DOT__io_FU_output_bits_is_unsigned_REG 
        = (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__AGU__DOT__unnamedblk1__DOT__is_load) 
            & ((4U == (7U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_1[4U] 
                             >> 3U))) | (5U == (7U 
                                                & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_1[4U] 
                                                   >> 3U))))) 
           & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__AGU_io_FU_input_valid_REG));
    if (vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__store_axi_r_int_to_output) {
        vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__s_axi_rid_reg 
            = vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__s_axi_rid_int;
        vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__s_axi_ruser_reg 
            = vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__s_axi_ruser_int;
        vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__s_axi_rresp_reg 
            = vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__s_axi_rresp_int;
        vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__s_axi_rdata_reg 
            = vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__s_axi_rdata_int;
    } else if (vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__store_axi_r_temp_to_output) {
        vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__s_axi_rid_reg 
            = vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__temp_s_axi_rid_reg;
        vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__s_axi_ruser_reg 
            = vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__temp_s_axi_ruser_reg;
        vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__s_axi_rresp_reg 
            = vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__temp_s_axi_rresp_reg;
        vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__s_axi_rdata_reg 
            = vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__temp_s_axi_rdata_reg;
    }
    vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__axi_addr_reg 
        = vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__axi_addr_next;
    vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__axi_bresp_reg 
        = vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__axi_bresp_next;
    if (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_RS__DOT__port0_valid) {
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_PRF__DOT__mem_ext__DOT___R7_addr_d0 
            = (0x3fU & (IData)(vlSelf->__VdfgRegularize_h6171c202_4_32));
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_PRF__DOT__mem_ext__DOT___R6_addr_d0 
            = (0x3fU & (IData)(vlSelf->__VdfgRegularize_h6171c202_4_33));
    } else {
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_PRF__DOT__mem_ext__DOT___R7_addr_d0 = 0U;
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__INT_PRF__DOT__mem_ext__DOT___R6_addr_d0 = 0U;
    }
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU2__DOT__ALU__DOT__io_FU_output_bits_FTQ_index_REG 
        = (0xfU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_2[3U] 
                   >> 0x13U));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU2__DOT__ALU__DOT__io_FU_output_bits_MOB_index_REG 
        = (0xfU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_2[3U] 
                   >> 0x17U));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU2__DOT__ALU__DOT__io_FU_output_bits_fetch_PC_REG 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_2[0U];
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU1__DOT__ALU__DOT__io_FU_output_bits_FTQ_index_REG 
        = (0xfU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_3[3U] 
                   >> 0x13U));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU1__DOT__ALU__DOT__io_FU_output_bits_MOB_index_REG 
        = (0xfU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_3[3U] 
                   >> 0x17U));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU1__DOT__ALU__DOT__io_FU_output_bits_fetch_PC_REG 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_3[0U];
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__RAS__DOT__RAS_memory__DOT__mem_ext__DOT___R0_en_d0 = 1U;
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__io_ROB_output_ROB_index_REG 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__ROB__DOT__front_index;
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__io_FU_output_bits_MOB_index_REG 
        = (0xfU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_4[3U] 
                   >> 0x17U));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__io_FU_output_bits_FTQ_index_REG 
        = (0xfU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_4[3U] 
                   >> 0x13U));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__io_FU_output_bits_fetch_PC_REG 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_4[0U];
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__ALU__DOT__io_FU_output_bits_FTQ_index_REG 
        = (0xfU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_4[3U] 
                   >> 0x13U));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__ALU__DOT__io_FU_output_bits_MOB_index_REG 
        = (0xfU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_4[3U] 
                   >> 0x17U));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__ALU__DOT__io_FU_output_bits_fetch_PC_REG 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_4[0U];
    vlSelf->top_v2__DOT__axi_ram__DOT__ram__DOT__write_count_reg 
        = vlSelf->top_v2__DOT__axi_ram__DOT__ram__DOT__write_count_next;
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__AGU__DOT__unnamedblk1__DOT__is_store 
        = (IData)(((8U == (0xcU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__read_decoded_instructions_3_decoded_instruction_REG[0U])) 
                   & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__AGU_io_FU_input_valid_REG)));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__AGU__DOT__io_FU_output_bits_wr_data_REG 
        = ((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__AGU__DOT__unnamedblk1__DOT__is_store) 
             & (0x10U == (0x38U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__read_decoded_instructions_3_decoded_instruction_REG[1U]))) 
            & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__AGU_io_FU_input_valid_REG))
            ? vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_1[1U]
            : ((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__AGU__DOT__unnamedblk1__DOT__is_store) 
                 & (8U == (0x38U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__read_decoded_instructions_3_decoded_instruction_REG[1U]))) 
                & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__AGU_io_FU_input_valid_REG))
                ? (0xffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_1[1U])
                : ((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__AGU__DOT__unnamedblk1__DOT__is_store) 
                     & (0U == (0x38U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__read_decoded_instructions_3_decoded_instruction_REG[1U]))) 
                    & (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__AGU_io_FU_input_valid_REG))
                    ? (0xffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_1[1U])
                    : 0U)));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__io_FU_output_bits_ROB_index_REG 
        = (0x3fU & ((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_4[4U] 
                     << 5U) | (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_4[3U] 
                               >> 0x1bU)));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__ALU__DOT__io_FU_output_bits_ROB_index_REG 
        = (0x3fU & ((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_4[4U] 
                     << 5U) | (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_4[3U] 
                               >> 0x1bU)));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__RAS__DOT__RAS_memory__DOT__mem_ext__DOT___R0_addr_d0 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__RAS__DOT____Vcellinp__RAS_memory__io_rd_addr;
    vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__axi_len_reg 
        = vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__axi_len_next;
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU2__DOT__ALU__DOT__io_FU_output_bits_fetch_packet_index_REG 
        = (3U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_2[4U] 
                 >> 1U));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU1__DOT__ALU__DOT__io_FU_output_bits_fetch_packet_index_REG 
        = (3U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_3[4U] 
                 >> 1U));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_31__DOT__dataOut 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_31__DOT__ram_ext__DOT__Memory
        [vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT____Vcellinp__data_memories_0__io_addr];
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_30__DOT__dataOut 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_30__DOT__ram_ext__DOT__Memory
        [vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT____Vcellinp__data_memories_0__io_addr];
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_29__DOT__dataOut 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_29__DOT__ram_ext__DOT__Memory
        [vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT____Vcellinp__data_memories_0__io_addr];
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_28__DOT__dataOut 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_28__DOT__ram_ext__DOT__Memory
        [vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT____Vcellinp__data_memories_0__io_addr];
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_27__DOT__dataOut 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_27__DOT__ram_ext__DOT__Memory
        [vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT____Vcellinp__data_memories_0__io_addr];
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_26__DOT__dataOut 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_26__DOT__ram_ext__DOT__Memory
        [vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT____Vcellinp__data_memories_0__io_addr];
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_25__DOT__dataOut 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_25__DOT__ram_ext__DOT__Memory
        [vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT____Vcellinp__data_memories_0__io_addr];
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_24__DOT__dataOut 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_24__DOT__ram_ext__DOT__Memory
        [vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT____Vcellinp__data_memories_0__io_addr];
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_23__DOT__dataOut 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_23__DOT__ram_ext__DOT__Memory
        [vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT____Vcellinp__data_memories_0__io_addr];
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_22__DOT__dataOut 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_22__DOT__ram_ext__DOT__Memory
        [vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT____Vcellinp__data_memories_0__io_addr];
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_21__DOT__dataOut 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_21__DOT__ram_ext__DOT__Memory
        [vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT____Vcellinp__data_memories_0__io_addr];
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_20__DOT__dataOut 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_20__DOT__ram_ext__DOT__Memory
        [vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT____Vcellinp__data_memories_0__io_addr];
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_19__DOT__dataOut 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_19__DOT__ram_ext__DOT__Memory
        [vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT____Vcellinp__data_memories_0__io_addr];
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_18__DOT__dataOut 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_18__DOT__ram_ext__DOT__Memory
        [vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT____Vcellinp__data_memories_0__io_addr];
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_17__DOT__dataOut 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_17__DOT__ram_ext__DOT__Memory
        [vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT____Vcellinp__data_memories_0__io_addr];
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_16__DOT__dataOut 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_16__DOT__ram_ext__DOT__Memory
        [vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT____Vcellinp__data_memories_0__io_addr];
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_15__DOT__dataOut 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_15__DOT__ram_ext__DOT__Memory
        [vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT____Vcellinp__data_memories_0__io_addr];
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_14__DOT__dataOut 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_14__DOT__ram_ext__DOT__Memory
        [vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT____Vcellinp__data_memories_0__io_addr];
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_13__DOT__dataOut 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_13__DOT__ram_ext__DOT__Memory
        [vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT____Vcellinp__data_memories_0__io_addr];
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_12__DOT__dataOut 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_12__DOT__ram_ext__DOT__Memory
        [vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT____Vcellinp__data_memories_0__io_addr];
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_11__DOT__dataOut 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_11__DOT__ram_ext__DOT__Memory
        [vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT____Vcellinp__data_memories_0__io_addr];
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_10__DOT__dataOut 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_10__DOT__ram_ext__DOT__Memory
        [vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT____Vcellinp__data_memories_0__io_addr];
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_9__DOT__dataOut 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_9__DOT__ram_ext__DOT__Memory
        [vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT____Vcellinp__data_memories_0__io_addr];
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_8__DOT__dataOut 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_8__DOT__ram_ext__DOT__Memory
        [vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT____Vcellinp__data_memories_0__io_addr];
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_7__DOT__dataOut 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_7__DOT__ram_ext__DOT__Memory
        [vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT____Vcellinp__data_memories_0__io_addr];
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_6__DOT__dataOut 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_6__DOT__ram_ext__DOT__Memory
        [vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT____Vcellinp__data_memories_0__io_addr];
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_5__DOT__dataOut 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_5__DOT__ram_ext__DOT__Memory
        [vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT____Vcellinp__data_memories_0__io_addr];
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_4__DOT__dataOut 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_4__DOT__ram_ext__DOT__Memory
        [vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT____Vcellinp__data_memories_0__io_addr];
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_3__DOT__dataOut 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_3__DOT__ram_ext__DOT__Memory
        [vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT____Vcellinp__data_memories_0__io_addr];
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_2__DOT__dataOut 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_2__DOT__ram_ext__DOT__Memory
        [vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT____Vcellinp__data_memories_0__io_addr];
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_1__DOT__dataOut 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_1__DOT__ram_ext__DOT__Memory
        [vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT____Vcellinp__data_memories_0__io_addr];
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_0__DOT__dataOut 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT__data_memories_0__DOT__ram_ext__DOT__Memory
        [vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__data_cache__DOT____Vcellinp__data_memories_0__io_addr];
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__io_FU_output_bits_fetch_packet_index_REG 
        = (3U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_4[4U] 
                 >> 1U));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__ALU__DOT__io_FU_output_bits_fetch_packet_index_REG 
        = (3U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_4[4U] 
                 >> 1U));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__decoders__DOT__monitor_output_REG 
        = (1U & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__final_fetch_packet_out_Q__DOT__empty)));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__io_prediction_ready_REG 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__output_ready;
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__miss_REG_2 
        = vlSelf->top_v2__DOT__reset;
    vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__m_axi_wready_int_reg 
        = ((1U & (~ (IData)(vlSelf->top_v2__DOT__reset))) 
           && (IData)(vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__m_axi_wready_int_early));
    top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT___instruction_PC_T_1 
        = (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_4[0U] 
           + (0xcU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_4[4U] 
                      << 1U)));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT__BRANCH 
        = (0x18U == (0x1fU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_4[3U] 
                              >> 0xeU)));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT__EQ 
        = (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT__BRANCH) 
            & (0U == (0x38U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_4[4U]))) 
           & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_4[2U] 
              == vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_4[1U]));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT__NE 
        = (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT__BRANCH) 
            & (8U == (0x38U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_4[4U]))) 
           & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_4[2U] 
              != vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_4[1U]));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT__LT 
        = (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT__BRANCH) 
            & (0x20U == (0x38U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_4[4U]))) 
           & VL_LTS_III(32, vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_4[2U], 
                        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_4[1U]));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT__GE 
        = (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT__BRANCH) 
            & (0x28U == (0x38U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_4[4U]))) 
           & VL_GTES_III(32, vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_4[2U], 
                         vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_4[1U]));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT__LTU 
        = (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT__BRANCH) 
            & (0x30U == (0x38U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_4[4U]))) 
           & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_4[2U] 
              < vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_4[1U]));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT__GEU 
        = (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT__BRANCH) 
            & (0x38U == (0x38U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_4[4U]))) 
           & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_4[2U] 
              >= vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_4[1U]));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT__JAL 
        = (0x1bU == (0x1fU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_4[3U] 
                              >> 0xeU)));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT__JALR 
        = (0x19U == (0x1fU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_4[3U] 
                              >> 0xeU)));
    top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT___GEN_0 
        = (((- (IData)((1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_4[4U] 
                              >> 0x12U)))) << 0xdU) 
           | (0x1fffU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_4[4U] 
                         >> 6U)));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__io_FU_output_bits_branch_valid_REG 
        = (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT__BRANCH) 
            | (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT__JAL)) 
           | (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT__JALR));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__io_FU_output_bits_branch_taken_REG 
        = ((((((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT__EQ) 
                 | (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT__NE)) 
                | (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT__LT)) 
               | (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT__GE)) 
              | (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT__LTU)) 
             | (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT__GEU)) 
            | (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT__JAL)) 
           | (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT__JALR));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__io_FU_output_bits_target_address_REG 
        = ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT__EQ)
            ? (top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT___instruction_PC_T_1 
               + top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT___GEN_0)
            : ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT__NE)
                ? (top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT___instruction_PC_T_1 
                   + top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT___GEN_0)
                : ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT__LT)
                    ? (top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT___instruction_PC_T_1 
                       + top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT___GEN_0)
                    : ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT__GE)
                        ? (top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT___instruction_PC_T_1 
                           + top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT___GEN_0)
                        : ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT__LTU)
                            ? (top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT___instruction_PC_T_1 
                               + top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT___GEN_0)
                            : ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT__GEU)
                                ? (top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT___instruction_PC_T_1 
                                   + top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT___GEN_0)
                                : ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT__JAL)
                                    ? (top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT___instruction_PC_T_1 
                                       + (((- (IData)(
                                                      (1U 
                                                       & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_4[4U] 
                                                          >> 0x1aU)))) 
                                           << 0x15U) 
                                          | (0x1fffffU 
                                             & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_4[4U] 
                                                >> 6U))))
                                    : ((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT__JALR)
                                        ? (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_4[2U] 
                                           + (((- (IData)(
                                                          (1U 
                                                           & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_4[4U] 
                                                              >> 0x11U)))) 
                                               << 0xcU) 
                                              | (0xfffU 
                                                 & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_4[4U] 
                                                    >> 6U))))
                                        : ((IData)(0x10U) 
                                           + vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT___GEN_4[0U])))))))));
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__io_FU_output_bits_RD_data_REG 
        = ((IData)(4U) + top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__FU0__DOT__branch_unit__DOT__unnamedblk1__DOT___instruction_PC_T_1);
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__io_fetch_packet_ready_REG 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__predecoder__DOT__output_ready;
    vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__temp_m_axi_wvalid_reg 
        = ((1U & (~ (IData)(vlSelf->top_v2__DOT__reset))) 
           && (IData)(vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__temp_m_axi_wvalid_next));
    if (vlSelf->top_v2__DOT__reset) {
        vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__deq_ptr_value = 0U;
        vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value = 0U;
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__backend__DOT__AGU__DOT__hasBeenResetReg = 1U;
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__free_list__DOT__hasBeenResetReg = 1U;
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__final_response_buffer__DOT__full = 0U;
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__LRU_memory__DOT__din_buff = 0U;
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__PC_gen__DOT__PC_reg = 0U;
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__RAS__DOT__RAS_memory__DOT__din_buff = 0ULL;
        vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__m_axi_arvalid_reg = 0U;
    } else {
        if (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT___bp_io_flush_T) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__deq_ptr_value = 0U;
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value = 0U;
        } else {
            if (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__do_deq) {
                vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__deq_ptr_value 
                    = (0xfU & ((IData)(1U) + (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__deq_ptr_value)));
            }
            if (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__do_enq) {
                vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value 
                    = (0xfU & ((IData)(1U) + (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__instruction_Q__DOT__enq_ptr_value)));
            }
        }
        if (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__final_response_buffer__DOT__do_enq) {
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__final_response_buffer__DOT__full 
                = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__final_response_buffer__DOT__do_enq;
        }
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT__LRU_memory__DOT__din_buff 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__instruction_cache__DOT____Vcellinp__LRU_memory__io_data_in;
        if ((1U & ((~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__PC_Q__DOT__full)) 
                   & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT___bp_io_flush_T))))) {
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__PC_gen__DOT__PC_reg 
                = (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__PC_gen__DOT__PC_mux 
                   + (0x3fU & ((IData)(0x10U) - (0xfU 
                                                 & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__PC_gen__DOT__PC_mux))));
        }
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__RAS__DOT__RAS_memory__DOT__din_buff 
            = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__bp__DOT__RAS__DOT____Vcellinp__RAS_memory__io_data_in;
        vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__m_axi_arvalid_reg 
            = vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__m_axi_arvalid_next;
    }
    vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__temp_s_axi_rvalid_reg 
        = ((1U & (~ (IData)(vlSelf->top_v2__DOT__reset))) 
           && (IData)(vlSelf->top_v2__DOT__SOC__DOT__axi_interconnect__DOT__NOC__DOT__axi_interconnect_inst__DOT__temp_s_axi_rvalid_next));
    vlSelf->top_v2__DOT__axi_ram__DOT__ram__DOT__s_axi_arready_reg 
        = vlSelf->top_v2__DOT__axi_ram__DOT__ram__DOT__s_axi_arready_next;
    if (vlSelf->top_v2__DOT__reset) {
        vlSelf->top_v2__DOT__axi_ram__DOT__ram__DOT__s_axi_arready_reg = 0U;
        vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[0U] = 0U;
        vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[1U] = 0U;
        vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[2U] = 0U;
        vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[3U] = 0U;
        vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[4U] = 0U;
        vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[5U] = 0U;
        vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[6U] = 0U;
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[0U] = 0U;
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[1U] = 0U;
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[2U] = 0U;
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[3U] = 0U;
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[4U] = 0U;
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[5U] = 0U;
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[6U] = 0U;
    } else {
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN 
            = (IData)(((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[5U] 
                        >> 8U) & (0U != (0xc000000U 
                                         & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[3U]))));
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_3 
            = (((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                 >> 3U) & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[5U] 
                           >> 8U)) & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN)));
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_0 
            = ((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[5U] 
                   >> 8U)) & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN)));
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_1 
            = (((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                 >> 1U) & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[5U] 
                           >> 8U)) & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN)));
        vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_2 
            = (((vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                 >> 2U) & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[5U] 
                           >> 8U)) & (~ (IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN)));
        if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_3) 
             & (0U == (0xf8000U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[0U] 
                = ((0xffffff80U & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[0U]) 
                   | (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                      >> 0x19U));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_2) 
                    & (0U == (0x7c00U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[0U] 
                = ((0xffffff80U & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[0U]) 
                   | (0x7fU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                               >> 0x12U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_1) 
                    & (0U == (0x3e0U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[0U] 
                = ((0xffffff80U & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[0U]) 
                   | (0x7fU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                               >> 0xbU)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_0) 
                    & (0U == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[0U] 
                = ((0xffffff80U & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[0U]) 
                   | (0x7fU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                               >> 4U)));
        }
        if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_3) 
             & (0x8000U == (0xf8000U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[0U] 
                = ((0xffffc07fU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[0U]) 
                   | (0x3f80U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                 >> 0x12U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_2) 
                    & (0x400U == (0x7c00U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[0U] 
                = ((0xffffc07fU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[0U]) 
                   | (0x3f80U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                 >> 0xbU)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_1) 
                    & (0x20U == (0x3e0U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[0U] 
                = ((0xffffc07fU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[0U]) 
                   | (0x3f80U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                 >> 4U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_0) 
                    & (1U == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[0U] 
                = ((0xffffc07fU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[0U]) 
                   | (0x3f80U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                 << 3U)));
        }
        if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_3) 
             & (0x10000U == (0xf8000U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[0U] 
                = ((0xffe03fffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[0U]) 
                   | (0x1fc000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                   >> 0xbU)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_2) 
                    & (0x800U == (0x7c00U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[0U] 
                = ((0xffe03fffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[0U]) 
                   | (0x1fc000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                   >> 4U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_1) 
                    & (0x40U == (0x3e0U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[0U] 
                = ((0xffe03fffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[0U]) 
                   | (0x1fc000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                   << 3U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_0) 
                    & (2U == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[0U] 
                = ((0xffe03fffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[0U]) 
                   | (0x1fc000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                   << 0xaU)));
        }
        if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_3) 
             & (0x18000U == (0xf8000U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[0U] 
                = ((0xf01fffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[0U]) 
                   | (0xfe00000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                    >> 4U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_2) 
                    & (0xc00U == (0x7c00U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[0U] 
                = ((0xf01fffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[0U]) 
                   | (0xfe00000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                    << 3U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_1) 
                    & (0x60U == (0x3e0U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[0U] 
                = ((0xf01fffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[0U]) 
                   | (0xfe00000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                    << 0xaU)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_0) 
                    & (3U == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[0U] 
                = ((0xf01fffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[0U]) 
                   | (0xfe00000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                    << 0x11U)));
        }
        if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_3) 
             & (0x20000U == (0xf8000U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[0U] 
                = ((0xfffffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[0U]) 
                   | (0xf0000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                     << 3U)));
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[1U] 
                = ((0xfffffff8U & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[1U]) 
                   | (0xfffffffU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                    >> 0x1dU)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_2) 
                    & (0x1000U == (0x7c00U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[0U] 
                = ((0xfffffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[0U]) 
                   | (0xf0000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                     << 0xaU)));
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[1U] 
                = ((0xfffffff8U & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[1U]) 
                   | (7U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                            >> 0x16U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_1) 
                    & (0x80U == (0x3e0U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[0U] 
                = ((0xfffffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[0U]) 
                   | (0xf0000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                     << 0x11U)));
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[1U] 
                = ((0xfffffff8U & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[1U]) 
                   | (7U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                            >> 0xfU)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_0) 
                    & (4U == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[0U] 
                = ((0xfffffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[0U]) 
                   | (0xf0000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                     << 0x18U)));
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[1U] 
                = ((0xfffffff8U & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[1U]) 
                   | (7U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                            >> 8U)));
        }
        if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_3) 
             & (0x28000U == (0xf8000U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[1U] 
                = ((0xfffffc07U & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[1U]) 
                   | (0x3f8U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                >> 0x16U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_2) 
                    & (0x1400U == (0x7c00U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[1U] 
                = ((0xfffffc07U & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[1U]) 
                   | (0x3f8U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                >> 0xfU)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_1) 
                    & (0xa0U == (0x3e0U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[1U] 
                = ((0xfffffc07U & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[1U]) 
                   | (0x3f8U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                >> 8U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_0) 
                    & (5U == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[1U] 
                = ((0xfffffc07U & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[1U]) 
                   | (0x3f8U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                >> 1U)));
        }
        if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_3) 
             & (0x30000U == (0xf8000U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[1U] 
                = ((0xfffe03ffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[1U]) 
                   | (0x1fc00U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                  >> 0xfU)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_2) 
                    & (0x1800U == (0x7c00U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[1U] 
                = ((0xfffe03ffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[1U]) 
                   | (0x1fc00U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                  >> 8U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_1) 
                    & (0xc0U == (0x3e0U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[1U] 
                = ((0xfffe03ffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[1U]) 
                   | (0x1fc00U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                  >> 1U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_0) 
                    & (6U == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[1U] 
                = ((0xfffe03ffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[1U]) 
                   | (0x1fc00U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                  << 6U)));
        }
        if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_3) 
             & (0x38000U == (0xf8000U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[1U] 
                = ((0xff01ffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[1U]) 
                   | (0xfe0000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                   >> 8U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_2) 
                    & (0x1c00U == (0x7c00U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[1U] 
                = ((0xff01ffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[1U]) 
                   | (0xfe0000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                   >> 1U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_1) 
                    & (0xe0U == (0x3e0U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[1U] 
                = ((0xff01ffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[1U]) 
                   | (0xfe0000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                   << 6U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_0) 
                    & (7U == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[1U] 
                = ((0xff01ffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[1U]) 
                   | (0xfe0000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                   << 0xdU)));
        }
        if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_3) 
             & (0x40000U == (0xf8000U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[1U] 
                = ((0x80ffffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[1U]) 
                   | (0x7f000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                     >> 1U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_2) 
                    & (0x2000U == (0x7c00U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[1U] 
                = ((0x80ffffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[1U]) 
                   | (0x7f000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                     << 6U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_1) 
                    & (0x100U == (0x3e0U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[1U] 
                = ((0x80ffffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[1U]) 
                   | (0x7f000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                     << 0xdU)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_0) 
                    & (8U == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[1U] 
                = ((0x80ffffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[1U]) 
                   | (0x7f000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                     << 0x14U)));
        }
        if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_3) 
             & (0x48000U == (0xf8000U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[1U] 
                = ((0x7fffffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[1U]) 
                   | (0x80000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                     << 6U)));
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[2U] 
                = ((0xffffffc0U & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[2U]) 
                   | (0x7fffffffU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                     >> 0x1aU)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_2) 
                    & (0x2400U == (0x7c00U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[1U] 
                = ((0x7fffffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[1U]) 
                   | (0x80000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                     << 0xdU)));
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[2U] 
                = ((0xffffffc0U & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[2U]) 
                   | (0x3fU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                               >> 0x13U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_1) 
                    & (0x120U == (0x3e0U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[1U] 
                = ((0x7fffffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[1U]) 
                   | (0x80000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                     << 0x14U)));
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[2U] 
                = ((0xffffffc0U & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[2U]) 
                   | (0x3fU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                               >> 0xcU)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_0) 
                    & (9U == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[1U] 
                = ((0x7fffffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[1U]) 
                   | (0x80000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                     << 0x1bU)));
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[2U] 
                = ((0xffffffc0U & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[2U]) 
                   | (0x3fU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                               >> 5U)));
        }
        if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_3) 
             & (0x50000U == (0xf8000U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[2U] 
                = ((0xffffe03fU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[2U]) 
                   | (0x1fc0U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                 >> 0x13U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_2) 
                    & (0x2800U == (0x7c00U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[2U] 
                = ((0xffffe03fU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[2U]) 
                   | (0x1fc0U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                 >> 0xcU)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_1) 
                    & (0x140U == (0x3e0U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[2U] 
                = ((0xffffe03fU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[2U]) 
                   | (0x1fc0U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                 >> 5U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_0) 
                    & (0xaU == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[2U] 
                = ((0xffffe03fU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[2U]) 
                   | (0x1fc0U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                 << 2U)));
        }
        if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_3) 
             & (0x58000U == (0xf8000U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[2U] 
                = ((0xfff01fffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[2U]) 
                   | (0xfe000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                  >> 0xcU)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_2) 
                    & (0x2c00U == (0x7c00U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[2U] 
                = ((0xfff01fffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[2U]) 
                   | (0xfe000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                  >> 5U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_1) 
                    & (0x160U == (0x3e0U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[2U] 
                = ((0xfff01fffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[2U]) 
                   | (0xfe000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                  << 2U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_0) 
                    & (0xbU == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[2U] 
                = ((0xfff01fffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[2U]) 
                   | (0xfe000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                  << 9U)));
        }
        if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_3) 
             & (0x60000U == (0xf8000U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[2U] 
                = ((0xf80fffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[2U]) 
                   | (0x7f00000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                    >> 5U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_2) 
                    & (0x3000U == (0x7c00U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[2U] 
                = ((0xf80fffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[2U]) 
                   | (0x7f00000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                    << 2U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_1) 
                    & (0x180U == (0x3e0U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[2U] 
                = ((0xf80fffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[2U]) 
                   | (0x7f00000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                    << 9U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_0) 
                    & (0xcU == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[2U] 
                = ((0xf80fffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[2U]) 
                   | (0x7f00000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                    << 0x10U)));
        }
        if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_3) 
             & (0x68000U == (0xf8000U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[2U] 
                = ((0x7ffffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[2U]) 
                   | (0xf8000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                     << 2U)));
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[3U] 
                = ((0xfffffffcU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[3U]) 
                   | (0x7ffffffU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                    >> 0x1eU)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_2) 
                    & (0x3400U == (0x7c00U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[2U] 
                = ((0x7ffffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[2U]) 
                   | (0xf8000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                     << 9U)));
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[3U] 
                = ((0xfffffffcU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[3U]) 
                   | (3U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                            >> 0x17U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_1) 
                    & (0x1a0U == (0x3e0U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[2U] 
                = ((0x7ffffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[2U]) 
                   | (0xf8000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                     << 0x10U)));
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[3U] 
                = ((0xfffffffcU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[3U]) 
                   | (3U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                            >> 0x10U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_0) 
                    & (0xdU == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[2U] 
                = ((0x7ffffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[2U]) 
                   | (0xf8000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                     << 0x17U)));
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[3U] 
                = ((0xfffffffcU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[3U]) 
                   | (3U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                            >> 9U)));
        }
        if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_3) 
             & (0x70000U == (0xf8000U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[3U] 
                = ((0xfffffe03U & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[3U]) 
                   | (0x1fcU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                >> 0x17U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_2) 
                    & (0x3800U == (0x7c00U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[3U] 
                = ((0xfffffe03U & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[3U]) 
                   | (0x1fcU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                >> 0x10U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_1) 
                    & (0x1c0U == (0x3e0U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[3U] 
                = ((0xfffffe03U & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[3U]) 
                   | (0x1fcU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                >> 9U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_0) 
                    & (0xeU == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[3U] 
                = ((0xfffffe03U & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[3U]) 
                   | (0x1fcU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                >> 2U)));
        }
        if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_3) 
             & (0x78000U == (0xf8000U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[3U] 
                = ((0xffff01ffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[3U]) 
                   | (0xfe00U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                 >> 0x10U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_2) 
                    & (0x3c00U == (0x7c00U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[3U] 
                = ((0xffff01ffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[3U]) 
                   | (0xfe00U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                 >> 9U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_1) 
                    & (0x1e0U == (0x3e0U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[3U] 
                = ((0xffff01ffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[3U]) 
                   | (0xfe00U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                 >> 2U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_0) 
                    & (0xfU == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[3U] 
                = ((0xffff01ffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[3U]) 
                   | (0xfe00U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                 << 5U)));
        }
        if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_3) 
             & (0x80000U == (0xf8000U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[3U] 
                = ((0xff80ffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[3U]) 
                   | (0x7f0000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                   >> 9U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_2) 
                    & (0x4000U == (0x7c00U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[3U] 
                = ((0xff80ffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[3U]) 
                   | (0x7f0000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                   >> 2U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_1) 
                    & (0x200U == (0x3e0U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[3U] 
                = ((0xff80ffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[3U]) 
                   | (0x7f0000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                   << 5U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_0) 
                    & (0x10U == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[3U] 
                = ((0xff80ffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[3U]) 
                   | (0x7f0000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                   << 0xcU)));
        }
        if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_3) 
             & (0x88000U == (0xf8000U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[3U] 
                = ((0xc07fffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[3U]) 
                   | (0x3f800000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                     >> 2U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_2) 
                    & (0x4400U == (0x7c00U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[3U] 
                = ((0xc07fffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[3U]) 
                   | (0x3f800000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                     << 5U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_1) 
                    & (0x220U == (0x3e0U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[3U] 
                = ((0xc07fffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[3U]) 
                   | (0x3f800000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                     << 0xcU)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_0) 
                    & (0x11U == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[3U] 
                = ((0xc07fffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[3U]) 
                   | (0x3f800000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                     << 0x13U)));
        }
        if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_3) 
             & (0x90000U == (0xf8000U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[3U] 
                = ((0x3fffffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[3U]) 
                   | (0xc0000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                     << 5U)));
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[4U] 
                = ((0xffffffe0U & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[4U]) 
                   | (0x3fffffffU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                     >> 0x1bU)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_2) 
                    & (0x4800U == (0x7c00U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[3U] 
                = ((0x3fffffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[3U]) 
                   | (0xc0000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                     << 0xcU)));
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[4U] 
                = ((0xffffffe0U & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[4U]) 
                   | (0x1fU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                               >> 0x14U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_1) 
                    & (0x240U == (0x3e0U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[3U] 
                = ((0x3fffffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[3U]) 
                   | (0xc0000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                     << 0x13U)));
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[4U] 
                = ((0xffffffe0U & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[4U]) 
                   | (0x1fU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                               >> 0xdU)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_0) 
                    & (0x12U == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[3U] 
                = ((0x3fffffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[3U]) 
                   | (0xc0000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                     << 0x1aU)));
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[4U] 
                = ((0xffffffe0U & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[4U]) 
                   | (0x1fU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                               >> 6U)));
        }
        if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_3) 
             & (0x98000U == (0xf8000U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[4U] 
                = ((0xfffff01fU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[4U]) 
                   | (0xfe0U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                >> 0x14U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_2) 
                    & (0x4c00U == (0x7c00U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[4U] 
                = ((0xfffff01fU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[4U]) 
                   | (0xfe0U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                >> 0xdU)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_1) 
                    & (0x260U == (0x3e0U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[4U] 
                = ((0xfffff01fU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[4U]) 
                   | (0xfe0U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                >> 6U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_0) 
                    & (0x13U == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[4U] 
                = ((0xfffff01fU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[4U]) 
                   | (0xfe0U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                << 1U)));
        }
        if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_3) 
             & (0xa0000U == (0xf8000U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[4U] 
                = ((0xfff80fffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[4U]) 
                   | (0x7f000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                  >> 0xdU)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_2) 
                    & (0x5000U == (0x7c00U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[4U] 
                = ((0xfff80fffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[4U]) 
                   | (0x7f000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                  >> 6U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_1) 
                    & (0x280U == (0x3e0U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[4U] 
                = ((0xfff80fffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[4U]) 
                   | (0x7f000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                  << 1U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_0) 
                    & (0x14U == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[4U] 
                = ((0xfff80fffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[4U]) 
                   | (0x7f000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                  << 8U)));
        }
        if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_3) 
             & (0xa8000U == (0xf8000U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[4U] 
                = ((0xfc07ffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[4U]) 
                   | (0x3f80000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                    >> 6U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_2) 
                    & (0x5400U == (0x7c00U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[4U] 
                = ((0xfc07ffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[4U]) 
                   | (0x3f80000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                    << 1U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_1) 
                    & (0x2a0U == (0x3e0U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[4U] 
                = ((0xfc07ffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[4U]) 
                   | (0x3f80000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                    << 8U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_0) 
                    & (0x15U == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[4U] 
                = ((0xfc07ffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[4U]) 
                   | (0x3f80000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                    << 0xfU)));
        }
        if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_3) 
             & (0xb0000U == (0xf8000U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[4U] 
                = ((0x3ffffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[4U]) 
                   | (0xfc000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                     << 1U)));
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[5U] 
                = ((0xfffffffeU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[5U]) 
                   | (0x3ffffffU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                    >> 0x1fU)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_2) 
                    & (0x5800U == (0x7c00U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[4U] 
                = ((0x3ffffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[4U]) 
                   | (0xfc000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                     << 8U)));
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[5U] 
                = ((0xfffffffeU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[5U]) 
                   | (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                            >> 0x18U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_1) 
                    & (0x2c0U == (0x3e0U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[4U] 
                = ((0x3ffffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[4U]) 
                   | (0xfc000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                     << 0xfU)));
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[5U] 
                = ((0xfffffffeU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[5U]) 
                   | (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                            >> 0x11U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_0) 
                    & (0x16U == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[4U] 
                = ((0x3ffffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[4U]) 
                   | (0xfc000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                     << 0x16U)));
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[5U] 
                = ((0xfffffffeU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[5U]) 
                   | (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                            >> 0xaU)));
        }
        if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_3) 
             & (0xb8000U == (0xf8000U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[5U] 
                = ((0xffffff01U & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[5U]) 
                   | (0xfeU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                               >> 0x18U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_2) 
                    & (0x5c00U == (0x7c00U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[5U] 
                = ((0xffffff01U & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[5U]) 
                   | (0xfeU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                               >> 0x11U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_1) 
                    & (0x2e0U == (0x3e0U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[5U] 
                = ((0xffffff01U & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[5U]) 
                   | (0xfeU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                               >> 0xaU)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_0) 
                    & (0x17U == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[5U] 
                = ((0xffffff01U & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[5U]) 
                   | (0xfeU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                               >> 3U)));
        }
        if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_3) 
             & (0xc0000U == (0xf8000U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[5U] 
                = ((0xffff80ffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[5U]) 
                   | (0x7f00U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                 >> 0x11U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_2) 
                    & (0x6000U == (0x7c00U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[5U] 
                = ((0xffff80ffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[5U]) 
                   | (0x7f00U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                 >> 0xaU)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_1) 
                    & (0x300U == (0x3e0U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[5U] 
                = ((0xffff80ffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[5U]) 
                   | (0x7f00U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                 >> 3U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_0) 
                    & (0x18U == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[5U] 
                = ((0xffff80ffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[5U]) 
                   | (0x7f00U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                 << 4U)));
        }
        if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_3) 
             & (0xc8000U == (0xf8000U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[5U] 
                = ((0xffc07fffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[5U]) 
                   | (0x3f8000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                   >> 0xaU)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_2) 
                    & (0x6400U == (0x7c00U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[5U] 
                = ((0xffc07fffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[5U]) 
                   | (0x3f8000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                   >> 3U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_1) 
                    & (0x320U == (0x3e0U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[5U] 
                = ((0xffc07fffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[5U]) 
                   | (0x3f8000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                   << 4U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_0) 
                    & (0x19U == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[5U] 
                = ((0xffc07fffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[5U]) 
                   | (0x3f8000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                   << 0xbU)));
        }
        if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_3) 
             & (0xd0000U == (0xf8000U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[5U] 
                = ((0xe03fffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[5U]) 
                   | (0x1fc00000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                     >> 3U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_2) 
                    & (0x6800U == (0x7c00U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[5U] 
                = ((0xe03fffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[5U]) 
                   | (0x1fc00000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                     << 4U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_1) 
                    & (0x340U == (0x3e0U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[5U] 
                = ((0xe03fffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[5U]) 
                   | (0x1fc00000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                     << 0xbU)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_0) 
                    & (0x1aU == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[5U] 
                = ((0xe03fffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[5U]) 
                   | (0x1fc00000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                     << 0x12U)));
        }
        if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_3) 
             & (0xd8000U == (0xf8000U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[5U] 
                = ((0x1fffffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[5U]) 
                   | (0xe0000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                     << 4U)));
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[6U] 
                = ((0xfffffff0U & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[6U]) 
                   | (0x1fffffffU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                     >> 0x1cU)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_2) 
                    & (0x6c00U == (0x7c00U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[5U] 
                = ((0x1fffffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[5U]) 
                   | (0xe0000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                     << 0xbU)));
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[6U] 
                = ((0xfffffff0U & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[6U]) 
                   | (0xfU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                              >> 0x15U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_1) 
                    & (0x360U == (0x3e0U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[5U] 
                = ((0x1fffffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[5U]) 
                   | (0xe0000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                     << 0x12U)));
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[6U] 
                = ((0xfffffff0U & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[6U]) 
                   | (0xfU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                              >> 0xeU)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_0) 
                    & (0x1bU == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[5U] 
                = ((0x1fffffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[5U]) 
                   | (0xe0000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                     << 0x19U)));
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[6U] 
                = ((0xfffffff0U & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[6U]) 
                   | (0xfU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                              >> 7U)));
        }
        if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_3) 
             & (0xe0000U == (0xf8000U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[6U] 
                = ((0xfffff80fU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[6U]) 
                   | (0x7f0U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                >> 0x15U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_2) 
                    & (0x7000U == (0x7c00U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[6U] 
                = ((0xfffff80fU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[6U]) 
                   | (0x7f0U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                >> 0xeU)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_1) 
                    & (0x380U == (0x3e0U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[6U] 
                = ((0xfffff80fU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[6U]) 
                   | (0x7f0U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                >> 7U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_0) 
                    & (0x1cU == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[6U] 
                = ((0xfffff80fU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[6U]) 
                   | (0x7f0U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U]));
        }
        if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_3) 
             & (0xe8000U == (0xf8000U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[6U] 
                = ((0xfffc07ffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[6U]) 
                   | (0x3f800U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                  >> 0xeU)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_2) 
                    & (0x7400U == (0x7c00U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[6U] 
                = ((0xfffc07ffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[6U]) 
                   | (0x3f800U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                  >> 7U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_1) 
                    & (0x3a0U == (0x3e0U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[6U] 
                = ((0xfffc07ffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[6U]) 
                   | (0x3f800U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U]));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_0) 
                    & (0x1dU == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[6U] 
                = ((0xfffc07ffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[6U]) 
                   | (0x3f800U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                  << 7U)));
        }
        if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_3) 
             & (0xf0000U == (0xf8000U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[6U] 
                = ((0xfe03ffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[6U]) 
                   | (0x1fc0000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                    >> 7U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_2) 
                    & (0x7800U == (0x7c00U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[6U] 
                = ((0xfe03ffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[6U]) 
                   | (0x1fc0000U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U]));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_1) 
                    & (0x3c0U == (0x3e0U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[6U] 
                = ((0xfe03ffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[6U]) 
                   | (0x1fc0000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                    << 7U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_0) 
                    & (0x1eU == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[6U] 
                = ((0xfe03ffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[6U]) 
                   | (0x1fc0000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                    << 0xeU)));
        }
        if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_3) 
             & (0xf8000U == (0xf8000U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[6U] 
                = ((0x1ffffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[6U]) 
                   | (0xfe000000U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U]));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_2) 
                    & (0x7c00U == (0x7c00U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[6U] 
                = ((0x1ffffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[6U]) 
                   | (0xfe000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                     << 7U)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_1) 
                    & (0x3e0U == (0x3e0U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[6U] 
                = ((0x1ffffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[6U]) 
                   | (0xfe000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                     << 0xeU)));
        } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN_0) 
                    & (0x1fU == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[1U])))) {
            vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[6U] 
                = ((0x1ffffffU & vlSelf->__Vdly__top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[6U]) 
                   | (0xfe000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__io_commit[0U] 
                                     << 0x15U)));
        }
        if (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__unnamedblk2__DOT___GEN) {
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[0U] 
                = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[0U];
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[1U] 
                = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[1U];
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[2U] 
                = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[2U];
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[3U] 
                = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[3U];
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[4U] 
                = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[4U];
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[5U] 
                = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[5U];
            vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[6U] 
                = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__commit_RAT[6U];
        } else {
            if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                          >> 3U) & (0U == (0xf8000U 
                                           & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[0U] 
                    = ((0xffffff80U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[0U]) 
                       | (0x7fU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                   >> 0x15U)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 2U) & (0U == (0x7c00U 
                                                  & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[0U] 
                    = ((0xffffff80U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[0U]) 
                       | (0x7fU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                   >> 0xeU)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 1U) & (0U == (0x3e0U 
                                                  & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[0U] 
                    = ((0xffffff80U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[0U]) 
                       | (0x7fU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                   >> 7U)));
            } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                        & (0U == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values)))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[0U] 
                    = ((0xffffff80U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[0U]) 
                       | (0x7fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values));
            }
            if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                          >> 3U) & (0x8000U == (0xf8000U 
                                                & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[0U] 
                    = ((0xffffc07fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[0U]) 
                       | (0x3f80U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                     >> 0xeU)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 2U) & (0x400U == 
                                           (0x7c00U 
                                            & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[0U] 
                    = ((0xffffc07fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[0U]) 
                       | (0x3f80U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                     >> 7U)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 1U) & (0x20U == 
                                           (0x3e0U 
                                            & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[0U] 
                    = ((0xffffc07fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[0U]) 
                       | (0x3f80U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values));
            } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                        & (1U == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values)))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[0U] 
                    = ((0xffffc07fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[0U]) 
                       | (0x3f80U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                     << 7U)));
            }
            if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                          >> 3U) & (0x10000U == (0xf8000U 
                                                 & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[0U] 
                    = ((0xffe03fffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[0U]) 
                       | (0x1fc000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                       >> 7U)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 2U) & (0x800U == 
                                           (0x7c00U 
                                            & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[0U] 
                    = ((0xffe03fffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[0U]) 
                       | (0x1fc000U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 1U) & (0x40U == 
                                           (0x3e0U 
                                            & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[0U] 
                    = ((0xffe03fffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[0U]) 
                       | (0x1fc000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                       << 7U)));
            } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                        & (2U == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values)))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[0U] 
                    = ((0xffe03fffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[0U]) 
                       | (0x1fc000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                       << 0xeU)));
            }
            if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                          >> 3U) & (0x18000U == (0xf8000U 
                                                 & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[0U] 
                    = ((0xf01fffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[0U]) 
                       | (0xfe00000U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 2U) & (0xc00U == 
                                           (0x7c00U 
                                            & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[0U] 
                    = ((0xf01fffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[0U]) 
                       | (0xfe00000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                        << 7U)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 1U) & (0x60U == 
                                           (0x3e0U 
                                            & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[0U] 
                    = ((0xf01fffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[0U]) 
                       | (0xfe00000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                        << 0xeU)));
            } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                        & (3U == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values)))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[0U] 
                    = ((0xf01fffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[0U]) 
                       | (0xfe00000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                        << 0x15U)));
            }
            if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                          >> 3U) & (0x20000U == (0xf8000U 
                                                 & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[0U] 
                    = ((0xfffffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[0U]) 
                       | (0xf0000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                         << 7U)));
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[1U] 
                    = ((0xfffffff8U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[1U]) 
                       | (7U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                >> 0x19U)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 2U) & (0x1000U 
                                           == (0x7c00U 
                                               & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[0U] 
                    = ((0xfffffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[0U]) 
                       | (0xf0000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                         << 0xeU)));
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[1U] 
                    = ((0xfffffff8U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[1U]) 
                       | (7U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                >> 0x12U)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 1U) & (0x80U == 
                                           (0x3e0U 
                                            & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[0U] 
                    = ((0xfffffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[0U]) 
                       | (0xf0000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                         << 0x15U)));
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[1U] 
                    = ((0xfffffff8U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[1U]) 
                       | (7U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                >> 0xbU)));
            } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                        & (4U == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values)))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[0U] 
                    = ((0xfffffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[0U]) 
                       | (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                          << 0x1cU));
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[1U] 
                    = ((0xfffffff8U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[1U]) 
                       | (7U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                >> 4U)));
            }
            if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                          >> 3U) & (0x28000U == (0xf8000U 
                                                 & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[1U] 
                    = ((0xfffffc07U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[1U]) 
                       | (0x3f8U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                    >> 0x12U)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 2U) & (0x1400U 
                                           == (0x7c00U 
                                               & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[1U] 
                    = ((0xfffffc07U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[1U]) 
                       | (0x3f8U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                    >> 0xbU)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 1U) & (0xa0U == 
                                           (0x3e0U 
                                            & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[1U] 
                    = ((0xfffffc07U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[1U]) 
                       | (0x3f8U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                    >> 4U)));
            } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                        & (5U == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values)))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[1U] 
                    = ((0xfffffc07U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[1U]) 
                       | (0x3f8U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                    << 3U)));
            }
            if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                          >> 3U) & (0x30000U == (0xf8000U 
                                                 & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[1U] 
                    = ((0xfffe03ffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[1U]) 
                       | (0x1fc00U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                      >> 0xbU)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 2U) & (0x1800U 
                                           == (0x7c00U 
                                               & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[1U] 
                    = ((0xfffe03ffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[1U]) 
                       | (0x1fc00U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                      >> 4U)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 1U) & (0xc0U == 
                                           (0x3e0U 
                                            & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[1U] 
                    = ((0xfffe03ffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[1U]) 
                       | (0x1fc00U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                      << 3U)));
            } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                        & (6U == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values)))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[1U] 
                    = ((0xfffe03ffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[1U]) 
                       | (0x1fc00U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                      << 0xaU)));
            }
            if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                          >> 3U) & (0x38000U == (0xf8000U 
                                                 & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[1U] 
                    = ((0xff01ffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[1U]) 
                       | (0xfe0000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                       >> 4U)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 2U) & (0x1c00U 
                                           == (0x7c00U 
                                               & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[1U] 
                    = ((0xff01ffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[1U]) 
                       | (0xfe0000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                       << 3U)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 1U) & (0xe0U == 
                                           (0x3e0U 
                                            & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[1U] 
                    = ((0xff01ffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[1U]) 
                       | (0xfe0000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                       << 0xaU)));
            } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                        & (7U == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values)))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[1U] 
                    = ((0xff01ffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[1U]) 
                       | (0xfe0000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                       << 0x11U)));
            }
            if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                          >> 3U) & (0x40000U == (0xf8000U 
                                                 & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[1U] 
                    = ((0x80ffffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[1U]) 
                       | (0x7f000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                         << 3U)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 2U) & (0x2000U 
                                           == (0x7c00U 
                                               & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[1U] 
                    = ((0x80ffffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[1U]) 
                       | (0x7f000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                         << 0xaU)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 1U) & (0x100U == 
                                           (0x3e0U 
                                            & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[1U] 
                    = ((0x80ffffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[1U]) 
                       | (0x7f000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                         << 0x11U)));
            } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                        & (8U == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values)))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[1U] 
                    = ((0x80ffffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[1U]) 
                       | (0x7f000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                         << 0x18U)));
            }
            if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                          >> 3U) & (0x48000U == (0xf8000U 
                                                 & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[1U] 
                    = ((0x7fffffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[1U]) 
                       | (0x80000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                         << 0xaU)));
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[2U] 
                    = ((0xffffffc0U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[2U]) 
                       | (0x3fU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                   >> 0x16U)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 2U) & (0x2400U 
                                           == (0x7c00U 
                                               & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[1U] 
                    = ((0x7fffffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[1U]) 
                       | (0x80000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                         << 0x11U)));
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[2U] 
                    = ((0xffffffc0U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[2U]) 
                       | (0x3fU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                   >> 0xfU)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 1U) & (0x120U == 
                                           (0x3e0U 
                                            & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[1U] 
                    = ((0x7fffffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[1U]) 
                       | (0x80000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                         << 0x18U)));
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[2U] 
                    = ((0xffffffc0U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[2U]) 
                       | (0x3fU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                   >> 8U)));
            } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                        & (9U == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values)))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[1U] 
                    = ((0x7fffffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[1U]) 
                       | (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                          << 0x1fU));
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[2U] 
                    = ((0xffffffc0U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[2U]) 
                       | (0x3fU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                   >> 1U)));
            }
            if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                          >> 3U) & (0x50000U == (0xf8000U 
                                                 & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[2U] 
                    = ((0xffffe03fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[2U]) 
                       | (0x1fc0U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                     >> 0xfU)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 2U) & (0x2800U 
                                           == (0x7c00U 
                                               & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[2U] 
                    = ((0xffffe03fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[2U]) 
                       | (0x1fc0U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                     >> 8U)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 1U) & (0x140U == 
                                           (0x3e0U 
                                            & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[2U] 
                    = ((0xffffe03fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[2U]) 
                       | (0x1fc0U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                     >> 1U)));
            } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                        & (0xaU == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values)))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[2U] 
                    = ((0xffffe03fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[2U]) 
                       | (0x1fc0U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                     << 6U)));
            }
            if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                          >> 3U) & (0x58000U == (0xf8000U 
                                                 & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[2U] 
                    = ((0xfff01fffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[2U]) 
                       | (0xfe000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                      >> 8U)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 2U) & (0x2c00U 
                                           == (0x7c00U 
                                               & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[2U] 
                    = ((0xfff01fffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[2U]) 
                       | (0xfe000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                      >> 1U)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 1U) & (0x160U == 
                                           (0x3e0U 
                                            & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[2U] 
                    = ((0xfff01fffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[2U]) 
                       | (0xfe000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                      << 6U)));
            } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                        & (0xbU == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values)))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[2U] 
                    = ((0xfff01fffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[2U]) 
                       | (0xfe000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                      << 0xdU)));
            }
            if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                          >> 3U) & (0x60000U == (0xf8000U 
                                                 & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[2U] 
                    = ((0xf80fffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[2U]) 
                       | (0x7f00000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                        >> 1U)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 2U) & (0x3000U 
                                           == (0x7c00U 
                                               & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[2U] 
                    = ((0xf80fffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[2U]) 
                       | (0x7f00000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                        << 6U)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 1U) & (0x180U == 
                                           (0x3e0U 
                                            & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[2U] 
                    = ((0xf80fffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[2U]) 
                       | (0x7f00000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                        << 0xdU)));
            } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                        & (0xcU == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values)))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[2U] 
                    = ((0xf80fffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[2U]) 
                       | (0x7f00000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                        << 0x14U)));
            }
            if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                          >> 3U) & (0x68000U == (0xf8000U 
                                                 & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[2U] 
                    = ((0x7ffffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[2U]) 
                       | (0xf8000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                         << 6U)));
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[3U] 
                    = ((0xfffffffcU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[3U]) 
                       | (3U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                >> 0x1aU)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 2U) & (0x3400U 
                                           == (0x7c00U 
                                               & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[2U] 
                    = ((0x7ffffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[2U]) 
                       | (0xf8000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                         << 0xdU)));
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[3U] 
                    = ((0xfffffffcU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[3U]) 
                       | (3U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                >> 0x13U)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 1U) & (0x1a0U == 
                                           (0x3e0U 
                                            & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[2U] 
                    = ((0x7ffffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[2U]) 
                       | (0xf8000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                         << 0x14U)));
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[3U] 
                    = ((0xfffffffcU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[3U]) 
                       | (3U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                >> 0xcU)));
            } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                        & (0xdU == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values)))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[2U] 
                    = ((0x7ffffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[2U]) 
                       | (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                          << 0x1bU));
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[3U] 
                    = ((0xfffffffcU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[3U]) 
                       | (3U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                >> 5U)));
            }
            if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                          >> 3U) & (0x70000U == (0xf8000U 
                                                 & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[3U] 
                    = ((0xfffffe03U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[3U]) 
                       | (0x1fcU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                    >> 0x13U)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 2U) & (0x3800U 
                                           == (0x7c00U 
                                               & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[3U] 
                    = ((0xfffffe03U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[3U]) 
                       | (0x1fcU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                    >> 0xcU)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 1U) & (0x1c0U == 
                                           (0x3e0U 
                                            & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[3U] 
                    = ((0xfffffe03U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[3U]) 
                       | (0x1fcU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                    >> 5U)));
            } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                        & (0xeU == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values)))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[3U] 
                    = ((0xfffffe03U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[3U]) 
                       | (0x1fcU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                    << 2U)));
            }
            if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                          >> 3U) & (0x78000U == (0xf8000U 
                                                 & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[3U] 
                    = ((0xffff01ffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[3U]) 
                       | (0xfe00U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                     >> 0xcU)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 2U) & (0x3c00U 
                                           == (0x7c00U 
                                               & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[3U] 
                    = ((0xffff01ffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[3U]) 
                       | (0xfe00U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                     >> 5U)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 1U) & (0x1e0U == 
                                           (0x3e0U 
                                            & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[3U] 
                    = ((0xffff01ffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[3U]) 
                       | (0xfe00U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                     << 2U)));
            } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                        & (0xfU == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values)))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[3U] 
                    = ((0xffff01ffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[3U]) 
                       | (0xfe00U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                     << 9U)));
            }
            if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                          >> 3U) & (0x80000U == (0xf8000U 
                                                 & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[3U] 
                    = ((0xff80ffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[3U]) 
                       | (0x7f0000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                       >> 5U)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 2U) & (0x4000U 
                                           == (0x7c00U 
                                               & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[3U] 
                    = ((0xff80ffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[3U]) 
                       | (0x7f0000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                       << 2U)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 1U) & (0x200U == 
                                           (0x3e0U 
                                            & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[3U] 
                    = ((0xff80ffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[3U]) 
                       | (0x7f0000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                       << 9U)));
            } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                        & (0x10U == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values)))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[3U] 
                    = ((0xff80ffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[3U]) 
                       | (0x7f0000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                       << 0x10U)));
            }
            if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                          >> 3U) & (0x88000U == (0xf8000U 
                                                 & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[3U] 
                    = ((0xc07fffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[3U]) 
                       | (0x3f800000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                         << 2U)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 2U) & (0x4400U 
                                           == (0x7c00U 
                                               & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[3U] 
                    = ((0xc07fffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[3U]) 
                       | (0x3f800000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                         << 9U)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 1U) & (0x220U == 
                                           (0x3e0U 
                                            & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[3U] 
                    = ((0xc07fffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[3U]) 
                       | (0x3f800000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                         << 0x10U)));
            } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                        & (0x11U == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values)))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[3U] 
                    = ((0xc07fffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[3U]) 
                       | (0x3f800000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                         << 0x17U)));
            }
            if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                          >> 3U) & (0x90000U == (0xf8000U 
                                                 & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[3U] 
                    = ((0x3fffffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[3U]) 
                       | (0xc0000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                         << 9U)));
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[4U] 
                    = ((0xffffffe0U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[4U]) 
                       | (0x1fU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                   >> 0x17U)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 2U) & (0x4800U 
                                           == (0x7c00U 
                                               & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[3U] 
                    = ((0x3fffffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[3U]) 
                       | (0xc0000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                         << 0x10U)));
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[4U] 
                    = ((0xffffffe0U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[4U]) 
                       | (0x1fU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                   >> 0x10U)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 1U) & (0x240U == 
                                           (0x3e0U 
                                            & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[3U] 
                    = ((0x3fffffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[3U]) 
                       | (0xc0000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                         << 0x17U)));
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[4U] 
                    = ((0xffffffe0U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[4U]) 
                       | (0x1fU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                   >> 9U)));
            } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                        & (0x12U == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values)))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[3U] 
                    = ((0x3fffffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[3U]) 
                       | (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                          << 0x1eU));
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[4U] 
                    = ((0xffffffe0U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[4U]) 
                       | (0x1fU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                   >> 2U)));
            }
            if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                          >> 3U) & (0x98000U == (0xf8000U 
                                                 & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[4U] 
                    = ((0xfffff01fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[4U]) 
                       | (0xfe0U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                    >> 0x10U)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 2U) & (0x4c00U 
                                           == (0x7c00U 
                                               & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[4U] 
                    = ((0xfffff01fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[4U]) 
                       | (0xfe0U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                    >> 9U)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 1U) & (0x260U == 
                                           (0x3e0U 
                                            & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[4U] 
                    = ((0xfffff01fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[4U]) 
                       | (0xfe0U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                    >> 2U)));
            } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                        & (0x13U == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values)))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[4U] 
                    = ((0xfffff01fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[4U]) 
                       | (0xfe0U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                    << 5U)));
            }
            if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                          >> 3U) & (0xa0000U == (0xf8000U 
                                                 & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[4U] 
                    = ((0xfff80fffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[4U]) 
                       | (0x7f000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                      >> 9U)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 2U) & (0x5000U 
                                           == (0x7c00U 
                                               & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[4U] 
                    = ((0xfff80fffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[4U]) 
                       | (0x7f000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                      >> 2U)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 1U) & (0x280U == 
                                           (0x3e0U 
                                            & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[4U] 
                    = ((0xfff80fffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[4U]) 
                       | (0x7f000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                      << 5U)));
            } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                        & (0x14U == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values)))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[4U] 
                    = ((0xfff80fffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[4U]) 
                       | (0x7f000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                      << 0xcU)));
            }
            if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                          >> 3U) & (0xa8000U == (0xf8000U 
                                                 & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[4U] 
                    = ((0xfc07ffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[4U]) 
                       | (0x3f80000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                        >> 2U)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 2U) & (0x5400U 
                                           == (0x7c00U 
                                               & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[4U] 
                    = ((0xfc07ffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[4U]) 
                       | (0x3f80000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                        << 5U)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 1U) & (0x2a0U == 
                                           (0x3e0U 
                                            & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[4U] 
                    = ((0xfc07ffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[4U]) 
                       | (0x3f80000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                        << 0xcU)));
            } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                        & (0x15U == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values)))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[4U] 
                    = ((0xfc07ffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[4U]) 
                       | (0x3f80000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                        << 0x13U)));
            }
            if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                          >> 3U) & (0xb0000U == (0xf8000U 
                                                 & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[4U] 
                    = ((0x3ffffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[4U]) 
                       | (0xfc000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                         << 5U)));
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[5U] 
                    = ((0xfffffffeU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[5U]) 
                       | (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                >> 0x1bU)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 2U) & (0x5800U 
                                           == (0x7c00U 
                                               & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[4U] 
                    = ((0x3ffffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[4U]) 
                       | (0xfc000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                         << 0xcU)));
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[5U] 
                    = ((0xfffffffeU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[5U]) 
                       | (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                >> 0x14U)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 1U) & (0x2c0U == 
                                           (0x3e0U 
                                            & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[4U] 
                    = ((0x3ffffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[4U]) 
                       | (0xfc000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                         << 0x13U)));
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[5U] 
                    = ((0xfffffffeU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[5U]) 
                       | (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                >> 0xdU)));
            } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                        & (0x16U == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values)))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[4U] 
                    = ((0x3ffffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[4U]) 
                       | (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                          << 0x1aU));
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[5U] 
                    = ((0xfffffffeU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[5U]) 
                       | (1U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                >> 6U)));
            }
            if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                          >> 3U) & (0xb8000U == (0xf8000U 
                                                 & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[5U] 
                    = ((0xffffff01U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[5U]) 
                       | (0xfeU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                   >> 0x14U)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 2U) & (0x5c00U 
                                           == (0x7c00U 
                                               & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[5U] 
                    = ((0xffffff01U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[5U]) 
                       | (0xfeU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                   >> 0xdU)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 1U) & (0x2e0U == 
                                           (0x3e0U 
                                            & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[5U] 
                    = ((0xffffff01U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[5U]) 
                       | (0xfeU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                   >> 6U)));
            } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                        & (0x17U == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values)))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[5U] 
                    = ((0xffffff01U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[5U]) 
                       | (0xfeU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                   << 1U)));
            }
            if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                          >> 3U) & (0xc0000U == (0xf8000U 
                                                 & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[5U] 
                    = ((0xffff80ffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[5U]) 
                       | (0x7f00U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                     >> 0xdU)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 2U) & (0x6000U 
                                           == (0x7c00U 
                                               & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[5U] 
                    = ((0xffff80ffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[5U]) 
                       | (0x7f00U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                     >> 6U)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 1U) & (0x300U == 
                                           (0x3e0U 
                                            & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[5U] 
                    = ((0xffff80ffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[5U]) 
                       | (0x7f00U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                     << 1U)));
            } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                        & (0x18U == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values)))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[5U] 
                    = ((0xffff80ffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[5U]) 
                       | (0x7f00U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                     << 8U)));
            }
            if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                          >> 3U) & (0xc8000U == (0xf8000U 
                                                 & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[5U] 
                    = ((0xffc07fffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[5U]) 
                       | (0x3f8000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                       >> 6U)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 2U) & (0x6400U 
                                           == (0x7c00U 
                                               & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[5U] 
                    = ((0xffc07fffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[5U]) 
                       | (0x3f8000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                       << 1U)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 1U) & (0x320U == 
                                           (0x3e0U 
                                            & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[5U] 
                    = ((0xffc07fffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[5U]) 
                       | (0x3f8000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                       << 8U)));
            } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                        & (0x19U == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values)))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[5U] 
                    = ((0xffc07fffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[5U]) 
                       | (0x3f8000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                       << 0xfU)));
            }
            if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                          >> 3U) & (0xd0000U == (0xf8000U 
                                                 & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[5U] 
                    = ((0xe03fffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[5U]) 
                       | (0x1fc00000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                         << 1U)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 2U) & (0x6800U 
                                           == (0x7c00U 
                                               & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[5U] 
                    = ((0xe03fffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[5U]) 
                       | (0x1fc00000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                         << 8U)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 1U) & (0x340U == 
                                           (0x3e0U 
                                            & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[5U] 
                    = ((0xe03fffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[5U]) 
                       | (0x1fc00000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                         << 0xfU)));
            } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                        & (0x1aU == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values)))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[5U] 
                    = ((0xe03fffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[5U]) 
                       | (0x1fc00000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                         << 0x16U)));
            }
            if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                          >> 3U) & (0xd8000U == (0xf8000U 
                                                 & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[5U] 
                    = ((0x1fffffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[5U]) 
                       | (0xe0000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                         << 8U)));
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[6U] 
                    = ((0xfffffff0U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[6U]) 
                       | (0xfU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                  >> 0x18U)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 2U) & (0x6c00U 
                                           == (0x7c00U 
                                               & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[5U] 
                    = ((0x1fffffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[5U]) 
                       | (0xe0000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                         << 0xfU)));
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[6U] 
                    = ((0xfffffff0U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[6U]) 
                       | (0xfU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                  >> 0x11U)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 1U) & (0x360U == 
                                           (0x3e0U 
                                            & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[5U] 
                    = ((0x1fffffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[5U]) 
                       | (0xe0000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                         << 0x16U)));
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[6U] 
                    = ((0xfffffff0U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[6U]) 
                       | (0xfU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                  >> 0xaU)));
            } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                        & (0x1bU == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values)))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[5U] 
                    = ((0x1fffffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[5U]) 
                       | (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                          << 0x1dU));
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[6U] 
                    = ((0xfffffff0U & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[6U]) 
                       | (0xfU & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                  >> 3U)));
            }
            if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                          >> 3U) & (0xe0000U == (0xf8000U 
                                                 & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[6U] 
                    = ((0xfffff80fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[6U]) 
                       | (0x7f0U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                    >> 0x11U)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 2U) & (0x7000U 
                                           == (0x7c00U 
                                               & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[6U] 
                    = ((0xfffff80fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[6U]) 
                       | (0x7f0U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                    >> 0xaU)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 1U) & (0x380U == 
                                           (0x3e0U 
                                            & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[6U] 
                    = ((0xfffff80fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[6U]) 
                       | (0x7f0U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                    >> 3U)));
            } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                        & (0x1cU == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values)))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[6U] 
                    = ((0xfffff80fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[6U]) 
                       | (0x7f0U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                    << 4U)));
            }
            if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                          >> 3U) & (0xe8000U == (0xf8000U 
                                                 & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[6U] 
                    = ((0xfffc07ffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[6U]) 
                       | (0x3f800U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                      >> 0xaU)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 2U) & (0x7400U 
                                           == (0x7c00U 
                                               & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[6U] 
                    = ((0xfffc07ffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[6U]) 
                       | (0x3f800U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                      >> 3U)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 1U) & (0x3a0U == 
                                           (0x3e0U 
                                            & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[6U] 
                    = ((0xfffc07ffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[6U]) 
                       | (0x3f800U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                      << 4U)));
            } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                        & (0x1dU == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values)))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[6U] 
                    = ((0xfffc07ffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[6U]) 
                       | (0x3f800U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                      << 0xbU)));
            }
            if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                          >> 3U) & (0xf0000U == (0xf8000U 
                                                 & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[6U] 
                    = ((0xfe03ffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[6U]) 
                       | (0x1fc0000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                        >> 3U)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 2U) & (0x7800U 
                                           == (0x7c00U 
                                               & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[6U] 
                    = ((0xfe03ffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[6U]) 
                       | (0x1fc0000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                        << 4U)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 1U) & (0x3c0U == 
                                           (0x3e0U 
                                            & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[6U] 
                    = ((0xfe03ffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[6U]) 
                       | (0x1fc0000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                        << 0xbU)));
            } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                        & (0x1eU == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values)))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[6U] 
                    = ((0xfe03ffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[6U]) 
                       | (0x1fc0000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                        << 0x12U)));
            }
            if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                          >> 3U) & (0xf8000U == (0xf8000U 
                                                 & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[6U] 
                    = ((0x1ffffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[6U]) 
                       | (0xfe000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                         << 4U)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 2U) & (0x7c00U 
                                           == (0x7c00U 
                                               & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[6U] 
                    = ((0x1ffffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[6U]) 
                       | (0xfe000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                         << 0xbU)));
            } else if ((IData)((((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                                 >> 1U) & (0x3e0U == 
                                           (0x3e0U 
                                            & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values))))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[6U] 
                    = ((0x1ffffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[6U]) 
                       | (0xfe000000U & (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                                         << 0x12U)));
            } else if (((IData)(vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_wr_en) 
                        & (0x1fU == (0x1fU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_RAT_RD_values)))) {
                vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[6U] 
                    = ((0x1ffffffU & vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT__RAT__DOT__speculative_RAT[6U]) 
                       | (vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__rename__DOT___WAW_handler_io_FL_RD_values 
                          << 0x19U));
            }
        }
    }
    vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__PC_Q__DOT__ram_ext__DOT___R0_addr_d0 
        = vlSelf->top_v2__DOT__SOC__DOT__ChaosCore_tile__DOT__ChaosCore__DOT__frontend__DOT__instruction_fetch__DOT__PC_Q__DOT__deq_ptr_value;
}
