
---------- Begin Simulation Statistics ----------
host_inst_rate                                 203815                       # Simulator instruction rate (inst/s)
host_mem_usage                                 323144                       # Number of bytes of host memory used
host_seconds                                    98.13                       # Real time elapsed on the host
host_tick_rate                              345705323                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.033924                       # Number of seconds simulated
sim_ticks                                 33923564500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5419818                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 34952.965098                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 30316.220930                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4971300                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    15677034000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.082755                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               448518                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            121718                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   9907341000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.060297                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          326800                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1474218                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 62660.556604                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 62027.700514                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1256839                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   13621089134                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.147454                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              217379                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            78718                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   8600822981                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.094057                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         138661                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs  9083.333333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 46149.938862                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  16.478451                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           16291                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        54500                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    751828654                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6894036                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 43997.980369                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 39763.082151                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6228139                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     29298123134                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.096590                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                665897                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             200436                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  18508163981                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.067516                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           465461                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996654                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.002864                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.574112                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -2.932730                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6894036                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 43997.980369                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 39763.082151                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6228139                       # number of overall hits
system.cpu.dcache.overall_miss_latency    29298123134                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.096590                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               665897                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            200436                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  18508163981                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.067516                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          465461                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 384516                       # number of replacements
system.cpu.dcache.sampled_refs                 385540                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1019.118464                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6353102                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501856705000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   145165                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13303373                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14369.895811                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11415.847955                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13261814                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      597198500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.003124                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                41559                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              1149                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    461303000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.003038                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           40409                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 328.181490                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13303373                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14369.895811                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11415.847955                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13261814                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       597198500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.003124                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 41559                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               1149                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    461303000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.003038                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            40409                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.435706                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            223.081379                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13303373                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14369.895811                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11415.847955                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13261814                       # number of overall hits
system.cpu.icache.overall_miss_latency      597198500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.003124                       # miss rate for overall accesses
system.cpu.icache.overall_misses                41559                       # number of overall misses
system.cpu.icache.overall_mshr_hits              1149                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    461303000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.003038                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           40409                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  40179                       # number of replacements
system.cpu.icache.sampled_refs                  40410                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                223.081379                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13261814                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 48122.554057                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency       531465487                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 11044                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    62823                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     59377.457499                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 43723.320728                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                          412                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           3705806500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.993442                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      62411                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                       3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      2728685000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.993394                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 62408                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     363127                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       59030.974708                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  43277.534347                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         239849                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             7277220500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.339490                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       123278                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                       267                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        5323569500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.338752                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  123010                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   82725                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    59246.062254                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 43555.303717                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          4901130500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     82725                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     3603112500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                82725                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   145165                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       145165                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           2.291009                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      425950                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        59147.429304                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   43427.577150                       # average overall mshr miss latency
system.l2.demand_hits                          240261                       # number of demand (read+write) hits
system.l2.demand_miss_latency             10983027000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.435941                       # miss rate for demand accesses
system.l2.demand_misses                        185689                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                        270                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         8052254500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.435305                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   185418                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.352868                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.284491                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   5781.387476                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4661.106003                       # Average occupied blocks per context
system.l2.overall_accesses                     425950                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       59147.429304                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  43691.502616                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         240261                       # number of overall hits
system.l2.overall_miss_latency            10983027000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.435941                       # miss rate for overall accesses
system.l2.overall_misses                       185689                       # number of overall misses
system.l2.overall_mshr_hits                       270                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        8583719987                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.461233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  196462                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.387812                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          4283                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher         5056                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        16865                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            11172                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit          637                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         141854                       # number of replacements
system.l2.sampled_refs                         152593                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      10442.493479                       # Cycle average of tags in use
system.l2.total_refs                           349592                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            63008                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2977476                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2924876                       # DTB hits
system.switch_cpus.dtb.data_misses              52600                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2262604                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2211989                       # DTB read hits
system.switch_cpus.dtb.read_misses              50615                       # DTB read misses
system.switch_cpus.dtb.write_accesses          714872                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              712887                       # DTB write hits
system.switch_cpus.dtb.write_misses              1985                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10052614                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10052602                       # ITB hits
system.switch_cpus.itb.fetch_misses                12                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 44659910                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2978102                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2426206                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      3248003                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           15                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       281952                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      3272800                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        3853580                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         170688                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1305010                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       321347                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     17153368                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.620344                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.513243                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     12871350     75.04%     75.04% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2121342     12.37%     87.40% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       809992      4.72%     92.13% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       424157      2.47%     94.60% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       256321      1.49%     96.09% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       140986      0.82%     96.91% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       128911      0.75%     97.67% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        78962      0.46%     98.13% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       321347      1.87%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     17153368                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10640987                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2359224                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3120555                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       281763                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10640987                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts     13216115                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.318721                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.318721                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      4612999                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          194                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       400215                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     28109542                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7296829                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      5140043                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1955952                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          575                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles       103496                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4651410                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4496824                       # DTB hits
system.switch_cpus_1.dtb.data_misses           154586                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3750321                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3600162                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           150159                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        901089                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            896662                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            4427                       # DTB write misses
system.switch_cpus_1.fetch.Branches           3853580                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3250769                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8730272                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        77108                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             29587729                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        528126                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.166194                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3250769                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2596894                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.276036                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     19109320                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.548340                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.766683                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       13629881     71.33%     71.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         476900      2.50%     73.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         302492      1.58%     75.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         421832      2.21%     77.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        1287553      6.74%     84.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         268568      1.41%     85.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         257112      1.35%     87.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         515231      2.70%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1949751     10.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     19109320                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               4077899                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2025088                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop             1524057                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.658694                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4652405                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           901089                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        12737399                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14624542                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.734567                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         9356471                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.630716                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14839841                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       329006                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       2821514                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5742874                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       407367                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1820041                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     24601205                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3751316                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       387737                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15273286                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       126997                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         5808                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1955952                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       164631                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       286396                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       109186                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          263                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        14915                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3383637                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores      1058707                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        14915                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        59107                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       269899                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.431272                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.431272                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10288707     65.70%     65.70% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        45669      0.29%     65.99% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     65.99% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       230032      1.47%     67.46% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         7160      0.05%     67.50% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       204102      1.30%     68.81% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult        19508      0.12%     68.93% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv        64672      0.41%     69.34% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     69.34% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      3880141     24.78%     94.12% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       921033      5.88%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15661024                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       153323                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.009790                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        22111     14.42%     14.42% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     14.42% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     14.42% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd           78      0.05%     14.47% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     14.47% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            4      0.00%     14.47% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult           11      0.01%     14.48% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv        74322     48.47%     62.96% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     62.96% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        50213     32.75%     95.71% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         6584      4.29%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     19109320                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.819549                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.355356                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     12024555     62.93%     62.93% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2975641     15.57%     78.50% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1696601      8.88%     87.38% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1121006      5.87%     93.24% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       766222      4.01%     97.25% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       321112      1.68%     98.93% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       176834      0.93%     99.86% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        21081      0.11%     99.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         6268      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     19109320                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.675416                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         23077148                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15661024                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined     12881629                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        48006                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     11425906                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3250833                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3250769                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              64                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      2604632                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       807786                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5742874                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1820041                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               23187219                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      3830236                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8004544                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       347929                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7596481                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       398364                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        12886                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     34980292                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27196804                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     20174540                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      4942215                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1955952                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       784435                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     12169933                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      1920087                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 94931                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
