[%General]
%3Csource%3E=C:/Users/alans/Documents/GitHub/Apple-II_MiSTer/rtl/timing_generator.vhd
%3Cfilename%3E=C:/Users/alans/Documents/GitHub/Apple-II_MiSTer/rtl/newrtl/timing_generator.v
%3Cclass%3E=100
%3Cbasename%3E=timing_generator
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=@Invalid()
%3CportOrder%3E=clk_14m, vid7m, q3, ras_n, cas_n, ax, phi0, color_ref, text_mode, page2, hires_mode, mixed_mode, col80, store80, dhires_mode, vid7, video_address, sega, segb, segc, gr1, gr2, hblank, vblank, wndw_n, ldps_n
%3Clabel0%3E\category=113
%3Clabel0%3E\port=0
%3Clabel0%3E\alias=<label0>
%3Clabel1%3E\category=113
%3Clabel1%3E\port=0
%3Clabel1%3E\alias=<label1>
ax\category=117
ax\port=4
ax\alias=AX
ax\type\Subtype\mark1=ieee::std_logic
ax\type\Subtype\mark2=ieee::std_logic
ax\init\Constant\value=0
ax\init\Constant\units=
ax\init\Constant\typeClass=0
ax_pre\category=117
ax_pre\port=0
ax_pre\alias=AX_PRE
ax_pre\type\Subtype\mark1=ieee::std_logic
ax_pre\type\Subtype\mark2=ieee::std_logic
b1_74s175\category=113
b1_74s175\port=0
b1_74s175\alias=B1_74S175
cas_n\category=117
cas_n\port=4
cas_n\alias=CAS_N
cas_n\type\Subtype\mark1=ieee::std_logic
cas_n\type\Subtype\mark2=ieee::std_logic
cas_n\init\Constant\value=0
cas_n\init\Constant\units=
cas_n\init\Constant\typeClass=0
cas_n_pre\category=117
cas_n_pre\port=0
cas_n_pre\alias=CAS_N_PRE
cas_n_pre\type\Subtype\mark1=ieee::std_logic
cas_n_pre\type\Subtype\mark2=ieee::std_logic
clk_14m\category=117
clk_14m\port=1
clk_14m\alias=CLK_14M
clk_14m\type\Subtype\mark1=ieee::std_logic
clk_14m\type\Subtype\mark2=ieee::std_logic
clk_7m\category=117
clk_7m\port=0
clk_7m\alias=CLK_7M
clk_7m\type\Subtype\mark1=ieee::std_logic
clk_7m\type\Subtype\mark2=ieee::std_logic
col80\category=117
col80\port=1
col80\alias=COL80
col80\type\Subtype\mark1=ieee::std_logic
col80\type\Subtype\mark2=ieee::std_logic
color_delay_n\category=117
color_delay_n\port=0
color_delay_n\alias=COLOR_DELAY_N
color_delay_n\type\Subtype\mark1=ieee::std_logic
color_delay_n\type\Subtype\mark2=ieee::std_logic
color_ref\category=117
color_ref\port=4
color_ref\alias=COLOR_REF
color_ref\type\Subtype\mark1=ieee::std_logic
color_ref\type\Subtype\mark2=ieee::std_logic
color_ref\init\Constant\value=0
color_ref\init\Constant\units=
color_ref\init\Constant\typeClass=0
dhires_mode\category=117
dhires_mode\port=1
dhires_mode\alias=DHIRES_MODE
dhires_mode\type\Subtype\mark1=ieee::std_logic
dhires_mode\type\Subtype\mark2=ieee::std_logic
gr1\category=117
gr1\port=4
gr1\alias=GR1
gr1\type\Subtype\mark1=ieee::std_logic
gr1\type\Subtype\mark2=ieee::std_logic
gr2\category=117
gr2\port=4
gr2\alias=GR2
gr2\type\Subtype\mark1=ieee::std_logic
gr2\type\Subtype\mark2=ieee::std_logic
gr2_g\category=117
gr2_g\port=0
gr2_g\alias=GR2_G
gr2_g\type\Subtype\mark1=ieee::std_logic
gr2_g\type\Subtype\mark2=ieee::std_logic
h\category=117
h\port=0
h\alias=H
h\type\Subtype\mark1=ieee::unsigned
h\type\Subtype\mark2=ieee::unsigned
h\type\Subtype\constraint\0\Range\dir=false
h\type\Subtype\constraint\0\Range\left\Constant\value=6
h\type\Subtype\constraint\0\Range\left\Constant\units=
h\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
h\type\Subtype\constraint\0\Range\right\Constant\value=0
h\type\Subtype\constraint\0\Range\right\Constant\units=
h\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
h\init\Constant\value=0000000
h\init\Constant\units=
h\init\Constant\typeClass=0
h0\category=117
h0\port=0
h0\alias=H0
h0\type\Subtype\mark1=ieee::std_logic
h0\type\Subtype\mark2=ieee::std_logic
hbl\category=117
hbl\port=0
hbl\alias=HBL
hbl\type\Subtype\mark1=ieee::std_logic
hbl\type\Subtype\mark2=ieee::std_logic
hblank\category=117
hblank\port=2
hblank\alias=HBLANK
hblank\type\Subtype\mark1=ieee::std_logic
hblank\type\Subtype\mark2=ieee::std_logic
hires\category=117
hires\port=0
hires\alias=HIRES
hires\type\Subtype\mark1=ieee::std_logic
hires\type\Subtype\mark2=ieee::std_logic
hires_mode\category=117
hires_mode\port=1
hires_mode\alias=HIRES_MODE
hires_mode\type\Subtype\mark1=ieee::std_logic
hires_mode\type\Subtype\mark2=ieee::std_logic
hvcounters\category=113
hvcounters\port=0
hvcounters\alias=HVCOUNTERS
ldps_n\category=117
ldps_n\port=2
ldps_n\alias=LDPS_N
ldps_n\type\Subtype\mark1=ieee::std_logic
ldps_n\type\Subtype\mark2=ieee::std_logic
ldps_n_pre\category=117
ldps_n_pre\port=0
ldps_n_pre\alias=LDPS_N_PRE
ldps_n_pre\type\Subtype\mark1=ieee::std_logic
ldps_n_pre\type\Subtype\mark2=ieee::std_logic
mixed_mode\category=117
mixed_mode\port=1
mixed_mode\alias=MIXED_MODE
mixed_mode\type\Subtype\mark1=ieee::std_logic
mixed_mode\type\Subtype\mark2=ieee::std_logic
page2\category=117
page2\port=1
page2\alias=PAGE2
page2\type\Subtype\mark1=ieee::std_logic
page2\type\Subtype\mark2=ieee::std_logic
phi0\category=117
phi0\port=4
phi0\alias=PHI0
phi0\type\Subtype\mark1=ieee::std_logic
phi0\type\Subtype\mark2=ieee::std_logic
phi0\init\Constant\value=0
phi0\init\Constant\units=
phi0\init\Constant\typeClass=0
phi0_pre\category=117
phi0_pre\port=0
phi0_pre\alias=PHI0_PRE
phi0_pre\type\Subtype\mark1=ieee::std_logic
phi0_pre\type\Subtype\mark2=ieee::std_logic
q3\category=117
q3\port=4
q3\alias=Q3
q3\type\Subtype\mark1=ieee::std_logic
q3\type\Subtype\mark2=ieee::std_logic
q3\init\Constant\value=0
q3\init\Constant\units=
q3\init\Constant\typeClass=0
q3_pre\category=117
q3_pre\port=0
q3_pre\alias=Q3_PRE
q3_pre\type\Subtype\mark1=ieee::std_logic
q3_pre\type\Subtype\mark2=ieee::std_logic
ras_n\category=117
ras_n\port=4
ras_n\alias=RAS_N
ras_n\type\Subtype\mark1=ieee::std_logic
ras_n\type\Subtype\mark2=ieee::std_logic
ras_n\init\Constant\value=0
ras_n\init\Constant\units=
ras_n\init\Constant\typeClass=0
ras_n_pre\category=117
ras_n_pre\port=0
ras_n_pre\alias=RAS_N_PRE
ras_n_pre\type\Subtype\mark1=ieee::std_logic
ras_n_pre\type\Subtype\mark2=ieee::std_logic
rasrise1\category=117
rasrise1\port=0
rasrise1\alias=RASRISE1
rasrise1\type\Subtype\mark1=ieee::std_logic
rasrise1\type\Subtype\mark2=ieee::std_logic
rtl\category=101
rtl\port=0
rtl\alias=rtl
sega\category=117
sega\port=4
sega\alias=SEGA
sega\type\Subtype\mark1=ieee::std_logic
sega\type\Subtype\mark2=ieee::std_logic
segb\category=117
segb\port=4
segb\alias=SEGB
segb\type\Subtype\mark1=ieee::std_logic
segb\type\Subtype\mark2=ieee::std_logic
segc\category=117
segc\port=4
segc\alias=SEGC
segc\type\Subtype\mark1=ieee::std_logic
segc\type\Subtype\mark2=ieee::std_logic
store80\category=117
store80\port=1
store80\alias=STORE80
store80\type\Subtype\mark1=ieee::std_logic
store80\type\Subtype\mark2=ieee::std_logic
text_mode\category=117
text_mode\port=1
text_mode\alias=TEXT_MODE
text_mode\type\Subtype\mark1=ieee::std_logic
text_mode\type\Subtype\mark2=ieee::std_logic
timing_generator\category=100
timing_generator\port=0
timing_generator\alias=timing_generator
timing_hal\category=113
timing_hal\port=0
timing_hal\alias=TIMING_HAL
v\category=117
v\port=0
v\alias=V
v\type\Subtype\mark1=ieee::unsigned
v\type\Subtype\mark2=ieee::unsigned
v\type\Subtype\constraint\0\Range\dir=false
v\type\Subtype\constraint\0\Range\left\Constant\value=8
v\type\Subtype\constraint\0\Range\left\Constant\units=
v\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
v\type\Subtype\constraint\0\Range\right\Constant\value=0
v\type\Subtype\constraint\0\Range\right\Constant\units=
v\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
v\init\Constant\value=011111010
v\init\Constant\units=
v\init\Constant\typeClass=0
v2\category=117
v2\port=0
v2\alias=V2
v2\type\Subtype\mark1=ieee::std_logic
v2\type\Subtype\mark2=ieee::std_logic
v4\category=117
v4\port=0
v4\alias=V4
v4\type\Subtype\mark1=ieee::std_logic
v4\type\Subtype\mark2=ieee::std_logic
va\category=117
va\port=0
va\alias=VA
va\type\Subtype\mark1=ieee::std_logic
va\type\Subtype\mark2=ieee::std_logic
vb\category=117
vb\port=0
vb\alias=VB
vb\type\Subtype\mark1=ieee::std_logic
vb\type\Subtype\mark2=ieee::std_logic
vbl\category=117
vbl\port=0
vbl\alias=VBL
vbl\type\Subtype\mark1=ieee::std_logic
vbl\type\Subtype\mark2=ieee::std_logic
vblank\category=117
vblank\port=2
vblank\alias=VBLANK
vblank\type\Subtype\mark1=ieee::std_logic
vblank\type\Subtype\mark2=ieee::std_logic
vc\category=117
vc\port=0
vc\alias=VC
vc\type\Subtype\mark1=ieee::std_logic
vc\type\Subtype\mark2=ieee::std_logic
vid7\category=117
vid7\port=1
vid7\alias=VID7
vid7\type\Subtype\mark1=ieee::std_logic
vid7\type\Subtype\mark2=ieee::std_logic
vid7m\category=117
vid7m\port=4
vid7m\alias=VID7M
vid7m\type\Subtype\mark1=ieee::std_logic
vid7m\type\Subtype\mark2=ieee::std_logic
vid7m\init\Constant\value=0
vid7m\init\Constant\units=
vid7m\init\Constant\typeClass=0
vid7m_pre\category=117
vid7m_pre\port=0
vid7m_pre\alias=VID7M_PRE
vid7m_pre\type\Subtype\mark1=ieee::std_logic
vid7m_pre\type\Subtype\mark2=ieee::std_logic
video_address\category=117
video_address\port=2
video_address\alias=VIDEO_ADDRESS
video_address\type\Subtype\mark1=ieee::unsigned
video_address\type\Subtype\mark2=ieee::unsigned
video_address\type\Subtype\constraint\0\Range\dir=false
video_address\type\Subtype\constraint\0\Range\left\Constant\value=15
video_address\type\Subtype\constraint\0\Range\left\Constant\units=
video_address\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
video_address\type\Subtype\constraint\0\Range\right\Constant\value=0
video_address\type\Subtype\constraint\0\Range\right\Constant\units=
video_address\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
wndw_n\category=117
wndw_n\port=2
wndw_n\alias=WNDW_N
wndw_n\type\Subtype\mark1=ieee::std_logic
wndw_n\type\Subtype\mark2=ieee::std_logic
%3ChasCode%3E=true
