# Tiny Tapeout project information
project:
  name: "Tiny FIFO Buffer"
  author: "Your Name"
  description: "A 6-bit FIFO with push/pop, using Tiny Tapeout"
  language: "verilog"
  clock_hz: 1000000
  source_files: 
    - "src/project.v"
  top_module: "tt_um_fifo"

inputs:
  - ui_in[0] # write enable
  - ui_in[1] # read enable
  - ui_in[2]
  - ui_in[3]
  - ui_in[4]
  - ui_in[5]
  - ui_in[6]
  - ui_in[7] # data[5:0] uses [7:2]

outputs:
  - uo_out[0] # full
  - uo_out[1] # empty
  - uo_out[2]
  - uo_out[3]
  - uo_out[4]
  - uo_out[5]
  - uo_out[6]
  - uo_out[7] # data_out[5:0] uses [7:2]

