<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="pipelined_core_TB_VHDL_behav.wdb" id="1">
         <top_modules>
            <top_module name="pipelined_core_TB_VHDL" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="77201fs"></ZoomEndTime>
      <Cursor1Time time="0fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="156"></NameColumnWidth>
      <ValueColumnWidth column_width="71"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="8" />
   <wave_markers>
      <marker time="8000" label="" />
   </wave_markers>
   <wvobject fp_name="/pipelined_core_TB_VHDL/r_reset" type="logic">
      <obj_property name="ElementShortName">r_reset</obj_property>
      <obj_property name="ObjectShortName">r_reset</obj_property>
   </wvobject>
   <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="group55" type="group">
      <obj_property name="label">PC</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/pc/addr_out" type="array">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">addr_out[3:0]</obj_property>
         <obj_property name="ObjectShortName">addr_out[3:0]</obj_property>
         <obj_property name="label">Current PC</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="divider" fp_name="divider63">
      <obj_property name="label">--------------------------</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="group67" type="group">
      <obj_property name="label">IF.ID</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/pipeline_if_id/instr" type="array">
         <obj_property name="ElementShortName">instr[15:0]</obj_property>
         <obj_property name="ObjectShortName">instr[15:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group66" type="group">
      <obj_property name="label">ID.EX</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/pipeline_id_ex/WBAddr" type="array">
         <obj_property name="ElementShortName">WBAddr[3:0]</obj_property>
         <obj_property name="ObjectShortName">WBAddr[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/pipeline_id_ex/ctrl_MemToReg" type="logic">
         <obj_property name="ElementShortName">ctrl_MemToReg</obj_property>
         <obj_property name="ObjectShortName">ctrl_MemToReg</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/pipeline_id_ex/ctrl_RegWrite" type="logic">
         <obj_property name="ElementShortName">ctrl_RegWrite</obj_property>
         <obj_property name="ObjectShortName">ctrl_RegWrite</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/pipeline_id_ex/ctrl_EnableJumpPC" type="logic">
         <obj_property name="ElementShortName">ctrl_EnableJumpPC</obj_property>
         <obj_property name="ObjectShortName">ctrl_EnableJumpPC</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/pipeline_id_ex/ctrl_MemWrite" type="logic">
         <obj_property name="ElementShortName">ctrl_MemWrite</obj_property>
         <obj_property name="ObjectShortName">ctrl_MemWrite</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group65" type="group">
      <obj_property name="label">EX.MEM</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/pipeline_ex_mem/WBAddr" type="array">
         <obj_property name="ElementShortName">WBAddr[3:0]</obj_property>
         <obj_property name="ObjectShortName">WBAddr[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/pipeline_ex_mem/ctrl_MemToReg" type="logic">
         <obj_property name="ElementShortName">ctrl_MemToReg</obj_property>
         <obj_property name="ObjectShortName">ctrl_MemToReg</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/pipeline_ex_mem/ctrl_RegWrite" type="logic">
         <obj_property name="ElementShortName">ctrl_RegWrite</obj_property>
         <obj_property name="ObjectShortName">ctrl_RegWrite</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group64" type="group">
      <obj_property name="label">MEM.WB</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/pipeline_mem_wb/WBAddr" type="array">
         <obj_property name="ElementShortName">WBAddr[3:0]</obj_property>
         <obj_property name="ObjectShortName">WBAddr[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/pipeline_mem_wb/ctrl_MemToReg" type="logic">
         <obj_property name="ElementShortName">ctrl_MemToReg</obj_property>
         <obj_property name="ObjectShortName">ctrl_MemToReg</obj_property>
      </wvobject>
      <wvobject fp_name="/pipelined_core_TB_VHDL/UUT/pipeline_mem_wb/ctrl_RegWrite" type="logic">
         <obj_property name="ElementShortName">ctrl_RegWrite</obj_property>
         <obj_property name="ObjectShortName">ctrl_RegWrite</obj_property>
      </wvobject>
   </wvobject>
</wave_config>
