#READ FILES
define_design_lib WORK -path ./WORK
analyze -f vhdl -lib WORK ../src/common/fpnormalize_fpnormalize.vhd
analyze -f vhdl -lib WORK ../src/common/fpround_fpround.vhd
analyze -f vhdl -lib WORK ../src/common/packfp_packfp.vhd
analyze -f vhdl -lib WORK ../src/common/unpackfp_unpackfp.vhd
analyze -f vhdl -lib WORK ../src/mult/fpmul_stage1_struct.vhd
analyze -f vhdl -lib WORK ../src/mult/fpmul_stage2_struct.vhd
analyze -f vhdl -lib WORK ../src/mult/fpmul_stage3_struct.vhd
analyze -f vhdl -lib WORK ../src/mult/fpmul_stage4_struct.vhd
analyze -f vhdl -lib WORK ../src/new/reg.vhd
analyze -f vhdl -lib WORK ../src/mult/fpmul_pipeline.vhd

set power_preserve_rtl_hier_names true

elaborate FPmul -arch pipeline -lib WORK > ./elaborate.txt
uniquify
link

#CLOCK 
create_clock -name MY_CLK -period 1.70 clk
set_dont_touch_network MY_CLK
set_clock_uncertainty 0.07 [get_clocks MY_CLK]
set_input_delay 0.5 -max -clock MY_CLK [remove_from_collection [all_inputs] clk]
set_output_delay 0.5 -max -clock MY_CLK [all_outputs]

#OUTPUT LOAD
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
set_load $OLOAD [all_outputs]

#FLATTEN HIERARCHY
ungroup -all -flatten

#SYNTH
compile

#REPORT TIME AND POWER
report_timing > ./time_report.txt
report_area > ./area_report.txt
