\hypertarget{_interrupt_8h}{}\doxysection{MCAL/\+Interrupt/\+Interrupt.h File Reference}
\label{_interrupt_8h}\index{MCAL/Interrupt/Interrupt.h@{MCAL/Interrupt/Interrupt.h}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__avr__interrupts_gaad5ebd34cb344c26ac87594f79b06b73}{sei}}()~\+\_\+\+\_\+asm\+\_\+\+\_\+ \+\_\+\+\_\+volatile\+\_\+\+\_\+ (\char`\"{}sei\char`\"{} \+::: \char`\"{}memory\char`\"{})
\item 
\#define \mbox{\hyperlink{group__avr__interrupts_ga68c330e94fe121eba993e5a5973c3162}{cli}}()~\+\_\+\+\_\+asm\+\_\+\+\_\+ \+\_\+\+\_\+volatile\+\_\+\+\_\+ (\char`\"{}cli\char`\"{} \+::: \char`\"{}memory\char`\"{})
\item 
\#define \mbox{\hyperlink{group__avr__interrupts_ga1607129b3853bd4e31dffd5ab3a7c058}{EXT\+\_\+\+INT0}}~\+\_\+\+\_\+vector\+\_\+1
\item 
\#define \mbox{\hyperlink{group__avr__interrupts_ga747ac8a90f3494ef4c29dc6ef10ae1b0}{EXT\+\_\+\+INT1}}~\+\_\+\+\_\+vector\+\_\+2
\item 
\#define \mbox{\hyperlink{group__avr__interrupts_gafd82757ef10befab4762b35594d96df9}{EXT\+\_\+\+INT2}}~\+\_\+\+\_\+vector\+\_\+3
\item 
\#define \mbox{\hyperlink{group__avr__interrupts_ga379fa8f5226ae225d9709531390d515c}{TIM2\+\_\+\+COMP}}~\+\_\+\+\_\+vector\+\_\+4
\item 
\#define \mbox{\hyperlink{group__avr__interrupts_ga5770e2ad357217cabd4d38f81b5cbcc9}{TIM2\+\_\+\+OVF}}~\+\_\+\+\_\+vector\+\_\+5
\item 
\#define \mbox{\hyperlink{group__avr__interrupts_ga8bf41d238af30a395847c88154799690}{TIM1\+\_\+\+CAPT}}~\+\_\+\+\_\+vector\+\_\+6
\item 
\#define \mbox{\hyperlink{group__avr__interrupts_ga238903e21ed5412fb2b08f839b0748f3}{TIM1\+\_\+\+COMPA}}~\+\_\+\+\_\+vector\+\_\+7
\item 
\#define \mbox{\hyperlink{group__avr__interrupts_gabd08737625b68ad504e522bbdc857276}{TIM1\+\_\+\+COMPB}}~\+\_\+\+\_\+vector\+\_\+8
\item 
\#define \mbox{\hyperlink{group__avr__interrupts_ga5720ebe501b884dff8a04a22745edead}{TIM1\+\_\+\+OVF}}~\+\_\+\+\_\+vector\+\_\+9
\item 
\#define \mbox{\hyperlink{group__avr__interrupts_gaff9397f76e118b98a6c62f748108e10e}{TIM0\+\_\+\+COMP}}~\+\_\+\+\_\+vector\+\_\+10
\item 
\#define \mbox{\hyperlink{group__avr__interrupts_gacc45342110cf03738821c693655bb7d7}{TIM0\+\_\+\+OVF}}~\+\_\+\+\_\+vector\+\_\+11
\item 
\#define \mbox{\hyperlink{group__avr__interrupts_ga9568ac87a72a3f395ac2fd9356fbc6b2}{SPI\+\_\+\+STC}}~\+\_\+\+\_\+vector\+\_\+12
\item 
\#define \mbox{\hyperlink{group__avr__interrupts_ga0125cfe5027aa244d2471194b7ae70c6}{USART\+\_\+\+RXC}}~\+\_\+\+\_\+vector\+\_\+13
\item 
\#define \mbox{\hyperlink{group__avr__interrupts_gae7a2f86b8b77be646c968723dd2e7704}{USART\+\_\+\+UDRE}}~\+\_\+\+\_\+vector\+\_\+14
\item 
\#define \mbox{\hyperlink{group__avr__interrupts_ga93db53515ba3a93bf91adbc9894bdf6d}{USART\+\_\+\+TXC}}~\+\_\+\+\_\+vector\+\_\+15
\item 
\#define \mbox{\hyperlink{group__avr__interrupts_ga54d148b91f3d356713f7e367a2243bea}{ADC}}~\+\_\+\+\_\+vector\+\_\+16
\item 
\#define \mbox{\hyperlink{group__avr__interrupts_gaff78d9623c340017ad6b9245ec4df519}{EE\+\_\+\+RDY}}~\+\_\+\+\_\+vector\+\_\+17
\item 
\#define \mbox{\hyperlink{group__avr__interrupts_gace3c7f760c30b2bd0563265864db1926}{ANA\+\_\+\+COMP}}~\+\_\+\+\_\+vector\+\_\+18
\item 
\#define \mbox{\hyperlink{group__avr__interrupts_ga82dd285d848c7aa4c9ee6ae8910c5e89}{TWI}}~\+\_\+\+\_\+vector\+\_\+19
\item 
\#define \mbox{\hyperlink{group__avr__interrupts_gadbaed2ec40bae1c53d68ca03081bb701}{SPM\+\_\+\+RDY}}~\+\_\+\+\_\+vector\+\_\+20
\item 
\#define \mbox{\hyperlink{group__avr__interrupts_gaef9ee27676f002a54355685968b07da5}{ISR}}(INT\+\_\+\+VECT)
\begin{DoxyCompactList}\small\item\em interrupt service routine Macro. \end{DoxyCompactList}\end{DoxyCompactItemize}
