<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>mmidp: xmmidp_link.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">mmidp
   </div>
   <div id="projectbrief">Vitis Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('xmmidp__link_8c.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">xmmidp_link.c File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gae87ff6b8ea456fb3e6d6cd77d3a48f1b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmi__dppsu14.html#gae87ff6b8ea456fb3e6d6cd77d3a48f1b">XMmiDp_FastLinkTrainEnable</a> (<a class="el" href="struct_x_mmi_dp.html">XMmiDp</a> *InstancePtr)</td></tr>
<tr class="memdesc:gae87ff6b8ea456fb3e6d6cd77d3a48f1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function enables fast link training in the core controller.  <a href="group__mmi__dppsu14.html#gae87ff6b8ea456fb3e6d6cd77d3a48f1b">More...</a><br/></td></tr>
<tr class="separator:gae87ff6b8ea456fb3e6d6cd77d3a48f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a0559c4e00547e62fed42c6a648f16a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmi__dppsu14.html#ga4a0559c4e00547e62fed42c6a648f16a">XMmiDp_FastLinkTrainDisable</a> (<a class="el" href="struct_x_mmi_dp.html">XMmiDp</a> *InstancePtr)</td></tr>
<tr class="memdesc:ga4a0559c4e00547e62fed42c6a648f16a"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function disables fast link training in the core controller.  <a href="group__mmi__dppsu14.html#ga4a0559c4e00547e62fed42c6a648f16a">More...</a><br/></td></tr>
<tr class="separator:ga4a0559c4e00547e62fed42c6a648f16a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6afea29dca33e18ef73737cd72f1020e"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmi__dppsu14.html#ga6afea29dca33e18ef73737cd72f1020e">XMmiDp_GetRxMaxLaneCount</a> (<a class="el" href="struct_x_mmi_dp.html">XMmiDp</a> *InstancePtr)</td></tr>
<tr class="memdesc:ga6afea29dca33e18ef73737cd72f1020e"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function gets the max lane count supported from DPCD.  <a href="group__mmi__dppsu14.html#ga6afea29dca33e18ef73737cd72f1020e">More...</a><br/></td></tr>
<tr class="separator:ga6afea29dca33e18ef73737cd72f1020e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80cd6c15cc6633c38929058475a46451"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmi__dppsu14.html#ga80cd6c15cc6633c38929058475a46451">XMmiDp_GetRxMaxLinkRate</a> (<a class="el" href="struct_x_mmi_dp.html">XMmiDp</a> *InstancePtr)</td></tr>
<tr class="memdesc:ga80cd6c15cc6633c38929058475a46451"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function gets the max link rate supported from Rx DPCD register.  <a href="group__mmi__dppsu14.html#ga80cd6c15cc6633c38929058475a46451">More...</a><br/></td></tr>
<tr class="separator:ga80cd6c15cc6633c38929058475a46451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53ae7c2346ac26c5e79580b2e5602771"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmi__dppsu14.html#ga53ae7c2346ac26c5e79580b2e5602771">XMmiDp_StartLinkXmit</a> (<a class="el" href="struct_x_mmi_dp.html">XMmiDp</a> *InstancePtr)</td></tr>
<tr class="memdesc:ga53ae7c2346ac26c5e79580b2e5602771"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function initates link training sequence with the Rx.  <a href="group__mmi__dppsu14.html#ga53ae7c2346ac26c5e79580b2e5602771">More...</a><br/></td></tr>
<tr class="separator:ga53ae7c2346ac26c5e79580b2e5602771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2be5c46b0fd535d97e25a149beaa37f"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmi__dppsu14.html#gaa2be5c46b0fd535d97e25a149beaa37f">XMmiDp_SetSinkDpcdLinkCfgField</a> (<a class="el" href="struct_x_mmi_dp.html">XMmiDp</a> *InstancePtr)</td></tr>
<tr class="memdesc:gaa2be5c46b0fd535d97e25a149beaa37f"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function configures DPCD Rx Field.  <a href="group__mmi__dppsu14.html#gaa2be5c46b0fd535d97e25a149beaa37f">More...</a><br/></td></tr>
<tr class="separator:gaa2be5c46b0fd535d97e25a149beaa37f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f8752364a4322d43123417c75c020ec"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmi__dppsu14.html#ga3f8752364a4322d43123417c75c020ec">XDpPSu14_EnableCctlEnhanceFraming</a> (<a class="el" href="struct_x_mmi_dp.html">XMmiDp</a> *InstancePtr)</td></tr>
<tr class="memdesc:ga3f8752364a4322d43123417c75c020ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function configures CCTL enhance framing enable bit.  <a href="group__mmi__dppsu14.html#ga3f8752364a4322d43123417c75c020ec">More...</a><br/></td></tr>
<tr class="separator:ga3f8752364a4322d43123417c75c020ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3fda64975462a763be884e7eec46eec"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmi__dppsu14.html#gae3fda64975462a763be884e7eec46eec">XDpPSu14_DisableCctlEnhanceFraming</a> (<a class="el" href="struct_x_mmi_dp.html">XMmiDp</a> *InstancePtr)</td></tr>
<tr class="memdesc:gae3fda64975462a763be884e7eec46eec"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function configures CCTL enhance framing enable bit.  <a href="group__mmi__dppsu14.html#gae3fda64975462a763be884e7eec46eec">More...</a><br/></td></tr>
<tr class="separator:gae3fda64975462a763be884e7eec46eec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc7ff6972b4fb237302b600d563d1018"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmi__dppsu14.html#gacc7ff6972b4fb237302b600d563d1018">XMmiDp_GetDpcdTrainingAuxRdInterval</a> (<a class="el" href="struct_x_mmi_dp.html">XMmiDp</a> *InstancePtr)</td></tr>
<tr class="memdesc:gacc7ff6972b4fb237302b600d563d1018"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function reads Training Aux Read Interval register of sink DPCD.  <a href="group__mmi__dppsu14.html#gacc7ff6972b4fb237302b600d563d1018">More...</a><br/></td></tr>
<tr class="separator:gacc7ff6972b4fb237302b600d563d1018"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7618de05e6ccfe9c3e512255948f413a"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmi__dppsu14.html#ga7618de05e6ccfe9c3e512255948f413a">XMmiDp_GetTrainingDelay</a> (<a class="el" href="struct_x_mmi_dp.html">XMmiDp</a> *InstancePtr)</td></tr>
<tr class="memdesc:ga7618de05e6ccfe9c3e512255948f413a"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returngs the training aux interval.  <a href="group__mmi__dppsu14.html#ga7618de05e6ccfe9c3e512255948f413a">More...</a><br/></td></tr>
<tr class="separator:ga7618de05e6ccfe9c3e512255948f413a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga730ac6849aaf294c034f7fe5518f79af"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmi__dppsu14.html#ga730ac6849aaf294c034f7fe5518f79af">XMmiDp_GetDpcdLaneStatusAdjReqs</a> (<a class="el" href="struct_x_mmi_dp.html">XMmiDp</a> *InstancePtr)</td></tr>
<tr class="memdesc:ga730ac6849aaf294c034f7fe5518f79af"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function will do a burst AUX read from the RX device over the AUX channel.  <a href="group__mmi__dppsu14.html#ga730ac6849aaf294c034f7fe5518f79af">More...</a><br/></td></tr>
<tr class="separator:ga730ac6849aaf294c034f7fe5518f79af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec19f80d7bb8a43984628c9fe9128718"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmi__dppsu14.html#gaec19f80d7bb8a43984628c9fe9128718">XMmiDp_CheckClockRecovery</a> (<a class="el" href="struct_x_mmi_dp.html">XMmiDp</a> *InstancePtr, u8 LaneCount)</td></tr>
<tr class="memdesc:gaec19f80d7bb8a43984628c9fe9128718"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function checks if the RX device's DisplayPort Configuration Data (DPCD) indicates that the clock recovery sequence during link training was successful - the RX device's link clock and data recovery unit has realized and maintained the frequency lock for all lanes currently in use.  <a href="group__mmi__dppsu14.html#gaec19f80d7bb8a43984628c9fe9128718">More...</a><br/></td></tr>
<tr class="separator:gaec19f80d7bb8a43984628c9fe9128718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07465448ecdbef72c2072788ccdc5906"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmi__dppsu14.html#ga07465448ecdbef72c2072788ccdc5906">XMmiDp_AdjVswingPreemp</a> (<a class="el" href="struct_x_mmi_dp.html">XMmiDp</a> *InstancePtr)</td></tr>
<tr class="memdesc:ga07465448ecdbef72c2072788ccdc5906"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function reads the adjusted voltage swing and pre-emphasis level settings from the Rx DPCD register and modify the drive settings accordingly during link training.  <a href="group__mmi__dppsu14.html#ga07465448ecdbef72c2072788ccdc5906">More...</a><br/></td></tr>
<tr class="separator:ga07465448ecdbef72c2072788ccdc5906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dfe174d4a3d0a2fc812394b4953f9e2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmi__dppsu14.html#ga2dfe174d4a3d0a2fc812394b4953f9e2">XMmiDp_SetVswingPreemp</a> (<a class="el" href="struct_x_mmi_dp.html">XMmiDp</a> *InstancePtr, u8 *AuxData)</td></tr>
<tr class="memdesc:ga2dfe174d4a3d0a2fc812394b4953f9e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sets current voltage swing and pre-emphasis level settings from the LinkConfig structure to Phy and DPCD.  <a href="group__mmi__dppsu14.html#ga2dfe174d4a3d0a2fc812394b4953f9e2">More...</a><br/></td></tr>
<tr class="separator:ga2dfe174d4a3d0a2fc812394b4953f9e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba866a232fbcb901567ac120595ba267"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmi__dppsu14.html#gaba866a232fbcb901567ac120595ba267">XMmiDp_SetTrainingPattern</a> (<a class="el" href="struct_x_mmi_dp.html">XMmiDp</a> *InstancePtr, <a class="el" href="xmmidp_8h.html#aa8bfa39c54f83f39298fdc84adaee807">XMmiDp_PhyTrainingPattern</a> Pattern)</td></tr>
<tr class="memdesc:gaba866a232fbcb901567ac120595ba267"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sets the training pattern to be used during link training for both the DisplayPort TX core and the RX device.  <a href="group__mmi__dppsu14.html#gaba866a232fbcb901567ac120595ba267">More...</a><br/></td></tr>
<tr class="separator:gaba866a232fbcb901567ac120595ba267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe76cd229ac512b271396a8ac6da638f"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmi__dppsu14.html#gabe76cd229ac512b271396a8ac6da638f">XMmiDp_SetLinkRate</a> (<a class="el" href="struct_x_mmi_dp.html">XMmiDp</a> *InstancePtr, <a class="el" href="xmmidp_8h.html#a682ad51689f681acd8f1d60342331e89">XMmiDp_PhyRate</a> LinkRate)</td></tr>
<tr class="memdesc:gabe76cd229ac512b271396a8ac6da638f"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sets the Rx Dpcd link rate as well as Phy link rate.  <a href="group__mmi__dppsu14.html#gabe76cd229ac512b271396a8ac6da638f">More...</a><br/></td></tr>
<tr class="separator:gabe76cd229ac512b271396a8ac6da638f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcd1b3f213ccabc37a9915473556c171"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmi__dppsu14.html#gadcd1b3f213ccabc37a9915473556c171">XMmiDp_SetLaneCount</a> (<a class="el" href="struct_x_mmi_dp.html">XMmiDp</a> *InstancePtr, <a class="el" href="xmmidp_8h.html#a87908243f791b86e296721175ca2bf70">XMmiDp_PhyLanes</a> LaneCount)</td></tr>
<tr class="memdesc:gadcd1b3f213ccabc37a9915473556c171"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sets the Rx Dpcd lane count as well as Phy lane count.  <a href="group__mmi__dppsu14.html#gadcd1b3f213ccabc37a9915473556c171">More...</a><br/></td></tr>
<tr class="separator:gadcd1b3f213ccabc37a9915473556c171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga952daae3354ffe758e5b3db18c9127c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="xmmidp_8h.html#a4e54e964b9b19688fb8fa30547e0f331">XMmiDp_TrainingState</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmi__dppsu14.html#ga952daae3354ffe758e5b3db18c9127c1">XMmiDp_TrainingStateClockRecovery</a> (<a class="el" href="struct_x_mmi_dp.html">XMmiDp</a> *InstancePtr)</td></tr>
<tr class="memdesc:ga952daae3354ffe758e5b3db18c9127c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function runs the clock recovery sequence as part of link training.  <a href="group__mmi__dppsu14.html#ga952daae3354ffe758e5b3db18c9127c1">More...</a><br/></td></tr>
<tr class="separator:ga952daae3354ffe758e5b3db18c9127c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab080158ac3d4e3a3074414ce2b6737da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="xmmidp_8h.html#a4e54e964b9b19688fb8fa30547e0f331">XMmiDp_TrainingState</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmi__dppsu14.html#gab080158ac3d4e3a3074414ce2b6737da">XMmiDp_TrainingStateAdjustLinkRate</a> (<a class="el" href="struct_x_mmi_dp.html">XMmiDp</a> *InstancePtr)</td></tr>
<tr class="memdesc:gab080158ac3d4e3a3074414ce2b6737da"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function is reached if either the clock recovery or the channel equalization process failed during training.  <a href="group__mmi__dppsu14.html#gab080158ac3d4e3a3074414ce2b6737da">More...</a><br/></td></tr>
<tr class="separator:gab080158ac3d4e3a3074414ce2b6737da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf008e2fc00f54e3e9f0d78c3481c002b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="xmmidp_8h.html#a4e54e964b9b19688fb8fa30547e0f331">XMmiDp_TrainingState</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmi__dppsu14.html#gaf008e2fc00f54e3e9f0d78c3481c002b">XMmiDp_TrainingStateAdjustLaneCount</a> (<a class="el" href="struct_x_mmi_dp.html">XMmiDp</a> *InstancePtr)</td></tr>
<tr class="memdesc:gaf008e2fc00f54e3e9f0d78c3481c002b"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function is reached if either the clock recovery or the channel equalization process failed during training, and a minimal data rate of 1.62 Gbps was being used.  <a href="group__mmi__dppsu14.html#gaf008e2fc00f54e3e9f0d78c3481c002b">More...</a><br/></td></tr>
<tr class="separator:gaf008e2fc00f54e3e9f0d78c3481c002b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7513e80596331ee9ba1b4526dc4a5cb6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmi__dppsu14.html#ga7513e80596331ee9ba1b4526dc4a5cb6">XMmiDp_GetDpcdMaxDownspread</a> (<a class="el" href="struct_x_mmi_dp.html">XMmiDp</a> *InstancePtr)</td></tr>
<tr class="memdesc:ga7513e80596331ee9ba1b4526dc4a5cb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function reads Rx DPCD MaxDownspread register bits.  <a href="group__mmi__dppsu14.html#ga7513e80596331ee9ba1b4526dc4a5cb6">More...</a><br/></td></tr>
<tr class="separator:ga7513e80596331ee9ba1b4526dc4a5cb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3061cfe50b51b80ee1e7deb391f81aad"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmi__dppsu14.html#ga3061cfe50b51b80ee1e7deb391f81aad">XMmiDp_GetDpcdRev</a> (<a class="el" href="struct_x_mmi_dp.html">XMmiDp</a> *InstancePtr)</td></tr>
<tr class="memdesc:ga3061cfe50b51b80ee1e7deb391f81aad"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function reads Rx DPCD revision number.  <a href="group__mmi__dppsu14.html#ga3061cfe50b51b80ee1e7deb391f81aad">More...</a><br/></td></tr>
<tr class="separator:ga3061cfe50b51b80ee1e7deb391f81aad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3135a219580b68794c555360df8d81b"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmi__dppsu14.html#gac3135a219580b68794c555360df8d81b">XMmiDp_GetRxCapabilities</a> (<a class="el" href="struct_x_mmi_dp.html">XMmiDp</a> *InstancePtr)</td></tr>
<tr class="memdesc:gac3135a219580b68794c555360df8d81b"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function reads Rx DPCD capability registers to initiate link training.  <a href="group__mmi__dppsu14.html#gac3135a219580b68794c555360df8d81b">More...</a><br/></td></tr>
<tr class="separator:gac3135a219580b68794c555360df8d81b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13ffea4c1f62b62fdd9226ba1b406b65"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmi__dppsu14.html#ga13ffea4c1f62b62fdd9226ba1b406b65">XMmiDp_CheckChannelEqualization</a> (<a class="el" href="struct_x_mmi_dp.html">XMmiDp</a> *InstancePtr, u8 LaneCount)</td></tr>
<tr class="memdesc:ga13ffea4c1f62b62fdd9226ba1b406b65"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function checks if the RX device's DisplayPort Configuration Data (DPCD) indicates that the channel equalization sequence during link training was successful - the RX device has achieved channel equalization, symbol lock, and interlane alignment for all lanes currently in use.  <a href="group__mmi__dppsu14.html#ga13ffea4c1f62b62fdd9226ba1b406b65">More...</a><br/></td></tr>
<tr class="separator:ga13ffea4c1f62b62fdd9226ba1b406b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa56c95a1a342ab85ddccb12c7b531e81"><td class="memItemLeft" align="right" valign="top"><a class="el" href="xmmidp_8h.html#a4e54e964b9b19688fb8fa30547e0f331">XMmiDp_TrainingState</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmi__dppsu14.html#gaa56c95a1a342ab85ddccb12c7b531e81">XMmiDp_TrainingStateChannelEqualization</a> (<a class="el" href="struct_x_mmi_dp.html">XMmiDp</a> *InstancePtr)</td></tr>
<tr class="memdesc:gaa56c95a1a342ab85ddccb12c7b531e81"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function runs the channel equalization sequence as part of link training.  <a href="group__mmi__dppsu14.html#gaa56c95a1a342ab85ddccb12c7b531e81">More...</a><br/></td></tr>
<tr class="separator:gaa56c95a1a342ab85ddccb12c7b531e81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfcdfec9174ff0cf984dbd170bce80f2"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmi__dppsu14.html#gadfcdfec9174ff0cf984dbd170bce80f2">XMmiDp_CheckLinkStatus</a> (<a class="el" href="struct_x_mmi_dp.html">XMmiDp</a> *InstancePtr, u8 LaneCount)</td></tr>
<tr class="memdesc:gadfcdfec9174ff0cf984dbd170bce80f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function checks if the Rx DisplayPort Configuration Data (DPCD) indicates the receiver has achieved and maintained clock recovery, channel equalization, symbol lock, and interlane alignment for all lanes currently in use.  <a href="group__mmi__dppsu14.html#gadfcdfec9174ff0cf984dbd170bce80f2">More...</a><br/></td></tr>
<tr class="separator:gadfcdfec9174ff0cf984dbd170bce80f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2faa4352f70a9938766d8d266bb20b2a"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmi__dppsu14.html#ga2faa4352f70a9938766d8d266bb20b2a">XMmiDp_RunTraining</a> (<a class="el" href="struct_x_mmi_dp.html">XMmiDp</a> *InstancePtr)</td></tr>
<tr class="memdesc:ga2faa4352f70a9938766d8d266bb20b2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function runs the link training process.  <a href="group__mmi__dppsu14.html#ga2faa4352f70a9938766d8d266bb20b2a">More...</a><br/></td></tr>
<tr class="separator:ga2faa4352f70a9938766d8d266bb20b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
	<p class="footer">&copy; Copyright 2015-2022 Xilinx, Inc. All Rights Reserved.</p>
	<p class="footer">&copy; Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.</p>
</div>
</body>
</html>
