

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_28_2'
================================================================
* Date:           Sun Sep 15 03:13:53 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_iris
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.893 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_28_2  |        8|        8|         7|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.89>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 10 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 11 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%conv_i_i13_i_i8_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i13_i_i8"   --->   Operation 12 'read' 'conv_i_i13_i_i8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%layer2_output_2_03_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer2_output_2_03_reload"   --->   Operation 13 'read' 'layer2_output_2_03_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%layer2_output_1_02_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer2_output_1_02_reload"   --->   Operation 14 'read' 'layer2_output_1_02_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%layer2_output_0_01_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer2_output_0_01_reload"   --->   Operation 15 'read' 'layer2_output_0_01_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%conv_i_i13_i_i8_cast = sext i16 %conv_i_i13_i_i8_read"   --->   Operation 16 'sext' 'conv_i_i13_i_i8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %output_r, i64 666, i64 207, i64 1"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.61ns)   --->   "%store_ln0 = store i2 0, i2 %i_3"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 20 [1/1] (1.61ns)   --->   "%store_ln0 = store i16 0, i16 %sum"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.i"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = load i2 %i_3" [nn.cpp:28->nn.cpp:80]   --->   Operation 22 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%icmp_ln28 = icmp_eq  i2 %i, i2 3" [nn.cpp:28->nn.cpp:80]   --->   Operation 23 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%add_ln28 = add i2 %i, i2 1" [nn.cpp:28->nn.cpp:80]   --->   Operation 24 'add' 'add_ln28' <Predicate = true> <Delay = 1.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %for.body8.i.split_ifconv, void %for.body24.i.preheader.exitStub" [nn.cpp:28->nn.cpp:80]   --->   Operation 25 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.64ns)   --->   "%tmp_1 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %layer2_output_0_01_reload_read, i16 %layer2_output_1_02_reload_read, i16 %layer2_output_2_03_reload_read, i2 %i" [nn.cpp:30->nn.cpp:80]   --->   Operation 26 'mux' 'tmp_1' <Predicate = (!icmp_ln28)> <Delay = 1.64> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i16 %tmp_1" [nn.cpp:30->nn.cpp:80]   --->   Operation 27 'sext' 'sext_ln30' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.14ns)   --->   "%x = sub i17 %sext_ln30, i17 %conv_i_i13_i_i8_cast" [nn.cpp:30->nn.cpp:80]   --->   Operation 28 'sub' 'x' <Predicate = (!icmp_ln28)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%x_l_int = partselect i4 @_ssdm_op_PartSelect.i4.i17.i32.i32, i17 %x, i32 8, i32 11" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:192->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 29 'partselect' 'x_l_int' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln194 = trunc i17 %x" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:194->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 30 'trunc' 'trunc_ln194' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%x_l_fract = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln194, i3 0" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:194->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 31 'bitconcatenate' 'x_l_fract' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x, i32 16" [nn.cpp:30->nn.cpp:80]   --->   Operation 32 'bitselect' 'tmp_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node or_ln202)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x, i32 11" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 33 'bitselect' 'tmp_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node or_ln202)   --->   "%overf = xor i1 %tmp_2, i1 %tmp_3" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 34 'xor' 'overf' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln202)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x, i32 12" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 35 'bitselect' 'tmp_4' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node or_ln202)   --->   "%xor_ln198 = xor i1 %tmp_2, i1 %tmp_4" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 36 'xor' 'xor_ln198' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_2)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x, i32 13" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 37 'bitselect' 'tmp_5' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_2)   --->   "%xor_ln198_1 = xor i1 %tmp_2, i1 %tmp_5" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 38 'xor' 'xor_ln198_1' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_2)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x, i32 14" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 39 'bitselect' 'tmp_6' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_2)   --->   "%xor_ln198_2 = xor i1 %tmp_2, i1 %tmp_6" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 40 'xor' 'xor_ln198_2' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_4)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x, i32 15" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 41 'bitselect' 'tmp_7' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_4)   --->   "%xor_ln198_3 = xor i1 %tmp_2, i1 %tmp_7" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 42 'xor' 'xor_ln198_3' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.77ns)   --->   "%icmp_ln202 = icmp_eq  i4 %x_l_int, i4 7" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 43 'icmp' 'icmp_ln202' <Predicate = (!icmp_ln28)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.12ns)   --->   "%icmp_ln202_1 = icmp_ugt  i11 %x_l_fract, i11 1280" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 44 'icmp' 'icmp_ln202_1' <Predicate = (!icmp_ln28)> <Delay = 2.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_4)   --->   "%and_ln202 = and i1 %icmp_ln202, i1 %icmp_ln202_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 45 'and' 'and_ln202' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i17.i32.i32, i17 %x, i32 7, i32 10" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:212->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 46 'partselect' 'tmp' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%x_msb_ind_2 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %x, i32 2, i32 6" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:214->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 47 'partselect' 'x_msb_ind_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln217 = trunc i17 %x" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:217->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 48 'trunc' 'trunc_ln217' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%x_lsb_ind = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln217, i3 0" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:217->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 49 'bitconcatenate' 'x_lsb_ind' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln230 = zext i5 %x_lsb_ind" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:230->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 50 'zext' 'zext_ln230' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%f_x_lsb_table_addr = getelementptr i11 %f_x_lsb_table, i64 0, i64 %zext_ln230" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:230->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 51 'getelementptr' 'f_x_lsb_table_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (2.15ns)   --->   "%f_x_lsb = load i5 %f_x_lsb_table_addr" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:230->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 52 'load' 'f_x_lsb' <Predicate = (!icmp_ln28)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 32> <ROM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln245 = zext i5 %x_msb_ind_2" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:245->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 53 'zext' 'zext_ln245' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%exp_x_msb_2_m_1_table_addr = getelementptr i25 %exp_x_msb_2_m_1_table, i64 0, i64 %zext_ln245" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:245->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 54 'getelementptr' 'exp_x_msb_2_m_1_table_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 55 [2/2] (2.15ns)   --->   "%exp_x_msb_2_m_1 = load i5 %exp_x_msb_2_m_1_table_addr" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:245->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 55 'load' 'exp_x_msb_2_m_1' <Predicate = (!icmp_ln28)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>
ST_1 : Operation 56 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln202 = or i1 %xor_ln198, i1 %overf" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 56 'or' 'or_ln202' <Predicate = (!icmp_ln28)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_2)   --->   "%or_ln202_1 = or i1 %xor_ln198_1, i1 %xor_ln198_2" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 57 'or' 'or_ln202_1' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln202_2 = or i1 %or_ln202_1, i1 %or_ln202" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 58 'or' 'or_ln202_2' <Predicate = (!icmp_ln28)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_4)   --->   "%or_ln202_3 = or i1 %and_ln202, i1 %xor_ln198_3" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 59 'or' 'or_ln202_3' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln202_4 = or i1 %or_ln202_3, i1 %or_ln202_2" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 60 'or' 'or_ln202_4' <Predicate = (!icmp_ln28)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (1.61ns)   --->   "%store_ln28 = store i2 %add_ln28, i2 %i_3" [nn.cpp:28->nn.cpp:80]   --->   Operation 61 'store' 'store_ln28' <Predicate = (!icmp_ln28)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 62 [1/2] (2.15ns)   --->   "%f_x_lsb = load i5 %f_x_lsb_table_addr" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:230->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 62 'load' 'f_x_lsb' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 32> <ROM>
ST_2 : Operation 63 [1/2] (2.15ns)   --->   "%exp_x_msb_2_m_1 = load i5 %exp_x_msb_2_m_1_table_addr" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:245->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 63 'load' 'exp_x_msb_2_m_1' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>

State 3 <SV = 2> <Delay = 6.77>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%x_msb_ind_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %tmp_2, i4 %tmp" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:212->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 64 'bitconcatenate' 'x_msb_ind_1' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%exp_x_lsb_m_1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i2.i5.i11, i2 %trunc_ln217, i5 0, i11 %f_x_lsb" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:233->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 65 'bitconcatenate' 'exp_x_lsb_m_1' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln247 = zext i25 %exp_x_msb_2_m_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:247->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 66 'zext' 'zext_ln247' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln247_1 = zext i18 %exp_x_lsb_m_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:247->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 67 'zext' 'zext_ln247_1' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (6.77ns)   --->   "%f_x_msb_2_lsb = mul i43 %zext_ln247, i43 %zext_ln247_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:247->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 68 'mul' 'f_x_msb_2_lsb' <Predicate = (!or_ln202_4)> <Delay = 6.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i19 @_ssdm_op_PartSelect.i19.i43.i32.i32, i43 %f_x_msb_2_lsb, i32 24, i32 42" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 69 'partselect' 'trunc_ln2' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln261 = zext i5 %x_msb_ind_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:261->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 70 'zext' 'zext_ln261' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%exp_x_msb_1_table_addr = getelementptr i25 %exp_x_msb_1_table, i64 0, i64 %zext_ln261" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:261->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 71 'getelementptr' 'exp_x_msb_1_table_addr' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_3 : Operation 72 [2/2] (2.15ns)   --->   "%exp_x_msb_1 = load i5 %exp_x_msb_1_table_addr" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:261->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 72 'load' 'exp_x_msb_1' <Predicate = (!or_ln202_4)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>

State 4 <SV = 3> <Delay = 4.70>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln249 = zext i19 %trunc_ln2" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 73 'zext' 'zext_ln249' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i2.i5.i11.i1, i2 %trunc_ln217, i5 0, i11 %f_x_lsb, i1 0" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 74 'bitconcatenate' 'shl_ln2' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln249_1 = zext i19 %shl_ln2" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 75 'zext' 'zext_ln249_1' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (2.25ns)   --->   "%add_ln249 = add i20 %zext_ln249_1, i20 %zext_ln249" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 76 'add' 'add_ln249' <Predicate = (!or_ln202_4)> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln249_2 = zext i20 %add_ln249" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 77 'zext' 'zext_ln249_2' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (2.45ns)   --->   "%exp_x_msb_2_lsb_m_1 = add i25 %exp_x_msb_2_m_1, i25 %zext_ln249_2" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 78 'add' 'exp_x_msb_2_lsb_m_1' <Predicate = (!or_ln202_4)> <Delay = 2.45> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/2] (2.15ns)   --->   "%exp_x_msb_1 = load i5 %exp_x_msb_1_table_addr" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:261->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 79 'load' 'exp_x_msb_1' <Predicate = (!or_ln202_4)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>

State 5 <SV = 4> <Delay = 6.77>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln262 = zext i25 %exp_x_msb_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:262->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 80 'zext' 'zext_ln262' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln262_1 = zext i25 %exp_x_msb_2_lsb_m_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:262->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 81 'zext' 'zext_ln262_1' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (6.77ns)   --->   "%y_lo = mul i50 %zext_ln262_1, i50 %zext_ln262" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:262->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 82 'mul' 'y_lo' <Predicate = (!or_ln202_4)> <Delay = 6.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%y_lo_s = partselect i25 @_ssdm_op_PartSelect.i25.i50.i32.i32, i50 %y_lo, i32 25, i32 49" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:263->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 83 'partselect' 'y_lo_s' <Predicate = (!or_ln202_4)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.45>
ST_6 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%y = xor i1 %tmp_2, i1 1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:203->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 84 'xor' 'y' <Predicate = (or_ln202_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%select_ln190 = select i1 %y, i22 4194303, i22 0" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:190->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 85 'select' 'select_ln190' <Predicate = (or_ln202_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (2.45ns)   --->   "%y_l = add i25 %exp_x_msb_1, i25 %y_lo_s" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:264->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 86 'add' 'y_l' <Predicate = (!or_ln202_4)> <Delay = 2.45> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%y_1 = partselect i22 @_ssdm_op_PartSelect.i22.i25.i32.i32, i25 %y_l, i32 3, i32 24" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:265->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 87 'partselect' 'y_1' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (1.11ns) (out node of the LUT)   --->   "%y_2 = select i1 %or_ln202_4, i22 %select_ln190, i22 %y_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 88 'select' 'y_2' <Predicate = true> <Delay = 1.11> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i2 @_ssdm_op_PartSelect.i2.i22.i32.i32, i22 %y_2, i32 20, i32 21" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:271->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 89 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (1.58ns)   --->   "%overf_1 = icmp_ne  i2 %tmp_8, i2 0" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:271->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 90 'icmp' 'overf_1' <Predicate = true> <Delay = 1.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln274)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %y_2, i32 19" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:271->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 91 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln274)   --->   "%overf_2 = or i1 %tmp_9, i1 %overf_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:271->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 92 'or' 'overf_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln274)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %y_2, i32 3, i32 18" [nn.cpp:30->nn.cpp:80]   --->   Operation 93 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (1.29ns) (out node of the LUT)   --->   "%select_ln274 = select i1 %overf_2, i16 65535, i16 %tmp_s" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:274->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80]   --->   Operation 94 'select' 'select_ln274' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%sum_load = load i16 %sum"   --->   Operation 105 'load' 'sum_load' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %sum_4_out, i16 %sum_load"   --->   Operation 106 'write' 'write_ln0' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 107 'ret' 'ret_ln0' <Predicate = (icmp_ln28)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.75>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%sum_load_1 = load i16 %sum" [nn.cpp:31->nn.cpp:80]   --->   Operation 95 'load' 'sum_load_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i2 %i" [nn.cpp:28->nn.cpp:80]   --->   Operation 96 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%specpipeline_ln29 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [nn.cpp:29->nn.cpp:80]   --->   Operation 97 'specpipeline' 'specpipeline_ln29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%speclooptripcount_ln19 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [nn.cpp:19->nn.cpp:80]   --->   Operation 98 'speclooptripcount' 'speclooptripcount_ln19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [nn.cpp:28->nn.cpp:80]   --->   Operation 99 'specloopname' 'specloopname_ln28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i16 %output_r, i64 0, i64 %zext_ln28" [nn.cpp:30->nn.cpp:80]   --->   Operation 100 'getelementptr' 'output_r_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (2.15ns)   --->   "%store_ln30 = store i16 %select_ln274, i2 %output_r_addr" [nn.cpp:30->nn.cpp:80]   --->   Operation 101 'store' 'store_ln30' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 3> <RAM>
ST_7 : Operation 102 [1/1] (2.14ns)   --->   "%sum_4 = add i16 %select_ln274, i16 %sum_load_1" [nn.cpp:31->nn.cpp:80]   --->   Operation 102 'add' 'sum_4' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (1.61ns)   --->   "%store_ln28 = store i16 %sum_4, i16 %sum" [nn.cpp:28->nn.cpp:80]   --->   Operation 103 'store' 'store_ln28' <Predicate = true> <Delay = 1.61>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.body8.i" [nn.cpp:28->nn.cpp:80]   --->   Operation 104 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.893ns
The critical path consists of the following:
	'alloca' operation ('i') [11]  (0.000 ns)
	'load' operation ('i', nn.cpp:28->nn.cpp:80) on local variable 'i' [23]  (0.000 ns)
	'mux' operation ('tmp_1', nn.cpp:30->nn.cpp:80) [33]  (1.642 ns)
	'sub' operation ('x', nn.cpp:30->nn.cpp:80) [35]  (2.146 ns)
	'icmp' operation ('icmp_ln202_1', /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80) [51]  (2.127 ns)
	'and' operation ('and_ln202', /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80) [52]  (0.000 ns)
	'or' operation ('or_ln202_3', /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80) [89]  (0.000 ns)
	'or' operation ('or_ln202_4', /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80) [90]  (0.978 ns)

 <State 2>: 2.152ns
The critical path consists of the following:
	'load' operation ('f_x_lsb', /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:230->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80) on array 'f_x_lsb_table' [62]  (2.152 ns)

 <State 3>: 6.770ns
The critical path consists of the following:
	'mul' operation ('f_x_msb_2_lsb', /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:247->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80) [69]  (6.770 ns)

 <State 4>: 4.709ns
The critical path consists of the following:
	'add' operation ('add_ln249', /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80) [74]  (2.250 ns)
	'add' operation ('exp_x_msb_2_lsb_m_1', /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80) [76]  (2.459 ns)

 <State 5>: 6.770ns
The critical path consists of the following:
	'mul' operation ('y_lo', /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:262->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80) [82]  (6.770 ns)

 <State 6>: 6.452ns
The critical path consists of the following:
	'add' operation ('y_l', /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:264->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80) [84]  (2.459 ns)
	'select' operation ('y', /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80) [91]  (1.117 ns)
	'icmp' operation ('overf', /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:271->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80) [93]  (1.584 ns)
	'or' operation ('overf', /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:271->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80) [95]  (0.000 ns)
	'select' operation ('select_ln274', /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:274->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:30->nn.cpp:80) [97]  (1.293 ns)

 <State 7>: 3.756ns
The critical path consists of the following:
	'load' operation ('sum_load_1', nn.cpp:31->nn.cpp:80) on local variable 'sum' [28]  (0.000 ns)
	'add' operation ('sum', nn.cpp:31->nn.cpp:80) [100]  (2.146 ns)
	'store' operation ('store_ln28', nn.cpp:28->nn.cpp:80) of variable 'sum', nn.cpp:31->nn.cpp:80 on local variable 'sum' [102]  (1.610 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
