##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for Telit_UART_IntClock
		4.3::Critical Path Report for uart_ultrasonic_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Telit_UART_IntClock:R vs. Telit_UART_IntClock:R)
		5.2::Critical Path Report for (uart_ultrasonic_IntClock:R vs. uart_ultrasonic_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. Telit_UART_IntClock:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. uart_ultrasonic_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: CyBUS_CLK                 | Frequency: 52.61 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                     | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                     | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK              | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                 | N/A                   | Target: 24.00 MHz  | 
Clock: Telit_UART_IntClock       | Frequency: 44.46 MHz  | Target: 0.92 MHz   | 
Clock: uart_ultrasonic_IntClock  | Frequency: 52.61 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock              Capture Clock             Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------------  ------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK                 Telit_UART_IntClock       41666.7          22704       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                 uart_ultrasonic_IntClock  41666.7          22660       N/A              N/A         N/A              N/A         N/A              N/A         
Telit_UART_IntClock       Telit_UART_IntClock       1.08333e+006     1060840     N/A              N/A         N/A              N/A         N/A              N/A         
uart_ultrasonic_IntClock  uart_ultrasonic_IntClock  1.30417e+007     13023300    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name        Clock to Out  Clock Name:Phase       
---------------  ------------  ---------------------  
Telit_tx(0)_PAD  32962         Telit_UART_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 52.61 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22660p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_ultrasonic_IntClock:R#2)   41667
- Setup time                                                        -5210
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13797
-------------------------------------   ----- 
End-of-path arrival time (ps)           13797
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell36            0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                           iocell36        1816   1816  22660  RISE       1
\uart_ultrasonic:BUART:rx_postpoll\/main_0         macrocell33     6318   8134  22660  RISE       1
\uart_ultrasonic:BUART:rx_postpoll\/q              macrocell33     3350  11484  22660  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2313  13797  22660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock             datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Telit_UART_IntClock
*************************************************
Clock: Telit_UART_IntClock
Frequency: 44.46 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_bitclk\/q
Path End       : \Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1060840p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                            -11520
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10973
-------------------------------------   ----- 
End-of-path arrival time (ps)           10973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_bitclk\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_bitclk\/q                       macrocell18     1250   1250  1060840  RISE       1
\Telit_UART:BUART:counter_load_not\/main_3           macrocell4      4121   5371  1060840  RISE       1
\Telit_UART:BUART:counter_load_not\/q                macrocell4      3350   8721  1060840  RISE       1
\Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2252  10973  1060840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for uart_ultrasonic_IntClock
******************************************************
Clock: uart_ultrasonic_IntClock
Frequency: 52.61 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22660p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_ultrasonic_IntClock:R#2)   41667
- Setup time                                                        -5210
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13797
-------------------------------------   ----- 
End-of-path arrival time (ps)           13797
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell36            0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                           iocell36        1816   1816  22660  RISE       1
\uart_ultrasonic:BUART:rx_postpoll\/main_0         macrocell33     6318   8134  22660  RISE       1
\uart_ultrasonic:BUART:rx_postpoll\/q              macrocell33     3350  11484  22660  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2313  13797  22660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock             datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Telit_UART_IntClock:R vs. Telit_UART_IntClock:R)
*******************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_bitclk\/q
Path End       : \Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1060840p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                            -11520
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10973
-------------------------------------   ----- 
End-of-path arrival time (ps)           10973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_bitclk\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_bitclk\/q                       macrocell18     1250   1250  1060840  RISE       1
\Telit_UART:BUART:counter_load_not\/main_3           macrocell4      4121   5371  1060840  RISE       1
\Telit_UART:BUART:counter_load_not\/q                macrocell4      3350   8721  1060840  RISE       1
\Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2252  10973  1060840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (uart_ultrasonic_IntClock:R vs. uart_ultrasonic_IntClock:R)
*****************************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_0\/q
Path End       : \uart_ultrasonic:BUART:sRX:RxBitCounter\/load
Capture Clock  : \uart_ultrasonic:BUART:sRX:RxBitCounter\/clock
Path slack     : 13023300p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -4220
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13037447

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14147
-------------------------------------   ----- 
End-of-path arrival time (ps)           14147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell34         0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_0\/q            macrocell34   1250   1250  13023300  RISE       1
\uart_ultrasonic:BUART:rx_counter_load\/main_1  macrocell30   6617   7867  13023300  RISE       1
\uart_ultrasonic:BUART:rx_counter_load\/q       macrocell30   3350  11217  13023300  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/load   count7cell    2930  14147  13023300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. Telit_UART_IntClock:R)
*********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Telit_rx(0)/fb
Path End       : \Telit_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Telit_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22704p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Telit_UART_IntClock:R#2)   41667
- Setup time                                                  -5210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13753
-------------------------------------   ----- 
End-of-path arrival time (ps)           13753
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Telit_rx(0)/in_clock                                        iocell32            0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Telit_rx(0)/fb                                iocell32        1948   1948  22704  RISE       1
\Telit_UART:BUART:rx_postpoll\/main_0         macrocell10     6146   8094  22704  RISE       1
\Telit_UART:BUART:rx_postpoll\/q              macrocell10     3350  11444  22704  RISE       1
\Telit_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2309  13753  22704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. uart_ultrasonic_IntClock:R)
**************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22660p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_ultrasonic_IntClock:R#2)   41667
- Setup time                                                        -5210
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13797
-------------------------------------   ----- 
End-of-path arrival time (ps)           13797
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell36            0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                           iocell36        1816   1816  22660  RISE       1
\uart_ultrasonic:BUART:rx_postpoll\/main_0         macrocell33     6318   8134  22660  RISE       1
\uart_ultrasonic:BUART:rx_postpoll\/q              macrocell33     3350  11484  22660  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2313  13797  22660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock             datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22660p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_ultrasonic_IntClock:R#2)   41667
- Setup time                                                        -5210
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13797
-------------------------------------   ----- 
End-of-path arrival time (ps)           13797
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell36            0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                           iocell36        1816   1816  22660  RISE       1
\uart_ultrasonic:BUART:rx_postpoll\/main_0         macrocell33     6318   8134  22660  RISE       1
\uart_ultrasonic:BUART:rx_postpoll\/q              macrocell33     3350  11484  22660  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2313  13797  22660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock             datapathcell4       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Telit_rx(0)/fb
Path End       : \Telit_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Telit_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22704p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Telit_UART_IntClock:R#2)   41667
- Setup time                                                  -5210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13753
-------------------------------------   ----- 
End-of-path arrival time (ps)           13753
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Telit_rx(0)/in_clock                                        iocell32            0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Telit_rx(0)/fb                                iocell32        1948   1948  22704  RISE       1
\Telit_UART:BUART:rx_postpoll\/main_0         macrocell10     6146   8094  22704  RISE       1
\Telit_UART:BUART:rx_postpoll\/q              macrocell10     3350  11444  22704  RISE       1
\Telit_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2309  13753  22704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \uart_ultrasonic:BUART:pollcount_1\/main_0
Capture Clock  : \uart_ultrasonic:BUART:pollcount_1\/clock_0
Path slack     : 28678p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_ultrasonic_IntClock:R#2)   41667
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9478
-------------------------------------   ---- 
End-of-path arrival time (ps)           9478
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell36            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                    iocell36      1816   1816  22660  RISE       1
\uart_ultrasonic:BUART:pollcount_1\/main_0  macrocell27   7662   9478  28678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:pollcount_1\/clock_0                macrocell27         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \uart_ultrasonic:BUART:rx_status_3\/main_0
Capture Clock  : \uart_ultrasonic:BUART:rx_status_3\/clock_0
Path slack     : 28678p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_ultrasonic_IntClock:R#2)   41667
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9478
-------------------------------------   ---- 
End-of-path arrival time (ps)           9478
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell36            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                    iocell36      1816   1816  22660  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/main_0  macrocell38   7662   9478  28678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/clock_0                macrocell38         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \uart_ultrasonic:BUART:pollcount_0\/main_0
Capture Clock  : \uart_ultrasonic:BUART:pollcount_0\/clock_0
Path slack     : 29930p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_ultrasonic_IntClock:R#2)   41667
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8227
-------------------------------------   ---- 
End-of-path arrival time (ps)           8227
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell36            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                    iocell36      1816   1816  22660  RISE       1
\uart_ultrasonic:BUART:pollcount_0\/main_0  macrocell26   6411   8227  29930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:pollcount_0\/clock_0                macrocell26         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_0
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 30023p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_ultrasonic_IntClock:R#2)   41667
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8134
-------------------------------------   ---- 
End-of-path arrival time (ps)           8134
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell36            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                   iocell36      1816   1816  22660  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_0  macrocell34   6318   8134  30023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell34         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Telit_rx(0)/fb
Path End       : \Telit_UART:BUART:rx_state_2\/main_0
Capture Clock  : \Telit_UART:BUART:rx_state_2\/clock_0
Path slack     : 30043p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Telit_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8113
-------------------------------------   ---- 
End-of-path arrival time (ps)           8113
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Telit_rx(0)/in_clock                                        iocell32            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Telit_rx(0)/fb                        iocell32      1948   1948  22704  RISE       1
\Telit_UART:BUART:rx_state_2\/main_0  macrocell12   6165   8113  30043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Telit_rx(0)/fb
Path End       : \Telit_UART:BUART:rx_state_0\/main_0
Capture Clock  : \Telit_UART:BUART:rx_state_0\/clock_0
Path slack     : 30063p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Telit_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8094
-------------------------------------   ---- 
End-of-path arrival time (ps)           8094
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Telit_rx(0)/in_clock                                        iocell32            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Telit_rx(0)/fb                        iocell32      1948   1948  22704  RISE       1
\Telit_UART:BUART:rx_state_0\/main_0  macrocell11   6146   8094  30063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \uart_ultrasonic:BUART:rx_last\/main_0
Capture Clock  : \uart_ultrasonic:BUART:rx_last\/clock_0
Path slack     : 30277p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_ultrasonic_IntClock:R#2)   41667
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7879
-------------------------------------   ---- 
End-of-path arrival time (ps)           7879
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell36            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                iocell36      1816   1816  22660  RISE       1
\uart_ultrasonic:BUART:rx_last\/main_0  macrocell31   6063   7879  30277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_last\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \uart_ultrasonic:BUART:rx_state_2\/main_0
Capture Clock  : \uart_ultrasonic:BUART:rx_state_2\/clock_0
Path slack     : 30277p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_ultrasonic_IntClock:R#2)   41667
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7879
-------------------------------------   ---- 
End-of-path arrival time (ps)           7879
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell36            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                   iocell36      1816   1816  22660  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/main_0  macrocell35   6063   7879  30277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell35         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Telit_rx(0)/fb
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 31059p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Telit_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7097
-------------------------------------   ---- 
End-of-path arrival time (ps)           7097
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Telit_rx(0)/in_clock                                        iocell32            0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Telit_rx(0)/fb   iocell32      1948   1948  22704  RISE       1
MODIN1_1/main_0  macrocell2    5149   7097  31059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Telit_rx(0)/fb
Path End       : \Telit_UART:BUART:rx_last\/main_0
Capture Clock  : \Telit_UART:BUART:rx_last\/clock_0
Path slack     : 31059p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Telit_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7097
-------------------------------------   ---- 
End-of-path arrival time (ps)           7097
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Telit_rx(0)/in_clock                                        iocell32            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Telit_rx(0)/fb                     iocell32      1948   1948  22704  RISE       1
\Telit_UART:BUART:rx_last\/main_0  macrocell8    5149   7097  31059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_last\/clock_0                         macrocell8          0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Telit_rx(0)/fb
Path End       : \Telit_UART:BUART:rx_status_3\/main_0
Capture Clock  : \Telit_UART:BUART:rx_status_3\/clock_0
Path slack     : 31059p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Telit_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7097
-------------------------------------   ---- 
End-of-path arrival time (ps)           7097
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Telit_rx(0)/in_clock                                        iocell32            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Telit_rx(0)/fb                         iocell32      1948   1948  22704  RISE       1
\Telit_UART:BUART:rx_status_3\/main_0  macrocell15   5149   7097  31059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_status_3\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Telit_rx(0)/fb
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 31087p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Telit_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7070
-------------------------------------   ---- 
End-of-path arrival time (ps)           7070
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Telit_rx(0)/in_clock                                        iocell32            0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Telit_rx(0)/fb   iocell32      1948   1948  22704  RISE       1
MODIN1_0/main_0  macrocell1    5122   7070  31087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_bitclk\/q
Path End       : \Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1060840p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                            -11520
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10973
-------------------------------------   ----- 
End-of-path arrival time (ps)           10973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_bitclk\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_bitclk\/q                       macrocell18     1250   1250  1060840  RISE       1
\Telit_UART:BUART:counter_load_not\/main_3           macrocell4      4121   5371  1060840  RISE       1
\Telit_UART:BUART:counter_load_not\/q                macrocell4      3350   8721  1060840  RISE       1
\Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2252  10973  1060840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Telit_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \Telit_UART:BUART:sRX:RxSts\/clock
Path slack     : 1061699p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -1570
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20064
-------------------------------------   ----- 
End-of-path arrival time (ps)           20064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  1061699  RISE       1
\Telit_UART:BUART:rx_status_4\/main_1                 macrocell16     2298   7578  1061699  RISE       1
\Telit_UART:BUART:rx_status_4\/q                      macrocell16     3350  10928  1061699  RISE       1
\Telit_UART:BUART:sRX:RxSts\/status_4                 statusicell1    9136  20064  1061699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxSts\/clock                         statusicell1        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \Telit_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Telit_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1062125p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -6290
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077043

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14918
-------------------------------------   ----- 
End-of-path arrival time (ps)           14918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   5680   5680  1062125  RISE       1
\Telit_UART:BUART:tx_bitclk_enable_pre\/main_0      macrocell19     3572   9252  1062125  RISE       1
\Telit_UART:BUART:tx_bitclk_enable_pre\/q           macrocell19     3350  12602  1062125  RISE       1
\Telit_UART:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell2   2316  14918  1062125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_address_detected\/q
Path End       : \Telit_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Telit_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1064931p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -4220
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079113

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14182
-------------------------------------   ----- 
End-of-path arrival time (ps)           14182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_address_detected\/clock_0             macrocell5          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_address_detected\/q   macrocell5    1250   1250  1064931  RISE       1
\Telit_UART:BUART:rx_counter_load\/main_0  macrocell7    7267   8517  1064931  RISE       1
\Telit_UART:BUART:rx_counter_load\/q       macrocell7    3350  11867  1064931  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/load   count7cell    2316  14182  1064931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Telit_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \Telit_UART:BUART:sTX:TxSts\/clock
Path slack     : 1066892p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -1570
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14871
-------------------------------------   ----- 
End-of-path arrival time (ps)           14871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  1066892  RISE       1
\Telit_UART:BUART:tx_status_0\/main_2                 macrocell23     2626   7906  1066892  RISE       1
\Telit_UART:BUART:tx_status_0\/q                      macrocell23     3350  11256  1066892  RISE       1
\Telit_UART:BUART:sTX:TxSts\/status_0                 statusicell2    3615  14871  1066892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sTX:TxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_address_detected\/q
Path End       : \Telit_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Telit_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1068799p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -6300
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8234
-------------------------------------   ---- 
End-of-path arrival time (ps)           8234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_address_detected\/clock_0             macrocell5          0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_address_detected\/q       macrocell5      1250   1250  1064931  RISE       1
\Telit_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell1   6984   8234  1068799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Telit_UART:BUART:txn\/main_3
Capture Clock  : \Telit_UART:BUART:txn\/clock_0
Path slack     : 1068896p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10927
-------------------------------------   ----- 
End-of-path arrival time (ps)           10927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   7280   7280  1068896  RISE       1
\Telit_UART:BUART:txn\/main_3                macrocell25     3647  10927  1068896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:txn\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Telit_UART:BUART:tx_state_0\/main_2
Capture Clock  : \Telit_UART:BUART:tx_state_0\/clock_0
Path slack     : 1069565p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10258
-------------------------------------   ----- 
End-of-path arrival time (ps)           10258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  1066892  RISE       1
\Telit_UART:BUART:tx_state_0\/main_2                  macrocell20     4978  10258  1069565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_0\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_state_1\/q
Path End       : \Telit_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Telit_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1069821p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -6290
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7223
-------------------------------------   ---- 
End-of-path arrival time (ps)           7223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_state_1\/q                macrocell21     1250   1250  1061998  RISE       1
\Telit_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   5973   7223  1069821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \Telit_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \Telit_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1070571p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9252
-------------------------------------   ---- 
End-of-path arrival time (ps)           9252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   5680   5680  1062125  RISE       1
\Telit_UART:BUART:tx_bitclk\/main_0                 macrocell18     3572   9252  1070571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_bitclk\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_bitclk_enable\/q
Path End       : \Telit_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Telit_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070828p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -6300
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6206
-------------------------------------   ---- 
End-of-path arrival time (ps)           6206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_bitclk_enable\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_bitclk_enable\/q          macrocell6      1250   1250  1070828  RISE       1
\Telit_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   4956   6206  1070828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_address_detected\/q
Path End       : \Telit_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \Telit_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1071294p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8530
-------------------------------------   ---- 
End-of-path arrival time (ps)           8530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_address_detected\/clock_0             macrocell5          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_address_detected\/q  macrocell5    1250   1250  1064931  RISE       1
\Telit_UART:BUART:rx_load_fifo\/main_0    macrocell9    7280   8530  1071294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_load_fifo\/clock_0                    macrocell9          0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_address_detected\/q
Path End       : \Telit_UART:BUART:rx_state_2\/main_1
Capture Clock  : \Telit_UART:BUART:rx_state_2\/clock_0
Path slack     : 1071294p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8530
-------------------------------------   ---- 
End-of-path arrival time (ps)           8530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_address_detected\/clock_0             macrocell5          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_address_detected\/q  macrocell5    1250   1250  1064931  RISE       1
\Telit_UART:BUART:rx_state_2\/main_1      macrocell12   7280   8530  1071294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_address_detected\/q
Path End       : \Telit_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Telit_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1071294p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8530
-------------------------------------   ---- 
End-of-path arrival time (ps)           8530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_address_detected\/clock_0             macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_address_detected\/q      macrocell5    1250   1250  1064931  RISE       1
\Telit_UART:BUART:rx_state_stop1_reg\/main_0  macrocell14   7280   8530  1071294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell14         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_address_detected\/q
Path End       : \Telit_UART:BUART:rx_state_0\/main_1
Capture Clock  : \Telit_UART:BUART:rx_state_0\/clock_0
Path slack     : 1071307p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8517
-------------------------------------   ---- 
End-of-path arrival time (ps)           8517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_address_detected\/clock_0             macrocell5          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_address_detected\/q  macrocell5    1250   1250  1064931  RISE       1
\Telit_UART:BUART:rx_state_0\/main_1      macrocell11   7267   8517  1071307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_address_detected\/q
Path End       : \Telit_UART:BUART:rx_state_3\/main_0
Capture Clock  : \Telit_UART:BUART:rx_state_3\/clock_0
Path slack     : 1071307p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8517
-------------------------------------   ---- 
End-of-path arrival time (ps)           8517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_address_detected\/clock_0             macrocell5          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_address_detected\/q  macrocell5    1250   1250  1064931  RISE       1
\Telit_UART:BUART:rx_state_3\/main_0      macrocell13   7267   8517  1071307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_3\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_state_0\/q
Path End       : \Telit_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Telit_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071416p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -6290
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5627
-------------------------------------   ---- 
End-of-path arrival time (ps)           5627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_0\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_state_0\/q                macrocell20     1250   1250  1062420  RISE       1
\Telit_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   4377   5627  1071416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_bitclk_enable\/q
Path End       : \Telit_UART:BUART:rx_status_3\/main_3
Capture Clock  : \Telit_UART:BUART:rx_status_3\/clock_0
Path slack     : 1072160p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7663
-------------------------------------   ---- 
End-of-path arrival time (ps)           7663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_bitclk_enable\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_bitclk_enable\/q  macrocell6    1250   1250  1070828  RISE       1
\Telit_UART:BUART:rx_status_3\/main_3  macrocell15   6413   7663  1072160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_status_3\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1072288p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7535
-------------------------------------   ---- 
End-of-path arrival time (ps)           7535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q       macrocell2    1250   1250  1065821  RISE       1
MODIN1_1/main_3  macrocell2    6285   7535  1072288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \Telit_UART:BUART:rx_status_3\/main_6
Capture Clock  : \Telit_UART:BUART:rx_status_3\/clock_0
Path slack     : 1072288p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7535
-------------------------------------   ---- 
End-of-path arrival time (ps)           7535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                             macrocell2    1250   1250  1065821  RISE       1
\Telit_UART:BUART:rx_status_3\/main_6  macrocell15   6285   7535  1072288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_status_3\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_address_detected\/q
Path End       : \Telit_UART:BUART:rx_status_3\/main_1
Capture Clock  : \Telit_UART:BUART:rx_status_3\/clock_0
Path slack     : 1072324p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7499
-------------------------------------   ---- 
End-of-path arrival time (ps)           7499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_address_detected\/clock_0             macrocell5          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_address_detected\/q  macrocell5    1250   1250  1064931  RISE       1
\Telit_UART:BUART:rx_status_3\/main_1     macrocell15   6249   7499  1072324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_status_3\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_0\/q
Path End       : \Telit_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Telit_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072492p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -6300
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4541
-------------------------------------   ---- 
End-of-path arrival time (ps)           4541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_0\/q                macrocell11     1250   1250  1068908  RISE       1
\Telit_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell1   3291   4541  1072492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1072937p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6886
-------------------------------------   ---- 
End-of-path arrival time (ps)           6886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1072937  RISE       1
MODIN1_1/main_1                              macrocell2    4776   6886  1072937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_bitclk_enable\/q
Path End       : \Telit_UART:BUART:rx_state_0\/main_3
Capture Clock  : \Telit_UART:BUART:rx_state_0\/clock_0
Path slack     : 1073050p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6773
-------------------------------------   ---- 
End-of-path arrival time (ps)           6773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_bitclk_enable\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_bitclk_enable\/q  macrocell6    1250   1250  1070828  RISE       1
\Telit_UART:BUART:rx_state_0\/main_3   macrocell11   5523   6773  1073050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_bitclk_enable\/q
Path End       : \Telit_UART:BUART:rx_state_3\/main_2
Capture Clock  : \Telit_UART:BUART:rx_state_3\/clock_0
Path slack     : 1073050p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6773
-------------------------------------   ---- 
End-of-path arrival time (ps)           6773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_bitclk_enable\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_bitclk_enable\/q  macrocell6    1250   1250  1070828  RISE       1
\Telit_UART:BUART:rx_state_3\/main_2   macrocell13   5523   6773  1073050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_3\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_bitclk_enable\/q
Path End       : \Telit_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \Telit_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1073067p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6756
-------------------------------------   ---- 
End-of-path arrival time (ps)           6756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_bitclk_enable\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_bitclk_enable\/q   macrocell6    1250   1250  1070828  RISE       1
\Telit_UART:BUART:rx_load_fifo\/main_2  macrocell9    5506   6756  1073067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_load_fifo\/clock_0                    macrocell9          0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_bitclk_enable\/q
Path End       : \Telit_UART:BUART:rx_state_2\/main_3
Capture Clock  : \Telit_UART:BUART:rx_state_2\/clock_0
Path slack     : 1073067p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6756
-------------------------------------   ---- 
End-of-path arrival time (ps)           6756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_bitclk_enable\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_bitclk_enable\/q  macrocell6    1250   1250  1070828  RISE       1
\Telit_UART:BUART:rx_state_2\/main_3   macrocell12   5506   6756  1073067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1073119p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6705
-------------------------------------   ---- 
End-of-path arrival time (ps)           6705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1073119  RISE       1
MODIN1_1/main_2                              macrocell2    4595   6705  1073119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \Telit_UART:BUART:rx_state_0\/main_6
Capture Clock  : \Telit_UART:BUART:rx_state_0\/clock_0
Path slack     : 1073180p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6644
-------------------------------------   ---- 
End-of-path arrival time (ps)           6644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                            macrocell2    1250   1250  1065821  RISE       1
\Telit_UART:BUART:rx_state_0\/main_6  macrocell11   5394   6644  1073180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1073464p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6359
-------------------------------------   ---- 
End-of-path arrival time (ps)           6359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1072937  RISE       1
MODIN1_0/main_1                              macrocell1    4249   6359  1073464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_3\/q
Path End       : \Telit_UART:BUART:rx_status_3\/main_4
Capture Clock  : \Telit_UART:BUART:rx_status_3\/clock_0
Path slack     : 1073496p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6327
-------------------------------------   ---- 
End-of-path arrival time (ps)           6327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_3\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_3\/q        macrocell13   1250   1250  1068551  RISE       1
\Telit_UART:BUART:rx_status_3\/main_4  macrocell15   5077   6327  1073496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_status_3\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1073647p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6176
-------------------------------------   ---- 
End-of-path arrival time (ps)           6176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1073119  RISE       1
MODIN1_0/main_2                              macrocell1    4066   6176  1073647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_3\/q
Path End       : \Telit_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \Telit_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074367p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5457
-------------------------------------   ---- 
End-of-path arrival time (ps)           5457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_3\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_3\/q         macrocell13   1250   1250  1068551  RISE       1
\Telit_UART:BUART:rx_load_fifo\/main_3  macrocell9    4207   5457  1074367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_load_fifo\/clock_0                    macrocell9          0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_3\/q
Path End       : \Telit_UART:BUART:rx_state_2\/main_4
Capture Clock  : \Telit_UART:BUART:rx_state_2\/clock_0
Path slack     : 1074367p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5457
-------------------------------------   ---- 
End-of-path arrival time (ps)           5457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_3\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_3\/q       macrocell13   1250   1250  1068551  RISE       1
\Telit_UART:BUART:rx_state_2\/main_4  macrocell12   4207   5457  1074367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_3\/q
Path End       : \Telit_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Telit_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074367p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5457
-------------------------------------   ---- 
End-of-path arrival time (ps)           5457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_3\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_3\/q               macrocell13   1250   1250  1068551  RISE       1
\Telit_UART:BUART:rx_state_stop1_reg\/main_2  macrocell14   4207   5457  1074367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell14         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_0\/q
Path End       : \Telit_UART:BUART:rx_status_3\/main_2
Capture Clock  : \Telit_UART:BUART:rx_status_3\/clock_0
Path slack     : 1074393p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5431
-------------------------------------   ---- 
End-of-path arrival time (ps)           5431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_0\/q        macrocell11   1250   1250  1068908  RISE       1
\Telit_UART:BUART:rx_status_3\/main_2  macrocell15   4181   5431  1074393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_status_3\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_bitclk\/q
Path End       : \Telit_UART:BUART:txn\/main_5
Capture Clock  : \Telit_UART:BUART:txn\/clock_0
Path slack     : 1074452p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5371
-------------------------------------   ---- 
End-of-path arrival time (ps)           5371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_bitclk\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_bitclk\/q  macrocell18   1250   1250  1060840  RISE       1
\Telit_UART:BUART:txn\/main_5   macrocell25   4121   5371  1074452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:txn\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_bitclk\/q
Path End       : \Telit_UART:BUART:tx_state_0\/main_4
Capture Clock  : \Telit_UART:BUART:tx_state_0\/clock_0
Path slack     : 1074463p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5360
-------------------------------------   ---- 
End-of-path arrival time (ps)           5360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_bitclk\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_bitclk\/q        macrocell18   1250   1250  1060840  RISE       1
\Telit_UART:BUART:tx_state_0\/main_4  macrocell20   4110   5360  1074463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_0\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_bitclk\/q
Path End       : \Telit_UART:BUART:tx_state_1\/main_3
Capture Clock  : \Telit_UART:BUART:tx_state_1\/clock_0
Path slack     : 1074463p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5360
-------------------------------------   ---- 
End-of-path arrival time (ps)           5360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_bitclk\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_bitclk\/q        macrocell18   1250   1250  1060840  RISE       1
\Telit_UART:BUART:tx_state_1\/main_3  macrocell21   4110   5360  1074463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_bitclk\/q
Path End       : \Telit_UART:BUART:tx_state_2\/main_3
Capture Clock  : \Telit_UART:BUART:tx_state_2\/clock_0
Path slack     : 1074463p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5360
-------------------------------------   ---- 
End-of-path arrival time (ps)           5360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_bitclk\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_bitclk\/q        macrocell18   1250   1250  1060840  RISE       1
\Telit_UART:BUART:tx_state_2\/main_3  macrocell22   4110   5360  1074463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_2\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_2\/q
Path End       : \Telit_UART:BUART:rx_status_3\/main_5
Capture Clock  : \Telit_UART:BUART:rx_status_3\/clock_0
Path slack     : 1074862p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4961
-------------------------------------   ---- 
End-of-path arrival time (ps)           4961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_2\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_2\/q        macrocell12   1250   1250  1069378  RISE       1
\Telit_UART:BUART:rx_status_3\/main_5  macrocell15   3711   4961  1074862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_status_3\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Telit_UART:BUART:rx_state_0\/main_10
Capture Clock  : \Telit_UART:BUART:rx_state_0\/clock_0
Path slack     : 1074891p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4932
-------------------------------------   ---- 
End-of-path arrival time (ps)           4932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074891  RISE       1
\Telit_UART:BUART:rx_state_0\/main_10        macrocell11   2822   4932  1074891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Telit_UART:BUART:rx_state_3\/main_7
Capture Clock  : \Telit_UART:BUART:rx_state_3\/clock_0
Path slack     : 1074891p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4932
-------------------------------------   ---- 
End-of-path arrival time (ps)           4932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074891  RISE       1
\Telit_UART:BUART:rx_state_3\/main_7         macrocell13   2822   4932  1074891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_3\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Telit_UART:BUART:rx_state_0\/main_8
Capture Clock  : \Telit_UART:BUART:rx_state_0\/clock_0
Path slack     : 1074920p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074920  RISE       1
\Telit_UART:BUART:rx_state_0\/main_8         macrocell11   2793   4903  1074920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Telit_UART:BUART:rx_state_3\/main_5
Capture Clock  : \Telit_UART:BUART:rx_state_3\/clock_0
Path slack     : 1074920p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074920  RISE       1
\Telit_UART:BUART:rx_state_3\/main_5         macrocell13   2793   4903  1074920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_3\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Telit_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \Telit_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074921p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4902
-------------------------------------   ---- 
End-of-path arrival time (ps)           4902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074891  RISE       1
\Telit_UART:BUART:rx_load_fifo\/main_7       macrocell9    2792   4902  1074921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_load_fifo\/clock_0                    macrocell9          0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Telit_UART:BUART:rx_state_2\/main_9
Capture Clock  : \Telit_UART:BUART:rx_state_2\/clock_0
Path slack     : 1074921p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4902
-------------------------------------   ---- 
End-of-path arrival time (ps)           4902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074891  RISE       1
\Telit_UART:BUART:rx_state_2\/main_9         macrocell12   2792   4902  1074921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Telit_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \Telit_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074922p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4902
-------------------------------------   ---- 
End-of-path arrival time (ps)           4902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074920  RISE       1
\Telit_UART:BUART:rx_load_fifo\/main_5       macrocell9    2792   4902  1074922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_load_fifo\/clock_0                    macrocell9          0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Telit_UART:BUART:rx_state_2\/main_7
Capture Clock  : \Telit_UART:BUART:rx_state_2\/clock_0
Path slack     : 1074922p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4902
-------------------------------------   ---- 
End-of-path arrival time (ps)           4902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074920  RISE       1
\Telit_UART:BUART:rx_state_2\/main_7         macrocell12   2792   4902  1074922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_3\/q
Path End       : \Telit_UART:BUART:rx_state_0\/main_4
Capture Clock  : \Telit_UART:BUART:rx_state_0\/clock_0
Path slack     : 1074927p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4896
-------------------------------------   ---- 
End-of-path arrival time (ps)           4896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_3\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_3\/q       macrocell13   1250   1250  1068551  RISE       1
\Telit_UART:BUART:rx_state_0\/main_4  macrocell11   3646   4896  1074927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_3\/q
Path End       : \Telit_UART:BUART:rx_state_3\/main_3
Capture Clock  : \Telit_UART:BUART:rx_state_3\/clock_0
Path slack     : 1074927p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4896
-------------------------------------   ---- 
End-of-path arrival time (ps)           4896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_3\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_3\/q       macrocell13   1250   1250  1068551  RISE       1
\Telit_UART:BUART:rx_state_3\/main_3  macrocell13   3646   4896  1074927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_3\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \Telit_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Telit_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075085p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1072937  RISE       1
\Telit_UART:BUART:rx_bitclk_enable\/main_0   macrocell6    2629   4739  1075085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_bitclk_enable\/clock_0                macrocell6          0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Telit_UART:BUART:rx_state_0\/main_9
Capture Clock  : \Telit_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075093p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4731
-------------------------------------   ---- 
End-of-path arrival time (ps)           4731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1075093  RISE       1
\Telit_UART:BUART:rx_state_0\/main_9         macrocell11   2621   4731  1075093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Telit_UART:BUART:rx_state_3\/main_6
Capture Clock  : \Telit_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075093p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4731
-------------------------------------   ---- 
End-of-path arrival time (ps)           4731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1075093  RISE       1
\Telit_UART:BUART:rx_state_3\/main_6         macrocell13   2621   4731  1075093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_3\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Telit_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \Telit_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075102p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4721
-------------------------------------   ---- 
End-of-path arrival time (ps)           4721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1075093  RISE       1
\Telit_UART:BUART:rx_load_fifo\/main_6       macrocell9    2611   4721  1075102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_load_fifo\/clock_0                    macrocell9          0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Telit_UART:BUART:rx_state_2\/main_8
Capture Clock  : \Telit_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075102p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4721
-------------------------------------   ---- 
End-of-path arrival time (ps)           4721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1075093  RISE       1
\Telit_UART:BUART:rx_state_2\/main_8         macrocell12   2611   4721  1075102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \Telit_UART:BUART:rx_state_0\/main_7
Capture Clock  : \Telit_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075139p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4685
-------------------------------------   ---- 
End-of-path arrival time (ps)           4685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                            macrocell1    1250   1250  1067780  RISE       1
\Telit_UART:BUART:rx_state_0\/main_7  macrocell11   3435   4685  1075139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_0\/q
Path End       : \Telit_UART:BUART:rx_state_0\/main_2
Capture Clock  : \Telit_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075284p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4540
-------------------------------------   ---- 
End-of-path arrival time (ps)           4540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_0\/q       macrocell11   1250   1250  1068908  RISE       1
\Telit_UART:BUART:rx_state_0\/main_2  macrocell11   3290   4540  1075284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_0\/q
Path End       : \Telit_UART:BUART:rx_state_3\/main_1
Capture Clock  : \Telit_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075284p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4540
-------------------------------------   ---- 
End-of-path arrival time (ps)           4540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_0\/q       macrocell11   1250   1250  1068908  RISE       1
\Telit_UART:BUART:rx_state_3\/main_1  macrocell13   3290   4540  1075284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_3\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_0\/q
Path End       : \Telit_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \Telit_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075322p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_0\/q         macrocell11   1250   1250  1068908  RISE       1
\Telit_UART:BUART:rx_load_fifo\/main_1  macrocell9    3252   4502  1075322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_load_fifo\/clock_0                    macrocell9          0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_0\/q
Path End       : \Telit_UART:BUART:rx_state_2\/main_2
Capture Clock  : \Telit_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075322p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_0\/q       macrocell11   1250   1250  1068908  RISE       1
\Telit_UART:BUART:rx_state_2\/main_2  macrocell12   3252   4502  1075322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_0\/q
Path End       : \Telit_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Telit_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075322p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_0\/q               macrocell11   1250   1250  1068908  RISE       1
\Telit_UART:BUART:rx_state_stop1_reg\/main_1  macrocell14   3252   4502  1075322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell14         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \Telit_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Telit_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075386p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4437
-------------------------------------   ---- 
End-of-path arrival time (ps)           4437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  1075386  RISE       1
\Telit_UART:BUART:rx_bitclk_enable\/main_2   macrocell6    2327   4437  1075386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_bitclk_enable\/clock_0                macrocell6          0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \Telit_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Telit_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075404p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1073119  RISE       1
\Telit_UART:BUART:rx_bitclk_enable\/main_1   macrocell6    2310   4420  1075404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_bitclk_enable\/clock_0                macrocell6          0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:txn\/q
Path End       : \Telit_UART:BUART:txn\/main_0
Capture Clock  : \Telit_UART:BUART:txn\/clock_0
Path slack     : 1075521p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4303
-------------------------------------   ---- 
End-of-path arrival time (ps)           4303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:txn\/clock_0                             macrocell25         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:txn\/q       macrocell25   1250   1250  1075521  RISE       1
\Telit_UART:BUART:txn\/main_0  macrocell25   3053   4303  1075521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:txn\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_state_1\/q
Path End       : \Telit_UART:BUART:tx_state_0\/main_0
Capture Clock  : \Telit_UART:BUART:tx_state_0\/clock_0
Path slack     : 1075591p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4232
-------------------------------------   ---- 
End-of-path arrival time (ps)           4232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_state_1\/q       macrocell21   1250   1250  1061998  RISE       1
\Telit_UART:BUART:tx_state_0\/main_0  macrocell20   2982   4232  1075591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_0\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_state_1\/q
Path End       : \Telit_UART:BUART:tx_state_1\/main_0
Capture Clock  : \Telit_UART:BUART:tx_state_1\/clock_0
Path slack     : 1075591p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4232
-------------------------------------   ---- 
End-of-path arrival time (ps)           4232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_state_1\/q       macrocell21   1250   1250  1061998  RISE       1
\Telit_UART:BUART:tx_state_1\/main_0  macrocell21   2982   4232  1075591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_state_1\/q
Path End       : \Telit_UART:BUART:tx_state_2\/main_0
Capture Clock  : \Telit_UART:BUART:tx_state_2\/clock_0
Path slack     : 1075591p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4232
-------------------------------------   ---- 
End-of-path arrival time (ps)           4232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_state_1\/q       macrocell21   1250   1250  1061998  RISE       1
\Telit_UART:BUART:tx_state_2\/main_0  macrocell22   2982   4232  1075591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_2\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_state_1\/q
Path End       : \Telit_UART:BUART:txn\/main_1
Capture Clock  : \Telit_UART:BUART:txn\/clock_0
Path slack     : 1075610p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_state_1\/q  macrocell21   1250   1250  1061998  RISE       1
\Telit_UART:BUART:txn\/main_1    macrocell25   2964   4214  1075610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:txn\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_last\/q
Path End       : \Telit_UART:BUART:rx_state_2\/main_6
Capture Clock  : \Telit_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075724p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4099
-------------------------------------   ---- 
End-of-path arrival time (ps)           4099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_last\/clock_0                         macrocell8          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_last\/q          macrocell8    1250   1250  1075724  RISE       1
\Telit_UART:BUART:rx_state_2\/main_6  macrocell12   2849   4099  1075724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_2\/q
Path End       : \Telit_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \Telit_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075750p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4073
-------------------------------------   ---- 
End-of-path arrival time (ps)           4073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_2\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_2\/q         macrocell12   1250   1250  1069378  RISE       1
\Telit_UART:BUART:rx_load_fifo\/main_4  macrocell9    2823   4073  1075750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_load_fifo\/clock_0                    macrocell9          0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_2\/q
Path End       : \Telit_UART:BUART:rx_state_2\/main_5
Capture Clock  : \Telit_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075750p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4073
-------------------------------------   ---- 
End-of-path arrival time (ps)           4073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_2\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_2\/q       macrocell12   1250   1250  1069378  RISE       1
\Telit_UART:BUART:rx_state_2\/main_5  macrocell12   2823   4073  1075750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_2\/q
Path End       : \Telit_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Telit_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075750p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4073
-------------------------------------   ---- 
End-of-path arrival time (ps)           4073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_2\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_2\/q               macrocell12   1250   1250  1069378  RISE       1
\Telit_UART:BUART:rx_state_stop1_reg\/main_3  macrocell14   2823   4073  1075750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell14         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_2\/q
Path End       : \Telit_UART:BUART:rx_state_0\/main_5
Capture Clock  : \Telit_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075754p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4070
-------------------------------------   ---- 
End-of-path arrival time (ps)           4070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_2\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_2\/q       macrocell12   1250   1250  1069378  RISE       1
\Telit_UART:BUART:rx_state_0\/main_5  macrocell11   2820   4070  1075754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_2\/q
Path End       : \Telit_UART:BUART:rx_state_3\/main_4
Capture Clock  : \Telit_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075754p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4070
-------------------------------------   ---- 
End-of-path arrival time (ps)           4070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_2\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_2\/q       macrocell12   1250   1250  1069378  RISE       1
\Telit_UART:BUART:rx_state_3\/main_4  macrocell13   2820   4070  1075754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_3\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_state_2\/q
Path End       : \Telit_UART:BUART:tx_state_0\/main_3
Capture Clock  : \Telit_UART:BUART:tx_state_0\/clock_0
Path slack     : 1075879p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3945
-------------------------------------   ---- 
End-of-path arrival time (ps)           3945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_2\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_state_2\/q       macrocell22   1250   1250  1062290  RISE       1
\Telit_UART:BUART:tx_state_0\/main_3  macrocell20   2695   3945  1075879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_0\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_state_2\/q
Path End       : \Telit_UART:BUART:tx_state_1\/main_2
Capture Clock  : \Telit_UART:BUART:tx_state_1\/clock_0
Path slack     : 1075879p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3945
-------------------------------------   ---- 
End-of-path arrival time (ps)           3945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_2\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_state_2\/q       macrocell22   1250   1250  1062290  RISE       1
\Telit_UART:BUART:tx_state_1\/main_2  macrocell21   2695   3945  1075879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_state_2\/q
Path End       : \Telit_UART:BUART:tx_state_2\/main_2
Capture Clock  : \Telit_UART:BUART:tx_state_2\/clock_0
Path slack     : 1075879p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3945
-------------------------------------   ---- 
End-of-path arrival time (ps)           3945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_2\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_state_2\/q       macrocell22   1250   1250  1062290  RISE       1
\Telit_UART:BUART:tx_state_2\/main_2  macrocell22   2695   3945  1075879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_2\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_state_2\/q
Path End       : \Telit_UART:BUART:txn\/main_4
Capture Clock  : \Telit_UART:BUART:txn\/clock_0
Path slack     : 1075902p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3921
-------------------------------------   ---- 
End-of-path arrival time (ps)           3921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_2\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_state_2\/q  macrocell22   1250   1250  1062290  RISE       1
\Telit_UART:BUART:txn\/main_4    macrocell25   2671   3921  1075902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:txn\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_state_0\/q
Path End       : \Telit_UART:BUART:tx_state_0\/main_1
Capture Clock  : \Telit_UART:BUART:tx_state_0\/clock_0
Path slack     : 1076030p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_0\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_state_0\/q       macrocell20   1250   1250  1062420  RISE       1
\Telit_UART:BUART:tx_state_0\/main_1  macrocell20   2544   3794  1076030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_0\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_state_0\/q
Path End       : \Telit_UART:BUART:tx_state_1\/main_1
Capture Clock  : \Telit_UART:BUART:tx_state_1\/clock_0
Path slack     : 1076030p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_0\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_state_0\/q       macrocell20   1250   1250  1062420  RISE       1
\Telit_UART:BUART:tx_state_1\/main_1  macrocell21   2544   3794  1076030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_state_0\/q
Path End       : \Telit_UART:BUART:tx_state_2\/main_1
Capture Clock  : \Telit_UART:BUART:tx_state_2\/clock_0
Path slack     : 1076030p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_0\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_state_0\/q       macrocell20   1250   1250  1062420  RISE       1
\Telit_UART:BUART:tx_state_2\/main_1  macrocell22   2544   3794  1076030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_2\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_state_0\/q
Path End       : \Telit_UART:BUART:txn\/main_2
Capture Clock  : \Telit_UART:BUART:txn\/clock_0
Path slack     : 1076032p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3791
-------------------------------------   ---- 
End-of-path arrival time (ps)           3791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_0\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_state_0\/q  macrocell20   1250   1250  1062420  RISE       1
\Telit_UART:BUART:txn\/main_2    macrocell25   2541   3791  1076032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:txn\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1076038p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell1    1250   1250  1067780  RISE       1
MODIN1_0/main_3  macrocell1    2535   3785  1076038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1076039p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3784
-------------------------------------   ---- 
End-of-path arrival time (ps)           3784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell1    1250   1250  1067780  RISE       1
MODIN1_1/main_4  macrocell2    2534   3784  1076039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \Telit_UART:BUART:rx_status_3\/main_7
Capture Clock  : \Telit_UART:BUART:rx_status_3\/clock_0
Path slack     : 1076039p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3784
-------------------------------------   ---- 
End-of-path arrival time (ps)           3784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                             macrocell1    1250   1250  1067780  RISE       1
\Telit_UART:BUART:rx_status_3\/main_7  macrocell15   2534   3784  1076039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_status_3\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_load_fifo\/q
Path End       : \Telit_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Telit_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1077535p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -1930
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1081403

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_load_fifo\/clock_0                    macrocell9          0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_load_fifo\/q            macrocell9      1250   1250  1065411  RISE       1
\Telit_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell1   2619   3869  1077535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_status_3\/q
Path End       : \Telit_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \Telit_UART:BUART:sRX:RxSts\/clock
Path slack     : 1078256p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -1570
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1081763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3508
-------------------------------------   ---- 
End-of-path arrival time (ps)           3508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_status_3\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_status_3\/q       macrocell15    1250   1250  1078256  RISE       1
\Telit_UART:BUART:sRX:RxSts\/status_3  statusicell1   2258   3508  1078256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxSts\/clock                         statusicell1        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_0\/q
Path End       : \uart_ultrasonic:BUART:sRX:RxBitCounter\/load
Capture Clock  : \uart_ultrasonic:BUART:sRX:RxBitCounter\/clock
Path slack     : 13023300p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -4220
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13037447

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14147
-------------------------------------   ----- 
End-of-path arrival time (ps)           14147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell34         0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_0\/q            macrocell34   1250   1250  13023300  RISE       1
\uart_ultrasonic:BUART:rx_counter_load\/main_1  macrocell30   6617   7867  13023300  RISE       1
\uart_ultrasonic:BUART:rx_counter_load\/q       macrocell30   3350  11217  13023300  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/load   count7cell    2930  14147  13023300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \uart_ultrasonic:BUART:sRX:RxSts\/status_4
Capture Clock  : \uart_ultrasonic:BUART:sRX:RxSts\/clock
Path slack     : 13023367p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -1570
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13040097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16729
-------------------------------------   ----- 
End-of-path arrival time (ps)           16729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock             datapathcell4       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT     slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  13023367  RISE       1
\uart_ultrasonic:BUART:rx_status_4\/main_1                 macrocell39     2297   7577  13023367  RISE       1
\uart_ultrasonic:BUART:rx_status_4\/q                      macrocell39     3350  10927  13023367  RISE       1
\uart_ultrasonic:BUART:sRX:RxSts\/status_4                 statusicell3    5802  16729  13023367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxSts\/clock                    statusicell3        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_0\/q
Path End       : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13027572p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -6300
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7795
-------------------------------------   ---- 
End-of-path arrival time (ps)           7795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell34         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_0\/q                macrocell34     1250   1250  13023300  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell4   6545   7795  13027572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock             datapathcell4       0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_0\/q
Path End       : \uart_ultrasonic:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \uart_ultrasonic:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13029726p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8431
-------------------------------------   ---- 
End-of-path arrival time (ps)           8431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_0\/q               macrocell34   1250   1250  13023300  RISE       1
\uart_ultrasonic:BUART:rx_state_stop1_reg\/main_1  macrocell37   7181   8431  13029726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_stop1_reg\/clock_0         macrocell37         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_bitclk_enable\/q
Path End       : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030093p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -6300
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5274
-------------------------------------   ---- 
End-of-path arrival time (ps)           5274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0           macrocell29         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_bitclk_enable\/q          macrocell29     1250   1250  13030093  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell4   4024   5274  13030093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock             datapathcell4       0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_0\/q
Path End       : \uart_ultrasonic:BUART:rx_status_3\/main_2
Capture Clock  : \uart_ultrasonic:BUART:rx_status_3\/clock_0
Path slack     : 13030290p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7867
-------------------------------------   ---- 
End-of-path arrival time (ps)           7867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell34         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_0\/q        macrocell34   1250   1250  13023300  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/main_2  macrocell38   6617   7867  13030290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/clock_0                macrocell38         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_0\/q
Path End       : \uart_ultrasonic:BUART:rx_load_fifo\/main_1
Capture Clock  : \uart_ultrasonic:BUART:rx_load_fifo\/clock_0
Path slack     : 13030354p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7803
-------------------------------------   ---- 
End-of-path arrival time (ps)           7803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell34         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_0\/q         macrocell34   1250   1250  13023300  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/main_1  macrocell32   6553   7803  13030354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/clock_0               macrocell32         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_0\/q
Path End       : \uart_ultrasonic:BUART:rx_state_2\/main_2
Capture Clock  : \uart_ultrasonic:BUART:rx_state_2\/clock_0
Path slack     : 13030354p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7803
-------------------------------------   ---- 
End-of-path arrival time (ps)           7803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell34         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_0\/q       macrocell34   1250   1250  13023300  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/main_2  macrocell35   6553   7803  13030354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell35         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_2\/q
Path End       : \uart_ultrasonic:BUART:rx_load_fifo\/main_4
Capture Clock  : \uart_ultrasonic:BUART:rx_load_fifo\/clock_0
Path slack     : 13030393p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7763
-------------------------------------   ---- 
End-of-path arrival time (ps)           7763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell35         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_2\/q         macrocell35   1250   1250  13024032  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/main_4  macrocell32   6513   7763  13030393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/clock_0               macrocell32         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_2\/q
Path End       : \uart_ultrasonic:BUART:rx_state_2\/main_5
Capture Clock  : \uart_ultrasonic:BUART:rx_state_2\/clock_0
Path slack     : 13030393p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7763
-------------------------------------   ---- 
End-of-path arrival time (ps)           7763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell35         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_2\/q       macrocell35   1250   1250  13024032  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/main_5  macrocell35   6513   7763  13030393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell35         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_2\/q
Path End       : \uart_ultrasonic:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \uart_ultrasonic:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13030461p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7695
-------------------------------------   ---- 
End-of-path arrival time (ps)           7695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_2\/q               macrocell35   1250   1250  13024032  RISE       1
\uart_ultrasonic:BUART:rx_state_stop1_reg\/main_3  macrocell37   6445   7695  13030461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_stop1_reg\/clock_0         macrocell37         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_2\/q
Path End       : \uart_ultrasonic:BUART:rx_status_3\/main_5
Capture Clock  : \uart_ultrasonic:BUART:rx_status_3\/clock_0
Path slack     : 13031022p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7135
-------------------------------------   ---- 
End-of-path arrival time (ps)           7135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell35         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_2\/q        macrocell35   1250   1250  13024032  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/main_5  macrocell38   5885   7135  13031022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/clock_0                macrocell38         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_address_detected\/q
Path End       : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031143p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -6300
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4224
-------------------------------------   ---- 
End-of-path arrival time (ps)           4224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_address_detected\/clock_0        macrocell28         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_address_detected\/q       macrocell28     1250   1250  13024903  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell4   2974   4224  13031143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock             datapathcell4       0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_address_detected\/q
Path End       : \uart_ultrasonic:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \uart_ultrasonic:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031330p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6826
-------------------------------------   ---- 
End-of-path arrival time (ps)           6826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_address_detected\/clock_0        macrocell28         0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_address_detected\/q      macrocell28   1250   1250  13024903  RISE       1
\uart_ultrasonic:BUART:rx_state_stop1_reg\/main_0  macrocell37   5576   6826  13031330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_stop1_reg\/clock_0         macrocell37         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_bitclk_enable\/q
Path End       : \uart_ultrasonic:BUART:rx_status_3\/main_3
Capture Clock  : \uart_ultrasonic:BUART:rx_status_3\/clock_0
Path slack     : 13031399p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6758
-------------------------------------   ---- 
End-of-path arrival time (ps)           6758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0           macrocell29         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_bitclk_enable\/q  macrocell29   1250   1250  13030093  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/main_3  macrocell38   5508   6758  13031399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/clock_0                macrocell38         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_address_detected\/q
Path End       : \uart_ultrasonic:BUART:rx_status_3\/main_1
Capture Clock  : \uart_ultrasonic:BUART:rx_status_3\/clock_0
Path slack     : 13031894p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6263
-------------------------------------   ---- 
End-of-path arrival time (ps)           6263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_address_detected\/clock_0        macrocell28         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_address_detected\/q  macrocell28   1250   1250  13024903  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/main_1     macrocell38   5013   6263  13031894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/clock_0                macrocell38         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_0\/q
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_2
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 13032195p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5961
-------------------------------------   ---- 
End-of-path arrival time (ps)           5961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell34         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_0\/q       macrocell34   1250   1250  13023300  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_2  macrocell34   4711   5961  13032195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell34         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_0\/q
Path End       : \uart_ultrasonic:BUART:rx_state_3\/main_1
Capture Clock  : \uart_ultrasonic:BUART:rx_state_3\/clock_0
Path slack     : 13032195p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5961
-------------------------------------   ---- 
End-of-path arrival time (ps)           5961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell34         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_0\/q       macrocell34   1250   1250  13023300  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/main_1  macrocell36   4711   5961  13032195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_bitclk_enable\/q
Path End       : \uart_ultrasonic:BUART:rx_load_fifo\/main_2
Capture Clock  : \uart_ultrasonic:BUART:rx_load_fifo\/clock_0
Path slack     : 13032327p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5829
-------------------------------------   ---- 
End-of-path arrival time (ps)           5829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0           macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_bitclk_enable\/q   macrocell29   1250   1250  13030093  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/main_2  macrocell32   4579   5829  13032327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/clock_0               macrocell32         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_bitclk_enable\/q
Path End       : \uart_ultrasonic:BUART:rx_state_2\/main_3
Capture Clock  : \uart_ultrasonic:BUART:rx_state_2\/clock_0
Path slack     : 13032327p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5829
-------------------------------------   ---- 
End-of-path arrival time (ps)           5829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0           macrocell29         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_bitclk_enable\/q  macrocell29   1250   1250  13030093  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/main_3   macrocell35   4579   5829  13032327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell35         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_1
Path End       : \uart_ultrasonic:BUART:pollcount_0\/main_2
Capture Clock  : \uart_ultrasonic:BUART:pollcount_0\/clock_0
Path slack     : 13032794p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5363
-------------------------------------   ---- 
End-of-path arrival time (ps)           5363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13032794  RISE       1
\uart_ultrasonic:BUART:pollcount_0\/main_2        macrocell26   3253   5363  13032794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:pollcount_0\/clock_0                macrocell26         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_1
Path End       : \uart_ultrasonic:BUART:pollcount_1\/main_2
Capture Clock  : \uart_ultrasonic:BUART:pollcount_1\/clock_0
Path slack     : 13032794p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5363
-------------------------------------   ---- 
End-of-path arrival time (ps)           5363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13032794  RISE       1
\uart_ultrasonic:BUART:pollcount_1\/main_2        macrocell27   3253   5363  13032794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:pollcount_1\/clock_0                macrocell27         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_1
Path End       : \uart_ultrasonic:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13032794p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5363
-------------------------------------   ---- 
End-of-path arrival time (ps)           5363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13032794  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/main_1   macrocell29   3253   5363  13032794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0           macrocell29         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_2\/q
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_5
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 13032923p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5234
-------------------------------------   ---- 
End-of-path arrival time (ps)           5234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell35         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_2\/q       macrocell35   1250   1250  13024032  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_5  macrocell34   3984   5234  13032923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell34         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_2\/q
Path End       : \uart_ultrasonic:BUART:rx_state_3\/main_4
Capture Clock  : \uart_ultrasonic:BUART:rx_state_3\/clock_0
Path slack     : 13032923p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5234
-------------------------------------   ---- 
End-of-path arrival time (ps)           5234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell35         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_2\/q       macrocell35   1250   1250  13024032  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/main_4  macrocell36   3984   5234  13032923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_2
Path End       : \uart_ultrasonic:BUART:pollcount_1\/main_1
Capture Clock  : \uart_ultrasonic:BUART:pollcount_1\/clock_0
Path slack     : 13032936p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5221
-------------------------------------   ---- 
End-of-path arrival time (ps)           5221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13032936  RISE       1
\uart_ultrasonic:BUART:pollcount_1\/main_1        macrocell27   3111   5221  13032936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:pollcount_1\/clock_0                macrocell27         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_2
Path End       : \uart_ultrasonic:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13032936p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5221
-------------------------------------   ---- 
End-of-path arrival time (ps)           5221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13032936  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/main_0   macrocell29   3111   5221  13032936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0           macrocell29         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_2
Path End       : \uart_ultrasonic:BUART:pollcount_0\/main_1
Capture Clock  : \uart_ultrasonic:BUART:pollcount_0\/clock_0
Path slack     : 13032950p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5207
-------------------------------------   ---- 
End-of-path arrival time (ps)           5207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13032936  RISE       1
\uart_ultrasonic:BUART:pollcount_0\/main_1        macrocell26   3097   5207  13032950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:pollcount_0\/clock_0                macrocell26         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_3\/q
Path End       : \uart_ultrasonic:BUART:rx_status_3\/main_4
Capture Clock  : \uart_ultrasonic:BUART:rx_status_3\/clock_0
Path slack     : 13033020p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5137
-------------------------------------   ---- 
End-of-path arrival time (ps)           5137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell36         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_3\/q        macrocell36   1250   1250  13026030  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/main_4  macrocell38   3887   5137  13033020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/clock_0                macrocell38         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_3\/q
Path End       : \uart_ultrasonic:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \uart_ultrasonic:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033034p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5123
-------------------------------------   ---- 
End-of-path arrival time (ps)           5123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_3\/q               macrocell36   1250   1250  13026030  RISE       1
\uart_ultrasonic:BUART:rx_state_stop1_reg\/main_2  macrocell37   3873   5123  13033034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_stop1_reg\/clock_0         macrocell37         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_0
Path End       : \uart_ultrasonic:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033108p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5049
-------------------------------------   ---- 
End-of-path arrival time (ps)           5049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  13033108  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/main_2   macrocell29   2939   5049  13033108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0           macrocell29         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_8
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 13033231p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4926
-------------------------------------   ---- 
End-of-path arrival time (ps)           4926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13033231  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_8         macrocell34   2816   4926  13033231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell34         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart_ultrasonic:BUART:rx_state_3\/main_7
Capture Clock  : \uart_ultrasonic:BUART:rx_state_3\/clock_0
Path slack     : 13033231p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4926
-------------------------------------   ---- 
End-of-path arrival time (ps)           4926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13033231  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/main_7         macrocell36   2816   4926  13033231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart_ultrasonic:BUART:rx_load_fifo\/main_7
Capture Clock  : \uart_ultrasonic:BUART:rx_load_fifo\/clock_0
Path slack     : 13033244p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4913
-------------------------------------   ---- 
End-of-path arrival time (ps)           4913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13033231  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/main_7       macrocell32   2803   4913  13033244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/clock_0               macrocell32         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart_ultrasonic:BUART:rx_state_2\/main_8
Capture Clock  : \uart_ultrasonic:BUART:rx_state_2\/clock_0
Path slack     : 13033244p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4913
-------------------------------------   ---- 
End-of-path arrival time (ps)           4913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13033231  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/main_8         macrocell35   2803   4913  13033244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell35         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart_ultrasonic:BUART:rx_load_fifo\/main_6
Capture Clock  : \uart_ultrasonic:BUART:rx_load_fifo\/clock_0
Path slack     : 13033248p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4909
-------------------------------------   ---- 
End-of-path arrival time (ps)           4909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13033248  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/main_6       macrocell32   2799   4909  13033248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/clock_0               macrocell32         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart_ultrasonic:BUART:rx_state_2\/main_7
Capture Clock  : \uart_ultrasonic:BUART:rx_state_2\/clock_0
Path slack     : 13033248p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4909
-------------------------------------   ---- 
End-of-path arrival time (ps)           4909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13033248  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/main_7         macrocell35   2799   4909  13033248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell35         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_7
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 13033250p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4907
-------------------------------------   ---- 
End-of-path arrival time (ps)           4907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13033248  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_7         macrocell34   2797   4907  13033250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell34         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart_ultrasonic:BUART:rx_state_3\/main_6
Capture Clock  : \uart_ultrasonic:BUART:rx_state_3\/clock_0
Path slack     : 13033250p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4907
-------------------------------------   ---- 
End-of-path arrival time (ps)           4907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13033248  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/main_6         macrocell36   2797   4907  13033250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_bitclk_enable\/q
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_3
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 13033347p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4809
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0           macrocell29         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_bitclk_enable\/q  macrocell29   1250   1250  13030093  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_3   macrocell34   3559   4809  13033347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell34         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_bitclk_enable\/q
Path End       : \uart_ultrasonic:BUART:rx_state_3\/main_2
Capture Clock  : \uart_ultrasonic:BUART:rx_state_3\/clock_0
Path slack     : 13033347p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4809
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0           macrocell29         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_bitclk_enable\/q  macrocell29   1250   1250  13030093  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/main_2   macrocell36   3559   4809  13033347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:pollcount_0\/q
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_10
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 13033416p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:pollcount_0\/clock_0                macrocell26         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:pollcount_0\/q       macrocell26   1250   1250  13026053  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_10  macrocell34   3490   4740  13033416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell34         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_6
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 13033426p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4730
-------------------------------------   ---- 
End-of-path arrival time (ps)           4730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13033426  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_6         macrocell34   2620   4730  13033426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell34         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart_ultrasonic:BUART:rx_state_3\/main_5
Capture Clock  : \uart_ultrasonic:BUART:rx_state_3\/clock_0
Path slack     : 13033426p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4730
-------------------------------------   ---- 
End-of-path arrival time (ps)           4730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13033426  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/main_5         macrocell36   2620   4730  13033426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart_ultrasonic:BUART:rx_load_fifo\/main_5
Capture Clock  : \uart_ultrasonic:BUART:rx_load_fifo\/clock_0
Path slack     : 13033435p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13033426  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/main_5       macrocell32   2612   4722  13033435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/clock_0               macrocell32         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart_ultrasonic:BUART:rx_state_2\/main_6
Capture Clock  : \uart_ultrasonic:BUART:rx_state_2\/clock_0
Path slack     : 13033435p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13033426  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/main_6         macrocell35   2612   4722  13033435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell35         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:pollcount_1\/q
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_9
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 13033712p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:pollcount_1\/clock_0                macrocell27         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:pollcount_1\/q      macrocell27   1250   1250  13026349  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_9  macrocell34   3195   4445  13033712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell34         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_address_detected\/q
Path End       : \uart_ultrasonic:BUART:rx_load_fifo\/main_0
Capture Clock  : \uart_ultrasonic:BUART:rx_load_fifo\/clock_0
Path slack     : 13033790p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_address_detected\/clock_0        macrocell28         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_address_detected\/q  macrocell28   1250   1250  13024903  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/main_0    macrocell32   3116   4366  13033790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/clock_0               macrocell32         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_address_detected\/q
Path End       : \uart_ultrasonic:BUART:rx_state_2\/main_1
Capture Clock  : \uart_ultrasonic:BUART:rx_state_2\/clock_0
Path slack     : 13033790p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_address_detected\/clock_0        macrocell28         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_address_detected\/q  macrocell28   1250   1250  13024903  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/main_1      macrocell35   3116   4366  13033790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell35         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_address_detected\/q
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_1
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 13033798p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_address_detected\/clock_0        macrocell28         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_address_detected\/q  macrocell28   1250   1250  13024903  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_1      macrocell34   3109   4359  13033798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell34         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_address_detected\/q
Path End       : \uart_ultrasonic:BUART:rx_state_3\/main_0
Capture Clock  : \uart_ultrasonic:BUART:rx_state_3\/clock_0
Path slack     : 13033798p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_address_detected\/clock_0        macrocell28         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_address_detected\/q  macrocell28   1250   1250  13024903  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/main_0      macrocell36   3109   4359  13033798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_3\/q
Path End       : \uart_ultrasonic:BUART:rx_load_fifo\/main_3
Capture Clock  : \uart_ultrasonic:BUART:rx_load_fifo\/clock_0
Path slack     : 13034113p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell36         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_3\/q         macrocell36   1250   1250  13026030  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/main_3  macrocell32   2794   4044  13034113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/clock_0               macrocell32         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_3\/q
Path End       : \uart_ultrasonic:BUART:rx_state_2\/main_4
Capture Clock  : \uart_ultrasonic:BUART:rx_state_2\/clock_0
Path slack     : 13034113p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell36         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_3\/q       macrocell36   1250   1250  13026030  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/main_4  macrocell35   2794   4044  13034113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell35         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_3\/q
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_4
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 13034117p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell36         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_3\/q       macrocell36   1250   1250  13026030  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_4  macrocell34   2790   4040  13034117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell34         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_3\/q
Path End       : \uart_ultrasonic:BUART:rx_state_3\/main_3
Capture Clock  : \uart_ultrasonic:BUART:rx_state_3\/clock_0
Path slack     : 13034117p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell36         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_3\/q       macrocell36   1250   1250  13026030  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/main_3  macrocell36   2790   4040  13034117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:pollcount_0\/q
Path End       : \uart_ultrasonic:BUART:pollcount_0\/main_3
Capture Clock  : \uart_ultrasonic:BUART:pollcount_0\/clock_0
Path slack     : 13034317p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:pollcount_0\/clock_0                macrocell26         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:pollcount_0\/q       macrocell26   1250   1250  13026053  RISE       1
\uart_ultrasonic:BUART:pollcount_0\/main_3  macrocell26   2590   3840  13034317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:pollcount_0\/clock_0                macrocell26         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:pollcount_0\/q
Path End       : \uart_ultrasonic:BUART:pollcount_1\/main_4
Capture Clock  : \uart_ultrasonic:BUART:pollcount_1\/clock_0
Path slack     : 13034319p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:pollcount_0\/clock_0                macrocell26         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:pollcount_0\/q       macrocell26   1250   1250  13026053  RISE       1
\uart_ultrasonic:BUART:pollcount_1\/main_4  macrocell27   2588   3838  13034319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:pollcount_1\/clock_0                macrocell27         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:pollcount_0\/q
Path End       : \uart_ultrasonic:BUART:rx_status_3\/main_7
Capture Clock  : \uart_ultrasonic:BUART:rx_status_3\/clock_0
Path slack     : 13034319p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:pollcount_0\/clock_0                macrocell26         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:pollcount_0\/q       macrocell26   1250   1250  13026053  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/main_7  macrocell38   2588   3838  13034319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/clock_0                macrocell38         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:pollcount_1\/q
Path End       : \uart_ultrasonic:BUART:pollcount_1\/main_3
Capture Clock  : \uart_ultrasonic:BUART:pollcount_1\/clock_0
Path slack     : 13034612p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:pollcount_1\/clock_0                macrocell27         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:pollcount_1\/q       macrocell27   1250   1250  13026349  RISE       1
\uart_ultrasonic:BUART:pollcount_1\/main_3  macrocell27   2295   3545  13034612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:pollcount_1\/clock_0                macrocell27         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:pollcount_1\/q
Path End       : \uart_ultrasonic:BUART:rx_status_3\/main_6
Capture Clock  : \uart_ultrasonic:BUART:rx_status_3\/clock_0
Path slack     : 13034612p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:pollcount_1\/clock_0                macrocell27         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:pollcount_1\/q       macrocell27   1250   1250  13026349  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/main_6  macrocell38   2295   3545  13034612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/clock_0                macrocell38         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_last\/q
Path End       : \uart_ultrasonic:BUART:rx_state_2\/main_9
Capture Clock  : \uart_ultrasonic:BUART:rx_state_2\/clock_0
Path slack     : 13034623p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_last\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_last\/q          macrocell31   1250   1250  13034623  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/main_9  macrocell35   2284   3534  13034623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell35         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_load_fifo\/q
Path End       : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13035668p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -1930
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13039737

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4069
-------------------------------------   ---- 
End-of-path arrival time (ps)           4069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/clock_0               macrocell32         0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_load_fifo\/q            macrocell32     1250   1250  13026896  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/f0_load  datapathcell4   2819   4069  13035668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock             datapathcell4       0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_status_3\/q
Path End       : \uart_ultrasonic:BUART:sRX:RxSts\/status_3
Capture Clock  : \uart_ultrasonic:BUART:sRX:RxSts\/clock
Path slack     : 13036530p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -1570
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13040097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3567
-------------------------------------   ---- 
End-of-path arrival time (ps)           3567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_status_3\/q       macrocell38    1250   1250  13036530  RISE       1
\uart_ultrasonic:BUART:sRX:RxSts\/status_3  statusicell3   2317   3567  13036530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxSts\/clock                    statusicell3        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

