// Seed: 549905022
module module_0 (
    input wire id_0,
    input supply1 id_1,
    output tri1 id_2,
    output tri1 id_3
);
  assign id_3 = id_0;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    input uwire id_2,
    input tri0 id_3,
    input wand id_4,
    input uwire id_5,
    input uwire id_6,
    output wor id_7,
    input wor id_8,
    input wand id_9,
    input wand id_10,
    input wire id_11,
    output tri id_12,
    input uwire id_13,
    input uwire id_14,
    output wire id_15,
    input uwire id_16,
    input uwire id_17,
    output supply1 id_18,
    input tri id_19,
    input wor id_20,
    input supply0 id_21
);
  wire id_23;
  wire id_24;
  module_0(
      id_2, id_4, id_15, id_18
  );
endmodule
